
spi_encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d240  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000578  0800d410  0800d410  0000e410  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d988  0800d988  0000f218  2**0
                  CONTENTS
  4 .ARM          00000008  0800d988  0800d988  0000e988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d990  0800d990  0000f218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d990  0800d990  0000e990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d994  0800d994  0000e994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000218  20000000  0800d998  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a8  20000218  0800dbb0  0000f218  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007c0  0800dbb0  0000f7c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f218  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013845  00000000  00000000  0000f248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b51  00000000  00000000  00022a8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001230  00000000  00000000  000255e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e40  00000000  00000000  00026810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024bca  00000000  00000000  00027650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015bd0  00000000  00000000  0004c21a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2467  00000000  00000000  00061dea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00144251  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061ac  00000000  00000000  00144294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0014a440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000218 	.word	0x20000218
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d3f8 	.word	0x0800d3f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000021c 	.word	0x2000021c
 800020c:	0800d3f8 	.word	0x0800d3f8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b96a 	b.w	8000fb4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	460c      	mov	r4, r1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d14e      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d04:	4694      	mov	ip, r2
 8000d06:	458c      	cmp	ip, r1
 8000d08:	4686      	mov	lr, r0
 8000d0a:	fab2 f282 	clz	r2, r2
 8000d0e:	d962      	bls.n	8000dd6 <__udivmoddi4+0xde>
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0320 	rsb	r3, r2, #32
 8000d16:	4091      	lsls	r1, r2
 8000d18:	fa20 f303 	lsr.w	r3, r0, r3
 8000d1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d20:	4319      	orrs	r1, r3
 8000d22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2a:	fa1f f68c 	uxth.w	r6, ip
 8000d2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d36:	fb07 1114 	mls	r1, r7, r4, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb04 f106 	mul.w	r1, r4, r6
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d4e:	f080 8112 	bcs.w	8000f76 <__udivmoddi4+0x27e>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 810f 	bls.w	8000f76 <__udivmoddi4+0x27e>
 8000d58:	3c02      	subs	r4, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a59      	subs	r1, r3, r1
 8000d5e:	fa1f f38e 	uxth.w	r3, lr
 8000d62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d66:	fb07 1110 	mls	r1, r7, r0, r1
 8000d6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6e:	fb00 f606 	mul.w	r6, r0, r6
 8000d72:	429e      	cmp	r6, r3
 8000d74:	d90a      	bls.n	8000d8c <__udivmoddi4+0x94>
 8000d76:	eb1c 0303 	adds.w	r3, ip, r3
 8000d7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d7e:	f080 80fc 	bcs.w	8000f7a <__udivmoddi4+0x282>
 8000d82:	429e      	cmp	r6, r3
 8000d84:	f240 80f9 	bls.w	8000f7a <__udivmoddi4+0x282>
 8000d88:	4463      	add	r3, ip
 8000d8a:	3802      	subs	r0, #2
 8000d8c:	1b9b      	subs	r3, r3, r6
 8000d8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d92:	2100      	movs	r1, #0
 8000d94:	b11d      	cbz	r5, 8000d9e <__udivmoddi4+0xa6>
 8000d96:	40d3      	lsrs	r3, r2
 8000d98:	2200      	movs	r2, #0
 8000d9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d905      	bls.n	8000db2 <__udivmoddi4+0xba>
 8000da6:	b10d      	cbz	r5, 8000dac <__udivmoddi4+0xb4>
 8000da8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dac:	2100      	movs	r1, #0
 8000dae:	4608      	mov	r0, r1
 8000db0:	e7f5      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000db2:	fab3 f183 	clz	r1, r3
 8000db6:	2900      	cmp	r1, #0
 8000db8:	d146      	bne.n	8000e48 <__udivmoddi4+0x150>
 8000dba:	42a3      	cmp	r3, r4
 8000dbc:	d302      	bcc.n	8000dc4 <__udivmoddi4+0xcc>
 8000dbe:	4290      	cmp	r0, r2
 8000dc0:	f0c0 80f0 	bcc.w	8000fa4 <__udivmoddi4+0x2ac>
 8000dc4:	1a86      	subs	r6, r0, r2
 8000dc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dca:	2001      	movs	r0, #1
 8000dcc:	2d00      	cmp	r5, #0
 8000dce:	d0e6      	beq.n	8000d9e <__udivmoddi4+0xa6>
 8000dd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000dd4:	e7e3      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000dd6:	2a00      	cmp	r2, #0
 8000dd8:	f040 8090 	bne.w	8000efc <__udivmoddi4+0x204>
 8000ddc:	eba1 040c 	sub.w	r4, r1, ip
 8000de0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000de4:	fa1f f78c 	uxth.w	r7, ip
 8000de8:	2101      	movs	r1, #1
 8000dea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000df2:	fb08 4416 	mls	r4, r8, r6, r4
 8000df6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dfa:	fb07 f006 	mul.w	r0, r7, r6
 8000dfe:	4298      	cmp	r0, r3
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x11c>
 8000e02:	eb1c 0303 	adds.w	r3, ip, r3
 8000e06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x11a>
 8000e0c:	4298      	cmp	r0, r3
 8000e0e:	f200 80cd 	bhi.w	8000fac <__udivmoddi4+0x2b4>
 8000e12:	4626      	mov	r6, r4
 8000e14:	1a1c      	subs	r4, r3, r0
 8000e16:	fa1f f38e 	uxth.w	r3, lr
 8000e1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb00 f707 	mul.w	r7, r0, r7
 8000e2a:	429f      	cmp	r7, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x148>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x146>
 8000e38:	429f      	cmp	r7, r3
 8000e3a:	f200 80b0 	bhi.w	8000f9e <__udivmoddi4+0x2a6>
 8000e3e:	4620      	mov	r0, r4
 8000e40:	1bdb      	subs	r3, r3, r7
 8000e42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e46:	e7a5      	b.n	8000d94 <__udivmoddi4+0x9c>
 8000e48:	f1c1 0620 	rsb	r6, r1, #32
 8000e4c:	408b      	lsls	r3, r1
 8000e4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e52:	431f      	orrs	r7, r3
 8000e54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e58:	fa04 f301 	lsl.w	r3, r4, r1
 8000e5c:	ea43 030c 	orr.w	r3, r3, ip
 8000e60:	40f4      	lsrs	r4, r6
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	0c38      	lsrs	r0, r7, #16
 8000e68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e70:	fa1f fc87 	uxth.w	ip, r7
 8000e74:	fb00 441e 	mls	r4, r0, lr, r4
 8000e78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e80:	45a1      	cmp	r9, r4
 8000e82:	fa02 f201 	lsl.w	r2, r2, r1
 8000e86:	d90a      	bls.n	8000e9e <__udivmoddi4+0x1a6>
 8000e88:	193c      	adds	r4, r7, r4
 8000e8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e8e:	f080 8084 	bcs.w	8000f9a <__udivmoddi4+0x2a2>
 8000e92:	45a1      	cmp	r9, r4
 8000e94:	f240 8081 	bls.w	8000f9a <__udivmoddi4+0x2a2>
 8000e98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	eba4 0409 	sub.w	r4, r4, r9
 8000ea2:	fa1f f983 	uxth.w	r9, r3
 8000ea6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eaa:	fb00 4413 	mls	r4, r0, r3, r4
 8000eae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb6:	45a4      	cmp	ip, r4
 8000eb8:	d907      	bls.n	8000eca <__udivmoddi4+0x1d2>
 8000eba:	193c      	adds	r4, r7, r4
 8000ebc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ec0:	d267      	bcs.n	8000f92 <__udivmoddi4+0x29a>
 8000ec2:	45a4      	cmp	ip, r4
 8000ec4:	d965      	bls.n	8000f92 <__udivmoddi4+0x29a>
 8000ec6:	3b02      	subs	r3, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ece:	fba0 9302 	umull	r9, r3, r0, r2
 8000ed2:	eba4 040c 	sub.w	r4, r4, ip
 8000ed6:	429c      	cmp	r4, r3
 8000ed8:	46ce      	mov	lr, r9
 8000eda:	469c      	mov	ip, r3
 8000edc:	d351      	bcc.n	8000f82 <__udivmoddi4+0x28a>
 8000ede:	d04e      	beq.n	8000f7e <__udivmoddi4+0x286>
 8000ee0:	b155      	cbz	r5, 8000ef8 <__udivmoddi4+0x200>
 8000ee2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ee6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eea:	fa04 f606 	lsl.w	r6, r4, r6
 8000eee:	40cb      	lsrs	r3, r1
 8000ef0:	431e      	orrs	r6, r3
 8000ef2:	40cc      	lsrs	r4, r1
 8000ef4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef8:	2100      	movs	r1, #0
 8000efa:	e750      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000efc:	f1c2 0320 	rsb	r3, r2, #32
 8000f00:	fa20 f103 	lsr.w	r1, r0, r3
 8000f04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f08:	fa24 f303 	lsr.w	r3, r4, r3
 8000f0c:	4094      	lsls	r4, r2
 8000f0e:	430c      	orrs	r4, r1
 8000f10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f18:	fa1f f78c 	uxth.w	r7, ip
 8000f1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f20:	fb08 3110 	mls	r1, r8, r0, r3
 8000f24:	0c23      	lsrs	r3, r4, #16
 8000f26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f2a:	fb00 f107 	mul.w	r1, r0, r7
 8000f2e:	4299      	cmp	r1, r3
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x24c>
 8000f32:	eb1c 0303 	adds.w	r3, ip, r3
 8000f36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f3a:	d22c      	bcs.n	8000f96 <__udivmoddi4+0x29e>
 8000f3c:	4299      	cmp	r1, r3
 8000f3e:	d92a      	bls.n	8000f96 <__udivmoddi4+0x29e>
 8000f40:	3802      	subs	r0, #2
 8000f42:	4463      	add	r3, ip
 8000f44:	1a5b      	subs	r3, r3, r1
 8000f46:	b2a4      	uxth	r4, r4
 8000f48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f54:	fb01 f307 	mul.w	r3, r1, r7
 8000f58:	42a3      	cmp	r3, r4
 8000f5a:	d908      	bls.n	8000f6e <__udivmoddi4+0x276>
 8000f5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f64:	d213      	bcs.n	8000f8e <__udivmoddi4+0x296>
 8000f66:	42a3      	cmp	r3, r4
 8000f68:	d911      	bls.n	8000f8e <__udivmoddi4+0x296>
 8000f6a:	3902      	subs	r1, #2
 8000f6c:	4464      	add	r4, ip
 8000f6e:	1ae4      	subs	r4, r4, r3
 8000f70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f74:	e739      	b.n	8000dea <__udivmoddi4+0xf2>
 8000f76:	4604      	mov	r4, r0
 8000f78:	e6f0      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e706      	b.n	8000d8c <__udivmoddi4+0x94>
 8000f7e:	45c8      	cmp	r8, r9
 8000f80:	d2ae      	bcs.n	8000ee0 <__udivmoddi4+0x1e8>
 8000f82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f8a:	3801      	subs	r0, #1
 8000f8c:	e7a8      	b.n	8000ee0 <__udivmoddi4+0x1e8>
 8000f8e:	4631      	mov	r1, r6
 8000f90:	e7ed      	b.n	8000f6e <__udivmoddi4+0x276>
 8000f92:	4603      	mov	r3, r0
 8000f94:	e799      	b.n	8000eca <__udivmoddi4+0x1d2>
 8000f96:	4630      	mov	r0, r6
 8000f98:	e7d4      	b.n	8000f44 <__udivmoddi4+0x24c>
 8000f9a:	46d6      	mov	lr, sl
 8000f9c:	e77f      	b.n	8000e9e <__udivmoddi4+0x1a6>
 8000f9e:	4463      	add	r3, ip
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	e74d      	b.n	8000e40 <__udivmoddi4+0x148>
 8000fa4:	4606      	mov	r6, r0
 8000fa6:	4623      	mov	r3, r4
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e70f      	b.n	8000dcc <__udivmoddi4+0xd4>
 8000fac:	3e02      	subs	r6, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	e730      	b.n	8000e14 <__udivmoddi4+0x11c>
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <_micros>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

unsigned long _micros(){
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
	return HAL_GetTick()*1000;
 8000fbc:	f002 fe4e 	bl	8003c5c <HAL_GetTick>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000fc6:	fb02 f303 	mul.w	r3, r2, r3
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <Update_dt>:

void Update_dt()
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0

	 static uint32_t t_prev = 0;
	uint32_t t_now = _micros();
 8000fd6:	f7ff ffef 	bl	8000fb8 <_micros>
 8000fda:	6078      	str	r0, [r7, #4]
	dt = (t_now - t_prev) / 1000000.0f;
 8000fdc:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <Update_dt+0x64>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	ee07 3a90 	vmov	s15, r3
 8000fe8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fec:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001038 <Update_dt+0x68>
 8000ff0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ff4:	4b11      	ldr	r3, [pc, #68]	@ (800103c <Update_dt+0x6c>)
 8000ff6:	edc3 7a00 	vstr	s15, [r3]
	if (dt <= 0.0f || dt > 0.5f) dt = 0.001f;
 8000ffa:	4b10      	ldr	r3, [pc, #64]	@ (800103c <Update_dt+0x6c>)
 8000ffc:	edd3 7a00 	vldr	s15, [r3]
 8001000:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001008:	d909      	bls.n	800101e <Update_dt+0x4e>
 800100a:	4b0c      	ldr	r3, [pc, #48]	@ (800103c <Update_dt+0x6c>)
 800100c:	edd3 7a00 	vldr	s15, [r3]
 8001010:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001014:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101c:	dd02      	ble.n	8001024 <Update_dt+0x54>
 800101e:	4b07      	ldr	r3, [pc, #28]	@ (800103c <Update_dt+0x6c>)
 8001020:	4a07      	ldr	r2, [pc, #28]	@ (8001040 <Update_dt+0x70>)
 8001022:	601a      	str	r2, [r3, #0]
	t_prev = t_now;
 8001024:	4a03      	ldr	r2, [pc, #12]	@ (8001034 <Update_dt+0x64>)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6013      	str	r3, [r2, #0]

}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	2000063c 	.word	0x2000063c
 8001038:	49742400 	.word	0x49742400
 800103c:	200002a0 	.word	0x200002a0
 8001040:	3a83126f 	.word	0x3a83126f

08001044 <update_speed_dt>:

void update_speed_dt()
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
	 static uint32_t t_speed_prev = 0;
	uint32_t t_speed_now = _micros();
 800104a:	f7ff ffb5 	bl	8000fb8 <_micros>
 800104e:	6078      	str	r0, [r7, #4]
	speed_dt = (t_speed_now - t_speed_prev) / 1000000.0f;
 8001050:	4b15      	ldr	r3, [pc, #84]	@ (80010a8 <update_speed_dt+0x64>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	ee07 3a90 	vmov	s15, r3
 800105c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001060:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80010ac <update_speed_dt+0x68>
 8001064:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <update_speed_dt+0x6c>)
 800106a:	edc3 7a00 	vstr	s15, [r3]
	if (speed_dt <= 0.0f || speed_dt > 0.5f) speed_dt = 0.001f;
 800106e:	4b10      	ldr	r3, [pc, #64]	@ (80010b0 <update_speed_dt+0x6c>)
 8001070:	edd3 7a00 	vldr	s15, [r3]
 8001074:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107c:	d909      	bls.n	8001092 <update_speed_dt+0x4e>
 800107e:	4b0c      	ldr	r3, [pc, #48]	@ (80010b0 <update_speed_dt+0x6c>)
 8001080:	edd3 7a00 	vldr	s15, [r3]
 8001084:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001088:	eef4 7ac7 	vcmpe.f32	s15, s14
 800108c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001090:	dd02      	ble.n	8001098 <update_speed_dt+0x54>
 8001092:	4b07      	ldr	r3, [pc, #28]	@ (80010b0 <update_speed_dt+0x6c>)
 8001094:	4a07      	ldr	r2, [pc, #28]	@ (80010b4 <update_speed_dt+0x70>)
 8001096:	601a      	str	r2, [r3, #0]
	t_speed_prev = t_speed_now;
 8001098:	4a03      	ldr	r2, [pc, #12]	@ (80010a8 <update_speed_dt+0x64>)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6013      	str	r3, [r2, #0]
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000640 	.word	0x20000640
 80010ac:	49742400 	.word	0x49742400
 80010b0:	200002a4 	.word	0x200002a4
 80010b4:	3a83126f 	.word	0x3a83126f

080010b8 <spiCalcEvenParity>:
{
	__HAL_TIM_SET_COUNTER(&htim3,0);
	while (__HAL_TIM_GET_COUNTER(&htim3) < us);
}

uint8_t spiCalcEvenParity(uint16_t value) {
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	80fb      	strh	r3, [r7, #6]
    uint8_t cnt = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < 16; i++) {
 80010c6:	2300      	movs	r3, #0
 80010c8:	73bb      	strb	r3, [r7, #14]
 80010ca:	e00d      	b.n	80010e8 <spiCalcEvenParity+0x30>
        if (value & 0x1) cnt++;
 80010cc:	88fb      	ldrh	r3, [r7, #6]
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d002      	beq.n	80010dc <spiCalcEvenParity+0x24>
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
 80010d8:	3301      	adds	r3, #1
 80010da:	73fb      	strb	r3, [r7, #15]
        value >>= 1;
 80010dc:	88fb      	ldrh	r3, [r7, #6]
 80010de:	085b      	lsrs	r3, r3, #1
 80010e0:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < 16; i++) {
 80010e2:	7bbb      	ldrb	r3, [r7, #14]
 80010e4:	3301      	adds	r3, #1
 80010e6:	73bb      	strb	r3, [r7, #14]
 80010e8:	7bbb      	ldrb	r3, [r7, #14]
 80010ea:	2b0f      	cmp	r3, #15
 80010ec:	d9ee      	bls.n	80010cc <spiCalcEvenParity+0x14>
    }
    return cnt & 0x1;
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	f003 0301 	and.w	r3, r3, #1
 80010f4:	b2db      	uxtb	r3, r3
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
	...

08001104 <AS5147U_ReadAngle>:

uint16_t AS5147U_ReadAngle() {
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af02      	add	r7, sp, #8
    uint16_t command = AS5147U_ANGLE_REG ;
 800110a:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 800110e:	80bb      	strh	r3, [r7, #4]
    command |= (1 << 14);
 8001110:	88bb      	ldrh	r3, [r7, #4]
 8001112:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001116:	b29b      	uxth	r3, r3
 8001118:	80bb      	strh	r3, [r7, #4]
    command |= ((uint16_t)spiCalcEvenParity(command) << 15);
 800111a:	88bb      	ldrh	r3, [r7, #4]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ffcb 	bl	80010b8 <spiCalcEvenParity>
 8001122:	4603      	mov	r3, r0
 8001124:	03db      	lsls	r3, r3, #15
 8001126:	b21a      	sxth	r2, r3
 8001128:	88bb      	ldrh	r3, [r7, #4]
 800112a:	b21b      	sxth	r3, r3
 800112c:	4313      	orrs	r3, r2
 800112e:	b21b      	sxth	r3, r3
 8001130:	b29b      	uxth	r3, r3
 8001132:	80bb      	strh	r3, [r7, #4]
    uint16_t receivedData;

    uint16_t nop = 0x0000;
 8001134:	2300      	movs	r3, #0
 8001136:	803b      	strh	r3, [r7, #0]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8001138:	2200      	movs	r2, #0
 800113a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800113e:	4819      	ldr	r0, [pc, #100]	@ (80011a4 <AS5147U_ReadAngle+0xa0>)
 8001140:	f004 fc3a 	bl	80059b8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)&command, 1, HAL_MAX_DELAY);
 8001144:	1d39      	adds	r1, r7, #4
 8001146:	f04f 33ff 	mov.w	r3, #4294967295
 800114a:	2201      	movs	r2, #1
 800114c:	4816      	ldr	r0, [pc, #88]	@ (80011a8 <AS5147U_ReadAngle+0xa4>)
 800114e:	f005 fb0c 	bl	800676a <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8001152:	2201      	movs	r2, #1
 8001154:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001158:	4812      	ldr	r0, [pc, #72]	@ (80011a4 <AS5147U_ReadAngle+0xa0>)
 800115a:	f004 fc2d 	bl	80059b8 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001164:	480f      	ldr	r0, [pc, #60]	@ (80011a4 <AS5147U_ReadAngle+0xa0>)
 8001166:	f004 fc27 	bl	80059b8 <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)&nop ,(uint8_t*)&receivedData, 1, HAL_MAX_DELAY);
 800116a:	1cba      	adds	r2, r7, #2
 800116c:	4639      	mov	r1, r7
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2301      	movs	r3, #1
 8001176:	480c      	ldr	r0, [pc, #48]	@ (80011a8 <AS5147U_ReadAngle+0xa4>)
 8001178:	f005 fc3b 	bl	80069f2 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800117c:	2201      	movs	r2, #1
 800117e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001182:	4808      	ldr	r0, [pc, #32]	@ (80011a4 <AS5147U_ReadAngle+0xa0>)
 8001184:	f004 fc18 	bl	80059b8 <HAL_GPIO_WritePin>

    receivedData = receivedData >> (1 + 13 - AS5147U_BIT_RESOLUTION);
 8001188:	887b      	ldrh	r3, [r7, #2]
 800118a:	807b      	strh	r3, [r7, #2]
    const uint16_t data_mask = 0xFFFF >> (16 - AS5147U_BIT_RESOLUTION);
 800118c:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8001190:	80fb      	strh	r3, [r7, #6]
    return receivedData & data_mask;
 8001192:	887a      	ldrh	r2, [r7, #2]
 8001194:	88fb      	ldrh	r3, [r7, #6]
 8001196:	4013      	ands	r3, r2
 8001198:	b29b      	uxth	r3, r3

}
 800119a:	4618      	mov	r0, r3
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40020400 	.word	0x40020400
 80011a8:	2000041c 	.word	0x2000041c
 80011ac:	00000000 	.word	0x00000000

080011b0 <AS5147U_GetAngleRad>:
    while (angle_elec_rad >= 2 * M_PI) angle_elec_rad -= 2 * M_PI;
    while (angle_elec_rad < 0) angle_elec_rad += 2 * M_PI;
    return angle_elec_rad;
}

float AS5147U_GetAngleRad() {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
    rawCount = AS5147U_ReadAngle();
 80011b4:	f7ff ffa6 	bl	8001104 <AS5147U_ReadAngle>
 80011b8:	4603      	mov	r3, r0
 80011ba:	461a      	mov	r2, r3
 80011bc:	4b16      	ldr	r3, [pc, #88]	@ (8001218 <AS5147U_GetAngleRad+0x68>)
 80011be:	801a      	strh	r2, [r3, #0]
    return rawCount / 16384.0 * 2.0 * PI;
 80011c0:	4b15      	ldr	r3, [pc, #84]	@ (8001218 <AS5147U_GetAngleRad+0x68>)
 80011c2:	881b      	ldrh	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff f9cd 	bl	8000564 <__aeabi_i2d>
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	4b13      	ldr	r3, [pc, #76]	@ (800121c <AS5147U_GetAngleRad+0x6c>)
 80011d0:	f7ff fb5c 	bl	800088c <__aeabi_ddiv>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4610      	mov	r0, r2
 80011da:	4619      	mov	r1, r3
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	f7ff f874 	bl	80002cc <__adddf3>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	4610      	mov	r0, r2
 80011ea:	4619      	mov	r1, r3
 80011ec:	a308      	add	r3, pc, #32	@ (adr r3, 8001210 <AS5147U_GetAngleRad+0x60>)
 80011ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f2:	f7ff fa21 	bl	8000638 <__aeabi_dmul>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4610      	mov	r0, r2
 80011fc:	4619      	mov	r1, r3
 80011fe:	f7ff fd13 	bl	8000c28 <__aeabi_d2f>
 8001202:	4603      	mov	r3, r0
 8001204:	ee07 3a90 	vmov	s15, r3
}
 8001208:	eeb0 0a67 	vmov.f32	s0, s15
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	54442eea 	.word	0x54442eea
 8001214:	400921fb 	.word	0x400921fb
 8001218:	200002b6 	.word	0x200002b6
 800121c:	40d00000 	.word	0x40d00000

08001220 <electricalAngle>:

float electricalAngle() {
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
	float mechanical_angle_rad = AS5147U_GetAngleRad();
 8001226:	f7ff ffc3 	bl	80011b0 <AS5147U_GetAngleRad>
 800122a:	ed87 0a01 	vstr	s0, [r7, #4]
     elec_angle = ((mechanical_angle_rad - angle_offset)) * pole_pairs;
 800122e:	4b2e      	ldr	r3, [pc, #184]	@ (80012e8 <electricalAngle+0xc8>)
 8001230:	edd3 7a00 	vldr	s15, [r3]
 8001234:	ed97 7a01 	vldr	s14, [r7, #4]
 8001238:	ee37 7a67 	vsub.f32	s14, s14, s15
 800123c:	4b2b      	ldr	r3, [pc, #172]	@ (80012ec <electricalAngle+0xcc>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	ee07 3a90 	vmov	s15, r3
 8001244:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001248:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124c:	4b28      	ldr	r3, [pc, #160]	@ (80012f0 <electricalAngle+0xd0>)
 800124e:	edc3 7a00 	vstr	s15, [r3]
    while (elec_angle >= 2 * M_PI) elec_angle -= 2 * M_PI;
 8001252:	e012      	b.n	800127a <electricalAngle+0x5a>
 8001254:	4b26      	ldr	r3, [pc, #152]	@ (80012f0 <electricalAngle+0xd0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff f995 	bl	8000588 <__aeabi_f2d>
 800125e:	a320      	add	r3, pc, #128	@ (adr r3, 80012e0 <electricalAngle+0xc0>)
 8001260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001264:	f7ff f830 	bl	80002c8 <__aeabi_dsub>
 8001268:	4602      	mov	r2, r0
 800126a:	460b      	mov	r3, r1
 800126c:	4610      	mov	r0, r2
 800126e:	4619      	mov	r1, r3
 8001270:	f7ff fcda 	bl	8000c28 <__aeabi_d2f>
 8001274:	4603      	mov	r3, r0
 8001276:	4a1e      	ldr	r2, [pc, #120]	@ (80012f0 <electricalAngle+0xd0>)
 8001278:	6013      	str	r3, [r2, #0]
 800127a:	4b1d      	ldr	r3, [pc, #116]	@ (80012f0 <electricalAngle+0xd0>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff f982 	bl	8000588 <__aeabi_f2d>
 8001284:	a316      	add	r3, pc, #88	@ (adr r3, 80012e0 <electricalAngle+0xc0>)
 8001286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128a:	f7ff fc5b 	bl	8000b44 <__aeabi_dcmpge>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d1df      	bne.n	8001254 <electricalAngle+0x34>
    while (elec_angle < 0) elec_angle += 2 * M_PI;
 8001294:	e012      	b.n	80012bc <electricalAngle+0x9c>
 8001296:	4b16      	ldr	r3, [pc, #88]	@ (80012f0 <electricalAngle+0xd0>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff f974 	bl	8000588 <__aeabi_f2d>
 80012a0:	a30f      	add	r3, pc, #60	@ (adr r3, 80012e0 <electricalAngle+0xc0>)
 80012a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a6:	f7ff f811 	bl	80002cc <__adddf3>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4610      	mov	r0, r2
 80012b0:	4619      	mov	r1, r3
 80012b2:	f7ff fcb9 	bl	8000c28 <__aeabi_d2f>
 80012b6:	4603      	mov	r3, r0
 80012b8:	4a0d      	ldr	r2, [pc, #52]	@ (80012f0 <electricalAngle+0xd0>)
 80012ba:	6013      	str	r3, [r2, #0]
 80012bc:	4b0c      	ldr	r3, [pc, #48]	@ (80012f0 <electricalAngle+0xd0>)
 80012be:	edd3 7a00 	vldr	s15, [r3]
 80012c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ca:	d4e4      	bmi.n	8001296 <electricalAngle+0x76>
    return elec_angle;
 80012cc:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <electricalAngle+0xd0>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	ee07 3a90 	vmov	s15, r3
}
 80012d4:	eeb0 0a67 	vmov.f32	s0, s15
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	54442d18 	.word	0x54442d18
 80012e4:	401921fb 	.word	0x401921fb
 80012e8:	200002a8 	.word	0x200002a8
 80012ec:	20000028 	.word	0x20000028
 80012f0:	20000300 	.word	0x20000300
 80012f4:	00000000 	.word	0x00000000

080012f8 <alignRotor>:


void alignRotor() {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
    float V_align = 3.0;
 80012fe:	4b36      	ldr	r3, [pc, #216]	@ (80013d8 <alignRotor+0xe0>)
 8001300:	607b      	str	r3, [r7, #4]

    Va = V_align;
 8001302:	4a36      	ldr	r2, [pc, #216]	@ (80013dc <alignRotor+0xe4>)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6013      	str	r3, [r2, #0]
    PWM_A = ((Va / 8.0 + 0.5) * PWM_PERIOD)*0.4;
 8001308:	4b34      	ldr	r3, [pc, #208]	@ (80013dc <alignRotor+0xe4>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff f93b 	bl	8000588 <__aeabi_f2d>
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	4b32      	ldr	r3, [pc, #200]	@ (80013e0 <alignRotor+0xe8>)
 8001318:	f7ff fab8 	bl	800088c <__aeabi_ddiv>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	4610      	mov	r0, r2
 8001322:	4619      	mov	r1, r3
 8001324:	f04f 0200 	mov.w	r2, #0
 8001328:	4b2e      	ldr	r3, [pc, #184]	@ (80013e4 <alignRotor+0xec>)
 800132a:	f7fe ffcf 	bl	80002cc <__adddf3>
 800132e:	4602      	mov	r2, r0
 8001330:	460b      	mov	r3, r1
 8001332:	4610      	mov	r0, r2
 8001334:	4619      	mov	r1, r3
 8001336:	a324      	add	r3, pc, #144	@ (adr r3, 80013c8 <alignRotor+0xd0>)
 8001338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133c:	f7ff f97c 	bl	8000638 <__aeabi_dmul>
 8001340:	4602      	mov	r2, r0
 8001342:	460b      	mov	r3, r1
 8001344:	4610      	mov	r0, r2
 8001346:	4619      	mov	r1, r3
 8001348:	a321      	add	r3, pc, #132	@ (adr r3, 80013d0 <alignRotor+0xd8>)
 800134a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134e:	f7ff f973 	bl	8000638 <__aeabi_dmul>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4610      	mov	r0, r2
 8001358:	4619      	mov	r1, r3
 800135a:	f7ff fc45 	bl	8000be8 <__aeabi_d2uiz>
 800135e:	4603      	mov	r3, r0
 8001360:	b29a      	uxth	r2, r3
 8001362:	4b21      	ldr	r3, [pc, #132]	@ (80013e8 <alignRotor+0xf0>)
 8001364:	801a      	strh	r2, [r3, #0]
    PWM_B = 0;
 8001366:	4b21      	ldr	r3, [pc, #132]	@ (80013ec <alignRotor+0xf4>)
 8001368:	2200      	movs	r2, #0
 800136a:	801a      	strh	r2, [r3, #0]
    PWM_C = 0;
 800136c:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <alignRotor+0xf8>)
 800136e:	2200      	movs	r2, #0
 8001370:	801a      	strh	r2, [r3, #0]

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_A);
 8001372:	4b1d      	ldr	r3, [pc, #116]	@ (80013e8 <alignRotor+0xf0>)
 8001374:	881a      	ldrh	r2, [r3, #0]
 8001376:	4b1f      	ldr	r3, [pc, #124]	@ (80013f4 <alignRotor+0xfc>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_B);
 800137c:	4b1b      	ldr	r3, [pc, #108]	@ (80013ec <alignRotor+0xf4>)
 800137e:	881a      	ldrh	r2, [r3, #0]
 8001380:	4b1c      	ldr	r3, [pc, #112]	@ (80013f4 <alignRotor+0xfc>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_C);
 8001386:	4b1a      	ldr	r3, [pc, #104]	@ (80013f0 <alignRotor+0xf8>)
 8001388:	881a      	ldrh	r2, [r3, #0]
 800138a:	4b1a      	ldr	r3, [pc, #104]	@ (80013f4 <alignRotor+0xfc>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	63da      	str	r2, [r3, #60]	@ 0x3c

    HAL_Delay(2000);
 8001390:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001394:	f002 fc6e 	bl	8003c74 <HAL_Delay>

    angle_offset = AS5147U_GetAngleRad();
 8001398:	f7ff ff0a 	bl	80011b0 <AS5147U_GetAngleRad>
 800139c:	eef0 7a40 	vmov.f32	s15, s0
 80013a0:	4b15      	ldr	r3, [pc, #84]	@ (80013f8 <alignRotor+0x100>)
 80013a2:	edc3 7a00 	vstr	s15, [r3]

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80013a6:	4b13      	ldr	r3, [pc, #76]	@ (80013f4 <alignRotor+0xfc>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2200      	movs	r2, #0
 80013ac:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80013ae:	4b11      	ldr	r3, [pc, #68]	@ (80013f4 <alignRotor+0xfc>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2200      	movs	r2, #0
 80013b4:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80013b6:	4b0f      	ldr	r3, [pc, #60]	@ (80013f4 <alignRotor+0xfc>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2200      	movs	r2, #0
 80013bc:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	00000000 	.word	0x00000000
 80013cc:	40a76e00 	.word	0x40a76e00
 80013d0:	9999999a 	.word	0x9999999a
 80013d4:	3fd99999 	.word	0x3fd99999
 80013d8:	40400000 	.word	0x40400000
 80013dc:	20000264 	.word	0x20000264
 80013e0:	40200000 	.word	0x40200000
 80013e4:	3fe00000 	.word	0x3fe00000
 80013e8:	200002b0 	.word	0x200002b0
 80013ec:	200002b2 	.word	0x200002b2
 80013f0:	200002b4 	.word	0x200002b4
 80013f4:	20000474 	.word	0x20000474
 80013f8:	200002a8 	.word	0x200002a8
 80013fc:	00000000 	.word	0x00000000

08001400 <clark>:
void clark()
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
 	i_alpha = ia;
 8001404:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <clark+0x50>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a12      	ldr	r2, [pc, #72]	@ (8001454 <clark+0x54>)
 800140a:	6013      	str	r3, [r2, #0]
	i_beta = (ib - ic) / sqrt(3);
 800140c:	4b12      	ldr	r3, [pc, #72]	@ (8001458 <clark+0x58>)
 800140e:	ed93 7a00 	vldr	s14, [r3]
 8001412:	4b12      	ldr	r3, [pc, #72]	@ (800145c <clark+0x5c>)
 8001414:	edd3 7a00 	vldr	s15, [r3]
 8001418:	ee77 7a67 	vsub.f32	s15, s14, s15
 800141c:	ee17 0a90 	vmov	r0, s15
 8001420:	f7ff f8b2 	bl	8000588 <__aeabi_f2d>
 8001424:	a308      	add	r3, pc, #32	@ (adr r3, 8001448 <clark+0x48>)
 8001426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142a:	f7ff fa2f 	bl	800088c <__aeabi_ddiv>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	4610      	mov	r0, r2
 8001434:	4619      	mov	r1, r3
 8001436:	f7ff fbf7 	bl	8000c28 <__aeabi_d2f>
 800143a:	4603      	mov	r3, r0
 800143c:	4a08      	ldr	r2, [pc, #32]	@ (8001460 <clark+0x60>)
 800143e:	6013      	str	r3, [r2, #0]
}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	f3af 8000 	nop.w
 8001448:	e8584caa 	.word	0xe8584caa
 800144c:	3ffbb67a 	.word	0x3ffbb67a
 8001450:	20000240 	.word	0x20000240
 8001454:	2000024c 	.word	0x2000024c
 8001458:	20000244 	.word	0x20000244
 800145c:	20000248 	.word	0x20000248
 8001460:	20000250 	.word	0x20000250

08001464 <park>:

void park()
{
 8001464:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001468:	af00      	add	r7, sp, #0
	i_d = i_alpha*cos(theta) + i_beta*sin(theta);
 800146a:	4b59      	ldr	r3, [pc, #356]	@ (80015d0 <park+0x16c>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff f88a 	bl	8000588 <__aeabi_f2d>
 8001474:	4604      	mov	r4, r0
 8001476:	460d      	mov	r5, r1
 8001478:	4b56      	ldr	r3, [pc, #344]	@ (80015d4 <park+0x170>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff f883 	bl	8000588 <__aeabi_f2d>
 8001482:	4602      	mov	r2, r0
 8001484:	460b      	mov	r3, r1
 8001486:	ec43 2b10 	vmov	d0, r2, r3
 800148a:	f00a fe01 	bl	800c090 <cos>
 800148e:	ec53 2b10 	vmov	r2, r3, d0
 8001492:	4620      	mov	r0, r4
 8001494:	4629      	mov	r1, r5
 8001496:	f7ff f8cf 	bl	8000638 <__aeabi_dmul>
 800149a:	4602      	mov	r2, r0
 800149c:	460b      	mov	r3, r1
 800149e:	4690      	mov	r8, r2
 80014a0:	4699      	mov	r9, r3
 80014a2:	4b4d      	ldr	r3, [pc, #308]	@ (80015d8 <park+0x174>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff f86e 	bl	8000588 <__aeabi_f2d>
 80014ac:	4604      	mov	r4, r0
 80014ae:	460d      	mov	r5, r1
 80014b0:	4b48      	ldr	r3, [pc, #288]	@ (80015d4 <park+0x170>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff f867 	bl	8000588 <__aeabi_f2d>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	ec43 2b10 	vmov	d0, r2, r3
 80014c2:	f00a fe39 	bl	800c138 <sin>
 80014c6:	ec53 2b10 	vmov	r2, r3, d0
 80014ca:	4620      	mov	r0, r4
 80014cc:	4629      	mov	r1, r5
 80014ce:	f7ff f8b3 	bl	8000638 <__aeabi_dmul>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	4640      	mov	r0, r8
 80014d8:	4649      	mov	r1, r9
 80014da:	f7fe fef7 	bl	80002cc <__adddf3>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	4610      	mov	r0, r2
 80014e4:	4619      	mov	r1, r3
 80014e6:	f7ff fb9f 	bl	8000c28 <__aeabi_d2f>
 80014ea:	4603      	mov	r3, r0
 80014ec:	4a3b      	ldr	r2, [pc, #236]	@ (80015dc <park+0x178>)
 80014ee:	6013      	str	r3, [r2, #0]
	i_q = -i_alpha*sin(theta) + i_beta*cos(theta);
 80014f0:	4b37      	ldr	r3, [pc, #220]	@ (80015d0 <park+0x16c>)
 80014f2:	edd3 7a00 	vldr	s15, [r3]
 80014f6:	eef1 7a67 	vneg.f32	s15, s15
 80014fa:	ee17 3a90 	vmov	r3, s15
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff f842 	bl	8000588 <__aeabi_f2d>
 8001504:	4604      	mov	r4, r0
 8001506:	460d      	mov	r5, r1
 8001508:	4b32      	ldr	r3, [pc, #200]	@ (80015d4 <park+0x170>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff f83b 	bl	8000588 <__aeabi_f2d>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	ec43 2b10 	vmov	d0, r2, r3
 800151a:	f00a fe0d 	bl	800c138 <sin>
 800151e:	ec53 2b10 	vmov	r2, r3, d0
 8001522:	4620      	mov	r0, r4
 8001524:	4629      	mov	r1, r5
 8001526:	f7ff f887 	bl	8000638 <__aeabi_dmul>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4690      	mov	r8, r2
 8001530:	4699      	mov	r9, r3
 8001532:	4b29      	ldr	r3, [pc, #164]	@ (80015d8 <park+0x174>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff f826 	bl	8000588 <__aeabi_f2d>
 800153c:	4604      	mov	r4, r0
 800153e:	460d      	mov	r5, r1
 8001540:	4b24      	ldr	r3, [pc, #144]	@ (80015d4 <park+0x170>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff f81f 	bl	8000588 <__aeabi_f2d>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	ec43 2b10 	vmov	d0, r2, r3
 8001552:	f00a fd9d 	bl	800c090 <cos>
 8001556:	ec53 2b10 	vmov	r2, r3, d0
 800155a:	4620      	mov	r0, r4
 800155c:	4629      	mov	r1, r5
 800155e:	f7ff f86b 	bl	8000638 <__aeabi_dmul>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	4640      	mov	r0, r8
 8001568:	4649      	mov	r1, r9
 800156a:	f7fe feaf 	bl	80002cc <__adddf3>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4610      	mov	r0, r2
 8001574:	4619      	mov	r1, r3
 8001576:	f7ff fb57 	bl	8000c28 <__aeabi_d2f>
 800157a:	4603      	mov	r3, r0
 800157c:	4a18      	ldr	r2, [pc, #96]	@ (80015e0 <park+0x17c>)
 800157e:	6013      	str	r3, [r2, #0]
	idq = sqrt( i_d * i_d + i_q * i_q);
 8001580:	4b16      	ldr	r3, [pc, #88]	@ (80015dc <park+0x178>)
 8001582:	ed93 7a00 	vldr	s14, [r3]
 8001586:	4b15      	ldr	r3, [pc, #84]	@ (80015dc <park+0x178>)
 8001588:	edd3 7a00 	vldr	s15, [r3]
 800158c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001590:	4b13      	ldr	r3, [pc, #76]	@ (80015e0 <park+0x17c>)
 8001592:	edd3 6a00 	vldr	s13, [r3]
 8001596:	4b12      	ldr	r3, [pc, #72]	@ (80015e0 <park+0x17c>)
 8001598:	edd3 7a00 	vldr	s15, [r3]
 800159c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015a4:	ee17 0a90 	vmov	r0, s15
 80015a8:	f7fe ffee 	bl	8000588 <__aeabi_f2d>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	ec43 2b10 	vmov	d0, r2, r3
 80015b4:	f00a fd40 	bl	800c038 <sqrt>
 80015b8:	ec53 2b10 	vmov	r2, r3, d0
 80015bc:	4610      	mov	r0, r2
 80015be:	4619      	mov	r1, r3
 80015c0:	f7ff fb32 	bl	8000c28 <__aeabi_d2f>
 80015c4:	4603      	mov	r3, r0
 80015c6:	4a07      	ldr	r2, [pc, #28]	@ (80015e4 <park+0x180>)
 80015c8:	6013      	str	r3, [r2, #0]
}
 80015ca:	bf00      	nop
 80015cc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80015d0:	2000024c 	.word	0x2000024c
 80015d4:	200002ec 	.word	0x200002ec
 80015d8:	20000250 	.word	0x20000250
 80015dc:	20000254 	.word	0x20000254
 80015e0:	20000258 	.word	0x20000258
 80015e4:	20000328 	.word	0x20000328

080015e8 <setpwm>:

void setpwm(){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0

	PWM_A = ((Va / 8.0 + 1.0) * PWM_PERIOD ) * 0.4;
 80015ec:	4b96      	ldr	r3, [pc, #600]	@ (8001848 <setpwm+0x260>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7fe ffc9 	bl	8000588 <__aeabi_f2d>
 80015f6:	f04f 0200 	mov.w	r2, #0
 80015fa:	4b94      	ldr	r3, [pc, #592]	@ (800184c <setpwm+0x264>)
 80015fc:	f7ff f946 	bl	800088c <__aeabi_ddiv>
 8001600:	4602      	mov	r2, r0
 8001602:	460b      	mov	r3, r1
 8001604:	4610      	mov	r0, r2
 8001606:	4619      	mov	r1, r3
 8001608:	f04f 0200 	mov.w	r2, #0
 800160c:	4b90      	ldr	r3, [pc, #576]	@ (8001850 <setpwm+0x268>)
 800160e:	f7fe fe5d 	bl	80002cc <__adddf3>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	a383      	add	r3, pc, #524	@ (adr r3, 8001828 <setpwm+0x240>)
 800161c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001620:	f7ff f80a 	bl	8000638 <__aeabi_dmul>
 8001624:	4602      	mov	r2, r0
 8001626:	460b      	mov	r3, r1
 8001628:	4610      	mov	r0, r2
 800162a:	4619      	mov	r1, r3
 800162c:	a380      	add	r3, pc, #512	@ (adr r3, 8001830 <setpwm+0x248>)
 800162e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001632:	f7ff f801 	bl	8000638 <__aeabi_dmul>
 8001636:	4602      	mov	r2, r0
 8001638:	460b      	mov	r3, r1
 800163a:	4610      	mov	r0, r2
 800163c:	4619      	mov	r1, r3
 800163e:	f7ff fad3 	bl	8000be8 <__aeabi_d2uiz>
 8001642:	4603      	mov	r3, r0
 8001644:	b29a      	uxth	r2, r3
 8001646:	4b83      	ldr	r3, [pc, #524]	@ (8001854 <setpwm+0x26c>)
 8001648:	801a      	strh	r2, [r3, #0]
	PWM_B = ((Vb / 8.0 + 1.0) * PWM_PERIOD ) * 0.4;
 800164a:	4b83      	ldr	r3, [pc, #524]	@ (8001858 <setpwm+0x270>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe ff9a 	bl	8000588 <__aeabi_f2d>
 8001654:	f04f 0200 	mov.w	r2, #0
 8001658:	4b7c      	ldr	r3, [pc, #496]	@ (800184c <setpwm+0x264>)
 800165a:	f7ff f917 	bl	800088c <__aeabi_ddiv>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4610      	mov	r0, r2
 8001664:	4619      	mov	r1, r3
 8001666:	f04f 0200 	mov.w	r2, #0
 800166a:	4b79      	ldr	r3, [pc, #484]	@ (8001850 <setpwm+0x268>)
 800166c:	f7fe fe2e 	bl	80002cc <__adddf3>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4610      	mov	r0, r2
 8001676:	4619      	mov	r1, r3
 8001678:	a36b      	add	r3, pc, #428	@ (adr r3, 8001828 <setpwm+0x240>)
 800167a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167e:	f7fe ffdb 	bl	8000638 <__aeabi_dmul>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4610      	mov	r0, r2
 8001688:	4619      	mov	r1, r3
 800168a:	a369      	add	r3, pc, #420	@ (adr r3, 8001830 <setpwm+0x248>)
 800168c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001690:	f7fe ffd2 	bl	8000638 <__aeabi_dmul>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4610      	mov	r0, r2
 800169a:	4619      	mov	r1, r3
 800169c:	f7ff faa4 	bl	8000be8 <__aeabi_d2uiz>
 80016a0:	4603      	mov	r3, r0
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	4b6d      	ldr	r3, [pc, #436]	@ (800185c <setpwm+0x274>)
 80016a6:	801a      	strh	r2, [r3, #0]
	PWM_C = ((Vc / 8.0 + 1.0) * PWM_PERIOD ) * 0.4;
 80016a8:	4b6d      	ldr	r3, [pc, #436]	@ (8001860 <setpwm+0x278>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7fe ff6b 	bl	8000588 <__aeabi_f2d>
 80016b2:	f04f 0200 	mov.w	r2, #0
 80016b6:	4b65      	ldr	r3, [pc, #404]	@ (800184c <setpwm+0x264>)
 80016b8:	f7ff f8e8 	bl	800088c <__aeabi_ddiv>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	4610      	mov	r0, r2
 80016c2:	4619      	mov	r1, r3
 80016c4:	f04f 0200 	mov.w	r2, #0
 80016c8:	4b61      	ldr	r3, [pc, #388]	@ (8001850 <setpwm+0x268>)
 80016ca:	f7fe fdff 	bl	80002cc <__adddf3>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	4610      	mov	r0, r2
 80016d4:	4619      	mov	r1, r3
 80016d6:	a354      	add	r3, pc, #336	@ (adr r3, 8001828 <setpwm+0x240>)
 80016d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016dc:	f7fe ffac 	bl	8000638 <__aeabi_dmul>
 80016e0:	4602      	mov	r2, r0
 80016e2:	460b      	mov	r3, r1
 80016e4:	4610      	mov	r0, r2
 80016e6:	4619      	mov	r1, r3
 80016e8:	a351      	add	r3, pc, #324	@ (adr r3, 8001830 <setpwm+0x248>)
 80016ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ee:	f7fe ffa3 	bl	8000638 <__aeabi_dmul>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	4610      	mov	r0, r2
 80016f8:	4619      	mov	r1, r3
 80016fa:	f7ff fa75 	bl	8000be8 <__aeabi_d2uiz>
 80016fe:	4603      	mov	r3, r0
 8001700:	b29a      	uxth	r2, r3
 8001702:	4b58      	ldr	r3, [pc, #352]	@ (8001864 <setpwm+0x27c>)
 8001704:	801a      	strh	r2, [r3, #0]


	 current_sq = sqrt(ia * ia + ib * ib + ic * ic);
 8001706:	4b58      	ldr	r3, [pc, #352]	@ (8001868 <setpwm+0x280>)
 8001708:	ed93 7a00 	vldr	s14, [r3]
 800170c:	4b56      	ldr	r3, [pc, #344]	@ (8001868 <setpwm+0x280>)
 800170e:	edd3 7a00 	vldr	s15, [r3]
 8001712:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001716:	4b55      	ldr	r3, [pc, #340]	@ (800186c <setpwm+0x284>)
 8001718:	edd3 6a00 	vldr	s13, [r3]
 800171c:	4b53      	ldr	r3, [pc, #332]	@ (800186c <setpwm+0x284>)
 800171e:	edd3 7a00 	vldr	s15, [r3]
 8001722:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001726:	ee37 7a27 	vadd.f32	s14, s14, s15
 800172a:	4b51      	ldr	r3, [pc, #324]	@ (8001870 <setpwm+0x288>)
 800172c:	edd3 6a00 	vldr	s13, [r3]
 8001730:	4b4f      	ldr	r3, [pc, #316]	@ (8001870 <setpwm+0x288>)
 8001732:	edd3 7a00 	vldr	s15, [r3]
 8001736:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800173a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800173e:	ee17 0a90 	vmov	r0, s15
 8001742:	f7fe ff21 	bl	8000588 <__aeabi_f2d>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	ec43 2b10 	vmov	d0, r2, r3
 800174e:	f00a fc73 	bl	800c038 <sqrt>
 8001752:	ec53 2b10 	vmov	r2, r3, d0
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	f7ff fa65 	bl	8000c28 <__aeabi_d2f>
 800175e:	4603      	mov	r3, r0
 8001760:	4a44      	ldr	r2, [pc, #272]	@ (8001874 <setpwm+0x28c>)
 8001762:	6013      	str	r3, [r2, #0]
	 //current_sq = ia * ia + ib * ib + ic * ic;


	if (current_sq > OVERCURRENT_LIMIT_SQ) {
 8001764:	4b43      	ldr	r3, [pc, #268]	@ (8001874 <setpwm+0x28c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe ff0d 	bl	8000588 <__aeabi_f2d>
 800176e:	a332      	add	r3, pc, #200	@ (adr r3, 8001838 <setpwm+0x250>)
 8001770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001774:	f7ff f9f0 	bl	8000b58 <__aeabi_dcmpgt>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d00c      	beq.n	8001798 <setpwm+0x1b0>
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800177e:	4b3e      	ldr	r3, [pc, #248]	@ (8001878 <setpwm+0x290>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2200      	movs	r2, #0
 8001784:	635a      	str	r2, [r3, #52]	@ 0x34
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001786:	4b3c      	ldr	r3, [pc, #240]	@ (8001878 <setpwm+0x290>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2200      	movs	r2, #0
 800178c:	639a      	str	r2, [r3, #56]	@ 0x38
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 800178e:	4b3a      	ldr	r3, [pc, #232]	@ (8001878 <setpwm+0x290>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2200      	movs	r2, #0
 8001794:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001796:	e00e      	b.n	80017b6 <setpwm+0x1ce>
	    //HAL_Delay(5000);

	} else {
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_A);
 8001798:	4b2e      	ldr	r3, [pc, #184]	@ (8001854 <setpwm+0x26c>)
 800179a:	881a      	ldrh	r2, [r3, #0]
 800179c:	4b36      	ldr	r3, [pc, #216]	@ (8001878 <setpwm+0x290>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	635a      	str	r2, [r3, #52]	@ 0x34
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_B);
 80017a2:	4b2e      	ldr	r3, [pc, #184]	@ (800185c <setpwm+0x274>)
 80017a4:	881a      	ldrh	r2, [r3, #0]
 80017a6:	4b34      	ldr	r3, [pc, #208]	@ (8001878 <setpwm+0x290>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	639a      	str	r2, [r3, #56]	@ 0x38
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_C);
 80017ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001864 <setpwm+0x27c>)
 80017ae:	881a      	ldrh	r2, [r3, #0]
 80017b0:	4b31      	ldr	r3, [pc, #196]	@ (8001878 <setpwm+0x290>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
	if (adc_dma_voltage < 1.5 || adc_dma_voltage > 1.9) {
 80017b6:	4b31      	ldr	r3, [pc, #196]	@ (800187c <setpwm+0x294>)
 80017b8:	edd3 7a00 	vldr	s15, [r3]
 80017bc:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80017c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c8:	d40c      	bmi.n	80017e4 <setpwm+0x1fc>
 80017ca:	4b2c      	ldr	r3, [pc, #176]	@ (800187c <setpwm+0x294>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7fe feda 	bl	8000588 <__aeabi_f2d>
 80017d4:	a31a      	add	r3, pc, #104	@ (adr r3, 8001840 <setpwm+0x258>)
 80017d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017da:	f7ff f9bd 	bl	8000b58 <__aeabi_dcmpgt>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d00c      	beq.n	80017fe <setpwm+0x216>
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80017e4:	4b24      	ldr	r3, [pc, #144]	@ (8001878 <setpwm+0x290>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2200      	movs	r2, #0
 80017ea:	635a      	str	r2, [r3, #52]	@ 0x34
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80017ec:	4b22      	ldr	r3, [pc, #136]	@ (8001878 <setpwm+0x290>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2200      	movs	r2, #0
 80017f2:	639a      	str	r2, [r3, #56]	@ 0x38
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80017f4:	4b20      	ldr	r3, [pc, #128]	@ (8001878 <setpwm+0x290>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2200      	movs	r2, #0
 80017fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017fc:	e00f      	b.n	800181e <setpwm+0x236>
		    //HAL_Delay(5000);

		} else {
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_A);
 80017fe:	4b15      	ldr	r3, [pc, #84]	@ (8001854 <setpwm+0x26c>)
 8001800:	881a      	ldrh	r2, [r3, #0]
 8001802:	4b1d      	ldr	r3, [pc, #116]	@ (8001878 <setpwm+0x290>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	635a      	str	r2, [r3, #52]	@ 0x34
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_B);
 8001808:	4b14      	ldr	r3, [pc, #80]	@ (800185c <setpwm+0x274>)
 800180a:	881a      	ldrh	r2, [r3, #0]
 800180c:	4b1a      	ldr	r3, [pc, #104]	@ (8001878 <setpwm+0x290>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	639a      	str	r2, [r3, #56]	@ 0x38
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_C);
 8001812:	4b14      	ldr	r3, [pc, #80]	@ (8001864 <setpwm+0x27c>)
 8001814:	881a      	ldrh	r2, [r3, #0]
 8001816:	4b18      	ldr	r3, [pc, #96]	@ (8001878 <setpwm+0x290>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	63da      	str	r2, [r3, #60]	@ 0x3c
		}
}
 800181c:	bf00      	nop
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	f3af 8000 	nop.w
 8001828:	00000000 	.word	0x00000000
 800182c:	40a76e00 	.word	0x40a76e00
 8001830:	9999999a 	.word	0x9999999a
 8001834:	3fd99999 	.word	0x3fd99999
 8001838:	66666666 	.word	0x66666666
 800183c:	40066666 	.word	0x40066666
 8001840:	66666666 	.word	0x66666666
 8001844:	3ffe6666 	.word	0x3ffe6666
 8001848:	20000264 	.word	0x20000264
 800184c:	40200000 	.word	0x40200000
 8001850:	3ff00000 	.word	0x3ff00000
 8001854:	200002b0 	.word	0x200002b0
 8001858:	20000268 	.word	0x20000268
 800185c:	200002b2 	.word	0x200002b2
 8001860:	2000026c 	.word	0x2000026c
 8001864:	200002b4 	.word	0x200002b4
 8001868:	20000240 	.word	0x20000240
 800186c:	20000244 	.word	0x20000244
 8001870:	20000248 	.word	0x20000248
 8001874:	20000234 	.word	0x20000234
 8001878:	20000474 	.word	0x20000474
 800187c:	2000031c 	.word	0x2000031c

08001880 <update_PID>:

void update_PID()
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
    if((velocity_ref > -100 && velocity_ref <= 0) || (velocity_ref > 0 && velocity_ref <= 100))
 8001884:	4ba3      	ldr	r3, [pc, #652]	@ (8001b14 <update_PID+0x294>)
 8001886:	edd3 7a00 	vldr	s15, [r3]
 800188a:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8001b18 <update_PID+0x298>
 800188e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001896:	dd07      	ble.n	80018a8 <update_PID+0x28>
 8001898:	4b9e      	ldr	r3, [pc, #632]	@ (8001b14 <update_PID+0x294>)
 800189a:	edd3 7a00 	vldr	s15, [r3]
 800189e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a6:	d911      	bls.n	80018cc <update_PID+0x4c>
 80018a8:	4b9a      	ldr	r3, [pc, #616]	@ (8001b14 <update_PID+0x294>)
 80018aa:	edd3 7a00 	vldr	s15, [r3]
 80018ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b6:	dd10      	ble.n	80018da <update_PID+0x5a>
 80018b8:	4b96      	ldr	r3, [pc, #600]	@ (8001b14 <update_PID+0x294>)
 80018ba:	edd3 7a00 	vldr	s15, [r3]
 80018be:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8001b1c <update_PID+0x29c>
 80018c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ca:	d806      	bhi.n	80018da <update_PID+0x5a>
    {
        Ki = 0.8;
 80018cc:	4b94      	ldr	r3, [pc, #592]	@ (8001b20 <update_PID+0x2a0>)
 80018ce:	4a95      	ldr	r2, [pc, #596]	@ (8001b24 <update_PID+0x2a4>)
 80018d0:	601a      	str	r2, [r3, #0]
        Kp = 0.9;
 80018d2:	4b95      	ldr	r3, [pc, #596]	@ (8001b28 <update_PID+0x2a8>)
 80018d4:	4a95      	ldr	r2, [pc, #596]	@ (8001b2c <update_PID+0x2ac>)
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	e1e1      	b.n	8001c9e <update_PID+0x41e>
    }
    else if((velocity_ref > -150 && velocity_ref <= -100)||(velocity_ref > 100 && velocity_ref <= 150))
 80018da:	4b8e      	ldr	r3, [pc, #568]	@ (8001b14 <update_PID+0x294>)
 80018dc:	edd3 7a00 	vldr	s15, [r3]
 80018e0:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 8001b30 <update_PID+0x2b0>
 80018e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ec:	dd09      	ble.n	8001902 <update_PID+0x82>
 80018ee:	4b89      	ldr	r3, [pc, #548]	@ (8001b14 <update_PID+0x294>)
 80018f0:	edd3 7a00 	vldr	s15, [r3]
 80018f4:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8001b18 <update_PID+0x298>
 80018f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001900:	d913      	bls.n	800192a <update_PID+0xaa>
 8001902:	4b84      	ldr	r3, [pc, #528]	@ (8001b14 <update_PID+0x294>)
 8001904:	edd3 7a00 	vldr	s15, [r3]
 8001908:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8001b1c <update_PID+0x29c>
 800190c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001914:	dd11      	ble.n	800193a <update_PID+0xba>
 8001916:	4b7f      	ldr	r3, [pc, #508]	@ (8001b14 <update_PID+0x294>)
 8001918:	edd3 7a00 	vldr	s15, [r3]
 800191c:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8001b34 <update_PID+0x2b4>
 8001920:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001928:	d807      	bhi.n	800193a <update_PID+0xba>
    {
        Ki = 1.0;
 800192a:	4b7d      	ldr	r3, [pc, #500]	@ (8001b20 <update_PID+0x2a0>)
 800192c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001930:	601a      	str	r2, [r3, #0]
        Kp = 1.1;
 8001932:	4b7d      	ldr	r3, [pc, #500]	@ (8001b28 <update_PID+0x2a8>)
 8001934:	4a80      	ldr	r2, [pc, #512]	@ (8001b38 <update_PID+0x2b8>)
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	e1b1      	b.n	8001c9e <update_PID+0x41e>
    }
    else if((velocity_ref > -250 && velocity_ref <= -150)||(velocity_ref > 150 && velocity_ref <= 250))
 800193a:	4b76      	ldr	r3, [pc, #472]	@ (8001b14 <update_PID+0x294>)
 800193c:	edd3 7a00 	vldr	s15, [r3]
 8001940:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8001b3c <update_PID+0x2bc>
 8001944:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194c:	dd09      	ble.n	8001962 <update_PID+0xe2>
 800194e:	4b71      	ldr	r3, [pc, #452]	@ (8001b14 <update_PID+0x294>)
 8001950:	edd3 7a00 	vldr	s15, [r3]
 8001954:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 8001b30 <update_PID+0x2b0>
 8001958:	eef4 7ac7 	vcmpe.f32	s15, s14
 800195c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001960:	d913      	bls.n	800198a <update_PID+0x10a>
 8001962:	4b6c      	ldr	r3, [pc, #432]	@ (8001b14 <update_PID+0x294>)
 8001964:	edd3 7a00 	vldr	s15, [r3]
 8001968:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8001b34 <update_PID+0x2b4>
 800196c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001974:	dd10      	ble.n	8001998 <update_PID+0x118>
 8001976:	4b67      	ldr	r3, [pc, #412]	@ (8001b14 <update_PID+0x294>)
 8001978:	edd3 7a00 	vldr	s15, [r3]
 800197c:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8001b40 <update_PID+0x2c0>
 8001980:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001988:	d806      	bhi.n	8001998 <update_PID+0x118>
    {
        Ki = 1.1;
 800198a:	4b65      	ldr	r3, [pc, #404]	@ (8001b20 <update_PID+0x2a0>)
 800198c:	4a6a      	ldr	r2, [pc, #424]	@ (8001b38 <update_PID+0x2b8>)
 800198e:	601a      	str	r2, [r3, #0]
        Kp = 1.1;
 8001990:	4b65      	ldr	r3, [pc, #404]	@ (8001b28 <update_PID+0x2a8>)
 8001992:	4a69      	ldr	r2, [pc, #420]	@ (8001b38 <update_PID+0x2b8>)
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	e182      	b.n	8001c9e <update_PID+0x41e>
    }
    else if((velocity_ref > -350 && velocity_ref <= -250)||(velocity_ref > 250 && velocity_ref <= 350))
 8001998:	4b5e      	ldr	r3, [pc, #376]	@ (8001b14 <update_PID+0x294>)
 800199a:	edd3 7a00 	vldr	s15, [r3]
 800199e:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8001b44 <update_PID+0x2c4>
 80019a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019aa:	dd09      	ble.n	80019c0 <update_PID+0x140>
 80019ac:	4b59      	ldr	r3, [pc, #356]	@ (8001b14 <update_PID+0x294>)
 80019ae:	edd3 7a00 	vldr	s15, [r3]
 80019b2:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8001b3c <update_PID+0x2bc>
 80019b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019be:	d913      	bls.n	80019e8 <update_PID+0x168>
 80019c0:	4b54      	ldr	r3, [pc, #336]	@ (8001b14 <update_PID+0x294>)
 80019c2:	edd3 7a00 	vldr	s15, [r3]
 80019c6:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001b40 <update_PID+0x2c0>
 80019ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d2:	dd10      	ble.n	80019f6 <update_PID+0x176>
 80019d4:	4b4f      	ldr	r3, [pc, #316]	@ (8001b14 <update_PID+0x294>)
 80019d6:	edd3 7a00 	vldr	s15, [r3]
 80019da:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8001b48 <update_PID+0x2c8>
 80019de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e6:	d806      	bhi.n	80019f6 <update_PID+0x176>
    {
        Ki = 1.1;
 80019e8:	4b4d      	ldr	r3, [pc, #308]	@ (8001b20 <update_PID+0x2a0>)
 80019ea:	4a53      	ldr	r2, [pc, #332]	@ (8001b38 <update_PID+0x2b8>)
 80019ec:	601a      	str	r2, [r3, #0]
        Kp = 0.9;
 80019ee:	4b4e      	ldr	r3, [pc, #312]	@ (8001b28 <update_PID+0x2a8>)
 80019f0:	4a4e      	ldr	r2, [pc, #312]	@ (8001b2c <update_PID+0x2ac>)
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	e153      	b.n	8001c9e <update_PID+0x41e>
    }
    else if((velocity_ref > -500 && velocity_ref <= -350)||(velocity_ref > 350 && velocity_ref <= 500))
 80019f6:	4b47      	ldr	r3, [pc, #284]	@ (8001b14 <update_PID+0x294>)
 80019f8:	edd3 7a00 	vldr	s15, [r3]
 80019fc:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001b4c <update_PID+0x2cc>
 8001a00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a08:	dd09      	ble.n	8001a1e <update_PID+0x19e>
 8001a0a:	4b42      	ldr	r3, [pc, #264]	@ (8001b14 <update_PID+0x294>)
 8001a0c:	edd3 7a00 	vldr	s15, [r3]
 8001a10:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001b44 <update_PID+0x2c4>
 8001a14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1c:	d913      	bls.n	8001a46 <update_PID+0x1c6>
 8001a1e:	4b3d      	ldr	r3, [pc, #244]	@ (8001b14 <update_PID+0x294>)
 8001a20:	edd3 7a00 	vldr	s15, [r3]
 8001a24:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001b48 <update_PID+0x2c8>
 8001a28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a30:	dd10      	ble.n	8001a54 <update_PID+0x1d4>
 8001a32:	4b38      	ldr	r3, [pc, #224]	@ (8001b14 <update_PID+0x294>)
 8001a34:	edd3 7a00 	vldr	s15, [r3]
 8001a38:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001b50 <update_PID+0x2d0>
 8001a3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a44:	d806      	bhi.n	8001a54 <update_PID+0x1d4>
    {
        Ki = 1.3;
 8001a46:	4b36      	ldr	r3, [pc, #216]	@ (8001b20 <update_PID+0x2a0>)
 8001a48:	4a42      	ldr	r2, [pc, #264]	@ (8001b54 <update_PID+0x2d4>)
 8001a4a:	601a      	str	r2, [r3, #0]
        Kp = 1.6;
 8001a4c:	4b36      	ldr	r3, [pc, #216]	@ (8001b28 <update_PID+0x2a8>)
 8001a4e:	4a42      	ldr	r2, [pc, #264]	@ (8001b58 <update_PID+0x2d8>)
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	e124      	b.n	8001c9e <update_PID+0x41e>
    }
    else if((velocity_ref >= -750 && velocity_ref < -500)||(velocity_ref > 500 && velocity_ref <= 750))
 8001a54:	4b2f      	ldr	r3, [pc, #188]	@ (8001b14 <update_PID+0x294>)
 8001a56:	edd3 7a00 	vldr	s15, [r3]
 8001a5a:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001b5c <update_PID+0x2dc>
 8001a5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a66:	db09      	blt.n	8001a7c <update_PID+0x1fc>
 8001a68:	4b2a      	ldr	r3, [pc, #168]	@ (8001b14 <update_PID+0x294>)
 8001a6a:	edd3 7a00 	vldr	s15, [r3]
 8001a6e:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8001b4c <update_PID+0x2cc>
 8001a72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a7a:	d413      	bmi.n	8001aa4 <update_PID+0x224>
 8001a7c:	4b25      	ldr	r3, [pc, #148]	@ (8001b14 <update_PID+0x294>)
 8001a7e:	edd3 7a00 	vldr	s15, [r3]
 8001a82:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001b50 <update_PID+0x2d0>
 8001a86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a8e:	dd11      	ble.n	8001ab4 <update_PID+0x234>
 8001a90:	4b20      	ldr	r3, [pc, #128]	@ (8001b14 <update_PID+0x294>)
 8001a92:	edd3 7a00 	vldr	s15, [r3]
 8001a96:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001b60 <update_PID+0x2e0>
 8001a9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa2:	d807      	bhi.n	8001ab4 <update_PID+0x234>
    {
        Ki = 2.1;
 8001aa4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b20 <update_PID+0x2a0>)
 8001aa6:	4a2f      	ldr	r2, [pc, #188]	@ (8001b64 <update_PID+0x2e4>)
 8001aa8:	601a      	str	r2, [r3, #0]
        Kp = 1.5;
 8001aaa:	4b1f      	ldr	r3, [pc, #124]	@ (8001b28 <update_PID+0x2a8>)
 8001aac:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	e0f4      	b.n	8001c9e <update_PID+0x41e>
    }
    else if((velocity_ref >= -1000 && velocity_ref < -750)||(velocity_ref > 750 && velocity_ref <= 1000))
 8001ab4:	4b17      	ldr	r3, [pc, #92]	@ (8001b14 <update_PID+0x294>)
 8001ab6:	edd3 7a00 	vldr	s15, [r3]
 8001aba:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001b68 <update_PID+0x2e8>
 8001abe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac6:	db09      	blt.n	8001adc <update_PID+0x25c>
 8001ac8:	4b12      	ldr	r3, [pc, #72]	@ (8001b14 <update_PID+0x294>)
 8001aca:	edd3 7a00 	vldr	s15, [r3]
 8001ace:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001b5c <update_PID+0x2dc>
 8001ad2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ada:	d413      	bmi.n	8001b04 <update_PID+0x284>
 8001adc:	4b0d      	ldr	r3, [pc, #52]	@ (8001b14 <update_PID+0x294>)
 8001ade:	edd3 7a00 	vldr	s15, [r3]
 8001ae2:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001b60 <update_PID+0x2e0>
 8001ae6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aee:	dd41      	ble.n	8001b74 <update_PID+0x2f4>
 8001af0:	4b08      	ldr	r3, [pc, #32]	@ (8001b14 <update_PID+0x294>)
 8001af2:	edd3 7a00 	vldr	s15, [r3]
 8001af6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001b6c <update_PID+0x2ec>
 8001afa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b02:	d837      	bhi.n	8001b74 <update_PID+0x2f4>
    {
        Ki = 1.4;
 8001b04:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <update_PID+0x2a0>)
 8001b06:	4a1a      	ldr	r2, [pc, #104]	@ (8001b70 <update_PID+0x2f0>)
 8001b08:	601a      	str	r2, [r3, #0]
        Kp = 1.4;
 8001b0a:	4b07      	ldr	r3, [pc, #28]	@ (8001b28 <update_PID+0x2a8>)
 8001b0c:	4a18      	ldr	r2, [pc, #96]	@ (8001b70 <update_PID+0x2f0>)
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	e0c5      	b.n	8001c9e <update_PID+0x41e>
 8001b12:	bf00      	nop
 8001b14:	20000008 	.word	0x20000008
 8001b18:	c2c80000 	.word	0xc2c80000
 8001b1c:	42c80000 	.word	0x42c80000
 8001b20:	2000000c 	.word	0x2000000c
 8001b24:	3f4ccccd 	.word	0x3f4ccccd
 8001b28:	20000010 	.word	0x20000010
 8001b2c:	3f666666 	.word	0x3f666666
 8001b30:	c3160000 	.word	0xc3160000
 8001b34:	43160000 	.word	0x43160000
 8001b38:	3f8ccccd 	.word	0x3f8ccccd
 8001b3c:	c37a0000 	.word	0xc37a0000
 8001b40:	437a0000 	.word	0x437a0000
 8001b44:	c3af0000 	.word	0xc3af0000
 8001b48:	43af0000 	.word	0x43af0000
 8001b4c:	c3fa0000 	.word	0xc3fa0000
 8001b50:	43fa0000 	.word	0x43fa0000
 8001b54:	3fa66666 	.word	0x3fa66666
 8001b58:	3fcccccd 	.word	0x3fcccccd
 8001b5c:	c43b8000 	.word	0xc43b8000
 8001b60:	443b8000 	.word	0x443b8000
 8001b64:	40066666 	.word	0x40066666
 8001b68:	c47a0000 	.word	0xc47a0000
 8001b6c:	447a0000 	.word	0x447a0000
 8001b70:	3fb33333 	.word	0x3fb33333
    }
    else if((velocity_ref >= -1500 && velocity_ref < -1000)||(velocity_ref > 1000 && velocity_ref <= 1500))
 8001b74:	4b4c      	ldr	r3, [pc, #304]	@ (8001ca8 <update_PID+0x428>)
 8001b76:	edd3 7a00 	vldr	s15, [r3]
 8001b7a:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001cac <update_PID+0x42c>
 8001b7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b86:	db09      	blt.n	8001b9c <update_PID+0x31c>
 8001b88:	4b47      	ldr	r3, [pc, #284]	@ (8001ca8 <update_PID+0x428>)
 8001b8a:	edd3 7a00 	vldr	s15, [r3]
 8001b8e:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001cb0 <update_PID+0x430>
 8001b92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b9a:	d413      	bmi.n	8001bc4 <update_PID+0x344>
 8001b9c:	4b42      	ldr	r3, [pc, #264]	@ (8001ca8 <update_PID+0x428>)
 8001b9e:	edd3 7a00 	vldr	s15, [r3]
 8001ba2:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001cb4 <update_PID+0x434>
 8001ba6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bae:	dd10      	ble.n	8001bd2 <update_PID+0x352>
 8001bb0:	4b3d      	ldr	r3, [pc, #244]	@ (8001ca8 <update_PID+0x428>)
 8001bb2:	edd3 7a00 	vldr	s15, [r3]
 8001bb6:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001cb8 <update_PID+0x438>
 8001bba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc2:	d806      	bhi.n	8001bd2 <update_PID+0x352>
    {
        Ki = 3.0;
 8001bc4:	4b3d      	ldr	r3, [pc, #244]	@ (8001cbc <update_PID+0x43c>)
 8001bc6:	4a3e      	ldr	r2, [pc, #248]	@ (8001cc0 <update_PID+0x440>)
 8001bc8:	601a      	str	r2, [r3, #0]
        Kp = 1.8;
 8001bca:	4b3e      	ldr	r3, [pc, #248]	@ (8001cc4 <update_PID+0x444>)
 8001bcc:	4a3e      	ldr	r2, [pc, #248]	@ (8001cc8 <update_PID+0x448>)
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	e065      	b.n	8001c9e <update_PID+0x41e>
    }
    else if((velocity_ref >= -1700 && velocity_ref < -1500)||(velocity_ref > 1500 && velocity_ref <= 1710))
 8001bd2:	4b35      	ldr	r3, [pc, #212]	@ (8001ca8 <update_PID+0x428>)
 8001bd4:	edd3 7a00 	vldr	s15, [r3]
 8001bd8:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001ccc <update_PID+0x44c>
 8001bdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be4:	db09      	blt.n	8001bfa <update_PID+0x37a>
 8001be6:	4b30      	ldr	r3, [pc, #192]	@ (8001ca8 <update_PID+0x428>)
 8001be8:	edd3 7a00 	vldr	s15, [r3]
 8001bec:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001cac <update_PID+0x42c>
 8001bf0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf8:	d413      	bmi.n	8001c22 <update_PID+0x3a2>
 8001bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8001ca8 <update_PID+0x428>)
 8001bfc:	edd3 7a00 	vldr	s15, [r3]
 8001c00:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001cb8 <update_PID+0x438>
 8001c04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c0c:	dd10      	ble.n	8001c30 <update_PID+0x3b0>
 8001c0e:	4b26      	ldr	r3, [pc, #152]	@ (8001ca8 <update_PID+0x428>)
 8001c10:	edd3 7a00 	vldr	s15, [r3]
 8001c14:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001cd0 <update_PID+0x450>
 8001c18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c20:	d806      	bhi.n	8001c30 <update_PID+0x3b0>
        {
    	 Ki = 2.4;
 8001c22:	4b26      	ldr	r3, [pc, #152]	@ (8001cbc <update_PID+0x43c>)
 8001c24:	4a2b      	ldr	r2, [pc, #172]	@ (8001cd4 <update_PID+0x454>)
 8001c26:	601a      	str	r2, [r3, #0]
    	 Kp = 1.4;
 8001c28:	4b26      	ldr	r3, [pc, #152]	@ (8001cc4 <update_PID+0x444>)
 8001c2a:	4a2b      	ldr	r2, [pc, #172]	@ (8001cd8 <update_PID+0x458>)
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	e036      	b.n	8001c9e <update_PID+0x41e>
        }
    else if((velocity_ref >= -1900 && velocity_ref < -1750)||(velocity_ref > 1750 && velocity_ref <= 1900))
 8001c30:	4b1d      	ldr	r3, [pc, #116]	@ (8001ca8 <update_PID+0x428>)
 8001c32:	edd3 7a00 	vldr	s15, [r3]
 8001c36:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001cdc <update_PID+0x45c>
 8001c3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c42:	db09      	blt.n	8001c58 <update_PID+0x3d8>
 8001c44:	4b18      	ldr	r3, [pc, #96]	@ (8001ca8 <update_PID+0x428>)
 8001c46:	edd3 7a00 	vldr	s15, [r3]
 8001c4a:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001ce0 <update_PID+0x460>
 8001c4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c56:	d413      	bmi.n	8001c80 <update_PID+0x400>
 8001c58:	4b13      	ldr	r3, [pc, #76]	@ (8001ca8 <update_PID+0x428>)
 8001c5a:	edd3 7a00 	vldr	s15, [r3]
 8001c5e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001ce4 <update_PID+0x464>
 8001c62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6a:	dd11      	ble.n	8001c90 <update_PID+0x410>
 8001c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca8 <update_PID+0x428>)
 8001c6e:	edd3 7a00 	vldr	s15, [r3]
 8001c72:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001ce8 <update_PID+0x468>
 8001c76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7e:	d807      	bhi.n	8001c90 <update_PID+0x410>
          {
      	 Ki = 2.6;
 8001c80:	4b0e      	ldr	r3, [pc, #56]	@ (8001cbc <update_PID+0x43c>)
 8001c82:	4a1a      	ldr	r2, [pc, #104]	@ (8001cec <update_PID+0x46c>)
 8001c84:	601a      	str	r2, [r3, #0]
      	 Kp = 1.5;
 8001c86:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc4 <update_PID+0x444>)
 8001c88:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	e006      	b.n	8001c9e <update_PID+0x41e>
          }
    else
    {
        Ki = 3.0;
 8001c90:	4b0a      	ldr	r3, [pc, #40]	@ (8001cbc <update_PID+0x43c>)
 8001c92:	4a0b      	ldr	r2, [pc, #44]	@ (8001cc0 <update_PID+0x440>)
 8001c94:	601a      	str	r2, [r3, #0]
        Kp = 1.6;
 8001c96:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc4 <update_PID+0x444>)
 8001c98:	4a15      	ldr	r2, [pc, #84]	@ (8001cf0 <update_PID+0x470>)
 8001c9a:	601a      	str	r2, [r3, #0]
    }
}
 8001c9c:	bf00      	nop
 8001c9e:	bf00      	nop
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr
 8001ca8:	20000008 	.word	0x20000008
 8001cac:	c4bb8000 	.word	0xc4bb8000
 8001cb0:	c47a0000 	.word	0xc47a0000
 8001cb4:	447a0000 	.word	0x447a0000
 8001cb8:	44bb8000 	.word	0x44bb8000
 8001cbc:	2000000c 	.word	0x2000000c
 8001cc0:	40400000 	.word	0x40400000
 8001cc4:	20000010 	.word	0x20000010
 8001cc8:	3fe66666 	.word	0x3fe66666
 8001ccc:	c4d48000 	.word	0xc4d48000
 8001cd0:	44d5c000 	.word	0x44d5c000
 8001cd4:	4019999a 	.word	0x4019999a
 8001cd8:	3fb33333 	.word	0x3fb33333
 8001cdc:	c4ed8000 	.word	0xc4ed8000
 8001ce0:	c4dac000 	.word	0xc4dac000
 8001ce4:	44dac000 	.word	0x44dac000
 8001ce8:	44ed8000 	.word	0x44ed8000
 8001cec:	40266666 	.word	0x40266666
 8001cf0:	3fcccccd 	.word	0x3fcccccd
 8001cf4:	00000000 	.word	0x00000000

08001cf8 <position_loop>:
{

}

void position_loop()
{
 8001cf8:	b5b0      	push	{r4, r5, r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
	    static float raw_angle_prev = 0;
	    static int turn_count = 0;

	    static float velocity_ref_prev = 0; // Lu gi tr trc  ca velocity_ref

	    float raw_angle = AS5147U_GetAngleRad();  // [0, 2]
 8001cfe:	f7ff fa57 	bl	80011b0 <AS5147U_GetAngleRad>
 8001d02:	ed87 0a05 	vstr	s0, [r7, #20]
	    float delta = raw_angle - raw_angle_prev;
 8001d06:	4b8e      	ldr	r3, [pc, #568]	@ (8001f40 <position_loop+0x248>)
 8001d08:	edd3 7a00 	vldr	s15, [r3]
 8001d0c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d14:	edc7 7a04 	vstr	s15, [r7, #16]

	    if (delta > M_PI) turn_count--;
 8001d18:	6938      	ldr	r0, [r7, #16]
 8001d1a:	f7fe fc35 	bl	8000588 <__aeabi_f2d>
 8001d1e:	a384      	add	r3, pc, #528	@ (adr r3, 8001f30 <position_loop+0x238>)
 8001d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d24:	f7fe ff18 	bl	8000b58 <__aeabi_dcmpgt>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d005      	beq.n	8001d3a <position_loop+0x42>
 8001d2e:	4b85      	ldr	r3, [pc, #532]	@ (8001f44 <position_loop+0x24c>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	3b01      	subs	r3, #1
 8001d34:	4a83      	ldr	r2, [pc, #524]	@ (8001f44 <position_loop+0x24c>)
 8001d36:	6013      	str	r3, [r2, #0]
 8001d38:	e00f      	b.n	8001d5a <position_loop+0x62>
	    else if (delta < -M_PI) turn_count++;
 8001d3a:	6938      	ldr	r0, [r7, #16]
 8001d3c:	f7fe fc24 	bl	8000588 <__aeabi_f2d>
 8001d40:	a37d      	add	r3, pc, #500	@ (adr r3, 8001f38 <position_loop+0x240>)
 8001d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d46:	f7fe fee9 	bl	8000b1c <__aeabi_dcmplt>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d004      	beq.n	8001d5a <position_loop+0x62>
 8001d50:	4b7c      	ldr	r3, [pc, #496]	@ (8001f44 <position_loop+0x24c>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	3301      	adds	r3, #1
 8001d56:	4a7b      	ldr	r2, [pc, #492]	@ (8001f44 <position_loop+0x24c>)
 8001d58:	6013      	str	r3, [r2, #0]

	    raw_angle_prev = raw_angle;
 8001d5a:	4a79      	ldr	r2, [pc, #484]	@ (8001f40 <position_loop+0x248>)
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	6013      	str	r3, [r2, #0]

	    // Multi-turn position
	    theta_now = raw_angle + turn_count * 2.0f * M_PI;
 8001d60:	6978      	ldr	r0, [r7, #20]
 8001d62:	f7fe fc11 	bl	8000588 <__aeabi_f2d>
 8001d66:	4604      	mov	r4, r0
 8001d68:	460d      	mov	r5, r1
 8001d6a:	4b76      	ldr	r3, [pc, #472]	@ (8001f44 <position_loop+0x24c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	ee07 3a90 	vmov	s15, r3
 8001d72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d76:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d7a:	ee17 0a90 	vmov	r0, s15
 8001d7e:	f7fe fc03 	bl	8000588 <__aeabi_f2d>
 8001d82:	a36b      	add	r3, pc, #428	@ (adr r3, 8001f30 <position_loop+0x238>)
 8001d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d88:	f7fe fc56 	bl	8000638 <__aeabi_dmul>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	4620      	mov	r0, r4
 8001d92:	4629      	mov	r1, r5
 8001d94:	f7fe fa9a 	bl	80002cc <__adddf3>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	4619      	mov	r1, r3
 8001da0:	f7fe ff42 	bl	8000c28 <__aeabi_d2f>
 8001da4:	4603      	mov	r3, r0
 8001da6:	4a68      	ldr	r2, [pc, #416]	@ (8001f48 <position_loop+0x250>)
 8001da8:	6013      	str	r3, [r2, #0]
	    error_pos = theta_ref - theta_now;
 8001daa:	4b68      	ldr	r3, [pc, #416]	@ (8001f4c <position_loop+0x254>)
 8001dac:	ed93 7a00 	vldr	s14, [r3]
 8001db0:	4b65      	ldr	r3, [pc, #404]	@ (8001f48 <position_loop+0x250>)
 8001db2:	edd3 7a00 	vldr	s15, [r3]
 8001db6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dba:	4b65      	ldr	r3, [pc, #404]	@ (8001f50 <position_loop+0x258>)
 8001dbc:	edc3 7a00 	vstr	s15, [r3]

	    // PID v tr
	    error_pos_sum += error_pos * position_dt;
 8001dc0:	4b63      	ldr	r3, [pc, #396]	@ (8001f50 <position_loop+0x258>)
 8001dc2:	ed93 7a00 	vldr	s14, [r3]
 8001dc6:	4b63      	ldr	r3, [pc, #396]	@ (8001f54 <position_loop+0x25c>)
 8001dc8:	edd3 7a00 	vldr	s15, [r3]
 8001dcc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dd0:	4b61      	ldr	r3, [pc, #388]	@ (8001f58 <position_loop+0x260>)
 8001dd2:	edd3 7a00 	vldr	s15, [r3]
 8001dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dda:	4b5f      	ldr	r3, [pc, #380]	@ (8001f58 <position_loop+0x260>)
 8001ddc:	edc3 7a00 	vstr	s15, [r3]
	    error_pos_sum = fminf(fmaxf(error_pos_sum, -0.5f), 0.5f);
 8001de0:	4b5d      	ldr	r3, [pc, #372]	@ (8001f58 <position_loop+0x260>)
 8001de2:	edd3 7a00 	vldr	s15, [r3]
 8001de6:	eefe 0a00 	vmov.f32	s1, #224	@ 0xbf000000 -0.5
 8001dea:	eeb0 0a67 	vmov.f32	s0, s15
 8001dee:	f00a f9f7 	bl	800c1e0 <fmaxf>
 8001df2:	eef0 7a40 	vmov.f32	s15, s0
 8001df6:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8001dfa:	eeb0 0a67 	vmov.f32	s0, s15
 8001dfe:	f00a fa0c 	bl	800c21a <fminf>
 8001e02:	eef0 7a40 	vmov.f32	s15, s0
 8001e06:	4b54      	ldr	r3, [pc, #336]	@ (8001f58 <position_loop+0x260>)
 8001e08:	edc3 7a00 	vstr	s15, [r3]

	    float derivative_pos = (error_pos - error_pos_prev) / position_dt;
 8001e0c:	4b50      	ldr	r3, [pc, #320]	@ (8001f50 <position_loop+0x258>)
 8001e0e:	ed93 7a00 	vldr	s14, [r3]
 8001e12:	4b52      	ldr	r3, [pc, #328]	@ (8001f5c <position_loop+0x264>)
 8001e14:	edd3 7a00 	vldr	s15, [r3]
 8001e18:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001e1c:	4b4d      	ldr	r3, [pc, #308]	@ (8001f54 <position_loop+0x25c>)
 8001e1e:	ed93 7a00 	vldr	s14, [r3]
 8001e22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e26:	edc7 7a03 	vstr	s15, [r7, #12]
	    error_pos_prev = error_pos;
 8001e2a:	4b49      	ldr	r3, [pc, #292]	@ (8001f50 <position_loop+0x258>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a4b      	ldr	r2, [pc, #300]	@ (8001f5c <position_loop+0x264>)
 8001e30:	6013      	str	r3, [r2, #0]

	    float velocity_unclamped = Kp_pos * error_pos + Ki_pos * error_pos_sum + Kd_pos * derivative_pos;
 8001e32:	4b4b      	ldr	r3, [pc, #300]	@ (8001f60 <position_loop+0x268>)
 8001e34:	ed93 7a00 	vldr	s14, [r3]
 8001e38:	4b45      	ldr	r3, [pc, #276]	@ (8001f50 <position_loop+0x258>)
 8001e3a:	edd3 7a00 	vldr	s15, [r3]
 8001e3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e42:	4b48      	ldr	r3, [pc, #288]	@ (8001f64 <position_loop+0x26c>)
 8001e44:	edd3 6a00 	vldr	s13, [r3]
 8001e48:	4b43      	ldr	r3, [pc, #268]	@ (8001f58 <position_loop+0x260>)
 8001e4a:	edd3 7a00 	vldr	s15, [r3]
 8001e4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e56:	4b44      	ldr	r3, [pc, #272]	@ (8001f68 <position_loop+0x270>)
 8001e58:	edd3 6a00 	vldr	s13, [r3]
 8001e5c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e68:	edc7 7a02 	vstr	s15, [r7, #8]
	    velocity_unclamped = fminf(fmaxf(velocity_unclamped, -500), 500);
 8001e6c:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 8001f6c <position_loop+0x274>
 8001e70:	ed97 0a02 	vldr	s0, [r7, #8]
 8001e74:	f00a f9b4 	bl	800c1e0 <fmaxf>
 8001e78:	eef0 7a40 	vmov.f32	s15, s0
 8001e7c:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 8001f70 <position_loop+0x278>
 8001e80:	eeb0 0a67 	vmov.f32	s0, s15
 8001e84:	f00a f9c9 	bl	800c21a <fminf>
 8001e88:	ed87 0a02 	vstr	s0, [r7, #8]

	    // Ramping gii hn tc  thay i ca velocity_ref
	    float velocity_ramp = 1000.0f;  // Gi tr ramping (n v: rad/s)
 8001e8c:	4b39      	ldr	r3, [pc, #228]	@ (8001f74 <position_loop+0x27c>)
 8001e8e:	607b      	str	r3, [r7, #4]
	    float velocity_rate = (velocity_unclamped - velocity_ref_prev) / position_dt;
 8001e90:	4b39      	ldr	r3, [pc, #228]	@ (8001f78 <position_loop+0x280>)
 8001e92:	edd3 7a00 	vldr	s15, [r3]
 8001e96:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e9a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001e9e:	4b2d      	ldr	r3, [pc, #180]	@ (8001f54 <position_loop+0x25c>)
 8001ea0:	ed93 7a00 	vldr	s14, [r3]
 8001ea4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ea8:	edc7 7a00 	vstr	s15, [r7]

	    if (velocity_rate > velocity_ramp)
 8001eac:	ed97 7a00 	vldr	s14, [r7]
 8001eb0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001eb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ebc:	dd0f      	ble.n	8001ede <position_loop+0x1e6>
	        velocity_ref = velocity_ref_prev + velocity_ramp * position_dt;
 8001ebe:	4b25      	ldr	r3, [pc, #148]	@ (8001f54 <position_loop+0x25c>)
 8001ec0:	ed93 7a00 	vldr	s14, [r3]
 8001ec4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ec8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ecc:	4b2a      	ldr	r3, [pc, #168]	@ (8001f78 <position_loop+0x280>)
 8001ece:	edd3 7a00 	vldr	s15, [r3]
 8001ed2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ed6:	4b29      	ldr	r3, [pc, #164]	@ (8001f7c <position_loop+0x284>)
 8001ed8:	edc3 7a00 	vstr	s15, [r3]
 8001edc:	e01d      	b.n	8001f1a <position_loop+0x222>
	    else if (velocity_rate < -velocity_ramp)
 8001ede:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ee2:	eef1 7a67 	vneg.f32	s15, s15
 8001ee6:	ed97 7a00 	vldr	s14, [r7]
 8001eea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef2:	d50f      	bpl.n	8001f14 <position_loop+0x21c>
	        velocity_ref = velocity_ref_prev - velocity_ramp * position_dt;
 8001ef4:	4b20      	ldr	r3, [pc, #128]	@ (8001f78 <position_loop+0x280>)
 8001ef6:	ed93 7a00 	vldr	s14, [r3]
 8001efa:	4b16      	ldr	r3, [pc, #88]	@ (8001f54 <position_loop+0x25c>)
 8001efc:	edd3 6a00 	vldr	s13, [r3]
 8001f00:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001f7c <position_loop+0x284>)
 8001f0e:	edc3 7a00 	vstr	s15, [r3]
 8001f12:	e002      	b.n	8001f1a <position_loop+0x222>
	    else
	        velocity_ref = velocity_unclamped;
 8001f14:	4a19      	ldr	r2, [pc, #100]	@ (8001f7c <position_loop+0x284>)
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	6013      	str	r3, [r2, #0]

	    velocity_ref_prev = velocity_ref; // Cp nht gi tr trc 
 8001f1a:	4b18      	ldr	r3, [pc, #96]	@ (8001f7c <position_loop+0x284>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a16      	ldr	r2, [pc, #88]	@ (8001f78 <position_loop+0x280>)
 8001f20:	6013      	str	r3, [r2, #0]
}
 8001f22:	bf00      	nop
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bdb0      	pop	{r4, r5, r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	f3af 8000 	nop.w
 8001f30:	54442d18 	.word	0x54442d18
 8001f34:	400921fb 	.word	0x400921fb
 8001f38:	54442d18 	.word	0x54442d18
 8001f3c:	c00921fb 	.word	0xc00921fb
 8001f40:	20000644 	.word	0x20000644
 8001f44:	20000648 	.word	0x20000648
 8001f48:	2000029c 	.word	0x2000029c
 8001f4c:	20000004 	.word	0x20000004
 8001f50:	20000298 	.word	0x20000298
 8001f54:	2000002c 	.word	0x2000002c
 8001f58:	2000064c 	.word	0x2000064c
 8001f5c:	20000650 	.word	0x20000650
 8001f60:	2000001c 	.word	0x2000001c
 8001f64:	20000290 	.word	0x20000290
 8001f68:	20000020 	.word	0x20000020
 8001f6c:	c3fa0000 	.word	0xc3fa0000
 8001f70:	43fa0000 	.word	0x43fa0000
 8001f74:	447a0000 	.word	0x447a0000
 8001f78:	20000654 	.word	0x20000654
 8001f7c:	20000008 	.word	0x20000008

08001f80 <Speed_Loop>:

void Speed_Loop()
{
 8001f80:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001f84:	b086      	sub	sp, #24
 8001f86:	af00      	add	r7, sp, #0
	update_speed_dt();
 8001f88:	f7ff f85c 	bl	8001044 <update_speed_dt>
	speed_dt = 0.004;
 8001f8c:	4bb2      	ldr	r3, [pc, #712]	@ (8002258 <Speed_Loop+0x2d8>)
 8001f8e:	4ab3      	ldr	r2, [pc, #716]	@ (800225c <Speed_Loop+0x2dc>)
 8001f90:	601a      	str	r2, [r3, #0]
    static float angle_prev = 0;
    static float error_speed_prev = 0;
    float angle_now = electricalAngle();
 8001f92:	f7ff f945 	bl	8001220 <electricalAngle>
 8001f96:	ed87 0a04 	vstr	s0, [r7, #16]
    float delta_angle = angle_now - angle_prev;
 8001f9a:	4bb1      	ldr	r3, [pc, #708]	@ (8002260 <Speed_Loop+0x2e0>)
 8001f9c:	edd3 7a00 	vldr	s15, [r3]
 8001fa0:	ed97 7a04 	vldr	s14, [r7, #16]
 8001fa4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fa8:	edc7 7a05 	vstr	s15, [r7, #20]

    if (delta_angle > PI) delta_angle -= 2 * PI;
 8001fac:	6978      	ldr	r0, [r7, #20]
 8001fae:	f7fe faeb 	bl	8000588 <__aeabi_f2d>
 8001fb2:	a3a1      	add	r3, pc, #644	@ (adr r3, 8002238 <Speed_Loop+0x2b8>)
 8001fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fb8:	f7fe fdce 	bl	8000b58 <__aeabi_dcmpgt>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d00f      	beq.n	8001fe2 <Speed_Loop+0x62>
 8001fc2:	6978      	ldr	r0, [r7, #20]
 8001fc4:	f7fe fae0 	bl	8000588 <__aeabi_f2d>
 8001fc8:	a39d      	add	r3, pc, #628	@ (adr r3, 8002240 <Speed_Loop+0x2c0>)
 8001fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fce:	f7fe f97b 	bl	80002c8 <__aeabi_dsub>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	4610      	mov	r0, r2
 8001fd8:	4619      	mov	r1, r3
 8001fda:	f7fe fe25 	bl	8000c28 <__aeabi_d2f>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	617b      	str	r3, [r7, #20]
    if (delta_angle < -PI) delta_angle += 2 * PI;
 8001fe2:	6978      	ldr	r0, [r7, #20]
 8001fe4:	f7fe fad0 	bl	8000588 <__aeabi_f2d>
 8001fe8:	a397      	add	r3, pc, #604	@ (adr r3, 8002248 <Speed_Loop+0x2c8>)
 8001fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fee:	f7fe fd95 	bl	8000b1c <__aeabi_dcmplt>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d00f      	beq.n	8002018 <Speed_Loop+0x98>
 8001ff8:	6978      	ldr	r0, [r7, #20]
 8001ffa:	f7fe fac5 	bl	8000588 <__aeabi_f2d>
 8001ffe:	a390      	add	r3, pc, #576	@ (adr r3, 8002240 <Speed_Loop+0x2c0>)
 8002000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002004:	f7fe f962 	bl	80002cc <__adddf3>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	4610      	mov	r0, r2
 800200e:	4619      	mov	r1, r3
 8002010:	f7fe fe0a 	bl	8000c28 <__aeabi_d2f>
 8002014:	4603      	mov	r3, r0
 8002016:	617b      	str	r3, [r7, #20]

    velocity = alpha * velocity + (1 - alpha) * ((delta_angle / speed_dt) * (60.0f / (2.0f * PI)));
 8002018:	4b92      	ldr	r3, [pc, #584]	@ (8002264 <Speed_Loop+0x2e4>)
 800201a:	ed93 7a00 	vldr	s14, [r3]
 800201e:	4b92      	ldr	r3, [pc, #584]	@ (8002268 <Speed_Loop+0x2e8>)
 8002020:	edd3 7a00 	vldr	s15, [r3]
 8002024:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002028:	ee17 0a90 	vmov	r0, s15
 800202c:	f7fe faac 	bl	8000588 <__aeabi_f2d>
 8002030:	4604      	mov	r4, r0
 8002032:	460d      	mov	r5, r1
 8002034:	4b8b      	ldr	r3, [pc, #556]	@ (8002264 <Speed_Loop+0x2e4>)
 8002036:	edd3 7a00 	vldr	s15, [r3]
 800203a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800203e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002042:	ee17 0a90 	vmov	r0, s15
 8002046:	f7fe fa9f 	bl	8000588 <__aeabi_f2d>
 800204a:	4680      	mov	r8, r0
 800204c:	4689      	mov	r9, r1
 800204e:	4b82      	ldr	r3, [pc, #520]	@ (8002258 <Speed_Loop+0x2d8>)
 8002050:	edd3 7a00 	vldr	s15, [r3]
 8002054:	ed97 7a05 	vldr	s14, [r7, #20]
 8002058:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800205c:	ee16 0a90 	vmov	r0, s13
 8002060:	f7fe fa92 	bl	8000588 <__aeabi_f2d>
 8002064:	a37a      	add	r3, pc, #488	@ (adr r3, 8002250 <Speed_Loop+0x2d0>)
 8002066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206a:	f7fe fae5 	bl	8000638 <__aeabi_dmul>
 800206e:	4602      	mov	r2, r0
 8002070:	460b      	mov	r3, r1
 8002072:	4640      	mov	r0, r8
 8002074:	4649      	mov	r1, r9
 8002076:	f7fe fadf 	bl	8000638 <__aeabi_dmul>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	4620      	mov	r0, r4
 8002080:	4629      	mov	r1, r5
 8002082:	f7fe f923 	bl	80002cc <__adddf3>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	4610      	mov	r0, r2
 800208c:	4619      	mov	r1, r3
 800208e:	f7fe fdcb 	bl	8000c28 <__aeabi_d2f>
 8002092:	4603      	mov	r3, r0
 8002094:	4a74      	ldr	r2, [pc, #464]	@ (8002268 <Speed_Loop+0x2e8>)
 8002096:	6013      	str	r3, [r2, #0]
   // float abs_speed = fabs(velocity);
    error_speed = velocity_ref - velocity;
 8002098:	4b74      	ldr	r3, [pc, #464]	@ (800226c <Speed_Loop+0x2ec>)
 800209a:	ed93 7a00 	vldr	s14, [r3]
 800209e:	4b72      	ldr	r3, [pc, #456]	@ (8002268 <Speed_Loop+0x2e8>)
 80020a0:	edd3 7a00 	vldr	s15, [r3]
 80020a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020a8:	4b71      	ldr	r3, [pc, #452]	@ (8002270 <Speed_Loop+0x2f0>)
 80020aa:	edc3 7a00 	vstr	s15, [r3]
    speed_error_sum += error_speed * speed_dt;
 80020ae:	4b70      	ldr	r3, [pc, #448]	@ (8002270 <Speed_Loop+0x2f0>)
 80020b0:	ed93 7a00 	vldr	s14, [r3]
 80020b4:	4b68      	ldr	r3, [pc, #416]	@ (8002258 <Speed_Loop+0x2d8>)
 80020b6:	edd3 7a00 	vldr	s15, [r3]
 80020ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020be:	4b6d      	ldr	r3, [pc, #436]	@ (8002274 <Speed_Loop+0x2f4>)
 80020c0:	edd3 7a00 	vldr	s15, [r3]
 80020c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020c8:	4b6a      	ldr	r3, [pc, #424]	@ (8002274 <Speed_Loop+0x2f4>)
 80020ca:	edc3 7a00 	vstr	s15, [r3]
    speed_error_sum = fminf(fmaxf(speed_error_sum, -0.8f), 0.8f);
 80020ce:	4b69      	ldr	r3, [pc, #420]	@ (8002274 <Speed_Loop+0x2f4>)
 80020d0:	edd3 7a00 	vldr	s15, [r3]
 80020d4:	eddf 0a68 	vldr	s1, [pc, #416]	@ 8002278 <Speed_Loop+0x2f8>
 80020d8:	eeb0 0a67 	vmov.f32	s0, s15
 80020dc:	f00a f880 	bl	800c1e0 <fmaxf>
 80020e0:	eef0 7a40 	vmov.f32	s15, s0
 80020e4:	eddf 0a65 	vldr	s1, [pc, #404]	@ 800227c <Speed_Loop+0x2fc>
 80020e8:	eeb0 0a67 	vmov.f32	s0, s15
 80020ec:	f00a f895 	bl	800c21a <fminf>
 80020f0:	eef0 7a40 	vmov.f32	s15, s0
 80020f4:	4b5f      	ldr	r3, [pc, #380]	@ (8002274 <Speed_Loop+0x2f4>)
 80020f6:	edc3 7a00 	vstr	s15, [r3]

    float derivative = (error_speed - error_speed_prev) / speed_dt;
 80020fa:	4b5d      	ldr	r3, [pc, #372]	@ (8002270 <Speed_Loop+0x2f0>)
 80020fc:	ed93 7a00 	vldr	s14, [r3]
 8002100:	4b5f      	ldr	r3, [pc, #380]	@ (8002280 <Speed_Loop+0x300>)
 8002102:	edd3 7a00 	vldr	s15, [r3]
 8002106:	ee77 6a67 	vsub.f32	s13, s14, s15
 800210a:	4b53      	ldr	r3, [pc, #332]	@ (8002258 <Speed_Loop+0x2d8>)
 800210c:	ed93 7a00 	vldr	s14, [r3]
 8002110:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002114:	edc7 7a03 	vstr	s15, [r7, #12]
    error_speed_prev = error_speed;
 8002118:	4b55      	ldr	r3, [pc, #340]	@ (8002270 <Speed_Loop+0x2f0>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a58      	ldr	r2, [pc, #352]	@ (8002280 <Speed_Loop+0x300>)
 800211e:	6013      	str	r3, [r2, #0]

    float Iq_unlimited = Kp_speed * error_speed + Ki_speed * speed_error_sum + Kd_speed * derivative;
 8002120:	4b58      	ldr	r3, [pc, #352]	@ (8002284 <Speed_Loop+0x304>)
 8002122:	ed93 7a00 	vldr	s14, [r3]
 8002126:	4b52      	ldr	r3, [pc, #328]	@ (8002270 <Speed_Loop+0x2f0>)
 8002128:	edd3 7a00 	vldr	s15, [r3]
 800212c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002130:	4b55      	ldr	r3, [pc, #340]	@ (8002288 <Speed_Loop+0x308>)
 8002132:	edd3 6a00 	vldr	s13, [r3]
 8002136:	4b4f      	ldr	r3, [pc, #316]	@ (8002274 <Speed_Loop+0x2f4>)
 8002138:	edd3 7a00 	vldr	s15, [r3]
 800213c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002140:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002144:	4b51      	ldr	r3, [pc, #324]	@ (800228c <Speed_Loop+0x30c>)
 8002146:	edd3 6a00 	vldr	s13, [r3]
 800214a:	edd7 7a03 	vldr	s15, [r7, #12]
 800214e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002152:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002156:	edc7 7a02 	vstr	s15, [r7, #8]

       float Ts = speed_dt;
 800215a:	4b3f      	ldr	r3, [pc, #252]	@ (8002258 <Speed_Loop+0x2d8>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	607b      	str	r3, [r7, #4]
       float Iq_ramp = 1000;
 8002160:	4b4b      	ldr	r3, [pc, #300]	@ (8002290 <Speed_Loop+0x310>)
 8002162:	603b      	str	r3, [r7, #0]
       //float Iq_ramp = 0.5;


       static float Iq_ref_prev = 0.0f;
        Iq_rate = (Iq_unlimited - Iq_ref_prev) / Ts;
 8002164:	4b4b      	ldr	r3, [pc, #300]	@ (8002294 <Speed_Loop+0x314>)
 8002166:	edd3 7a00 	vldr	s15, [r3]
 800216a:	ed97 7a02 	vldr	s14, [r7, #8]
 800216e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002172:	ed97 7a01 	vldr	s14, [r7, #4]
 8002176:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800217a:	4b47      	ldr	r3, [pc, #284]	@ (8002298 <Speed_Loop+0x318>)
 800217c:	edc3 7a00 	vstr	s15, [r3]
       if (Iq_rate > Iq_ramp)
 8002180:	4b45      	ldr	r3, [pc, #276]	@ (8002298 <Speed_Loop+0x318>)
 8002182:	edd3 7a00 	vldr	s15, [r3]
 8002186:	ed97 7a00 	vldr	s14, [r7]
 800218a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800218e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002192:	d50e      	bpl.n	80021b2 <Speed_Loop+0x232>
           Iq_ref = Iq_ref_prev + Iq_ramp * Ts;
 8002194:	ed97 7a00 	vldr	s14, [r7]
 8002198:	edd7 7a01 	vldr	s15, [r7, #4]
 800219c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021a0:	4b3c      	ldr	r3, [pc, #240]	@ (8002294 <Speed_Loop+0x314>)
 80021a2:	edd3 7a00 	vldr	s15, [r3]
 80021a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021aa:	4b3c      	ldr	r3, [pc, #240]	@ (800229c <Speed_Loop+0x31c>)
 80021ac:	edc3 7a00 	vstr	s15, [r3]
 80021b0:	e01d      	b.n	80021ee <Speed_Loop+0x26e>
       else if (Iq_rate < -Iq_ramp)
 80021b2:	edd7 7a00 	vldr	s15, [r7]
 80021b6:	eeb1 7a67 	vneg.f32	s14, s15
 80021ba:	4b37      	ldr	r3, [pc, #220]	@ (8002298 <Speed_Loop+0x318>)
 80021bc:	edd3 7a00 	vldr	s15, [r3]
 80021c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021c8:	dd0e      	ble.n	80021e8 <Speed_Loop+0x268>
           Iq_ref = Iq_ref_prev - Iq_ramp * Ts;
 80021ca:	4b32      	ldr	r3, [pc, #200]	@ (8002294 <Speed_Loop+0x314>)
 80021cc:	ed93 7a00 	vldr	s14, [r3]
 80021d0:	edd7 6a00 	vldr	s13, [r7]
 80021d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80021d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021e0:	4b2e      	ldr	r3, [pc, #184]	@ (800229c <Speed_Loop+0x31c>)
 80021e2:	edc3 7a00 	vstr	s15, [r3]
 80021e6:	e002      	b.n	80021ee <Speed_Loop+0x26e>
       else
           Iq_ref = Iq_unlimited;
 80021e8:	4a2c      	ldr	r2, [pc, #176]	@ (800229c <Speed_Loop+0x31c>)
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	6013      	str	r3, [r2, #0]

       Iq_ref = fminf(fmaxf(Iq_ref, -0.3f), 0.3f);
 80021ee:	4b2b      	ldr	r3, [pc, #172]	@ (800229c <Speed_Loop+0x31c>)
 80021f0:	edd3 7a00 	vldr	s15, [r3]
 80021f4:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 80022a0 <Speed_Loop+0x320>
 80021f8:	eeb0 0a67 	vmov.f32	s0, s15
 80021fc:	f009 fff0 	bl	800c1e0 <fmaxf>
 8002200:	eef0 7a40 	vmov.f32	s15, s0
 8002204:	eddf 0a27 	vldr	s1, [pc, #156]	@ 80022a4 <Speed_Loop+0x324>
 8002208:	eeb0 0a67 	vmov.f32	s0, s15
 800220c:	f00a f805 	bl	800c21a <fminf>
 8002210:	eef0 7a40 	vmov.f32	s15, s0
 8002214:	4b21      	ldr	r3, [pc, #132]	@ (800229c <Speed_Loop+0x31c>)
 8002216:	edc3 7a00 	vstr	s15, [r3]


       Iq_ref_prev = Iq_ref;
 800221a:	4b20      	ldr	r3, [pc, #128]	@ (800229c <Speed_Loop+0x31c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a1d      	ldr	r2, [pc, #116]	@ (8002294 <Speed_Loop+0x314>)
 8002220:	6013      	str	r3, [r2, #0]

    angle_prev = angle_now;
 8002222:	4a0f      	ldr	r2, [pc, #60]	@ (8002260 <Speed_Loop+0x2e0>)
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	6013      	str	r3, [r2, #0]

}
 8002228:	bf00      	nop
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002232:	bf00      	nop
 8002234:	f3af 8000 	nop.w
 8002238:	54442eea 	.word	0x54442eea
 800223c:	400921fb 	.word	0x400921fb
 8002240:	54442eea 	.word	0x54442eea
 8002244:	401921fb 	.word	0x401921fb
 8002248:	54442eea 	.word	0x54442eea
 800224c:	c00921fb 	.word	0xc00921fb
 8002250:	66ed2a99 	.word	0x66ed2a99
 8002254:	4023193d 	.word	0x4023193d
 8002258:	200002a4 	.word	0x200002a4
 800225c:	3b83126f 	.word	0x3b83126f
 8002260:	20000658 	.word	0x20000658
 8002264:	20000024 	.word	0x20000024
 8002268:	20000294 	.word	0x20000294
 800226c:	20000008 	.word	0x20000008
 8002270:	200002ac 	.word	0x200002ac
 8002274:	20000284 	.word	0x20000284
 8002278:	bf4ccccd 	.word	0xbf4ccccd
 800227c:	3f4ccccd 	.word	0x3f4ccccd
 8002280:	2000065c 	.word	0x2000065c
 8002284:	20000014 	.word	0x20000014
 8002288:	20000018 	.word	0x20000018
 800228c:	2000028c 	.word	0x2000028c
 8002290:	447a0000 	.word	0x447a0000
 8002294:	20000660 	.word	0x20000660
 8002298:	20000324 	.word	0x20000324
 800229c:	20000000 	.word	0x20000000
 80022a0:	be99999a 	.word	0xbe99999a
 80022a4:	3e99999a 	.word	0x3e99999a

080022a8 <Current_Loop>:


void Current_Loop()
{
 80022a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80022ac:	b084      	sub	sp, #16
 80022ae:	af00      	add	r7, sp, #0
    Update_dt();
 80022b0:	f7fe fe8e 	bl	8000fd0 <Update_dt>

    theta = electricalAngle();
 80022b4:	f7fe ffb4 	bl	8001220 <electricalAngle>
 80022b8:	eef0 7a40 	vmov.f32	s15, s0
 80022bc:	4b90      	ldr	r3, [pc, #576]	@ (8002500 <Current_Loop+0x258>)
 80022be:	edc3 7a00 	vstr	s15, [r3]
    clark();
 80022c2:	f7ff f89d 	bl	8001400 <clark>
    park();
 80022c6:	f7ff f8cd 	bl	8001464 <park>

    error_d = Id_ref - i_d;
 80022ca:	4b8e      	ldr	r3, [pc, #568]	@ (8002504 <Current_Loop+0x25c>)
 80022cc:	ed93 7a00 	vldr	s14, [r3]
 80022d0:	4b8d      	ldr	r3, [pc, #564]	@ (8002508 <Current_Loop+0x260>)
 80022d2:	edd3 7a00 	vldr	s15, [r3]
 80022d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022da:	4b8c      	ldr	r3, [pc, #560]	@ (800250c <Current_Loop+0x264>)
 80022dc:	edc3 7a00 	vstr	s15, [r3]
    error_q = Iq_ref - i_q;
 80022e0:	4b8b      	ldr	r3, [pc, #556]	@ (8002510 <Current_Loop+0x268>)
 80022e2:	ed93 7a00 	vldr	s14, [r3]
 80022e6:	4b8b      	ldr	r3, [pc, #556]	@ (8002514 <Current_Loop+0x26c>)
 80022e8:	edd3 7a00 	vldr	s15, [r3]
 80022ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022f0:	4b89      	ldr	r3, [pc, #548]	@ (8002518 <Current_Loop+0x270>)
 80022f2:	edc3 7a00 	vstr	s15, [r3]


    error_d_sum += error_d * dt;
 80022f6:	4b85      	ldr	r3, [pc, #532]	@ (800250c <Current_Loop+0x264>)
 80022f8:	ed93 7a00 	vldr	s14, [r3]
 80022fc:	4b87      	ldr	r3, [pc, #540]	@ (800251c <Current_Loop+0x274>)
 80022fe:	edd3 7a00 	vldr	s15, [r3]
 8002302:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002306:	4b86      	ldr	r3, [pc, #536]	@ (8002520 <Current_Loop+0x278>)
 8002308:	edd3 7a00 	vldr	s15, [r3]
 800230c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002310:	4b83      	ldr	r3, [pc, #524]	@ (8002520 <Current_Loop+0x278>)
 8002312:	edc3 7a00 	vstr	s15, [r3]
    error_q_sum += error_q * dt;
 8002316:	4b80      	ldr	r3, [pc, #512]	@ (8002518 <Current_Loop+0x270>)
 8002318:	ed93 7a00 	vldr	s14, [r3]
 800231c:	4b7f      	ldr	r3, [pc, #508]	@ (800251c <Current_Loop+0x274>)
 800231e:	edd3 7a00 	vldr	s15, [r3]
 8002322:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002326:	4b7f      	ldr	r3, [pc, #508]	@ (8002524 <Current_Loop+0x27c>)
 8002328:	edd3 7a00 	vldr	s15, [r3]
 800232c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002330:	4b7c      	ldr	r3, [pc, #496]	@ (8002524 <Current_Loop+0x27c>)
 8002332:	edc3 7a00 	vstr	s15, [r3]

    error_d_sum = fminf(fmaxf(error_d_sum, -INTEGRAL_LIMIT), INTEGRAL_LIMIT);
 8002336:	4b7a      	ldr	r3, [pc, #488]	@ (8002520 <Current_Loop+0x278>)
 8002338:	edd3 7a00 	vldr	s15, [r3]
 800233c:	eeff 0a08 	vmov.f32	s1, #248	@ 0xbfc00000 -1.5
 8002340:	eeb0 0a67 	vmov.f32	s0, s15
 8002344:	f009 ff4c 	bl	800c1e0 <fmaxf>
 8002348:	eef0 7a40 	vmov.f32	s15, s0
 800234c:	eef7 0a08 	vmov.f32	s1, #120	@ 0x3fc00000  1.5
 8002350:	eeb0 0a67 	vmov.f32	s0, s15
 8002354:	f009 ff61 	bl	800c21a <fminf>
 8002358:	eef0 7a40 	vmov.f32	s15, s0
 800235c:	4b70      	ldr	r3, [pc, #448]	@ (8002520 <Current_Loop+0x278>)
 800235e:	edc3 7a00 	vstr	s15, [r3]
    error_q_sum = fminf(fmaxf(error_q_sum, -INTEGRAL_LIMIT), INTEGRAL_LIMIT);
 8002362:	4b70      	ldr	r3, [pc, #448]	@ (8002524 <Current_Loop+0x27c>)
 8002364:	edd3 7a00 	vldr	s15, [r3]
 8002368:	eeff 0a08 	vmov.f32	s1, #248	@ 0xbfc00000 -1.5
 800236c:	eeb0 0a67 	vmov.f32	s0, s15
 8002370:	f009 ff36 	bl	800c1e0 <fmaxf>
 8002374:	eef0 7a40 	vmov.f32	s15, s0
 8002378:	eef7 0a08 	vmov.f32	s1, #120	@ 0x3fc00000  1.5
 800237c:	eeb0 0a67 	vmov.f32	s0, s15
 8002380:	f009 ff4b 	bl	800c21a <fminf>
 8002384:	eef0 7a40 	vmov.f32	s15, s0
 8002388:	4b66      	ldr	r3, [pc, #408]	@ (8002524 <Current_Loop+0x27c>)
 800238a:	edc3 7a00 	vstr	s15, [r3]

    float Vd_unclamped = Kp * error_d + Ki * error_d_sum ;
 800238e:	4b66      	ldr	r3, [pc, #408]	@ (8002528 <Current_Loop+0x280>)
 8002390:	ed93 7a00 	vldr	s14, [r3]
 8002394:	4b5d      	ldr	r3, [pc, #372]	@ (800250c <Current_Loop+0x264>)
 8002396:	edd3 7a00 	vldr	s15, [r3]
 800239a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800239e:	4b63      	ldr	r3, [pc, #396]	@ (800252c <Current_Loop+0x284>)
 80023a0:	edd3 6a00 	vldr	s13, [r3]
 80023a4:	4b5e      	ldr	r3, [pc, #376]	@ (8002520 <Current_Loop+0x278>)
 80023a6:	edd3 7a00 	vldr	s15, [r3]
 80023aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023b2:	edc7 7a03 	vstr	s15, [r7, #12]
     Vq_unclamped = Kp * error_q + Ki * error_q_sum ;
 80023b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002528 <Current_Loop+0x280>)
 80023b8:	ed93 7a00 	vldr	s14, [r3]
 80023bc:	4b56      	ldr	r3, [pc, #344]	@ (8002518 <Current_Loop+0x270>)
 80023be:	edd3 7a00 	vldr	s15, [r3]
 80023c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023c6:	4b59      	ldr	r3, [pc, #356]	@ (800252c <Current_Loop+0x284>)
 80023c8:	edd3 6a00 	vldr	s13, [r3]
 80023cc:	4b55      	ldr	r3, [pc, #340]	@ (8002524 <Current_Loop+0x27c>)
 80023ce:	edd3 7a00 	vldr	s15, [r3]
 80023d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023da:	4b55      	ldr	r3, [pc, #340]	@ (8002530 <Current_Loop+0x288>)
 80023dc:	edc3 7a00 	vstr	s15, [r3]

    float V_limit = 8.0f;
 80023e0:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80023e4:	60bb      	str	r3, [r7, #8]
//    Vq_unclamped = fminf(fmaxf(Vq_unclamped, -V_limit), V_limit);

    // Ramping
    static float Vd_prev = 0;
    static float Vq_prev = 0;
    float output_ramp = 500.0f;
 80023e6:	4b53      	ldr	r3, [pc, #332]	@ (8002534 <Current_Loop+0x28c>)
 80023e8:	607b      	str	r3, [r7, #4]

    float output_d_rate = (Vd_unclamped - Vd_prev) / dt;
 80023ea:	4b53      	ldr	r3, [pc, #332]	@ (8002538 <Current_Loop+0x290>)
 80023ec:	edd3 7a00 	vldr	s15, [r3]
 80023f0:	ed97 7a03 	vldr	s14, [r7, #12]
 80023f4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80023f8:	4b48      	ldr	r3, [pc, #288]	@ (800251c <Current_Loop+0x274>)
 80023fa:	ed93 7a00 	vldr	s14, [r3]
 80023fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002402:	edc7 7a00 	vstr	s15, [r7]
    output_q_rate = (Vq_unclamped - Vq_prev) / dt;
 8002406:	4b4a      	ldr	r3, [pc, #296]	@ (8002530 <Current_Loop+0x288>)
 8002408:	ed93 7a00 	vldr	s14, [r3]
 800240c:	4b4b      	ldr	r3, [pc, #300]	@ (800253c <Current_Loop+0x294>)
 800240e:	edd3 7a00 	vldr	s15, [r3]
 8002412:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002416:	4b41      	ldr	r3, [pc, #260]	@ (800251c <Current_Loop+0x274>)
 8002418:	ed93 7a00 	vldr	s14, [r3]
 800241c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002420:	4b47      	ldr	r3, [pc, #284]	@ (8002540 <Current_Loop+0x298>)
 8002422:	edc3 7a00 	vstr	s15, [r3]

    if (output_d_rate > output_ramp)
 8002426:	ed97 7a00 	vldr	s14, [r7]
 800242a:	edd7 7a01 	vldr	s15, [r7, #4]
 800242e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002436:	dd0f      	ble.n	8002458 <Current_Loop+0x1b0>
        Vd = Vd_prev + output_ramp * dt;
 8002438:	4b38      	ldr	r3, [pc, #224]	@ (800251c <Current_Loop+0x274>)
 800243a:	ed93 7a00 	vldr	s14, [r3]
 800243e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002442:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002446:	4b3c      	ldr	r3, [pc, #240]	@ (8002538 <Current_Loop+0x290>)
 8002448:	edd3 7a00 	vldr	s15, [r3]
 800244c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002450:	4b3c      	ldr	r3, [pc, #240]	@ (8002544 <Current_Loop+0x29c>)
 8002452:	edc3 7a00 	vstr	s15, [r3]
 8002456:	e01d      	b.n	8002494 <Current_Loop+0x1ec>
    else if (output_d_rate < -output_ramp)
 8002458:	edd7 7a01 	vldr	s15, [r7, #4]
 800245c:	eef1 7a67 	vneg.f32	s15, s15
 8002460:	ed97 7a00 	vldr	s14, [r7]
 8002464:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800246c:	d50f      	bpl.n	800248e <Current_Loop+0x1e6>
        Vd = Vd_prev - output_ramp * dt;
 800246e:	4b32      	ldr	r3, [pc, #200]	@ (8002538 <Current_Loop+0x290>)
 8002470:	ed93 7a00 	vldr	s14, [r3]
 8002474:	4b29      	ldr	r3, [pc, #164]	@ (800251c <Current_Loop+0x274>)
 8002476:	edd3 6a00 	vldr	s13, [r3]
 800247a:	edd7 7a01 	vldr	s15, [r7, #4]
 800247e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002482:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002486:	4b2f      	ldr	r3, [pc, #188]	@ (8002544 <Current_Loop+0x29c>)
 8002488:	edc3 7a00 	vstr	s15, [r3]
 800248c:	e002      	b.n	8002494 <Current_Loop+0x1ec>
    else
        Vd = Vd_unclamped;
 800248e:	4a2d      	ldr	r2, [pc, #180]	@ (8002544 <Current_Loop+0x29c>)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6013      	str	r3, [r2, #0]

    if (output_q_rate > output_ramp)
 8002494:	4b2a      	ldr	r3, [pc, #168]	@ (8002540 <Current_Loop+0x298>)
 8002496:	edd3 7a00 	vldr	s15, [r3]
 800249a:	ed97 7a01 	vldr	s14, [r7, #4]
 800249e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a6:	d50f      	bpl.n	80024c8 <Current_Loop+0x220>
        Vq = Vq_prev + output_ramp * dt;
 80024a8:	4b1c      	ldr	r3, [pc, #112]	@ (800251c <Current_Loop+0x274>)
 80024aa:	ed93 7a00 	vldr	s14, [r3]
 80024ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80024b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024b6:	4b21      	ldr	r3, [pc, #132]	@ (800253c <Current_Loop+0x294>)
 80024b8:	edd3 7a00 	vldr	s15, [r3]
 80024bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024c0:	4b21      	ldr	r3, [pc, #132]	@ (8002548 <Current_Loop+0x2a0>)
 80024c2:	edc3 7a00 	vstr	s15, [r3]
 80024c6:	e045      	b.n	8002554 <Current_Loop+0x2ac>
    else if (output_q_rate < -output_ramp)
 80024c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80024cc:	eeb1 7a67 	vneg.f32	s14, s15
 80024d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002540 <Current_Loop+0x298>)
 80024d2:	edd3 7a00 	vldr	s15, [r3]
 80024d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024de:	dd35      	ble.n	800254c <Current_Loop+0x2a4>
        Vq = Vq_prev - output_ramp * dt;
 80024e0:	4b16      	ldr	r3, [pc, #88]	@ (800253c <Current_Loop+0x294>)
 80024e2:	ed93 7a00 	vldr	s14, [r3]
 80024e6:	4b0d      	ldr	r3, [pc, #52]	@ (800251c <Current_Loop+0x274>)
 80024e8:	edd3 6a00 	vldr	s13, [r3]
 80024ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80024f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024f8:	4b13      	ldr	r3, [pc, #76]	@ (8002548 <Current_Loop+0x2a0>)
 80024fa:	edc3 7a00 	vstr	s15, [r3]
 80024fe:	e029      	b.n	8002554 <Current_Loop+0x2ac>
 8002500:	200002ec 	.word	0x200002ec
 8002504:	20000288 	.word	0x20000288
 8002508:	20000254 	.word	0x20000254
 800250c:	20000274 	.word	0x20000274
 8002510:	20000000 	.word	0x20000000
 8002514:	20000258 	.word	0x20000258
 8002518:	20000278 	.word	0x20000278
 800251c:	200002a0 	.word	0x200002a0
 8002520:	2000027c 	.word	0x2000027c
 8002524:	20000280 	.word	0x20000280
 8002528:	20000010 	.word	0x20000010
 800252c:	2000000c 	.word	0x2000000c
 8002530:	200002fc 	.word	0x200002fc
 8002534:	43fa0000 	.word	0x43fa0000
 8002538:	20000664 	.word	0x20000664
 800253c:	20000668 	.word	0x20000668
 8002540:	200002f8 	.word	0x200002f8
 8002544:	200002f0 	.word	0x200002f0
 8002548:	200002f4 	.word	0x200002f4
    else
        Vq = Vq_unclamped;
 800254c:	4ba0      	ldr	r3, [pc, #640]	@ (80027d0 <Current_Loop+0x528>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4aa0      	ldr	r2, [pc, #640]	@ (80027d4 <Current_Loop+0x52c>)
 8002552:	6013      	str	r3, [r2, #0]

    Vd = fminf(fmaxf(Vd, -V_limit), V_limit);
 8002554:	4ba0      	ldr	r3, [pc, #640]	@ (80027d8 <Current_Loop+0x530>)
 8002556:	ed93 7a00 	vldr	s14, [r3]
 800255a:	edd7 7a02 	vldr	s15, [r7, #8]
 800255e:	eef1 7a67 	vneg.f32	s15, s15
 8002562:	eef0 0a67 	vmov.f32	s1, s15
 8002566:	eeb0 0a47 	vmov.f32	s0, s14
 800256a:	f009 fe39 	bl	800c1e0 <fmaxf>
 800256e:	eef0 7a40 	vmov.f32	s15, s0
 8002572:	eef0 0a67 	vmov.f32	s1, s15
 8002576:	ed97 0a02 	vldr	s0, [r7, #8]
 800257a:	f009 fe4e 	bl	800c21a <fminf>
 800257e:	eef0 7a40 	vmov.f32	s15, s0
 8002582:	4b95      	ldr	r3, [pc, #596]	@ (80027d8 <Current_Loop+0x530>)
 8002584:	edc3 7a00 	vstr	s15, [r3]
    Vq = fminf(fmaxf(Vq, -V_limit), V_limit);
 8002588:	4b92      	ldr	r3, [pc, #584]	@ (80027d4 <Current_Loop+0x52c>)
 800258a:	ed93 7a00 	vldr	s14, [r3]
 800258e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002592:	eef1 7a67 	vneg.f32	s15, s15
 8002596:	eef0 0a67 	vmov.f32	s1, s15
 800259a:	eeb0 0a47 	vmov.f32	s0, s14
 800259e:	f009 fe1f 	bl	800c1e0 <fmaxf>
 80025a2:	eef0 7a40 	vmov.f32	s15, s0
 80025a6:	eef0 0a67 	vmov.f32	s1, s15
 80025aa:	ed97 0a02 	vldr	s0, [r7, #8]
 80025ae:	f009 fe34 	bl	800c21a <fminf>
 80025b2:	eef0 7a40 	vmov.f32	s15, s0
 80025b6:	4b87      	ldr	r3, [pc, #540]	@ (80027d4 <Current_Loop+0x52c>)
 80025b8:	edc3 7a00 	vstr	s15, [r3]

    Vd_prev = Vd;
 80025bc:	4b86      	ldr	r3, [pc, #536]	@ (80027d8 <Current_Loop+0x530>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a86      	ldr	r2, [pc, #536]	@ (80027dc <Current_Loop+0x534>)
 80025c2:	6013      	str	r3, [r2, #0]
    Vq_prev = Vq;
 80025c4:	4b83      	ldr	r3, [pc, #524]	@ (80027d4 <Current_Loop+0x52c>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a85      	ldr	r2, [pc, #532]	@ (80027e0 <Current_Loop+0x538>)
 80025ca:	6013      	str	r3, [r2, #0]

	Valpha = Vd * cos(theta) - Vq * sin(theta);
 80025cc:	4b82      	ldr	r3, [pc, #520]	@ (80027d8 <Current_Loop+0x530>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fd ffd9 	bl	8000588 <__aeabi_f2d>
 80025d6:	4604      	mov	r4, r0
 80025d8:	460d      	mov	r5, r1
 80025da:	4b82      	ldr	r3, [pc, #520]	@ (80027e4 <Current_Loop+0x53c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fd ffd2 	bl	8000588 <__aeabi_f2d>
 80025e4:	4602      	mov	r2, r0
 80025e6:	460b      	mov	r3, r1
 80025e8:	ec43 2b10 	vmov	d0, r2, r3
 80025ec:	f009 fd50 	bl	800c090 <cos>
 80025f0:	ec53 2b10 	vmov	r2, r3, d0
 80025f4:	4620      	mov	r0, r4
 80025f6:	4629      	mov	r1, r5
 80025f8:	f7fe f81e 	bl	8000638 <__aeabi_dmul>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	4690      	mov	r8, r2
 8002602:	4699      	mov	r9, r3
 8002604:	4b73      	ldr	r3, [pc, #460]	@ (80027d4 <Current_Loop+0x52c>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd ffbd 	bl	8000588 <__aeabi_f2d>
 800260e:	4604      	mov	r4, r0
 8002610:	460d      	mov	r5, r1
 8002612:	4b74      	ldr	r3, [pc, #464]	@ (80027e4 <Current_Loop+0x53c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4618      	mov	r0, r3
 8002618:	f7fd ffb6 	bl	8000588 <__aeabi_f2d>
 800261c:	4602      	mov	r2, r0
 800261e:	460b      	mov	r3, r1
 8002620:	ec43 2b10 	vmov	d0, r2, r3
 8002624:	f009 fd88 	bl	800c138 <sin>
 8002628:	ec53 2b10 	vmov	r2, r3, d0
 800262c:	4620      	mov	r0, r4
 800262e:	4629      	mov	r1, r5
 8002630:	f7fe f802 	bl	8000638 <__aeabi_dmul>
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	4640      	mov	r0, r8
 800263a:	4649      	mov	r1, r9
 800263c:	f7fd fe44 	bl	80002c8 <__aeabi_dsub>
 8002640:	4602      	mov	r2, r0
 8002642:	460b      	mov	r3, r1
 8002644:	4610      	mov	r0, r2
 8002646:	4619      	mov	r1, r3
 8002648:	f7fe faee 	bl	8000c28 <__aeabi_d2f>
 800264c:	4603      	mov	r3, r0
 800264e:	4a66      	ldr	r2, [pc, #408]	@ (80027e8 <Current_Loop+0x540>)
 8002650:	6013      	str	r3, [r2, #0]
	Vbeta  = Vd * sin(theta) + Vq * cos(theta);
 8002652:	4b61      	ldr	r3, [pc, #388]	@ (80027d8 <Current_Loop+0x530>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4618      	mov	r0, r3
 8002658:	f7fd ff96 	bl	8000588 <__aeabi_f2d>
 800265c:	4604      	mov	r4, r0
 800265e:	460d      	mov	r5, r1
 8002660:	4b60      	ldr	r3, [pc, #384]	@ (80027e4 <Current_Loop+0x53c>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4618      	mov	r0, r3
 8002666:	f7fd ff8f 	bl	8000588 <__aeabi_f2d>
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	ec43 2b10 	vmov	d0, r2, r3
 8002672:	f009 fd61 	bl	800c138 <sin>
 8002676:	ec53 2b10 	vmov	r2, r3, d0
 800267a:	4620      	mov	r0, r4
 800267c:	4629      	mov	r1, r5
 800267e:	f7fd ffdb 	bl	8000638 <__aeabi_dmul>
 8002682:	4602      	mov	r2, r0
 8002684:	460b      	mov	r3, r1
 8002686:	4690      	mov	r8, r2
 8002688:	4699      	mov	r9, r3
 800268a:	4b52      	ldr	r3, [pc, #328]	@ (80027d4 <Current_Loop+0x52c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4618      	mov	r0, r3
 8002690:	f7fd ff7a 	bl	8000588 <__aeabi_f2d>
 8002694:	4604      	mov	r4, r0
 8002696:	460d      	mov	r5, r1
 8002698:	4b52      	ldr	r3, [pc, #328]	@ (80027e4 <Current_Loop+0x53c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4618      	mov	r0, r3
 800269e:	f7fd ff73 	bl	8000588 <__aeabi_f2d>
 80026a2:	4602      	mov	r2, r0
 80026a4:	460b      	mov	r3, r1
 80026a6:	ec43 2b10 	vmov	d0, r2, r3
 80026aa:	f009 fcf1 	bl	800c090 <cos>
 80026ae:	ec53 2b10 	vmov	r2, r3, d0
 80026b2:	4620      	mov	r0, r4
 80026b4:	4629      	mov	r1, r5
 80026b6:	f7fd ffbf 	bl	8000638 <__aeabi_dmul>
 80026ba:	4602      	mov	r2, r0
 80026bc:	460b      	mov	r3, r1
 80026be:	4640      	mov	r0, r8
 80026c0:	4649      	mov	r1, r9
 80026c2:	f7fd fe03 	bl	80002cc <__adddf3>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4610      	mov	r0, r2
 80026cc:	4619      	mov	r1, r3
 80026ce:	f7fe faab 	bl	8000c28 <__aeabi_d2f>
 80026d2:	4603      	mov	r3, r0
 80026d4:	4a45      	ldr	r2, [pc, #276]	@ (80027ec <Current_Loop+0x544>)
 80026d6:	6013      	str	r3, [r2, #0]

    Va = Valpha;
 80026d8:	4b43      	ldr	r3, [pc, #268]	@ (80027e8 <Current_Loop+0x540>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a44      	ldr	r2, [pc, #272]	@ (80027f0 <Current_Loop+0x548>)
 80026de:	6013      	str	r3, [r2, #0]
    Vb = -0.5 * Valpha + (sqrtf(3) / 2) * Vbeta ;
 80026e0:	4b41      	ldr	r3, [pc, #260]	@ (80027e8 <Current_Loop+0x540>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fd ff4f 	bl	8000588 <__aeabi_f2d>
 80026ea:	f04f 0200 	mov.w	r2, #0
 80026ee:	4b41      	ldr	r3, [pc, #260]	@ (80027f4 <Current_Loop+0x54c>)
 80026f0:	f7fd ffa2 	bl	8000638 <__aeabi_dmul>
 80026f4:	4602      	mov	r2, r0
 80026f6:	460b      	mov	r3, r1
 80026f8:	4614      	mov	r4, r2
 80026fa:	461d      	mov	r5, r3
 80026fc:	4b3b      	ldr	r3, [pc, #236]	@ (80027ec <Current_Loop+0x544>)
 80026fe:	edd3 7a00 	vldr	s15, [r3]
 8002702:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80027f8 <Current_Loop+0x550>
 8002706:	ee67 7a87 	vmul.f32	s15, s15, s14
 800270a:	ee17 0a90 	vmov	r0, s15
 800270e:	f7fd ff3b 	bl	8000588 <__aeabi_f2d>
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	4620      	mov	r0, r4
 8002718:	4629      	mov	r1, r5
 800271a:	f7fd fdd7 	bl	80002cc <__adddf3>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4610      	mov	r0, r2
 8002724:	4619      	mov	r1, r3
 8002726:	f7fe fa7f 	bl	8000c28 <__aeabi_d2f>
 800272a:	4603      	mov	r3, r0
 800272c:	4a33      	ldr	r2, [pc, #204]	@ (80027fc <Current_Loop+0x554>)
 800272e:	6013      	str	r3, [r2, #0]
    Vc = -0.5 * Valpha - (sqrtf(3) / 2) * Vbeta ;
 8002730:	4b2d      	ldr	r3, [pc, #180]	@ (80027e8 <Current_Loop+0x540>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4618      	mov	r0, r3
 8002736:	f7fd ff27 	bl	8000588 <__aeabi_f2d>
 800273a:	f04f 0200 	mov.w	r2, #0
 800273e:	4b2d      	ldr	r3, [pc, #180]	@ (80027f4 <Current_Loop+0x54c>)
 8002740:	f7fd ff7a 	bl	8000638 <__aeabi_dmul>
 8002744:	4602      	mov	r2, r0
 8002746:	460b      	mov	r3, r1
 8002748:	4614      	mov	r4, r2
 800274a:	461d      	mov	r5, r3
 800274c:	4b27      	ldr	r3, [pc, #156]	@ (80027ec <Current_Loop+0x544>)
 800274e:	edd3 7a00 	vldr	s15, [r3]
 8002752:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80027f8 <Current_Loop+0x550>
 8002756:	ee67 7a87 	vmul.f32	s15, s15, s14
 800275a:	ee17 0a90 	vmov	r0, s15
 800275e:	f7fd ff13 	bl	8000588 <__aeabi_f2d>
 8002762:	4602      	mov	r2, r0
 8002764:	460b      	mov	r3, r1
 8002766:	4620      	mov	r0, r4
 8002768:	4629      	mov	r1, r5
 800276a:	f7fd fdad 	bl	80002c8 <__aeabi_dsub>
 800276e:	4602      	mov	r2, r0
 8002770:	460b      	mov	r3, r1
 8002772:	4610      	mov	r0, r2
 8002774:	4619      	mov	r1, r3
 8002776:	f7fe fa57 	bl	8000c28 <__aeabi_d2f>
 800277a:	4603      	mov	r3, r0
 800277c:	4a20      	ldr	r2, [pc, #128]	@ (8002800 <Current_Loop+0x558>)
 800277e:	6013      	str	r3, [r2, #0]

    setpwm(Va, Vb, Vc);
 8002780:	4b1b      	ldr	r3, [pc, #108]	@ (80027f0 <Current_Loop+0x548>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4618      	mov	r0, r3
 8002786:	f7fd feff 	bl	8000588 <__aeabi_f2d>
 800278a:	4604      	mov	r4, r0
 800278c:	460d      	mov	r5, r1
 800278e:	4b1b      	ldr	r3, [pc, #108]	@ (80027fc <Current_Loop+0x554>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f7fd fef8 	bl	8000588 <__aeabi_f2d>
 8002798:	4680      	mov	r8, r0
 800279a:	4689      	mov	r9, r1
 800279c:	4b18      	ldr	r3, [pc, #96]	@ (8002800 <Current_Loop+0x558>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7fd fef1 	bl	8000588 <__aeabi_f2d>
 80027a6:	4602      	mov	r2, r0
 80027a8:	460b      	mov	r3, r1
 80027aa:	ec43 2b12 	vmov	d2, r2, r3
 80027ae:	ec49 8b11 	vmov	d1, r8, r9
 80027b2:	ec45 4b10 	vmov	d0, r4, r5
 80027b6:	f7fe ff17 	bl	80015e8 <setpwm>
    HAL_ADC_Start_DMA(&hadc2, &adc_dma_value, 1);
 80027ba:	2201      	movs	r2, #1
 80027bc:	4911      	ldr	r1, [pc, #68]	@ (8002804 <Current_Loop+0x55c>)
 80027be:	4812      	ldr	r0, [pc, #72]	@ (8002808 <Current_Loop+0x560>)
 80027c0:	f001 fbd0 	bl	8003f64 <HAL_ADC_Start_DMA>
}
 80027c4:	bf00      	nop
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80027ce:	bf00      	nop
 80027d0:	200002fc 	.word	0x200002fc
 80027d4:	200002f4 	.word	0x200002f4
 80027d8:	200002f0 	.word	0x200002f0
 80027dc:	20000664 	.word	0x20000664
 80027e0:	20000668 	.word	0x20000668
 80027e4:	200002ec 	.word	0x200002ec
 80027e8:	2000025c 	.word	0x2000025c
 80027ec:	20000260 	.word	0x20000260
 80027f0:	20000264 	.word	0x20000264
 80027f4:	bfe00000 	.word	0xbfe00000
 80027f8:	3f5db3d7 	.word	0x3f5db3d7
 80027fc:	20000268 	.word	0x20000268
 8002800:	2000026c 	.word	0x2000026c
 8002804:	20000318 	.word	0x20000318
 8002808:	20000374 	.word	0x20000374
 800280c:	00000000 	.word	0x00000000

08002810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002810:	b5b0      	push	{r4, r5, r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002816:	f001 f9bb 	bl	8003b90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800281a:	f000 f8d3 	bl	80029c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800281e:	f000 fc55 	bl	80030cc <MX_GPIO_Init>
  MX_DMA_Init();
 8002822:	f000 fc1d 	bl	8003060 <MX_DMA_Init>
  MX_TIM1_Init();
 8002826:	f000 fa4f 	bl	8002cc8 <MX_TIM1_Init>
  MX_ADC1_Init();
 800282a:	f000 f93d 	bl	8002aa8 <MX_ADC1_Init>
  MX_SPI1_Init();
 800282e:	f000 fa13 	bl	8002c58 <MX_SPI1_Init>
  MX_TIM3_Init();
 8002832:	f000 fb4d 	bl	8002ed0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8002836:	f000 fbe9 	bl	800300c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800283a:	f000 fafd 	bl	8002e38 <MX_TIM2_Init>
  MX_TIM8_Init();
 800283e:	f000 fb95 	bl	8002f6c <MX_TIM8_Init>
  MX_ADC2_Init();
 8002842:	f000 f9b7 	bl	8002bb4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 8002846:	484c      	ldr	r0, [pc, #304]	@ (8002978 <main+0x168>)
 8002848:	f004 fcba 	bl	80071c0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800284c:	2100      	movs	r1, #0
 800284e:	484a      	ldr	r0, [pc, #296]	@ (8002978 <main+0x168>)
 8002850:	f004 fde8 	bl	8007424 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002854:	2104      	movs	r1, #4
 8002856:	4848      	ldr	r0, [pc, #288]	@ (8002978 <main+0x168>)
 8002858:	f004 fde4 	bl	8007424 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800285c:	2108      	movs	r1, #8
 800285e:	4846      	ldr	r0, [pc, #280]	@ (8002978 <main+0x168>)
 8002860:	f004 fde0 	bl	8007424 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim8);
 8002864:	4845      	ldr	r0, [pc, #276]	@ (800297c <main+0x16c>)
 8002866:	f004 fd13 	bl	8007290 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 800286a:	4845      	ldr	r0, [pc, #276]	@ (8002980 <main+0x170>)
 800286c:	f004 fca8 	bl	80071c0 <HAL_TIM_Base_Start>
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8002870:	4b44      	ldr	r3, [pc, #272]	@ (8002984 <main+0x174>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2200      	movs	r2, #0
 8002876:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(&htim2);
 8002878:	4842      	ldr	r0, [pc, #264]	@ (8002984 <main+0x174>)
 800287a:	f004 fca1 	bl	80071c0 <HAL_TIM_Base_Start>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 800287e:	4842      	ldr	r0, [pc, #264]	@ (8002988 <main+0x178>)
 8002880:	f001 ff4e 	bl	8004720 <HAL_ADCEx_InjectedStart_IT>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002884:	2201      	movs	r2, #1
 8002886:	2108      	movs	r1, #8
 8002888:	4840      	ldr	r0, [pc, #256]	@ (800298c <main+0x17c>)
 800288a:	f003 f895 	bl	80059b8 <HAL_GPIO_WritePin>
  HAL_ADC_Start_DMA(&hadc2, &adc_dma_value, 1);
 800288e:	2201      	movs	r2, #1
 8002890:	493f      	ldr	r1, [pc, #252]	@ (8002990 <main+0x180>)
 8002892:	4840      	ldr	r0, [pc, #256]	@ (8002994 <main+0x184>)
 8002894:	f001 fb66 	bl	8003f64 <HAL_ADC_Start_DMA>
  angle = AS5147U_GetAngleRad();
 8002898:	f7fe fc8a 	bl	80011b0 <AS5147U_GetAngleRad>
 800289c:	eef0 7a40 	vmov.f32	s15, s0
 80028a0:	4b3d      	ldr	r3, [pc, #244]	@ (8002998 <main+0x188>)
 80028a2:	edc3 7a00 	vstr	s15, [r3]
  alignRotor();
 80028a6:	f7fe fd27 	bl	80012f8 <alignRotor>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (flag_current_loop)
 80028aa:	4b3c      	ldr	r3, [pc, #240]	@ (800299c <main+0x18c>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d030      	beq.n	8002916 <main+0x106>
	     {
	         flag_current_loop = 0;
 80028b4:	4b39      	ldr	r3, [pc, #228]	@ (800299c <main+0x18c>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	701a      	strb	r2, [r3, #0]
	         position_loop();
 80028ba:	f7ff fa1d 	bl	8001cf8 <position_loop>
	         Speed_Loop();
 80028be:	f7ff fb5f 	bl	8001f80 <Speed_Loop>
	         update_PID();
 80028c2:	f7fe ffdd 	bl	8001880 <update_PID>
	         Current_Loop();
 80028c6:	f7ff fcef 	bl	80022a8 <Current_Loop>
	         voltage = (adc_dma_value / 4095.0) * 3.3;
 80028ca:	4b31      	ldr	r3, [pc, #196]	@ (8002990 <main+0x180>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7fd fe38 	bl	8000544 <__aeabi_ui2d>
 80028d4:	a324      	add	r3, pc, #144	@ (adr r3, 8002968 <main+0x158>)
 80028d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028da:	f7fd ffd7 	bl	800088c <__aeabi_ddiv>
 80028de:	4602      	mov	r2, r0
 80028e0:	460b      	mov	r3, r1
 80028e2:	4610      	mov	r0, r2
 80028e4:	4619      	mov	r1, r3
 80028e6:	a322      	add	r3, pc, #136	@ (adr r3, 8002970 <main+0x160>)
 80028e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ec:	f7fd fea4 	bl	8000638 <__aeabi_dmul>
 80028f0:	4602      	mov	r2, r0
 80028f2:	460b      	mov	r3, r1
 80028f4:	4610      	mov	r0, r2
 80028f6:	4619      	mov	r1, r3
 80028f8:	f7fe f996 	bl	8000c28 <__aeabi_d2f>
 80028fc:	4603      	mov	r3, r0
 80028fe:	4a28      	ldr	r2, [pc, #160]	@ (80029a0 <main+0x190>)
 8002900:	6013      	str	r3, [r2, #0]

	         i++;
 8002902:	4b28      	ldr	r3, [pc, #160]	@ (80029a4 <main+0x194>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	3301      	adds	r3, #1
 8002908:	4a26      	ldr	r2, [pc, #152]	@ (80029a4 <main+0x194>)
 800290a:	6013      	str	r3, [r2, #0]
	         speed_loop_counter++;
 800290c:	4b26      	ldr	r3, [pc, #152]	@ (80029a8 <main+0x198>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	3301      	adds	r3, #1
 8002912:	4a25      	ldr	r2, [pc, #148]	@ (80029a8 <main+0x198>)
 8002914:	6013      	str	r3, [r2, #0]
*/


	     }

	      if (!uart_busy)
 8002916:	4b25      	ldr	r3, [pc, #148]	@ (80029ac <main+0x19c>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	b2db      	uxtb	r3, r3
 800291c:	2b00      	cmp	r3, #0
 800291e:	d1c4      	bne.n	80028aa <main+0x9a>
//	          sprintf((char*)array_iq, "%.5f\t%.5f\r\n", i_q, Iq_ref);
//	          uart_busy = 1; // nh du UART ang bn
//	          HAL_UART_Transmit_DMA(&huart2, array_iq, strlen((char*)array_iq));

// vng iu khin tc 
	    sprintf((char*)array_iq, "%f\t%f\t\r\n", velocity_ref, velocity);
 8002920:	4b23      	ldr	r3, [pc, #140]	@ (80029b0 <main+0x1a0>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4618      	mov	r0, r3
 8002926:	f7fd fe2f 	bl	8000588 <__aeabi_f2d>
 800292a:	4604      	mov	r4, r0
 800292c:	460d      	mov	r5, r1
 800292e:	4b21      	ldr	r3, [pc, #132]	@ (80029b4 <main+0x1a4>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4618      	mov	r0, r3
 8002934:	f7fd fe28 	bl	8000588 <__aeabi_f2d>
 8002938:	4602      	mov	r2, r0
 800293a:	460b      	mov	r3, r1
 800293c:	e9cd 2300 	strd	r2, r3, [sp]
 8002940:	4622      	mov	r2, r4
 8002942:	462b      	mov	r3, r5
 8002944:	491c      	ldr	r1, [pc, #112]	@ (80029b8 <main+0x1a8>)
 8002946:	481d      	ldr	r0, [pc, #116]	@ (80029bc <main+0x1ac>)
 8002948:	f007 fa48 	bl	8009ddc <siprintf>
	    uart_busy = 1; // nh du UART ang bn
 800294c:	4b17      	ldr	r3, [pc, #92]	@ (80029ac <main+0x19c>)
 800294e:	2201      	movs	r2, #1
 8002950:	701a      	strb	r2, [r3, #0]
	    HAL_UART_Transmit_DMA(&huart2, array_iq, strlen((char*)array_iq));
 8002952:	481a      	ldr	r0, [pc, #104]	@ (80029bc <main+0x1ac>)
 8002954:	f7fd fcac 	bl	80002b0 <strlen>
 8002958:	4603      	mov	r3, r0
 800295a:	b29b      	uxth	r3, r3
 800295c:	461a      	mov	r2, r3
 800295e:	4917      	ldr	r1, [pc, #92]	@ (80029bc <main+0x1ac>)
 8002960:	4817      	ldr	r0, [pc, #92]	@ (80029c0 <main+0x1b0>)
 8002962:	f005 fd17 	bl	8008394 <HAL_UART_Transmit_DMA>
	  if (flag_current_loop)
 8002966:	e7a0      	b.n	80028aa <main+0x9a>
 8002968:	00000000 	.word	0x00000000
 800296c:	40affe00 	.word	0x40affe00
 8002970:	66666666 	.word	0x66666666
 8002974:	400a6666 	.word	0x400a6666
 8002978:	20000474 	.word	0x20000474
 800297c:	2000054c 	.word	0x2000054c
 8002980:	20000504 	.word	0x20000504
 8002984:	200004bc 	.word	0x200004bc
 8002988:	2000032c 	.word	0x2000032c
 800298c:	40020400 	.word	0x40020400
 8002990:	20000318 	.word	0x20000318
 8002994:	20000374 	.word	0x20000374
 8002998:	20000270 	.word	0x20000270
 800299c:	20000310 	.word	0x20000310
 80029a0:	20000314 	.word	0x20000314
 80029a4:	20000320 	.word	0x20000320
 80029a8:	2000030c 	.word	0x2000030c
 80029ac:	20000311 	.word	0x20000311
 80029b0:	20000008 	.word	0x20000008
 80029b4:	20000294 	.word	0x20000294
 80029b8:	0800d410 	.word	0x0800d410
 80029bc:	200002b8 	.word	0x200002b8
 80029c0:	20000594 	.word	0x20000594

080029c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b094      	sub	sp, #80	@ 0x50
 80029c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029ca:	f107 031c 	add.w	r3, r7, #28
 80029ce:	2234      	movs	r2, #52	@ 0x34
 80029d0:	2100      	movs	r1, #0
 80029d2:	4618      	mov	r0, r3
 80029d4:	f007 fa65 	bl	8009ea2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029d8:	f107 0308 	add.w	r3, r7, #8
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]
 80029e0:	605a      	str	r2, [r3, #4]
 80029e2:	609a      	str	r2, [r3, #8]
 80029e4:	60da      	str	r2, [r3, #12]
 80029e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029e8:	2300      	movs	r3, #0
 80029ea:	607b      	str	r3, [r7, #4]
 80029ec:	4b2c      	ldr	r3, [pc, #176]	@ (8002aa0 <SystemClock_Config+0xdc>)
 80029ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f0:	4a2b      	ldr	r2, [pc, #172]	@ (8002aa0 <SystemClock_Config+0xdc>)
 80029f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80029f8:	4b29      	ldr	r3, [pc, #164]	@ (8002aa0 <SystemClock_Config+0xdc>)
 80029fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a00:	607b      	str	r3, [r7, #4]
 8002a02:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a04:	2300      	movs	r3, #0
 8002a06:	603b      	str	r3, [r7, #0]
 8002a08:	4b26      	ldr	r3, [pc, #152]	@ (8002aa4 <SystemClock_Config+0xe0>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a25      	ldr	r2, [pc, #148]	@ (8002aa4 <SystemClock_Config+0xe0>)
 8002a0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	4b23      	ldr	r3, [pc, #140]	@ (8002aa4 <SystemClock_Config+0xe0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002a1c:	603b      	str	r3, [r7, #0]
 8002a1e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a20:	2301      	movs	r3, #1
 8002a22:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a28:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a2e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a32:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002a34:	2308      	movs	r3, #8
 8002a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002a38:	23b4      	movs	r3, #180	@ 0xb4
 8002a3a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002a40:	2302      	movs	r3, #2
 8002a42:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002a44:	2302      	movs	r3, #2
 8002a46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a48:	f107 031c 	add.w	r3, r7, #28
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f003 fb65 	bl	800611c <HAL_RCC_OscConfig>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002a58:	f000 fccc 	bl	80033f4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002a5c:	f002 ffc6 	bl	80059ec <HAL_PWREx_EnableOverDrive>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002a66:	f000 fcc5 	bl	80033f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a6a:	230f      	movs	r3, #15
 8002a6c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a6e:	2302      	movs	r3, #2
 8002a70:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a72:	2300      	movs	r3, #0
 8002a74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a76:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a80:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a82:	f107 0308 	add.w	r3, r7, #8
 8002a86:	2105      	movs	r1, #5
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f002 ffff 	bl	8005a8c <HAL_RCC_ClockConfig>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002a94:	f000 fcae 	bl	80033f4 <Error_Handler>
  }
}
 8002a98:	bf00      	nop
 8002a9a:	3750      	adds	r7, #80	@ 0x50
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	40007000 	.word	0x40007000

08002aa8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08c      	sub	sp, #48	@ 0x30
 8002aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002aae:	f107 0320 	add.w	r3, r7, #32
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	605a      	str	r2, [r3, #4]
 8002ab8:	609a      	str	r2, [r3, #8]
 8002aba:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002abc:	463b      	mov	r3, r7
 8002abe:	2220      	movs	r2, #32
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f007 f9ed 	bl	8009ea2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002ac8:	4b37      	ldr	r3, [pc, #220]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002aca:	4a38      	ldr	r2, [pc, #224]	@ (8002bac <MX_ADC1_Init+0x104>)
 8002acc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002ace:	4b36      	ldr	r3, [pc, #216]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002ad0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002ad4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002ad6:	4b34      	ldr	r3, [pc, #208]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002adc:	4b32      	ldr	r3, [pc, #200]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002ade:	2201      	movs	r2, #1
 8002ae0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002ae2:	4b31      	ldr	r3, [pc, #196]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002ae8:	4b2f      	ldr	r3, [pc, #188]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002af0:	4b2d      	ldr	r3, [pc, #180]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002af6:	4b2c      	ldr	r3, [pc, #176]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002af8:	4a2d      	ldr	r2, [pc, #180]	@ (8002bb0 <MX_ADC1_Init+0x108>)
 8002afa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002afc:	4b2a      	ldr	r3, [pc, #168]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002b02:	4b29      	ldr	r3, [pc, #164]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002b04:	2201      	movs	r2, #1
 8002b06:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002b08:	4b27      	ldr	r3, [pc, #156]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002b10:	4b25      	ldr	r3, [pc, #148]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002b16:	4824      	ldr	r0, [pc, #144]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002b18:	f001 f8d0 	bl	8003cbc <HAL_ADC_Init>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 8002b22:	f000 fc67 	bl	80033f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002b26:	2300      	movs	r3, #0
 8002b28:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002b2e:	2307      	movs	r3, #7
 8002b30:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b32:	f107 0320 	add.w	r3, r7, #32
 8002b36:	4619      	mov	r1, r3
 8002b38:	481b      	ldr	r0, [pc, #108]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002b3a:	f001 fb41 	bl	80041c0 <HAL_ADC_ConfigChannel>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8002b44:	f000 fc56 	bl	80033f4 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_0;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8002b50:	2302      	movs	r3, #2
 8002b52:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002b54:	2307      	movs	r3, #7
 8002b56:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 8002b58:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002b5c:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_TRGO;
 8002b5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b62:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8002b64:	2300      	movs	r3, #0
 8002b66:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = ENABLE;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002b70:	463b      	mov	r3, r7
 8002b72:	4619      	mov	r1, r3
 8002b74:	480c      	ldr	r0, [pc, #48]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002b76:	f001 fedd 	bl	8004934 <HAL_ADCEx_InjectedConfigChannel>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8002b80:	f000 fc38 	bl	80033f4 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8002b84:	2304      	movs	r3, #4
 8002b86:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 2;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002b8c:	463b      	mov	r3, r7
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4805      	ldr	r0, [pc, #20]	@ (8002ba8 <MX_ADC1_Init+0x100>)
 8002b92:	f001 fecf 	bl	8004934 <HAL_ADCEx_InjectedConfigChannel>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8002b9c:	f000 fc2a 	bl	80033f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002ba0:	bf00      	nop
 8002ba2:	3730      	adds	r7, #48	@ 0x30
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	2000032c 	.word	0x2000032c
 8002bac:	40012000 	.word	0x40012000
 8002bb0:	0f000001 	.word	0x0f000001

08002bb4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002bba:	463b      	mov	r3, r7
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	605a      	str	r2, [r3, #4]
 8002bc2:	609a      	str	r2, [r3, #8]
 8002bc4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8002bc6:	4b21      	ldr	r3, [pc, #132]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002bc8:	4a21      	ldr	r2, [pc, #132]	@ (8002c50 <MX_ADC2_Init+0x9c>)
 8002bca:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002bcc:	4b1f      	ldr	r3, [pc, #124]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002bce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002bd2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8002bda:	4b1c      	ldr	r3, [pc, #112]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8002be0:	4b1a      	ldr	r3, [pc, #104]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002be2:	2201      	movs	r2, #1
 8002be4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002be6:	4b19      	ldr	r3, [pc, #100]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002bee:	4b17      	ldr	r3, [pc, #92]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002bf4:	4b15      	ldr	r3, [pc, #84]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002bf6:	4a17      	ldr	r2, [pc, #92]	@ (8002c54 <MX_ADC2_Init+0xa0>)
 8002bf8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002bfa:	4b14      	ldr	r3, [pc, #80]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8002c00:	4b12      	ldr	r3, [pc, #72]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002c02:	2201      	movs	r2, #1
 8002c04:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8002c06:	4b11      	ldr	r3, [pc, #68]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002c10:	2201      	movs	r2, #1
 8002c12:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002c14:	480d      	ldr	r0, [pc, #52]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002c16:	f001 f851 	bl	8003cbc <HAL_ADC_Init>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8002c20:	f000 fbe8 	bl	80033f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002c24:	2301      	movs	r3, #1
 8002c26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002c30:	463b      	mov	r3, r7
 8002c32:	4619      	mov	r1, r3
 8002c34:	4805      	ldr	r0, [pc, #20]	@ (8002c4c <MX_ADC2_Init+0x98>)
 8002c36:	f001 fac3 	bl	80041c0 <HAL_ADC_ConfigChannel>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8002c40:	f000 fbd8 	bl	80033f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002c44:	bf00      	nop
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	20000374 	.word	0x20000374
 8002c50:	40012100 	.word	0x40012100
 8002c54:	0f000001 	.word	0x0f000001

08002c58 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c5c:	4b18      	ldr	r3, [pc, #96]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002c5e:	4a19      	ldr	r2, [pc, #100]	@ (8002cc4 <MX_SPI1_Init+0x6c>)
 8002c60:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c62:	4b17      	ldr	r3, [pc, #92]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002c64:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002c68:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c6a:	4b15      	ldr	r3, [pc, #84]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002c70:	4b13      	ldr	r3, [pc, #76]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002c72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c76:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c78:	4b11      	ldr	r3, [pc, #68]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002c7e:	4b10      	ldr	r3, [pc, #64]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002c80:	2201      	movs	r2, #1
 8002c82:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c84:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002c86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c8a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002c8e:	2218      	movs	r2, #24
 8002c90:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c92:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c98:	4b09      	ldr	r3, [pc, #36]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c9e:	4b08      	ldr	r3, [pc, #32]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002ca4:	4b06      	ldr	r3, [pc, #24]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002ca6:	220a      	movs	r2, #10
 8002ca8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002caa:	4805      	ldr	r0, [pc, #20]	@ (8002cc0 <MX_SPI1_Init+0x68>)
 8002cac:	f003 fcd4 	bl	8006658 <HAL_SPI_Init>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002cb6:	f000 fb9d 	bl	80033f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	2000041c 	.word	0x2000041c
 8002cc4:	40013000 	.word	0x40013000

08002cc8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b096      	sub	sp, #88	@ 0x58
 8002ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cce:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	601a      	str	r2, [r3, #0]
 8002cd6:	605a      	str	r2, [r3, #4]
 8002cd8:	609a      	str	r2, [r3, #8]
 8002cda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cdc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ce6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002cea:	2200      	movs	r2, #0
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	605a      	str	r2, [r3, #4]
 8002cf0:	609a      	str	r2, [r3, #8]
 8002cf2:	60da      	str	r2, [r3, #12]
 8002cf4:	611a      	str	r2, [r3, #16]
 8002cf6:	615a      	str	r2, [r3, #20]
 8002cf8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cfa:	1d3b      	adds	r3, r7, #4
 8002cfc:	2220      	movs	r2, #32
 8002cfe:	2100      	movs	r1, #0
 8002d00:	4618      	mov	r0, r3
 8002d02:	f007 f8ce 	bl	8009ea2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d06:	4b4a      	ldr	r3, [pc, #296]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002d08:	4a4a      	ldr	r2, [pc, #296]	@ (8002e34 <MX_TIM1_Init+0x16c>)
 8002d0a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002d0c:	4b48      	ldr	r3, [pc, #288]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002d12:	4b47      	ldr	r3, [pc, #284]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002d14:	2220      	movs	r2, #32
 8002d16:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2999;
 8002d18:	4b45      	ldr	r3, [pc, #276]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002d1a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8002d1e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d20:	4b43      	ldr	r3, [pc, #268]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d26:	4b42      	ldr	r3, [pc, #264]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d2c:	4b40      	ldr	r3, [pc, #256]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002d32:	483f      	ldr	r0, [pc, #252]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002d34:	f004 f9f4 	bl	8007120 <HAL_TIM_Base_Init>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002d3e:	f000 fb59 	bl	80033f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d46:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002d48:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4838      	ldr	r0, [pc, #224]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002d50:	f004 fde2 	bl	8007918 <HAL_TIM_ConfigClockSource>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002d5a:	f000 fb4b 	bl	80033f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d5e:	4834      	ldr	r0, [pc, #208]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002d60:	f004 fb06 	bl	8007370 <HAL_TIM_PWM_Init>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002d6a:	f000 fb43 	bl	80033f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002d6e:	2320      	movs	r3, #32
 8002d70:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d72:	2300      	movs	r3, #0
 8002d74:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d76:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	482c      	ldr	r0, [pc, #176]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002d7e:	f005 f9d7 	bl	8008130 <HAL_TIMEx_MasterConfigSynchronization>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002d88:	f000 fb34 	bl	80033f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002d8c:	2370      	movs	r3, #112	@ 0x70
 8002d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002d90:	2300      	movs	r3, #0
 8002d92:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d94:	2300      	movs	r3, #0
 8002d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002d9c:	2304      	movs	r3, #4
 8002d9e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002da0:	2300      	movs	r3, #0
 8002da2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002da4:	2300      	movs	r3, #0
 8002da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002da8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002dac:	2200      	movs	r2, #0
 8002dae:	4619      	mov	r1, r3
 8002db0:	481f      	ldr	r0, [pc, #124]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002db2:	f004 fcef 	bl	8007794 <HAL_TIM_PWM_ConfigChannel>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002dbc:	f000 fb1a 	bl	80033f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002dc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002dc4:	2204      	movs	r2, #4
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	4819      	ldr	r0, [pc, #100]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002dca:	f004 fce3 	bl	8007794 <HAL_TIM_PWM_ConfigChannel>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d001      	beq.n	8002dd8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002dd4:	f000 fb0e 	bl	80033f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002dd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ddc:	2208      	movs	r2, #8
 8002dde:	4619      	mov	r1, r3
 8002de0:	4813      	ldr	r0, [pc, #76]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002de2:	f004 fcd7 	bl	8007794 <HAL_TIM_PWM_ConfigChannel>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002dec:	f000 fb02 	bl	80033f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002df0:	2300      	movs	r3, #0
 8002df2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002df4:	2300      	movs	r3, #0
 8002df6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002e00:	2300      	movs	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002e04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e08:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002e0e:	1d3b      	adds	r3, r7, #4
 8002e10:	4619      	mov	r1, r3
 8002e12:	4807      	ldr	r0, [pc, #28]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002e14:	f005 fa08 	bl	8008228 <HAL_TIMEx_ConfigBreakDeadTime>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8002e1e:	f000 fae9 	bl	80033f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002e22:	4803      	ldr	r0, [pc, #12]	@ (8002e30 <MX_TIM1_Init+0x168>)
 8002e24:	f000 fc86 	bl	8003734 <HAL_TIM_MspPostInit>

}
 8002e28:	bf00      	nop
 8002e2a:	3758      	adds	r7, #88	@ 0x58
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	20000474 	.word	0x20000474
 8002e34:	40010000 	.word	0x40010000

08002e38 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e3e:	f107 0308 	add.w	r3, r7, #8
 8002e42:	2200      	movs	r2, #0
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	605a      	str	r2, [r3, #4]
 8002e48:	609a      	str	r2, [r3, #8]
 8002e4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e4c:	463b      	mov	r3, r7
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e54:	4b1d      	ldr	r3, [pc, #116]	@ (8002ecc <MX_TIM2_Init+0x94>)
 8002e56:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002e5a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 89;
 8002e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002ecc <MX_TIM2_Init+0x94>)
 8002e5e:	2259      	movs	r2, #89	@ 0x59
 8002e60:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e62:	4b1a      	ldr	r3, [pc, #104]	@ (8002ecc <MX_TIM2_Init+0x94>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002e68:	4b18      	ldr	r3, [pc, #96]	@ (8002ecc <MX_TIM2_Init+0x94>)
 8002e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e6e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e70:	4b16      	ldr	r3, [pc, #88]	@ (8002ecc <MX_TIM2_Init+0x94>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e76:	4b15      	ldr	r3, [pc, #84]	@ (8002ecc <MX_TIM2_Init+0x94>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e7c:	4813      	ldr	r0, [pc, #76]	@ (8002ecc <MX_TIM2_Init+0x94>)
 8002e7e:	f004 f94f 	bl	8007120 <HAL_TIM_Base_Init>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d001      	beq.n	8002e8c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002e88:	f000 fab4 	bl	80033f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e90:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e92:	f107 0308 	add.w	r3, r7, #8
 8002e96:	4619      	mov	r1, r3
 8002e98:	480c      	ldr	r0, [pc, #48]	@ (8002ecc <MX_TIM2_Init+0x94>)
 8002e9a:	f004 fd3d 	bl	8007918 <HAL_TIM_ConfigClockSource>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002ea4:	f000 faa6 	bl	80033f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002eac:	2300      	movs	r3, #0
 8002eae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002eb0:	463b      	mov	r3, r7
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	4805      	ldr	r0, [pc, #20]	@ (8002ecc <MX_TIM2_Init+0x94>)
 8002eb6:	f005 f93b 	bl	8008130 <HAL_TIMEx_MasterConfigSynchronization>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002ec0:	f000 fa98 	bl	80033f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ec4:	bf00      	nop
 8002ec6:	3718      	adds	r7, #24
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	200004bc 	.word	0x200004bc

08002ed0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ed6:	f107 0308 	add.w	r3, r7, #8
 8002eda:	2200      	movs	r2, #0
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	605a      	str	r2, [r3, #4]
 8002ee0:	609a      	str	r2, [r3, #8]
 8002ee2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ee4:	463b      	mov	r3, r7
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002eec:	4b1d      	ldr	r3, [pc, #116]	@ (8002f64 <MX_TIM3_Init+0x94>)
 8002eee:	4a1e      	ldr	r2, [pc, #120]	@ (8002f68 <MX_TIM3_Init+0x98>)
 8002ef0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 39;
 8002ef2:	4b1c      	ldr	r3, [pc, #112]	@ (8002f64 <MX_TIM3_Init+0x94>)
 8002ef4:	2227      	movs	r2, #39	@ 0x27
 8002ef6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8002f64 <MX_TIM3_Init+0x94>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002efe:	4b19      	ldr	r3, [pc, #100]	@ (8002f64 <MX_TIM3_Init+0x94>)
 8002f00:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f06:	4b17      	ldr	r3, [pc, #92]	@ (8002f64 <MX_TIM3_Init+0x94>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f0c:	4b15      	ldr	r3, [pc, #84]	@ (8002f64 <MX_TIM3_Init+0x94>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f12:	4814      	ldr	r0, [pc, #80]	@ (8002f64 <MX_TIM3_Init+0x94>)
 8002f14:	f004 f904 	bl	8007120 <HAL_TIM_Base_Init>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002f1e:	f000 fa69 	bl	80033f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f26:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f28:	f107 0308 	add.w	r3, r7, #8
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	480d      	ldr	r0, [pc, #52]	@ (8002f64 <MX_TIM3_Init+0x94>)
 8002f30:	f004 fcf2 	bl	8007918 <HAL_TIM_ConfigClockSource>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002f3a:	f000 fa5b 	bl	80033f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f42:	2300      	movs	r3, #0
 8002f44:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f46:	463b      	mov	r3, r7
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4806      	ldr	r0, [pc, #24]	@ (8002f64 <MX_TIM3_Init+0x94>)
 8002f4c:	f005 f8f0 	bl	8008130 <HAL_TIMEx_MasterConfigSynchronization>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002f56:	f000 fa4d 	bl	80033f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002f5a:	bf00      	nop
 8002f5c:	3718      	adds	r7, #24
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	20000504 	.word	0x20000504
 8002f68:	40000400 	.word	0x40000400

08002f6c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f72:	f107 0308 	add.w	r3, r7, #8
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
 8002f7a:	605a      	str	r2, [r3, #4]
 8002f7c:	609a      	str	r2, [r3, #8]
 8002f7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f80:	463b      	mov	r3, r7
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002f88:	4b1e      	ldr	r3, [pc, #120]	@ (8003004 <MX_TIM8_Init+0x98>)
 8002f8a:	4a1f      	ldr	r2, [pc, #124]	@ (8003008 <MX_TIM8_Init+0x9c>)
 8002f8c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 179;
 8002f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8003004 <MX_TIM8_Init+0x98>)
 8002f90:	22b3      	movs	r2, #179	@ 0xb3
 8002f92:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f94:	4b1b      	ldr	r3, [pc, #108]	@ (8003004 <MX_TIM8_Init+0x98>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8002f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8003004 <MX_TIM8_Init+0x98>)
 8002f9c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002fa0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fa2:	4b18      	ldr	r3, [pc, #96]	@ (8003004 <MX_TIM8_Init+0x98>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002fa8:	4b16      	ldr	r3, [pc, #88]	@ (8003004 <MX_TIM8_Init+0x98>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fae:	4b15      	ldr	r3, [pc, #84]	@ (8003004 <MX_TIM8_Init+0x98>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002fb4:	4813      	ldr	r0, [pc, #76]	@ (8003004 <MX_TIM8_Init+0x98>)
 8002fb6:	f004 f8b3 	bl	8007120 <HAL_TIM_Base_Init>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8002fc0:	f000 fa18 	bl	80033f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fc8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002fca:	f107 0308 	add.w	r3, r7, #8
 8002fce:	4619      	mov	r1, r3
 8002fd0:	480c      	ldr	r0, [pc, #48]	@ (8003004 <MX_TIM8_Init+0x98>)
 8002fd2:	f004 fca1 	bl	8007918 <HAL_TIM_ConfigClockSource>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8002fdc:	f000 fa0a 	bl	80033f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002fe8:	463b      	mov	r3, r7
 8002fea:	4619      	mov	r1, r3
 8002fec:	4805      	ldr	r0, [pc, #20]	@ (8003004 <MX_TIM8_Init+0x98>)
 8002fee:	f005 f89f 	bl	8008130 <HAL_TIMEx_MasterConfigSynchronization>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8002ff8:	f000 f9fc 	bl	80033f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002ffc:	bf00      	nop
 8002ffe:	3718      	adds	r7, #24
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	2000054c 	.word	0x2000054c
 8003008:	40010400 	.word	0x40010400

0800300c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003010:	4b11      	ldr	r3, [pc, #68]	@ (8003058 <MX_USART2_UART_Init+0x4c>)
 8003012:	4a12      	ldr	r2, [pc, #72]	@ (800305c <MX_USART2_UART_Init+0x50>)
 8003014:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8003016:	4b10      	ldr	r3, [pc, #64]	@ (8003058 <MX_USART2_UART_Init+0x4c>)
 8003018:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800301c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800301e:	4b0e      	ldr	r3, [pc, #56]	@ (8003058 <MX_USART2_UART_Init+0x4c>)
 8003020:	2200      	movs	r2, #0
 8003022:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003024:	4b0c      	ldr	r3, [pc, #48]	@ (8003058 <MX_USART2_UART_Init+0x4c>)
 8003026:	2200      	movs	r2, #0
 8003028:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800302a:	4b0b      	ldr	r3, [pc, #44]	@ (8003058 <MX_USART2_UART_Init+0x4c>)
 800302c:	2200      	movs	r2, #0
 800302e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003030:	4b09      	ldr	r3, [pc, #36]	@ (8003058 <MX_USART2_UART_Init+0x4c>)
 8003032:	220c      	movs	r2, #12
 8003034:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003036:	4b08      	ldr	r3, [pc, #32]	@ (8003058 <MX_USART2_UART_Init+0x4c>)
 8003038:	2200      	movs	r2, #0
 800303a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800303c:	4b06      	ldr	r3, [pc, #24]	@ (8003058 <MX_USART2_UART_Init+0x4c>)
 800303e:	2200      	movs	r2, #0
 8003040:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003042:	4805      	ldr	r0, [pc, #20]	@ (8003058 <MX_USART2_UART_Init+0x4c>)
 8003044:	f005 f956 	bl	80082f4 <HAL_UART_Init>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800304e:	f000 f9d1 	bl	80033f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20000594 	.word	0x20000594
 800305c:	40004400 	.word	0x40004400

08003060 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003066:	2300      	movs	r3, #0
 8003068:	607b      	str	r3, [r7, #4]
 800306a:	4b17      	ldr	r3, [pc, #92]	@ (80030c8 <MX_DMA_Init+0x68>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306e:	4a16      	ldr	r2, [pc, #88]	@ (80030c8 <MX_DMA_Init+0x68>)
 8003070:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003074:	6313      	str	r3, [r2, #48]	@ 0x30
 8003076:	4b14      	ldr	r3, [pc, #80]	@ (80030c8 <MX_DMA_Init+0x68>)
 8003078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800307e:	607b      	str	r3, [r7, #4]
 8003080:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003082:	2300      	movs	r3, #0
 8003084:	603b      	str	r3, [r7, #0]
 8003086:	4b10      	ldr	r3, [pc, #64]	@ (80030c8 <MX_DMA_Init+0x68>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	4a0f      	ldr	r2, [pc, #60]	@ (80030c8 <MX_DMA_Init+0x68>)
 800308c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003090:	6313      	str	r3, [r2, #48]	@ 0x30
 8003092:	4b0d      	ldr	r3, [pc, #52]	@ (80030c8 <MX_DMA_Init+0x68>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003096:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800309a:	603b      	str	r3, [r7, #0]
 800309c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800309e:	2200      	movs	r2, #0
 80030a0:	2100      	movs	r1, #0
 80030a2:	2011      	movs	r0, #17
 80030a4:	f001 febb 	bl	8004e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80030a8:	2011      	movs	r0, #17
 80030aa:	f001 fed4 	bl	8004e56 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80030ae:	2200      	movs	r2, #0
 80030b0:	2100      	movs	r1, #0
 80030b2:	203a      	movs	r0, #58	@ 0x3a
 80030b4:	f001 feb3 	bl	8004e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80030b8:	203a      	movs	r0, #58	@ 0x3a
 80030ba:	f001 fecc 	bl	8004e56 <HAL_NVIC_EnableIRQ>

}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	40023800 	.word	0x40023800

080030cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b08a      	sub	sp, #40	@ 0x28
 80030d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d2:	f107 0314 	add.w	r3, r7, #20
 80030d6:	2200      	movs	r2, #0
 80030d8:	601a      	str	r2, [r3, #0]
 80030da:	605a      	str	r2, [r3, #4]
 80030dc:	609a      	str	r2, [r3, #8]
 80030de:	60da      	str	r2, [r3, #12]
 80030e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030e2:	2300      	movs	r3, #0
 80030e4:	613b      	str	r3, [r7, #16]
 80030e6:	4b2e      	ldr	r3, [pc, #184]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 80030e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ea:	4a2d      	ldr	r2, [pc, #180]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 80030ec:	f043 0304 	orr.w	r3, r3, #4
 80030f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030f2:	4b2b      	ldr	r3, [pc, #172]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f6:	f003 0304 	and.w	r3, r3, #4
 80030fa:	613b      	str	r3, [r7, #16]
 80030fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030fe:	2300      	movs	r3, #0
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	4b27      	ldr	r3, [pc, #156]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003106:	4a26      	ldr	r2, [pc, #152]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 8003108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800310c:	6313      	str	r3, [r2, #48]	@ 0x30
 800310e:	4b24      	ldr	r3, [pc, #144]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800311a:	2300      	movs	r3, #0
 800311c:	60bb      	str	r3, [r7, #8]
 800311e:	4b20      	ldr	r3, [pc, #128]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 8003120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003122:	4a1f      	ldr	r2, [pc, #124]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 8003124:	f043 0301 	orr.w	r3, r3, #1
 8003128:	6313      	str	r3, [r2, #48]	@ 0x30
 800312a:	4b1d      	ldr	r3, [pc, #116]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 800312c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	60bb      	str	r3, [r7, #8]
 8003134:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003136:	2300      	movs	r3, #0
 8003138:	607b      	str	r3, [r7, #4]
 800313a:	4b19      	ldr	r3, [pc, #100]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 800313c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313e:	4a18      	ldr	r2, [pc, #96]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 8003140:	f043 0302 	orr.w	r3, r3, #2
 8003144:	6313      	str	r3, [r2, #48]	@ 0x30
 8003146:	4b16      	ldr	r3, [pc, #88]	@ (80031a0 <MX_GPIO_Init+0xd4>)
 8003148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	607b      	str	r3, [r7, #4]
 8003150:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_8, GPIO_PIN_RESET);
 8003152:	2200      	movs	r2, #0
 8003154:	f44f 7184 	mov.w	r1, #264	@ 0x108
 8003158:	4812      	ldr	r0, [pc, #72]	@ (80031a4 <MX_GPIO_Init+0xd8>)
 800315a:	f002 fc2d 	bl	80059b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800315e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003162:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003164:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003168:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316a:	2300      	movs	r3, #0
 800316c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800316e:	f107 0314 	add.w	r3, r7, #20
 8003172:	4619      	mov	r1, r3
 8003174:	480c      	ldr	r0, [pc, #48]	@ (80031a8 <MX_GPIO_Init+0xdc>)
 8003176:	f002 fa8b 	bl	8005690 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8;
 800317a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800317e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003180:	2301      	movs	r3, #1
 8003182:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003184:	2300      	movs	r3, #0
 8003186:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003188:	2300      	movs	r3, #0
 800318a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800318c:	f107 0314 	add.w	r3, r7, #20
 8003190:	4619      	mov	r1, r3
 8003192:	4804      	ldr	r0, [pc, #16]	@ (80031a4 <MX_GPIO_Init+0xd8>)
 8003194:	f002 fa7c 	bl	8005690 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003198:	bf00      	nop
 800319a:	3728      	adds	r7, #40	@ 0x28
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}
 80031a0:	40023800 	.word	0x40023800
 80031a4:	40020400 	.word	0x40020400
 80031a8:	40020000 	.word	0x40020000
 80031ac:	00000000 	.word	0x00000000

080031b0 <HAL_ADCEx_InjectedConvCpltCallback>:
    if (GPIO_Pin == GPIO_PIN_5)
    {
        __HAL_TIM_SET_COUNTER(&htim2, 0);
    }
}*/
void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a50      	ldr	r2, [pc, #320]	@ (8003300 <HAL_ADCEx_InjectedConvCpltCallback+0x150>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	f040 808d 	bne.w	80032de <HAL_ADCEx_InjectedConvCpltCallback+0x12e>


   	    cnt_val = __HAL_TIM_GET_COUNTER(&htim1);
 80031c4:	4b4f      	ldr	r3, [pc, #316]	@ (8003304 <HAL_ADCEx_InjectedConvCpltCallback+0x154>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ca:	b29a      	uxth	r2, r3
 80031cc:	4b4e      	ldr	r3, [pc, #312]	@ (8003308 <HAL_ADCEx_InjectedConvCpltCallback+0x158>)
 80031ce:	801a      	strh	r2, [r3, #0]
   	     adc_inj_val[0]= HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_1);
 80031d0:	2101      	movs	r1, #1
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f001 fb76 	bl	80048c4 <HAL_ADCEx_InjectedGetValue>
 80031d8:	4603      	mov	r3, r0
 80031da:	b29a      	uxth	r2, r3
 80031dc:	4b4b      	ldr	r3, [pc, #300]	@ (800330c <HAL_ADCEx_InjectedConvCpltCallback+0x15c>)
 80031de:	801a      	strh	r2, [r3, #0]
         adc_value_A0 = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_1);
 80031e0:	2101      	movs	r1, #1
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f001 fb6e 	bl	80048c4 <HAL_ADCEx_InjectedGetValue>
 80031e8:	4603      	mov	r3, r0
 80031ea:	4a49      	ldr	r2, [pc, #292]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0x160>)
 80031ec:	6013      	str	r3, [r2, #0]
         adc_inj_val[1]= HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_2);
 80031ee:	2102      	movs	r1, #2
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f001 fb67 	bl	80048c4 <HAL_ADCEx_InjectedGetValue>
 80031f6:	4603      	mov	r3, r0
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	4b44      	ldr	r3, [pc, #272]	@ (800330c <HAL_ADCEx_InjectedConvCpltCallback+0x15c>)
 80031fc:	805a      	strh	r2, [r3, #2]
         adc_value_A2 = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_2);
 80031fe:	2102      	movs	r1, #2
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f001 fb5f 	bl	80048c4 <HAL_ADCEx_InjectedGetValue>
 8003206:	4603      	mov	r3, r0
 8003208:	4a42      	ldr	r2, [pc, #264]	@ (8003314 <HAL_ADCEx_InjectedConvCpltCallback+0x164>)
 800320a:	6013      	str	r3, [r2, #0]
         ia = (((adc_value_A0/4095.0)*3.3 - 1.65))/(50.0*0.01);
 800320c:	4b40      	ldr	r3, [pc, #256]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0x160>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4618      	mov	r0, r3
 8003212:	f7fd f997 	bl	8000544 <__aeabi_ui2d>
 8003216:	a334      	add	r3, pc, #208	@ (adr r3, 80032e8 <HAL_ADCEx_InjectedConvCpltCallback+0x138>)
 8003218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800321c:	f7fd fb36 	bl	800088c <__aeabi_ddiv>
 8003220:	4602      	mov	r2, r0
 8003222:	460b      	mov	r3, r1
 8003224:	4610      	mov	r0, r2
 8003226:	4619      	mov	r1, r3
 8003228:	a331      	add	r3, pc, #196	@ (adr r3, 80032f0 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 800322a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800322e:	f7fd fa03 	bl	8000638 <__aeabi_dmul>
 8003232:	4602      	mov	r2, r0
 8003234:	460b      	mov	r3, r1
 8003236:	4610      	mov	r0, r2
 8003238:	4619      	mov	r1, r3
 800323a:	a32f      	add	r3, pc, #188	@ (adr r3, 80032f8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 800323c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003240:	f7fd f842 	bl	80002c8 <__aeabi_dsub>
 8003244:	4602      	mov	r2, r0
 8003246:	460b      	mov	r3, r1
 8003248:	4610      	mov	r0, r2
 800324a:	4619      	mov	r1, r3
 800324c:	f04f 0200 	mov.w	r2, #0
 8003250:	4b31      	ldr	r3, [pc, #196]	@ (8003318 <HAL_ADCEx_InjectedConvCpltCallback+0x168>)
 8003252:	f7fd fb1b 	bl	800088c <__aeabi_ddiv>
 8003256:	4602      	mov	r2, r0
 8003258:	460b      	mov	r3, r1
 800325a:	4610      	mov	r0, r2
 800325c:	4619      	mov	r1, r3
 800325e:	f7fd fce3 	bl	8000c28 <__aeabi_d2f>
 8003262:	4603      	mov	r3, r0
 8003264:	4a2d      	ldr	r2, [pc, #180]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0x16c>)
 8003266:	6013      	str	r3, [r2, #0]
         ib = (((adc_value_A2/4095.0)*3.3 - 1.65))/(50.0*0.01);
 8003268:	4b2a      	ldr	r3, [pc, #168]	@ (8003314 <HAL_ADCEx_InjectedConvCpltCallback+0x164>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4618      	mov	r0, r3
 800326e:	f7fd f969 	bl	8000544 <__aeabi_ui2d>
 8003272:	a31d      	add	r3, pc, #116	@ (adr r3, 80032e8 <HAL_ADCEx_InjectedConvCpltCallback+0x138>)
 8003274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003278:	f7fd fb08 	bl	800088c <__aeabi_ddiv>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4610      	mov	r0, r2
 8003282:	4619      	mov	r1, r3
 8003284:	a31a      	add	r3, pc, #104	@ (adr r3, 80032f0 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 8003286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328a:	f7fd f9d5 	bl	8000638 <__aeabi_dmul>
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	4610      	mov	r0, r2
 8003294:	4619      	mov	r1, r3
 8003296:	a318      	add	r3, pc, #96	@ (adr r3, 80032f8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 8003298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329c:	f7fd f814 	bl	80002c8 <__aeabi_dsub>
 80032a0:	4602      	mov	r2, r0
 80032a2:	460b      	mov	r3, r1
 80032a4:	4610      	mov	r0, r2
 80032a6:	4619      	mov	r1, r3
 80032a8:	f04f 0200 	mov.w	r2, #0
 80032ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003318 <HAL_ADCEx_InjectedConvCpltCallback+0x168>)
 80032ae:	f7fd faed 	bl	800088c <__aeabi_ddiv>
 80032b2:	4602      	mov	r2, r0
 80032b4:	460b      	mov	r3, r1
 80032b6:	4610      	mov	r0, r2
 80032b8:	4619      	mov	r1, r3
 80032ba:	f7fd fcb5 	bl	8000c28 <__aeabi_d2f>
 80032be:	4603      	mov	r3, r0
 80032c0:	4a17      	ldr	r2, [pc, #92]	@ (8003320 <HAL_ADCEx_InjectedConvCpltCallback+0x170>)
 80032c2:	6013      	str	r3, [r2, #0]
         ic= -( ia + ib);
 80032c4:	4b15      	ldr	r3, [pc, #84]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0x16c>)
 80032c6:	ed93 7a00 	vldr	s14, [r3]
 80032ca:	4b15      	ldr	r3, [pc, #84]	@ (8003320 <HAL_ADCEx_InjectedConvCpltCallback+0x170>)
 80032cc:	edd3 7a00 	vldr	s15, [r3]
 80032d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032d4:	eef1 7a67 	vneg.f32	s15, s15
 80032d8:	4b12      	ldr	r3, [pc, #72]	@ (8003324 <HAL_ADCEx_InjectedConvCpltCallback+0x174>)
 80032da:	edc3 7a00 	vstr	s15, [r3]

    }
}
 80032de:	bf00      	nop
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	00000000 	.word	0x00000000
 80032ec:	40affe00 	.word	0x40affe00
 80032f0:	66666666 	.word	0x66666666
 80032f4:	400a6666 	.word	0x400a6666
 80032f8:	66666666 	.word	0x66666666
 80032fc:	3ffa6666 	.word	0x3ffa6666
 8003300:	40012000 	.word	0x40012000
 8003304:	20000474 	.word	0x20000474
 8003308:	20000308 	.word	0x20000308
 800330c:	20000304 	.word	0x20000304
 8003310:	20000238 	.word	0x20000238
 8003314:	2000023c 	.word	0x2000023c
 8003318:	3fe00000 	.word	0x3fe00000
 800331c:	20000240 	.word	0x20000240
 8003320:	20000244 	.word	0x20000244
 8003324:	20000248 	.word	0x20000248

08003328 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM8) // Kim tra ng Timer
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a05      	ldr	r2, [pc, #20]	@ (800334c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d102      	bne.n	8003340 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        flag_current_loop = 1;  // nh du cn thc hin vng dng
 800333a:	4b05      	ldr	r3, [pc, #20]	@ (8003350 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800333c:	2201      	movs	r2, #1
 800333e:	701a      	strb	r2, [r3, #0]

    }
}
 8003340:	bf00      	nop
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr
 800334c:	40010400 	.word	0x40010400
 8003350:	20000310 	.word	0x20000310

08003354 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) // Kim tra ng UART2
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a05      	ldr	r2, [pc, #20]	@ (8003378 <HAL_UART_TxCpltCallback+0x24>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d102      	bne.n	800336c <HAL_UART_TxCpltCallback+0x18>
    {
        uart_busy = 0;  // nh du UART  sn sng gi tip
 8003366:	4b05      	ldr	r3, [pc, #20]	@ (800337c <HAL_UART_TxCpltCallback+0x28>)
 8003368:	2200      	movs	r2, #0
 800336a:	701a      	strb	r2, [r3, #0]
    }
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	40004400 	.word	0x40004400
 800337c:	20000311 	.word	0x20000311

08003380 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC2)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a16      	ldr	r2, [pc, #88]	@ (80033e8 <HAL_ADC_ConvCpltCallback+0x68>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d11b      	bne.n	80033ca <HAL_ADC_ConvCpltCallback+0x4a>
    {
        adc_dma_voltage = (adc_dma_value / 4095.0) * 3.3;
 8003392:	4b16      	ldr	r3, [pc, #88]	@ (80033ec <HAL_ADC_ConvCpltCallback+0x6c>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f7fd f8d4 	bl	8000544 <__aeabi_ui2d>
 800339c:	a30e      	add	r3, pc, #56	@ (adr r3, 80033d8 <HAL_ADC_ConvCpltCallback+0x58>)
 800339e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a2:	f7fd fa73 	bl	800088c <__aeabi_ddiv>
 80033a6:	4602      	mov	r2, r0
 80033a8:	460b      	mov	r3, r1
 80033aa:	4610      	mov	r0, r2
 80033ac:	4619      	mov	r1, r3
 80033ae:	a30c      	add	r3, pc, #48	@ (adr r3, 80033e0 <HAL_ADC_ConvCpltCallback+0x60>)
 80033b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b4:	f7fd f940 	bl	8000638 <__aeabi_dmul>
 80033b8:	4602      	mov	r2, r0
 80033ba:	460b      	mov	r3, r1
 80033bc:	4610      	mov	r0, r2
 80033be:	4619      	mov	r1, r3
 80033c0:	f7fd fc32 	bl	8000c28 <__aeabi_d2f>
 80033c4:	4603      	mov	r3, r0
 80033c6:	4a0a      	ldr	r2, [pc, #40]	@ (80033f0 <HAL_ADC_ConvCpltCallback+0x70>)
 80033c8:	6013      	str	r3, [r2, #0]
       // voltage = (adc_dma_value / 4095.0) * 3.3;
    }
}
 80033ca:	bf00      	nop
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	f3af 8000 	nop.w
 80033d8:	00000000 	.word	0x00000000
 80033dc:	40affe00 	.word	0x40affe00
 80033e0:	66666666 	.word	0x66666666
 80033e4:	400a6666 	.word	0x400a6666
 80033e8:	40012100 	.word	0x40012100
 80033ec:	20000318 	.word	0x20000318
 80033f0:	2000031c 	.word	0x2000031c

080033f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033f8:	b672      	cpsid	i
}
 80033fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033fc:	bf00      	nop
 80033fe:	e7fd      	b.n	80033fc <Error_Handler+0x8>

08003400 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003406:	2300      	movs	r3, #0
 8003408:	607b      	str	r3, [r7, #4]
 800340a:	4b10      	ldr	r3, [pc, #64]	@ (800344c <HAL_MspInit+0x4c>)
 800340c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800340e:	4a0f      	ldr	r2, [pc, #60]	@ (800344c <HAL_MspInit+0x4c>)
 8003410:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003414:	6453      	str	r3, [r2, #68]	@ 0x44
 8003416:	4b0d      	ldr	r3, [pc, #52]	@ (800344c <HAL_MspInit+0x4c>)
 8003418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800341a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800341e:	607b      	str	r3, [r7, #4]
 8003420:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003422:	2300      	movs	r3, #0
 8003424:	603b      	str	r3, [r7, #0]
 8003426:	4b09      	ldr	r3, [pc, #36]	@ (800344c <HAL_MspInit+0x4c>)
 8003428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800342a:	4a08      	ldr	r2, [pc, #32]	@ (800344c <HAL_MspInit+0x4c>)
 800342c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003430:	6413      	str	r3, [r2, #64]	@ 0x40
 8003432:	4b06      	ldr	r3, [pc, #24]	@ (800344c <HAL_MspInit+0x4c>)
 8003434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800343a:	603b      	str	r3, [r7, #0]
 800343c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800343e:	2007      	movs	r0, #7
 8003440:	f001 fce2 	bl	8004e08 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003444:	bf00      	nop
 8003446:	3708      	adds	r7, #8
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}
 800344c:	40023800 	.word	0x40023800

08003450 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b08c      	sub	sp, #48	@ 0x30
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003458:	f107 031c 	add.w	r3, r7, #28
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	605a      	str	r2, [r3, #4]
 8003462:	609a      	str	r2, [r3, #8]
 8003464:	60da      	str	r2, [r3, #12]
 8003466:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a4f      	ldr	r2, [pc, #316]	@ (80035ac <HAL_ADC_MspInit+0x15c>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d130      	bne.n	80034d4 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003472:	2300      	movs	r3, #0
 8003474:	61bb      	str	r3, [r7, #24]
 8003476:	4b4e      	ldr	r3, [pc, #312]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 8003478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800347a:	4a4d      	ldr	r2, [pc, #308]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 800347c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003480:	6453      	str	r3, [r2, #68]	@ 0x44
 8003482:	4b4b      	ldr	r3, [pc, #300]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 8003484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003486:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800348a:	61bb      	str	r3, [r7, #24]
 800348c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800348e:	2300      	movs	r3, #0
 8003490:	617b      	str	r3, [r7, #20]
 8003492:	4b47      	ldr	r3, [pc, #284]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 8003494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003496:	4a46      	ldr	r2, [pc, #280]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 8003498:	f043 0301 	orr.w	r3, r3, #1
 800349c:	6313      	str	r3, [r2, #48]	@ 0x30
 800349e:	4b44      	ldr	r3, [pc, #272]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 80034aa:	2311      	movs	r3, #17
 80034ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034ae:	2303      	movs	r3, #3
 80034b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b2:	2300      	movs	r3, #0
 80034b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034b6:	f107 031c 	add.w	r3, r7, #28
 80034ba:	4619      	mov	r1, r3
 80034bc:	483d      	ldr	r0, [pc, #244]	@ (80035b4 <HAL_ADC_MspInit+0x164>)
 80034be:	f002 f8e7 	bl	8005690 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80034c2:	2200      	movs	r2, #0
 80034c4:	2100      	movs	r1, #0
 80034c6:	2012      	movs	r0, #18
 80034c8:	f001 fca9 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80034cc:	2012      	movs	r0, #18
 80034ce:	f001 fcc2 	bl	8004e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80034d2:	e066      	b.n	80035a2 <HAL_ADC_MspInit+0x152>
  else if(hadc->Instance==ADC2)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a37      	ldr	r2, [pc, #220]	@ (80035b8 <HAL_ADC_MspInit+0x168>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d161      	bne.n	80035a2 <HAL_ADC_MspInit+0x152>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80034de:	2300      	movs	r3, #0
 80034e0:	613b      	str	r3, [r7, #16]
 80034e2:	4b33      	ldr	r3, [pc, #204]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 80034e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e6:	4a32      	ldr	r2, [pc, #200]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 80034e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80034ee:	4b30      	ldr	r3, [pc, #192]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 80034f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034f6:	613b      	str	r3, [r7, #16]
 80034f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	4b2c      	ldr	r3, [pc, #176]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003502:	4a2b      	ldr	r2, [pc, #172]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 8003504:	f043 0301 	orr.w	r3, r3, #1
 8003508:	6313      	str	r3, [r2, #48]	@ 0x30
 800350a:	4b29      	ldr	r3, [pc, #164]	@ (80035b0 <HAL_ADC_MspInit+0x160>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	60fb      	str	r3, [r7, #12]
 8003514:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003516:	2302      	movs	r3, #2
 8003518:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800351a:	2303      	movs	r3, #3
 800351c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351e:	2300      	movs	r3, #0
 8003520:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003522:	f107 031c 	add.w	r3, r7, #28
 8003526:	4619      	mov	r1, r3
 8003528:	4822      	ldr	r0, [pc, #136]	@ (80035b4 <HAL_ADC_MspInit+0x164>)
 800352a:	f002 f8b1 	bl	8005690 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800352e:	4b23      	ldr	r3, [pc, #140]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 8003530:	4a23      	ldr	r2, [pc, #140]	@ (80035c0 <HAL_ADC_MspInit+0x170>)
 8003532:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8003534:	4b21      	ldr	r3, [pc, #132]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 8003536:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800353a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800353c:	4b1f      	ldr	r3, [pc, #124]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 800353e:	2200      	movs	r2, #0
 8003540:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003542:	4b1e      	ldr	r3, [pc, #120]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 8003544:	2200      	movs	r2, #0
 8003546:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8003548:	4b1c      	ldr	r3, [pc, #112]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 800354a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800354e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003550:	4b1a      	ldr	r3, [pc, #104]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 8003552:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003556:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003558:	4b18      	ldr	r3, [pc, #96]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 800355a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800355e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003560:	4b16      	ldr	r3, [pc, #88]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 8003562:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003566:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003568:	4b14      	ldr	r3, [pc, #80]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 800356a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800356e:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003570:	4b12      	ldr	r3, [pc, #72]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 8003572:	2200      	movs	r2, #0
 8003574:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003576:	4811      	ldr	r0, [pc, #68]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 8003578:	f001 fc88 	bl	8004e8c <HAL_DMA_Init>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <HAL_ADC_MspInit+0x136>
      Error_Handler();
 8003582:	f7ff ff37 	bl	80033f4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a0c      	ldr	r2, [pc, #48]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 800358a:	639a      	str	r2, [r3, #56]	@ 0x38
 800358c:	4a0b      	ldr	r2, [pc, #44]	@ (80035bc <HAL_ADC_MspInit+0x16c>)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003592:	2200      	movs	r2, #0
 8003594:	2100      	movs	r1, #0
 8003596:	2012      	movs	r0, #18
 8003598:	f001 fc41 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800359c:	2012      	movs	r0, #18
 800359e:	f001 fc5a 	bl	8004e56 <HAL_NVIC_EnableIRQ>
}
 80035a2:	bf00      	nop
 80035a4:	3730      	adds	r7, #48	@ 0x30
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40012000 	.word	0x40012000
 80035b0:	40023800 	.word	0x40023800
 80035b4:	40020000 	.word	0x40020000
 80035b8:	40012100 	.word	0x40012100
 80035bc:	200003bc 	.word	0x200003bc
 80035c0:	40026440 	.word	0x40026440

080035c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b08a      	sub	sp, #40	@ 0x28
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035cc:	f107 0314 	add.w	r3, r7, #20
 80035d0:	2200      	movs	r2, #0
 80035d2:	601a      	str	r2, [r3, #0]
 80035d4:	605a      	str	r2, [r3, #4]
 80035d6:	609a      	str	r2, [r3, #8]
 80035d8:	60da      	str	r2, [r3, #12]
 80035da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003658 <HAL_SPI_MspInit+0x94>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d133      	bne.n	800364e <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80035e6:	2300      	movs	r3, #0
 80035e8:	613b      	str	r3, [r7, #16]
 80035ea:	4b1c      	ldr	r3, [pc, #112]	@ (800365c <HAL_SPI_MspInit+0x98>)
 80035ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ee:	4a1b      	ldr	r2, [pc, #108]	@ (800365c <HAL_SPI_MspInit+0x98>)
 80035f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80035f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80035f6:	4b19      	ldr	r3, [pc, #100]	@ (800365c <HAL_SPI_MspInit+0x98>)
 80035f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035fe:	613b      	str	r3, [r7, #16]
 8003600:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003602:	2300      	movs	r3, #0
 8003604:	60fb      	str	r3, [r7, #12]
 8003606:	4b15      	ldr	r3, [pc, #84]	@ (800365c <HAL_SPI_MspInit+0x98>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360a:	4a14      	ldr	r2, [pc, #80]	@ (800365c <HAL_SPI_MspInit+0x98>)
 800360c:	f043 0301 	orr.w	r3, r3, #1
 8003610:	6313      	str	r3, [r2, #48]	@ 0x30
 8003612:	4b12      	ldr	r3, [pc, #72]	@ (800365c <HAL_SPI_MspInit+0x98>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	60fb      	str	r3, [r7, #12]
 800361c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800361e:	23e0      	movs	r3, #224	@ 0xe0
 8003620:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003622:	2302      	movs	r3, #2
 8003624:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003626:	2300      	movs	r3, #0
 8003628:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800362a:	2303      	movs	r3, #3
 800362c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800362e:	2305      	movs	r3, #5
 8003630:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003632:	f107 0314 	add.w	r3, r7, #20
 8003636:	4619      	mov	r1, r3
 8003638:	4809      	ldr	r0, [pc, #36]	@ (8003660 <HAL_SPI_MspInit+0x9c>)
 800363a:	f002 f829 	bl	8005690 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800363e:	2200      	movs	r2, #0
 8003640:	2100      	movs	r1, #0
 8003642:	2023      	movs	r0, #35	@ 0x23
 8003644:	f001 fbeb 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003648:	2023      	movs	r0, #35	@ 0x23
 800364a:	f001 fc04 	bl	8004e56 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800364e:	bf00      	nop
 8003650:	3728      	adds	r7, #40	@ 0x28
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	40013000 	.word	0x40013000
 800365c:	40023800 	.word	0x40023800
 8003660:	40020000 	.word	0x40020000

08003664 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a2c      	ldr	r2, [pc, #176]	@ (8003724 <HAL_TIM_Base_MspInit+0xc0>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d10e      	bne.n	8003694 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]
 800367a:	4b2b      	ldr	r3, [pc, #172]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 800367c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367e:	4a2a      	ldr	r2, [pc, #168]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 8003680:	f043 0301 	orr.w	r3, r3, #1
 8003684:	6453      	str	r3, [r2, #68]	@ 0x44
 8003686:	4b28      	ldr	r3, [pc, #160]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 8003688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	617b      	str	r3, [r7, #20]
 8003690:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003692:	e042      	b.n	800371a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM2)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800369c:	d10e      	bne.n	80036bc <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	613b      	str	r3, [r7, #16]
 80036a2:	4b21      	ldr	r3, [pc, #132]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	4a20      	ldr	r2, [pc, #128]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80036ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 80036b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	613b      	str	r3, [r7, #16]
 80036b8:	693b      	ldr	r3, [r7, #16]
}
 80036ba:	e02e      	b.n	800371a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a1a      	ldr	r2, [pc, #104]	@ (800372c <HAL_TIM_Base_MspInit+0xc8>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d10e      	bne.n	80036e4 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80036c6:	2300      	movs	r3, #0
 80036c8:	60fb      	str	r3, [r7, #12]
 80036ca:	4b17      	ldr	r3, [pc, #92]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 80036cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ce:	4a16      	ldr	r2, [pc, #88]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 80036d0:	f043 0302 	orr.w	r3, r3, #2
 80036d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80036d6:	4b14      	ldr	r3, [pc, #80]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 80036d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036da:	f003 0302 	and.w	r3, r3, #2
 80036de:	60fb      	str	r3, [r7, #12]
 80036e0:	68fb      	ldr	r3, [r7, #12]
}
 80036e2:	e01a      	b.n	800371a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM8)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a11      	ldr	r2, [pc, #68]	@ (8003730 <HAL_TIM_Base_MspInit+0xcc>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d115      	bne.n	800371a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80036ee:	2300      	movs	r3, #0
 80036f0:	60bb      	str	r3, [r7, #8]
 80036f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 80036f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f6:	4a0c      	ldr	r2, [pc, #48]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 80036f8:	f043 0302 	orr.w	r3, r3, #2
 80036fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80036fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003728 <HAL_TIM_Base_MspInit+0xc4>)
 8003700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	60bb      	str	r3, [r7, #8]
 8003708:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800370a:	2200      	movs	r2, #0
 800370c:	2100      	movs	r1, #0
 800370e:	202c      	movs	r0, #44	@ 0x2c
 8003710:	f001 fb85 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003714:	202c      	movs	r0, #44	@ 0x2c
 8003716:	f001 fb9e 	bl	8004e56 <HAL_NVIC_EnableIRQ>
}
 800371a:	bf00      	nop
 800371c:	3718      	adds	r7, #24
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	40010000 	.word	0x40010000
 8003728:	40023800 	.word	0x40023800
 800372c:	40000400 	.word	0x40000400
 8003730:	40010400 	.word	0x40010400

08003734 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b088      	sub	sp, #32
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800373c:	f107 030c 	add.w	r3, r7, #12
 8003740:	2200      	movs	r2, #0
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	605a      	str	r2, [r3, #4]
 8003746:	609a      	str	r2, [r3, #8]
 8003748:	60da      	str	r2, [r3, #12]
 800374a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a12      	ldr	r2, [pc, #72]	@ (800379c <HAL_TIM_MspPostInit+0x68>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d11e      	bne.n	8003794 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003756:	2300      	movs	r3, #0
 8003758:	60bb      	str	r3, [r7, #8]
 800375a:	4b11      	ldr	r3, [pc, #68]	@ (80037a0 <HAL_TIM_MspPostInit+0x6c>)
 800375c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375e:	4a10      	ldr	r2, [pc, #64]	@ (80037a0 <HAL_TIM_MspPostInit+0x6c>)
 8003760:	f043 0301 	orr.w	r3, r3, #1
 8003764:	6313      	str	r3, [r2, #48]	@ 0x30
 8003766:	4b0e      	ldr	r3, [pc, #56]	@ (80037a0 <HAL_TIM_MspPostInit+0x6c>)
 8003768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	60bb      	str	r3, [r7, #8]
 8003770:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003772:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8003776:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003778:	2302      	movs	r3, #2
 800377a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800377c:	2300      	movs	r3, #0
 800377e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003780:	2300      	movs	r3, #0
 8003782:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003784:	2301      	movs	r3, #1
 8003786:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003788:	f107 030c 	add.w	r3, r7, #12
 800378c:	4619      	mov	r1, r3
 800378e:	4805      	ldr	r0, [pc, #20]	@ (80037a4 <HAL_TIM_MspPostInit+0x70>)
 8003790:	f001 ff7e 	bl	8005690 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003794:	bf00      	nop
 8003796:	3720      	adds	r7, #32
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	40010000 	.word	0x40010000
 80037a0:	40023800 	.word	0x40023800
 80037a4:	40020000 	.word	0x40020000

080037a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b08a      	sub	sp, #40	@ 0x28
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037b0:	f107 0314 	add.w	r3, r7, #20
 80037b4:	2200      	movs	r2, #0
 80037b6:	601a      	str	r2, [r3, #0]
 80037b8:	605a      	str	r2, [r3, #4]
 80037ba:	609a      	str	r2, [r3, #8]
 80037bc:	60da      	str	r2, [r3, #12]
 80037be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a34      	ldr	r2, [pc, #208]	@ (8003898 <HAL_UART_MspInit+0xf0>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d161      	bne.n	800388e <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80037ca:	2300      	movs	r3, #0
 80037cc:	613b      	str	r3, [r7, #16]
 80037ce:	4b33      	ldr	r3, [pc, #204]	@ (800389c <HAL_UART_MspInit+0xf4>)
 80037d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d2:	4a32      	ldr	r2, [pc, #200]	@ (800389c <HAL_UART_MspInit+0xf4>)
 80037d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80037da:	4b30      	ldr	r3, [pc, #192]	@ (800389c <HAL_UART_MspInit+0xf4>)
 80037dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e2:	613b      	str	r3, [r7, #16]
 80037e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037e6:	2300      	movs	r3, #0
 80037e8:	60fb      	str	r3, [r7, #12]
 80037ea:	4b2c      	ldr	r3, [pc, #176]	@ (800389c <HAL_UART_MspInit+0xf4>)
 80037ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ee:	4a2b      	ldr	r2, [pc, #172]	@ (800389c <HAL_UART_MspInit+0xf4>)
 80037f0:	f043 0301 	orr.w	r3, r3, #1
 80037f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80037f6:	4b29      	ldr	r3, [pc, #164]	@ (800389c <HAL_UART_MspInit+0xf4>)
 80037f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	60fb      	str	r3, [r7, #12]
 8003800:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003802:	230c      	movs	r3, #12
 8003804:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003806:	2302      	movs	r3, #2
 8003808:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380a:	2300      	movs	r3, #0
 800380c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800380e:	2303      	movs	r3, #3
 8003810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003812:	2307      	movs	r3, #7
 8003814:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003816:	f107 0314 	add.w	r3, r7, #20
 800381a:	4619      	mov	r1, r3
 800381c:	4820      	ldr	r0, [pc, #128]	@ (80038a0 <HAL_UART_MspInit+0xf8>)
 800381e:	f001 ff37 	bl	8005690 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003822:	4b20      	ldr	r3, [pc, #128]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 8003824:	4a20      	ldr	r2, [pc, #128]	@ (80038a8 <HAL_UART_MspInit+0x100>)
 8003826:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003828:	4b1e      	ldr	r3, [pc, #120]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 800382a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800382e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003830:	4b1c      	ldr	r3, [pc, #112]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 8003832:	2240      	movs	r2, #64	@ 0x40
 8003834:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003836:	4b1b      	ldr	r3, [pc, #108]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 8003838:	2200      	movs	r2, #0
 800383a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800383c:	4b19      	ldr	r3, [pc, #100]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 800383e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003842:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003844:	4b17      	ldr	r3, [pc, #92]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 8003846:	2200      	movs	r2, #0
 8003848:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800384a:	4b16      	ldr	r3, [pc, #88]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 800384c:	2200      	movs	r2, #0
 800384e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003850:	4b14      	ldr	r3, [pc, #80]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 8003852:	2200      	movs	r2, #0
 8003854:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003856:	4b13      	ldr	r3, [pc, #76]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 8003858:	2200      	movs	r2, #0
 800385a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800385c:	4b11      	ldr	r3, [pc, #68]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 800385e:	2200      	movs	r2, #0
 8003860:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003862:	4810      	ldr	r0, [pc, #64]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 8003864:	f001 fb12 	bl	8004e8c <HAL_DMA_Init>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d001      	beq.n	8003872 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800386e:	f7ff fdc1 	bl	80033f4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a0b      	ldr	r2, [pc, #44]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 8003876:	639a      	str	r2, [r3, #56]	@ 0x38
 8003878:	4a0a      	ldr	r2, [pc, #40]	@ (80038a4 <HAL_UART_MspInit+0xfc>)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800387e:	2200      	movs	r2, #0
 8003880:	2100      	movs	r1, #0
 8003882:	2026      	movs	r0, #38	@ 0x26
 8003884:	f001 facb 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003888:	2026      	movs	r0, #38	@ 0x26
 800388a:	f001 fae4 	bl	8004e56 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800388e:	bf00      	nop
 8003890:	3728      	adds	r7, #40	@ 0x28
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	40004400 	.word	0x40004400
 800389c:	40023800 	.word	0x40023800
 80038a0:	40020000 	.word	0x40020000
 80038a4:	200005dc 	.word	0x200005dc
 80038a8:	400260a0 	.word	0x400260a0

080038ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038b0:	bf00      	nop
 80038b2:	e7fd      	b.n	80038b0 <NMI_Handler+0x4>

080038b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038b4:	b480      	push	{r7}
 80038b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038b8:	bf00      	nop
 80038ba:	e7fd      	b.n	80038b8 <HardFault_Handler+0x4>

080038bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038c0:	bf00      	nop
 80038c2:	e7fd      	b.n	80038c0 <MemManage_Handler+0x4>

080038c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038c8:	bf00      	nop
 80038ca:	e7fd      	b.n	80038c8 <BusFault_Handler+0x4>

080038cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038d0:	bf00      	nop
 80038d2:	e7fd      	b.n	80038d0 <UsageFault_Handler+0x4>

080038d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038d8:	bf00      	nop
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr

080038e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038e2:	b480      	push	{r7}
 80038e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038e6:	bf00      	nop
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038f4:	bf00      	nop
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr

080038fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003902:	f000 f997 	bl	8003c34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003906:	bf00      	nop
 8003908:	bd80      	pop	{r7, pc}
	...

0800390c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003910:	4802      	ldr	r0, [pc, #8]	@ (800391c <DMA1_Stream6_IRQHandler+0x10>)
 8003912:	f001 fc53 	bl	80051bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	200005dc 	.word	0x200005dc

08003920 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003924:	4803      	ldr	r0, [pc, #12]	@ (8003934 <ADC_IRQHandler+0x14>)
 8003926:	f000 fa0c 	bl	8003d42 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800392a:	4803      	ldr	r0, [pc, #12]	@ (8003938 <ADC_IRQHandler+0x18>)
 800392c:	f000 fa09 	bl	8003d42 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003930:	bf00      	nop
 8003932:	bd80      	pop	{r7, pc}
 8003934:	2000032c 	.word	0x2000032c
 8003938:	20000374 	.word	0x20000374

0800393c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003940:	4802      	ldr	r0, [pc, #8]	@ (800394c <SPI1_IRQHandler+0x10>)
 8003942:	f003 f9ff 	bl	8006d44 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003946:	bf00      	nop
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	2000041c 	.word	0x2000041c

08003950 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003954:	4802      	ldr	r0, [pc, #8]	@ (8003960 <USART2_IRQHandler+0x10>)
 8003956:	f004 fd8d 	bl	8008474 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800395a:	bf00      	nop
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	20000594 	.word	0x20000594

08003964 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003968:	4802      	ldr	r0, [pc, #8]	@ (8003974 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800396a:	f003 fe23 	bl	80075b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800396e:	bf00      	nop
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	2000054c 	.word	0x2000054c

08003978 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800397c:	4802      	ldr	r0, [pc, #8]	@ (8003988 <DMA2_Stream2_IRQHandler+0x10>)
 800397e:	f001 fc1d 	bl	80051bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003982:	bf00      	nop
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	200003bc 	.word	0x200003bc

0800398c <_getpid>:
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
 8003990:	2301      	movs	r3, #1
 8003992:	4618      	mov	r0, r3
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <_kill>:
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
 80039a6:	f006 facf 	bl	8009f48 <__errno>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2216      	movs	r2, #22
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	f04f 33ff 	mov.w	r3, #4294967295
 80039b4:	4618      	mov	r0, r3
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <_exit>:
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	f04f 31ff 	mov.w	r1, #4294967295
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f7ff ffe7 	bl	800399c <_kill>
 80039ce:	bf00      	nop
 80039d0:	e7fd      	b.n	80039ce <_exit+0x12>

080039d2 <_read>:
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b086      	sub	sp, #24
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	60f8      	str	r0, [r7, #12]
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	607a      	str	r2, [r7, #4]
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]
 80039e2:	e00a      	b.n	80039fa <_read+0x28>
 80039e4:	f3af 8000 	nop.w
 80039e8:	4601      	mov	r1, r0
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	1c5a      	adds	r2, r3, #1
 80039ee:	60ba      	str	r2, [r7, #8]
 80039f0:	b2ca      	uxtb	r2, r1
 80039f2:	701a      	strb	r2, [r3, #0]
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	3301      	adds	r3, #1
 80039f8:	617b      	str	r3, [r7, #20]
 80039fa:	697a      	ldr	r2, [r7, #20]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	dbf0      	blt.n	80039e4 <_read+0x12>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4618      	mov	r0, r3
 8003a06:	3718      	adds	r7, #24
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <_write>:
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
 8003a18:	2300      	movs	r3, #0
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	e009      	b.n	8003a32 <_write+0x26>
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	60ba      	str	r2, [r7, #8]
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f3af 8000 	nop.w
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	3301      	adds	r3, #1
 8003a30:	617b      	str	r3, [r7, #20]
 8003a32:	697a      	ldr	r2, [r7, #20]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	dbf1      	blt.n	8003a1e <_write+0x12>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3718      	adds	r7, #24
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <_close>:
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <_fstat>:
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a6c:	605a      	str	r2, [r3, #4]
 8003a6e:	2300      	movs	r3, #0
 8003a70:	4618      	mov	r0, r3
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <_isatty>:
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	2301      	movs	r3, #1
 8003a86:	4618      	mov	r0, r3
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <_lseek>:
 8003a92:	b480      	push	{r7}
 8003a94:	b085      	sub	sp, #20
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	60f8      	str	r0, [r7, #12]
 8003a9a:	60b9      	str	r1, [r7, #8]
 8003a9c:	607a      	str	r2, [r7, #4]
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3714      	adds	r7, #20
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <_sbrk>:
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b086      	sub	sp, #24
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	4a14      	ldr	r2, [pc, #80]	@ (8003b08 <_sbrk+0x5c>)
 8003ab6:	4b15      	ldr	r3, [pc, #84]	@ (8003b0c <_sbrk+0x60>)
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	617b      	str	r3, [r7, #20]
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	613b      	str	r3, [r7, #16]
 8003ac0:	4b13      	ldr	r3, [pc, #76]	@ (8003b10 <_sbrk+0x64>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d102      	bne.n	8003ace <_sbrk+0x22>
 8003ac8:	4b11      	ldr	r3, [pc, #68]	@ (8003b10 <_sbrk+0x64>)
 8003aca:	4a12      	ldr	r2, [pc, #72]	@ (8003b14 <_sbrk+0x68>)
 8003acc:	601a      	str	r2, [r3, #0]
 8003ace:	4b10      	ldr	r3, [pc, #64]	@ (8003b10 <_sbrk+0x64>)
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4413      	add	r3, r2
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d207      	bcs.n	8003aec <_sbrk+0x40>
 8003adc:	f006 fa34 	bl	8009f48 <__errno>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	220c      	movs	r2, #12
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8003aea:	e009      	b.n	8003b00 <_sbrk+0x54>
 8003aec:	4b08      	ldr	r3, [pc, #32]	@ (8003b10 <_sbrk+0x64>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	60fb      	str	r3, [r7, #12]
 8003af2:	4b07      	ldr	r3, [pc, #28]	@ (8003b10 <_sbrk+0x64>)
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4413      	add	r3, r2
 8003afa:	4a05      	ldr	r2, [pc, #20]	@ (8003b10 <_sbrk+0x64>)
 8003afc:	6013      	str	r3, [r2, #0]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	4618      	mov	r0, r3
 8003b02:	3718      	adds	r7, #24
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	20020000 	.word	0x20020000
 8003b0c:	00000400 	.word	0x00000400
 8003b10:	2000066c 	.word	0x2000066c
 8003b14:	200007c0 	.word	0x200007c0

08003b18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b1c:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <SystemInit+0x20>)
 8003b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b22:	4a05      	ldr	r2, [pc, #20]	@ (8003b38 <SystemInit+0x20>)
 8003b24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b2c:	bf00      	nop
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	e000ed00 	.word	0xe000ed00

08003b3c <Reset_Handler>:
 8003b3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003b74 <LoopFillZerobss+0xe>
 8003b40:	f7ff ffea 	bl	8003b18 <SystemInit>
 8003b44:	480c      	ldr	r0, [pc, #48]	@ (8003b78 <LoopFillZerobss+0x12>)
 8003b46:	490d      	ldr	r1, [pc, #52]	@ (8003b7c <LoopFillZerobss+0x16>)
 8003b48:	4a0d      	ldr	r2, [pc, #52]	@ (8003b80 <LoopFillZerobss+0x1a>)
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	e002      	b.n	8003b54 <LoopCopyDataInit>

08003b4e <CopyDataInit>:
 8003b4e:	58d4      	ldr	r4, [r2, r3]
 8003b50:	50c4      	str	r4, [r0, r3]
 8003b52:	3304      	adds	r3, #4

08003b54 <LoopCopyDataInit>:
 8003b54:	18c4      	adds	r4, r0, r3
 8003b56:	428c      	cmp	r4, r1
 8003b58:	d3f9      	bcc.n	8003b4e <CopyDataInit>
 8003b5a:	4a0a      	ldr	r2, [pc, #40]	@ (8003b84 <LoopFillZerobss+0x1e>)
 8003b5c:	4c0a      	ldr	r4, [pc, #40]	@ (8003b88 <LoopFillZerobss+0x22>)
 8003b5e:	2300      	movs	r3, #0
 8003b60:	e001      	b.n	8003b66 <LoopFillZerobss>

08003b62 <FillZerobss>:
 8003b62:	6013      	str	r3, [r2, #0]
 8003b64:	3204      	adds	r2, #4

08003b66 <LoopFillZerobss>:
 8003b66:	42a2      	cmp	r2, r4
 8003b68:	d3fb      	bcc.n	8003b62 <FillZerobss>
 8003b6a:	f006 f9f3 	bl	8009f54 <__libc_init_array>
 8003b6e:	f7fe fe4f 	bl	8002810 <main>
 8003b72:	4770      	bx	lr
 8003b74:	20020000 	.word	0x20020000
 8003b78:	20000000 	.word	0x20000000
 8003b7c:	20000218 	.word	0x20000218
 8003b80:	0800d998 	.word	0x0800d998
 8003b84:	20000218 	.word	0x20000218
 8003b88:	200007c0 	.word	0x200007c0

08003b8c <CAN1_RX0_IRQHandler>:
 8003b8c:	e7fe      	b.n	8003b8c <CAN1_RX0_IRQHandler>
	...

08003b90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b94:	4b0e      	ldr	r3, [pc, #56]	@ (8003bd0 <HAL_Init+0x40>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a0d      	ldr	r2, [pc, #52]	@ (8003bd0 <HAL_Init+0x40>)
 8003b9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd0 <HAL_Init+0x40>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a0a      	ldr	r2, [pc, #40]	@ (8003bd0 <HAL_Init+0x40>)
 8003ba6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003baa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bac:	4b08      	ldr	r3, [pc, #32]	@ (8003bd0 <HAL_Init+0x40>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a07      	ldr	r2, [pc, #28]	@ (8003bd0 <HAL_Init+0x40>)
 8003bb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bb8:	2003      	movs	r0, #3
 8003bba:	f001 f925 	bl	8004e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bbe:	2000      	movs	r0, #0
 8003bc0:	f000 f808 	bl	8003bd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bc4:	f7ff fc1c 	bl	8003400 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40023c00 	.word	0x40023c00

08003bd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003bdc:	4b12      	ldr	r3, [pc, #72]	@ (8003c28 <HAL_InitTick+0x54>)
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	4b12      	ldr	r3, [pc, #72]	@ (8003c2c <HAL_InitTick+0x58>)
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	4619      	mov	r1, r3
 8003be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003bea:	fbb3 f3f1 	udiv	r3, r3, r1
 8003bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f001 f93d 	bl	8004e72 <HAL_SYSTICK_Config>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e00e      	b.n	8003c20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2b0f      	cmp	r3, #15
 8003c06:	d80a      	bhi.n	8003c1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c08:	2200      	movs	r2, #0
 8003c0a:	6879      	ldr	r1, [r7, #4]
 8003c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c10:	f001 f905 	bl	8004e1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c14:	4a06      	ldr	r2, [pc, #24]	@ (8003c30 <HAL_InitTick+0x5c>)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	e000      	b.n	8003c20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3708      	adds	r7, #8
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	20000030 	.word	0x20000030
 8003c2c:	20000038 	.word	0x20000038
 8003c30:	20000034 	.word	0x20000034

08003c34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c38:	4b06      	ldr	r3, [pc, #24]	@ (8003c54 <HAL_IncTick+0x20>)
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	4b06      	ldr	r3, [pc, #24]	@ (8003c58 <HAL_IncTick+0x24>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4413      	add	r3, r2
 8003c44:	4a04      	ldr	r2, [pc, #16]	@ (8003c58 <HAL_IncTick+0x24>)
 8003c46:	6013      	str	r3, [r2, #0]
}
 8003c48:	bf00      	nop
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	20000038 	.word	0x20000038
 8003c58:	20000670 	.word	0x20000670

08003c5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
  return uwTick;
 8003c60:	4b03      	ldr	r3, [pc, #12]	@ (8003c70 <HAL_GetTick+0x14>)
 8003c62:	681b      	ldr	r3, [r3, #0]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	20000670 	.word	0x20000670

08003c74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c7c:	f7ff ffee 	bl	8003c5c <HAL_GetTick>
 8003c80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8c:	d005      	beq.n	8003c9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb8 <HAL_Delay+0x44>)
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	461a      	mov	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	4413      	add	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c9a:	bf00      	nop
 8003c9c:	f7ff ffde 	bl	8003c5c <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d8f7      	bhi.n	8003c9c <HAL_Delay+0x28>
  {
  }
}
 8003cac:	bf00      	nop
 8003cae:	bf00      	nop
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	20000038 	.word	0x20000038

08003cbc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d101      	bne.n	8003cd2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e033      	b.n	8003d3a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d109      	bne.n	8003cee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f7ff fbb8 	bl	8003450 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf2:	f003 0310 	and.w	r3, r3, #16
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d118      	bne.n	8003d2c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003d02:	f023 0302 	bic.w	r3, r3, #2
 8003d06:	f043 0202 	orr.w	r2, r3, #2
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f000 fb88 	bl	8004424 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1e:	f023 0303 	bic.w	r3, r3, #3
 8003d22:	f043 0201 	orr.w	r2, r3, #1
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d2a:	e001      	b.n	8003d30 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b086      	sub	sp, #24
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	617b      	str	r3, [r7, #20]
 8003d4e:	2300      	movs	r3, #0
 8003d50:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f003 0302 	and.w	r3, r3, #2
 8003d68:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	f003 0320 	and.w	r3, r3, #32
 8003d70:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d049      	beq.n	8003e0c <HAL_ADC_IRQHandler+0xca>
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d046      	beq.n	8003e0c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d82:	f003 0310 	and.w	r3, r3, #16
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d105      	bne.n	8003d96 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d12b      	bne.n	8003dfc <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d127      	bne.n	8003dfc <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d006      	beq.n	8003dc8 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d119      	bne.n	8003dfc <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	685a      	ldr	r2, [r3, #4]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f022 0220 	bic.w	r2, r2, #32
 8003dd6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ddc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d105      	bne.n	8003dfc <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df4:	f043 0201 	orr.w	r2, r3, #1
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f7ff fabf 	bl	8003380 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f06f 0212 	mvn.w	r2, #18
 8003e0a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f003 0304 	and.w	r3, r3, #4
 8003e12:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e1a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d057      	beq.n	8003ed2 <HAL_ADC_IRQHandler+0x190>
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d054      	beq.n	8003ed2 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2c:	f003 0310 	and.w	r3, r3, #16
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d105      	bne.n	8003e40 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e38:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d139      	bne.n	8003ec2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e54:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d006      	beq.n	8003e6a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d12b      	bne.n	8003ec2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d124      	bne.n	8003ec2 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d11d      	bne.n	8003ec2 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d119      	bne.n	8003ec2 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	685a      	ldr	r2, [r3, #4]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e9c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d105      	bne.n	8003ec2 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eba:	f043 0201 	orr.w	r2, r3, #1
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7ff f974 	bl	80031b0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f06f 020c 	mvn.w	r2, #12
 8003ed0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ee0:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d017      	beq.n	8003f18 <HAL_ADC_IRQHandler+0x1d6>
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d014      	beq.n	8003f18 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0301 	and.w	r3, r3, #1
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d10d      	bne.n	8003f18 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f00:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f000 f945 	bl	8004198 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f06f 0201 	mvn.w	r2, #1
 8003f16:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f003 0320 	and.w	r3, r3, #32
 8003f1e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003f26:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d015      	beq.n	8003f5a <HAL_ADC_IRQHandler+0x218>
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d012      	beq.n	8003f5a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f38:	f043 0202 	orr.w	r2, r3, #2
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f06f 0220 	mvn.w	r2, #32
 8003f48:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 f92e 	bl	80041ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f06f 0220 	mvn.w	r2, #32
 8003f58:	601a      	str	r2, [r3, #0]
  }
}
 8003f5a:	bf00      	nop
 8003f5c:	3718      	adds	r7, #24
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
	...

08003f64 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b086      	sub	sp, #24
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003f70:	2300      	movs	r3, #0
 8003f72:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d101      	bne.n	8003f82 <HAL_ADC_Start_DMA+0x1e>
 8003f7e:	2302      	movs	r3, #2
 8003f80:	e0e9      	b.n	8004156 <HAL_ADC_Start_DMA+0x1f2>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f003 0301 	and.w	r3, r3, #1
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d018      	beq.n	8003fca <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689a      	ldr	r2, [r3, #8]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f042 0201 	orr.w	r2, r2, #1
 8003fa6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003fa8:	4b6d      	ldr	r3, [pc, #436]	@ (8004160 <HAL_ADC_Start_DMA+0x1fc>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a6d      	ldr	r2, [pc, #436]	@ (8004164 <HAL_ADC_Start_DMA+0x200>)
 8003fae:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb2:	0c9a      	lsrs	r2, r3, #18
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	005b      	lsls	r3, r3, #1
 8003fb8:	4413      	add	r3, r2
 8003fba:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003fbc:	e002      	b.n	8003fc4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	3b01      	subs	r3, #1
 8003fc2:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1f9      	bne.n	8003fbe <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fd8:	d107      	bne.n	8003fea <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	689a      	ldr	r2, [r3, #8]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003fe8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	f040 80a1 	bne.w	800413c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffe:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004002:	f023 0301 	bic.w	r3, r3, #1
 8004006:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004018:	2b00      	cmp	r3, #0
 800401a:	d007      	beq.n	800402c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004020:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004024:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004030:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004034:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004038:	d106      	bne.n	8004048 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403e:	f023 0206 	bic.w	r2, r3, #6
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	645a      	str	r2, [r3, #68]	@ 0x44
 8004046:	e002      	b.n	800404e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004056:	4b44      	ldr	r3, [pc, #272]	@ (8004168 <HAL_ADC_Start_DMA+0x204>)
 8004058:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800405e:	4a43      	ldr	r2, [pc, #268]	@ (800416c <HAL_ADC_Start_DMA+0x208>)
 8004060:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004066:	4a42      	ldr	r2, [pc, #264]	@ (8004170 <HAL_ADC_Start_DMA+0x20c>)
 8004068:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800406e:	4a41      	ldr	r2, [pc, #260]	@ (8004174 <HAL_ADC_Start_DMA+0x210>)
 8004070:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800407a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800408a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689a      	ldr	r2, [r3, #8]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800409a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	334c      	adds	r3, #76	@ 0x4c
 80040a6:	4619      	mov	r1, r3
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f000 ff9c 	bl	8004fe8 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f003 031f 	and.w	r3, r3, #31
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d12a      	bne.n	8004112 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a2d      	ldr	r2, [pc, #180]	@ (8004178 <HAL_ADC_Start_DMA+0x214>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d015      	beq.n	80040f2 <HAL_ADC_Start_DMA+0x18e>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a2c      	ldr	r2, [pc, #176]	@ (800417c <HAL_ADC_Start_DMA+0x218>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d105      	bne.n	80040dc <HAL_ADC_Start_DMA+0x178>
 80040d0:	4b25      	ldr	r3, [pc, #148]	@ (8004168 <HAL_ADC_Start_DMA+0x204>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f003 031f 	and.w	r3, r3, #31
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00a      	beq.n	80040f2 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a27      	ldr	r2, [pc, #156]	@ (8004180 <HAL_ADC_Start_DMA+0x21c>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d136      	bne.n	8004154 <HAL_ADC_Start_DMA+0x1f0>
 80040e6:	4b20      	ldr	r3, [pc, #128]	@ (8004168 <HAL_ADC_Start_DMA+0x204>)
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f003 0310 	and.w	r3, r3, #16
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d130      	bne.n	8004154 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d129      	bne.n	8004154 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800410e:	609a      	str	r2, [r3, #8]
 8004110:	e020      	b.n	8004154 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a18      	ldr	r2, [pc, #96]	@ (8004178 <HAL_ADC_Start_DMA+0x214>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d11b      	bne.n	8004154 <HAL_ADC_Start_DMA+0x1f0>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d114      	bne.n	8004154 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004138:	609a      	str	r2, [r3, #8]
 800413a:	e00b      	b.n	8004154 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004140:	f043 0210 	orr.w	r2, r3, #16
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414c:	f043 0201 	orr.w	r2, r3, #1
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	20000030 	.word	0x20000030
 8004164:	431bde83 	.word	0x431bde83
 8004168:	40012300 	.word	0x40012300
 800416c:	0800461d 	.word	0x0800461d
 8004170:	080046d7 	.word	0x080046d7
 8004174:	080046f3 	.word	0x080046f3
 8004178:	40012000 	.word	0x40012000
 800417c:	40012100 	.word	0x40012100
 8004180:	40012200 	.word	0x40012200

08004184 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800418c:	bf00      	nop
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr

08004198 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80041ca:	2300      	movs	r3, #0
 80041cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d101      	bne.n	80041dc <HAL_ADC_ConfigChannel+0x1c>
 80041d8:	2302      	movs	r3, #2
 80041da:	e113      	b.n	8004404 <HAL_ADC_ConfigChannel+0x244>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2b09      	cmp	r3, #9
 80041ea:	d925      	bls.n	8004238 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68d9      	ldr	r1, [r3, #12]
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	461a      	mov	r2, r3
 80041fa:	4613      	mov	r3, r2
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	4413      	add	r3, r2
 8004200:	3b1e      	subs	r3, #30
 8004202:	2207      	movs	r2, #7
 8004204:	fa02 f303 	lsl.w	r3, r2, r3
 8004208:	43da      	mvns	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	400a      	ands	r2, r1
 8004210:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68d9      	ldr	r1, [r3, #12]
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	b29b      	uxth	r3, r3
 8004222:	4618      	mov	r0, r3
 8004224:	4603      	mov	r3, r0
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	4403      	add	r3, r0
 800422a:	3b1e      	subs	r3, #30
 800422c:	409a      	lsls	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	430a      	orrs	r2, r1
 8004234:	60da      	str	r2, [r3, #12]
 8004236:	e022      	b.n	800427e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6919      	ldr	r1, [r3, #16]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	b29b      	uxth	r3, r3
 8004244:	461a      	mov	r2, r3
 8004246:	4613      	mov	r3, r2
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	4413      	add	r3, r2
 800424c:	2207      	movs	r2, #7
 800424e:	fa02 f303 	lsl.w	r3, r2, r3
 8004252:	43da      	mvns	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	400a      	ands	r2, r1
 800425a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6919      	ldr	r1, [r3, #16]
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	689a      	ldr	r2, [r3, #8]
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	b29b      	uxth	r3, r3
 800426c:	4618      	mov	r0, r3
 800426e:	4603      	mov	r3, r0
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	4403      	add	r3, r0
 8004274:	409a      	lsls	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	430a      	orrs	r2, r1
 800427c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	2b06      	cmp	r3, #6
 8004284:	d824      	bhi.n	80042d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	4613      	mov	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	3b05      	subs	r3, #5
 8004298:	221f      	movs	r2, #31
 800429a:	fa02 f303 	lsl.w	r3, r2, r3
 800429e:	43da      	mvns	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	400a      	ands	r2, r1
 80042a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	4618      	mov	r0, r3
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	4613      	mov	r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	4413      	add	r3, r2
 80042c0:	3b05      	subs	r3, #5
 80042c2:	fa00 f203 	lsl.w	r2, r0, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80042ce:	e04c      	b.n	800436a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	2b0c      	cmp	r3, #12
 80042d6:	d824      	bhi.n	8004322 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	685a      	ldr	r2, [r3, #4]
 80042e2:	4613      	mov	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4413      	add	r3, r2
 80042e8:	3b23      	subs	r3, #35	@ 0x23
 80042ea:	221f      	movs	r2, #31
 80042ec:	fa02 f303 	lsl.w	r3, r2, r3
 80042f0:	43da      	mvns	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	400a      	ands	r2, r1
 80042f8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	b29b      	uxth	r3, r3
 8004306:	4618      	mov	r0, r3
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	685a      	ldr	r2, [r3, #4]
 800430c:	4613      	mov	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	4413      	add	r3, r2
 8004312:	3b23      	subs	r3, #35	@ 0x23
 8004314:	fa00 f203 	lsl.w	r2, r0, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	430a      	orrs	r2, r1
 800431e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004320:	e023      	b.n	800436a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	4613      	mov	r3, r2
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	4413      	add	r3, r2
 8004332:	3b41      	subs	r3, #65	@ 0x41
 8004334:	221f      	movs	r2, #31
 8004336:	fa02 f303 	lsl.w	r3, r2, r3
 800433a:	43da      	mvns	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	400a      	ands	r2, r1
 8004342:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	b29b      	uxth	r3, r3
 8004350:	4618      	mov	r0, r3
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	4613      	mov	r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	4413      	add	r3, r2
 800435c:	3b41      	subs	r3, #65	@ 0x41
 800435e:	fa00 f203 	lsl.w	r2, r0, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	430a      	orrs	r2, r1
 8004368:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800436a:	4b29      	ldr	r3, [pc, #164]	@ (8004410 <HAL_ADC_ConfigChannel+0x250>)
 800436c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a28      	ldr	r2, [pc, #160]	@ (8004414 <HAL_ADC_ConfigChannel+0x254>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d10f      	bne.n	8004398 <HAL_ADC_ConfigChannel+0x1d8>
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2b12      	cmp	r3, #18
 800437e:	d10b      	bne.n	8004398 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a1d      	ldr	r2, [pc, #116]	@ (8004414 <HAL_ADC_ConfigChannel+0x254>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d12b      	bne.n	80043fa <HAL_ADC_ConfigChannel+0x23a>
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a1c      	ldr	r2, [pc, #112]	@ (8004418 <HAL_ADC_ConfigChannel+0x258>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d003      	beq.n	80043b4 <HAL_ADC_ConfigChannel+0x1f4>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b11      	cmp	r3, #17
 80043b2:	d122      	bne.n	80043fa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a11      	ldr	r2, [pc, #68]	@ (8004418 <HAL_ADC_ConfigChannel+0x258>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d111      	bne.n	80043fa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80043d6:	4b11      	ldr	r3, [pc, #68]	@ (800441c <HAL_ADC_ConfigChannel+0x25c>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a11      	ldr	r2, [pc, #68]	@ (8004420 <HAL_ADC_ConfigChannel+0x260>)
 80043dc:	fba2 2303 	umull	r2, r3, r2, r3
 80043e0:	0c9a      	lsrs	r2, r3, #18
 80043e2:	4613      	mov	r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80043ec:	e002      	b.n	80043f4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	3b01      	subs	r3, #1
 80043f2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1f9      	bne.n	80043ee <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3714      	adds	r7, #20
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr
 8004410:	40012300 	.word	0x40012300
 8004414:	40012000 	.word	0x40012000
 8004418:	10000012 	.word	0x10000012
 800441c:	20000030 	.word	0x20000030
 8004420:	431bde83 	.word	0x431bde83

08004424 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800442c:	4b79      	ldr	r3, [pc, #484]	@ (8004614 <ADC_Init+0x1f0>)
 800442e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	685a      	ldr	r2, [r3, #4]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	431a      	orrs	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685a      	ldr	r2, [r3, #4]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004458:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	6859      	ldr	r1, [r3, #4]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	021a      	lsls	r2, r3, #8
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	430a      	orrs	r2, r1
 800446c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	685a      	ldr	r2, [r3, #4]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800447c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	6859      	ldr	r1, [r3, #4]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689a      	ldr	r2, [r3, #8]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	430a      	orrs	r2, r1
 800448e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689a      	ldr	r2, [r3, #8]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800449e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	6899      	ldr	r1, [r3, #8]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	68da      	ldr	r2, [r3, #12]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	430a      	orrs	r2, r1
 80044b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b6:	4a58      	ldr	r2, [pc, #352]	@ (8004618 <ADC_Init+0x1f4>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d022      	beq.n	8004502 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	689a      	ldr	r2, [r3, #8]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80044ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	6899      	ldr	r1, [r3, #8]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	430a      	orrs	r2, r1
 80044dc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80044ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	6899      	ldr	r1, [r3, #8]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	430a      	orrs	r2, r1
 80044fe:	609a      	str	r2, [r3, #8]
 8004500:	e00f      	b.n	8004522 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	689a      	ldr	r2, [r3, #8]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004510:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	689a      	ldr	r2, [r3, #8]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004520:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0202 	bic.w	r2, r2, #2
 8004530:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	6899      	ldr	r1, [r3, #8]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	7e1b      	ldrb	r3, [r3, #24]
 800453c:	005a      	lsls	r2, r3, #1
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	430a      	orrs	r2, r1
 8004544:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 3020 	ldrb.w	r3, [r3, #32]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d01b      	beq.n	8004588 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800455e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	685a      	ldr	r2, [r3, #4]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800456e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	6859      	ldr	r1, [r3, #4]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457a:	3b01      	subs	r3, #1
 800457c:	035a      	lsls	r2, r3, #13
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	430a      	orrs	r2, r1
 8004584:	605a      	str	r2, [r3, #4]
 8004586:	e007      	b.n	8004598 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	685a      	ldr	r2, [r3, #4]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004596:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80045a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	69db      	ldr	r3, [r3, #28]
 80045b2:	3b01      	subs	r3, #1
 80045b4:	051a      	lsls	r2, r3, #20
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	689a      	ldr	r2, [r3, #8]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80045cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	6899      	ldr	r1, [r3, #8]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80045da:	025a      	lsls	r2, r3, #9
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	430a      	orrs	r2, r1
 80045e2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	689a      	ldr	r2, [r3, #8]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6899      	ldr	r1, [r3, #8]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	029a      	lsls	r2, r3, #10
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	430a      	orrs	r2, r1
 8004606:	609a      	str	r2, [r3, #8]
}
 8004608:	bf00      	nop
 800460a:	3714      	adds	r7, #20
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr
 8004614:	40012300 	.word	0x40012300
 8004618:	0f000001 	.word	0x0f000001

0800461c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004628:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800462e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004632:	2b00      	cmp	r3, #0
 8004634:	d13c      	bne.n	80046b0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d12b      	bne.n	80046a8 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004654:	2b00      	cmp	r3, #0
 8004656:	d127      	bne.n	80046a8 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800465e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004662:	2b00      	cmp	r3, #0
 8004664:	d006      	beq.n	8004674 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004670:	2b00      	cmp	r3, #0
 8004672:	d119      	bne.n	80046a8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	685a      	ldr	r2, [r3, #4]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f022 0220 	bic.w	r2, r2, #32
 8004682:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004688:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004694:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d105      	bne.n	80046a8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a0:	f043 0201 	orr.w	r2, r3, #1
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	f7fe fe69 	bl	8003380 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80046ae:	e00e      	b.n	80046ce <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b4:	f003 0310 	and.w	r3, r3, #16
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d003      	beq.n	80046c4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80046bc:	68f8      	ldr	r0, [r7, #12]
 80046be:	f7ff fd75 	bl	80041ac <HAL_ADC_ErrorCallback>
}
 80046c2:	e004      	b.n	80046ce <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	4798      	blx	r3
}
 80046ce:	bf00      	nop
 80046d0:	3710      	adds	r7, #16
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b084      	sub	sp, #16
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80046e4:	68f8      	ldr	r0, [r7, #12]
 80046e6:	f7ff fd4d 	bl	8004184 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80046ea:	bf00      	nop
 80046ec:	3710      	adds	r7, #16
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80046f2:	b580      	push	{r7, lr}
 80046f4:	b084      	sub	sp, #16
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fe:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2240      	movs	r2, #64	@ 0x40
 8004704:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470a:	f043 0204 	orr.w	r2, r3, #4
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	f7ff fd4a 	bl	80041ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004718:	bf00      	nop
 800471a:	3710      	adds	r7, #16
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <HAL_ADCEx_InjectedStart_IT>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8004720:	b480      	push	{r7}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004728:	2300      	movs	r3, #0
 800472a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800472c:	2300      	movs	r3, #0
 800472e:	617b      	str	r3, [r7, #20]
 8004730:	2300      	movs	r3, #0
 8004732:	613b      	str	r3, [r7, #16]
  ADC_Common_TypeDef *tmpADC_Common;

  /* Process locked */
  __HAL_LOCK(hadc);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800473a:	2b01      	cmp	r3, #1
 800473c:	d101      	bne.n	8004742 <HAL_ADCEx_InjectedStart_IT+0x22>
 800473e:	2302      	movs	r3, #2
 8004740:	e0b2      	b.n	80048a8 <HAL_ADCEx_InjectedStart_IT+0x188>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */

  /* Check if ADC peripheral is disabled in order to enable it and wait during
     Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	2b01      	cmp	r3, #1
 8004756:	d018      	beq.n	800478a <HAL_ADCEx_InjectedStart_IT+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689a      	ldr	r2, [r3, #8]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 0201 	orr.w	r2, r2, #1
 8004766:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004768:	4b52      	ldr	r3, [pc, #328]	@ (80048b4 <HAL_ADCEx_InjectedStart_IT+0x194>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a52      	ldr	r2, [pc, #328]	@ (80048b8 <HAL_ADCEx_InjectedStart_IT+0x198>)
 800476e:	fba2 2303 	umull	r2, r3, r2, r3
 8004772:	0c9a      	lsrs	r2, r3, #18
 8004774:	4613      	mov	r3, r2
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	4413      	add	r3, r2
 800477a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800477c:	e002      	b.n	8004784 <HAL_ADCEx_InjectedStart_IT+0x64>
    {
      counter--;
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	3b01      	subs	r3, #1
 8004782:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1f9      	bne.n	800477e <HAL_ADCEx_InjectedStart_IT+0x5e>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	2b01      	cmp	r3, #1
 8004796:	d17a      	bne.n	800488e <HAL_ADCEx_InjectedStart_IT+0x16e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80047a0:	f023 0301 	bic.w	r3, r3, #1
 80047a4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d102      	bne.n	80047be <HAL_ADCEx_InjectedStart_IT+0x9e>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f06f 0204 	mvn.w	r2, #4
 80047ce:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	685a      	ldr	r2, [r3, #4]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80047de:	605a      	str	r2, [r3, #4]

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047e0:	4b36      	ldr	r3, [pc, #216]	@ (80048bc <HAL_ADCEx_InjectedStart_IT+0x19c>)
 80047e2:	60fb      	str	r3, [r7, #12]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f003 031f 	and.w	r3, r3, #31
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d124      	bne.n	800483a <HAL_ADCEx_InjectedStart_IT+0x11a>
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	bf0c      	ite	eq
 80047fe:	2301      	moveq	r3, #1
 8004800:	2300      	movne	r3, #0
 8004802:	b2db      	uxtb	r3, r3
 8004804:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004810:	2b00      	cmp	r3, #0
 8004812:	bf0c      	ite	eq
 8004814:	2301      	moveq	r3, #1
 8004816:	2300      	movne	r3, #0
 8004818:	b2db      	uxtb	r3, r3
 800481a:	613b      	str	r3, [r7, #16]
      if (tmp1 && tmp2)
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d041      	beq.n	80048a6 <HAL_ADCEx_InjectedStart_IT+0x186>
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d03e      	beq.n	80048a6 <HAL_ADCEx_InjectedStart_IT+0x186>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	689a      	ldr	r2, [r3, #8]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8004836:	609a      	str	r2, [r3, #8]
 8004838:	e035      	b.n	80048a6 <HAL_ADCEx_InjectedStart_IT+0x186>
      }
    }
    else
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004844:	2b00      	cmp	r3, #0
 8004846:	bf0c      	ite	eq
 8004848:	2301      	moveq	r3, #1
 800484a:	2300      	movne	r3, #0
 800484c:	b2db      	uxtb	r3, r3
 800484e:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800485a:	2b00      	cmp	r3, #0
 800485c:	bf0c      	ite	eq
 800485e:	2301      	moveq	r3, #1
 8004860:	2300      	movne	r3, #0
 8004862:	b2db      	uxtb	r3, r3
 8004864:	613b      	str	r3, [r7, #16]
      if ((hadc->Instance == ADC1) && tmp1 && tmp2)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a15      	ldr	r2, [pc, #84]	@ (80048c0 <HAL_ADCEx_InjectedStart_IT+0x1a0>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d11a      	bne.n	80048a6 <HAL_ADCEx_InjectedStart_IT+0x186>
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d017      	beq.n	80048a6 <HAL_ADCEx_InjectedStart_IT+0x186>
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d014      	beq.n	80048a6 <HAL_ADCEx_InjectedStart_IT+0x186>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	689a      	ldr	r2, [r3, #8]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800488a:	609a      	str	r2, [r3, #8]
 800488c:	e00b      	b.n	80048a6 <HAL_ADCEx_InjectedStart_IT+0x186>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004892:	f043 0210 	orr.w	r2, r3, #16
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800489e:	f043 0201 	orr.w	r2, r3, #1
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	371c      	adds	r7, #28
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr
 80048b4:	20000030 	.word	0x20000030
 80048b8:	431bde83 	.word	0x431bde83
 80048bc:	40012300 	.word	0x40012300
 80048c0:	40012000 	.word	0x40012000

080048c4 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval None
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 80048ce:	2300      	movs	r3, #0
 80048d0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Clear injected group conversion flag to have similar behaviour as        */
  /* regular group: reading data register also clears end of conversion flag. */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f06f 0204 	mvn.w	r2, #4
 80048da:	601a      	str	r2, [r3, #0]

  /* Return the selected ADC converted value */
  switch (InjectedRank)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	3b01      	subs	r3, #1
 80048e0:	2b03      	cmp	r3, #3
 80048e2:	d81f      	bhi.n	8004924 <HAL_ADCEx_InjectedGetValue+0x60>
 80048e4:	a201      	add	r2, pc, #4	@ (adr r2, 80048ec <HAL_ADCEx_InjectedGetValue+0x28>)
 80048e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ea:	bf00      	nop
 80048ec:	0800491b 	.word	0x0800491b
 80048f0:	08004911 	.word	0x08004911
 80048f4:	08004907 	.word	0x08004907
 80048f8:	080048fd 	.word	0x080048fd
  {
    case ADC_INJECTED_RANK_4:
    {
      tmp =  hadc->Instance->JDR4;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004902:	60fb      	str	r3, [r7, #12]
    }
    break;
 8004904:	e00f      	b.n	8004926 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
    {
      tmp =  hadc->Instance->JDR3;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800490c:	60fb      	str	r3, [r7, #12]
    }
    break;
 800490e:	e00a      	b.n	8004926 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
    {
      tmp =  hadc->Instance->JDR2;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004916:	60fb      	str	r3, [r7, #12]
    }
    break;
 8004918:	e005      	b.n	8004926 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    {
      tmp =  hadc->Instance->JDR1;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004920:	60fb      	str	r3, [r7, #12]
    }
    break;
 8004922:	e000      	b.n	8004926 <HAL_ADCEx_InjectedGetValue+0x62>
    default:
      break;
 8004924:	bf00      	nop
  }
  return tmp;
 8004926:	68fb      	ldr	r3, [r7, #12]
}
 8004928:	4618      	mov	r0, r3
 800492a:	3714      	adds	r7, #20
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004944:	2b01      	cmp	r3, #1
 8004946:	d101      	bne.n	800494c <HAL_ADCEx_InjectedConfigChannel+0x18>
 8004948:	2302      	movs	r3, #2
 800494a:	e17e      	b.n	8004c4a <HAL_ADCEx_InjectedConfigChannel+0x316>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2b09      	cmp	r3, #9
 800495a:	d925      	bls.n	80049a8 <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68d9      	ldr	r1, [r3, #12]
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	b29b      	uxth	r3, r3
 8004968:	461a      	mov	r2, r3
 800496a:	4613      	mov	r3, r2
 800496c:	005b      	lsls	r3, r3, #1
 800496e:	4413      	add	r3, r2
 8004970:	3b1e      	subs	r3, #30
 8004972:	2207      	movs	r2, #7
 8004974:	fa02 f303 	lsl.w	r3, r2, r3
 8004978:	43da      	mvns	r2, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	400a      	ands	r2, r1
 8004980:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68d9      	ldr	r1, [r3, #12]
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	689a      	ldr	r2, [r3, #8]
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	b29b      	uxth	r3, r3
 8004992:	4618      	mov	r0, r3
 8004994:	4603      	mov	r3, r0
 8004996:	005b      	lsls	r3, r3, #1
 8004998:	4403      	add	r3, r0
 800499a:	3b1e      	subs	r3, #30
 800499c:	409a      	lsls	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	430a      	orrs	r2, r1
 80049a4:	60da      	str	r2, [r3, #12]
 80049a6:	e022      	b.n	80049ee <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	6919      	ldr	r1, [r3, #16]
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	461a      	mov	r2, r3
 80049b6:	4613      	mov	r3, r2
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	4413      	add	r3, r2
 80049bc:	2207      	movs	r2, #7
 80049be:	fa02 f303 	lsl.w	r3, r2, r3
 80049c2:	43da      	mvns	r2, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	400a      	ands	r2, r1
 80049ca:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	6919      	ldr	r1, [r3, #16]
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	689a      	ldr	r2, [r3, #8]
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	b29b      	uxth	r3, r3
 80049dc:	4618      	mov	r0, r3
 80049de:	4603      	mov	r3, r0
 80049e0:	005b      	lsls	r3, r3, #1
 80049e2:	4403      	add	r3, r0
 80049e4:	409a      	lsls	r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	430a      	orrs	r2, r1
 80049ec:	611a      	str	r2, [r3, #16]
  }

  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80049fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	051a      	lsls	r2, r3, #20
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	430a      	orrs	r2, r1
 8004a12:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Rank configuration */

  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	b2da      	uxtb	r2, r3
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	3303      	adds	r3, #3
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	461a      	mov	r2, r3
 8004a30:	4613      	mov	r3, r2
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	4413      	add	r3, r2
 8004a36:	221f      	movs	r2, #31
 8004a38:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3c:	43da      	mvns	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	400a      	ands	r2, r1
 8004a44:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	4618      	mov	r0, r3
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	3303      	adds	r3, #3
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	461a      	mov	r2, r3
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	4413      	add	r3, r2
 8004a70:	fa00 f203 	lsl.w	r2, r0, r3
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	699b      	ldr	r3, [r3, #24]
 8004a80:	4a75      	ldr	r2, [pc, #468]	@ (8004c58 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d022      	beq.n	8004acc <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	689a      	ldr	r2, [r3, #8]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 8004a94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6899      	ldr	r1, [r3, #8]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	699a      	ldr	r2, [r3, #24]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689a      	ldr	r2, [r3, #8]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8004ab6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6899      	ldr	r1, [r3, #8]
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	69da      	ldr	r2, [r3, #28]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	609a      	str	r2, [r3, #8]
 8004aca:	e00f      	b.n	8004aec <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689a      	ldr	r2, [r3, #8]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 8004ada:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	689a      	ldr	r2, [r3, #8]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8004aea:	609a      	str	r2, [r3, #8]
  }

  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	7d5b      	ldrb	r3, [r3, #21]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d008      	beq.n	8004b06 <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	685a      	ldr	r2, [r3, #4]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b02:	605a      	str	r2, [r3, #4]
 8004b04:	e007      	b.n	8004b16 <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b14:	605a      	str	r2, [r3, #4]
  }

  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	7d1b      	ldrb	r3, [r3, #20]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d008      	beq.n	8004b30 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	685a      	ldr	r2, [r3, #4]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004b2c:	605a      	str	r2, [r3, #4]
 8004b2e:	e007      	b.n	8004b40 <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004b3e:	605a      	str	r2, [r3, #4]
  }

  switch (sConfigInjected->InjectedRank)
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	2b03      	cmp	r3, #3
 8004b46:	d02e      	beq.n	8004ba6 <HAL_ADCEx_InjectedConfigChannel+0x272>
 8004b48:	2b03      	cmp	r3, #3
 8004b4a:	d840      	bhi.n	8004bce <HAL_ADCEx_InjectedConfigChannel+0x29a>
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d002      	beq.n	8004b56 <HAL_ADCEx_InjectedConfigChannel+0x222>
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d014      	beq.n	8004b7e <HAL_ADCEx_InjectedConfigChannel+0x24a>
 8004b54:	e03b      	b.n	8004bce <HAL_ADCEx_InjectedConfigChannel+0x29a>
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	6812      	ldr	r2, [r2, #0]
 8004b60:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004b64:	f023 030f 	bic.w	r3, r3, #15
 8004b68:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	6959      	ldr	r1, [r3, #20]
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	68da      	ldr	r2, [r3, #12]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	615a      	str	r2, [r3, #20]
      break;
 8004b7c:	e03b      	b.n	8004bf6 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 2U:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	6812      	ldr	r2, [r2, #0]
 8004b88:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004b8c:	f023 030f 	bic.w	r3, r3, #15
 8004b90:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	6999      	ldr	r1, [r3, #24]
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	68da      	ldr	r2, [r3, #12]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	619a      	str	r2, [r3, #24]
      break;
 8004ba4:	e027      	b.n	8004bf6 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 3U:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	69db      	ldr	r3, [r3, #28]
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6812      	ldr	r2, [r2, #0]
 8004bb0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004bb4:	f023 030f 	bic.w	r3, r3, #15
 8004bb8:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	69d9      	ldr	r1, [r3, #28]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	68da      	ldr	r2, [r3, #12]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	61da      	str	r2, [r3, #28]
      break;
 8004bcc:	e013      	b.n	8004bf6 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6812      	ldr	r2, [r2, #0]
 8004bd8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004bdc:	f023 030f 	bic.w	r3, r3, #15
 8004be0:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6a19      	ldr	r1, [r3, #32]
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	68da      	ldr	r2, [r3, #12]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	621a      	str	r2, [r3, #32]
      break;
 8004bf4:	bf00      	nop
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004bf6:	4b19      	ldr	r3, [pc, #100]	@ (8004c5c <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8004bf8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a18      	ldr	r2, [pc, #96]	@ (8004c60 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d109      	bne.n	8004c18 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2b12      	cmp	r3, #18
 8004c0a:	d105      	bne.n	8004c18 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a10      	ldr	r2, [pc, #64]	@ (8004c60 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d10e      	bne.n	8004c40 <HAL_ADCEx_InjectedConfigChannel+0x30c>
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a0f      	ldr	r2, [pc, #60]	@ (8004c64 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d003      	beq.n	8004c34 <HAL_ADCEx_InjectedConfigChannel+0x300>
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2b11      	cmp	r3, #17
 8004c32:	d105      	bne.n	8004c40 <HAL_ADCEx_InjectedConfigChannel+0x30c>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	605a      	str	r2, [r3, #4]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3714      	adds	r7, #20
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	000f0001 	.word	0x000f0001
 8004c5c:	40012300 	.word	0x40012300
 8004c60:	40012000 	.word	0x40012000
 8004c64:	10000012 	.word	0x10000012

08004c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f003 0307 	and.w	r3, r3, #7
 8004c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c78:	4b0c      	ldr	r3, [pc, #48]	@ (8004cac <__NVIC_SetPriorityGrouping+0x44>)
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c7e:	68ba      	ldr	r2, [r7, #8]
 8004c80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004c84:	4013      	ands	r3, r2
 8004c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004c94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c9a:	4a04      	ldr	r2, [pc, #16]	@ (8004cac <__NVIC_SetPriorityGrouping+0x44>)
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	60d3      	str	r3, [r2, #12]
}
 8004ca0:	bf00      	nop
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	e000ed00 	.word	0xe000ed00

08004cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cb4:	4b04      	ldr	r3, [pc, #16]	@ (8004cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	0a1b      	lsrs	r3, r3, #8
 8004cba:	f003 0307 	and.w	r3, r3, #7
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	e000ed00 	.word	0xe000ed00

08004ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	db0b      	blt.n	8004cf6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cde:	79fb      	ldrb	r3, [r7, #7]
 8004ce0:	f003 021f 	and.w	r2, r3, #31
 8004ce4:	4907      	ldr	r1, [pc, #28]	@ (8004d04 <__NVIC_EnableIRQ+0x38>)
 8004ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cea:	095b      	lsrs	r3, r3, #5
 8004cec:	2001      	movs	r0, #1
 8004cee:	fa00 f202 	lsl.w	r2, r0, r2
 8004cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004cf6:	bf00      	nop
 8004cf8:	370c      	adds	r7, #12
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	e000e100 	.word	0xe000e100

08004d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	4603      	mov	r3, r0
 8004d10:	6039      	str	r1, [r7, #0]
 8004d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	db0a      	blt.n	8004d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	b2da      	uxtb	r2, r3
 8004d20:	490c      	ldr	r1, [pc, #48]	@ (8004d54 <__NVIC_SetPriority+0x4c>)
 8004d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d26:	0112      	lsls	r2, r2, #4
 8004d28:	b2d2      	uxtb	r2, r2
 8004d2a:	440b      	add	r3, r1
 8004d2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d30:	e00a      	b.n	8004d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	b2da      	uxtb	r2, r3
 8004d36:	4908      	ldr	r1, [pc, #32]	@ (8004d58 <__NVIC_SetPriority+0x50>)
 8004d38:	79fb      	ldrb	r3, [r7, #7]
 8004d3a:	f003 030f 	and.w	r3, r3, #15
 8004d3e:	3b04      	subs	r3, #4
 8004d40:	0112      	lsls	r2, r2, #4
 8004d42:	b2d2      	uxtb	r2, r2
 8004d44:	440b      	add	r3, r1
 8004d46:	761a      	strb	r2, [r3, #24]
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr
 8004d54:	e000e100 	.word	0xe000e100
 8004d58:	e000ed00 	.word	0xe000ed00

08004d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b089      	sub	sp, #36	@ 0x24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f003 0307 	and.w	r3, r3, #7
 8004d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	f1c3 0307 	rsb	r3, r3, #7
 8004d76:	2b04      	cmp	r3, #4
 8004d78:	bf28      	it	cs
 8004d7a:	2304      	movcs	r3, #4
 8004d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	3304      	adds	r3, #4
 8004d82:	2b06      	cmp	r3, #6
 8004d84:	d902      	bls.n	8004d8c <NVIC_EncodePriority+0x30>
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	3b03      	subs	r3, #3
 8004d8a:	e000      	b.n	8004d8e <NVIC_EncodePriority+0x32>
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d90:	f04f 32ff 	mov.w	r2, #4294967295
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9a:	43da      	mvns	r2, r3
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	401a      	ands	r2, r3
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004da4:	f04f 31ff 	mov.w	r1, #4294967295
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	fa01 f303 	lsl.w	r3, r1, r3
 8004dae:	43d9      	mvns	r1, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004db4:	4313      	orrs	r3, r2
         );
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3724      	adds	r7, #36	@ 0x24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
	...

08004dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004dd4:	d301      	bcc.n	8004dda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e00f      	b.n	8004dfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004dda:	4a0a      	ldr	r2, [pc, #40]	@ (8004e04 <SysTick_Config+0x40>)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	3b01      	subs	r3, #1
 8004de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004de2:	210f      	movs	r1, #15
 8004de4:	f04f 30ff 	mov.w	r0, #4294967295
 8004de8:	f7ff ff8e 	bl	8004d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004dec:	4b05      	ldr	r3, [pc, #20]	@ (8004e04 <SysTick_Config+0x40>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004df2:	4b04      	ldr	r3, [pc, #16]	@ (8004e04 <SysTick_Config+0x40>)
 8004df4:	2207      	movs	r2, #7
 8004df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3708      	adds	r7, #8
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	e000e010 	.word	0xe000e010

08004e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f7ff ff29 	bl	8004c68 <__NVIC_SetPriorityGrouping>
}
 8004e16:	bf00      	nop
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b086      	sub	sp, #24
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	4603      	mov	r3, r0
 8004e26:	60b9      	str	r1, [r7, #8]
 8004e28:	607a      	str	r2, [r7, #4]
 8004e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e30:	f7ff ff3e 	bl	8004cb0 <__NVIC_GetPriorityGrouping>
 8004e34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	68b9      	ldr	r1, [r7, #8]
 8004e3a:	6978      	ldr	r0, [r7, #20]
 8004e3c:	f7ff ff8e 	bl	8004d5c <NVIC_EncodePriority>
 8004e40:	4602      	mov	r2, r0
 8004e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e46:	4611      	mov	r1, r2
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7ff ff5d 	bl	8004d08 <__NVIC_SetPriority>
}
 8004e4e:	bf00      	nop
 8004e50:	3718      	adds	r7, #24
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b082      	sub	sp, #8
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7ff ff31 	bl	8004ccc <__NVIC_EnableIRQ>
}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b082      	sub	sp, #8
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f7ff ffa2 	bl	8004dc4 <SysTick_Config>
 8004e80:	4603      	mov	r3, r0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
	...

08004e8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004e94:	2300      	movs	r3, #0
 8004e96:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004e98:	f7fe fee0 	bl	8003c5c <HAL_GetTick>
 8004e9c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d101      	bne.n	8004ea8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e099      	b.n	8004fdc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0201 	bic.w	r2, r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ec8:	e00f      	b.n	8004eea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004eca:	f7fe fec7 	bl	8003c5c <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b05      	cmp	r3, #5
 8004ed6:	d908      	bls.n	8004eea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2220      	movs	r2, #32
 8004edc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2203      	movs	r2, #3
 8004ee2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e078      	b.n	8004fdc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0301 	and.w	r3, r3, #1
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1e8      	bne.n	8004eca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	4b38      	ldr	r3, [pc, #224]	@ (8004fe4 <HAL_DMA_Init+0x158>)
 8004f04:	4013      	ands	r3, r2
 8004f06:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685a      	ldr	r2, [r3, #4]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f16:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	699b      	ldr	r3, [r3, #24]
 8004f28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d107      	bne.n	8004f54 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	f023 0307 	bic.w	r3, r3, #7
 8004f6a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	d117      	bne.n	8004fae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00e      	beq.n	8004fae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 fb01 	bl	8005598 <DMA_CheckFifoParam>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d008      	beq.n	8004fae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2240      	movs	r2, #64	@ 0x40
 8004fa0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004faa:	2301      	movs	r3, #1
 8004fac:	e016      	b.n	8004fdc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 fab8 	bl	800552c <DMA_CalcBaseAndBitshift>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fc4:	223f      	movs	r2, #63	@ 0x3f
 8004fc6:	409a      	lsls	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3718      	adds	r7, #24
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	f010803f 	.word	0xf010803f

08004fe8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b086      	sub	sp, #24
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
 8004ff4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ffe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_DMA_Start_IT+0x26>
 800500a:	2302      	movs	r3, #2
 800500c:	e040      	b.n	8005090 <HAL_DMA_Start_IT+0xa8>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800501c:	b2db      	uxtb	r3, r3
 800501e:	2b01      	cmp	r3, #1
 8005020:	d12f      	bne.n	8005082 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2202      	movs	r2, #2
 8005026:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	68b9      	ldr	r1, [r7, #8]
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f000 fa4a 	bl	80054d0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005040:	223f      	movs	r2, #63	@ 0x3f
 8005042:	409a      	lsls	r2, r3
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f042 0216 	orr.w	r2, r2, #22
 8005056:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505c:	2b00      	cmp	r3, #0
 800505e:	d007      	beq.n	8005070 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0208 	orr.w	r2, r2, #8
 800506e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]
 8005080:	e005      	b.n	800508e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800508a:	2302      	movs	r3, #2
 800508c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800508e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005090:	4618      	mov	r0, r3
 8005092:	3718      	adds	r7, #24
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80050a6:	f7fe fdd9 	bl	8003c5c <HAL_GetTick>
 80050aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d008      	beq.n	80050ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2280      	movs	r2, #128	@ 0x80
 80050bc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e052      	b.n	8005170 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 0216 	bic.w	r2, r2, #22
 80050d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	695a      	ldr	r2, [r3, #20]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80050e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d103      	bne.n	80050fa <HAL_DMA_Abort+0x62>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d007      	beq.n	800510a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f022 0208 	bic.w	r2, r2, #8
 8005108:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f022 0201 	bic.w	r2, r2, #1
 8005118:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800511a:	e013      	b.n	8005144 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800511c:	f7fe fd9e 	bl	8003c5c <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	2b05      	cmp	r3, #5
 8005128:	d90c      	bls.n	8005144 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2220      	movs	r2, #32
 800512e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2203      	movs	r2, #3
 8005134:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005140:	2303      	movs	r3, #3
 8005142:	e015      	b.n	8005170 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0301 	and.w	r3, r3, #1
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1e4      	bne.n	800511c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005156:	223f      	movs	r2, #63	@ 0x3f
 8005158:	409a      	lsls	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2201      	movs	r2, #1
 8005162:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b02      	cmp	r3, #2
 800518a:	d004      	beq.n	8005196 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2280      	movs	r2, #128	@ 0x80
 8005190:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e00c      	b.n	80051b0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2205      	movs	r2, #5
 800519a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f022 0201 	bic.w	r2, r2, #1
 80051ac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80051c4:	2300      	movs	r3, #0
 80051c6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80051c8:	4b8e      	ldr	r3, [pc, #568]	@ (8005404 <HAL_DMA_IRQHandler+0x248>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a8e      	ldr	r2, [pc, #568]	@ (8005408 <HAL_DMA_IRQHandler+0x24c>)
 80051ce:	fba2 2303 	umull	r2, r3, r2, r3
 80051d2:	0a9b      	lsrs	r3, r3, #10
 80051d4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051da:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051e6:	2208      	movs	r2, #8
 80051e8:	409a      	lsls	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	4013      	ands	r3, r2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d01a      	beq.n	8005228 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0304 	and.w	r3, r3, #4
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d013      	beq.n	8005228 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0204 	bic.w	r2, r2, #4
 800520e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005214:	2208      	movs	r2, #8
 8005216:	409a      	lsls	r2, r3
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005220:	f043 0201 	orr.w	r2, r3, #1
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800522c:	2201      	movs	r2, #1
 800522e:	409a      	lsls	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	4013      	ands	r3, r2
 8005234:	2b00      	cmp	r3, #0
 8005236:	d012      	beq.n	800525e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005242:	2b00      	cmp	r3, #0
 8005244:	d00b      	beq.n	800525e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800524a:	2201      	movs	r2, #1
 800524c:	409a      	lsls	r2, r3
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005256:	f043 0202 	orr.w	r2, r3, #2
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005262:	2204      	movs	r2, #4
 8005264:	409a      	lsls	r2, r3
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	4013      	ands	r3, r2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d012      	beq.n	8005294 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b00      	cmp	r3, #0
 800527a:	d00b      	beq.n	8005294 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005280:	2204      	movs	r2, #4
 8005282:	409a      	lsls	r2, r3
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800528c:	f043 0204 	orr.w	r2, r3, #4
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005298:	2210      	movs	r2, #16
 800529a:	409a      	lsls	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	4013      	ands	r3, r2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d043      	beq.n	800532c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 0308 	and.w	r3, r3, #8
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d03c      	beq.n	800532c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052b6:	2210      	movs	r2, #16
 80052b8:	409a      	lsls	r2, r3
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d018      	beq.n	80052fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d108      	bne.n	80052ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d024      	beq.n	800532c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	4798      	blx	r3
 80052ea:	e01f      	b.n	800532c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d01b      	beq.n	800532c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	4798      	blx	r3
 80052fc:	e016      	b.n	800532c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005308:	2b00      	cmp	r3, #0
 800530a:	d107      	bne.n	800531c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f022 0208 	bic.w	r2, r2, #8
 800531a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005320:	2b00      	cmp	r3, #0
 8005322:	d003      	beq.n	800532c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005330:	2220      	movs	r2, #32
 8005332:	409a      	lsls	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	4013      	ands	r3, r2
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 808f 	beq.w	800545c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0310 	and.w	r3, r3, #16
 8005348:	2b00      	cmp	r3, #0
 800534a:	f000 8087 	beq.w	800545c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005352:	2220      	movs	r2, #32
 8005354:	409a      	lsls	r2, r3
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005360:	b2db      	uxtb	r3, r3
 8005362:	2b05      	cmp	r3, #5
 8005364:	d136      	bne.n	80053d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f022 0216 	bic.w	r2, r2, #22
 8005374:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	695a      	ldr	r2, [r3, #20]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005384:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538a:	2b00      	cmp	r3, #0
 800538c:	d103      	bne.n	8005396 <HAL_DMA_IRQHandler+0x1da>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005392:	2b00      	cmp	r3, #0
 8005394:	d007      	beq.n	80053a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 0208 	bic.w	r2, r2, #8
 80053a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053aa:	223f      	movs	r2, #63	@ 0x3f
 80053ac:	409a      	lsls	r2, r3
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d07e      	beq.n	80054c8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	4798      	blx	r3
        }
        return;
 80053d2:	e079      	b.n	80054c8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d01d      	beq.n	800541e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d10d      	bne.n	800540c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d031      	beq.n	800545c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	4798      	blx	r3
 8005400:	e02c      	b.n	800545c <HAL_DMA_IRQHandler+0x2a0>
 8005402:	bf00      	nop
 8005404:	20000030 	.word	0x20000030
 8005408:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005410:	2b00      	cmp	r3, #0
 8005412:	d023      	beq.n	800545c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	4798      	blx	r3
 800541c:	e01e      	b.n	800545c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005428:	2b00      	cmp	r3, #0
 800542a:	d10f      	bne.n	800544c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f022 0210 	bic.w	r2, r2, #16
 800543a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005450:	2b00      	cmp	r3, #0
 8005452:	d003      	beq.n	800545c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005460:	2b00      	cmp	r3, #0
 8005462:	d032      	beq.n	80054ca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005468:	f003 0301 	and.w	r3, r3, #1
 800546c:	2b00      	cmp	r3, #0
 800546e:	d022      	beq.n	80054b6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2205      	movs	r2, #5
 8005474:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f022 0201 	bic.w	r2, r2, #1
 8005486:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	3301      	adds	r3, #1
 800548c:	60bb      	str	r3, [r7, #8]
 800548e:	697a      	ldr	r2, [r7, #20]
 8005490:	429a      	cmp	r2, r3
 8005492:	d307      	bcc.n	80054a4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1f2      	bne.n	8005488 <HAL_DMA_IRQHandler+0x2cc>
 80054a2:	e000      	b.n	80054a6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80054a4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2201      	movs	r2, #1
 80054aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d005      	beq.n	80054ca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	4798      	blx	r3
 80054c6:	e000      	b.n	80054ca <HAL_DMA_IRQHandler+0x30e>
        return;
 80054c8:	bf00      	nop
    }
  }
}
 80054ca:	3718      	adds	r7, #24
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	60f8      	str	r0, [r7, #12]
 80054d8:	60b9      	str	r1, [r7, #8]
 80054da:	607a      	str	r2, [r7, #4]
 80054dc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80054ec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	683a      	ldr	r2, [r7, #0]
 80054f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	2b40      	cmp	r3, #64	@ 0x40
 80054fc:	d108      	bne.n	8005510 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800550e:	e007      	b.n	8005520 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68ba      	ldr	r2, [r7, #8]
 8005516:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	60da      	str	r2, [r3, #12]
}
 8005520:	bf00      	nop
 8005522:	3714      	adds	r7, #20
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800552c:	b480      	push	{r7}
 800552e:	b085      	sub	sp, #20
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	b2db      	uxtb	r3, r3
 800553a:	3b10      	subs	r3, #16
 800553c:	4a14      	ldr	r2, [pc, #80]	@ (8005590 <DMA_CalcBaseAndBitshift+0x64>)
 800553e:	fba2 2303 	umull	r2, r3, r2, r3
 8005542:	091b      	lsrs	r3, r3, #4
 8005544:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005546:	4a13      	ldr	r2, [pc, #76]	@ (8005594 <DMA_CalcBaseAndBitshift+0x68>)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	4413      	add	r3, r2
 800554c:	781b      	ldrb	r3, [r3, #0]
 800554e:	461a      	mov	r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2b03      	cmp	r3, #3
 8005558:	d909      	bls.n	800556e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005562:	f023 0303 	bic.w	r3, r3, #3
 8005566:	1d1a      	adds	r2, r3, #4
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	659a      	str	r2, [r3, #88]	@ 0x58
 800556c:	e007      	b.n	800557e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005576:	f023 0303 	bic.w	r3, r3, #3
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005582:	4618      	mov	r0, r3
 8005584:	3714      	adds	r7, #20
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	aaaaaaab 	.word	0xaaaaaaab
 8005594:	0800d434 	.word	0x0800d434

08005598 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055a0:	2300      	movs	r3, #0
 80055a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d11f      	bne.n	80055f2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	2b03      	cmp	r3, #3
 80055b6:	d856      	bhi.n	8005666 <DMA_CheckFifoParam+0xce>
 80055b8:	a201      	add	r2, pc, #4	@ (adr r2, 80055c0 <DMA_CheckFifoParam+0x28>)
 80055ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055be:	bf00      	nop
 80055c0:	080055d1 	.word	0x080055d1
 80055c4:	080055e3 	.word	0x080055e3
 80055c8:	080055d1 	.word	0x080055d1
 80055cc:	08005667 	.word	0x08005667
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d046      	beq.n	800566a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055e0:	e043      	b.n	800566a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80055ea:	d140      	bne.n	800566e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055f0:	e03d      	b.n	800566e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055fa:	d121      	bne.n	8005640 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	2b03      	cmp	r3, #3
 8005600:	d837      	bhi.n	8005672 <DMA_CheckFifoParam+0xda>
 8005602:	a201      	add	r2, pc, #4	@ (adr r2, 8005608 <DMA_CheckFifoParam+0x70>)
 8005604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005608:	08005619 	.word	0x08005619
 800560c:	0800561f 	.word	0x0800561f
 8005610:	08005619 	.word	0x08005619
 8005614:	08005631 	.word	0x08005631
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	73fb      	strb	r3, [r7, #15]
      break;
 800561c:	e030      	b.n	8005680 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005622:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d025      	beq.n	8005676 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800562e:	e022      	b.n	8005676 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005634:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005638:	d11f      	bne.n	800567a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800563e:	e01c      	b.n	800567a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	2b02      	cmp	r3, #2
 8005644:	d903      	bls.n	800564e <DMA_CheckFifoParam+0xb6>
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	2b03      	cmp	r3, #3
 800564a:	d003      	beq.n	8005654 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800564c:	e018      	b.n	8005680 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	73fb      	strb	r3, [r7, #15]
      break;
 8005652:	e015      	b.n	8005680 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005658:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d00e      	beq.n	800567e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	73fb      	strb	r3, [r7, #15]
      break;
 8005664:	e00b      	b.n	800567e <DMA_CheckFifoParam+0xe6>
      break;
 8005666:	bf00      	nop
 8005668:	e00a      	b.n	8005680 <DMA_CheckFifoParam+0xe8>
      break;
 800566a:	bf00      	nop
 800566c:	e008      	b.n	8005680 <DMA_CheckFifoParam+0xe8>
      break;
 800566e:	bf00      	nop
 8005670:	e006      	b.n	8005680 <DMA_CheckFifoParam+0xe8>
      break;
 8005672:	bf00      	nop
 8005674:	e004      	b.n	8005680 <DMA_CheckFifoParam+0xe8>
      break;
 8005676:	bf00      	nop
 8005678:	e002      	b.n	8005680 <DMA_CheckFifoParam+0xe8>
      break;   
 800567a:	bf00      	nop
 800567c:	e000      	b.n	8005680 <DMA_CheckFifoParam+0xe8>
      break;
 800567e:	bf00      	nop
    }
  } 
  
  return status; 
 8005680:	7bfb      	ldrb	r3, [r7, #15]
}
 8005682:	4618      	mov	r0, r3
 8005684:	3714      	adds	r7, #20
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr
 800568e:	bf00      	nop

08005690 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005690:	b480      	push	{r7}
 8005692:	b089      	sub	sp, #36	@ 0x24
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800569a:	2300      	movs	r3, #0
 800569c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800569e:	2300      	movs	r3, #0
 80056a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80056a2:	2300      	movs	r3, #0
 80056a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056a6:	2300      	movs	r3, #0
 80056a8:	61fb      	str	r3, [r7, #28]
 80056aa:	e165      	b.n	8005978 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80056ac:	2201      	movs	r2, #1
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	fa02 f303 	lsl.w	r3, r2, r3
 80056b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	4013      	ands	r3, r2
 80056be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80056c0:	693a      	ldr	r2, [r7, #16]
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	f040 8154 	bne.w	8005972 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	f003 0303 	and.w	r3, r3, #3
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d005      	beq.n	80056e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d130      	bne.n	8005744 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	005b      	lsls	r3, r3, #1
 80056ec:	2203      	movs	r2, #3
 80056ee:	fa02 f303 	lsl.w	r3, r2, r3
 80056f2:	43db      	mvns	r3, r3
 80056f4:	69ba      	ldr	r2, [r7, #24]
 80056f6:	4013      	ands	r3, r2
 80056f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	68da      	ldr	r2, [r3, #12]
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	005b      	lsls	r3, r3, #1
 8005702:	fa02 f303 	lsl.w	r3, r2, r3
 8005706:	69ba      	ldr	r2, [r7, #24]
 8005708:	4313      	orrs	r3, r2
 800570a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	69ba      	ldr	r2, [r7, #24]
 8005710:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005718:	2201      	movs	r2, #1
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	fa02 f303 	lsl.w	r3, r2, r3
 8005720:	43db      	mvns	r3, r3
 8005722:	69ba      	ldr	r2, [r7, #24]
 8005724:	4013      	ands	r3, r2
 8005726:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	091b      	lsrs	r3, r3, #4
 800572e:	f003 0201 	and.w	r2, r3, #1
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	fa02 f303 	lsl.w	r3, r2, r3
 8005738:	69ba      	ldr	r2, [r7, #24]
 800573a:	4313      	orrs	r3, r2
 800573c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	69ba      	ldr	r2, [r7, #24]
 8005742:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f003 0303 	and.w	r3, r3, #3
 800574c:	2b03      	cmp	r3, #3
 800574e:	d017      	beq.n	8005780 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	005b      	lsls	r3, r3, #1
 800575a:	2203      	movs	r2, #3
 800575c:	fa02 f303 	lsl.w	r3, r2, r3
 8005760:	43db      	mvns	r3, r3
 8005762:	69ba      	ldr	r2, [r7, #24]
 8005764:	4013      	ands	r3, r2
 8005766:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	689a      	ldr	r2, [r3, #8]
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	005b      	lsls	r3, r3, #1
 8005770:	fa02 f303 	lsl.w	r3, r2, r3
 8005774:	69ba      	ldr	r2, [r7, #24]
 8005776:	4313      	orrs	r3, r2
 8005778:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	69ba      	ldr	r2, [r7, #24]
 800577e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f003 0303 	and.w	r3, r3, #3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d123      	bne.n	80057d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	08da      	lsrs	r2, r3, #3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	3208      	adds	r2, #8
 8005794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005798:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	f003 0307 	and.w	r3, r3, #7
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	220f      	movs	r2, #15
 80057a4:	fa02 f303 	lsl.w	r3, r2, r3
 80057a8:	43db      	mvns	r3, r3
 80057aa:	69ba      	ldr	r2, [r7, #24]
 80057ac:	4013      	ands	r3, r2
 80057ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	691a      	ldr	r2, [r3, #16]
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	f003 0307 	and.w	r3, r3, #7
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	fa02 f303 	lsl.w	r3, r2, r3
 80057c0:	69ba      	ldr	r2, [r7, #24]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	08da      	lsrs	r2, r3, #3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	3208      	adds	r2, #8
 80057ce:	69b9      	ldr	r1, [r7, #24]
 80057d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	005b      	lsls	r3, r3, #1
 80057de:	2203      	movs	r2, #3
 80057e0:	fa02 f303 	lsl.w	r3, r2, r3
 80057e4:	43db      	mvns	r3, r3
 80057e6:	69ba      	ldr	r2, [r7, #24]
 80057e8:	4013      	ands	r3, r2
 80057ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	f003 0203 	and.w	r2, r3, #3
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	005b      	lsls	r3, r3, #1
 80057f8:	fa02 f303 	lsl.w	r3, r2, r3
 80057fc:	69ba      	ldr	r2, [r7, #24]
 80057fe:	4313      	orrs	r3, r2
 8005800:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005810:	2b00      	cmp	r3, #0
 8005812:	f000 80ae 	beq.w	8005972 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005816:	2300      	movs	r3, #0
 8005818:	60fb      	str	r3, [r7, #12]
 800581a:	4b5d      	ldr	r3, [pc, #372]	@ (8005990 <HAL_GPIO_Init+0x300>)
 800581c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800581e:	4a5c      	ldr	r2, [pc, #368]	@ (8005990 <HAL_GPIO_Init+0x300>)
 8005820:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005824:	6453      	str	r3, [r2, #68]	@ 0x44
 8005826:	4b5a      	ldr	r3, [pc, #360]	@ (8005990 <HAL_GPIO_Init+0x300>)
 8005828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800582a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800582e:	60fb      	str	r3, [r7, #12]
 8005830:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005832:	4a58      	ldr	r2, [pc, #352]	@ (8005994 <HAL_GPIO_Init+0x304>)
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	089b      	lsrs	r3, r3, #2
 8005838:	3302      	adds	r3, #2
 800583a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800583e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	f003 0303 	and.w	r3, r3, #3
 8005846:	009b      	lsls	r3, r3, #2
 8005848:	220f      	movs	r2, #15
 800584a:	fa02 f303 	lsl.w	r3, r2, r3
 800584e:	43db      	mvns	r3, r3
 8005850:	69ba      	ldr	r2, [r7, #24]
 8005852:	4013      	ands	r3, r2
 8005854:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a4f      	ldr	r2, [pc, #316]	@ (8005998 <HAL_GPIO_Init+0x308>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d025      	beq.n	80058aa <HAL_GPIO_Init+0x21a>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a4e      	ldr	r2, [pc, #312]	@ (800599c <HAL_GPIO_Init+0x30c>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d01f      	beq.n	80058a6 <HAL_GPIO_Init+0x216>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a4d      	ldr	r2, [pc, #308]	@ (80059a0 <HAL_GPIO_Init+0x310>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d019      	beq.n	80058a2 <HAL_GPIO_Init+0x212>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a4c      	ldr	r2, [pc, #304]	@ (80059a4 <HAL_GPIO_Init+0x314>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d013      	beq.n	800589e <HAL_GPIO_Init+0x20e>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a4b      	ldr	r2, [pc, #300]	@ (80059a8 <HAL_GPIO_Init+0x318>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d00d      	beq.n	800589a <HAL_GPIO_Init+0x20a>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a4a      	ldr	r2, [pc, #296]	@ (80059ac <HAL_GPIO_Init+0x31c>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d007      	beq.n	8005896 <HAL_GPIO_Init+0x206>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a49      	ldr	r2, [pc, #292]	@ (80059b0 <HAL_GPIO_Init+0x320>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d101      	bne.n	8005892 <HAL_GPIO_Init+0x202>
 800588e:	2306      	movs	r3, #6
 8005890:	e00c      	b.n	80058ac <HAL_GPIO_Init+0x21c>
 8005892:	2307      	movs	r3, #7
 8005894:	e00a      	b.n	80058ac <HAL_GPIO_Init+0x21c>
 8005896:	2305      	movs	r3, #5
 8005898:	e008      	b.n	80058ac <HAL_GPIO_Init+0x21c>
 800589a:	2304      	movs	r3, #4
 800589c:	e006      	b.n	80058ac <HAL_GPIO_Init+0x21c>
 800589e:	2303      	movs	r3, #3
 80058a0:	e004      	b.n	80058ac <HAL_GPIO_Init+0x21c>
 80058a2:	2302      	movs	r3, #2
 80058a4:	e002      	b.n	80058ac <HAL_GPIO_Init+0x21c>
 80058a6:	2301      	movs	r3, #1
 80058a8:	e000      	b.n	80058ac <HAL_GPIO_Init+0x21c>
 80058aa:	2300      	movs	r3, #0
 80058ac:	69fa      	ldr	r2, [r7, #28]
 80058ae:	f002 0203 	and.w	r2, r2, #3
 80058b2:	0092      	lsls	r2, r2, #2
 80058b4:	4093      	lsls	r3, r2
 80058b6:	69ba      	ldr	r2, [r7, #24]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058bc:	4935      	ldr	r1, [pc, #212]	@ (8005994 <HAL_GPIO_Init+0x304>)
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	089b      	lsrs	r3, r3, #2
 80058c2:	3302      	adds	r3, #2
 80058c4:	69ba      	ldr	r2, [r7, #24]
 80058c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80058ca:	4b3a      	ldr	r3, [pc, #232]	@ (80059b4 <HAL_GPIO_Init+0x324>)
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	43db      	mvns	r3, r3
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	4013      	ands	r3, r2
 80058d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d003      	beq.n	80058ee <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80058e6:	69ba      	ldr	r2, [r7, #24]
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80058ee:	4a31      	ldr	r2, [pc, #196]	@ (80059b4 <HAL_GPIO_Init+0x324>)
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80058f4:	4b2f      	ldr	r3, [pc, #188]	@ (80059b4 <HAL_GPIO_Init+0x324>)
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	43db      	mvns	r3, r3
 80058fe:	69ba      	ldr	r2, [r7, #24]
 8005900:	4013      	ands	r3, r2
 8005902:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d003      	beq.n	8005918 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005918:	4a26      	ldr	r2, [pc, #152]	@ (80059b4 <HAL_GPIO_Init+0x324>)
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800591e:	4b25      	ldr	r3, [pc, #148]	@ (80059b4 <HAL_GPIO_Init+0x324>)
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	43db      	mvns	r3, r3
 8005928:	69ba      	ldr	r2, [r7, #24]
 800592a:	4013      	ands	r3, r2
 800592c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d003      	beq.n	8005942 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800593a:	69ba      	ldr	r2, [r7, #24]
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	4313      	orrs	r3, r2
 8005940:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005942:	4a1c      	ldr	r2, [pc, #112]	@ (80059b4 <HAL_GPIO_Init+0x324>)
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005948:	4b1a      	ldr	r3, [pc, #104]	@ (80059b4 <HAL_GPIO_Init+0x324>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	43db      	mvns	r3, r3
 8005952:	69ba      	ldr	r2, [r7, #24]
 8005954:	4013      	ands	r3, r2
 8005956:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005960:	2b00      	cmp	r3, #0
 8005962:	d003      	beq.n	800596c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005964:	69ba      	ldr	r2, [r7, #24]
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	4313      	orrs	r3, r2
 800596a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800596c:	4a11      	ldr	r2, [pc, #68]	@ (80059b4 <HAL_GPIO_Init+0x324>)
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	3301      	adds	r3, #1
 8005976:	61fb      	str	r3, [r7, #28]
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	2b0f      	cmp	r3, #15
 800597c:	f67f ae96 	bls.w	80056ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005980:	bf00      	nop
 8005982:	bf00      	nop
 8005984:	3724      	adds	r7, #36	@ 0x24
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr
 800598e:	bf00      	nop
 8005990:	40023800 	.word	0x40023800
 8005994:	40013800 	.word	0x40013800
 8005998:	40020000 	.word	0x40020000
 800599c:	40020400 	.word	0x40020400
 80059a0:	40020800 	.word	0x40020800
 80059a4:	40020c00 	.word	0x40020c00
 80059a8:	40021000 	.word	0x40021000
 80059ac:	40021400 	.word	0x40021400
 80059b0:	40021800 	.word	0x40021800
 80059b4:	40013c00 	.word	0x40013c00

080059b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	460b      	mov	r3, r1
 80059c2:	807b      	strh	r3, [r7, #2]
 80059c4:	4613      	mov	r3, r2
 80059c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80059c8:	787b      	ldrb	r3, [r7, #1]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d003      	beq.n	80059d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80059ce:	887a      	ldrh	r2, [r7, #2]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80059d4:	e003      	b.n	80059de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80059d6:	887b      	ldrh	r3, [r7, #2]
 80059d8:	041a      	lsls	r2, r3, #16
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	619a      	str	r2, [r3, #24]
}
 80059de:	bf00      	nop
 80059e0:	370c      	adds	r7, #12
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr
	...

080059ec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80059f2:	2300      	movs	r3, #0
 80059f4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80059f6:	2300      	movs	r3, #0
 80059f8:	603b      	str	r3, [r7, #0]
 80059fa:	4b20      	ldr	r3, [pc, #128]	@ (8005a7c <HAL_PWREx_EnableOverDrive+0x90>)
 80059fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fe:	4a1f      	ldr	r2, [pc, #124]	@ (8005a7c <HAL_PWREx_EnableOverDrive+0x90>)
 8005a00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a04:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a06:	4b1d      	ldr	r3, [pc, #116]	@ (8005a7c <HAL_PWREx_EnableOverDrive+0x90>)
 8005a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a0e:	603b      	str	r3, [r7, #0]
 8005a10:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005a12:	4b1b      	ldr	r3, [pc, #108]	@ (8005a80 <HAL_PWREx_EnableOverDrive+0x94>)
 8005a14:	2201      	movs	r2, #1
 8005a16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a18:	f7fe f920 	bl	8003c5c <HAL_GetTick>
 8005a1c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005a1e:	e009      	b.n	8005a34 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005a20:	f7fe f91c 	bl	8003c5c <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005a2e:	d901      	bls.n	8005a34 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005a30:	2303      	movs	r3, #3
 8005a32:	e01f      	b.n	8005a74 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005a34:	4b13      	ldr	r3, [pc, #76]	@ (8005a84 <HAL_PWREx_EnableOverDrive+0x98>)
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a40:	d1ee      	bne.n	8005a20 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005a42:	4b11      	ldr	r3, [pc, #68]	@ (8005a88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005a44:	2201      	movs	r2, #1
 8005a46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a48:	f7fe f908 	bl	8003c5c <HAL_GetTick>
 8005a4c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005a4e:	e009      	b.n	8005a64 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005a50:	f7fe f904 	bl	8003c5c <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005a5e:	d901      	bls.n	8005a64 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	e007      	b.n	8005a74 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005a64:	4b07      	ldr	r3, [pc, #28]	@ (8005a84 <HAL_PWREx_EnableOverDrive+0x98>)
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a70:	d1ee      	bne.n	8005a50 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8005a72:	2300      	movs	r3, #0
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3708      	adds	r7, #8
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	40023800 	.word	0x40023800
 8005a80:	420e0040 	.word	0x420e0040
 8005a84:	40007000 	.word	0x40007000
 8005a88:	420e0044 	.word	0x420e0044

08005a8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d101      	bne.n	8005aa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e0cc      	b.n	8005c3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005aa0:	4b68      	ldr	r3, [pc, #416]	@ (8005c44 <HAL_RCC_ClockConfig+0x1b8>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 030f 	and.w	r3, r3, #15
 8005aa8:	683a      	ldr	r2, [r7, #0]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d90c      	bls.n	8005ac8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aae:	4b65      	ldr	r3, [pc, #404]	@ (8005c44 <HAL_RCC_ClockConfig+0x1b8>)
 8005ab0:	683a      	ldr	r2, [r7, #0]
 8005ab2:	b2d2      	uxtb	r2, r2
 8005ab4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ab6:	4b63      	ldr	r3, [pc, #396]	@ (8005c44 <HAL_RCC_ClockConfig+0x1b8>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 030f 	and.w	r3, r3, #15
 8005abe:	683a      	ldr	r2, [r7, #0]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d001      	beq.n	8005ac8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e0b8      	b.n	8005c3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d020      	beq.n	8005b16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 0304 	and.w	r3, r3, #4
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d005      	beq.n	8005aec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ae0:	4b59      	ldr	r3, [pc, #356]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	4a58      	ldr	r2, [pc, #352]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005aea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0308 	and.w	r3, r3, #8
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d005      	beq.n	8005b04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005af8:	4b53      	ldr	r3, [pc, #332]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	4a52      	ldr	r2, [pc, #328]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005afe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005b02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b04:	4b50      	ldr	r3, [pc, #320]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	494d      	ldr	r1, [pc, #308]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005b12:	4313      	orrs	r3, r2
 8005b14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 0301 	and.w	r3, r3, #1
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d044      	beq.n	8005bac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d107      	bne.n	8005b3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b2a:	4b47      	ldr	r3, [pc, #284]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d119      	bne.n	8005b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e07f      	b.n	8005c3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d003      	beq.n	8005b4a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b46:	2b03      	cmp	r3, #3
 8005b48:	d107      	bne.n	8005b5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b4a:	4b3f      	ldr	r3, [pc, #252]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d109      	bne.n	8005b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e06f      	b.n	8005c3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b5a:	4b3b      	ldr	r3, [pc, #236]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0302 	and.w	r3, r3, #2
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d101      	bne.n	8005b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e067      	b.n	8005c3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b6a:	4b37      	ldr	r3, [pc, #220]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	f023 0203 	bic.w	r2, r3, #3
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	4934      	ldr	r1, [pc, #208]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b7c:	f7fe f86e 	bl	8003c5c <HAL_GetTick>
 8005b80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b82:	e00a      	b.n	8005b9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b84:	f7fe f86a 	bl	8003c5c <HAL_GetTick>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d901      	bls.n	8005b9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e04f      	b.n	8005c3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b9a:	4b2b      	ldr	r3, [pc, #172]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f003 020c 	and.w	r2, r3, #12
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d1eb      	bne.n	8005b84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005bac:	4b25      	ldr	r3, [pc, #148]	@ (8005c44 <HAL_RCC_ClockConfig+0x1b8>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 030f 	and.w	r3, r3, #15
 8005bb4:	683a      	ldr	r2, [r7, #0]
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d20c      	bcs.n	8005bd4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bba:	4b22      	ldr	r3, [pc, #136]	@ (8005c44 <HAL_RCC_ClockConfig+0x1b8>)
 8005bbc:	683a      	ldr	r2, [r7, #0]
 8005bbe:	b2d2      	uxtb	r2, r2
 8005bc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bc2:	4b20      	ldr	r3, [pc, #128]	@ (8005c44 <HAL_RCC_ClockConfig+0x1b8>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 030f 	and.w	r3, r3, #15
 8005bca:	683a      	ldr	r2, [r7, #0]
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d001      	beq.n	8005bd4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e032      	b.n	8005c3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 0304 	and.w	r3, r3, #4
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d008      	beq.n	8005bf2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005be0:	4b19      	ldr	r3, [pc, #100]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	4916      	ldr	r1, [pc, #88]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0308 	and.w	r3, r3, #8
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d009      	beq.n	8005c12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bfe:	4b12      	ldr	r3, [pc, #72]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	00db      	lsls	r3, r3, #3
 8005c0c:	490e      	ldr	r1, [pc, #56]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005c12:	f000 f855 	bl	8005cc0 <HAL_RCC_GetSysClockFreq>
 8005c16:	4602      	mov	r2, r0
 8005c18:	4b0b      	ldr	r3, [pc, #44]	@ (8005c48 <HAL_RCC_ClockConfig+0x1bc>)
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	091b      	lsrs	r3, r3, #4
 8005c1e:	f003 030f 	and.w	r3, r3, #15
 8005c22:	490a      	ldr	r1, [pc, #40]	@ (8005c4c <HAL_RCC_ClockConfig+0x1c0>)
 8005c24:	5ccb      	ldrb	r3, [r1, r3]
 8005c26:	fa22 f303 	lsr.w	r3, r2, r3
 8005c2a:	4a09      	ldr	r2, [pc, #36]	@ (8005c50 <HAL_RCC_ClockConfig+0x1c4>)
 8005c2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005c2e:	4b09      	ldr	r3, [pc, #36]	@ (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4618      	mov	r0, r3
 8005c34:	f7fd ffce 	bl	8003bd4 <HAL_InitTick>

  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3710      	adds	r7, #16
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	40023c00 	.word	0x40023c00
 8005c48:	40023800 	.word	0x40023800
 8005c4c:	0800d41c 	.word	0x0800d41c
 8005c50:	20000030 	.word	0x20000030
 8005c54:	20000034 	.word	0x20000034

08005c58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c5c:	4b03      	ldr	r3, [pc, #12]	@ (8005c6c <HAL_RCC_GetHCLKFreq+0x14>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
 8005c6a:	bf00      	nop
 8005c6c:	20000030 	.word	0x20000030

08005c70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c74:	f7ff fff0 	bl	8005c58 <HAL_RCC_GetHCLKFreq>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	4b05      	ldr	r3, [pc, #20]	@ (8005c90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	0a9b      	lsrs	r3, r3, #10
 8005c80:	f003 0307 	and.w	r3, r3, #7
 8005c84:	4903      	ldr	r1, [pc, #12]	@ (8005c94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c86:	5ccb      	ldrb	r3, [r1, r3]
 8005c88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	40023800 	.word	0x40023800
 8005c94:	0800d42c 	.word	0x0800d42c

08005c98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c9c:	f7ff ffdc 	bl	8005c58 <HAL_RCC_GetHCLKFreq>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	4b05      	ldr	r3, [pc, #20]	@ (8005cb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	0b5b      	lsrs	r3, r3, #13
 8005ca8:	f003 0307 	and.w	r3, r3, #7
 8005cac:	4903      	ldr	r1, [pc, #12]	@ (8005cbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cae:	5ccb      	ldrb	r3, [r1, r3]
 8005cb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	40023800 	.word	0x40023800
 8005cbc:	0800d42c 	.word	0x0800d42c

08005cc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005cc4:	b0ae      	sub	sp, #184	@ 0xb8
 8005cc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ce6:	4bcb      	ldr	r3, [pc, #812]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x354>)
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f003 030c 	and.w	r3, r3, #12
 8005cee:	2b0c      	cmp	r3, #12
 8005cf0:	f200 8204 	bhi.w	80060fc <HAL_RCC_GetSysClockFreq+0x43c>
 8005cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8005cfc <HAL_RCC_GetSysClockFreq+0x3c>)
 8005cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cfa:	bf00      	nop
 8005cfc:	08005d31 	.word	0x08005d31
 8005d00:	080060fd 	.word	0x080060fd
 8005d04:	080060fd 	.word	0x080060fd
 8005d08:	080060fd 	.word	0x080060fd
 8005d0c:	08005d39 	.word	0x08005d39
 8005d10:	080060fd 	.word	0x080060fd
 8005d14:	080060fd 	.word	0x080060fd
 8005d18:	080060fd 	.word	0x080060fd
 8005d1c:	08005d41 	.word	0x08005d41
 8005d20:	080060fd 	.word	0x080060fd
 8005d24:	080060fd 	.word	0x080060fd
 8005d28:	080060fd 	.word	0x080060fd
 8005d2c:	08005f31 	.word	0x08005f31
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d30:	4bb9      	ldr	r3, [pc, #740]	@ (8006018 <HAL_RCC_GetSysClockFreq+0x358>)
 8005d32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005d36:	e1e5      	b.n	8006104 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d38:	4bb7      	ldr	r3, [pc, #732]	@ (8006018 <HAL_RCC_GetSysClockFreq+0x358>)
 8005d3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005d3e:	e1e1      	b.n	8006104 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d40:	4bb4      	ldr	r3, [pc, #720]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x354>)
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d4c:	4bb1      	ldr	r3, [pc, #708]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x354>)
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d071      	beq.n	8005e3c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d58:	4bae      	ldr	r3, [pc, #696]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x354>)
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	099b      	lsrs	r3, r3, #6
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d64:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8005d68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d74:	2300      	movs	r3, #0
 8005d76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005d7a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d7e:	4622      	mov	r2, r4
 8005d80:	462b      	mov	r3, r5
 8005d82:	f04f 0000 	mov.w	r0, #0
 8005d86:	f04f 0100 	mov.w	r1, #0
 8005d8a:	0159      	lsls	r1, r3, #5
 8005d8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d90:	0150      	lsls	r0, r2, #5
 8005d92:	4602      	mov	r2, r0
 8005d94:	460b      	mov	r3, r1
 8005d96:	4621      	mov	r1, r4
 8005d98:	1a51      	subs	r1, r2, r1
 8005d9a:	6439      	str	r1, [r7, #64]	@ 0x40
 8005d9c:	4629      	mov	r1, r5
 8005d9e:	eb63 0301 	sbc.w	r3, r3, r1
 8005da2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005da4:	f04f 0200 	mov.w	r2, #0
 8005da8:	f04f 0300 	mov.w	r3, #0
 8005dac:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8005db0:	4649      	mov	r1, r9
 8005db2:	018b      	lsls	r3, r1, #6
 8005db4:	4641      	mov	r1, r8
 8005db6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005dba:	4641      	mov	r1, r8
 8005dbc:	018a      	lsls	r2, r1, #6
 8005dbe:	4641      	mov	r1, r8
 8005dc0:	1a51      	subs	r1, r2, r1
 8005dc2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005dc4:	4649      	mov	r1, r9
 8005dc6:	eb63 0301 	sbc.w	r3, r3, r1
 8005dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dcc:	f04f 0200 	mov.w	r2, #0
 8005dd0:	f04f 0300 	mov.w	r3, #0
 8005dd4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005dd8:	4649      	mov	r1, r9
 8005dda:	00cb      	lsls	r3, r1, #3
 8005ddc:	4641      	mov	r1, r8
 8005dde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005de2:	4641      	mov	r1, r8
 8005de4:	00ca      	lsls	r2, r1, #3
 8005de6:	4610      	mov	r0, r2
 8005de8:	4619      	mov	r1, r3
 8005dea:	4603      	mov	r3, r0
 8005dec:	4622      	mov	r2, r4
 8005dee:	189b      	adds	r3, r3, r2
 8005df0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005df2:	462b      	mov	r3, r5
 8005df4:	460a      	mov	r2, r1
 8005df6:	eb42 0303 	adc.w	r3, r2, r3
 8005dfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dfc:	f04f 0200 	mov.w	r2, #0
 8005e00:	f04f 0300 	mov.w	r3, #0
 8005e04:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005e08:	4629      	mov	r1, r5
 8005e0a:	028b      	lsls	r3, r1, #10
 8005e0c:	4621      	mov	r1, r4
 8005e0e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005e12:	4621      	mov	r1, r4
 8005e14:	028a      	lsls	r2, r1, #10
 8005e16:	4610      	mov	r0, r2
 8005e18:	4619      	mov	r1, r3
 8005e1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e24:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005e28:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005e2c:	f7fa ff4c 	bl	8000cc8 <__aeabi_uldivmod>
 8005e30:	4602      	mov	r2, r0
 8005e32:	460b      	mov	r3, r1
 8005e34:	4613      	mov	r3, r2
 8005e36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e3a:	e067      	b.n	8005f0c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e3c:	4b75      	ldr	r3, [pc, #468]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x354>)
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	099b      	lsrs	r3, r3, #6
 8005e42:	2200      	movs	r2, #0
 8005e44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005e48:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005e4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005e50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e54:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e56:	2300      	movs	r3, #0
 8005e58:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005e5a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8005e5e:	4622      	mov	r2, r4
 8005e60:	462b      	mov	r3, r5
 8005e62:	f04f 0000 	mov.w	r0, #0
 8005e66:	f04f 0100 	mov.w	r1, #0
 8005e6a:	0159      	lsls	r1, r3, #5
 8005e6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e70:	0150      	lsls	r0, r2, #5
 8005e72:	4602      	mov	r2, r0
 8005e74:	460b      	mov	r3, r1
 8005e76:	4621      	mov	r1, r4
 8005e78:	1a51      	subs	r1, r2, r1
 8005e7a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005e7c:	4629      	mov	r1, r5
 8005e7e:	eb63 0301 	sbc.w	r3, r3, r1
 8005e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e84:	f04f 0200 	mov.w	r2, #0
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8005e90:	4649      	mov	r1, r9
 8005e92:	018b      	lsls	r3, r1, #6
 8005e94:	4641      	mov	r1, r8
 8005e96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005e9a:	4641      	mov	r1, r8
 8005e9c:	018a      	lsls	r2, r1, #6
 8005e9e:	4641      	mov	r1, r8
 8005ea0:	ebb2 0a01 	subs.w	sl, r2, r1
 8005ea4:	4649      	mov	r1, r9
 8005ea6:	eb63 0b01 	sbc.w	fp, r3, r1
 8005eaa:	f04f 0200 	mov.w	r2, #0
 8005eae:	f04f 0300 	mov.w	r3, #0
 8005eb2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005eb6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005eba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ebe:	4692      	mov	sl, r2
 8005ec0:	469b      	mov	fp, r3
 8005ec2:	4623      	mov	r3, r4
 8005ec4:	eb1a 0303 	adds.w	r3, sl, r3
 8005ec8:	623b      	str	r3, [r7, #32]
 8005eca:	462b      	mov	r3, r5
 8005ecc:	eb4b 0303 	adc.w	r3, fp, r3
 8005ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ed2:	f04f 0200 	mov.w	r2, #0
 8005ed6:	f04f 0300 	mov.w	r3, #0
 8005eda:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005ede:	4629      	mov	r1, r5
 8005ee0:	028b      	lsls	r3, r1, #10
 8005ee2:	4621      	mov	r1, r4
 8005ee4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ee8:	4621      	mov	r1, r4
 8005eea:	028a      	lsls	r2, r1, #10
 8005eec:	4610      	mov	r0, r2
 8005eee:	4619      	mov	r1, r3
 8005ef0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	673b      	str	r3, [r7, #112]	@ 0x70
 8005ef8:	677a      	str	r2, [r7, #116]	@ 0x74
 8005efa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8005efe:	f7fa fee3 	bl	8000cc8 <__aeabi_uldivmod>
 8005f02:	4602      	mov	r2, r0
 8005f04:	460b      	mov	r3, r1
 8005f06:	4613      	mov	r3, r2
 8005f08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005f0c:	4b41      	ldr	r3, [pc, #260]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x354>)
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	0c1b      	lsrs	r3, r3, #16
 8005f12:	f003 0303 	and.w	r3, r3, #3
 8005f16:	3301      	adds	r3, #1
 8005f18:	005b      	lsls	r3, r3, #1
 8005f1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8005f1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005f22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005f2e:	e0e9      	b.n	8006104 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f30:	4b38      	ldr	r3, [pc, #224]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x354>)
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f3c:	4b35      	ldr	r3, [pc, #212]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x354>)
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d069      	beq.n	800601c <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f48:	4b32      	ldr	r3, [pc, #200]	@ (8006014 <HAL_RCC_GetSysClockFreq+0x354>)
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	099b      	lsrs	r3, r3, #6
 8005f4e:	2200      	movs	r2, #0
 8005f50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f52:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005f54:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005f56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f5a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f60:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005f64:	4622      	mov	r2, r4
 8005f66:	462b      	mov	r3, r5
 8005f68:	f04f 0000 	mov.w	r0, #0
 8005f6c:	f04f 0100 	mov.w	r1, #0
 8005f70:	0159      	lsls	r1, r3, #5
 8005f72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f76:	0150      	lsls	r0, r2, #5
 8005f78:	4602      	mov	r2, r0
 8005f7a:	460b      	mov	r3, r1
 8005f7c:	4621      	mov	r1, r4
 8005f7e:	1a51      	subs	r1, r2, r1
 8005f80:	61b9      	str	r1, [r7, #24]
 8005f82:	4629      	mov	r1, r5
 8005f84:	eb63 0301 	sbc.w	r3, r3, r1
 8005f88:	61fb      	str	r3, [r7, #28]
 8005f8a:	f04f 0200 	mov.w	r2, #0
 8005f8e:	f04f 0300 	mov.w	r3, #0
 8005f92:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005f96:	4659      	mov	r1, fp
 8005f98:	018b      	lsls	r3, r1, #6
 8005f9a:	4651      	mov	r1, sl
 8005f9c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005fa0:	4651      	mov	r1, sl
 8005fa2:	018a      	lsls	r2, r1, #6
 8005fa4:	4651      	mov	r1, sl
 8005fa6:	ebb2 0801 	subs.w	r8, r2, r1
 8005faa:	4659      	mov	r1, fp
 8005fac:	eb63 0901 	sbc.w	r9, r3, r1
 8005fb0:	f04f 0200 	mov.w	r2, #0
 8005fb4:	f04f 0300 	mov.w	r3, #0
 8005fb8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005fbc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005fc0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005fc4:	4690      	mov	r8, r2
 8005fc6:	4699      	mov	r9, r3
 8005fc8:	4623      	mov	r3, r4
 8005fca:	eb18 0303 	adds.w	r3, r8, r3
 8005fce:	613b      	str	r3, [r7, #16]
 8005fd0:	462b      	mov	r3, r5
 8005fd2:	eb49 0303 	adc.w	r3, r9, r3
 8005fd6:	617b      	str	r3, [r7, #20]
 8005fd8:	f04f 0200 	mov.w	r2, #0
 8005fdc:	f04f 0300 	mov.w	r3, #0
 8005fe0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005fe4:	4629      	mov	r1, r5
 8005fe6:	028b      	lsls	r3, r1, #10
 8005fe8:	4621      	mov	r1, r4
 8005fea:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005fee:	4621      	mov	r1, r4
 8005ff0:	028a      	lsls	r2, r1, #10
 8005ff2:	4610      	mov	r0, r2
 8005ff4:	4619      	mov	r1, r3
 8005ff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ffe:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8006000:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006004:	f7fa fe60 	bl	8000cc8 <__aeabi_uldivmod>
 8006008:	4602      	mov	r2, r0
 800600a:	460b      	mov	r3, r1
 800600c:	4613      	mov	r3, r2
 800600e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006012:	e063      	b.n	80060dc <HAL_RCC_GetSysClockFreq+0x41c>
 8006014:	40023800 	.word	0x40023800
 8006018:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800601c:	4b3d      	ldr	r3, [pc, #244]	@ (8006114 <HAL_RCC_GetSysClockFreq+0x454>)
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	099b      	lsrs	r3, r3, #6
 8006022:	2200      	movs	r2, #0
 8006024:	4618      	mov	r0, r3
 8006026:	4611      	mov	r1, r2
 8006028:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800602c:	653b      	str	r3, [r7, #80]	@ 0x50
 800602e:	2300      	movs	r3, #0
 8006030:	657b      	str	r3, [r7, #84]	@ 0x54
 8006032:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8006036:	4642      	mov	r2, r8
 8006038:	464b      	mov	r3, r9
 800603a:	f04f 0000 	mov.w	r0, #0
 800603e:	f04f 0100 	mov.w	r1, #0
 8006042:	0159      	lsls	r1, r3, #5
 8006044:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006048:	0150      	lsls	r0, r2, #5
 800604a:	4602      	mov	r2, r0
 800604c:	460b      	mov	r3, r1
 800604e:	4641      	mov	r1, r8
 8006050:	1a51      	subs	r1, r2, r1
 8006052:	60b9      	str	r1, [r7, #8]
 8006054:	4649      	mov	r1, r9
 8006056:	eb63 0301 	sbc.w	r3, r3, r1
 800605a:	60fb      	str	r3, [r7, #12]
 800605c:	f04f 0200 	mov.w	r2, #0
 8006060:	f04f 0300 	mov.w	r3, #0
 8006064:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006068:	4659      	mov	r1, fp
 800606a:	018b      	lsls	r3, r1, #6
 800606c:	4651      	mov	r1, sl
 800606e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006072:	4651      	mov	r1, sl
 8006074:	018a      	lsls	r2, r1, #6
 8006076:	4651      	mov	r1, sl
 8006078:	1a54      	subs	r4, r2, r1
 800607a:	4659      	mov	r1, fp
 800607c:	eb63 0501 	sbc.w	r5, r3, r1
 8006080:	f04f 0200 	mov.w	r2, #0
 8006084:	f04f 0300 	mov.w	r3, #0
 8006088:	00eb      	lsls	r3, r5, #3
 800608a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800608e:	00e2      	lsls	r2, r4, #3
 8006090:	4614      	mov	r4, r2
 8006092:	461d      	mov	r5, r3
 8006094:	4643      	mov	r3, r8
 8006096:	18e3      	adds	r3, r4, r3
 8006098:	603b      	str	r3, [r7, #0]
 800609a:	464b      	mov	r3, r9
 800609c:	eb45 0303 	adc.w	r3, r5, r3
 80060a0:	607b      	str	r3, [r7, #4]
 80060a2:	f04f 0200 	mov.w	r2, #0
 80060a6:	f04f 0300 	mov.w	r3, #0
 80060aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060ae:	4629      	mov	r1, r5
 80060b0:	028b      	lsls	r3, r1, #10
 80060b2:	4621      	mov	r1, r4
 80060b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80060b8:	4621      	mov	r1, r4
 80060ba:	028a      	lsls	r2, r1, #10
 80060bc:	4610      	mov	r0, r2
 80060be:	4619      	mov	r1, r3
 80060c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80060c4:	2200      	movs	r2, #0
 80060c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060c8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80060ca:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80060ce:	f7fa fdfb 	bl	8000cc8 <__aeabi_uldivmod>
 80060d2:	4602      	mov	r2, r0
 80060d4:	460b      	mov	r3, r1
 80060d6:	4613      	mov	r3, r2
 80060d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80060dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006114 <HAL_RCC_GetSysClockFreq+0x454>)
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	0f1b      	lsrs	r3, r3, #28
 80060e2:	f003 0307 	and.w	r3, r3, #7
 80060e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80060ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80060ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80060f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80060f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80060fa:	e003      	b.n	8006104 <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060fc:	4b06      	ldr	r3, [pc, #24]	@ (8006118 <HAL_RCC_GetSysClockFreq+0x458>)
 80060fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006102:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006104:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8006108:	4618      	mov	r0, r3
 800610a:	37b8      	adds	r7, #184	@ 0xb8
 800610c:	46bd      	mov	sp, r7
 800610e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006112:	bf00      	nop
 8006114:	40023800 	.word	0x40023800
 8006118:	00f42400 	.word	0x00f42400

0800611c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b086      	sub	sp, #24
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d101      	bne.n	800612e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800612a:	2301      	movs	r3, #1
 800612c:	e28d      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 0301 	and.w	r3, r3, #1
 8006136:	2b00      	cmp	r3, #0
 8006138:	f000 8083 	beq.w	8006242 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800613c:	4b94      	ldr	r3, [pc, #592]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	f003 030c 	and.w	r3, r3, #12
 8006144:	2b04      	cmp	r3, #4
 8006146:	d019      	beq.n	800617c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006148:	4b91      	ldr	r3, [pc, #580]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f003 030c 	and.w	r3, r3, #12
        || \
 8006150:	2b08      	cmp	r3, #8
 8006152:	d106      	bne.n	8006162 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006154:	4b8e      	ldr	r3, [pc, #568]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800615c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006160:	d00c      	beq.n	800617c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006162:	4b8b      	ldr	r3, [pc, #556]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800616a:	2b0c      	cmp	r3, #12
 800616c:	d112      	bne.n	8006194 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800616e:	4b88      	ldr	r3, [pc, #544]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006176:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800617a:	d10b      	bne.n	8006194 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800617c:	4b84      	ldr	r3, [pc, #528]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006184:	2b00      	cmp	r3, #0
 8006186:	d05b      	beq.n	8006240 <HAL_RCC_OscConfig+0x124>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d157      	bne.n	8006240 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e25a      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800619c:	d106      	bne.n	80061ac <HAL_RCC_OscConfig+0x90>
 800619e:	4b7c      	ldr	r3, [pc, #496]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a7b      	ldr	r2, [pc, #492]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80061a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061a8:	6013      	str	r3, [r2, #0]
 80061aa:	e01d      	b.n	80061e8 <HAL_RCC_OscConfig+0xcc>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80061b4:	d10c      	bne.n	80061d0 <HAL_RCC_OscConfig+0xb4>
 80061b6:	4b76      	ldr	r3, [pc, #472]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a75      	ldr	r2, [pc, #468]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80061bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061c0:	6013      	str	r3, [r2, #0]
 80061c2:	4b73      	ldr	r3, [pc, #460]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a72      	ldr	r2, [pc, #456]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80061c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061cc:	6013      	str	r3, [r2, #0]
 80061ce:	e00b      	b.n	80061e8 <HAL_RCC_OscConfig+0xcc>
 80061d0:	4b6f      	ldr	r3, [pc, #444]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a6e      	ldr	r2, [pc, #440]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80061d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061da:	6013      	str	r3, [r2, #0]
 80061dc:	4b6c      	ldr	r3, [pc, #432]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a6b      	ldr	r2, [pc, #428]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80061e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d013      	beq.n	8006218 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061f0:	f7fd fd34 	bl	8003c5c <HAL_GetTick>
 80061f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061f6:	e008      	b.n	800620a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061f8:	f7fd fd30 	bl	8003c5c <HAL_GetTick>
 80061fc:	4602      	mov	r2, r0
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	2b64      	cmp	r3, #100	@ 0x64
 8006204:	d901      	bls.n	800620a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006206:	2303      	movs	r3, #3
 8006208:	e21f      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800620a:	4b61      	ldr	r3, [pc, #388]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006212:	2b00      	cmp	r3, #0
 8006214:	d0f0      	beq.n	80061f8 <HAL_RCC_OscConfig+0xdc>
 8006216:	e014      	b.n	8006242 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006218:	f7fd fd20 	bl	8003c5c <HAL_GetTick>
 800621c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800621e:	e008      	b.n	8006232 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006220:	f7fd fd1c 	bl	8003c5c <HAL_GetTick>
 8006224:	4602      	mov	r2, r0
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	2b64      	cmp	r3, #100	@ 0x64
 800622c:	d901      	bls.n	8006232 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e20b      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006232:	4b57      	ldr	r3, [pc, #348]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1f0      	bne.n	8006220 <HAL_RCC_OscConfig+0x104>
 800623e:	e000      	b.n	8006242 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006240:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0302 	and.w	r3, r3, #2
 800624a:	2b00      	cmp	r3, #0
 800624c:	d06f      	beq.n	800632e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800624e:	4b50      	ldr	r3, [pc, #320]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f003 030c 	and.w	r3, r3, #12
 8006256:	2b00      	cmp	r3, #0
 8006258:	d017      	beq.n	800628a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800625a:	4b4d      	ldr	r3, [pc, #308]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	f003 030c 	and.w	r3, r3, #12
        || \
 8006262:	2b08      	cmp	r3, #8
 8006264:	d105      	bne.n	8006272 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8006266:	4b4a      	ldr	r3, [pc, #296]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800626e:	2b00      	cmp	r3, #0
 8006270:	d00b      	beq.n	800628a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006272:	4b47      	ldr	r3, [pc, #284]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800627a:	2b0c      	cmp	r3, #12
 800627c:	d11c      	bne.n	80062b8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800627e:	4b44      	ldr	r3, [pc, #272]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006286:	2b00      	cmp	r3, #0
 8006288:	d116      	bne.n	80062b8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800628a:	4b41      	ldr	r3, [pc, #260]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0302 	and.w	r3, r3, #2
 8006292:	2b00      	cmp	r3, #0
 8006294:	d005      	beq.n	80062a2 <HAL_RCC_OscConfig+0x186>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	2b01      	cmp	r3, #1
 800629c:	d001      	beq.n	80062a2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e1d3      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062a2:	4b3b      	ldr	r3, [pc, #236]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	00db      	lsls	r3, r3, #3
 80062b0:	4937      	ldr	r1, [pc, #220]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80062b2:	4313      	orrs	r3, r2
 80062b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062b6:	e03a      	b.n	800632e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d020      	beq.n	8006302 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062c0:	4b34      	ldr	r3, [pc, #208]	@ (8006394 <HAL_RCC_OscConfig+0x278>)
 80062c2:	2201      	movs	r2, #1
 80062c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c6:	f7fd fcc9 	bl	8003c5c <HAL_GetTick>
 80062ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062cc:	e008      	b.n	80062e0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062ce:	f7fd fcc5 	bl	8003c5c <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	2b02      	cmp	r3, #2
 80062da:	d901      	bls.n	80062e0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	e1b4      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062e0:	4b2b      	ldr	r3, [pc, #172]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 0302 	and.w	r3, r3, #2
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d0f0      	beq.n	80062ce <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062ec:	4b28      	ldr	r3, [pc, #160]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	00db      	lsls	r3, r3, #3
 80062fa:	4925      	ldr	r1, [pc, #148]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 80062fc:	4313      	orrs	r3, r2
 80062fe:	600b      	str	r3, [r1, #0]
 8006300:	e015      	b.n	800632e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006302:	4b24      	ldr	r3, [pc, #144]	@ (8006394 <HAL_RCC_OscConfig+0x278>)
 8006304:	2200      	movs	r2, #0
 8006306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006308:	f7fd fca8 	bl	8003c5c <HAL_GetTick>
 800630c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800630e:	e008      	b.n	8006322 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006310:	f7fd fca4 	bl	8003c5c <HAL_GetTick>
 8006314:	4602      	mov	r2, r0
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	2b02      	cmp	r3, #2
 800631c:	d901      	bls.n	8006322 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e193      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006322:	4b1b      	ldr	r3, [pc, #108]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0302 	and.w	r3, r3, #2
 800632a:	2b00      	cmp	r3, #0
 800632c:	d1f0      	bne.n	8006310 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 0308 	and.w	r3, r3, #8
 8006336:	2b00      	cmp	r3, #0
 8006338:	d036      	beq.n	80063a8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d016      	beq.n	8006370 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006342:	4b15      	ldr	r3, [pc, #84]	@ (8006398 <HAL_RCC_OscConfig+0x27c>)
 8006344:	2201      	movs	r2, #1
 8006346:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006348:	f7fd fc88 	bl	8003c5c <HAL_GetTick>
 800634c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800634e:	e008      	b.n	8006362 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006350:	f7fd fc84 	bl	8003c5c <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	2b02      	cmp	r3, #2
 800635c:	d901      	bls.n	8006362 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e173      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006362:	4b0b      	ldr	r3, [pc, #44]	@ (8006390 <HAL_RCC_OscConfig+0x274>)
 8006364:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006366:	f003 0302 	and.w	r3, r3, #2
 800636a:	2b00      	cmp	r3, #0
 800636c:	d0f0      	beq.n	8006350 <HAL_RCC_OscConfig+0x234>
 800636e:	e01b      	b.n	80063a8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006370:	4b09      	ldr	r3, [pc, #36]	@ (8006398 <HAL_RCC_OscConfig+0x27c>)
 8006372:	2200      	movs	r2, #0
 8006374:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006376:	f7fd fc71 	bl	8003c5c <HAL_GetTick>
 800637a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800637c:	e00e      	b.n	800639c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800637e:	f7fd fc6d 	bl	8003c5c <HAL_GetTick>
 8006382:	4602      	mov	r2, r0
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	2b02      	cmp	r3, #2
 800638a:	d907      	bls.n	800639c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800638c:	2303      	movs	r3, #3
 800638e:	e15c      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
 8006390:	40023800 	.word	0x40023800
 8006394:	42470000 	.word	0x42470000
 8006398:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800639c:	4b8a      	ldr	r3, [pc, #552]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 800639e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063a0:	f003 0302 	and.w	r3, r3, #2
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1ea      	bne.n	800637e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0304 	and.w	r3, r3, #4
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	f000 8097 	beq.w	80064e4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063b6:	2300      	movs	r3, #0
 80063b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063ba:	4b83      	ldr	r3, [pc, #524]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 80063bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10f      	bne.n	80063e6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063c6:	2300      	movs	r3, #0
 80063c8:	60bb      	str	r3, [r7, #8]
 80063ca:	4b7f      	ldr	r3, [pc, #508]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 80063cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ce:	4a7e      	ldr	r2, [pc, #504]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 80063d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80063d6:	4b7c      	ldr	r3, [pc, #496]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 80063d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063de:	60bb      	str	r3, [r7, #8]
 80063e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063e2:	2301      	movs	r3, #1
 80063e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063e6:	4b79      	ldr	r3, [pc, #484]	@ (80065cc <HAL_RCC_OscConfig+0x4b0>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d118      	bne.n	8006424 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063f2:	4b76      	ldr	r3, [pc, #472]	@ (80065cc <HAL_RCC_OscConfig+0x4b0>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a75      	ldr	r2, [pc, #468]	@ (80065cc <HAL_RCC_OscConfig+0x4b0>)
 80063f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063fe:	f7fd fc2d 	bl	8003c5c <HAL_GetTick>
 8006402:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006404:	e008      	b.n	8006418 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006406:	f7fd fc29 	bl	8003c5c <HAL_GetTick>
 800640a:	4602      	mov	r2, r0
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	1ad3      	subs	r3, r2, r3
 8006410:	2b02      	cmp	r3, #2
 8006412:	d901      	bls.n	8006418 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006414:	2303      	movs	r3, #3
 8006416:	e118      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006418:	4b6c      	ldr	r3, [pc, #432]	@ (80065cc <HAL_RCC_OscConfig+0x4b0>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006420:	2b00      	cmp	r3, #0
 8006422:	d0f0      	beq.n	8006406 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	2b01      	cmp	r3, #1
 800642a:	d106      	bne.n	800643a <HAL_RCC_OscConfig+0x31e>
 800642c:	4b66      	ldr	r3, [pc, #408]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 800642e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006430:	4a65      	ldr	r2, [pc, #404]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 8006432:	f043 0301 	orr.w	r3, r3, #1
 8006436:	6713      	str	r3, [r2, #112]	@ 0x70
 8006438:	e01c      	b.n	8006474 <HAL_RCC_OscConfig+0x358>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	2b05      	cmp	r3, #5
 8006440:	d10c      	bne.n	800645c <HAL_RCC_OscConfig+0x340>
 8006442:	4b61      	ldr	r3, [pc, #388]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 8006444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006446:	4a60      	ldr	r2, [pc, #384]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 8006448:	f043 0304 	orr.w	r3, r3, #4
 800644c:	6713      	str	r3, [r2, #112]	@ 0x70
 800644e:	4b5e      	ldr	r3, [pc, #376]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 8006450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006452:	4a5d      	ldr	r2, [pc, #372]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 8006454:	f043 0301 	orr.w	r3, r3, #1
 8006458:	6713      	str	r3, [r2, #112]	@ 0x70
 800645a:	e00b      	b.n	8006474 <HAL_RCC_OscConfig+0x358>
 800645c:	4b5a      	ldr	r3, [pc, #360]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 800645e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006460:	4a59      	ldr	r2, [pc, #356]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 8006462:	f023 0301 	bic.w	r3, r3, #1
 8006466:	6713      	str	r3, [r2, #112]	@ 0x70
 8006468:	4b57      	ldr	r3, [pc, #348]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 800646a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800646c:	4a56      	ldr	r2, [pc, #344]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 800646e:	f023 0304 	bic.w	r3, r3, #4
 8006472:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d015      	beq.n	80064a8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800647c:	f7fd fbee 	bl	8003c5c <HAL_GetTick>
 8006480:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006482:	e00a      	b.n	800649a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006484:	f7fd fbea 	bl	8003c5c <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006492:	4293      	cmp	r3, r2
 8006494:	d901      	bls.n	800649a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e0d7      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800649a:	4b4b      	ldr	r3, [pc, #300]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 800649c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d0ee      	beq.n	8006484 <HAL_RCC_OscConfig+0x368>
 80064a6:	e014      	b.n	80064d2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064a8:	f7fd fbd8 	bl	8003c5c <HAL_GetTick>
 80064ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064ae:	e00a      	b.n	80064c6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064b0:	f7fd fbd4 	bl	8003c5c <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064be:	4293      	cmp	r3, r2
 80064c0:	d901      	bls.n	80064c6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80064c2:	2303      	movs	r3, #3
 80064c4:	e0c1      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064c6:	4b40      	ldr	r3, [pc, #256]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 80064c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1ee      	bne.n	80064b0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80064d2:	7dfb      	ldrb	r3, [r7, #23]
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d105      	bne.n	80064e4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064d8:	4b3b      	ldr	r3, [pc, #236]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 80064da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064dc:	4a3a      	ldr	r2, [pc, #232]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 80064de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	699b      	ldr	r3, [r3, #24]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f000 80ad 	beq.w	8006648 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80064ee:	4b36      	ldr	r3, [pc, #216]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f003 030c 	and.w	r3, r3, #12
 80064f6:	2b08      	cmp	r3, #8
 80064f8:	d060      	beq.n	80065bc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	2b02      	cmp	r3, #2
 8006500:	d145      	bne.n	800658e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006502:	4b33      	ldr	r3, [pc, #204]	@ (80065d0 <HAL_RCC_OscConfig+0x4b4>)
 8006504:	2200      	movs	r2, #0
 8006506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006508:	f7fd fba8 	bl	8003c5c <HAL_GetTick>
 800650c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800650e:	e008      	b.n	8006522 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006510:	f7fd fba4 	bl	8003c5c <HAL_GetTick>
 8006514:	4602      	mov	r2, r0
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	2b02      	cmp	r3, #2
 800651c:	d901      	bls.n	8006522 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e093      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006522:	4b29      	ldr	r3, [pc, #164]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d1f0      	bne.n	8006510 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	69da      	ldr	r2, [r3, #28]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	431a      	orrs	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800653c:	019b      	lsls	r3, r3, #6
 800653e:	431a      	orrs	r2, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006544:	085b      	lsrs	r3, r3, #1
 8006546:	3b01      	subs	r3, #1
 8006548:	041b      	lsls	r3, r3, #16
 800654a:	431a      	orrs	r2, r3
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006550:	061b      	lsls	r3, r3, #24
 8006552:	431a      	orrs	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006558:	071b      	lsls	r3, r3, #28
 800655a:	491b      	ldr	r1, [pc, #108]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 800655c:	4313      	orrs	r3, r2
 800655e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006560:	4b1b      	ldr	r3, [pc, #108]	@ (80065d0 <HAL_RCC_OscConfig+0x4b4>)
 8006562:	2201      	movs	r2, #1
 8006564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006566:	f7fd fb79 	bl	8003c5c <HAL_GetTick>
 800656a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800656c:	e008      	b.n	8006580 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800656e:	f7fd fb75 	bl	8003c5c <HAL_GetTick>
 8006572:	4602      	mov	r2, r0
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	1ad3      	subs	r3, r2, r3
 8006578:	2b02      	cmp	r3, #2
 800657a:	d901      	bls.n	8006580 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800657c:	2303      	movs	r3, #3
 800657e:	e064      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006580:	4b11      	ldr	r3, [pc, #68]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d0f0      	beq.n	800656e <HAL_RCC_OscConfig+0x452>
 800658c:	e05c      	b.n	8006648 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800658e:	4b10      	ldr	r3, [pc, #64]	@ (80065d0 <HAL_RCC_OscConfig+0x4b4>)
 8006590:	2200      	movs	r2, #0
 8006592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006594:	f7fd fb62 	bl	8003c5c <HAL_GetTick>
 8006598:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800659a:	e008      	b.n	80065ae <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800659c:	f7fd fb5e 	bl	8003c5c <HAL_GetTick>
 80065a0:	4602      	mov	r2, r0
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d901      	bls.n	80065ae <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e04d      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065ae:	4b06      	ldr	r3, [pc, #24]	@ (80065c8 <HAL_RCC_OscConfig+0x4ac>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d1f0      	bne.n	800659c <HAL_RCC_OscConfig+0x480>
 80065ba:	e045      	b.n	8006648 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	699b      	ldr	r3, [r3, #24]
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d107      	bne.n	80065d4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e040      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
 80065c8:	40023800 	.word	0x40023800
 80065cc:	40007000 	.word	0x40007000
 80065d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80065d4:	4b1f      	ldr	r3, [pc, #124]	@ (8006654 <HAL_RCC_OscConfig+0x538>)
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d030      	beq.n	8006644 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d129      	bne.n	8006644 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d122      	bne.n	8006644 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006604:	4013      	ands	r3, r2
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800660a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800660c:	4293      	cmp	r3, r2
 800660e:	d119      	bne.n	8006644 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800661a:	085b      	lsrs	r3, r3, #1
 800661c:	3b01      	subs	r3, #1
 800661e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006620:	429a      	cmp	r2, r3
 8006622:	d10f      	bne.n	8006644 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800662e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006630:	429a      	cmp	r2, r3
 8006632:	d107      	bne.n	8006644 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800663e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006640:	429a      	cmp	r2, r3
 8006642:	d001      	beq.n	8006648 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e000      	b.n	800664a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006648:	2300      	movs	r3, #0
}
 800664a:	4618      	mov	r0, r3
 800664c:	3718      	adds	r7, #24
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	40023800 	.word	0x40023800

08006658 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d101      	bne.n	800666a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e07b      	b.n	8006762 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666e:	2b00      	cmp	r3, #0
 8006670:	d108      	bne.n	8006684 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800667a:	d009      	beq.n	8006690 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	61da      	str	r2, [r3, #28]
 8006682:	e005      	b.n	8006690 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2200      	movs	r2, #0
 8006694:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800669c:	b2db      	uxtb	r3, r3
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d106      	bne.n	80066b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f7fc ff8a 	bl	80035c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2202      	movs	r2, #2
 80066b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80066d8:	431a      	orrs	r2, r3
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066e2:	431a      	orrs	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	691b      	ldr	r3, [r3, #16]
 80066e8:	f003 0302 	and.w	r3, r3, #2
 80066ec:	431a      	orrs	r2, r3
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	695b      	ldr	r3, [r3, #20]
 80066f2:	f003 0301 	and.w	r3, r3, #1
 80066f6:	431a      	orrs	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	699b      	ldr	r3, [r3, #24]
 80066fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006700:	431a      	orrs	r2, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	69db      	ldr	r3, [r3, #28]
 8006706:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800670a:	431a      	orrs	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a1b      	ldr	r3, [r3, #32]
 8006710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006714:	ea42 0103 	orr.w	r1, r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800671c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	430a      	orrs	r2, r1
 8006726:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	0c1b      	lsrs	r3, r3, #16
 800672e:	f003 0104 	and.w	r1, r3, #4
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006736:	f003 0210 	and.w	r2, r3, #16
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	430a      	orrs	r2, r1
 8006740:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	69da      	ldr	r2, [r3, #28]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006750:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	3708      	adds	r7, #8
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}

0800676a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800676a:	b580      	push	{r7, lr}
 800676c:	b088      	sub	sp, #32
 800676e:	af00      	add	r7, sp, #0
 8006770:	60f8      	str	r0, [r7, #12]
 8006772:	60b9      	str	r1, [r7, #8]
 8006774:	603b      	str	r3, [r7, #0]
 8006776:	4613      	mov	r3, r2
 8006778:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800677a:	f7fd fa6f 	bl	8003c5c <HAL_GetTick>
 800677e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006780:	88fb      	ldrh	r3, [r7, #6]
 8006782:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800678a:	b2db      	uxtb	r3, r3
 800678c:	2b01      	cmp	r3, #1
 800678e:	d001      	beq.n	8006794 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006790:	2302      	movs	r3, #2
 8006792:	e12a      	b.n	80069ea <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d002      	beq.n	80067a0 <HAL_SPI_Transmit+0x36>
 800679a:	88fb      	ldrh	r3, [r7, #6]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d101      	bne.n	80067a4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	e122      	b.n	80069ea <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d101      	bne.n	80067b2 <HAL_SPI_Transmit+0x48>
 80067ae:	2302      	movs	r3, #2
 80067b0:	e11b      	b.n	80069ea <HAL_SPI_Transmit+0x280>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2203      	movs	r2, #3
 80067be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	68ba      	ldr	r2, [r7, #8]
 80067cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	88fa      	ldrh	r2, [r7, #6]
 80067d2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	88fa      	ldrh	r2, [r7, #6]
 80067d8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2200      	movs	r2, #0
 80067de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2200      	movs	r2, #0
 80067e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2200      	movs	r2, #0
 80067ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2200      	movs	r2, #0
 80067f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006800:	d10f      	bne.n	8006822 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	681a      	ldr	r2, [r3, #0]
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006810:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006820:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800682c:	2b40      	cmp	r3, #64	@ 0x40
 800682e:	d007      	beq.n	8006840 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800683e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006848:	d152      	bne.n	80068f0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d002      	beq.n	8006858 <HAL_SPI_Transmit+0xee>
 8006852:	8b7b      	ldrh	r3, [r7, #26]
 8006854:	2b01      	cmp	r3, #1
 8006856:	d145      	bne.n	80068e4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800685c:	881a      	ldrh	r2, [r3, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006868:	1c9a      	adds	r2, r3, #2
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006872:	b29b      	uxth	r3, r3
 8006874:	3b01      	subs	r3, #1
 8006876:	b29a      	uxth	r2, r3
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800687c:	e032      	b.n	80068e4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f003 0302 	and.w	r3, r3, #2
 8006888:	2b02      	cmp	r3, #2
 800688a:	d112      	bne.n	80068b2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006890:	881a      	ldrh	r2, [r3, #0]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800689c:	1c9a      	adds	r2, r3, #2
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	3b01      	subs	r3, #1
 80068aa:	b29a      	uxth	r2, r3
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	86da      	strh	r2, [r3, #54]	@ 0x36
 80068b0:	e018      	b.n	80068e4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068b2:	f7fd f9d3 	bl	8003c5c <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	683a      	ldr	r2, [r7, #0]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d803      	bhi.n	80068ca <HAL_SPI_Transmit+0x160>
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c8:	d102      	bne.n	80068d0 <HAL_SPI_Transmit+0x166>
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d109      	bne.n	80068e4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80068e0:	2303      	movs	r3, #3
 80068e2:	e082      	b.n	80069ea <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1c7      	bne.n	800687e <HAL_SPI_Transmit+0x114>
 80068ee:	e053      	b.n	8006998 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d002      	beq.n	80068fe <HAL_SPI_Transmit+0x194>
 80068f8:	8b7b      	ldrh	r3, [r7, #26]
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d147      	bne.n	800698e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	330c      	adds	r3, #12
 8006908:	7812      	ldrb	r2, [r2, #0]
 800690a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006910:	1c5a      	adds	r2, r3, #1
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800691a:	b29b      	uxth	r3, r3
 800691c:	3b01      	subs	r3, #1
 800691e:	b29a      	uxth	r2, r3
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006924:	e033      	b.n	800698e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f003 0302 	and.w	r3, r3, #2
 8006930:	2b02      	cmp	r3, #2
 8006932:	d113      	bne.n	800695c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	330c      	adds	r3, #12
 800693e:	7812      	ldrb	r2, [r2, #0]
 8006940:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006946:	1c5a      	adds	r2, r3, #1
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006950:	b29b      	uxth	r3, r3
 8006952:	3b01      	subs	r3, #1
 8006954:	b29a      	uxth	r2, r3
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	86da      	strh	r2, [r3, #54]	@ 0x36
 800695a:	e018      	b.n	800698e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800695c:	f7fd f97e 	bl	8003c5c <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	683a      	ldr	r2, [r7, #0]
 8006968:	429a      	cmp	r2, r3
 800696a:	d803      	bhi.n	8006974 <HAL_SPI_Transmit+0x20a>
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006972:	d102      	bne.n	800697a <HAL_SPI_Transmit+0x210>
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d109      	bne.n	800698e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2201      	movs	r2, #1
 800697e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e02d      	b.n	80069ea <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006992:	b29b      	uxth	r3, r3
 8006994:	2b00      	cmp	r3, #0
 8006996:	d1c6      	bne.n	8006926 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006998:	69fa      	ldr	r2, [r7, #28]
 800699a:	6839      	ldr	r1, [r7, #0]
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f000 fb6b 	bl	8007078 <SPI_EndRxTxTransaction>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d002      	beq.n	80069ae <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2220      	movs	r2, #32
 80069ac:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d10a      	bne.n	80069cc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069b6:	2300      	movs	r3, #0
 80069b8:	617b      	str	r3, [r7, #20]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	617b      	str	r3, [r7, #20]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	617b      	str	r3, [r7, #20]
 80069ca:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d001      	beq.n	80069e8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e000      	b.n	80069ea <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80069e8:	2300      	movs	r3, #0
  }
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3720      	adds	r7, #32
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b08a      	sub	sp, #40	@ 0x28
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	60f8      	str	r0, [r7, #12]
 80069fa:	60b9      	str	r1, [r7, #8]
 80069fc:	607a      	str	r2, [r7, #4]
 80069fe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006a00:	2301      	movs	r3, #1
 8006a02:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a04:	f7fd f92a 	bl	8003c5c <HAL_GetTick>
 8006a08:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a10:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006a18:	887b      	ldrh	r3, [r7, #2]
 8006a1a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a1c:	7ffb      	ldrb	r3, [r7, #31]
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d00c      	beq.n	8006a3c <HAL_SPI_TransmitReceive+0x4a>
 8006a22:	69bb      	ldr	r3, [r7, #24]
 8006a24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a28:	d106      	bne.n	8006a38 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d102      	bne.n	8006a38 <HAL_SPI_TransmitReceive+0x46>
 8006a32:	7ffb      	ldrb	r3, [r7, #31]
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	d001      	beq.n	8006a3c <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8006a38:	2302      	movs	r3, #2
 8006a3a:	e17f      	b.n	8006d3c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d005      	beq.n	8006a4e <HAL_SPI_TransmitReceive+0x5c>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d002      	beq.n	8006a4e <HAL_SPI_TransmitReceive+0x5c>
 8006a48:	887b      	ldrh	r3, [r7, #2]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d101      	bne.n	8006a52 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e174      	b.n	8006d3c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d101      	bne.n	8006a60 <HAL_SPI_TransmitReceive+0x6e>
 8006a5c:	2302      	movs	r3, #2
 8006a5e:	e16d      	b.n	8006d3c <HAL_SPI_TransmitReceive+0x34a>
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	2b04      	cmp	r3, #4
 8006a72:	d003      	beq.n	8006a7c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2205      	movs	r2, #5
 8006a78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	887a      	ldrh	r2, [r7, #2]
 8006a8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	887a      	ldrh	r2, [r7, #2]
 8006a92:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	68ba      	ldr	r2, [r7, #8]
 8006a98:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	887a      	ldrh	r2, [r7, #2]
 8006a9e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	887a      	ldrh	r2, [r7, #2]
 8006aa4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006abc:	2b40      	cmp	r3, #64	@ 0x40
 8006abe:	d007      	beq.n	8006ad0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ace:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ad8:	d17e      	bne.n	8006bd8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d002      	beq.n	8006ae8 <HAL_SPI_TransmitReceive+0xf6>
 8006ae2:	8afb      	ldrh	r3, [r7, #22]
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d16c      	bne.n	8006bc2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aec:	881a      	ldrh	r2, [r3, #0]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006af8:	1c9a      	adds	r2, r3, #2
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	3b01      	subs	r3, #1
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b0c:	e059      	b.n	8006bc2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	f003 0302 	and.w	r3, r3, #2
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d11b      	bne.n	8006b54 <HAL_SPI_TransmitReceive+0x162>
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d016      	beq.n	8006b54 <HAL_SPI_TransmitReceive+0x162>
 8006b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d113      	bne.n	8006b54 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b30:	881a      	ldrh	r2, [r3, #0]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b3c:	1c9a      	adds	r2, r3, #2
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b46:	b29b      	uxth	r3, r3
 8006b48:	3b01      	subs	r3, #1
 8006b4a:	b29a      	uxth	r2, r3
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b50:	2300      	movs	r3, #0
 8006b52:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	f003 0301 	and.w	r3, r3, #1
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d119      	bne.n	8006b96 <HAL_SPI_TransmitReceive+0x1a4>
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d014      	beq.n	8006b96 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	68da      	ldr	r2, [r3, #12]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b76:	b292      	uxth	r2, r2
 8006b78:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b7e:	1c9a      	adds	r2, r3, #2
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	3b01      	subs	r3, #1
 8006b8c:	b29a      	uxth	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b92:	2301      	movs	r3, #1
 8006b94:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006b96:	f7fd f861 	bl	8003c5c <HAL_GetTick>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	6a3b      	ldr	r3, [r7, #32]
 8006b9e:	1ad3      	subs	r3, r2, r3
 8006ba0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d80d      	bhi.n	8006bc2 <HAL_SPI_TransmitReceive+0x1d0>
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bac:	d009      	beq.n	8006bc2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006bbe:	2303      	movs	r3, #3
 8006bc0:	e0bc      	b.n	8006d3c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d1a0      	bne.n	8006b0e <HAL_SPI_TransmitReceive+0x11c>
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d19b      	bne.n	8006b0e <HAL_SPI_TransmitReceive+0x11c>
 8006bd6:	e082      	b.n	8006cde <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d002      	beq.n	8006be6 <HAL_SPI_TransmitReceive+0x1f4>
 8006be0:	8afb      	ldrh	r3, [r7, #22]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d171      	bne.n	8006cca <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	330c      	adds	r3, #12
 8006bf0:	7812      	ldrb	r2, [r2, #0]
 8006bf2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bf8:	1c5a      	adds	r2, r3, #1
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	3b01      	subs	r3, #1
 8006c06:	b29a      	uxth	r2, r3
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c0c:	e05d      	b.n	8006cca <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	689b      	ldr	r3, [r3, #8]
 8006c14:	f003 0302 	and.w	r3, r3, #2
 8006c18:	2b02      	cmp	r3, #2
 8006c1a:	d11c      	bne.n	8006c56 <HAL_SPI_TransmitReceive+0x264>
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d017      	beq.n	8006c56 <HAL_SPI_TransmitReceive+0x264>
 8006c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d114      	bne.n	8006c56 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	330c      	adds	r3, #12
 8006c36:	7812      	ldrb	r2, [r2, #0]
 8006c38:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c3e:	1c5a      	adds	r2, r3, #1
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	b29a      	uxth	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c52:	2300      	movs	r3, #0
 8006c54:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	f003 0301 	and.w	r3, r3, #1
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d119      	bne.n	8006c98 <HAL_SPI_TransmitReceive+0x2a6>
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d014      	beq.n	8006c98 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68da      	ldr	r2, [r3, #12]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c78:	b2d2      	uxtb	r2, r2
 8006c7a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c80:	1c5a      	adds	r2, r3, #1
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	3b01      	subs	r3, #1
 8006c8e:	b29a      	uxth	r2, r3
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c94:	2301      	movs	r3, #1
 8006c96:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c98:	f7fc ffe0 	bl	8003c5c <HAL_GetTick>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	6a3b      	ldr	r3, [r7, #32]
 8006ca0:	1ad3      	subs	r3, r2, r3
 8006ca2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d803      	bhi.n	8006cb0 <HAL_SPI_TransmitReceive+0x2be>
 8006ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cae:	d102      	bne.n	8006cb6 <HAL_SPI_TransmitReceive+0x2c4>
 8006cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d109      	bne.n	8006cca <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	e038      	b.n	8006d3c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d19c      	bne.n	8006c0e <HAL_SPI_TransmitReceive+0x21c>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d197      	bne.n	8006c0e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cde:	6a3a      	ldr	r2, [r7, #32]
 8006ce0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ce2:	68f8      	ldr	r0, [r7, #12]
 8006ce4:	f000 f9c8 	bl	8007078 <SPI_EndRxTxTransaction>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d008      	beq.n	8006d00 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2220      	movs	r2, #32
 8006cf2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e01d      	b.n	8006d3c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d10a      	bne.n	8006d1e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d08:	2300      	movs	r3, #0
 8006d0a:	613b      	str	r3, [r7, #16]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	613b      	str	r3, [r7, #16]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	613b      	str	r3, [r7, #16]
 8006d1c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2201      	movs	r2, #1
 8006d22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d001      	beq.n	8006d3a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e000      	b.n	8006d3c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006d3a:	2300      	movs	r3, #0
  }
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3728      	adds	r7, #40	@ 0x28
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b088      	sub	sp, #32
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006d5c:	69bb      	ldr	r3, [r7, #24]
 8006d5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d10e      	bne.n	8006d84 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006d66:	69bb      	ldr	r3, [r7, #24]
 8006d68:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d009      	beq.n	8006d84 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d004      	beq.n	8006d84 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	4798      	blx	r3
    return;
 8006d82:	e0ce      	b.n	8006f22 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006d84:	69bb      	ldr	r3, [r7, #24]
 8006d86:	f003 0302 	and.w	r3, r3, #2
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d009      	beq.n	8006da2 <HAL_SPI_IRQHandler+0x5e>
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d004      	beq.n	8006da2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	4798      	blx	r3
    return;
 8006da0:	e0bf      	b.n	8006f22 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	f003 0320 	and.w	r3, r3, #32
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d10a      	bne.n	8006dc2 <HAL_SPI_IRQHandler+0x7e>
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d105      	bne.n	8006dc2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006db6:	69bb      	ldr	r3, [r7, #24]
 8006db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f000 80b0 	beq.w	8006f22 <HAL_SPI_IRQHandler+0x1de>
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	f003 0320 	and.w	r3, r3, #32
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f000 80aa 	beq.w	8006f22 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d023      	beq.n	8006e20 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	2b03      	cmp	r3, #3
 8006de2:	d011      	beq.n	8006e08 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006de8:	f043 0204 	orr.w	r2, r3, #4
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006df0:	2300      	movs	r3, #0
 8006df2:	617b      	str	r3, [r7, #20]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	617b      	str	r3, [r7, #20]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	617b      	str	r3, [r7, #20]
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	e00b      	b.n	8006e20 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e08:	2300      	movs	r3, #0
 8006e0a:	613b      	str	r3, [r7, #16]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	613b      	str	r3, [r7, #16]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	613b      	str	r3, [r7, #16]
 8006e1c:	693b      	ldr	r3, [r7, #16]
        return;
 8006e1e:	e080      	b.n	8006f22 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	f003 0320 	and.w	r3, r3, #32
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d014      	beq.n	8006e54 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e2e:	f043 0201 	orr.w	r2, r3, #1
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006e36:	2300      	movs	r3, #0
 8006e38:	60fb      	str	r3, [r7, #12]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	60fb      	str	r3, [r7, #12]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681a      	ldr	r2, [r3, #0]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e50:	601a      	str	r2, [r3, #0]
 8006e52:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d00c      	beq.n	8006e78 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e62:	f043 0208 	orr.w	r2, r3, #8
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	60bb      	str	r3, [r7, #8]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	60bb      	str	r3, [r7, #8]
 8006e76:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d04f      	beq.n	8006f20 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	685a      	ldr	r2, [r3, #4]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006e8e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	f003 0302 	and.w	r3, r3, #2
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d104      	bne.n	8006eac <HAL_SPI_IRQHandler+0x168>
 8006ea2:	69fb      	ldr	r3, [r7, #28]
 8006ea4:	f003 0301 	and.w	r3, r3, #1
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d034      	beq.n	8006f16 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	685a      	ldr	r2, [r3, #4]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f022 0203 	bic.w	r2, r2, #3
 8006eba:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d011      	beq.n	8006ee8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ec8:	4a17      	ldr	r2, [pc, #92]	@ (8006f28 <HAL_SPI_IRQHandler+0x1e4>)
 8006eca:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f7fe f951 	bl	8005178 <HAL_DMA_Abort_IT>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d005      	beq.n	8006ee8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ee0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d016      	beq.n	8006f1e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ef4:	4a0c      	ldr	r2, [pc, #48]	@ (8006f28 <HAL_SPI_IRQHandler+0x1e4>)
 8006ef6:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7fe f93b 	bl	8005178 <HAL_DMA_Abort_IT>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d00a      	beq.n	8006f1e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f0c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8006f14:	e003      	b.n	8006f1e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 f808 	bl	8006f2c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006f1c:	e000      	b.n	8006f20 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8006f1e:	bf00      	nop
    return;
 8006f20:	bf00      	nop
  }
}
 8006f22:	3720      	adds	r7, #32
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}
 8006f28:	08006f41 	.word	0x08006f41

08006f2c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006f34:	bf00      	nop
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b084      	sub	sp, #16
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f4c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2200      	movs	r2, #0
 8006f52:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2200      	movs	r2, #0
 8006f58:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006f5a:	68f8      	ldr	r0, [r7, #12]
 8006f5c:	f7ff ffe6 	bl	8006f2c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f60:	bf00      	nop
 8006f62:	3710      	adds	r7, #16
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b088      	sub	sp, #32
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	603b      	str	r3, [r7, #0]
 8006f74:	4613      	mov	r3, r2
 8006f76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f78:	f7fc fe70 	bl	8003c5c <HAL_GetTick>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f80:	1a9b      	subs	r3, r3, r2
 8006f82:	683a      	ldr	r2, [r7, #0]
 8006f84:	4413      	add	r3, r2
 8006f86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f88:	f7fc fe68 	bl	8003c5c <HAL_GetTick>
 8006f8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f8e:	4b39      	ldr	r3, [pc, #228]	@ (8007074 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	015b      	lsls	r3, r3, #5
 8006f94:	0d1b      	lsrs	r3, r3, #20
 8006f96:	69fa      	ldr	r2, [r7, #28]
 8006f98:	fb02 f303 	mul.w	r3, r2, r3
 8006f9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f9e:	e054      	b.n	800704a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fa6:	d050      	beq.n	800704a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006fa8:	f7fc fe58 	bl	8003c5c <HAL_GetTick>
 8006fac:	4602      	mov	r2, r0
 8006fae:	69bb      	ldr	r3, [r7, #24]
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	69fa      	ldr	r2, [r7, #28]
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d902      	bls.n	8006fbe <SPI_WaitFlagStateUntilTimeout+0x56>
 8006fb8:	69fb      	ldr	r3, [r7, #28]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d13d      	bne.n	800703a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	685a      	ldr	r2, [r3, #4]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006fcc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fd6:	d111      	bne.n	8006ffc <SPI_WaitFlagStateUntilTimeout+0x94>
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fe0:	d004      	beq.n	8006fec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fea:	d107      	bne.n	8006ffc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ffa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007000:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007004:	d10f      	bne.n	8007026 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007014:	601a      	str	r2, [r3, #0]
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007024:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2201      	movs	r2, #1
 800702a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2200      	movs	r2, #0
 8007032:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007036:	2303      	movs	r3, #3
 8007038:	e017      	b.n	800706a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d101      	bne.n	8007044 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007040:	2300      	movs	r3, #0
 8007042:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	3b01      	subs	r3, #1
 8007048:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	689a      	ldr	r2, [r3, #8]
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	4013      	ands	r3, r2
 8007054:	68ba      	ldr	r2, [r7, #8]
 8007056:	429a      	cmp	r2, r3
 8007058:	bf0c      	ite	eq
 800705a:	2301      	moveq	r3, #1
 800705c:	2300      	movne	r3, #0
 800705e:	b2db      	uxtb	r3, r3
 8007060:	461a      	mov	r2, r3
 8007062:	79fb      	ldrb	r3, [r7, #7]
 8007064:	429a      	cmp	r2, r3
 8007066:	d19b      	bne.n	8006fa0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3720      	adds	r7, #32
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	20000030 	.word	0x20000030

08007078 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b088      	sub	sp, #32
 800707c:	af02      	add	r7, sp, #8
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	9300      	str	r3, [sp, #0]
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	2201      	movs	r2, #1
 800708c:	2102      	movs	r1, #2
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f7ff ff6a 	bl	8006f68 <SPI_WaitFlagStateUntilTimeout>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d007      	beq.n	80070aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800709e:	f043 0220 	orr.w	r2, r3, #32
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e032      	b.n	8007110 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80070aa:	4b1b      	ldr	r3, [pc, #108]	@ (8007118 <SPI_EndRxTxTransaction+0xa0>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a1b      	ldr	r2, [pc, #108]	@ (800711c <SPI_EndRxTxTransaction+0xa4>)
 80070b0:	fba2 2303 	umull	r2, r3, r2, r3
 80070b4:	0d5b      	lsrs	r3, r3, #21
 80070b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80070ba:	fb02 f303 	mul.w	r3, r2, r3
 80070be:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070c8:	d112      	bne.n	80070f0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	9300      	str	r3, [sp, #0]
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	2200      	movs	r2, #0
 80070d2:	2180      	movs	r1, #128	@ 0x80
 80070d4:	68f8      	ldr	r0, [r7, #12]
 80070d6:	f7ff ff47 	bl	8006f68 <SPI_WaitFlagStateUntilTimeout>
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d016      	beq.n	800710e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070e4:	f043 0220 	orr.w	r2, r3, #32
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80070ec:	2303      	movs	r3, #3
 80070ee:	e00f      	b.n	8007110 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d00a      	beq.n	800710c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	3b01      	subs	r3, #1
 80070fa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007106:	2b80      	cmp	r3, #128	@ 0x80
 8007108:	d0f2      	beq.n	80070f0 <SPI_EndRxTxTransaction+0x78>
 800710a:	e000      	b.n	800710e <SPI_EndRxTxTransaction+0x96>
        break;
 800710c:	bf00      	nop
  }

  return HAL_OK;
 800710e:	2300      	movs	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	3718      	adds	r7, #24
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}
 8007118:	20000030 	.word	0x20000030
 800711c:	165e9f81 	.word	0x165e9f81

08007120 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b082      	sub	sp, #8
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d101      	bne.n	8007132 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	e041      	b.n	80071b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007138:	b2db      	uxtb	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	d106      	bne.n	800714c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f7fc fa8c 	bl	8003664 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2202      	movs	r2, #2
 8007150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	3304      	adds	r3, #4
 800715c:	4619      	mov	r1, r3
 800715e:	4610      	mov	r0, r2
 8007160:	f000 fcca 	bl	8007af8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3708      	adds	r7, #8
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
	...

080071c0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b085      	sub	sp, #20
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071ce:	b2db      	uxtb	r3, r3
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d001      	beq.n	80071d8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e046      	b.n	8007266 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2202      	movs	r2, #2
 80071dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a23      	ldr	r2, [pc, #140]	@ (8007274 <HAL_TIM_Base_Start+0xb4>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d022      	beq.n	8007230 <HAL_TIM_Base_Start+0x70>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071f2:	d01d      	beq.n	8007230 <HAL_TIM_Base_Start+0x70>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a1f      	ldr	r2, [pc, #124]	@ (8007278 <HAL_TIM_Base_Start+0xb8>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d018      	beq.n	8007230 <HAL_TIM_Base_Start+0x70>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a1e      	ldr	r2, [pc, #120]	@ (800727c <HAL_TIM_Base_Start+0xbc>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d013      	beq.n	8007230 <HAL_TIM_Base_Start+0x70>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a1c      	ldr	r2, [pc, #112]	@ (8007280 <HAL_TIM_Base_Start+0xc0>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d00e      	beq.n	8007230 <HAL_TIM_Base_Start+0x70>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a1b      	ldr	r2, [pc, #108]	@ (8007284 <HAL_TIM_Base_Start+0xc4>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d009      	beq.n	8007230 <HAL_TIM_Base_Start+0x70>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a19      	ldr	r2, [pc, #100]	@ (8007288 <HAL_TIM_Base_Start+0xc8>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d004      	beq.n	8007230 <HAL_TIM_Base_Start+0x70>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a18      	ldr	r2, [pc, #96]	@ (800728c <HAL_TIM_Base_Start+0xcc>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d111      	bne.n	8007254 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	f003 0307 	and.w	r3, r3, #7
 800723a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2b06      	cmp	r3, #6
 8007240:	d010      	beq.n	8007264 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f042 0201 	orr.w	r2, r2, #1
 8007250:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007252:	e007      	b.n	8007264 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f042 0201 	orr.w	r2, r2, #1
 8007262:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3714      	adds	r7, #20
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	40010000 	.word	0x40010000
 8007278:	40000400 	.word	0x40000400
 800727c:	40000800 	.word	0x40000800
 8007280:	40000c00 	.word	0x40000c00
 8007284:	40010400 	.word	0x40010400
 8007288:	40014000 	.word	0x40014000
 800728c:	40001800 	.word	0x40001800

08007290 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007290:	b480      	push	{r7}
 8007292:	b085      	sub	sp, #20
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d001      	beq.n	80072a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	e04e      	b.n	8007346 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2202      	movs	r2, #2
 80072ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	68da      	ldr	r2, [r3, #12]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f042 0201 	orr.w	r2, r2, #1
 80072be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a23      	ldr	r2, [pc, #140]	@ (8007354 <HAL_TIM_Base_Start_IT+0xc4>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d022      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072d2:	d01d      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a1f      	ldr	r2, [pc, #124]	@ (8007358 <HAL_TIM_Base_Start_IT+0xc8>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d018      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a1e      	ldr	r2, [pc, #120]	@ (800735c <HAL_TIM_Base_Start_IT+0xcc>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d013      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a1c      	ldr	r2, [pc, #112]	@ (8007360 <HAL_TIM_Base_Start_IT+0xd0>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d00e      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a1b      	ldr	r2, [pc, #108]	@ (8007364 <HAL_TIM_Base_Start_IT+0xd4>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d009      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a19      	ldr	r2, [pc, #100]	@ (8007368 <HAL_TIM_Base_Start_IT+0xd8>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d004      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a18      	ldr	r2, [pc, #96]	@ (800736c <HAL_TIM_Base_Start_IT+0xdc>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d111      	bne.n	8007334 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	f003 0307 	and.w	r3, r3, #7
 800731a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2b06      	cmp	r3, #6
 8007320:	d010      	beq.n	8007344 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f042 0201 	orr.w	r2, r2, #1
 8007330:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007332:	e007      	b.n	8007344 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f042 0201 	orr.w	r2, r2, #1
 8007342:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3714      	adds	r7, #20
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop
 8007354:	40010000 	.word	0x40010000
 8007358:	40000400 	.word	0x40000400
 800735c:	40000800 	.word	0x40000800
 8007360:	40000c00 	.word	0x40000c00
 8007364:	40010400 	.word	0x40010400
 8007368:	40014000 	.word	0x40014000
 800736c:	40001800 	.word	0x40001800

08007370 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e041      	b.n	8007406 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007388:	b2db      	uxtb	r3, r3
 800738a:	2b00      	cmp	r3, #0
 800738c:	d106      	bne.n	800739c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 f839 	bl	800740e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2202      	movs	r2, #2
 80073a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	3304      	adds	r3, #4
 80073ac:	4619      	mov	r1, r3
 80073ae:	4610      	mov	r0, r2
 80073b0:	f000 fba2 	bl	8007af8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2201      	movs	r2, #1
 80073e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3708      	adds	r7, #8
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800740e:	b480      	push	{r7}
 8007410:	b083      	sub	sp, #12
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007416:	bf00      	nop
 8007418:	370c      	adds	r7, #12
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
	...

08007424 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d109      	bne.n	8007448 <HAL_TIM_PWM_Start+0x24>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800743a:	b2db      	uxtb	r3, r3
 800743c:	2b01      	cmp	r3, #1
 800743e:	bf14      	ite	ne
 8007440:	2301      	movne	r3, #1
 8007442:	2300      	moveq	r3, #0
 8007444:	b2db      	uxtb	r3, r3
 8007446:	e022      	b.n	800748e <HAL_TIM_PWM_Start+0x6a>
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	2b04      	cmp	r3, #4
 800744c:	d109      	bne.n	8007462 <HAL_TIM_PWM_Start+0x3e>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007454:	b2db      	uxtb	r3, r3
 8007456:	2b01      	cmp	r3, #1
 8007458:	bf14      	ite	ne
 800745a:	2301      	movne	r3, #1
 800745c:	2300      	moveq	r3, #0
 800745e:	b2db      	uxtb	r3, r3
 8007460:	e015      	b.n	800748e <HAL_TIM_PWM_Start+0x6a>
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	2b08      	cmp	r3, #8
 8007466:	d109      	bne.n	800747c <HAL_TIM_PWM_Start+0x58>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800746e:	b2db      	uxtb	r3, r3
 8007470:	2b01      	cmp	r3, #1
 8007472:	bf14      	ite	ne
 8007474:	2301      	movne	r3, #1
 8007476:	2300      	moveq	r3, #0
 8007478:	b2db      	uxtb	r3, r3
 800747a:	e008      	b.n	800748e <HAL_TIM_PWM_Start+0x6a>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007482:	b2db      	uxtb	r3, r3
 8007484:	2b01      	cmp	r3, #1
 8007486:	bf14      	ite	ne
 8007488:	2301      	movne	r3, #1
 800748a:	2300      	moveq	r3, #0
 800748c:	b2db      	uxtb	r3, r3
 800748e:	2b00      	cmp	r3, #0
 8007490:	d001      	beq.n	8007496 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e07c      	b.n	8007590 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d104      	bne.n	80074a6 <HAL_TIM_PWM_Start+0x82>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2202      	movs	r2, #2
 80074a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074a4:	e013      	b.n	80074ce <HAL_TIM_PWM_Start+0xaa>
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	2b04      	cmp	r3, #4
 80074aa:	d104      	bne.n	80074b6 <HAL_TIM_PWM_Start+0x92>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2202      	movs	r2, #2
 80074b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074b4:	e00b      	b.n	80074ce <HAL_TIM_PWM_Start+0xaa>
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	2b08      	cmp	r3, #8
 80074ba:	d104      	bne.n	80074c6 <HAL_TIM_PWM_Start+0xa2>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2202      	movs	r2, #2
 80074c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074c4:	e003      	b.n	80074ce <HAL_TIM_PWM_Start+0xaa>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2202      	movs	r2, #2
 80074ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2201      	movs	r2, #1
 80074d4:	6839      	ldr	r1, [r7, #0]
 80074d6:	4618      	mov	r0, r3
 80074d8:	f000 fe04 	bl	80080e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007598 <HAL_TIM_PWM_Start+0x174>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d004      	beq.n	80074f0 <HAL_TIM_PWM_Start+0xcc>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a2c      	ldr	r2, [pc, #176]	@ (800759c <HAL_TIM_PWM_Start+0x178>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d101      	bne.n	80074f4 <HAL_TIM_PWM_Start+0xd0>
 80074f0:	2301      	movs	r3, #1
 80074f2:	e000      	b.n	80074f6 <HAL_TIM_PWM_Start+0xd2>
 80074f4:	2300      	movs	r3, #0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d007      	beq.n	800750a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007508:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a22      	ldr	r2, [pc, #136]	@ (8007598 <HAL_TIM_PWM_Start+0x174>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d022      	beq.n	800755a <HAL_TIM_PWM_Start+0x136>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800751c:	d01d      	beq.n	800755a <HAL_TIM_PWM_Start+0x136>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a1f      	ldr	r2, [pc, #124]	@ (80075a0 <HAL_TIM_PWM_Start+0x17c>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d018      	beq.n	800755a <HAL_TIM_PWM_Start+0x136>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a1d      	ldr	r2, [pc, #116]	@ (80075a4 <HAL_TIM_PWM_Start+0x180>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d013      	beq.n	800755a <HAL_TIM_PWM_Start+0x136>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a1c      	ldr	r2, [pc, #112]	@ (80075a8 <HAL_TIM_PWM_Start+0x184>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d00e      	beq.n	800755a <HAL_TIM_PWM_Start+0x136>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a16      	ldr	r2, [pc, #88]	@ (800759c <HAL_TIM_PWM_Start+0x178>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d009      	beq.n	800755a <HAL_TIM_PWM_Start+0x136>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a18      	ldr	r2, [pc, #96]	@ (80075ac <HAL_TIM_PWM_Start+0x188>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d004      	beq.n	800755a <HAL_TIM_PWM_Start+0x136>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a16      	ldr	r2, [pc, #88]	@ (80075b0 <HAL_TIM_PWM_Start+0x18c>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d111      	bne.n	800757e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	f003 0307 	and.w	r3, r3, #7
 8007564:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2b06      	cmp	r3, #6
 800756a:	d010      	beq.n	800758e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f042 0201 	orr.w	r2, r2, #1
 800757a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800757c:	e007      	b.n	800758e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f042 0201 	orr.w	r2, r2, #1
 800758c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800758e:	2300      	movs	r3, #0
}
 8007590:	4618      	mov	r0, r3
 8007592:	3710      	adds	r7, #16
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}
 8007598:	40010000 	.word	0x40010000
 800759c:	40010400 	.word	0x40010400
 80075a0:	40000400 	.word	0x40000400
 80075a4:	40000800 	.word	0x40000800
 80075a8:	40000c00 	.word	0x40000c00
 80075ac:	40014000 	.word	0x40014000
 80075b0:	40001800 	.word	0x40001800

080075b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68db      	ldr	r3, [r3, #12]
 80075c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	691b      	ldr	r3, [r3, #16]
 80075ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	f003 0302 	and.w	r3, r3, #2
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d020      	beq.n	8007618 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f003 0302 	and.w	r3, r3, #2
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d01b      	beq.n	8007618 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f06f 0202 	mvn.w	r2, #2
 80075e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2201      	movs	r2, #1
 80075ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	699b      	ldr	r3, [r3, #24]
 80075f6:	f003 0303 	and.w	r3, r3, #3
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d003      	beq.n	8007606 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 fa5b 	bl	8007aba <HAL_TIM_IC_CaptureCallback>
 8007604:	e005      	b.n	8007612 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f000 fa4d 	bl	8007aa6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f000 fa5e 	bl	8007ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2200      	movs	r2, #0
 8007616:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	f003 0304 	and.w	r3, r3, #4
 800761e:	2b00      	cmp	r3, #0
 8007620:	d020      	beq.n	8007664 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f003 0304 	and.w	r3, r3, #4
 8007628:	2b00      	cmp	r3, #0
 800762a:	d01b      	beq.n	8007664 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f06f 0204 	mvn.w	r2, #4
 8007634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2202      	movs	r2, #2
 800763a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	699b      	ldr	r3, [r3, #24]
 8007642:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007646:	2b00      	cmp	r3, #0
 8007648:	d003      	beq.n	8007652 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 fa35 	bl	8007aba <HAL_TIM_IC_CaptureCallback>
 8007650:	e005      	b.n	800765e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 fa27 	bl	8007aa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 fa38 	bl	8007ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	f003 0308 	and.w	r3, r3, #8
 800766a:	2b00      	cmp	r3, #0
 800766c:	d020      	beq.n	80076b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f003 0308 	and.w	r3, r3, #8
 8007674:	2b00      	cmp	r3, #0
 8007676:	d01b      	beq.n	80076b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f06f 0208 	mvn.w	r2, #8
 8007680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2204      	movs	r2, #4
 8007686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	69db      	ldr	r3, [r3, #28]
 800768e:	f003 0303 	and.w	r3, r3, #3
 8007692:	2b00      	cmp	r3, #0
 8007694:	d003      	beq.n	800769e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 fa0f 	bl	8007aba <HAL_TIM_IC_CaptureCallback>
 800769c:	e005      	b.n	80076aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 fa01 	bl	8007aa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f000 fa12 	bl	8007ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	f003 0310 	and.w	r3, r3, #16
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d020      	beq.n	80076fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f003 0310 	and.w	r3, r3, #16
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d01b      	beq.n	80076fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f06f 0210 	mvn.w	r2, #16
 80076cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2208      	movs	r2, #8
 80076d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	69db      	ldr	r3, [r3, #28]
 80076da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d003      	beq.n	80076ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 f9e9 	bl	8007aba <HAL_TIM_IC_CaptureCallback>
 80076e8:	e005      	b.n	80076f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f9db 	bl	8007aa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f000 f9ec 	bl	8007ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	f003 0301 	and.w	r3, r3, #1
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00c      	beq.n	8007720 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f003 0301 	and.w	r3, r3, #1
 800770c:	2b00      	cmp	r3, #0
 800770e:	d007      	beq.n	8007720 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f06f 0201 	mvn.w	r2, #1
 8007718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f7fb fe04 	bl	8003328 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00c      	beq.n	8007744 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007730:	2b00      	cmp	r3, #0
 8007732:	d007      	beq.n	8007744 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800773c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 fdce 	bl	80082e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00c      	beq.n	8007768 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007754:	2b00      	cmp	r3, #0
 8007756:	d007      	beq.n	8007768 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 f9bd 	bl	8007ae2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	f003 0320 	and.w	r3, r3, #32
 800776e:	2b00      	cmp	r3, #0
 8007770:	d00c      	beq.n	800778c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f003 0320 	and.w	r3, r3, #32
 8007778:	2b00      	cmp	r3, #0
 800777a:	d007      	beq.n	800778c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f06f 0220 	mvn.w	r2, #32
 8007784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 fda0 	bl	80082cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800778c:	bf00      	nop
 800778e:	3710      	adds	r7, #16
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}

08007794 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b086      	sub	sp, #24
 8007798:	af00      	add	r7, sp, #0
 800779a:	60f8      	str	r0, [r7, #12]
 800779c:	60b9      	str	r1, [r7, #8]
 800779e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077a0:	2300      	movs	r3, #0
 80077a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d101      	bne.n	80077b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80077ae:	2302      	movs	r3, #2
 80077b0:	e0ae      	b.n	8007910 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2201      	movs	r2, #1
 80077b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b0c      	cmp	r3, #12
 80077be:	f200 809f 	bhi.w	8007900 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80077c2:	a201      	add	r2, pc, #4	@ (adr r2, 80077c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80077c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077c8:	080077fd 	.word	0x080077fd
 80077cc:	08007901 	.word	0x08007901
 80077d0:	08007901 	.word	0x08007901
 80077d4:	08007901 	.word	0x08007901
 80077d8:	0800783d 	.word	0x0800783d
 80077dc:	08007901 	.word	0x08007901
 80077e0:	08007901 	.word	0x08007901
 80077e4:	08007901 	.word	0x08007901
 80077e8:	0800787f 	.word	0x0800787f
 80077ec:	08007901 	.word	0x08007901
 80077f0:	08007901 	.word	0x08007901
 80077f4:	08007901 	.word	0x08007901
 80077f8:	080078bf 	.word	0x080078bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	68b9      	ldr	r1, [r7, #8]
 8007802:	4618      	mov	r0, r3
 8007804:	f000 fa24 	bl	8007c50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	699a      	ldr	r2, [r3, #24]
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f042 0208 	orr.w	r2, r2, #8
 8007816:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	699a      	ldr	r2, [r3, #24]
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f022 0204 	bic.w	r2, r2, #4
 8007826:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	6999      	ldr	r1, [r3, #24]
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	691a      	ldr	r2, [r3, #16]
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	430a      	orrs	r2, r1
 8007838:	619a      	str	r2, [r3, #24]
      break;
 800783a:	e064      	b.n	8007906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	68b9      	ldr	r1, [r7, #8]
 8007842:	4618      	mov	r0, r3
 8007844:	f000 fa74 	bl	8007d30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	699a      	ldr	r2, [r3, #24]
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007856:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	699a      	ldr	r2, [r3, #24]
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007866:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	6999      	ldr	r1, [r3, #24]
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	021a      	lsls	r2, r3, #8
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	430a      	orrs	r2, r1
 800787a:	619a      	str	r2, [r3, #24]
      break;
 800787c:	e043      	b.n	8007906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	68b9      	ldr	r1, [r7, #8]
 8007884:	4618      	mov	r0, r3
 8007886:	f000 fac9 	bl	8007e1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	69da      	ldr	r2, [r3, #28]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f042 0208 	orr.w	r2, r2, #8
 8007898:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	69da      	ldr	r2, [r3, #28]
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f022 0204 	bic.w	r2, r2, #4
 80078a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	69d9      	ldr	r1, [r3, #28]
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	691a      	ldr	r2, [r3, #16]
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	430a      	orrs	r2, r1
 80078ba:	61da      	str	r2, [r3, #28]
      break;
 80078bc:	e023      	b.n	8007906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68b9      	ldr	r1, [r7, #8]
 80078c4:	4618      	mov	r0, r3
 80078c6:	f000 fb1d 	bl	8007f04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	69da      	ldr	r2, [r3, #28]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80078d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	69da      	ldr	r2, [r3, #28]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	69d9      	ldr	r1, [r3, #28]
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	691b      	ldr	r3, [r3, #16]
 80078f4:	021a      	lsls	r2, r3, #8
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	430a      	orrs	r2, r1
 80078fc:	61da      	str	r2, [r3, #28]
      break;
 80078fe:	e002      	b.n	8007906 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007900:	2301      	movs	r3, #1
 8007902:	75fb      	strb	r3, [r7, #23]
      break;
 8007904:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800790e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007910:	4618      	mov	r0, r3
 8007912:	3718      	adds	r7, #24
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}

08007918 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b084      	sub	sp, #16
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007922:	2300      	movs	r3, #0
 8007924:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800792c:	2b01      	cmp	r3, #1
 800792e:	d101      	bne.n	8007934 <HAL_TIM_ConfigClockSource+0x1c>
 8007930:	2302      	movs	r3, #2
 8007932:	e0b4      	b.n	8007a9e <HAL_TIM_ConfigClockSource+0x186>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2202      	movs	r2, #2
 8007940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800795a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68ba      	ldr	r2, [r7, #8]
 8007962:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800796c:	d03e      	beq.n	80079ec <HAL_TIM_ConfigClockSource+0xd4>
 800796e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007972:	f200 8087 	bhi.w	8007a84 <HAL_TIM_ConfigClockSource+0x16c>
 8007976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800797a:	f000 8086 	beq.w	8007a8a <HAL_TIM_ConfigClockSource+0x172>
 800797e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007982:	d87f      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x16c>
 8007984:	2b70      	cmp	r3, #112	@ 0x70
 8007986:	d01a      	beq.n	80079be <HAL_TIM_ConfigClockSource+0xa6>
 8007988:	2b70      	cmp	r3, #112	@ 0x70
 800798a:	d87b      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x16c>
 800798c:	2b60      	cmp	r3, #96	@ 0x60
 800798e:	d050      	beq.n	8007a32 <HAL_TIM_ConfigClockSource+0x11a>
 8007990:	2b60      	cmp	r3, #96	@ 0x60
 8007992:	d877      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x16c>
 8007994:	2b50      	cmp	r3, #80	@ 0x50
 8007996:	d03c      	beq.n	8007a12 <HAL_TIM_ConfigClockSource+0xfa>
 8007998:	2b50      	cmp	r3, #80	@ 0x50
 800799a:	d873      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x16c>
 800799c:	2b40      	cmp	r3, #64	@ 0x40
 800799e:	d058      	beq.n	8007a52 <HAL_TIM_ConfigClockSource+0x13a>
 80079a0:	2b40      	cmp	r3, #64	@ 0x40
 80079a2:	d86f      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x16c>
 80079a4:	2b30      	cmp	r3, #48	@ 0x30
 80079a6:	d064      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x15a>
 80079a8:	2b30      	cmp	r3, #48	@ 0x30
 80079aa:	d86b      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x16c>
 80079ac:	2b20      	cmp	r3, #32
 80079ae:	d060      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x15a>
 80079b0:	2b20      	cmp	r3, #32
 80079b2:	d867      	bhi.n	8007a84 <HAL_TIM_ConfigClockSource+0x16c>
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d05c      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x15a>
 80079b8:	2b10      	cmp	r3, #16
 80079ba:	d05a      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x15a>
 80079bc:	e062      	b.n	8007a84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079ce:	f000 fb69 	bl	80080a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80079e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68ba      	ldr	r2, [r7, #8]
 80079e8:	609a      	str	r2, [r3, #8]
      break;
 80079ea:	e04f      	b.n	8007a8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079fc:	f000 fb52 	bl	80080a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	689a      	ldr	r2, [r3, #8]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007a0e:	609a      	str	r2, [r3, #8]
      break;
 8007a10:	e03c      	b.n	8007a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a1e:	461a      	mov	r2, r3
 8007a20:	f000 fac6 	bl	8007fb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2150      	movs	r1, #80	@ 0x50
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f000 fb1f 	bl	800806e <TIM_ITRx_SetConfig>
      break;
 8007a30:	e02c      	b.n	8007a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a3e:	461a      	mov	r2, r3
 8007a40:	f000 fae5 	bl	800800e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2160      	movs	r1, #96	@ 0x60
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f000 fb0f 	bl	800806e <TIM_ITRx_SetConfig>
      break;
 8007a50:	e01c      	b.n	8007a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a5e:	461a      	mov	r2, r3
 8007a60:	f000 faa6 	bl	8007fb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2140      	movs	r1, #64	@ 0x40
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f000 faff 	bl	800806e <TIM_ITRx_SetConfig>
      break;
 8007a70:	e00c      	b.n	8007a8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	4610      	mov	r0, r2
 8007a7e:	f000 faf6 	bl	800806e <TIM_ITRx_SetConfig>
      break;
 8007a82:	e003      	b.n	8007a8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007a84:	2301      	movs	r3, #1
 8007a86:	73fb      	strb	r3, [r7, #15]
      break;
 8007a88:	e000      	b.n	8007a8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007a8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3710      	adds	r7, #16
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}

08007aa6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007aa6:	b480      	push	{r7}
 8007aa8:	b083      	sub	sp, #12
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007aae:	bf00      	nop
 8007ab0:	370c      	adds	r7, #12
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr

08007aba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007aba:	b480      	push	{r7}
 8007abc:	b083      	sub	sp, #12
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007ac2:	bf00      	nop
 8007ac4:	370c      	adds	r7, #12
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr

08007ace <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007ace:	b480      	push	{r7}
 8007ad0:	b083      	sub	sp, #12
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ad6:	bf00      	nop
 8007ad8:	370c      	adds	r7, #12
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr

08007ae2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007ae2:	b480      	push	{r7}
 8007ae4:	b083      	sub	sp, #12
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007aea:	bf00      	nop
 8007aec:	370c      	adds	r7, #12
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
	...

08007af8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b085      	sub	sp, #20
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4a46      	ldr	r2, [pc, #280]	@ (8007c24 <TIM_Base_SetConfig+0x12c>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d013      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b16:	d00f      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	4a43      	ldr	r2, [pc, #268]	@ (8007c28 <TIM_Base_SetConfig+0x130>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d00b      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	4a42      	ldr	r2, [pc, #264]	@ (8007c2c <TIM_Base_SetConfig+0x134>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d007      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4a41      	ldr	r2, [pc, #260]	@ (8007c30 <TIM_Base_SetConfig+0x138>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d003      	beq.n	8007b38 <TIM_Base_SetConfig+0x40>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	4a40      	ldr	r2, [pc, #256]	@ (8007c34 <TIM_Base_SetConfig+0x13c>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d108      	bne.n	8007b4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	68fa      	ldr	r2, [r7, #12]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a35      	ldr	r2, [pc, #212]	@ (8007c24 <TIM_Base_SetConfig+0x12c>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d02b      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b58:	d027      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4a32      	ldr	r2, [pc, #200]	@ (8007c28 <TIM_Base_SetConfig+0x130>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d023      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4a31      	ldr	r2, [pc, #196]	@ (8007c2c <TIM_Base_SetConfig+0x134>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d01f      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	4a30      	ldr	r2, [pc, #192]	@ (8007c30 <TIM_Base_SetConfig+0x138>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d01b      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a2f      	ldr	r2, [pc, #188]	@ (8007c34 <TIM_Base_SetConfig+0x13c>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d017      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a2e      	ldr	r2, [pc, #184]	@ (8007c38 <TIM_Base_SetConfig+0x140>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d013      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4a2d      	ldr	r2, [pc, #180]	@ (8007c3c <TIM_Base_SetConfig+0x144>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d00f      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a2c      	ldr	r2, [pc, #176]	@ (8007c40 <TIM_Base_SetConfig+0x148>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d00b      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a2b      	ldr	r2, [pc, #172]	@ (8007c44 <TIM_Base_SetConfig+0x14c>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d007      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a2a      	ldr	r2, [pc, #168]	@ (8007c48 <TIM_Base_SetConfig+0x150>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d003      	beq.n	8007baa <TIM_Base_SetConfig+0xb2>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	4a29      	ldr	r2, [pc, #164]	@ (8007c4c <TIM_Base_SetConfig+0x154>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d108      	bne.n	8007bbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	68db      	ldr	r3, [r3, #12]
 8007bb6:	68fa      	ldr	r2, [r7, #12]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	695b      	ldr	r3, [r3, #20]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	68fa      	ldr	r2, [r7, #12]
 8007bce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	689a      	ldr	r2, [r3, #8]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a10      	ldr	r2, [pc, #64]	@ (8007c24 <TIM_Base_SetConfig+0x12c>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d003      	beq.n	8007bf0 <TIM_Base_SetConfig+0xf8>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	4a12      	ldr	r2, [pc, #72]	@ (8007c34 <TIM_Base_SetConfig+0x13c>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d103      	bne.n	8007bf8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	691a      	ldr	r2, [r3, #16]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	691b      	ldr	r3, [r3, #16]
 8007c02:	f003 0301 	and.w	r3, r3, #1
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d105      	bne.n	8007c16 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	f023 0201 	bic.w	r2, r3, #1
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	611a      	str	r2, [r3, #16]
  }
}
 8007c16:	bf00      	nop
 8007c18:	3714      	adds	r7, #20
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr
 8007c22:	bf00      	nop
 8007c24:	40010000 	.word	0x40010000
 8007c28:	40000400 	.word	0x40000400
 8007c2c:	40000800 	.word	0x40000800
 8007c30:	40000c00 	.word	0x40000c00
 8007c34:	40010400 	.word	0x40010400
 8007c38:	40014000 	.word	0x40014000
 8007c3c:	40014400 	.word	0x40014400
 8007c40:	40014800 	.word	0x40014800
 8007c44:	40001800 	.word	0x40001800
 8007c48:	40001c00 	.word	0x40001c00
 8007c4c:	40002000 	.word	0x40002000

08007c50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b087      	sub	sp, #28
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a1b      	ldr	r3, [r3, #32]
 8007c5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a1b      	ldr	r3, [r3, #32]
 8007c64:	f023 0201 	bic.w	r2, r3, #1
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	699b      	ldr	r3, [r3, #24]
 8007c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f023 0303 	bic.w	r3, r3, #3
 8007c86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68fa      	ldr	r2, [r7, #12]
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	f023 0302 	bic.w	r3, r3, #2
 8007c98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	697a      	ldr	r2, [r7, #20]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4a20      	ldr	r2, [pc, #128]	@ (8007d28 <TIM_OC1_SetConfig+0xd8>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d003      	beq.n	8007cb4 <TIM_OC1_SetConfig+0x64>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4a1f      	ldr	r2, [pc, #124]	@ (8007d2c <TIM_OC1_SetConfig+0xdc>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d10c      	bne.n	8007cce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	f023 0308 	bic.w	r3, r3, #8
 8007cba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	68db      	ldr	r3, [r3, #12]
 8007cc0:	697a      	ldr	r2, [r7, #20]
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	f023 0304 	bic.w	r3, r3, #4
 8007ccc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	4a15      	ldr	r2, [pc, #84]	@ (8007d28 <TIM_OC1_SetConfig+0xd8>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d003      	beq.n	8007cde <TIM_OC1_SetConfig+0x8e>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	4a14      	ldr	r2, [pc, #80]	@ (8007d2c <TIM_OC1_SetConfig+0xdc>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d111      	bne.n	8007d02 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ce4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007cec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	695b      	ldr	r3, [r3, #20]
 8007cf2:	693a      	ldr	r2, [r7, #16]
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	699b      	ldr	r3, [r3, #24]
 8007cfc:	693a      	ldr	r2, [r7, #16]
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	693a      	ldr	r2, [r7, #16]
 8007d06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	685a      	ldr	r2, [r3, #4]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	697a      	ldr	r2, [r7, #20]
 8007d1a:	621a      	str	r2, [r3, #32]
}
 8007d1c:	bf00      	nop
 8007d1e:	371c      	adds	r7, #28
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr
 8007d28:	40010000 	.word	0x40010000
 8007d2c:	40010400 	.word	0x40010400

08007d30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b087      	sub	sp, #28
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6a1b      	ldr	r3, [r3, #32]
 8007d3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6a1b      	ldr	r3, [r3, #32]
 8007d44:	f023 0210 	bic.w	r2, r3, #16
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	699b      	ldr	r3, [r3, #24]
 8007d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	021b      	lsls	r3, r3, #8
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	4313      	orrs	r3, r2
 8007d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	f023 0320 	bic.w	r3, r3, #32
 8007d7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	011b      	lsls	r3, r3, #4
 8007d82:	697a      	ldr	r2, [r7, #20]
 8007d84:	4313      	orrs	r3, r2
 8007d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	4a22      	ldr	r2, [pc, #136]	@ (8007e14 <TIM_OC2_SetConfig+0xe4>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d003      	beq.n	8007d98 <TIM_OC2_SetConfig+0x68>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a21      	ldr	r2, [pc, #132]	@ (8007e18 <TIM_OC2_SetConfig+0xe8>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d10d      	bne.n	8007db4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	68db      	ldr	r3, [r3, #12]
 8007da4:	011b      	lsls	r3, r3, #4
 8007da6:	697a      	ldr	r2, [r7, #20]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007db2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	4a17      	ldr	r2, [pc, #92]	@ (8007e14 <TIM_OC2_SetConfig+0xe4>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d003      	beq.n	8007dc4 <TIM_OC2_SetConfig+0x94>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a16      	ldr	r2, [pc, #88]	@ (8007e18 <TIM_OC2_SetConfig+0xe8>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d113      	bne.n	8007dec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007dca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007dd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	695b      	ldr	r3, [r3, #20]
 8007dd8:	009b      	lsls	r3, r3, #2
 8007dda:	693a      	ldr	r2, [r7, #16]
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	699b      	ldr	r3, [r3, #24]
 8007de4:	009b      	lsls	r3, r3, #2
 8007de6:	693a      	ldr	r2, [r7, #16]
 8007de8:	4313      	orrs	r3, r2
 8007dea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	693a      	ldr	r2, [r7, #16]
 8007df0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	685a      	ldr	r2, [r3, #4]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	697a      	ldr	r2, [r7, #20]
 8007e04:	621a      	str	r2, [r3, #32]
}
 8007e06:	bf00      	nop
 8007e08:	371c      	adds	r7, #28
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	40010000 	.word	0x40010000
 8007e18:	40010400 	.word	0x40010400

08007e1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b087      	sub	sp, #28
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
 8007e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6a1b      	ldr	r3, [r3, #32]
 8007e2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6a1b      	ldr	r3, [r3, #32]
 8007e30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	69db      	ldr	r3, [r3, #28]
 8007e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f023 0303 	bic.w	r3, r3, #3
 8007e52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	68fa      	ldr	r2, [r7, #12]
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007e64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	021b      	lsls	r3, r3, #8
 8007e6c:	697a      	ldr	r2, [r7, #20]
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	4a21      	ldr	r2, [pc, #132]	@ (8007efc <TIM_OC3_SetConfig+0xe0>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d003      	beq.n	8007e82 <TIM_OC3_SetConfig+0x66>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4a20      	ldr	r2, [pc, #128]	@ (8007f00 <TIM_OC3_SetConfig+0xe4>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d10d      	bne.n	8007e9e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007e88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	021b      	lsls	r3, r3, #8
 8007e90:	697a      	ldr	r2, [r7, #20]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007e9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	4a16      	ldr	r2, [pc, #88]	@ (8007efc <TIM_OC3_SetConfig+0xe0>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d003      	beq.n	8007eae <TIM_OC3_SetConfig+0x92>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	4a15      	ldr	r2, [pc, #84]	@ (8007f00 <TIM_OC3_SetConfig+0xe4>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d113      	bne.n	8007ed6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007eb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ebc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	695b      	ldr	r3, [r3, #20]
 8007ec2:	011b      	lsls	r3, r3, #4
 8007ec4:	693a      	ldr	r2, [r7, #16]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	699b      	ldr	r3, [r3, #24]
 8007ece:	011b      	lsls	r3, r3, #4
 8007ed0:	693a      	ldr	r2, [r7, #16]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	693a      	ldr	r2, [r7, #16]
 8007eda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	68fa      	ldr	r2, [r7, #12]
 8007ee0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	685a      	ldr	r2, [r3, #4]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	697a      	ldr	r2, [r7, #20]
 8007eee:	621a      	str	r2, [r3, #32]
}
 8007ef0:	bf00      	nop
 8007ef2:	371c      	adds	r7, #28
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr
 8007efc:	40010000 	.word	0x40010000
 8007f00:	40010400 	.word	0x40010400

08007f04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b087      	sub	sp, #28
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6a1b      	ldr	r3, [r3, #32]
 8007f12:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6a1b      	ldr	r3, [r3, #32]
 8007f18:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	69db      	ldr	r3, [r3, #28]
 8007f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	021b      	lsls	r3, r3, #8
 8007f42:	68fa      	ldr	r2, [r7, #12]
 8007f44:	4313      	orrs	r3, r2
 8007f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007f4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	031b      	lsls	r3, r3, #12
 8007f56:	693a      	ldr	r2, [r7, #16]
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	4a12      	ldr	r2, [pc, #72]	@ (8007fa8 <TIM_OC4_SetConfig+0xa4>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d003      	beq.n	8007f6c <TIM_OC4_SetConfig+0x68>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	4a11      	ldr	r2, [pc, #68]	@ (8007fac <TIM_OC4_SetConfig+0xa8>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d109      	bne.n	8007f80 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	695b      	ldr	r3, [r3, #20]
 8007f78:	019b      	lsls	r3, r3, #6
 8007f7a:	697a      	ldr	r2, [r7, #20]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	697a      	ldr	r2, [r7, #20]
 8007f84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	68fa      	ldr	r2, [r7, #12]
 8007f8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	685a      	ldr	r2, [r3, #4]
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	693a      	ldr	r2, [r7, #16]
 8007f98:	621a      	str	r2, [r3, #32]
}
 8007f9a:	bf00      	nop
 8007f9c:	371c      	adds	r7, #28
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr
 8007fa6:	bf00      	nop
 8007fa8:	40010000 	.word	0x40010000
 8007fac:	40010400 	.word	0x40010400

08007fb0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b087      	sub	sp, #28
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	60b9      	str	r1, [r7, #8]
 8007fba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6a1b      	ldr	r3, [r3, #32]
 8007fc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	6a1b      	ldr	r3, [r3, #32]
 8007fc6:	f023 0201 	bic.w	r2, r3, #1
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	699b      	ldr	r3, [r3, #24]
 8007fd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007fda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	011b      	lsls	r3, r3, #4
 8007fe0:	693a      	ldr	r2, [r7, #16]
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	f023 030a 	bic.w	r3, r3, #10
 8007fec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007fee:	697a      	ldr	r2, [r7, #20]
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	693a      	ldr	r2, [r7, #16]
 8007ffa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	697a      	ldr	r2, [r7, #20]
 8008000:	621a      	str	r2, [r3, #32]
}
 8008002:	bf00      	nop
 8008004:	371c      	adds	r7, #28
 8008006:	46bd      	mov	sp, r7
 8008008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800c:	4770      	bx	lr

0800800e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800800e:	b480      	push	{r7}
 8008010:	b087      	sub	sp, #28
 8008012:	af00      	add	r7, sp, #0
 8008014:	60f8      	str	r0, [r7, #12]
 8008016:	60b9      	str	r1, [r7, #8]
 8008018:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6a1b      	ldr	r3, [r3, #32]
 800801e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	6a1b      	ldr	r3, [r3, #32]
 8008024:	f023 0210 	bic.w	r2, r3, #16
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	699b      	ldr	r3, [r3, #24]
 8008030:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008038:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	031b      	lsls	r3, r3, #12
 800803e:	693a      	ldr	r2, [r7, #16]
 8008040:	4313      	orrs	r3, r2
 8008042:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800804a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	011b      	lsls	r3, r3, #4
 8008050:	697a      	ldr	r2, [r7, #20]
 8008052:	4313      	orrs	r3, r2
 8008054:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	693a      	ldr	r2, [r7, #16]
 800805a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	697a      	ldr	r2, [r7, #20]
 8008060:	621a      	str	r2, [r3, #32]
}
 8008062:	bf00      	nop
 8008064:	371c      	adds	r7, #28
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr

0800806e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800806e:	b480      	push	{r7}
 8008070:	b085      	sub	sp, #20
 8008072:	af00      	add	r7, sp, #0
 8008074:	6078      	str	r0, [r7, #4]
 8008076:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	689b      	ldr	r3, [r3, #8]
 800807c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008084:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008086:	683a      	ldr	r2, [r7, #0]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	4313      	orrs	r3, r2
 800808c:	f043 0307 	orr.w	r3, r3, #7
 8008090:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	68fa      	ldr	r2, [r7, #12]
 8008096:	609a      	str	r2, [r3, #8]
}
 8008098:	bf00      	nop
 800809a:	3714      	adds	r7, #20
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr

080080a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b087      	sub	sp, #28
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	60b9      	str	r1, [r7, #8]
 80080ae:	607a      	str	r2, [r7, #4]
 80080b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80080be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	021a      	lsls	r2, r3, #8
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	431a      	orrs	r2, r3
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	4313      	orrs	r3, r2
 80080cc:	697a      	ldr	r2, [r7, #20]
 80080ce:	4313      	orrs	r3, r2
 80080d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	609a      	str	r2, [r3, #8]
}
 80080d8:	bf00      	nop
 80080da:	371c      	adds	r7, #28
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b087      	sub	sp, #28
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	f003 031f 	and.w	r3, r3, #31
 80080f6:	2201      	movs	r2, #1
 80080f8:	fa02 f303 	lsl.w	r3, r2, r3
 80080fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	6a1a      	ldr	r2, [r3, #32]
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	43db      	mvns	r3, r3
 8008106:	401a      	ands	r2, r3
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6a1a      	ldr	r2, [r3, #32]
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	f003 031f 	and.w	r3, r3, #31
 8008116:	6879      	ldr	r1, [r7, #4]
 8008118:	fa01 f303 	lsl.w	r3, r1, r3
 800811c:	431a      	orrs	r2, r3
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	621a      	str	r2, [r3, #32]
}
 8008122:	bf00      	nop
 8008124:	371c      	adds	r7, #28
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr
	...

08008130 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008130:	b480      	push	{r7}
 8008132:	b085      	sub	sp, #20
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008140:	2b01      	cmp	r3, #1
 8008142:	d101      	bne.n	8008148 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008144:	2302      	movs	r3, #2
 8008146:	e05a      	b.n	80081fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2201      	movs	r2, #1
 800814c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2202      	movs	r2, #2
 8008154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	689b      	ldr	r3, [r3, #8]
 8008166:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800816e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	68fa      	ldr	r2, [r7, #12]
 8008176:	4313      	orrs	r3, r2
 8008178:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	68fa      	ldr	r2, [r7, #12]
 8008180:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a21      	ldr	r2, [pc, #132]	@ (800820c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d022      	beq.n	80081d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008194:	d01d      	beq.n	80081d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a1d      	ldr	r2, [pc, #116]	@ (8008210 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d018      	beq.n	80081d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a1b      	ldr	r2, [pc, #108]	@ (8008214 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d013      	beq.n	80081d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a1a      	ldr	r2, [pc, #104]	@ (8008218 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d00e      	beq.n	80081d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a18      	ldr	r2, [pc, #96]	@ (800821c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d009      	beq.n	80081d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a17      	ldr	r2, [pc, #92]	@ (8008220 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d004      	beq.n	80081d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a15      	ldr	r2, [pc, #84]	@ (8008224 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d10c      	bne.n	80081ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	68ba      	ldr	r2, [r7, #8]
 80081e0:	4313      	orrs	r3, r2
 80081e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	68ba      	ldr	r2, [r7, #8]
 80081ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80081fc:	2300      	movs	r3, #0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3714      	adds	r7, #20
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr
 800820a:	bf00      	nop
 800820c:	40010000 	.word	0x40010000
 8008210:	40000400 	.word	0x40000400
 8008214:	40000800 	.word	0x40000800
 8008218:	40000c00 	.word	0x40000c00
 800821c:	40010400 	.word	0x40010400
 8008220:	40014000 	.word	0x40014000
 8008224:	40001800 	.word	0x40001800

08008228 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008228:	b480      	push	{r7}
 800822a:	b085      	sub	sp, #20
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008232:	2300      	movs	r3, #0
 8008234:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800823c:	2b01      	cmp	r3, #1
 800823e:	d101      	bne.n	8008244 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008240:	2302      	movs	r3, #2
 8008242:	e03d      	b.n	80082c0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2201      	movs	r2, #1
 8008248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	4313      	orrs	r3, r2
 8008258:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	4313      	orrs	r3, r2
 8008266:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	4313      	orrs	r3, r2
 8008274:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4313      	orrs	r3, r2
 8008282:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	691b      	ldr	r3, [r3, #16]
 800828e:	4313      	orrs	r3, r2
 8008290:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	695b      	ldr	r3, [r3, #20]
 800829c:	4313      	orrs	r3, r2
 800829e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	69db      	ldr	r3, [r3, #28]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	68fa      	ldr	r2, [r7, #12]
 80082b4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2200      	movs	r2, #0
 80082ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80082be:	2300      	movs	r3, #0
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	3714      	adds	r7, #20
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80082e8:	bf00      	nop
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b082      	sub	sp, #8
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d101      	bne.n	8008306 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e042      	b.n	800838c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800830c:	b2db      	uxtb	r3, r3
 800830e:	2b00      	cmp	r3, #0
 8008310:	d106      	bne.n	8008320 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f7fb fa44 	bl	80037a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2224      	movs	r2, #36	@ 0x24
 8008324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	68da      	ldr	r2, [r3, #12]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008336:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f000 fdc1 	bl	8008ec0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	691a      	ldr	r2, [r3, #16]
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800834c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	695a      	ldr	r2, [r3, #20]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800835c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	68da      	ldr	r2, [r3, #12]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800836c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2220      	movs	r2, #32
 8008378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2220      	movs	r2, #32
 8008380:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800838a:	2300      	movs	r3, #0
}
 800838c:	4618      	mov	r0, r3
 800838e:	3708      	adds	r7, #8
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b08c      	sub	sp, #48	@ 0x30
 8008398:	af00      	add	r7, sp, #0
 800839a:	60f8      	str	r0, [r7, #12]
 800839c:	60b9      	str	r1, [r7, #8]
 800839e:	4613      	mov	r3, r2
 80083a0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083a8:	b2db      	uxtb	r3, r3
 80083aa:	2b20      	cmp	r3, #32
 80083ac:	d156      	bne.n	800845c <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d002      	beq.n	80083ba <HAL_UART_Transmit_DMA+0x26>
 80083b4:	88fb      	ldrh	r3, [r7, #6]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d101      	bne.n	80083be <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e04f      	b.n	800845e <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80083be:	68ba      	ldr	r2, [r7, #8]
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	88fa      	ldrh	r2, [r7, #6]
 80083c8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	88fa      	ldrh	r2, [r7, #6]
 80083ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2200      	movs	r2, #0
 80083d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2221      	movs	r2, #33	@ 0x21
 80083da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083e2:	4a21      	ldr	r2, [pc, #132]	@ (8008468 <HAL_UART_Transmit_DMA+0xd4>)
 80083e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ea:	4a20      	ldr	r2, [pc, #128]	@ (800846c <HAL_UART_Transmit_DMA+0xd8>)
 80083ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f2:	4a1f      	ldr	r2, [pc, #124]	@ (8008470 <HAL_UART_Transmit_DMA+0xdc>)
 80083f4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083fa:	2200      	movs	r2, #0
 80083fc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80083fe:	f107 0308 	add.w	r3, r7, #8
 8008402:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800840a:	6819      	ldr	r1, [r3, #0]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	3304      	adds	r3, #4
 8008412:	461a      	mov	r2, r3
 8008414:	88fb      	ldrh	r3, [r7, #6]
 8008416:	f7fc fde7 	bl	8004fe8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008422:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	3314      	adds	r3, #20
 800842a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800842c:	69bb      	ldr	r3, [r7, #24]
 800842e:	e853 3f00 	ldrex	r3, [r3]
 8008432:	617b      	str	r3, [r7, #20]
   return(result);
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800843a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	3314      	adds	r3, #20
 8008442:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008444:	627a      	str	r2, [r7, #36]	@ 0x24
 8008446:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008448:	6a39      	ldr	r1, [r7, #32]
 800844a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800844c:	e841 2300 	strex	r3, r2, [r1]
 8008450:	61fb      	str	r3, [r7, #28]
   return(result);
 8008452:	69fb      	ldr	r3, [r7, #28]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d1e5      	bne.n	8008424 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8008458:	2300      	movs	r3, #0
 800845a:	e000      	b.n	800845e <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800845c:	2302      	movs	r3, #2
  }
}
 800845e:	4618      	mov	r0, r3
 8008460:	3730      	adds	r7, #48	@ 0x30
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
 8008466:	bf00      	nop
 8008468:	080089ed 	.word	0x080089ed
 800846c:	08008a87 	.word	0x08008a87
 8008470:	08008aa3 	.word	0x08008aa3

08008474 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b0ba      	sub	sp, #232	@ 0xe8
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	68db      	ldr	r3, [r3, #12]
 800848c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	695b      	ldr	r3, [r3, #20]
 8008496:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800849a:	2300      	movs	r3, #0
 800849c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80084a0:	2300      	movs	r3, #0
 80084a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80084a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084aa:	f003 030f 	and.w	r3, r3, #15
 80084ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80084b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d10f      	bne.n	80084da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80084ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084be:	f003 0320 	and.w	r3, r3, #32
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d009      	beq.n	80084da <HAL_UART_IRQHandler+0x66>
 80084c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084ca:	f003 0320 	and.w	r3, r3, #32
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d003      	beq.n	80084da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f000 fc36 	bl	8008d44 <UART_Receive_IT>
      return;
 80084d8:	e25b      	b.n	8008992 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80084da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80084de:	2b00      	cmp	r3, #0
 80084e0:	f000 80de 	beq.w	80086a0 <HAL_UART_IRQHandler+0x22c>
 80084e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084e8:	f003 0301 	and.w	r3, r3, #1
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d106      	bne.n	80084fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80084f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	f000 80d1 	beq.w	80086a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80084fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008502:	f003 0301 	and.w	r3, r3, #1
 8008506:	2b00      	cmp	r3, #0
 8008508:	d00b      	beq.n	8008522 <HAL_UART_IRQHandler+0xae>
 800850a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800850e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008512:	2b00      	cmp	r3, #0
 8008514:	d005      	beq.n	8008522 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800851a:	f043 0201 	orr.w	r2, r3, #1
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008526:	f003 0304 	and.w	r3, r3, #4
 800852a:	2b00      	cmp	r3, #0
 800852c:	d00b      	beq.n	8008546 <HAL_UART_IRQHandler+0xd2>
 800852e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008532:	f003 0301 	and.w	r3, r3, #1
 8008536:	2b00      	cmp	r3, #0
 8008538:	d005      	beq.n	8008546 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800853e:	f043 0202 	orr.w	r2, r3, #2
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800854a:	f003 0302 	and.w	r3, r3, #2
 800854e:	2b00      	cmp	r3, #0
 8008550:	d00b      	beq.n	800856a <HAL_UART_IRQHandler+0xf6>
 8008552:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008556:	f003 0301 	and.w	r3, r3, #1
 800855a:	2b00      	cmp	r3, #0
 800855c:	d005      	beq.n	800856a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008562:	f043 0204 	orr.w	r2, r3, #4
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800856a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800856e:	f003 0308 	and.w	r3, r3, #8
 8008572:	2b00      	cmp	r3, #0
 8008574:	d011      	beq.n	800859a <HAL_UART_IRQHandler+0x126>
 8008576:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800857a:	f003 0320 	and.w	r3, r3, #32
 800857e:	2b00      	cmp	r3, #0
 8008580:	d105      	bne.n	800858e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008582:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008586:	f003 0301 	and.w	r3, r3, #1
 800858a:	2b00      	cmp	r3, #0
 800858c:	d005      	beq.n	800859a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008592:	f043 0208 	orr.w	r2, r3, #8
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800859e:	2b00      	cmp	r3, #0
 80085a0:	f000 81f2 	beq.w	8008988 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80085a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085a8:	f003 0320 	and.w	r3, r3, #32
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d008      	beq.n	80085c2 <HAL_UART_IRQHandler+0x14e>
 80085b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085b4:	f003 0320 	and.w	r3, r3, #32
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d002      	beq.n	80085c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f000 fbc1 	bl	8008d44 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	695b      	ldr	r3, [r3, #20]
 80085c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085cc:	2b40      	cmp	r3, #64	@ 0x40
 80085ce:	bf0c      	ite	eq
 80085d0:	2301      	moveq	r3, #1
 80085d2:	2300      	movne	r3, #0
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085de:	f003 0308 	and.w	r3, r3, #8
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d103      	bne.n	80085ee <HAL_UART_IRQHandler+0x17a>
 80085e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d04f      	beq.n	800868e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f000 fac9 	bl	8008b86 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	695b      	ldr	r3, [r3, #20]
 80085fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085fe:	2b40      	cmp	r3, #64	@ 0x40
 8008600:	d141      	bne.n	8008686 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	3314      	adds	r3, #20
 8008608:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800860c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008610:	e853 3f00 	ldrex	r3, [r3]
 8008614:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008618:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800861c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008620:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	3314      	adds	r3, #20
 800862a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800862e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008632:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008636:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800863a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800863e:	e841 2300 	strex	r3, r2, [r1]
 8008642:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008646:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800864a:	2b00      	cmp	r3, #0
 800864c:	d1d9      	bne.n	8008602 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008652:	2b00      	cmp	r3, #0
 8008654:	d013      	beq.n	800867e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800865a:	4a7e      	ldr	r2, [pc, #504]	@ (8008854 <HAL_UART_IRQHandler+0x3e0>)
 800865c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008662:	4618      	mov	r0, r3
 8008664:	f7fc fd88 	bl	8005178 <HAL_DMA_Abort_IT>
 8008668:	4603      	mov	r3, r0
 800866a:	2b00      	cmp	r3, #0
 800866c:	d016      	beq.n	800869c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008678:	4610      	mov	r0, r2
 800867a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800867c:	e00e      	b.n	800869c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f000 f99e 	bl	80089c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008684:	e00a      	b.n	800869c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 f99a 	bl	80089c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800868c:	e006      	b.n	800869c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 f996 	bl	80089c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2200      	movs	r2, #0
 8008698:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800869a:	e175      	b.n	8008988 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800869c:	bf00      	nop
    return;
 800869e:	e173      	b.n	8008988 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	f040 814f 	bne.w	8008948 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80086aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086ae:	f003 0310 	and.w	r3, r3, #16
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	f000 8148 	beq.w	8008948 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80086b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086bc:	f003 0310 	and.w	r3, r3, #16
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	f000 8141 	beq.w	8008948 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80086c6:	2300      	movs	r3, #0
 80086c8:	60bb      	str	r3, [r7, #8]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	60bb      	str	r3, [r7, #8]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	60bb      	str	r3, [r7, #8]
 80086da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	695b      	ldr	r3, [r3, #20]
 80086e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086e6:	2b40      	cmp	r3, #64	@ 0x40
 80086e8:	f040 80b6 	bne.w	8008858 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80086f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f000 8145 	beq.w	800898c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008706:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800870a:	429a      	cmp	r2, r3
 800870c:	f080 813e 	bcs.w	800898c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008716:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800871c:	69db      	ldr	r3, [r3, #28]
 800871e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008722:	f000 8088 	beq.w	8008836 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	330c      	adds	r3, #12
 800872c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008730:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008734:	e853 3f00 	ldrex	r3, [r3]
 8008738:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800873c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008740:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008744:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	330c      	adds	r3, #12
 800874e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008752:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008756:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800875e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008762:	e841 2300 	strex	r3, r2, [r1]
 8008766:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800876a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800876e:	2b00      	cmp	r3, #0
 8008770:	d1d9      	bne.n	8008726 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	3314      	adds	r3, #20
 8008778:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800877a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800877c:	e853 3f00 	ldrex	r3, [r3]
 8008780:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008782:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008784:	f023 0301 	bic.w	r3, r3, #1
 8008788:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	3314      	adds	r3, #20
 8008792:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008796:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800879a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800879e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80087a2:	e841 2300 	strex	r3, r2, [r1]
 80087a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80087a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d1e1      	bne.n	8008772 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	3314      	adds	r3, #20
 80087b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80087b8:	e853 3f00 	ldrex	r3, [r3]
 80087bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80087be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80087c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	3314      	adds	r3, #20
 80087ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80087d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80087d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80087d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80087da:	e841 2300 	strex	r3, r2, [r1]
 80087de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80087e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d1e3      	bne.n	80087ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2220      	movs	r2, #32
 80087ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2200      	movs	r2, #0
 80087f2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	330c      	adds	r3, #12
 80087fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087fe:	e853 3f00 	ldrex	r3, [r3]
 8008802:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008804:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008806:	f023 0310 	bic.w	r3, r3, #16
 800880a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	330c      	adds	r3, #12
 8008814:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008818:	65ba      	str	r2, [r7, #88]	@ 0x58
 800881a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800881c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800881e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008820:	e841 2300 	strex	r3, r2, [r1]
 8008824:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008826:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008828:	2b00      	cmp	r3, #0
 800882a:	d1e3      	bne.n	80087f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008830:	4618      	mov	r0, r3
 8008832:	f7fc fc31 	bl	8005098 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2202      	movs	r2, #2
 800883a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008844:	b29b      	uxth	r3, r3
 8008846:	1ad3      	subs	r3, r2, r3
 8008848:	b29b      	uxth	r3, r3
 800884a:	4619      	mov	r1, r3
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f000 f8c1 	bl	80089d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008852:	e09b      	b.n	800898c <HAL_UART_IRQHandler+0x518>
 8008854:	08008c4d 	.word	0x08008c4d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008860:	b29b      	uxth	r3, r3
 8008862:	1ad3      	subs	r3, r2, r3
 8008864:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800886c:	b29b      	uxth	r3, r3
 800886e:	2b00      	cmp	r3, #0
 8008870:	f000 808e 	beq.w	8008990 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008874:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008878:	2b00      	cmp	r3, #0
 800887a:	f000 8089 	beq.w	8008990 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	330c      	adds	r3, #12
 8008884:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008888:	e853 3f00 	ldrex	r3, [r3]
 800888c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800888e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008890:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008894:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	330c      	adds	r3, #12
 800889e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80088a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80088a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088aa:	e841 2300 	strex	r3, r2, [r1]
 80088ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1e3      	bne.n	800887e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	3314      	adds	r3, #20
 80088bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c0:	e853 3f00 	ldrex	r3, [r3]
 80088c4:	623b      	str	r3, [r7, #32]
   return(result);
 80088c6:	6a3b      	ldr	r3, [r7, #32]
 80088c8:	f023 0301 	bic.w	r3, r3, #1
 80088cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	3314      	adds	r3, #20
 80088d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80088da:	633a      	str	r2, [r7, #48]	@ 0x30
 80088dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088e2:	e841 2300 	strex	r3, r2, [r1]
 80088e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80088e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d1e3      	bne.n	80088b6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2220      	movs	r2, #32
 80088f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2200      	movs	r2, #0
 80088fa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	330c      	adds	r3, #12
 8008902:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008904:	693b      	ldr	r3, [r7, #16]
 8008906:	e853 3f00 	ldrex	r3, [r3]
 800890a:	60fb      	str	r3, [r7, #12]
   return(result);
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	f023 0310 	bic.w	r3, r3, #16
 8008912:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	330c      	adds	r3, #12
 800891c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008920:	61fa      	str	r2, [r7, #28]
 8008922:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008924:	69b9      	ldr	r1, [r7, #24]
 8008926:	69fa      	ldr	r2, [r7, #28]
 8008928:	e841 2300 	strex	r3, r2, [r1]
 800892c:	617b      	str	r3, [r7, #20]
   return(result);
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d1e3      	bne.n	80088fc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2202      	movs	r2, #2
 8008938:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800893a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800893e:	4619      	mov	r1, r3
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f000 f847 	bl	80089d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008946:	e023      	b.n	8008990 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008948:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800894c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008950:	2b00      	cmp	r3, #0
 8008952:	d009      	beq.n	8008968 <HAL_UART_IRQHandler+0x4f4>
 8008954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800895c:	2b00      	cmp	r3, #0
 800895e:	d003      	beq.n	8008968 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f000 f987 	bl	8008c74 <UART_Transmit_IT>
    return;
 8008966:	e014      	b.n	8008992 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008968:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800896c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008970:	2b00      	cmp	r3, #0
 8008972:	d00e      	beq.n	8008992 <HAL_UART_IRQHandler+0x51e>
 8008974:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800897c:	2b00      	cmp	r3, #0
 800897e:	d008      	beq.n	8008992 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f000 f9c7 	bl	8008d14 <UART_EndTransmit_IT>
    return;
 8008986:	e004      	b.n	8008992 <HAL_UART_IRQHandler+0x51e>
    return;
 8008988:	bf00      	nop
 800898a:	e002      	b.n	8008992 <HAL_UART_IRQHandler+0x51e>
      return;
 800898c:	bf00      	nop
 800898e:	e000      	b.n	8008992 <HAL_UART_IRQHandler+0x51e>
      return;
 8008990:	bf00      	nop
  }
}
 8008992:	37e8      	adds	r7, #232	@ 0xe8
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80089a0:	bf00      	nop
 80089a2:	370c      	adds	r7, #12
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80089b4:	bf00      	nop
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80089c8:	bf00      	nop
 80089ca:	370c      	adds	r7, #12
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr

080089d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	460b      	mov	r3, r1
 80089de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80089e0:	bf00      	nop
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr

080089ec <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b090      	sub	sp, #64	@ 0x40
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d137      	bne.n	8008a78 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008a08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	3314      	adds	r3, #20
 8008a14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a18:	e853 3f00 	ldrex	r3, [r3]
 8008a1c:	623b      	str	r3, [r7, #32]
   return(result);
 8008a1e:	6a3b      	ldr	r3, [r7, #32]
 8008a20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a24:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	3314      	adds	r3, #20
 8008a2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a36:	e841 2300 	strex	r3, r2, [r1]
 8008a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d1e5      	bne.n	8008a0e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	330c      	adds	r3, #12
 8008a48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	e853 3f00 	ldrex	r3, [r3]
 8008a50:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a58:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	330c      	adds	r3, #12
 8008a60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a62:	61fa      	str	r2, [r7, #28]
 8008a64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a66:	69b9      	ldr	r1, [r7, #24]
 8008a68:	69fa      	ldr	r2, [r7, #28]
 8008a6a:	e841 2300 	strex	r3, r2, [r1]
 8008a6e:	617b      	str	r3, [r7, #20]
   return(result);
 8008a70:	697b      	ldr	r3, [r7, #20]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d1e5      	bne.n	8008a42 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a76:	e002      	b.n	8008a7e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008a78:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008a7a:	f7fa fc6b 	bl	8003354 <HAL_UART_TxCpltCallback>
}
 8008a7e:	bf00      	nop
 8008a80:	3740      	adds	r7, #64	@ 0x40
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}

08008a86 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a86:	b580      	push	{r7, lr}
 8008a88:	b084      	sub	sp, #16
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a92:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008a94:	68f8      	ldr	r0, [r7, #12]
 8008a96:	f7ff ff7f 	bl	8008998 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a9a:	bf00      	nop
 8008a9c:	3710      	adds	r7, #16
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}

08008aa2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008aa2:	b580      	push	{r7, lr}
 8008aa4:	b084      	sub	sp, #16
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ab2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	695b      	ldr	r3, [r3, #20]
 8008aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008abe:	2b80      	cmp	r3, #128	@ 0x80
 8008ac0:	bf0c      	ite	eq
 8008ac2:	2301      	moveq	r3, #1
 8008ac4:	2300      	movne	r3, #0
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ad0:	b2db      	uxtb	r3, r3
 8008ad2:	2b21      	cmp	r3, #33	@ 0x21
 8008ad4:	d108      	bne.n	8008ae8 <UART_DMAError+0x46>
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d005      	beq.n	8008ae8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008ae2:	68b8      	ldr	r0, [r7, #8]
 8008ae4:	f000 f827 	bl	8008b36 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	695b      	ldr	r3, [r3, #20]
 8008aee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008af2:	2b40      	cmp	r3, #64	@ 0x40
 8008af4:	bf0c      	ite	eq
 8008af6:	2301      	moveq	r3, #1
 8008af8:	2300      	movne	r3, #0
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	2b22      	cmp	r3, #34	@ 0x22
 8008b08:	d108      	bne.n	8008b1c <UART_DMAError+0x7a>
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d005      	beq.n	8008b1c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	2200      	movs	r2, #0
 8008b14:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008b16:	68b8      	ldr	r0, [r7, #8]
 8008b18:	f000 f835 	bl	8008b86 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b20:	f043 0210 	orr.w	r2, r3, #16
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b28:	68b8      	ldr	r0, [r7, #8]
 8008b2a:	f7ff ff49 	bl	80089c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b2e:	bf00      	nop
 8008b30:	3710      	adds	r7, #16
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}

08008b36 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008b36:	b480      	push	{r7}
 8008b38:	b089      	sub	sp, #36	@ 0x24
 8008b3a:	af00      	add	r7, sp, #0
 8008b3c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	330c      	adds	r3, #12
 8008b44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	e853 3f00 	ldrex	r3, [r3]
 8008b4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008b54:	61fb      	str	r3, [r7, #28]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	330c      	adds	r3, #12
 8008b5c:	69fa      	ldr	r2, [r7, #28]
 8008b5e:	61ba      	str	r2, [r7, #24]
 8008b60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b62:	6979      	ldr	r1, [r7, #20]
 8008b64:	69ba      	ldr	r2, [r7, #24]
 8008b66:	e841 2300 	strex	r3, r2, [r1]
 8008b6a:	613b      	str	r3, [r7, #16]
   return(result);
 8008b6c:	693b      	ldr	r3, [r7, #16]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d1e5      	bne.n	8008b3e <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2220      	movs	r2, #32
 8008b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008b7a:	bf00      	nop
 8008b7c:	3724      	adds	r7, #36	@ 0x24
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b84:	4770      	bx	lr

08008b86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b86:	b480      	push	{r7}
 8008b88:	b095      	sub	sp, #84	@ 0x54
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	330c      	adds	r3, #12
 8008b94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b98:	e853 3f00 	ldrex	r3, [r3]
 8008b9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	330c      	adds	r3, #12
 8008bac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008bae:	643a      	str	r2, [r7, #64]	@ 0x40
 8008bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008bb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008bb6:	e841 2300 	strex	r3, r2, [r1]
 8008bba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d1e5      	bne.n	8008b8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	3314      	adds	r3, #20
 8008bc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bca:	6a3b      	ldr	r3, [r7, #32]
 8008bcc:	e853 3f00 	ldrex	r3, [r3]
 8008bd0:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bd2:	69fb      	ldr	r3, [r7, #28]
 8008bd4:	f023 0301 	bic.w	r3, r3, #1
 8008bd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	3314      	adds	r3, #20
 8008be0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008be2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008be4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008be8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bea:	e841 2300 	strex	r3, r2, [r1]
 8008bee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d1e5      	bne.n	8008bc2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d119      	bne.n	8008c32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	330c      	adds	r3, #12
 8008c04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	e853 3f00 	ldrex	r3, [r3]
 8008c0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	f023 0310 	bic.w	r3, r3, #16
 8008c14:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	330c      	adds	r3, #12
 8008c1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c1e:	61ba      	str	r2, [r7, #24]
 8008c20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c22:	6979      	ldr	r1, [r7, #20]
 8008c24:	69ba      	ldr	r2, [r7, #24]
 8008c26:	e841 2300 	strex	r3, r2, [r1]
 8008c2a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d1e5      	bne.n	8008bfe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2220      	movs	r2, #32
 8008c36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008c40:	bf00      	nop
 8008c42:	3754      	adds	r7, #84	@ 0x54
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b084      	sub	sp, #16
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c58:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2200      	movs	r2, #0
 8008c64:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c66:	68f8      	ldr	r0, [r7, #12]
 8008c68:	f7ff feaa 	bl	80089c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c6c:	bf00      	nop
 8008c6e:	3710      	adds	r7, #16
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b085      	sub	sp, #20
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	2b21      	cmp	r3, #33	@ 0x21
 8008c86:	d13e      	bne.n	8008d06 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	689b      	ldr	r3, [r3, #8]
 8008c8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c90:	d114      	bne.n	8008cbc <UART_Transmit_IT+0x48>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	691b      	ldr	r3, [r3, #16]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d110      	bne.n	8008cbc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6a1b      	ldr	r3, [r3, #32]
 8008c9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	881b      	ldrh	r3, [r3, #0]
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cae:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6a1b      	ldr	r3, [r3, #32]
 8008cb4:	1c9a      	adds	r2, r3, #2
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	621a      	str	r2, [r3, #32]
 8008cba:	e008      	b.n	8008cce <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6a1b      	ldr	r3, [r3, #32]
 8008cc0:	1c59      	adds	r1, r3, #1
 8008cc2:	687a      	ldr	r2, [r7, #4]
 8008cc4:	6211      	str	r1, [r2, #32]
 8008cc6:	781a      	ldrb	r2, [r3, #0]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	3b01      	subs	r3, #1
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	4619      	mov	r1, r3
 8008cdc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d10f      	bne.n	8008d02 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	68da      	ldr	r2, [r3, #12]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008cf0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	68da      	ldr	r2, [r3, #12]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d00:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d02:	2300      	movs	r3, #0
 8008d04:	e000      	b.n	8008d08 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008d06:	2302      	movs	r3, #2
  }
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3714      	adds	r7, #20
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr

08008d14 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b082      	sub	sp, #8
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	68da      	ldr	r2, [r3, #12]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008d2a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2220      	movs	r2, #32
 8008d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f7fa fb0d 	bl	8003354 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008d3a:	2300      	movs	r3, #0
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3708      	adds	r7, #8
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b08c      	sub	sp, #48	@ 0x30
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008d52:	b2db      	uxtb	r3, r3
 8008d54:	2b22      	cmp	r3, #34	@ 0x22
 8008d56:	f040 80ae 	bne.w	8008eb6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d62:	d117      	bne.n	8008d94 <UART_Receive_IT+0x50>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	691b      	ldr	r3, [r3, #16]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d113      	bne.n	8008d94 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d74:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d82:	b29a      	uxth	r2, r3
 8008d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d86:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d8c:	1c9a      	adds	r2, r3, #2
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	629a      	str	r2, [r3, #40]	@ 0x28
 8008d92:	e026      	b.n	8008de2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	689b      	ldr	r3, [r3, #8]
 8008da2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008da6:	d007      	beq.n	8008db8 <UART_Receive_IT+0x74>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d10a      	bne.n	8008dc6 <UART_Receive_IT+0x82>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	691b      	ldr	r3, [r3, #16]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d106      	bne.n	8008dc6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	b2da      	uxtb	r2, r3
 8008dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dc2:	701a      	strb	r2, [r3, #0]
 8008dc4:	e008      	b.n	8008dd8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dd2:	b2da      	uxtb	r2, r3
 8008dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dd6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ddc:	1c5a      	adds	r2, r3, #1
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	3b01      	subs	r3, #1
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	687a      	ldr	r2, [r7, #4]
 8008dee:	4619      	mov	r1, r3
 8008df0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d15d      	bne.n	8008eb2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	68da      	ldr	r2, [r3, #12]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f022 0220 	bic.w	r2, r2, #32
 8008e04:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	68da      	ldr	r2, [r3, #12]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008e14:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	695a      	ldr	r2, [r3, #20]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f022 0201 	bic.w	r2, r2, #1
 8008e24:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2220      	movs	r2, #32
 8008e2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d135      	bne.n	8008ea8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	330c      	adds	r3, #12
 8008e48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	e853 3f00 	ldrex	r3, [r3]
 8008e50:	613b      	str	r3, [r7, #16]
   return(result);
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	f023 0310 	bic.w	r3, r3, #16
 8008e58:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	330c      	adds	r3, #12
 8008e60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e62:	623a      	str	r2, [r7, #32]
 8008e64:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e66:	69f9      	ldr	r1, [r7, #28]
 8008e68:	6a3a      	ldr	r2, [r7, #32]
 8008e6a:	e841 2300 	strex	r3, r2, [r1]
 8008e6e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d1e5      	bne.n	8008e42 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f003 0310 	and.w	r3, r3, #16
 8008e80:	2b10      	cmp	r3, #16
 8008e82:	d10a      	bne.n	8008e9a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e84:	2300      	movs	r3, #0
 8008e86:	60fb      	str	r3, [r7, #12]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	60fb      	str	r3, [r7, #12]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	60fb      	str	r3, [r7, #12]
 8008e98:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008e9e:	4619      	mov	r1, r3
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f7ff fd97 	bl	80089d4 <HAL_UARTEx_RxEventCallback>
 8008ea6:	e002      	b.n	8008eae <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f7ff fd7f 	bl	80089ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	e002      	b.n	8008eb8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	e000      	b.n	8008eb8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008eb6:	2302      	movs	r3, #2
  }
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3730      	adds	r7, #48	@ 0x30
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ec0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ec4:	b0c0      	sub	sp, #256	@ 0x100
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	691b      	ldr	r3, [r3, #16]
 8008ed4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008edc:	68d9      	ldr	r1, [r3, #12]
 8008ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ee2:	681a      	ldr	r2, [r3, #0]
 8008ee4:	ea40 0301 	orr.w	r3, r0, r1
 8008ee8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008eee:	689a      	ldr	r2, [r3, #8]
 8008ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ef4:	691b      	ldr	r3, [r3, #16]
 8008ef6:	431a      	orrs	r2, r3
 8008ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008efc:	695b      	ldr	r3, [r3, #20]
 8008efe:	431a      	orrs	r2, r3
 8008f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f04:	69db      	ldr	r3, [r3, #28]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	68db      	ldr	r3, [r3, #12]
 8008f14:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008f18:	f021 010c 	bic.w	r1, r1, #12
 8008f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008f26:	430b      	orrs	r3, r1
 8008f28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	695b      	ldr	r3, [r3, #20]
 8008f32:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f3a:	6999      	ldr	r1, [r3, #24]
 8008f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	ea40 0301 	orr.w	r3, r0, r1
 8008f46:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f4c:	681a      	ldr	r2, [r3, #0]
 8008f4e:	4b8f      	ldr	r3, [pc, #572]	@ (800918c <UART_SetConfig+0x2cc>)
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d005      	beq.n	8008f60 <UART_SetConfig+0xa0>
 8008f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f58:	681a      	ldr	r2, [r3, #0]
 8008f5a:	4b8d      	ldr	r3, [pc, #564]	@ (8009190 <UART_SetConfig+0x2d0>)
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	d104      	bne.n	8008f6a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008f60:	f7fc fe9a 	bl	8005c98 <HAL_RCC_GetPCLK2Freq>
 8008f64:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008f68:	e003      	b.n	8008f72 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008f6a:	f7fc fe81 	bl	8005c70 <HAL_RCC_GetPCLK1Freq>
 8008f6e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f76:	69db      	ldr	r3, [r3, #28]
 8008f78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f7c:	f040 810c 	bne.w	8009198 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008f80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f84:	2200      	movs	r2, #0
 8008f86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008f8a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008f8e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008f92:	4622      	mov	r2, r4
 8008f94:	462b      	mov	r3, r5
 8008f96:	1891      	adds	r1, r2, r2
 8008f98:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008f9a:	415b      	adcs	r3, r3
 8008f9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008fa2:	4621      	mov	r1, r4
 8008fa4:	eb12 0801 	adds.w	r8, r2, r1
 8008fa8:	4629      	mov	r1, r5
 8008faa:	eb43 0901 	adc.w	r9, r3, r1
 8008fae:	f04f 0200 	mov.w	r2, #0
 8008fb2:	f04f 0300 	mov.w	r3, #0
 8008fb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008fba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008fbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008fc2:	4690      	mov	r8, r2
 8008fc4:	4699      	mov	r9, r3
 8008fc6:	4623      	mov	r3, r4
 8008fc8:	eb18 0303 	adds.w	r3, r8, r3
 8008fcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008fd0:	462b      	mov	r3, r5
 8008fd2:	eb49 0303 	adc.w	r3, r9, r3
 8008fd6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008fe6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008fea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008fee:	460b      	mov	r3, r1
 8008ff0:	18db      	adds	r3, r3, r3
 8008ff2:	653b      	str	r3, [r7, #80]	@ 0x50
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	eb42 0303 	adc.w	r3, r2, r3
 8008ffa:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ffc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009000:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009004:	f7f7 fe60 	bl	8000cc8 <__aeabi_uldivmod>
 8009008:	4602      	mov	r2, r0
 800900a:	460b      	mov	r3, r1
 800900c:	4b61      	ldr	r3, [pc, #388]	@ (8009194 <UART_SetConfig+0x2d4>)
 800900e:	fba3 2302 	umull	r2, r3, r3, r2
 8009012:	095b      	lsrs	r3, r3, #5
 8009014:	011c      	lsls	r4, r3, #4
 8009016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800901a:	2200      	movs	r2, #0
 800901c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009020:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009024:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009028:	4642      	mov	r2, r8
 800902a:	464b      	mov	r3, r9
 800902c:	1891      	adds	r1, r2, r2
 800902e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009030:	415b      	adcs	r3, r3
 8009032:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009034:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009038:	4641      	mov	r1, r8
 800903a:	eb12 0a01 	adds.w	sl, r2, r1
 800903e:	4649      	mov	r1, r9
 8009040:	eb43 0b01 	adc.w	fp, r3, r1
 8009044:	f04f 0200 	mov.w	r2, #0
 8009048:	f04f 0300 	mov.w	r3, #0
 800904c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009050:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009054:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009058:	4692      	mov	sl, r2
 800905a:	469b      	mov	fp, r3
 800905c:	4643      	mov	r3, r8
 800905e:	eb1a 0303 	adds.w	r3, sl, r3
 8009062:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009066:	464b      	mov	r3, r9
 8009068:	eb4b 0303 	adc.w	r3, fp, r3
 800906c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009074:	685b      	ldr	r3, [r3, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800907c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009080:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009084:	460b      	mov	r3, r1
 8009086:	18db      	adds	r3, r3, r3
 8009088:	643b      	str	r3, [r7, #64]	@ 0x40
 800908a:	4613      	mov	r3, r2
 800908c:	eb42 0303 	adc.w	r3, r2, r3
 8009090:	647b      	str	r3, [r7, #68]	@ 0x44
 8009092:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009096:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800909a:	f7f7 fe15 	bl	8000cc8 <__aeabi_uldivmod>
 800909e:	4602      	mov	r2, r0
 80090a0:	460b      	mov	r3, r1
 80090a2:	4611      	mov	r1, r2
 80090a4:	4b3b      	ldr	r3, [pc, #236]	@ (8009194 <UART_SetConfig+0x2d4>)
 80090a6:	fba3 2301 	umull	r2, r3, r3, r1
 80090aa:	095b      	lsrs	r3, r3, #5
 80090ac:	2264      	movs	r2, #100	@ 0x64
 80090ae:	fb02 f303 	mul.w	r3, r2, r3
 80090b2:	1acb      	subs	r3, r1, r3
 80090b4:	00db      	lsls	r3, r3, #3
 80090b6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80090ba:	4b36      	ldr	r3, [pc, #216]	@ (8009194 <UART_SetConfig+0x2d4>)
 80090bc:	fba3 2302 	umull	r2, r3, r3, r2
 80090c0:	095b      	lsrs	r3, r3, #5
 80090c2:	005b      	lsls	r3, r3, #1
 80090c4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80090c8:	441c      	add	r4, r3
 80090ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090ce:	2200      	movs	r2, #0
 80090d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80090d4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80090d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80090dc:	4642      	mov	r2, r8
 80090de:	464b      	mov	r3, r9
 80090e0:	1891      	adds	r1, r2, r2
 80090e2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80090e4:	415b      	adcs	r3, r3
 80090e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80090ec:	4641      	mov	r1, r8
 80090ee:	1851      	adds	r1, r2, r1
 80090f0:	6339      	str	r1, [r7, #48]	@ 0x30
 80090f2:	4649      	mov	r1, r9
 80090f4:	414b      	adcs	r3, r1
 80090f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80090f8:	f04f 0200 	mov.w	r2, #0
 80090fc:	f04f 0300 	mov.w	r3, #0
 8009100:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009104:	4659      	mov	r1, fp
 8009106:	00cb      	lsls	r3, r1, #3
 8009108:	4651      	mov	r1, sl
 800910a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800910e:	4651      	mov	r1, sl
 8009110:	00ca      	lsls	r2, r1, #3
 8009112:	4610      	mov	r0, r2
 8009114:	4619      	mov	r1, r3
 8009116:	4603      	mov	r3, r0
 8009118:	4642      	mov	r2, r8
 800911a:	189b      	adds	r3, r3, r2
 800911c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009120:	464b      	mov	r3, r9
 8009122:	460a      	mov	r2, r1
 8009124:	eb42 0303 	adc.w	r3, r2, r3
 8009128:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800912c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009138:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800913c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009140:	460b      	mov	r3, r1
 8009142:	18db      	adds	r3, r3, r3
 8009144:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009146:	4613      	mov	r3, r2
 8009148:	eb42 0303 	adc.w	r3, r2, r3
 800914c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800914e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009152:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009156:	f7f7 fdb7 	bl	8000cc8 <__aeabi_uldivmod>
 800915a:	4602      	mov	r2, r0
 800915c:	460b      	mov	r3, r1
 800915e:	4b0d      	ldr	r3, [pc, #52]	@ (8009194 <UART_SetConfig+0x2d4>)
 8009160:	fba3 1302 	umull	r1, r3, r3, r2
 8009164:	095b      	lsrs	r3, r3, #5
 8009166:	2164      	movs	r1, #100	@ 0x64
 8009168:	fb01 f303 	mul.w	r3, r1, r3
 800916c:	1ad3      	subs	r3, r2, r3
 800916e:	00db      	lsls	r3, r3, #3
 8009170:	3332      	adds	r3, #50	@ 0x32
 8009172:	4a08      	ldr	r2, [pc, #32]	@ (8009194 <UART_SetConfig+0x2d4>)
 8009174:	fba2 2303 	umull	r2, r3, r2, r3
 8009178:	095b      	lsrs	r3, r3, #5
 800917a:	f003 0207 	and.w	r2, r3, #7
 800917e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4422      	add	r2, r4
 8009186:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009188:	e106      	b.n	8009398 <UART_SetConfig+0x4d8>
 800918a:	bf00      	nop
 800918c:	40011000 	.word	0x40011000
 8009190:	40011400 	.word	0x40011400
 8009194:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009198:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800919c:	2200      	movs	r2, #0
 800919e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80091a2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80091a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80091aa:	4642      	mov	r2, r8
 80091ac:	464b      	mov	r3, r9
 80091ae:	1891      	adds	r1, r2, r2
 80091b0:	6239      	str	r1, [r7, #32]
 80091b2:	415b      	adcs	r3, r3
 80091b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80091b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80091ba:	4641      	mov	r1, r8
 80091bc:	1854      	adds	r4, r2, r1
 80091be:	4649      	mov	r1, r9
 80091c0:	eb43 0501 	adc.w	r5, r3, r1
 80091c4:	f04f 0200 	mov.w	r2, #0
 80091c8:	f04f 0300 	mov.w	r3, #0
 80091cc:	00eb      	lsls	r3, r5, #3
 80091ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80091d2:	00e2      	lsls	r2, r4, #3
 80091d4:	4614      	mov	r4, r2
 80091d6:	461d      	mov	r5, r3
 80091d8:	4643      	mov	r3, r8
 80091da:	18e3      	adds	r3, r4, r3
 80091dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80091e0:	464b      	mov	r3, r9
 80091e2:	eb45 0303 	adc.w	r3, r5, r3
 80091e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80091ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80091f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80091fa:	f04f 0200 	mov.w	r2, #0
 80091fe:	f04f 0300 	mov.w	r3, #0
 8009202:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009206:	4629      	mov	r1, r5
 8009208:	008b      	lsls	r3, r1, #2
 800920a:	4621      	mov	r1, r4
 800920c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009210:	4621      	mov	r1, r4
 8009212:	008a      	lsls	r2, r1, #2
 8009214:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009218:	f7f7 fd56 	bl	8000cc8 <__aeabi_uldivmod>
 800921c:	4602      	mov	r2, r0
 800921e:	460b      	mov	r3, r1
 8009220:	4b60      	ldr	r3, [pc, #384]	@ (80093a4 <UART_SetConfig+0x4e4>)
 8009222:	fba3 2302 	umull	r2, r3, r3, r2
 8009226:	095b      	lsrs	r3, r3, #5
 8009228:	011c      	lsls	r4, r3, #4
 800922a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800922e:	2200      	movs	r2, #0
 8009230:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009234:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009238:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800923c:	4642      	mov	r2, r8
 800923e:	464b      	mov	r3, r9
 8009240:	1891      	adds	r1, r2, r2
 8009242:	61b9      	str	r1, [r7, #24]
 8009244:	415b      	adcs	r3, r3
 8009246:	61fb      	str	r3, [r7, #28]
 8009248:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800924c:	4641      	mov	r1, r8
 800924e:	1851      	adds	r1, r2, r1
 8009250:	6139      	str	r1, [r7, #16]
 8009252:	4649      	mov	r1, r9
 8009254:	414b      	adcs	r3, r1
 8009256:	617b      	str	r3, [r7, #20]
 8009258:	f04f 0200 	mov.w	r2, #0
 800925c:	f04f 0300 	mov.w	r3, #0
 8009260:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009264:	4659      	mov	r1, fp
 8009266:	00cb      	lsls	r3, r1, #3
 8009268:	4651      	mov	r1, sl
 800926a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800926e:	4651      	mov	r1, sl
 8009270:	00ca      	lsls	r2, r1, #3
 8009272:	4610      	mov	r0, r2
 8009274:	4619      	mov	r1, r3
 8009276:	4603      	mov	r3, r0
 8009278:	4642      	mov	r2, r8
 800927a:	189b      	adds	r3, r3, r2
 800927c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009280:	464b      	mov	r3, r9
 8009282:	460a      	mov	r2, r1
 8009284:	eb42 0303 	adc.w	r3, r2, r3
 8009288:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800928c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	2200      	movs	r2, #0
 8009294:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009296:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009298:	f04f 0200 	mov.w	r2, #0
 800929c:	f04f 0300 	mov.w	r3, #0
 80092a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80092a4:	4649      	mov	r1, r9
 80092a6:	008b      	lsls	r3, r1, #2
 80092a8:	4641      	mov	r1, r8
 80092aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092ae:	4641      	mov	r1, r8
 80092b0:	008a      	lsls	r2, r1, #2
 80092b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80092b6:	f7f7 fd07 	bl	8000cc8 <__aeabi_uldivmod>
 80092ba:	4602      	mov	r2, r0
 80092bc:	460b      	mov	r3, r1
 80092be:	4611      	mov	r1, r2
 80092c0:	4b38      	ldr	r3, [pc, #224]	@ (80093a4 <UART_SetConfig+0x4e4>)
 80092c2:	fba3 2301 	umull	r2, r3, r3, r1
 80092c6:	095b      	lsrs	r3, r3, #5
 80092c8:	2264      	movs	r2, #100	@ 0x64
 80092ca:	fb02 f303 	mul.w	r3, r2, r3
 80092ce:	1acb      	subs	r3, r1, r3
 80092d0:	011b      	lsls	r3, r3, #4
 80092d2:	3332      	adds	r3, #50	@ 0x32
 80092d4:	4a33      	ldr	r2, [pc, #204]	@ (80093a4 <UART_SetConfig+0x4e4>)
 80092d6:	fba2 2303 	umull	r2, r3, r2, r3
 80092da:	095b      	lsrs	r3, r3, #5
 80092dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80092e0:	441c      	add	r4, r3
 80092e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092e6:	2200      	movs	r2, #0
 80092e8:	673b      	str	r3, [r7, #112]	@ 0x70
 80092ea:	677a      	str	r2, [r7, #116]	@ 0x74
 80092ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80092f0:	4642      	mov	r2, r8
 80092f2:	464b      	mov	r3, r9
 80092f4:	1891      	adds	r1, r2, r2
 80092f6:	60b9      	str	r1, [r7, #8]
 80092f8:	415b      	adcs	r3, r3
 80092fa:	60fb      	str	r3, [r7, #12]
 80092fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009300:	4641      	mov	r1, r8
 8009302:	1851      	adds	r1, r2, r1
 8009304:	6039      	str	r1, [r7, #0]
 8009306:	4649      	mov	r1, r9
 8009308:	414b      	adcs	r3, r1
 800930a:	607b      	str	r3, [r7, #4]
 800930c:	f04f 0200 	mov.w	r2, #0
 8009310:	f04f 0300 	mov.w	r3, #0
 8009314:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009318:	4659      	mov	r1, fp
 800931a:	00cb      	lsls	r3, r1, #3
 800931c:	4651      	mov	r1, sl
 800931e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009322:	4651      	mov	r1, sl
 8009324:	00ca      	lsls	r2, r1, #3
 8009326:	4610      	mov	r0, r2
 8009328:	4619      	mov	r1, r3
 800932a:	4603      	mov	r3, r0
 800932c:	4642      	mov	r2, r8
 800932e:	189b      	adds	r3, r3, r2
 8009330:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009332:	464b      	mov	r3, r9
 8009334:	460a      	mov	r2, r1
 8009336:	eb42 0303 	adc.w	r3, r2, r3
 800933a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800933c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	2200      	movs	r2, #0
 8009344:	663b      	str	r3, [r7, #96]	@ 0x60
 8009346:	667a      	str	r2, [r7, #100]	@ 0x64
 8009348:	f04f 0200 	mov.w	r2, #0
 800934c:	f04f 0300 	mov.w	r3, #0
 8009350:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009354:	4649      	mov	r1, r9
 8009356:	008b      	lsls	r3, r1, #2
 8009358:	4641      	mov	r1, r8
 800935a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800935e:	4641      	mov	r1, r8
 8009360:	008a      	lsls	r2, r1, #2
 8009362:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009366:	f7f7 fcaf 	bl	8000cc8 <__aeabi_uldivmod>
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	4b0d      	ldr	r3, [pc, #52]	@ (80093a4 <UART_SetConfig+0x4e4>)
 8009370:	fba3 1302 	umull	r1, r3, r3, r2
 8009374:	095b      	lsrs	r3, r3, #5
 8009376:	2164      	movs	r1, #100	@ 0x64
 8009378:	fb01 f303 	mul.w	r3, r1, r3
 800937c:	1ad3      	subs	r3, r2, r3
 800937e:	011b      	lsls	r3, r3, #4
 8009380:	3332      	adds	r3, #50	@ 0x32
 8009382:	4a08      	ldr	r2, [pc, #32]	@ (80093a4 <UART_SetConfig+0x4e4>)
 8009384:	fba2 2303 	umull	r2, r3, r2, r3
 8009388:	095b      	lsrs	r3, r3, #5
 800938a:	f003 020f 	and.w	r2, r3, #15
 800938e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4422      	add	r2, r4
 8009396:	609a      	str	r2, [r3, #8]
}
 8009398:	bf00      	nop
 800939a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800939e:	46bd      	mov	sp, r7
 80093a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80093a4:	51eb851f 	.word	0x51eb851f

080093a8 <__cvt>:
 80093a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093ac:	ec57 6b10 	vmov	r6, r7, d0
 80093b0:	2f00      	cmp	r7, #0
 80093b2:	460c      	mov	r4, r1
 80093b4:	4619      	mov	r1, r3
 80093b6:	463b      	mov	r3, r7
 80093b8:	bfbb      	ittet	lt
 80093ba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80093be:	461f      	movlt	r7, r3
 80093c0:	2300      	movge	r3, #0
 80093c2:	232d      	movlt	r3, #45	@ 0x2d
 80093c4:	700b      	strb	r3, [r1, #0]
 80093c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80093c8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80093cc:	4691      	mov	r9, r2
 80093ce:	f023 0820 	bic.w	r8, r3, #32
 80093d2:	bfbc      	itt	lt
 80093d4:	4632      	movlt	r2, r6
 80093d6:	4616      	movlt	r6, r2
 80093d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80093dc:	d005      	beq.n	80093ea <__cvt+0x42>
 80093de:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80093e2:	d100      	bne.n	80093e6 <__cvt+0x3e>
 80093e4:	3401      	adds	r4, #1
 80093e6:	2102      	movs	r1, #2
 80093e8:	e000      	b.n	80093ec <__cvt+0x44>
 80093ea:	2103      	movs	r1, #3
 80093ec:	ab03      	add	r3, sp, #12
 80093ee:	9301      	str	r3, [sp, #4]
 80093f0:	ab02      	add	r3, sp, #8
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	ec47 6b10 	vmov	d0, r6, r7
 80093f8:	4653      	mov	r3, sl
 80093fa:	4622      	mov	r2, r4
 80093fc:	f000 fe5c 	bl	800a0b8 <_dtoa_r>
 8009400:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009404:	4605      	mov	r5, r0
 8009406:	d119      	bne.n	800943c <__cvt+0x94>
 8009408:	f019 0f01 	tst.w	r9, #1
 800940c:	d00e      	beq.n	800942c <__cvt+0x84>
 800940e:	eb00 0904 	add.w	r9, r0, r4
 8009412:	2200      	movs	r2, #0
 8009414:	2300      	movs	r3, #0
 8009416:	4630      	mov	r0, r6
 8009418:	4639      	mov	r1, r7
 800941a:	f7f7 fb75 	bl	8000b08 <__aeabi_dcmpeq>
 800941e:	b108      	cbz	r0, 8009424 <__cvt+0x7c>
 8009420:	f8cd 900c 	str.w	r9, [sp, #12]
 8009424:	2230      	movs	r2, #48	@ 0x30
 8009426:	9b03      	ldr	r3, [sp, #12]
 8009428:	454b      	cmp	r3, r9
 800942a:	d31e      	bcc.n	800946a <__cvt+0xc2>
 800942c:	9b03      	ldr	r3, [sp, #12]
 800942e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009430:	1b5b      	subs	r3, r3, r5
 8009432:	4628      	mov	r0, r5
 8009434:	6013      	str	r3, [r2, #0]
 8009436:	b004      	add	sp, #16
 8009438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800943c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009440:	eb00 0904 	add.w	r9, r0, r4
 8009444:	d1e5      	bne.n	8009412 <__cvt+0x6a>
 8009446:	7803      	ldrb	r3, [r0, #0]
 8009448:	2b30      	cmp	r3, #48	@ 0x30
 800944a:	d10a      	bne.n	8009462 <__cvt+0xba>
 800944c:	2200      	movs	r2, #0
 800944e:	2300      	movs	r3, #0
 8009450:	4630      	mov	r0, r6
 8009452:	4639      	mov	r1, r7
 8009454:	f7f7 fb58 	bl	8000b08 <__aeabi_dcmpeq>
 8009458:	b918      	cbnz	r0, 8009462 <__cvt+0xba>
 800945a:	f1c4 0401 	rsb	r4, r4, #1
 800945e:	f8ca 4000 	str.w	r4, [sl]
 8009462:	f8da 3000 	ldr.w	r3, [sl]
 8009466:	4499      	add	r9, r3
 8009468:	e7d3      	b.n	8009412 <__cvt+0x6a>
 800946a:	1c59      	adds	r1, r3, #1
 800946c:	9103      	str	r1, [sp, #12]
 800946e:	701a      	strb	r2, [r3, #0]
 8009470:	e7d9      	b.n	8009426 <__cvt+0x7e>

08009472 <__exponent>:
 8009472:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009474:	2900      	cmp	r1, #0
 8009476:	bfba      	itte	lt
 8009478:	4249      	neglt	r1, r1
 800947a:	232d      	movlt	r3, #45	@ 0x2d
 800947c:	232b      	movge	r3, #43	@ 0x2b
 800947e:	2909      	cmp	r1, #9
 8009480:	7002      	strb	r2, [r0, #0]
 8009482:	7043      	strb	r3, [r0, #1]
 8009484:	dd29      	ble.n	80094da <__exponent+0x68>
 8009486:	f10d 0307 	add.w	r3, sp, #7
 800948a:	461d      	mov	r5, r3
 800948c:	270a      	movs	r7, #10
 800948e:	461a      	mov	r2, r3
 8009490:	fbb1 f6f7 	udiv	r6, r1, r7
 8009494:	fb07 1416 	mls	r4, r7, r6, r1
 8009498:	3430      	adds	r4, #48	@ 0x30
 800949a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800949e:	460c      	mov	r4, r1
 80094a0:	2c63      	cmp	r4, #99	@ 0x63
 80094a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80094a6:	4631      	mov	r1, r6
 80094a8:	dcf1      	bgt.n	800948e <__exponent+0x1c>
 80094aa:	3130      	adds	r1, #48	@ 0x30
 80094ac:	1e94      	subs	r4, r2, #2
 80094ae:	f803 1c01 	strb.w	r1, [r3, #-1]
 80094b2:	1c41      	adds	r1, r0, #1
 80094b4:	4623      	mov	r3, r4
 80094b6:	42ab      	cmp	r3, r5
 80094b8:	d30a      	bcc.n	80094d0 <__exponent+0x5e>
 80094ba:	f10d 0309 	add.w	r3, sp, #9
 80094be:	1a9b      	subs	r3, r3, r2
 80094c0:	42ac      	cmp	r4, r5
 80094c2:	bf88      	it	hi
 80094c4:	2300      	movhi	r3, #0
 80094c6:	3302      	adds	r3, #2
 80094c8:	4403      	add	r3, r0
 80094ca:	1a18      	subs	r0, r3, r0
 80094cc:	b003      	add	sp, #12
 80094ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094d0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80094d4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80094d8:	e7ed      	b.n	80094b6 <__exponent+0x44>
 80094da:	2330      	movs	r3, #48	@ 0x30
 80094dc:	3130      	adds	r1, #48	@ 0x30
 80094de:	7083      	strb	r3, [r0, #2]
 80094e0:	70c1      	strb	r1, [r0, #3]
 80094e2:	1d03      	adds	r3, r0, #4
 80094e4:	e7f1      	b.n	80094ca <__exponent+0x58>
	...

080094e8 <_printf_float>:
 80094e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ec:	b08d      	sub	sp, #52	@ 0x34
 80094ee:	460c      	mov	r4, r1
 80094f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80094f4:	4616      	mov	r6, r2
 80094f6:	461f      	mov	r7, r3
 80094f8:	4605      	mov	r5, r0
 80094fa:	f000 fcdb 	bl	8009eb4 <_localeconv_r>
 80094fe:	6803      	ldr	r3, [r0, #0]
 8009500:	9304      	str	r3, [sp, #16]
 8009502:	4618      	mov	r0, r3
 8009504:	f7f6 fed4 	bl	80002b0 <strlen>
 8009508:	2300      	movs	r3, #0
 800950a:	930a      	str	r3, [sp, #40]	@ 0x28
 800950c:	f8d8 3000 	ldr.w	r3, [r8]
 8009510:	9005      	str	r0, [sp, #20]
 8009512:	3307      	adds	r3, #7
 8009514:	f023 0307 	bic.w	r3, r3, #7
 8009518:	f103 0208 	add.w	r2, r3, #8
 800951c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009520:	f8d4 b000 	ldr.w	fp, [r4]
 8009524:	f8c8 2000 	str.w	r2, [r8]
 8009528:	e9d3 8900 	ldrd	r8, r9, [r3]
 800952c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009530:	9307      	str	r3, [sp, #28]
 8009532:	f8cd 8018 	str.w	r8, [sp, #24]
 8009536:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800953a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800953e:	4b9c      	ldr	r3, [pc, #624]	@ (80097b0 <_printf_float+0x2c8>)
 8009540:	f04f 32ff 	mov.w	r2, #4294967295
 8009544:	f7f7 fb12 	bl	8000b6c <__aeabi_dcmpun>
 8009548:	bb70      	cbnz	r0, 80095a8 <_printf_float+0xc0>
 800954a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800954e:	4b98      	ldr	r3, [pc, #608]	@ (80097b0 <_printf_float+0x2c8>)
 8009550:	f04f 32ff 	mov.w	r2, #4294967295
 8009554:	f7f7 faec 	bl	8000b30 <__aeabi_dcmple>
 8009558:	bb30      	cbnz	r0, 80095a8 <_printf_float+0xc0>
 800955a:	2200      	movs	r2, #0
 800955c:	2300      	movs	r3, #0
 800955e:	4640      	mov	r0, r8
 8009560:	4649      	mov	r1, r9
 8009562:	f7f7 fadb 	bl	8000b1c <__aeabi_dcmplt>
 8009566:	b110      	cbz	r0, 800956e <_printf_float+0x86>
 8009568:	232d      	movs	r3, #45	@ 0x2d
 800956a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800956e:	4a91      	ldr	r2, [pc, #580]	@ (80097b4 <_printf_float+0x2cc>)
 8009570:	4b91      	ldr	r3, [pc, #580]	@ (80097b8 <_printf_float+0x2d0>)
 8009572:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009576:	bf94      	ite	ls
 8009578:	4690      	movls	r8, r2
 800957a:	4698      	movhi	r8, r3
 800957c:	2303      	movs	r3, #3
 800957e:	6123      	str	r3, [r4, #16]
 8009580:	f02b 0304 	bic.w	r3, fp, #4
 8009584:	6023      	str	r3, [r4, #0]
 8009586:	f04f 0900 	mov.w	r9, #0
 800958a:	9700      	str	r7, [sp, #0]
 800958c:	4633      	mov	r3, r6
 800958e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009590:	4621      	mov	r1, r4
 8009592:	4628      	mov	r0, r5
 8009594:	f000 f9d2 	bl	800993c <_printf_common>
 8009598:	3001      	adds	r0, #1
 800959a:	f040 808d 	bne.w	80096b8 <_printf_float+0x1d0>
 800959e:	f04f 30ff 	mov.w	r0, #4294967295
 80095a2:	b00d      	add	sp, #52	@ 0x34
 80095a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095a8:	4642      	mov	r2, r8
 80095aa:	464b      	mov	r3, r9
 80095ac:	4640      	mov	r0, r8
 80095ae:	4649      	mov	r1, r9
 80095b0:	f7f7 fadc 	bl	8000b6c <__aeabi_dcmpun>
 80095b4:	b140      	cbz	r0, 80095c8 <_printf_float+0xe0>
 80095b6:	464b      	mov	r3, r9
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	bfbc      	itt	lt
 80095bc:	232d      	movlt	r3, #45	@ 0x2d
 80095be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80095c2:	4a7e      	ldr	r2, [pc, #504]	@ (80097bc <_printf_float+0x2d4>)
 80095c4:	4b7e      	ldr	r3, [pc, #504]	@ (80097c0 <_printf_float+0x2d8>)
 80095c6:	e7d4      	b.n	8009572 <_printf_float+0x8a>
 80095c8:	6863      	ldr	r3, [r4, #4]
 80095ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80095ce:	9206      	str	r2, [sp, #24]
 80095d0:	1c5a      	adds	r2, r3, #1
 80095d2:	d13b      	bne.n	800964c <_printf_float+0x164>
 80095d4:	2306      	movs	r3, #6
 80095d6:	6063      	str	r3, [r4, #4]
 80095d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80095dc:	2300      	movs	r3, #0
 80095de:	6022      	str	r2, [r4, #0]
 80095e0:	9303      	str	r3, [sp, #12]
 80095e2:	ab0a      	add	r3, sp, #40	@ 0x28
 80095e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80095e8:	ab09      	add	r3, sp, #36	@ 0x24
 80095ea:	9300      	str	r3, [sp, #0]
 80095ec:	6861      	ldr	r1, [r4, #4]
 80095ee:	ec49 8b10 	vmov	d0, r8, r9
 80095f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80095f6:	4628      	mov	r0, r5
 80095f8:	f7ff fed6 	bl	80093a8 <__cvt>
 80095fc:	9b06      	ldr	r3, [sp, #24]
 80095fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009600:	2b47      	cmp	r3, #71	@ 0x47
 8009602:	4680      	mov	r8, r0
 8009604:	d129      	bne.n	800965a <_printf_float+0x172>
 8009606:	1cc8      	adds	r0, r1, #3
 8009608:	db02      	blt.n	8009610 <_printf_float+0x128>
 800960a:	6863      	ldr	r3, [r4, #4]
 800960c:	4299      	cmp	r1, r3
 800960e:	dd41      	ble.n	8009694 <_printf_float+0x1ac>
 8009610:	f1aa 0a02 	sub.w	sl, sl, #2
 8009614:	fa5f fa8a 	uxtb.w	sl, sl
 8009618:	3901      	subs	r1, #1
 800961a:	4652      	mov	r2, sl
 800961c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009620:	9109      	str	r1, [sp, #36]	@ 0x24
 8009622:	f7ff ff26 	bl	8009472 <__exponent>
 8009626:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009628:	1813      	adds	r3, r2, r0
 800962a:	2a01      	cmp	r2, #1
 800962c:	4681      	mov	r9, r0
 800962e:	6123      	str	r3, [r4, #16]
 8009630:	dc02      	bgt.n	8009638 <_printf_float+0x150>
 8009632:	6822      	ldr	r2, [r4, #0]
 8009634:	07d2      	lsls	r2, r2, #31
 8009636:	d501      	bpl.n	800963c <_printf_float+0x154>
 8009638:	3301      	adds	r3, #1
 800963a:	6123      	str	r3, [r4, #16]
 800963c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009640:	2b00      	cmp	r3, #0
 8009642:	d0a2      	beq.n	800958a <_printf_float+0xa2>
 8009644:	232d      	movs	r3, #45	@ 0x2d
 8009646:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800964a:	e79e      	b.n	800958a <_printf_float+0xa2>
 800964c:	9a06      	ldr	r2, [sp, #24]
 800964e:	2a47      	cmp	r2, #71	@ 0x47
 8009650:	d1c2      	bne.n	80095d8 <_printf_float+0xf0>
 8009652:	2b00      	cmp	r3, #0
 8009654:	d1c0      	bne.n	80095d8 <_printf_float+0xf0>
 8009656:	2301      	movs	r3, #1
 8009658:	e7bd      	b.n	80095d6 <_printf_float+0xee>
 800965a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800965e:	d9db      	bls.n	8009618 <_printf_float+0x130>
 8009660:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009664:	d118      	bne.n	8009698 <_printf_float+0x1b0>
 8009666:	2900      	cmp	r1, #0
 8009668:	6863      	ldr	r3, [r4, #4]
 800966a:	dd0b      	ble.n	8009684 <_printf_float+0x19c>
 800966c:	6121      	str	r1, [r4, #16]
 800966e:	b913      	cbnz	r3, 8009676 <_printf_float+0x18e>
 8009670:	6822      	ldr	r2, [r4, #0]
 8009672:	07d0      	lsls	r0, r2, #31
 8009674:	d502      	bpl.n	800967c <_printf_float+0x194>
 8009676:	3301      	adds	r3, #1
 8009678:	440b      	add	r3, r1
 800967a:	6123      	str	r3, [r4, #16]
 800967c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800967e:	f04f 0900 	mov.w	r9, #0
 8009682:	e7db      	b.n	800963c <_printf_float+0x154>
 8009684:	b913      	cbnz	r3, 800968c <_printf_float+0x1a4>
 8009686:	6822      	ldr	r2, [r4, #0]
 8009688:	07d2      	lsls	r2, r2, #31
 800968a:	d501      	bpl.n	8009690 <_printf_float+0x1a8>
 800968c:	3302      	adds	r3, #2
 800968e:	e7f4      	b.n	800967a <_printf_float+0x192>
 8009690:	2301      	movs	r3, #1
 8009692:	e7f2      	b.n	800967a <_printf_float+0x192>
 8009694:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009698:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800969a:	4299      	cmp	r1, r3
 800969c:	db05      	blt.n	80096aa <_printf_float+0x1c2>
 800969e:	6823      	ldr	r3, [r4, #0]
 80096a0:	6121      	str	r1, [r4, #16]
 80096a2:	07d8      	lsls	r0, r3, #31
 80096a4:	d5ea      	bpl.n	800967c <_printf_float+0x194>
 80096a6:	1c4b      	adds	r3, r1, #1
 80096a8:	e7e7      	b.n	800967a <_printf_float+0x192>
 80096aa:	2900      	cmp	r1, #0
 80096ac:	bfd4      	ite	le
 80096ae:	f1c1 0202 	rsble	r2, r1, #2
 80096b2:	2201      	movgt	r2, #1
 80096b4:	4413      	add	r3, r2
 80096b6:	e7e0      	b.n	800967a <_printf_float+0x192>
 80096b8:	6823      	ldr	r3, [r4, #0]
 80096ba:	055a      	lsls	r2, r3, #21
 80096bc:	d407      	bmi.n	80096ce <_printf_float+0x1e6>
 80096be:	6923      	ldr	r3, [r4, #16]
 80096c0:	4642      	mov	r2, r8
 80096c2:	4631      	mov	r1, r6
 80096c4:	4628      	mov	r0, r5
 80096c6:	47b8      	blx	r7
 80096c8:	3001      	adds	r0, #1
 80096ca:	d12b      	bne.n	8009724 <_printf_float+0x23c>
 80096cc:	e767      	b.n	800959e <_printf_float+0xb6>
 80096ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80096d2:	f240 80dd 	bls.w	8009890 <_printf_float+0x3a8>
 80096d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80096da:	2200      	movs	r2, #0
 80096dc:	2300      	movs	r3, #0
 80096de:	f7f7 fa13 	bl	8000b08 <__aeabi_dcmpeq>
 80096e2:	2800      	cmp	r0, #0
 80096e4:	d033      	beq.n	800974e <_printf_float+0x266>
 80096e6:	4a37      	ldr	r2, [pc, #220]	@ (80097c4 <_printf_float+0x2dc>)
 80096e8:	2301      	movs	r3, #1
 80096ea:	4631      	mov	r1, r6
 80096ec:	4628      	mov	r0, r5
 80096ee:	47b8      	blx	r7
 80096f0:	3001      	adds	r0, #1
 80096f2:	f43f af54 	beq.w	800959e <_printf_float+0xb6>
 80096f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80096fa:	4543      	cmp	r3, r8
 80096fc:	db02      	blt.n	8009704 <_printf_float+0x21c>
 80096fe:	6823      	ldr	r3, [r4, #0]
 8009700:	07d8      	lsls	r0, r3, #31
 8009702:	d50f      	bpl.n	8009724 <_printf_float+0x23c>
 8009704:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009708:	4631      	mov	r1, r6
 800970a:	4628      	mov	r0, r5
 800970c:	47b8      	blx	r7
 800970e:	3001      	adds	r0, #1
 8009710:	f43f af45 	beq.w	800959e <_printf_float+0xb6>
 8009714:	f04f 0900 	mov.w	r9, #0
 8009718:	f108 38ff 	add.w	r8, r8, #4294967295
 800971c:	f104 0a1a 	add.w	sl, r4, #26
 8009720:	45c8      	cmp	r8, r9
 8009722:	dc09      	bgt.n	8009738 <_printf_float+0x250>
 8009724:	6823      	ldr	r3, [r4, #0]
 8009726:	079b      	lsls	r3, r3, #30
 8009728:	f100 8103 	bmi.w	8009932 <_printf_float+0x44a>
 800972c:	68e0      	ldr	r0, [r4, #12]
 800972e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009730:	4298      	cmp	r0, r3
 8009732:	bfb8      	it	lt
 8009734:	4618      	movlt	r0, r3
 8009736:	e734      	b.n	80095a2 <_printf_float+0xba>
 8009738:	2301      	movs	r3, #1
 800973a:	4652      	mov	r2, sl
 800973c:	4631      	mov	r1, r6
 800973e:	4628      	mov	r0, r5
 8009740:	47b8      	blx	r7
 8009742:	3001      	adds	r0, #1
 8009744:	f43f af2b 	beq.w	800959e <_printf_float+0xb6>
 8009748:	f109 0901 	add.w	r9, r9, #1
 800974c:	e7e8      	b.n	8009720 <_printf_float+0x238>
 800974e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009750:	2b00      	cmp	r3, #0
 8009752:	dc39      	bgt.n	80097c8 <_printf_float+0x2e0>
 8009754:	4a1b      	ldr	r2, [pc, #108]	@ (80097c4 <_printf_float+0x2dc>)
 8009756:	2301      	movs	r3, #1
 8009758:	4631      	mov	r1, r6
 800975a:	4628      	mov	r0, r5
 800975c:	47b8      	blx	r7
 800975e:	3001      	adds	r0, #1
 8009760:	f43f af1d 	beq.w	800959e <_printf_float+0xb6>
 8009764:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009768:	ea59 0303 	orrs.w	r3, r9, r3
 800976c:	d102      	bne.n	8009774 <_printf_float+0x28c>
 800976e:	6823      	ldr	r3, [r4, #0]
 8009770:	07d9      	lsls	r1, r3, #31
 8009772:	d5d7      	bpl.n	8009724 <_printf_float+0x23c>
 8009774:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009778:	4631      	mov	r1, r6
 800977a:	4628      	mov	r0, r5
 800977c:	47b8      	blx	r7
 800977e:	3001      	adds	r0, #1
 8009780:	f43f af0d 	beq.w	800959e <_printf_float+0xb6>
 8009784:	f04f 0a00 	mov.w	sl, #0
 8009788:	f104 0b1a 	add.w	fp, r4, #26
 800978c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800978e:	425b      	negs	r3, r3
 8009790:	4553      	cmp	r3, sl
 8009792:	dc01      	bgt.n	8009798 <_printf_float+0x2b0>
 8009794:	464b      	mov	r3, r9
 8009796:	e793      	b.n	80096c0 <_printf_float+0x1d8>
 8009798:	2301      	movs	r3, #1
 800979a:	465a      	mov	r2, fp
 800979c:	4631      	mov	r1, r6
 800979e:	4628      	mov	r0, r5
 80097a0:	47b8      	blx	r7
 80097a2:	3001      	adds	r0, #1
 80097a4:	f43f aefb 	beq.w	800959e <_printf_float+0xb6>
 80097a8:	f10a 0a01 	add.w	sl, sl, #1
 80097ac:	e7ee      	b.n	800978c <_printf_float+0x2a4>
 80097ae:	bf00      	nop
 80097b0:	7fefffff 	.word	0x7fefffff
 80097b4:	0800d43c 	.word	0x0800d43c
 80097b8:	0800d440 	.word	0x0800d440
 80097bc:	0800d444 	.word	0x0800d444
 80097c0:	0800d448 	.word	0x0800d448
 80097c4:	0800d44c 	.word	0x0800d44c
 80097c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80097ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80097ce:	4553      	cmp	r3, sl
 80097d0:	bfa8      	it	ge
 80097d2:	4653      	movge	r3, sl
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	4699      	mov	r9, r3
 80097d8:	dc36      	bgt.n	8009848 <_printf_float+0x360>
 80097da:	f04f 0b00 	mov.w	fp, #0
 80097de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80097e2:	f104 021a 	add.w	r2, r4, #26
 80097e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80097e8:	9306      	str	r3, [sp, #24]
 80097ea:	eba3 0309 	sub.w	r3, r3, r9
 80097ee:	455b      	cmp	r3, fp
 80097f0:	dc31      	bgt.n	8009856 <_printf_float+0x36e>
 80097f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097f4:	459a      	cmp	sl, r3
 80097f6:	dc3a      	bgt.n	800986e <_printf_float+0x386>
 80097f8:	6823      	ldr	r3, [r4, #0]
 80097fa:	07da      	lsls	r2, r3, #31
 80097fc:	d437      	bmi.n	800986e <_printf_float+0x386>
 80097fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009800:	ebaa 0903 	sub.w	r9, sl, r3
 8009804:	9b06      	ldr	r3, [sp, #24]
 8009806:	ebaa 0303 	sub.w	r3, sl, r3
 800980a:	4599      	cmp	r9, r3
 800980c:	bfa8      	it	ge
 800980e:	4699      	movge	r9, r3
 8009810:	f1b9 0f00 	cmp.w	r9, #0
 8009814:	dc33      	bgt.n	800987e <_printf_float+0x396>
 8009816:	f04f 0800 	mov.w	r8, #0
 800981a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800981e:	f104 0b1a 	add.w	fp, r4, #26
 8009822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009824:	ebaa 0303 	sub.w	r3, sl, r3
 8009828:	eba3 0309 	sub.w	r3, r3, r9
 800982c:	4543      	cmp	r3, r8
 800982e:	f77f af79 	ble.w	8009724 <_printf_float+0x23c>
 8009832:	2301      	movs	r3, #1
 8009834:	465a      	mov	r2, fp
 8009836:	4631      	mov	r1, r6
 8009838:	4628      	mov	r0, r5
 800983a:	47b8      	blx	r7
 800983c:	3001      	adds	r0, #1
 800983e:	f43f aeae 	beq.w	800959e <_printf_float+0xb6>
 8009842:	f108 0801 	add.w	r8, r8, #1
 8009846:	e7ec      	b.n	8009822 <_printf_float+0x33a>
 8009848:	4642      	mov	r2, r8
 800984a:	4631      	mov	r1, r6
 800984c:	4628      	mov	r0, r5
 800984e:	47b8      	blx	r7
 8009850:	3001      	adds	r0, #1
 8009852:	d1c2      	bne.n	80097da <_printf_float+0x2f2>
 8009854:	e6a3      	b.n	800959e <_printf_float+0xb6>
 8009856:	2301      	movs	r3, #1
 8009858:	4631      	mov	r1, r6
 800985a:	4628      	mov	r0, r5
 800985c:	9206      	str	r2, [sp, #24]
 800985e:	47b8      	blx	r7
 8009860:	3001      	adds	r0, #1
 8009862:	f43f ae9c 	beq.w	800959e <_printf_float+0xb6>
 8009866:	9a06      	ldr	r2, [sp, #24]
 8009868:	f10b 0b01 	add.w	fp, fp, #1
 800986c:	e7bb      	b.n	80097e6 <_printf_float+0x2fe>
 800986e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009872:	4631      	mov	r1, r6
 8009874:	4628      	mov	r0, r5
 8009876:	47b8      	blx	r7
 8009878:	3001      	adds	r0, #1
 800987a:	d1c0      	bne.n	80097fe <_printf_float+0x316>
 800987c:	e68f      	b.n	800959e <_printf_float+0xb6>
 800987e:	9a06      	ldr	r2, [sp, #24]
 8009880:	464b      	mov	r3, r9
 8009882:	4442      	add	r2, r8
 8009884:	4631      	mov	r1, r6
 8009886:	4628      	mov	r0, r5
 8009888:	47b8      	blx	r7
 800988a:	3001      	adds	r0, #1
 800988c:	d1c3      	bne.n	8009816 <_printf_float+0x32e>
 800988e:	e686      	b.n	800959e <_printf_float+0xb6>
 8009890:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009894:	f1ba 0f01 	cmp.w	sl, #1
 8009898:	dc01      	bgt.n	800989e <_printf_float+0x3b6>
 800989a:	07db      	lsls	r3, r3, #31
 800989c:	d536      	bpl.n	800990c <_printf_float+0x424>
 800989e:	2301      	movs	r3, #1
 80098a0:	4642      	mov	r2, r8
 80098a2:	4631      	mov	r1, r6
 80098a4:	4628      	mov	r0, r5
 80098a6:	47b8      	blx	r7
 80098a8:	3001      	adds	r0, #1
 80098aa:	f43f ae78 	beq.w	800959e <_printf_float+0xb6>
 80098ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098b2:	4631      	mov	r1, r6
 80098b4:	4628      	mov	r0, r5
 80098b6:	47b8      	blx	r7
 80098b8:	3001      	adds	r0, #1
 80098ba:	f43f ae70 	beq.w	800959e <_printf_float+0xb6>
 80098be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80098c2:	2200      	movs	r2, #0
 80098c4:	2300      	movs	r3, #0
 80098c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80098ca:	f7f7 f91d 	bl	8000b08 <__aeabi_dcmpeq>
 80098ce:	b9c0      	cbnz	r0, 8009902 <_printf_float+0x41a>
 80098d0:	4653      	mov	r3, sl
 80098d2:	f108 0201 	add.w	r2, r8, #1
 80098d6:	4631      	mov	r1, r6
 80098d8:	4628      	mov	r0, r5
 80098da:	47b8      	blx	r7
 80098dc:	3001      	adds	r0, #1
 80098de:	d10c      	bne.n	80098fa <_printf_float+0x412>
 80098e0:	e65d      	b.n	800959e <_printf_float+0xb6>
 80098e2:	2301      	movs	r3, #1
 80098e4:	465a      	mov	r2, fp
 80098e6:	4631      	mov	r1, r6
 80098e8:	4628      	mov	r0, r5
 80098ea:	47b8      	blx	r7
 80098ec:	3001      	adds	r0, #1
 80098ee:	f43f ae56 	beq.w	800959e <_printf_float+0xb6>
 80098f2:	f108 0801 	add.w	r8, r8, #1
 80098f6:	45d0      	cmp	r8, sl
 80098f8:	dbf3      	blt.n	80098e2 <_printf_float+0x3fa>
 80098fa:	464b      	mov	r3, r9
 80098fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009900:	e6df      	b.n	80096c2 <_printf_float+0x1da>
 8009902:	f04f 0800 	mov.w	r8, #0
 8009906:	f104 0b1a 	add.w	fp, r4, #26
 800990a:	e7f4      	b.n	80098f6 <_printf_float+0x40e>
 800990c:	2301      	movs	r3, #1
 800990e:	4642      	mov	r2, r8
 8009910:	e7e1      	b.n	80098d6 <_printf_float+0x3ee>
 8009912:	2301      	movs	r3, #1
 8009914:	464a      	mov	r2, r9
 8009916:	4631      	mov	r1, r6
 8009918:	4628      	mov	r0, r5
 800991a:	47b8      	blx	r7
 800991c:	3001      	adds	r0, #1
 800991e:	f43f ae3e 	beq.w	800959e <_printf_float+0xb6>
 8009922:	f108 0801 	add.w	r8, r8, #1
 8009926:	68e3      	ldr	r3, [r4, #12]
 8009928:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800992a:	1a5b      	subs	r3, r3, r1
 800992c:	4543      	cmp	r3, r8
 800992e:	dcf0      	bgt.n	8009912 <_printf_float+0x42a>
 8009930:	e6fc      	b.n	800972c <_printf_float+0x244>
 8009932:	f04f 0800 	mov.w	r8, #0
 8009936:	f104 0919 	add.w	r9, r4, #25
 800993a:	e7f4      	b.n	8009926 <_printf_float+0x43e>

0800993c <_printf_common>:
 800993c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009940:	4616      	mov	r6, r2
 8009942:	4698      	mov	r8, r3
 8009944:	688a      	ldr	r2, [r1, #8]
 8009946:	690b      	ldr	r3, [r1, #16]
 8009948:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800994c:	4293      	cmp	r3, r2
 800994e:	bfb8      	it	lt
 8009950:	4613      	movlt	r3, r2
 8009952:	6033      	str	r3, [r6, #0]
 8009954:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009958:	4607      	mov	r7, r0
 800995a:	460c      	mov	r4, r1
 800995c:	b10a      	cbz	r2, 8009962 <_printf_common+0x26>
 800995e:	3301      	adds	r3, #1
 8009960:	6033      	str	r3, [r6, #0]
 8009962:	6823      	ldr	r3, [r4, #0]
 8009964:	0699      	lsls	r1, r3, #26
 8009966:	bf42      	ittt	mi
 8009968:	6833      	ldrmi	r3, [r6, #0]
 800996a:	3302      	addmi	r3, #2
 800996c:	6033      	strmi	r3, [r6, #0]
 800996e:	6825      	ldr	r5, [r4, #0]
 8009970:	f015 0506 	ands.w	r5, r5, #6
 8009974:	d106      	bne.n	8009984 <_printf_common+0x48>
 8009976:	f104 0a19 	add.w	sl, r4, #25
 800997a:	68e3      	ldr	r3, [r4, #12]
 800997c:	6832      	ldr	r2, [r6, #0]
 800997e:	1a9b      	subs	r3, r3, r2
 8009980:	42ab      	cmp	r3, r5
 8009982:	dc26      	bgt.n	80099d2 <_printf_common+0x96>
 8009984:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009988:	6822      	ldr	r2, [r4, #0]
 800998a:	3b00      	subs	r3, #0
 800998c:	bf18      	it	ne
 800998e:	2301      	movne	r3, #1
 8009990:	0692      	lsls	r2, r2, #26
 8009992:	d42b      	bmi.n	80099ec <_printf_common+0xb0>
 8009994:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009998:	4641      	mov	r1, r8
 800999a:	4638      	mov	r0, r7
 800999c:	47c8      	blx	r9
 800999e:	3001      	adds	r0, #1
 80099a0:	d01e      	beq.n	80099e0 <_printf_common+0xa4>
 80099a2:	6823      	ldr	r3, [r4, #0]
 80099a4:	6922      	ldr	r2, [r4, #16]
 80099a6:	f003 0306 	and.w	r3, r3, #6
 80099aa:	2b04      	cmp	r3, #4
 80099ac:	bf02      	ittt	eq
 80099ae:	68e5      	ldreq	r5, [r4, #12]
 80099b0:	6833      	ldreq	r3, [r6, #0]
 80099b2:	1aed      	subeq	r5, r5, r3
 80099b4:	68a3      	ldr	r3, [r4, #8]
 80099b6:	bf0c      	ite	eq
 80099b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099bc:	2500      	movne	r5, #0
 80099be:	4293      	cmp	r3, r2
 80099c0:	bfc4      	itt	gt
 80099c2:	1a9b      	subgt	r3, r3, r2
 80099c4:	18ed      	addgt	r5, r5, r3
 80099c6:	2600      	movs	r6, #0
 80099c8:	341a      	adds	r4, #26
 80099ca:	42b5      	cmp	r5, r6
 80099cc:	d11a      	bne.n	8009a04 <_printf_common+0xc8>
 80099ce:	2000      	movs	r0, #0
 80099d0:	e008      	b.n	80099e4 <_printf_common+0xa8>
 80099d2:	2301      	movs	r3, #1
 80099d4:	4652      	mov	r2, sl
 80099d6:	4641      	mov	r1, r8
 80099d8:	4638      	mov	r0, r7
 80099da:	47c8      	blx	r9
 80099dc:	3001      	adds	r0, #1
 80099de:	d103      	bne.n	80099e8 <_printf_common+0xac>
 80099e0:	f04f 30ff 	mov.w	r0, #4294967295
 80099e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099e8:	3501      	adds	r5, #1
 80099ea:	e7c6      	b.n	800997a <_printf_common+0x3e>
 80099ec:	18e1      	adds	r1, r4, r3
 80099ee:	1c5a      	adds	r2, r3, #1
 80099f0:	2030      	movs	r0, #48	@ 0x30
 80099f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80099f6:	4422      	add	r2, r4
 80099f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80099fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a00:	3302      	adds	r3, #2
 8009a02:	e7c7      	b.n	8009994 <_printf_common+0x58>
 8009a04:	2301      	movs	r3, #1
 8009a06:	4622      	mov	r2, r4
 8009a08:	4641      	mov	r1, r8
 8009a0a:	4638      	mov	r0, r7
 8009a0c:	47c8      	blx	r9
 8009a0e:	3001      	adds	r0, #1
 8009a10:	d0e6      	beq.n	80099e0 <_printf_common+0xa4>
 8009a12:	3601      	adds	r6, #1
 8009a14:	e7d9      	b.n	80099ca <_printf_common+0x8e>
	...

08009a18 <_printf_i>:
 8009a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a1c:	7e0f      	ldrb	r7, [r1, #24]
 8009a1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a20:	2f78      	cmp	r7, #120	@ 0x78
 8009a22:	4691      	mov	r9, r2
 8009a24:	4680      	mov	r8, r0
 8009a26:	460c      	mov	r4, r1
 8009a28:	469a      	mov	sl, r3
 8009a2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a2e:	d807      	bhi.n	8009a40 <_printf_i+0x28>
 8009a30:	2f62      	cmp	r7, #98	@ 0x62
 8009a32:	d80a      	bhi.n	8009a4a <_printf_i+0x32>
 8009a34:	2f00      	cmp	r7, #0
 8009a36:	f000 80d2 	beq.w	8009bde <_printf_i+0x1c6>
 8009a3a:	2f58      	cmp	r7, #88	@ 0x58
 8009a3c:	f000 80b9 	beq.w	8009bb2 <_printf_i+0x19a>
 8009a40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a48:	e03a      	b.n	8009ac0 <_printf_i+0xa8>
 8009a4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a4e:	2b15      	cmp	r3, #21
 8009a50:	d8f6      	bhi.n	8009a40 <_printf_i+0x28>
 8009a52:	a101      	add	r1, pc, #4	@ (adr r1, 8009a58 <_printf_i+0x40>)
 8009a54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a58:	08009ab1 	.word	0x08009ab1
 8009a5c:	08009ac5 	.word	0x08009ac5
 8009a60:	08009a41 	.word	0x08009a41
 8009a64:	08009a41 	.word	0x08009a41
 8009a68:	08009a41 	.word	0x08009a41
 8009a6c:	08009a41 	.word	0x08009a41
 8009a70:	08009ac5 	.word	0x08009ac5
 8009a74:	08009a41 	.word	0x08009a41
 8009a78:	08009a41 	.word	0x08009a41
 8009a7c:	08009a41 	.word	0x08009a41
 8009a80:	08009a41 	.word	0x08009a41
 8009a84:	08009bc5 	.word	0x08009bc5
 8009a88:	08009aef 	.word	0x08009aef
 8009a8c:	08009b7f 	.word	0x08009b7f
 8009a90:	08009a41 	.word	0x08009a41
 8009a94:	08009a41 	.word	0x08009a41
 8009a98:	08009be7 	.word	0x08009be7
 8009a9c:	08009a41 	.word	0x08009a41
 8009aa0:	08009aef 	.word	0x08009aef
 8009aa4:	08009a41 	.word	0x08009a41
 8009aa8:	08009a41 	.word	0x08009a41
 8009aac:	08009b87 	.word	0x08009b87
 8009ab0:	6833      	ldr	r3, [r6, #0]
 8009ab2:	1d1a      	adds	r2, r3, #4
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	6032      	str	r2, [r6, #0]
 8009ab8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009abc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	e09d      	b.n	8009c00 <_printf_i+0x1e8>
 8009ac4:	6833      	ldr	r3, [r6, #0]
 8009ac6:	6820      	ldr	r0, [r4, #0]
 8009ac8:	1d19      	adds	r1, r3, #4
 8009aca:	6031      	str	r1, [r6, #0]
 8009acc:	0606      	lsls	r6, r0, #24
 8009ace:	d501      	bpl.n	8009ad4 <_printf_i+0xbc>
 8009ad0:	681d      	ldr	r5, [r3, #0]
 8009ad2:	e003      	b.n	8009adc <_printf_i+0xc4>
 8009ad4:	0645      	lsls	r5, r0, #25
 8009ad6:	d5fb      	bpl.n	8009ad0 <_printf_i+0xb8>
 8009ad8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009adc:	2d00      	cmp	r5, #0
 8009ade:	da03      	bge.n	8009ae8 <_printf_i+0xd0>
 8009ae0:	232d      	movs	r3, #45	@ 0x2d
 8009ae2:	426d      	negs	r5, r5
 8009ae4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ae8:	4859      	ldr	r0, [pc, #356]	@ (8009c50 <_printf_i+0x238>)
 8009aea:	230a      	movs	r3, #10
 8009aec:	e011      	b.n	8009b12 <_printf_i+0xfa>
 8009aee:	6821      	ldr	r1, [r4, #0]
 8009af0:	6833      	ldr	r3, [r6, #0]
 8009af2:	0608      	lsls	r0, r1, #24
 8009af4:	f853 5b04 	ldr.w	r5, [r3], #4
 8009af8:	d402      	bmi.n	8009b00 <_printf_i+0xe8>
 8009afa:	0649      	lsls	r1, r1, #25
 8009afc:	bf48      	it	mi
 8009afe:	b2ad      	uxthmi	r5, r5
 8009b00:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b02:	4853      	ldr	r0, [pc, #332]	@ (8009c50 <_printf_i+0x238>)
 8009b04:	6033      	str	r3, [r6, #0]
 8009b06:	bf14      	ite	ne
 8009b08:	230a      	movne	r3, #10
 8009b0a:	2308      	moveq	r3, #8
 8009b0c:	2100      	movs	r1, #0
 8009b0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b12:	6866      	ldr	r6, [r4, #4]
 8009b14:	60a6      	str	r6, [r4, #8]
 8009b16:	2e00      	cmp	r6, #0
 8009b18:	bfa2      	ittt	ge
 8009b1a:	6821      	ldrge	r1, [r4, #0]
 8009b1c:	f021 0104 	bicge.w	r1, r1, #4
 8009b20:	6021      	strge	r1, [r4, #0]
 8009b22:	b90d      	cbnz	r5, 8009b28 <_printf_i+0x110>
 8009b24:	2e00      	cmp	r6, #0
 8009b26:	d04b      	beq.n	8009bc0 <_printf_i+0x1a8>
 8009b28:	4616      	mov	r6, r2
 8009b2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b2e:	fb03 5711 	mls	r7, r3, r1, r5
 8009b32:	5dc7      	ldrb	r7, [r0, r7]
 8009b34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b38:	462f      	mov	r7, r5
 8009b3a:	42bb      	cmp	r3, r7
 8009b3c:	460d      	mov	r5, r1
 8009b3e:	d9f4      	bls.n	8009b2a <_printf_i+0x112>
 8009b40:	2b08      	cmp	r3, #8
 8009b42:	d10b      	bne.n	8009b5c <_printf_i+0x144>
 8009b44:	6823      	ldr	r3, [r4, #0]
 8009b46:	07df      	lsls	r7, r3, #31
 8009b48:	d508      	bpl.n	8009b5c <_printf_i+0x144>
 8009b4a:	6923      	ldr	r3, [r4, #16]
 8009b4c:	6861      	ldr	r1, [r4, #4]
 8009b4e:	4299      	cmp	r1, r3
 8009b50:	bfde      	ittt	le
 8009b52:	2330      	movle	r3, #48	@ 0x30
 8009b54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b5c:	1b92      	subs	r2, r2, r6
 8009b5e:	6122      	str	r2, [r4, #16]
 8009b60:	f8cd a000 	str.w	sl, [sp]
 8009b64:	464b      	mov	r3, r9
 8009b66:	aa03      	add	r2, sp, #12
 8009b68:	4621      	mov	r1, r4
 8009b6a:	4640      	mov	r0, r8
 8009b6c:	f7ff fee6 	bl	800993c <_printf_common>
 8009b70:	3001      	adds	r0, #1
 8009b72:	d14a      	bne.n	8009c0a <_printf_i+0x1f2>
 8009b74:	f04f 30ff 	mov.w	r0, #4294967295
 8009b78:	b004      	add	sp, #16
 8009b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b7e:	6823      	ldr	r3, [r4, #0]
 8009b80:	f043 0320 	orr.w	r3, r3, #32
 8009b84:	6023      	str	r3, [r4, #0]
 8009b86:	4833      	ldr	r0, [pc, #204]	@ (8009c54 <_printf_i+0x23c>)
 8009b88:	2778      	movs	r7, #120	@ 0x78
 8009b8a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b8e:	6823      	ldr	r3, [r4, #0]
 8009b90:	6831      	ldr	r1, [r6, #0]
 8009b92:	061f      	lsls	r7, r3, #24
 8009b94:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b98:	d402      	bmi.n	8009ba0 <_printf_i+0x188>
 8009b9a:	065f      	lsls	r7, r3, #25
 8009b9c:	bf48      	it	mi
 8009b9e:	b2ad      	uxthmi	r5, r5
 8009ba0:	6031      	str	r1, [r6, #0]
 8009ba2:	07d9      	lsls	r1, r3, #31
 8009ba4:	bf44      	itt	mi
 8009ba6:	f043 0320 	orrmi.w	r3, r3, #32
 8009baa:	6023      	strmi	r3, [r4, #0]
 8009bac:	b11d      	cbz	r5, 8009bb6 <_printf_i+0x19e>
 8009bae:	2310      	movs	r3, #16
 8009bb0:	e7ac      	b.n	8009b0c <_printf_i+0xf4>
 8009bb2:	4827      	ldr	r0, [pc, #156]	@ (8009c50 <_printf_i+0x238>)
 8009bb4:	e7e9      	b.n	8009b8a <_printf_i+0x172>
 8009bb6:	6823      	ldr	r3, [r4, #0]
 8009bb8:	f023 0320 	bic.w	r3, r3, #32
 8009bbc:	6023      	str	r3, [r4, #0]
 8009bbe:	e7f6      	b.n	8009bae <_printf_i+0x196>
 8009bc0:	4616      	mov	r6, r2
 8009bc2:	e7bd      	b.n	8009b40 <_printf_i+0x128>
 8009bc4:	6833      	ldr	r3, [r6, #0]
 8009bc6:	6825      	ldr	r5, [r4, #0]
 8009bc8:	6961      	ldr	r1, [r4, #20]
 8009bca:	1d18      	adds	r0, r3, #4
 8009bcc:	6030      	str	r0, [r6, #0]
 8009bce:	062e      	lsls	r6, r5, #24
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	d501      	bpl.n	8009bd8 <_printf_i+0x1c0>
 8009bd4:	6019      	str	r1, [r3, #0]
 8009bd6:	e002      	b.n	8009bde <_printf_i+0x1c6>
 8009bd8:	0668      	lsls	r0, r5, #25
 8009bda:	d5fb      	bpl.n	8009bd4 <_printf_i+0x1bc>
 8009bdc:	8019      	strh	r1, [r3, #0]
 8009bde:	2300      	movs	r3, #0
 8009be0:	6123      	str	r3, [r4, #16]
 8009be2:	4616      	mov	r6, r2
 8009be4:	e7bc      	b.n	8009b60 <_printf_i+0x148>
 8009be6:	6833      	ldr	r3, [r6, #0]
 8009be8:	1d1a      	adds	r2, r3, #4
 8009bea:	6032      	str	r2, [r6, #0]
 8009bec:	681e      	ldr	r6, [r3, #0]
 8009bee:	6862      	ldr	r2, [r4, #4]
 8009bf0:	2100      	movs	r1, #0
 8009bf2:	4630      	mov	r0, r6
 8009bf4:	f7f6 fb0c 	bl	8000210 <memchr>
 8009bf8:	b108      	cbz	r0, 8009bfe <_printf_i+0x1e6>
 8009bfa:	1b80      	subs	r0, r0, r6
 8009bfc:	6060      	str	r0, [r4, #4]
 8009bfe:	6863      	ldr	r3, [r4, #4]
 8009c00:	6123      	str	r3, [r4, #16]
 8009c02:	2300      	movs	r3, #0
 8009c04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c08:	e7aa      	b.n	8009b60 <_printf_i+0x148>
 8009c0a:	6923      	ldr	r3, [r4, #16]
 8009c0c:	4632      	mov	r2, r6
 8009c0e:	4649      	mov	r1, r9
 8009c10:	4640      	mov	r0, r8
 8009c12:	47d0      	blx	sl
 8009c14:	3001      	adds	r0, #1
 8009c16:	d0ad      	beq.n	8009b74 <_printf_i+0x15c>
 8009c18:	6823      	ldr	r3, [r4, #0]
 8009c1a:	079b      	lsls	r3, r3, #30
 8009c1c:	d413      	bmi.n	8009c46 <_printf_i+0x22e>
 8009c1e:	68e0      	ldr	r0, [r4, #12]
 8009c20:	9b03      	ldr	r3, [sp, #12]
 8009c22:	4298      	cmp	r0, r3
 8009c24:	bfb8      	it	lt
 8009c26:	4618      	movlt	r0, r3
 8009c28:	e7a6      	b.n	8009b78 <_printf_i+0x160>
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	4632      	mov	r2, r6
 8009c2e:	4649      	mov	r1, r9
 8009c30:	4640      	mov	r0, r8
 8009c32:	47d0      	blx	sl
 8009c34:	3001      	adds	r0, #1
 8009c36:	d09d      	beq.n	8009b74 <_printf_i+0x15c>
 8009c38:	3501      	adds	r5, #1
 8009c3a:	68e3      	ldr	r3, [r4, #12]
 8009c3c:	9903      	ldr	r1, [sp, #12]
 8009c3e:	1a5b      	subs	r3, r3, r1
 8009c40:	42ab      	cmp	r3, r5
 8009c42:	dcf2      	bgt.n	8009c2a <_printf_i+0x212>
 8009c44:	e7eb      	b.n	8009c1e <_printf_i+0x206>
 8009c46:	2500      	movs	r5, #0
 8009c48:	f104 0619 	add.w	r6, r4, #25
 8009c4c:	e7f5      	b.n	8009c3a <_printf_i+0x222>
 8009c4e:	bf00      	nop
 8009c50:	0800d44e 	.word	0x0800d44e
 8009c54:	0800d45f 	.word	0x0800d45f

08009c58 <std>:
 8009c58:	2300      	movs	r3, #0
 8009c5a:	b510      	push	{r4, lr}
 8009c5c:	4604      	mov	r4, r0
 8009c5e:	e9c0 3300 	strd	r3, r3, [r0]
 8009c62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c66:	6083      	str	r3, [r0, #8]
 8009c68:	8181      	strh	r1, [r0, #12]
 8009c6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8009c6c:	81c2      	strh	r2, [r0, #14]
 8009c6e:	6183      	str	r3, [r0, #24]
 8009c70:	4619      	mov	r1, r3
 8009c72:	2208      	movs	r2, #8
 8009c74:	305c      	adds	r0, #92	@ 0x5c
 8009c76:	f000 f914 	bl	8009ea2 <memset>
 8009c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8009cb0 <std+0x58>)
 8009c7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8009c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8009cb4 <std+0x5c>)
 8009c80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009c82:	4b0d      	ldr	r3, [pc, #52]	@ (8009cb8 <std+0x60>)
 8009c84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009c86:	4b0d      	ldr	r3, [pc, #52]	@ (8009cbc <std+0x64>)
 8009c88:	6323      	str	r3, [r4, #48]	@ 0x30
 8009c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8009cc0 <std+0x68>)
 8009c8c:	6224      	str	r4, [r4, #32]
 8009c8e:	429c      	cmp	r4, r3
 8009c90:	d006      	beq.n	8009ca0 <std+0x48>
 8009c92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009c96:	4294      	cmp	r4, r2
 8009c98:	d002      	beq.n	8009ca0 <std+0x48>
 8009c9a:	33d0      	adds	r3, #208	@ 0xd0
 8009c9c:	429c      	cmp	r4, r3
 8009c9e:	d105      	bne.n	8009cac <std+0x54>
 8009ca0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ca8:	f000 b978 	b.w	8009f9c <__retarget_lock_init_recursive>
 8009cac:	bd10      	pop	{r4, pc}
 8009cae:	bf00      	nop
 8009cb0:	08009e1d 	.word	0x08009e1d
 8009cb4:	08009e3f 	.word	0x08009e3f
 8009cb8:	08009e77 	.word	0x08009e77
 8009cbc:	08009e9b 	.word	0x08009e9b
 8009cc0:	20000674 	.word	0x20000674

08009cc4 <stdio_exit_handler>:
 8009cc4:	4a02      	ldr	r2, [pc, #8]	@ (8009cd0 <stdio_exit_handler+0xc>)
 8009cc6:	4903      	ldr	r1, [pc, #12]	@ (8009cd4 <stdio_exit_handler+0x10>)
 8009cc8:	4803      	ldr	r0, [pc, #12]	@ (8009cd8 <stdio_exit_handler+0x14>)
 8009cca:	f000 b869 	b.w	8009da0 <_fwalk_sglue>
 8009cce:	bf00      	nop
 8009cd0:	2000003c 	.word	0x2000003c
 8009cd4:	0800b8fd 	.word	0x0800b8fd
 8009cd8:	2000004c 	.word	0x2000004c

08009cdc <cleanup_stdio>:
 8009cdc:	6841      	ldr	r1, [r0, #4]
 8009cde:	4b0c      	ldr	r3, [pc, #48]	@ (8009d10 <cleanup_stdio+0x34>)
 8009ce0:	4299      	cmp	r1, r3
 8009ce2:	b510      	push	{r4, lr}
 8009ce4:	4604      	mov	r4, r0
 8009ce6:	d001      	beq.n	8009cec <cleanup_stdio+0x10>
 8009ce8:	f001 fe08 	bl	800b8fc <_fflush_r>
 8009cec:	68a1      	ldr	r1, [r4, #8]
 8009cee:	4b09      	ldr	r3, [pc, #36]	@ (8009d14 <cleanup_stdio+0x38>)
 8009cf0:	4299      	cmp	r1, r3
 8009cf2:	d002      	beq.n	8009cfa <cleanup_stdio+0x1e>
 8009cf4:	4620      	mov	r0, r4
 8009cf6:	f001 fe01 	bl	800b8fc <_fflush_r>
 8009cfa:	68e1      	ldr	r1, [r4, #12]
 8009cfc:	4b06      	ldr	r3, [pc, #24]	@ (8009d18 <cleanup_stdio+0x3c>)
 8009cfe:	4299      	cmp	r1, r3
 8009d00:	d004      	beq.n	8009d0c <cleanup_stdio+0x30>
 8009d02:	4620      	mov	r0, r4
 8009d04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d08:	f001 bdf8 	b.w	800b8fc <_fflush_r>
 8009d0c:	bd10      	pop	{r4, pc}
 8009d0e:	bf00      	nop
 8009d10:	20000674 	.word	0x20000674
 8009d14:	200006dc 	.word	0x200006dc
 8009d18:	20000744 	.word	0x20000744

08009d1c <global_stdio_init.part.0>:
 8009d1c:	b510      	push	{r4, lr}
 8009d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8009d4c <global_stdio_init.part.0+0x30>)
 8009d20:	4c0b      	ldr	r4, [pc, #44]	@ (8009d50 <global_stdio_init.part.0+0x34>)
 8009d22:	4a0c      	ldr	r2, [pc, #48]	@ (8009d54 <global_stdio_init.part.0+0x38>)
 8009d24:	601a      	str	r2, [r3, #0]
 8009d26:	4620      	mov	r0, r4
 8009d28:	2200      	movs	r2, #0
 8009d2a:	2104      	movs	r1, #4
 8009d2c:	f7ff ff94 	bl	8009c58 <std>
 8009d30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009d34:	2201      	movs	r2, #1
 8009d36:	2109      	movs	r1, #9
 8009d38:	f7ff ff8e 	bl	8009c58 <std>
 8009d3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009d40:	2202      	movs	r2, #2
 8009d42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d46:	2112      	movs	r1, #18
 8009d48:	f7ff bf86 	b.w	8009c58 <std>
 8009d4c:	200007ac 	.word	0x200007ac
 8009d50:	20000674 	.word	0x20000674
 8009d54:	08009cc5 	.word	0x08009cc5

08009d58 <__sfp_lock_acquire>:
 8009d58:	4801      	ldr	r0, [pc, #4]	@ (8009d60 <__sfp_lock_acquire+0x8>)
 8009d5a:	f000 b920 	b.w	8009f9e <__retarget_lock_acquire_recursive>
 8009d5e:	bf00      	nop
 8009d60:	200007b5 	.word	0x200007b5

08009d64 <__sfp_lock_release>:
 8009d64:	4801      	ldr	r0, [pc, #4]	@ (8009d6c <__sfp_lock_release+0x8>)
 8009d66:	f000 b91b 	b.w	8009fa0 <__retarget_lock_release_recursive>
 8009d6a:	bf00      	nop
 8009d6c:	200007b5 	.word	0x200007b5

08009d70 <__sinit>:
 8009d70:	b510      	push	{r4, lr}
 8009d72:	4604      	mov	r4, r0
 8009d74:	f7ff fff0 	bl	8009d58 <__sfp_lock_acquire>
 8009d78:	6a23      	ldr	r3, [r4, #32]
 8009d7a:	b11b      	cbz	r3, 8009d84 <__sinit+0x14>
 8009d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d80:	f7ff bff0 	b.w	8009d64 <__sfp_lock_release>
 8009d84:	4b04      	ldr	r3, [pc, #16]	@ (8009d98 <__sinit+0x28>)
 8009d86:	6223      	str	r3, [r4, #32]
 8009d88:	4b04      	ldr	r3, [pc, #16]	@ (8009d9c <__sinit+0x2c>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d1f5      	bne.n	8009d7c <__sinit+0xc>
 8009d90:	f7ff ffc4 	bl	8009d1c <global_stdio_init.part.0>
 8009d94:	e7f2      	b.n	8009d7c <__sinit+0xc>
 8009d96:	bf00      	nop
 8009d98:	08009cdd 	.word	0x08009cdd
 8009d9c:	200007ac 	.word	0x200007ac

08009da0 <_fwalk_sglue>:
 8009da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009da4:	4607      	mov	r7, r0
 8009da6:	4688      	mov	r8, r1
 8009da8:	4614      	mov	r4, r2
 8009daa:	2600      	movs	r6, #0
 8009dac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009db0:	f1b9 0901 	subs.w	r9, r9, #1
 8009db4:	d505      	bpl.n	8009dc2 <_fwalk_sglue+0x22>
 8009db6:	6824      	ldr	r4, [r4, #0]
 8009db8:	2c00      	cmp	r4, #0
 8009dba:	d1f7      	bne.n	8009dac <_fwalk_sglue+0xc>
 8009dbc:	4630      	mov	r0, r6
 8009dbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dc2:	89ab      	ldrh	r3, [r5, #12]
 8009dc4:	2b01      	cmp	r3, #1
 8009dc6:	d907      	bls.n	8009dd8 <_fwalk_sglue+0x38>
 8009dc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009dcc:	3301      	adds	r3, #1
 8009dce:	d003      	beq.n	8009dd8 <_fwalk_sglue+0x38>
 8009dd0:	4629      	mov	r1, r5
 8009dd2:	4638      	mov	r0, r7
 8009dd4:	47c0      	blx	r8
 8009dd6:	4306      	orrs	r6, r0
 8009dd8:	3568      	adds	r5, #104	@ 0x68
 8009dda:	e7e9      	b.n	8009db0 <_fwalk_sglue+0x10>

08009ddc <siprintf>:
 8009ddc:	b40e      	push	{r1, r2, r3}
 8009dde:	b500      	push	{lr}
 8009de0:	b09c      	sub	sp, #112	@ 0x70
 8009de2:	ab1d      	add	r3, sp, #116	@ 0x74
 8009de4:	9002      	str	r0, [sp, #8]
 8009de6:	9006      	str	r0, [sp, #24]
 8009de8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009dec:	4809      	ldr	r0, [pc, #36]	@ (8009e14 <siprintf+0x38>)
 8009dee:	9107      	str	r1, [sp, #28]
 8009df0:	9104      	str	r1, [sp, #16]
 8009df2:	4909      	ldr	r1, [pc, #36]	@ (8009e18 <siprintf+0x3c>)
 8009df4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009df8:	9105      	str	r1, [sp, #20]
 8009dfa:	6800      	ldr	r0, [r0, #0]
 8009dfc:	9301      	str	r3, [sp, #4]
 8009dfe:	a902      	add	r1, sp, #8
 8009e00:	f001 fbfc 	bl	800b5fc <_svfiprintf_r>
 8009e04:	9b02      	ldr	r3, [sp, #8]
 8009e06:	2200      	movs	r2, #0
 8009e08:	701a      	strb	r2, [r3, #0]
 8009e0a:	b01c      	add	sp, #112	@ 0x70
 8009e0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e10:	b003      	add	sp, #12
 8009e12:	4770      	bx	lr
 8009e14:	20000048 	.word	0x20000048
 8009e18:	ffff0208 	.word	0xffff0208

08009e1c <__sread>:
 8009e1c:	b510      	push	{r4, lr}
 8009e1e:	460c      	mov	r4, r1
 8009e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e24:	f000 f86c 	bl	8009f00 <_read_r>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	bfab      	itete	ge
 8009e2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009e2e:	89a3      	ldrhlt	r3, [r4, #12]
 8009e30:	181b      	addge	r3, r3, r0
 8009e32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009e36:	bfac      	ite	ge
 8009e38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009e3a:	81a3      	strhlt	r3, [r4, #12]
 8009e3c:	bd10      	pop	{r4, pc}

08009e3e <__swrite>:
 8009e3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e42:	461f      	mov	r7, r3
 8009e44:	898b      	ldrh	r3, [r1, #12]
 8009e46:	05db      	lsls	r3, r3, #23
 8009e48:	4605      	mov	r5, r0
 8009e4a:	460c      	mov	r4, r1
 8009e4c:	4616      	mov	r6, r2
 8009e4e:	d505      	bpl.n	8009e5c <__swrite+0x1e>
 8009e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e54:	2302      	movs	r3, #2
 8009e56:	2200      	movs	r2, #0
 8009e58:	f000 f840 	bl	8009edc <_lseek_r>
 8009e5c:	89a3      	ldrh	r3, [r4, #12]
 8009e5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e66:	81a3      	strh	r3, [r4, #12]
 8009e68:	4632      	mov	r2, r6
 8009e6a:	463b      	mov	r3, r7
 8009e6c:	4628      	mov	r0, r5
 8009e6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e72:	f000 b857 	b.w	8009f24 <_write_r>

08009e76 <__sseek>:
 8009e76:	b510      	push	{r4, lr}
 8009e78:	460c      	mov	r4, r1
 8009e7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e7e:	f000 f82d 	bl	8009edc <_lseek_r>
 8009e82:	1c43      	adds	r3, r0, #1
 8009e84:	89a3      	ldrh	r3, [r4, #12]
 8009e86:	bf15      	itete	ne
 8009e88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009e8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009e8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009e92:	81a3      	strheq	r3, [r4, #12]
 8009e94:	bf18      	it	ne
 8009e96:	81a3      	strhne	r3, [r4, #12]
 8009e98:	bd10      	pop	{r4, pc}

08009e9a <__sclose>:
 8009e9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e9e:	f000 b80d 	b.w	8009ebc <_close_r>

08009ea2 <memset>:
 8009ea2:	4402      	add	r2, r0
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d100      	bne.n	8009eac <memset+0xa>
 8009eaa:	4770      	bx	lr
 8009eac:	f803 1b01 	strb.w	r1, [r3], #1
 8009eb0:	e7f9      	b.n	8009ea6 <memset+0x4>
	...

08009eb4 <_localeconv_r>:
 8009eb4:	4800      	ldr	r0, [pc, #0]	@ (8009eb8 <_localeconv_r+0x4>)
 8009eb6:	4770      	bx	lr
 8009eb8:	20000188 	.word	0x20000188

08009ebc <_close_r>:
 8009ebc:	b538      	push	{r3, r4, r5, lr}
 8009ebe:	4d06      	ldr	r5, [pc, #24]	@ (8009ed8 <_close_r+0x1c>)
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	4604      	mov	r4, r0
 8009ec4:	4608      	mov	r0, r1
 8009ec6:	602b      	str	r3, [r5, #0]
 8009ec8:	f7f9 fdbc 	bl	8003a44 <_close>
 8009ecc:	1c43      	adds	r3, r0, #1
 8009ece:	d102      	bne.n	8009ed6 <_close_r+0x1a>
 8009ed0:	682b      	ldr	r3, [r5, #0]
 8009ed2:	b103      	cbz	r3, 8009ed6 <_close_r+0x1a>
 8009ed4:	6023      	str	r3, [r4, #0]
 8009ed6:	bd38      	pop	{r3, r4, r5, pc}
 8009ed8:	200007b0 	.word	0x200007b0

08009edc <_lseek_r>:
 8009edc:	b538      	push	{r3, r4, r5, lr}
 8009ede:	4d07      	ldr	r5, [pc, #28]	@ (8009efc <_lseek_r+0x20>)
 8009ee0:	4604      	mov	r4, r0
 8009ee2:	4608      	mov	r0, r1
 8009ee4:	4611      	mov	r1, r2
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	602a      	str	r2, [r5, #0]
 8009eea:	461a      	mov	r2, r3
 8009eec:	f7f9 fdd1 	bl	8003a92 <_lseek>
 8009ef0:	1c43      	adds	r3, r0, #1
 8009ef2:	d102      	bne.n	8009efa <_lseek_r+0x1e>
 8009ef4:	682b      	ldr	r3, [r5, #0]
 8009ef6:	b103      	cbz	r3, 8009efa <_lseek_r+0x1e>
 8009ef8:	6023      	str	r3, [r4, #0]
 8009efa:	bd38      	pop	{r3, r4, r5, pc}
 8009efc:	200007b0 	.word	0x200007b0

08009f00 <_read_r>:
 8009f00:	b538      	push	{r3, r4, r5, lr}
 8009f02:	4d07      	ldr	r5, [pc, #28]	@ (8009f20 <_read_r+0x20>)
 8009f04:	4604      	mov	r4, r0
 8009f06:	4608      	mov	r0, r1
 8009f08:	4611      	mov	r1, r2
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	602a      	str	r2, [r5, #0]
 8009f0e:	461a      	mov	r2, r3
 8009f10:	f7f9 fd5f 	bl	80039d2 <_read>
 8009f14:	1c43      	adds	r3, r0, #1
 8009f16:	d102      	bne.n	8009f1e <_read_r+0x1e>
 8009f18:	682b      	ldr	r3, [r5, #0]
 8009f1a:	b103      	cbz	r3, 8009f1e <_read_r+0x1e>
 8009f1c:	6023      	str	r3, [r4, #0]
 8009f1e:	bd38      	pop	{r3, r4, r5, pc}
 8009f20:	200007b0 	.word	0x200007b0

08009f24 <_write_r>:
 8009f24:	b538      	push	{r3, r4, r5, lr}
 8009f26:	4d07      	ldr	r5, [pc, #28]	@ (8009f44 <_write_r+0x20>)
 8009f28:	4604      	mov	r4, r0
 8009f2a:	4608      	mov	r0, r1
 8009f2c:	4611      	mov	r1, r2
 8009f2e:	2200      	movs	r2, #0
 8009f30:	602a      	str	r2, [r5, #0]
 8009f32:	461a      	mov	r2, r3
 8009f34:	f7f9 fd6a 	bl	8003a0c <_write>
 8009f38:	1c43      	adds	r3, r0, #1
 8009f3a:	d102      	bne.n	8009f42 <_write_r+0x1e>
 8009f3c:	682b      	ldr	r3, [r5, #0]
 8009f3e:	b103      	cbz	r3, 8009f42 <_write_r+0x1e>
 8009f40:	6023      	str	r3, [r4, #0]
 8009f42:	bd38      	pop	{r3, r4, r5, pc}
 8009f44:	200007b0 	.word	0x200007b0

08009f48 <__errno>:
 8009f48:	4b01      	ldr	r3, [pc, #4]	@ (8009f50 <__errno+0x8>)
 8009f4a:	6818      	ldr	r0, [r3, #0]
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop
 8009f50:	20000048 	.word	0x20000048

08009f54 <__libc_init_array>:
 8009f54:	b570      	push	{r4, r5, r6, lr}
 8009f56:	4d0d      	ldr	r5, [pc, #52]	@ (8009f8c <__libc_init_array+0x38>)
 8009f58:	4c0d      	ldr	r4, [pc, #52]	@ (8009f90 <__libc_init_array+0x3c>)
 8009f5a:	1b64      	subs	r4, r4, r5
 8009f5c:	10a4      	asrs	r4, r4, #2
 8009f5e:	2600      	movs	r6, #0
 8009f60:	42a6      	cmp	r6, r4
 8009f62:	d109      	bne.n	8009f78 <__libc_init_array+0x24>
 8009f64:	4d0b      	ldr	r5, [pc, #44]	@ (8009f94 <__libc_init_array+0x40>)
 8009f66:	4c0c      	ldr	r4, [pc, #48]	@ (8009f98 <__libc_init_array+0x44>)
 8009f68:	f003 fa46 	bl	800d3f8 <_init>
 8009f6c:	1b64      	subs	r4, r4, r5
 8009f6e:	10a4      	asrs	r4, r4, #2
 8009f70:	2600      	movs	r6, #0
 8009f72:	42a6      	cmp	r6, r4
 8009f74:	d105      	bne.n	8009f82 <__libc_init_array+0x2e>
 8009f76:	bd70      	pop	{r4, r5, r6, pc}
 8009f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f7c:	4798      	blx	r3
 8009f7e:	3601      	adds	r6, #1
 8009f80:	e7ee      	b.n	8009f60 <__libc_init_array+0xc>
 8009f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f86:	4798      	blx	r3
 8009f88:	3601      	adds	r6, #1
 8009f8a:	e7f2      	b.n	8009f72 <__libc_init_array+0x1e>
 8009f8c:	0800d990 	.word	0x0800d990
 8009f90:	0800d990 	.word	0x0800d990
 8009f94:	0800d990 	.word	0x0800d990
 8009f98:	0800d994 	.word	0x0800d994

08009f9c <__retarget_lock_init_recursive>:
 8009f9c:	4770      	bx	lr

08009f9e <__retarget_lock_acquire_recursive>:
 8009f9e:	4770      	bx	lr

08009fa0 <__retarget_lock_release_recursive>:
 8009fa0:	4770      	bx	lr

08009fa2 <quorem>:
 8009fa2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fa6:	6903      	ldr	r3, [r0, #16]
 8009fa8:	690c      	ldr	r4, [r1, #16]
 8009faa:	42a3      	cmp	r3, r4
 8009fac:	4607      	mov	r7, r0
 8009fae:	db7e      	blt.n	800a0ae <quorem+0x10c>
 8009fb0:	3c01      	subs	r4, #1
 8009fb2:	f101 0814 	add.w	r8, r1, #20
 8009fb6:	00a3      	lsls	r3, r4, #2
 8009fb8:	f100 0514 	add.w	r5, r0, #20
 8009fbc:	9300      	str	r3, [sp, #0]
 8009fbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009fc2:	9301      	str	r3, [sp, #4]
 8009fc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009fc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009fcc:	3301      	adds	r3, #1
 8009fce:	429a      	cmp	r2, r3
 8009fd0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009fd4:	fbb2 f6f3 	udiv	r6, r2, r3
 8009fd8:	d32e      	bcc.n	800a038 <quorem+0x96>
 8009fda:	f04f 0a00 	mov.w	sl, #0
 8009fde:	46c4      	mov	ip, r8
 8009fe0:	46ae      	mov	lr, r5
 8009fe2:	46d3      	mov	fp, sl
 8009fe4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009fe8:	b298      	uxth	r0, r3
 8009fea:	fb06 a000 	mla	r0, r6, r0, sl
 8009fee:	0c02      	lsrs	r2, r0, #16
 8009ff0:	0c1b      	lsrs	r3, r3, #16
 8009ff2:	fb06 2303 	mla	r3, r6, r3, r2
 8009ff6:	f8de 2000 	ldr.w	r2, [lr]
 8009ffa:	b280      	uxth	r0, r0
 8009ffc:	b292      	uxth	r2, r2
 8009ffe:	1a12      	subs	r2, r2, r0
 800a000:	445a      	add	r2, fp
 800a002:	f8de 0000 	ldr.w	r0, [lr]
 800a006:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a00a:	b29b      	uxth	r3, r3
 800a00c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a010:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a014:	b292      	uxth	r2, r2
 800a016:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a01a:	45e1      	cmp	r9, ip
 800a01c:	f84e 2b04 	str.w	r2, [lr], #4
 800a020:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a024:	d2de      	bcs.n	8009fe4 <quorem+0x42>
 800a026:	9b00      	ldr	r3, [sp, #0]
 800a028:	58eb      	ldr	r3, [r5, r3]
 800a02a:	b92b      	cbnz	r3, 800a038 <quorem+0x96>
 800a02c:	9b01      	ldr	r3, [sp, #4]
 800a02e:	3b04      	subs	r3, #4
 800a030:	429d      	cmp	r5, r3
 800a032:	461a      	mov	r2, r3
 800a034:	d32f      	bcc.n	800a096 <quorem+0xf4>
 800a036:	613c      	str	r4, [r7, #16]
 800a038:	4638      	mov	r0, r7
 800a03a:	f001 f97b 	bl	800b334 <__mcmp>
 800a03e:	2800      	cmp	r0, #0
 800a040:	db25      	blt.n	800a08e <quorem+0xec>
 800a042:	4629      	mov	r1, r5
 800a044:	2000      	movs	r0, #0
 800a046:	f858 2b04 	ldr.w	r2, [r8], #4
 800a04a:	f8d1 c000 	ldr.w	ip, [r1]
 800a04e:	fa1f fe82 	uxth.w	lr, r2
 800a052:	fa1f f38c 	uxth.w	r3, ip
 800a056:	eba3 030e 	sub.w	r3, r3, lr
 800a05a:	4403      	add	r3, r0
 800a05c:	0c12      	lsrs	r2, r2, #16
 800a05e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a062:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a066:	b29b      	uxth	r3, r3
 800a068:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a06c:	45c1      	cmp	r9, r8
 800a06e:	f841 3b04 	str.w	r3, [r1], #4
 800a072:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a076:	d2e6      	bcs.n	800a046 <quorem+0xa4>
 800a078:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a07c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a080:	b922      	cbnz	r2, 800a08c <quorem+0xea>
 800a082:	3b04      	subs	r3, #4
 800a084:	429d      	cmp	r5, r3
 800a086:	461a      	mov	r2, r3
 800a088:	d30b      	bcc.n	800a0a2 <quorem+0x100>
 800a08a:	613c      	str	r4, [r7, #16]
 800a08c:	3601      	adds	r6, #1
 800a08e:	4630      	mov	r0, r6
 800a090:	b003      	add	sp, #12
 800a092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a096:	6812      	ldr	r2, [r2, #0]
 800a098:	3b04      	subs	r3, #4
 800a09a:	2a00      	cmp	r2, #0
 800a09c:	d1cb      	bne.n	800a036 <quorem+0x94>
 800a09e:	3c01      	subs	r4, #1
 800a0a0:	e7c6      	b.n	800a030 <quorem+0x8e>
 800a0a2:	6812      	ldr	r2, [r2, #0]
 800a0a4:	3b04      	subs	r3, #4
 800a0a6:	2a00      	cmp	r2, #0
 800a0a8:	d1ef      	bne.n	800a08a <quorem+0xe8>
 800a0aa:	3c01      	subs	r4, #1
 800a0ac:	e7ea      	b.n	800a084 <quorem+0xe2>
 800a0ae:	2000      	movs	r0, #0
 800a0b0:	e7ee      	b.n	800a090 <quorem+0xee>
 800a0b2:	0000      	movs	r0, r0
 800a0b4:	0000      	movs	r0, r0
	...

0800a0b8 <_dtoa_r>:
 800a0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0bc:	69c7      	ldr	r7, [r0, #28]
 800a0be:	b099      	sub	sp, #100	@ 0x64
 800a0c0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a0c4:	ec55 4b10 	vmov	r4, r5, d0
 800a0c8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a0ca:	9109      	str	r1, [sp, #36]	@ 0x24
 800a0cc:	4683      	mov	fp, r0
 800a0ce:	920e      	str	r2, [sp, #56]	@ 0x38
 800a0d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a0d2:	b97f      	cbnz	r7, 800a0f4 <_dtoa_r+0x3c>
 800a0d4:	2010      	movs	r0, #16
 800a0d6:	f000 fdfd 	bl	800acd4 <malloc>
 800a0da:	4602      	mov	r2, r0
 800a0dc:	f8cb 001c 	str.w	r0, [fp, #28]
 800a0e0:	b920      	cbnz	r0, 800a0ec <_dtoa_r+0x34>
 800a0e2:	4ba7      	ldr	r3, [pc, #668]	@ (800a380 <_dtoa_r+0x2c8>)
 800a0e4:	21ef      	movs	r1, #239	@ 0xef
 800a0e6:	48a7      	ldr	r0, [pc, #668]	@ (800a384 <_dtoa_r+0x2cc>)
 800a0e8:	f001 fc68 	bl	800b9bc <__assert_func>
 800a0ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a0f0:	6007      	str	r7, [r0, #0]
 800a0f2:	60c7      	str	r7, [r0, #12]
 800a0f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a0f8:	6819      	ldr	r1, [r3, #0]
 800a0fa:	b159      	cbz	r1, 800a114 <_dtoa_r+0x5c>
 800a0fc:	685a      	ldr	r2, [r3, #4]
 800a0fe:	604a      	str	r2, [r1, #4]
 800a100:	2301      	movs	r3, #1
 800a102:	4093      	lsls	r3, r2
 800a104:	608b      	str	r3, [r1, #8]
 800a106:	4658      	mov	r0, fp
 800a108:	f000 feda 	bl	800aec0 <_Bfree>
 800a10c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a110:	2200      	movs	r2, #0
 800a112:	601a      	str	r2, [r3, #0]
 800a114:	1e2b      	subs	r3, r5, #0
 800a116:	bfb9      	ittee	lt
 800a118:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a11c:	9303      	strlt	r3, [sp, #12]
 800a11e:	2300      	movge	r3, #0
 800a120:	6033      	strge	r3, [r6, #0]
 800a122:	9f03      	ldr	r7, [sp, #12]
 800a124:	4b98      	ldr	r3, [pc, #608]	@ (800a388 <_dtoa_r+0x2d0>)
 800a126:	bfbc      	itt	lt
 800a128:	2201      	movlt	r2, #1
 800a12a:	6032      	strlt	r2, [r6, #0]
 800a12c:	43bb      	bics	r3, r7
 800a12e:	d112      	bne.n	800a156 <_dtoa_r+0x9e>
 800a130:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a132:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a136:	6013      	str	r3, [r2, #0]
 800a138:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a13c:	4323      	orrs	r3, r4
 800a13e:	f000 854d 	beq.w	800abdc <_dtoa_r+0xb24>
 800a142:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a144:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a39c <_dtoa_r+0x2e4>
 800a148:	2b00      	cmp	r3, #0
 800a14a:	f000 854f 	beq.w	800abec <_dtoa_r+0xb34>
 800a14e:	f10a 0303 	add.w	r3, sl, #3
 800a152:	f000 bd49 	b.w	800abe8 <_dtoa_r+0xb30>
 800a156:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a15a:	2200      	movs	r2, #0
 800a15c:	ec51 0b17 	vmov	r0, r1, d7
 800a160:	2300      	movs	r3, #0
 800a162:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a166:	f7f6 fccf 	bl	8000b08 <__aeabi_dcmpeq>
 800a16a:	4680      	mov	r8, r0
 800a16c:	b158      	cbz	r0, 800a186 <_dtoa_r+0xce>
 800a16e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a170:	2301      	movs	r3, #1
 800a172:	6013      	str	r3, [r2, #0]
 800a174:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a176:	b113      	cbz	r3, 800a17e <_dtoa_r+0xc6>
 800a178:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a17a:	4b84      	ldr	r3, [pc, #528]	@ (800a38c <_dtoa_r+0x2d4>)
 800a17c:	6013      	str	r3, [r2, #0]
 800a17e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a3a0 <_dtoa_r+0x2e8>
 800a182:	f000 bd33 	b.w	800abec <_dtoa_r+0xb34>
 800a186:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a18a:	aa16      	add	r2, sp, #88	@ 0x58
 800a18c:	a917      	add	r1, sp, #92	@ 0x5c
 800a18e:	4658      	mov	r0, fp
 800a190:	f001 f980 	bl	800b494 <__d2b>
 800a194:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a198:	4681      	mov	r9, r0
 800a19a:	2e00      	cmp	r6, #0
 800a19c:	d077      	beq.n	800a28e <_dtoa_r+0x1d6>
 800a19e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1a0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a1a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a1b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a1b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a1b8:	4619      	mov	r1, r3
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	4b74      	ldr	r3, [pc, #464]	@ (800a390 <_dtoa_r+0x2d8>)
 800a1be:	f7f6 f883 	bl	80002c8 <__aeabi_dsub>
 800a1c2:	a369      	add	r3, pc, #420	@ (adr r3, 800a368 <_dtoa_r+0x2b0>)
 800a1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c8:	f7f6 fa36 	bl	8000638 <__aeabi_dmul>
 800a1cc:	a368      	add	r3, pc, #416	@ (adr r3, 800a370 <_dtoa_r+0x2b8>)
 800a1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d2:	f7f6 f87b 	bl	80002cc <__adddf3>
 800a1d6:	4604      	mov	r4, r0
 800a1d8:	4630      	mov	r0, r6
 800a1da:	460d      	mov	r5, r1
 800a1dc:	f7f6 f9c2 	bl	8000564 <__aeabi_i2d>
 800a1e0:	a365      	add	r3, pc, #404	@ (adr r3, 800a378 <_dtoa_r+0x2c0>)
 800a1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e6:	f7f6 fa27 	bl	8000638 <__aeabi_dmul>
 800a1ea:	4602      	mov	r2, r0
 800a1ec:	460b      	mov	r3, r1
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	4629      	mov	r1, r5
 800a1f2:	f7f6 f86b 	bl	80002cc <__adddf3>
 800a1f6:	4604      	mov	r4, r0
 800a1f8:	460d      	mov	r5, r1
 800a1fa:	f7f6 fccd 	bl	8000b98 <__aeabi_d2iz>
 800a1fe:	2200      	movs	r2, #0
 800a200:	4607      	mov	r7, r0
 800a202:	2300      	movs	r3, #0
 800a204:	4620      	mov	r0, r4
 800a206:	4629      	mov	r1, r5
 800a208:	f7f6 fc88 	bl	8000b1c <__aeabi_dcmplt>
 800a20c:	b140      	cbz	r0, 800a220 <_dtoa_r+0x168>
 800a20e:	4638      	mov	r0, r7
 800a210:	f7f6 f9a8 	bl	8000564 <__aeabi_i2d>
 800a214:	4622      	mov	r2, r4
 800a216:	462b      	mov	r3, r5
 800a218:	f7f6 fc76 	bl	8000b08 <__aeabi_dcmpeq>
 800a21c:	b900      	cbnz	r0, 800a220 <_dtoa_r+0x168>
 800a21e:	3f01      	subs	r7, #1
 800a220:	2f16      	cmp	r7, #22
 800a222:	d851      	bhi.n	800a2c8 <_dtoa_r+0x210>
 800a224:	4b5b      	ldr	r3, [pc, #364]	@ (800a394 <_dtoa_r+0x2dc>)
 800a226:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a22e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a232:	f7f6 fc73 	bl	8000b1c <__aeabi_dcmplt>
 800a236:	2800      	cmp	r0, #0
 800a238:	d048      	beq.n	800a2cc <_dtoa_r+0x214>
 800a23a:	3f01      	subs	r7, #1
 800a23c:	2300      	movs	r3, #0
 800a23e:	9312      	str	r3, [sp, #72]	@ 0x48
 800a240:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a242:	1b9b      	subs	r3, r3, r6
 800a244:	1e5a      	subs	r2, r3, #1
 800a246:	bf44      	itt	mi
 800a248:	f1c3 0801 	rsbmi	r8, r3, #1
 800a24c:	2300      	movmi	r3, #0
 800a24e:	9208      	str	r2, [sp, #32]
 800a250:	bf54      	ite	pl
 800a252:	f04f 0800 	movpl.w	r8, #0
 800a256:	9308      	strmi	r3, [sp, #32]
 800a258:	2f00      	cmp	r7, #0
 800a25a:	db39      	blt.n	800a2d0 <_dtoa_r+0x218>
 800a25c:	9b08      	ldr	r3, [sp, #32]
 800a25e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a260:	443b      	add	r3, r7
 800a262:	9308      	str	r3, [sp, #32]
 800a264:	2300      	movs	r3, #0
 800a266:	930a      	str	r3, [sp, #40]	@ 0x28
 800a268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a26a:	2b09      	cmp	r3, #9
 800a26c:	d864      	bhi.n	800a338 <_dtoa_r+0x280>
 800a26e:	2b05      	cmp	r3, #5
 800a270:	bfc4      	itt	gt
 800a272:	3b04      	subgt	r3, #4
 800a274:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a278:	f1a3 0302 	sub.w	r3, r3, #2
 800a27c:	bfcc      	ite	gt
 800a27e:	2400      	movgt	r4, #0
 800a280:	2401      	movle	r4, #1
 800a282:	2b03      	cmp	r3, #3
 800a284:	d863      	bhi.n	800a34e <_dtoa_r+0x296>
 800a286:	e8df f003 	tbb	[pc, r3]
 800a28a:	372a      	.short	0x372a
 800a28c:	5535      	.short	0x5535
 800a28e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a292:	441e      	add	r6, r3
 800a294:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a298:	2b20      	cmp	r3, #32
 800a29a:	bfc1      	itttt	gt
 800a29c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a2a0:	409f      	lslgt	r7, r3
 800a2a2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a2a6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a2aa:	bfd6      	itet	le
 800a2ac:	f1c3 0320 	rsble	r3, r3, #32
 800a2b0:	ea47 0003 	orrgt.w	r0, r7, r3
 800a2b4:	fa04 f003 	lslle.w	r0, r4, r3
 800a2b8:	f7f6 f944 	bl	8000544 <__aeabi_ui2d>
 800a2bc:	2201      	movs	r2, #1
 800a2be:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a2c2:	3e01      	subs	r6, #1
 800a2c4:	9214      	str	r2, [sp, #80]	@ 0x50
 800a2c6:	e777      	b.n	800a1b8 <_dtoa_r+0x100>
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	e7b8      	b.n	800a23e <_dtoa_r+0x186>
 800a2cc:	9012      	str	r0, [sp, #72]	@ 0x48
 800a2ce:	e7b7      	b.n	800a240 <_dtoa_r+0x188>
 800a2d0:	427b      	negs	r3, r7
 800a2d2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	eba8 0807 	sub.w	r8, r8, r7
 800a2da:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a2dc:	e7c4      	b.n	800a268 <_dtoa_r+0x1b0>
 800a2de:	2300      	movs	r3, #0
 800a2e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a2e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	dc35      	bgt.n	800a354 <_dtoa_r+0x29c>
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	9300      	str	r3, [sp, #0]
 800a2ec:	9307      	str	r3, [sp, #28]
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a2f2:	e00b      	b.n	800a30c <_dtoa_r+0x254>
 800a2f4:	2301      	movs	r3, #1
 800a2f6:	e7f3      	b.n	800a2e0 <_dtoa_r+0x228>
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a2fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2fe:	18fb      	adds	r3, r7, r3
 800a300:	9300      	str	r3, [sp, #0]
 800a302:	3301      	adds	r3, #1
 800a304:	2b01      	cmp	r3, #1
 800a306:	9307      	str	r3, [sp, #28]
 800a308:	bfb8      	it	lt
 800a30a:	2301      	movlt	r3, #1
 800a30c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a310:	2100      	movs	r1, #0
 800a312:	2204      	movs	r2, #4
 800a314:	f102 0514 	add.w	r5, r2, #20
 800a318:	429d      	cmp	r5, r3
 800a31a:	d91f      	bls.n	800a35c <_dtoa_r+0x2a4>
 800a31c:	6041      	str	r1, [r0, #4]
 800a31e:	4658      	mov	r0, fp
 800a320:	f000 fd8e 	bl	800ae40 <_Balloc>
 800a324:	4682      	mov	sl, r0
 800a326:	2800      	cmp	r0, #0
 800a328:	d13c      	bne.n	800a3a4 <_dtoa_r+0x2ec>
 800a32a:	4b1b      	ldr	r3, [pc, #108]	@ (800a398 <_dtoa_r+0x2e0>)
 800a32c:	4602      	mov	r2, r0
 800a32e:	f240 11af 	movw	r1, #431	@ 0x1af
 800a332:	e6d8      	b.n	800a0e6 <_dtoa_r+0x2e>
 800a334:	2301      	movs	r3, #1
 800a336:	e7e0      	b.n	800a2fa <_dtoa_r+0x242>
 800a338:	2401      	movs	r4, #1
 800a33a:	2300      	movs	r3, #0
 800a33c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a33e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a340:	f04f 33ff 	mov.w	r3, #4294967295
 800a344:	9300      	str	r3, [sp, #0]
 800a346:	9307      	str	r3, [sp, #28]
 800a348:	2200      	movs	r2, #0
 800a34a:	2312      	movs	r3, #18
 800a34c:	e7d0      	b.n	800a2f0 <_dtoa_r+0x238>
 800a34e:	2301      	movs	r3, #1
 800a350:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a352:	e7f5      	b.n	800a340 <_dtoa_r+0x288>
 800a354:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a356:	9300      	str	r3, [sp, #0]
 800a358:	9307      	str	r3, [sp, #28]
 800a35a:	e7d7      	b.n	800a30c <_dtoa_r+0x254>
 800a35c:	3101      	adds	r1, #1
 800a35e:	0052      	lsls	r2, r2, #1
 800a360:	e7d8      	b.n	800a314 <_dtoa_r+0x25c>
 800a362:	bf00      	nop
 800a364:	f3af 8000 	nop.w
 800a368:	636f4361 	.word	0x636f4361
 800a36c:	3fd287a7 	.word	0x3fd287a7
 800a370:	8b60c8b3 	.word	0x8b60c8b3
 800a374:	3fc68a28 	.word	0x3fc68a28
 800a378:	509f79fb 	.word	0x509f79fb
 800a37c:	3fd34413 	.word	0x3fd34413
 800a380:	0800d47d 	.word	0x0800d47d
 800a384:	0800d494 	.word	0x0800d494
 800a388:	7ff00000 	.word	0x7ff00000
 800a38c:	0800d44d 	.word	0x0800d44d
 800a390:	3ff80000 	.word	0x3ff80000
 800a394:	0800d590 	.word	0x0800d590
 800a398:	0800d4ec 	.word	0x0800d4ec
 800a39c:	0800d479 	.word	0x0800d479
 800a3a0:	0800d44c 	.word	0x0800d44c
 800a3a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a3a8:	6018      	str	r0, [r3, #0]
 800a3aa:	9b07      	ldr	r3, [sp, #28]
 800a3ac:	2b0e      	cmp	r3, #14
 800a3ae:	f200 80a4 	bhi.w	800a4fa <_dtoa_r+0x442>
 800a3b2:	2c00      	cmp	r4, #0
 800a3b4:	f000 80a1 	beq.w	800a4fa <_dtoa_r+0x442>
 800a3b8:	2f00      	cmp	r7, #0
 800a3ba:	dd33      	ble.n	800a424 <_dtoa_r+0x36c>
 800a3bc:	4bad      	ldr	r3, [pc, #692]	@ (800a674 <_dtoa_r+0x5bc>)
 800a3be:	f007 020f 	and.w	r2, r7, #15
 800a3c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3c6:	ed93 7b00 	vldr	d7, [r3]
 800a3ca:	05f8      	lsls	r0, r7, #23
 800a3cc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a3d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a3d4:	d516      	bpl.n	800a404 <_dtoa_r+0x34c>
 800a3d6:	4ba8      	ldr	r3, [pc, #672]	@ (800a678 <_dtoa_r+0x5c0>)
 800a3d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a3dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a3e0:	f7f6 fa54 	bl	800088c <__aeabi_ddiv>
 800a3e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a3e8:	f004 040f 	and.w	r4, r4, #15
 800a3ec:	2603      	movs	r6, #3
 800a3ee:	4da2      	ldr	r5, [pc, #648]	@ (800a678 <_dtoa_r+0x5c0>)
 800a3f0:	b954      	cbnz	r4, 800a408 <_dtoa_r+0x350>
 800a3f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a3f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3fa:	f7f6 fa47 	bl	800088c <__aeabi_ddiv>
 800a3fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a402:	e028      	b.n	800a456 <_dtoa_r+0x39e>
 800a404:	2602      	movs	r6, #2
 800a406:	e7f2      	b.n	800a3ee <_dtoa_r+0x336>
 800a408:	07e1      	lsls	r1, r4, #31
 800a40a:	d508      	bpl.n	800a41e <_dtoa_r+0x366>
 800a40c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a410:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a414:	f7f6 f910 	bl	8000638 <__aeabi_dmul>
 800a418:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a41c:	3601      	adds	r6, #1
 800a41e:	1064      	asrs	r4, r4, #1
 800a420:	3508      	adds	r5, #8
 800a422:	e7e5      	b.n	800a3f0 <_dtoa_r+0x338>
 800a424:	f000 80d2 	beq.w	800a5cc <_dtoa_r+0x514>
 800a428:	427c      	negs	r4, r7
 800a42a:	4b92      	ldr	r3, [pc, #584]	@ (800a674 <_dtoa_r+0x5bc>)
 800a42c:	4d92      	ldr	r5, [pc, #584]	@ (800a678 <_dtoa_r+0x5c0>)
 800a42e:	f004 020f 	and.w	r2, r4, #15
 800a432:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a43a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a43e:	f7f6 f8fb 	bl	8000638 <__aeabi_dmul>
 800a442:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a446:	1124      	asrs	r4, r4, #4
 800a448:	2300      	movs	r3, #0
 800a44a:	2602      	movs	r6, #2
 800a44c:	2c00      	cmp	r4, #0
 800a44e:	f040 80b2 	bne.w	800a5b6 <_dtoa_r+0x4fe>
 800a452:	2b00      	cmp	r3, #0
 800a454:	d1d3      	bne.n	800a3fe <_dtoa_r+0x346>
 800a456:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a458:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	f000 80b7 	beq.w	800a5d0 <_dtoa_r+0x518>
 800a462:	4b86      	ldr	r3, [pc, #536]	@ (800a67c <_dtoa_r+0x5c4>)
 800a464:	2200      	movs	r2, #0
 800a466:	4620      	mov	r0, r4
 800a468:	4629      	mov	r1, r5
 800a46a:	f7f6 fb57 	bl	8000b1c <__aeabi_dcmplt>
 800a46e:	2800      	cmp	r0, #0
 800a470:	f000 80ae 	beq.w	800a5d0 <_dtoa_r+0x518>
 800a474:	9b07      	ldr	r3, [sp, #28]
 800a476:	2b00      	cmp	r3, #0
 800a478:	f000 80aa 	beq.w	800a5d0 <_dtoa_r+0x518>
 800a47c:	9b00      	ldr	r3, [sp, #0]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	dd37      	ble.n	800a4f2 <_dtoa_r+0x43a>
 800a482:	1e7b      	subs	r3, r7, #1
 800a484:	9304      	str	r3, [sp, #16]
 800a486:	4620      	mov	r0, r4
 800a488:	4b7d      	ldr	r3, [pc, #500]	@ (800a680 <_dtoa_r+0x5c8>)
 800a48a:	2200      	movs	r2, #0
 800a48c:	4629      	mov	r1, r5
 800a48e:	f7f6 f8d3 	bl	8000638 <__aeabi_dmul>
 800a492:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a496:	9c00      	ldr	r4, [sp, #0]
 800a498:	3601      	adds	r6, #1
 800a49a:	4630      	mov	r0, r6
 800a49c:	f7f6 f862 	bl	8000564 <__aeabi_i2d>
 800a4a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4a4:	f7f6 f8c8 	bl	8000638 <__aeabi_dmul>
 800a4a8:	4b76      	ldr	r3, [pc, #472]	@ (800a684 <_dtoa_r+0x5cc>)
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	f7f5 ff0e 	bl	80002cc <__adddf3>
 800a4b0:	4605      	mov	r5, r0
 800a4b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a4b6:	2c00      	cmp	r4, #0
 800a4b8:	f040 808d 	bne.w	800a5d6 <_dtoa_r+0x51e>
 800a4bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4c0:	4b71      	ldr	r3, [pc, #452]	@ (800a688 <_dtoa_r+0x5d0>)
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f7f5 ff00 	bl	80002c8 <__aeabi_dsub>
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	460b      	mov	r3, r1
 800a4cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a4d0:	462a      	mov	r2, r5
 800a4d2:	4633      	mov	r3, r6
 800a4d4:	f7f6 fb40 	bl	8000b58 <__aeabi_dcmpgt>
 800a4d8:	2800      	cmp	r0, #0
 800a4da:	f040 828b 	bne.w	800a9f4 <_dtoa_r+0x93c>
 800a4de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4e2:	462a      	mov	r2, r5
 800a4e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a4e8:	f7f6 fb18 	bl	8000b1c <__aeabi_dcmplt>
 800a4ec:	2800      	cmp	r0, #0
 800a4ee:	f040 8128 	bne.w	800a742 <_dtoa_r+0x68a>
 800a4f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a4f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a4fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	f2c0 815a 	blt.w	800a7b6 <_dtoa_r+0x6fe>
 800a502:	2f0e      	cmp	r7, #14
 800a504:	f300 8157 	bgt.w	800a7b6 <_dtoa_r+0x6fe>
 800a508:	4b5a      	ldr	r3, [pc, #360]	@ (800a674 <_dtoa_r+0x5bc>)
 800a50a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a50e:	ed93 7b00 	vldr	d7, [r3]
 800a512:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a514:	2b00      	cmp	r3, #0
 800a516:	ed8d 7b00 	vstr	d7, [sp]
 800a51a:	da03      	bge.n	800a524 <_dtoa_r+0x46c>
 800a51c:	9b07      	ldr	r3, [sp, #28]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	f340 8101 	ble.w	800a726 <_dtoa_r+0x66e>
 800a524:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a528:	4656      	mov	r6, sl
 800a52a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a52e:	4620      	mov	r0, r4
 800a530:	4629      	mov	r1, r5
 800a532:	f7f6 f9ab 	bl	800088c <__aeabi_ddiv>
 800a536:	f7f6 fb2f 	bl	8000b98 <__aeabi_d2iz>
 800a53a:	4680      	mov	r8, r0
 800a53c:	f7f6 f812 	bl	8000564 <__aeabi_i2d>
 800a540:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a544:	f7f6 f878 	bl	8000638 <__aeabi_dmul>
 800a548:	4602      	mov	r2, r0
 800a54a:	460b      	mov	r3, r1
 800a54c:	4620      	mov	r0, r4
 800a54e:	4629      	mov	r1, r5
 800a550:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a554:	f7f5 feb8 	bl	80002c8 <__aeabi_dsub>
 800a558:	f806 4b01 	strb.w	r4, [r6], #1
 800a55c:	9d07      	ldr	r5, [sp, #28]
 800a55e:	eba6 040a 	sub.w	r4, r6, sl
 800a562:	42a5      	cmp	r5, r4
 800a564:	4602      	mov	r2, r0
 800a566:	460b      	mov	r3, r1
 800a568:	f040 8117 	bne.w	800a79a <_dtoa_r+0x6e2>
 800a56c:	f7f5 feae 	bl	80002cc <__adddf3>
 800a570:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a574:	4604      	mov	r4, r0
 800a576:	460d      	mov	r5, r1
 800a578:	f7f6 faee 	bl	8000b58 <__aeabi_dcmpgt>
 800a57c:	2800      	cmp	r0, #0
 800a57e:	f040 80f9 	bne.w	800a774 <_dtoa_r+0x6bc>
 800a582:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a586:	4620      	mov	r0, r4
 800a588:	4629      	mov	r1, r5
 800a58a:	f7f6 fabd 	bl	8000b08 <__aeabi_dcmpeq>
 800a58e:	b118      	cbz	r0, 800a598 <_dtoa_r+0x4e0>
 800a590:	f018 0f01 	tst.w	r8, #1
 800a594:	f040 80ee 	bne.w	800a774 <_dtoa_r+0x6bc>
 800a598:	4649      	mov	r1, r9
 800a59a:	4658      	mov	r0, fp
 800a59c:	f000 fc90 	bl	800aec0 <_Bfree>
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	7033      	strb	r3, [r6, #0]
 800a5a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a5a6:	3701      	adds	r7, #1
 800a5a8:	601f      	str	r7, [r3, #0]
 800a5aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	f000 831d 	beq.w	800abec <_dtoa_r+0xb34>
 800a5b2:	601e      	str	r6, [r3, #0]
 800a5b4:	e31a      	b.n	800abec <_dtoa_r+0xb34>
 800a5b6:	07e2      	lsls	r2, r4, #31
 800a5b8:	d505      	bpl.n	800a5c6 <_dtoa_r+0x50e>
 800a5ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a5be:	f7f6 f83b 	bl	8000638 <__aeabi_dmul>
 800a5c2:	3601      	adds	r6, #1
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	1064      	asrs	r4, r4, #1
 800a5c8:	3508      	adds	r5, #8
 800a5ca:	e73f      	b.n	800a44c <_dtoa_r+0x394>
 800a5cc:	2602      	movs	r6, #2
 800a5ce:	e742      	b.n	800a456 <_dtoa_r+0x39e>
 800a5d0:	9c07      	ldr	r4, [sp, #28]
 800a5d2:	9704      	str	r7, [sp, #16]
 800a5d4:	e761      	b.n	800a49a <_dtoa_r+0x3e2>
 800a5d6:	4b27      	ldr	r3, [pc, #156]	@ (800a674 <_dtoa_r+0x5bc>)
 800a5d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a5da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a5de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a5e2:	4454      	add	r4, sl
 800a5e4:	2900      	cmp	r1, #0
 800a5e6:	d053      	beq.n	800a690 <_dtoa_r+0x5d8>
 800a5e8:	4928      	ldr	r1, [pc, #160]	@ (800a68c <_dtoa_r+0x5d4>)
 800a5ea:	2000      	movs	r0, #0
 800a5ec:	f7f6 f94e 	bl	800088c <__aeabi_ddiv>
 800a5f0:	4633      	mov	r3, r6
 800a5f2:	462a      	mov	r2, r5
 800a5f4:	f7f5 fe68 	bl	80002c8 <__aeabi_dsub>
 800a5f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a5fc:	4656      	mov	r6, sl
 800a5fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a602:	f7f6 fac9 	bl	8000b98 <__aeabi_d2iz>
 800a606:	4605      	mov	r5, r0
 800a608:	f7f5 ffac 	bl	8000564 <__aeabi_i2d>
 800a60c:	4602      	mov	r2, r0
 800a60e:	460b      	mov	r3, r1
 800a610:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a614:	f7f5 fe58 	bl	80002c8 <__aeabi_dsub>
 800a618:	3530      	adds	r5, #48	@ 0x30
 800a61a:	4602      	mov	r2, r0
 800a61c:	460b      	mov	r3, r1
 800a61e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a622:	f806 5b01 	strb.w	r5, [r6], #1
 800a626:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a62a:	f7f6 fa77 	bl	8000b1c <__aeabi_dcmplt>
 800a62e:	2800      	cmp	r0, #0
 800a630:	d171      	bne.n	800a716 <_dtoa_r+0x65e>
 800a632:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a636:	4911      	ldr	r1, [pc, #68]	@ (800a67c <_dtoa_r+0x5c4>)
 800a638:	2000      	movs	r0, #0
 800a63a:	f7f5 fe45 	bl	80002c8 <__aeabi_dsub>
 800a63e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a642:	f7f6 fa6b 	bl	8000b1c <__aeabi_dcmplt>
 800a646:	2800      	cmp	r0, #0
 800a648:	f040 8095 	bne.w	800a776 <_dtoa_r+0x6be>
 800a64c:	42a6      	cmp	r6, r4
 800a64e:	f43f af50 	beq.w	800a4f2 <_dtoa_r+0x43a>
 800a652:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a656:	4b0a      	ldr	r3, [pc, #40]	@ (800a680 <_dtoa_r+0x5c8>)
 800a658:	2200      	movs	r2, #0
 800a65a:	f7f5 ffed 	bl	8000638 <__aeabi_dmul>
 800a65e:	4b08      	ldr	r3, [pc, #32]	@ (800a680 <_dtoa_r+0x5c8>)
 800a660:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a664:	2200      	movs	r2, #0
 800a666:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a66a:	f7f5 ffe5 	bl	8000638 <__aeabi_dmul>
 800a66e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a672:	e7c4      	b.n	800a5fe <_dtoa_r+0x546>
 800a674:	0800d590 	.word	0x0800d590
 800a678:	0800d568 	.word	0x0800d568
 800a67c:	3ff00000 	.word	0x3ff00000
 800a680:	40240000 	.word	0x40240000
 800a684:	401c0000 	.word	0x401c0000
 800a688:	40140000 	.word	0x40140000
 800a68c:	3fe00000 	.word	0x3fe00000
 800a690:	4631      	mov	r1, r6
 800a692:	4628      	mov	r0, r5
 800a694:	f7f5 ffd0 	bl	8000638 <__aeabi_dmul>
 800a698:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a69c:	9415      	str	r4, [sp, #84]	@ 0x54
 800a69e:	4656      	mov	r6, sl
 800a6a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6a4:	f7f6 fa78 	bl	8000b98 <__aeabi_d2iz>
 800a6a8:	4605      	mov	r5, r0
 800a6aa:	f7f5 ff5b 	bl	8000564 <__aeabi_i2d>
 800a6ae:	4602      	mov	r2, r0
 800a6b0:	460b      	mov	r3, r1
 800a6b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6b6:	f7f5 fe07 	bl	80002c8 <__aeabi_dsub>
 800a6ba:	3530      	adds	r5, #48	@ 0x30
 800a6bc:	f806 5b01 	strb.w	r5, [r6], #1
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	460b      	mov	r3, r1
 800a6c4:	42a6      	cmp	r6, r4
 800a6c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a6ca:	f04f 0200 	mov.w	r2, #0
 800a6ce:	d124      	bne.n	800a71a <_dtoa_r+0x662>
 800a6d0:	4bac      	ldr	r3, [pc, #688]	@ (800a984 <_dtoa_r+0x8cc>)
 800a6d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a6d6:	f7f5 fdf9 	bl	80002cc <__adddf3>
 800a6da:	4602      	mov	r2, r0
 800a6dc:	460b      	mov	r3, r1
 800a6de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6e2:	f7f6 fa39 	bl	8000b58 <__aeabi_dcmpgt>
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	d145      	bne.n	800a776 <_dtoa_r+0x6be>
 800a6ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a6ee:	49a5      	ldr	r1, [pc, #660]	@ (800a984 <_dtoa_r+0x8cc>)
 800a6f0:	2000      	movs	r0, #0
 800a6f2:	f7f5 fde9 	bl	80002c8 <__aeabi_dsub>
 800a6f6:	4602      	mov	r2, r0
 800a6f8:	460b      	mov	r3, r1
 800a6fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6fe:	f7f6 fa0d 	bl	8000b1c <__aeabi_dcmplt>
 800a702:	2800      	cmp	r0, #0
 800a704:	f43f aef5 	beq.w	800a4f2 <_dtoa_r+0x43a>
 800a708:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a70a:	1e73      	subs	r3, r6, #1
 800a70c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a70e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a712:	2b30      	cmp	r3, #48	@ 0x30
 800a714:	d0f8      	beq.n	800a708 <_dtoa_r+0x650>
 800a716:	9f04      	ldr	r7, [sp, #16]
 800a718:	e73e      	b.n	800a598 <_dtoa_r+0x4e0>
 800a71a:	4b9b      	ldr	r3, [pc, #620]	@ (800a988 <_dtoa_r+0x8d0>)
 800a71c:	f7f5 ff8c 	bl	8000638 <__aeabi_dmul>
 800a720:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a724:	e7bc      	b.n	800a6a0 <_dtoa_r+0x5e8>
 800a726:	d10c      	bne.n	800a742 <_dtoa_r+0x68a>
 800a728:	4b98      	ldr	r3, [pc, #608]	@ (800a98c <_dtoa_r+0x8d4>)
 800a72a:	2200      	movs	r2, #0
 800a72c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a730:	f7f5 ff82 	bl	8000638 <__aeabi_dmul>
 800a734:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a738:	f7f6 fa04 	bl	8000b44 <__aeabi_dcmpge>
 800a73c:	2800      	cmp	r0, #0
 800a73e:	f000 8157 	beq.w	800a9f0 <_dtoa_r+0x938>
 800a742:	2400      	movs	r4, #0
 800a744:	4625      	mov	r5, r4
 800a746:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a748:	43db      	mvns	r3, r3
 800a74a:	9304      	str	r3, [sp, #16]
 800a74c:	4656      	mov	r6, sl
 800a74e:	2700      	movs	r7, #0
 800a750:	4621      	mov	r1, r4
 800a752:	4658      	mov	r0, fp
 800a754:	f000 fbb4 	bl	800aec0 <_Bfree>
 800a758:	2d00      	cmp	r5, #0
 800a75a:	d0dc      	beq.n	800a716 <_dtoa_r+0x65e>
 800a75c:	b12f      	cbz	r7, 800a76a <_dtoa_r+0x6b2>
 800a75e:	42af      	cmp	r7, r5
 800a760:	d003      	beq.n	800a76a <_dtoa_r+0x6b2>
 800a762:	4639      	mov	r1, r7
 800a764:	4658      	mov	r0, fp
 800a766:	f000 fbab 	bl	800aec0 <_Bfree>
 800a76a:	4629      	mov	r1, r5
 800a76c:	4658      	mov	r0, fp
 800a76e:	f000 fba7 	bl	800aec0 <_Bfree>
 800a772:	e7d0      	b.n	800a716 <_dtoa_r+0x65e>
 800a774:	9704      	str	r7, [sp, #16]
 800a776:	4633      	mov	r3, r6
 800a778:	461e      	mov	r6, r3
 800a77a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a77e:	2a39      	cmp	r2, #57	@ 0x39
 800a780:	d107      	bne.n	800a792 <_dtoa_r+0x6da>
 800a782:	459a      	cmp	sl, r3
 800a784:	d1f8      	bne.n	800a778 <_dtoa_r+0x6c0>
 800a786:	9a04      	ldr	r2, [sp, #16]
 800a788:	3201      	adds	r2, #1
 800a78a:	9204      	str	r2, [sp, #16]
 800a78c:	2230      	movs	r2, #48	@ 0x30
 800a78e:	f88a 2000 	strb.w	r2, [sl]
 800a792:	781a      	ldrb	r2, [r3, #0]
 800a794:	3201      	adds	r2, #1
 800a796:	701a      	strb	r2, [r3, #0]
 800a798:	e7bd      	b.n	800a716 <_dtoa_r+0x65e>
 800a79a:	4b7b      	ldr	r3, [pc, #492]	@ (800a988 <_dtoa_r+0x8d0>)
 800a79c:	2200      	movs	r2, #0
 800a79e:	f7f5 ff4b 	bl	8000638 <__aeabi_dmul>
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	4604      	mov	r4, r0
 800a7a8:	460d      	mov	r5, r1
 800a7aa:	f7f6 f9ad 	bl	8000b08 <__aeabi_dcmpeq>
 800a7ae:	2800      	cmp	r0, #0
 800a7b0:	f43f aebb 	beq.w	800a52a <_dtoa_r+0x472>
 800a7b4:	e6f0      	b.n	800a598 <_dtoa_r+0x4e0>
 800a7b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a7b8:	2a00      	cmp	r2, #0
 800a7ba:	f000 80db 	beq.w	800a974 <_dtoa_r+0x8bc>
 800a7be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7c0:	2a01      	cmp	r2, #1
 800a7c2:	f300 80bf 	bgt.w	800a944 <_dtoa_r+0x88c>
 800a7c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a7c8:	2a00      	cmp	r2, #0
 800a7ca:	f000 80b7 	beq.w	800a93c <_dtoa_r+0x884>
 800a7ce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a7d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a7d4:	4646      	mov	r6, r8
 800a7d6:	9a08      	ldr	r2, [sp, #32]
 800a7d8:	2101      	movs	r1, #1
 800a7da:	441a      	add	r2, r3
 800a7dc:	4658      	mov	r0, fp
 800a7de:	4498      	add	r8, r3
 800a7e0:	9208      	str	r2, [sp, #32]
 800a7e2:	f000 fc21 	bl	800b028 <__i2b>
 800a7e6:	4605      	mov	r5, r0
 800a7e8:	b15e      	cbz	r6, 800a802 <_dtoa_r+0x74a>
 800a7ea:	9b08      	ldr	r3, [sp, #32]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	dd08      	ble.n	800a802 <_dtoa_r+0x74a>
 800a7f0:	42b3      	cmp	r3, r6
 800a7f2:	9a08      	ldr	r2, [sp, #32]
 800a7f4:	bfa8      	it	ge
 800a7f6:	4633      	movge	r3, r6
 800a7f8:	eba8 0803 	sub.w	r8, r8, r3
 800a7fc:	1af6      	subs	r6, r6, r3
 800a7fe:	1ad3      	subs	r3, r2, r3
 800a800:	9308      	str	r3, [sp, #32]
 800a802:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a804:	b1f3      	cbz	r3, 800a844 <_dtoa_r+0x78c>
 800a806:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a808:	2b00      	cmp	r3, #0
 800a80a:	f000 80b7 	beq.w	800a97c <_dtoa_r+0x8c4>
 800a80e:	b18c      	cbz	r4, 800a834 <_dtoa_r+0x77c>
 800a810:	4629      	mov	r1, r5
 800a812:	4622      	mov	r2, r4
 800a814:	4658      	mov	r0, fp
 800a816:	f000 fcc7 	bl	800b1a8 <__pow5mult>
 800a81a:	464a      	mov	r2, r9
 800a81c:	4601      	mov	r1, r0
 800a81e:	4605      	mov	r5, r0
 800a820:	4658      	mov	r0, fp
 800a822:	f000 fc17 	bl	800b054 <__multiply>
 800a826:	4649      	mov	r1, r9
 800a828:	9004      	str	r0, [sp, #16]
 800a82a:	4658      	mov	r0, fp
 800a82c:	f000 fb48 	bl	800aec0 <_Bfree>
 800a830:	9b04      	ldr	r3, [sp, #16]
 800a832:	4699      	mov	r9, r3
 800a834:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a836:	1b1a      	subs	r2, r3, r4
 800a838:	d004      	beq.n	800a844 <_dtoa_r+0x78c>
 800a83a:	4649      	mov	r1, r9
 800a83c:	4658      	mov	r0, fp
 800a83e:	f000 fcb3 	bl	800b1a8 <__pow5mult>
 800a842:	4681      	mov	r9, r0
 800a844:	2101      	movs	r1, #1
 800a846:	4658      	mov	r0, fp
 800a848:	f000 fbee 	bl	800b028 <__i2b>
 800a84c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a84e:	4604      	mov	r4, r0
 800a850:	2b00      	cmp	r3, #0
 800a852:	f000 81cf 	beq.w	800abf4 <_dtoa_r+0xb3c>
 800a856:	461a      	mov	r2, r3
 800a858:	4601      	mov	r1, r0
 800a85a:	4658      	mov	r0, fp
 800a85c:	f000 fca4 	bl	800b1a8 <__pow5mult>
 800a860:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a862:	2b01      	cmp	r3, #1
 800a864:	4604      	mov	r4, r0
 800a866:	f300 8095 	bgt.w	800a994 <_dtoa_r+0x8dc>
 800a86a:	9b02      	ldr	r3, [sp, #8]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	f040 8087 	bne.w	800a980 <_dtoa_r+0x8c8>
 800a872:	9b03      	ldr	r3, [sp, #12]
 800a874:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a878:	2b00      	cmp	r3, #0
 800a87a:	f040 8089 	bne.w	800a990 <_dtoa_r+0x8d8>
 800a87e:	9b03      	ldr	r3, [sp, #12]
 800a880:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a884:	0d1b      	lsrs	r3, r3, #20
 800a886:	051b      	lsls	r3, r3, #20
 800a888:	b12b      	cbz	r3, 800a896 <_dtoa_r+0x7de>
 800a88a:	9b08      	ldr	r3, [sp, #32]
 800a88c:	3301      	adds	r3, #1
 800a88e:	9308      	str	r3, [sp, #32]
 800a890:	f108 0801 	add.w	r8, r8, #1
 800a894:	2301      	movs	r3, #1
 800a896:	930a      	str	r3, [sp, #40]	@ 0x28
 800a898:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	f000 81b0 	beq.w	800ac00 <_dtoa_r+0xb48>
 800a8a0:	6923      	ldr	r3, [r4, #16]
 800a8a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a8a6:	6918      	ldr	r0, [r3, #16]
 800a8a8:	f000 fb72 	bl	800af90 <__hi0bits>
 800a8ac:	f1c0 0020 	rsb	r0, r0, #32
 800a8b0:	9b08      	ldr	r3, [sp, #32]
 800a8b2:	4418      	add	r0, r3
 800a8b4:	f010 001f 	ands.w	r0, r0, #31
 800a8b8:	d077      	beq.n	800a9aa <_dtoa_r+0x8f2>
 800a8ba:	f1c0 0320 	rsb	r3, r0, #32
 800a8be:	2b04      	cmp	r3, #4
 800a8c0:	dd6b      	ble.n	800a99a <_dtoa_r+0x8e2>
 800a8c2:	9b08      	ldr	r3, [sp, #32]
 800a8c4:	f1c0 001c 	rsb	r0, r0, #28
 800a8c8:	4403      	add	r3, r0
 800a8ca:	4480      	add	r8, r0
 800a8cc:	4406      	add	r6, r0
 800a8ce:	9308      	str	r3, [sp, #32]
 800a8d0:	f1b8 0f00 	cmp.w	r8, #0
 800a8d4:	dd05      	ble.n	800a8e2 <_dtoa_r+0x82a>
 800a8d6:	4649      	mov	r1, r9
 800a8d8:	4642      	mov	r2, r8
 800a8da:	4658      	mov	r0, fp
 800a8dc:	f000 fcbe 	bl	800b25c <__lshift>
 800a8e0:	4681      	mov	r9, r0
 800a8e2:	9b08      	ldr	r3, [sp, #32]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	dd05      	ble.n	800a8f4 <_dtoa_r+0x83c>
 800a8e8:	4621      	mov	r1, r4
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	4658      	mov	r0, fp
 800a8ee:	f000 fcb5 	bl	800b25c <__lshift>
 800a8f2:	4604      	mov	r4, r0
 800a8f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d059      	beq.n	800a9ae <_dtoa_r+0x8f6>
 800a8fa:	4621      	mov	r1, r4
 800a8fc:	4648      	mov	r0, r9
 800a8fe:	f000 fd19 	bl	800b334 <__mcmp>
 800a902:	2800      	cmp	r0, #0
 800a904:	da53      	bge.n	800a9ae <_dtoa_r+0x8f6>
 800a906:	1e7b      	subs	r3, r7, #1
 800a908:	9304      	str	r3, [sp, #16]
 800a90a:	4649      	mov	r1, r9
 800a90c:	2300      	movs	r3, #0
 800a90e:	220a      	movs	r2, #10
 800a910:	4658      	mov	r0, fp
 800a912:	f000 faf7 	bl	800af04 <__multadd>
 800a916:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a918:	4681      	mov	r9, r0
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	f000 8172 	beq.w	800ac04 <_dtoa_r+0xb4c>
 800a920:	2300      	movs	r3, #0
 800a922:	4629      	mov	r1, r5
 800a924:	220a      	movs	r2, #10
 800a926:	4658      	mov	r0, fp
 800a928:	f000 faec 	bl	800af04 <__multadd>
 800a92c:	9b00      	ldr	r3, [sp, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	4605      	mov	r5, r0
 800a932:	dc67      	bgt.n	800aa04 <_dtoa_r+0x94c>
 800a934:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a936:	2b02      	cmp	r3, #2
 800a938:	dc41      	bgt.n	800a9be <_dtoa_r+0x906>
 800a93a:	e063      	b.n	800aa04 <_dtoa_r+0x94c>
 800a93c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a93e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a942:	e746      	b.n	800a7d2 <_dtoa_r+0x71a>
 800a944:	9b07      	ldr	r3, [sp, #28]
 800a946:	1e5c      	subs	r4, r3, #1
 800a948:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a94a:	42a3      	cmp	r3, r4
 800a94c:	bfbf      	itttt	lt
 800a94e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a950:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a952:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a954:	1ae3      	sublt	r3, r4, r3
 800a956:	bfb4      	ite	lt
 800a958:	18d2      	addlt	r2, r2, r3
 800a95a:	1b1c      	subge	r4, r3, r4
 800a95c:	9b07      	ldr	r3, [sp, #28]
 800a95e:	bfbc      	itt	lt
 800a960:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a962:	2400      	movlt	r4, #0
 800a964:	2b00      	cmp	r3, #0
 800a966:	bfb5      	itete	lt
 800a968:	eba8 0603 	sublt.w	r6, r8, r3
 800a96c:	9b07      	ldrge	r3, [sp, #28]
 800a96e:	2300      	movlt	r3, #0
 800a970:	4646      	movge	r6, r8
 800a972:	e730      	b.n	800a7d6 <_dtoa_r+0x71e>
 800a974:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a976:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a978:	4646      	mov	r6, r8
 800a97a:	e735      	b.n	800a7e8 <_dtoa_r+0x730>
 800a97c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a97e:	e75c      	b.n	800a83a <_dtoa_r+0x782>
 800a980:	2300      	movs	r3, #0
 800a982:	e788      	b.n	800a896 <_dtoa_r+0x7de>
 800a984:	3fe00000 	.word	0x3fe00000
 800a988:	40240000 	.word	0x40240000
 800a98c:	40140000 	.word	0x40140000
 800a990:	9b02      	ldr	r3, [sp, #8]
 800a992:	e780      	b.n	800a896 <_dtoa_r+0x7de>
 800a994:	2300      	movs	r3, #0
 800a996:	930a      	str	r3, [sp, #40]	@ 0x28
 800a998:	e782      	b.n	800a8a0 <_dtoa_r+0x7e8>
 800a99a:	d099      	beq.n	800a8d0 <_dtoa_r+0x818>
 800a99c:	9a08      	ldr	r2, [sp, #32]
 800a99e:	331c      	adds	r3, #28
 800a9a0:	441a      	add	r2, r3
 800a9a2:	4498      	add	r8, r3
 800a9a4:	441e      	add	r6, r3
 800a9a6:	9208      	str	r2, [sp, #32]
 800a9a8:	e792      	b.n	800a8d0 <_dtoa_r+0x818>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	e7f6      	b.n	800a99c <_dtoa_r+0x8e4>
 800a9ae:	9b07      	ldr	r3, [sp, #28]
 800a9b0:	9704      	str	r7, [sp, #16]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	dc20      	bgt.n	800a9f8 <_dtoa_r+0x940>
 800a9b6:	9300      	str	r3, [sp, #0]
 800a9b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	dd1e      	ble.n	800a9fc <_dtoa_r+0x944>
 800a9be:	9b00      	ldr	r3, [sp, #0]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	f47f aec0 	bne.w	800a746 <_dtoa_r+0x68e>
 800a9c6:	4621      	mov	r1, r4
 800a9c8:	2205      	movs	r2, #5
 800a9ca:	4658      	mov	r0, fp
 800a9cc:	f000 fa9a 	bl	800af04 <__multadd>
 800a9d0:	4601      	mov	r1, r0
 800a9d2:	4604      	mov	r4, r0
 800a9d4:	4648      	mov	r0, r9
 800a9d6:	f000 fcad 	bl	800b334 <__mcmp>
 800a9da:	2800      	cmp	r0, #0
 800a9dc:	f77f aeb3 	ble.w	800a746 <_dtoa_r+0x68e>
 800a9e0:	4656      	mov	r6, sl
 800a9e2:	2331      	movs	r3, #49	@ 0x31
 800a9e4:	f806 3b01 	strb.w	r3, [r6], #1
 800a9e8:	9b04      	ldr	r3, [sp, #16]
 800a9ea:	3301      	adds	r3, #1
 800a9ec:	9304      	str	r3, [sp, #16]
 800a9ee:	e6ae      	b.n	800a74e <_dtoa_r+0x696>
 800a9f0:	9c07      	ldr	r4, [sp, #28]
 800a9f2:	9704      	str	r7, [sp, #16]
 800a9f4:	4625      	mov	r5, r4
 800a9f6:	e7f3      	b.n	800a9e0 <_dtoa_r+0x928>
 800a9f8:	9b07      	ldr	r3, [sp, #28]
 800a9fa:	9300      	str	r3, [sp, #0]
 800a9fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	f000 8104 	beq.w	800ac0c <_dtoa_r+0xb54>
 800aa04:	2e00      	cmp	r6, #0
 800aa06:	dd05      	ble.n	800aa14 <_dtoa_r+0x95c>
 800aa08:	4629      	mov	r1, r5
 800aa0a:	4632      	mov	r2, r6
 800aa0c:	4658      	mov	r0, fp
 800aa0e:	f000 fc25 	bl	800b25c <__lshift>
 800aa12:	4605      	mov	r5, r0
 800aa14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d05a      	beq.n	800aad0 <_dtoa_r+0xa18>
 800aa1a:	6869      	ldr	r1, [r5, #4]
 800aa1c:	4658      	mov	r0, fp
 800aa1e:	f000 fa0f 	bl	800ae40 <_Balloc>
 800aa22:	4606      	mov	r6, r0
 800aa24:	b928      	cbnz	r0, 800aa32 <_dtoa_r+0x97a>
 800aa26:	4b84      	ldr	r3, [pc, #528]	@ (800ac38 <_dtoa_r+0xb80>)
 800aa28:	4602      	mov	r2, r0
 800aa2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800aa2e:	f7ff bb5a 	b.w	800a0e6 <_dtoa_r+0x2e>
 800aa32:	692a      	ldr	r2, [r5, #16]
 800aa34:	3202      	adds	r2, #2
 800aa36:	0092      	lsls	r2, r2, #2
 800aa38:	f105 010c 	add.w	r1, r5, #12
 800aa3c:	300c      	adds	r0, #12
 800aa3e:	f000 ffaf 	bl	800b9a0 <memcpy>
 800aa42:	2201      	movs	r2, #1
 800aa44:	4631      	mov	r1, r6
 800aa46:	4658      	mov	r0, fp
 800aa48:	f000 fc08 	bl	800b25c <__lshift>
 800aa4c:	f10a 0301 	add.w	r3, sl, #1
 800aa50:	9307      	str	r3, [sp, #28]
 800aa52:	9b00      	ldr	r3, [sp, #0]
 800aa54:	4453      	add	r3, sl
 800aa56:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa58:	9b02      	ldr	r3, [sp, #8]
 800aa5a:	f003 0301 	and.w	r3, r3, #1
 800aa5e:	462f      	mov	r7, r5
 800aa60:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa62:	4605      	mov	r5, r0
 800aa64:	9b07      	ldr	r3, [sp, #28]
 800aa66:	4621      	mov	r1, r4
 800aa68:	3b01      	subs	r3, #1
 800aa6a:	4648      	mov	r0, r9
 800aa6c:	9300      	str	r3, [sp, #0]
 800aa6e:	f7ff fa98 	bl	8009fa2 <quorem>
 800aa72:	4639      	mov	r1, r7
 800aa74:	9002      	str	r0, [sp, #8]
 800aa76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800aa7a:	4648      	mov	r0, r9
 800aa7c:	f000 fc5a 	bl	800b334 <__mcmp>
 800aa80:	462a      	mov	r2, r5
 800aa82:	9008      	str	r0, [sp, #32]
 800aa84:	4621      	mov	r1, r4
 800aa86:	4658      	mov	r0, fp
 800aa88:	f000 fc70 	bl	800b36c <__mdiff>
 800aa8c:	68c2      	ldr	r2, [r0, #12]
 800aa8e:	4606      	mov	r6, r0
 800aa90:	bb02      	cbnz	r2, 800aad4 <_dtoa_r+0xa1c>
 800aa92:	4601      	mov	r1, r0
 800aa94:	4648      	mov	r0, r9
 800aa96:	f000 fc4d 	bl	800b334 <__mcmp>
 800aa9a:	4602      	mov	r2, r0
 800aa9c:	4631      	mov	r1, r6
 800aa9e:	4658      	mov	r0, fp
 800aaa0:	920e      	str	r2, [sp, #56]	@ 0x38
 800aaa2:	f000 fa0d 	bl	800aec0 <_Bfree>
 800aaa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaa8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aaaa:	9e07      	ldr	r6, [sp, #28]
 800aaac:	ea43 0102 	orr.w	r1, r3, r2
 800aab0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aab2:	4319      	orrs	r1, r3
 800aab4:	d110      	bne.n	800aad8 <_dtoa_r+0xa20>
 800aab6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800aaba:	d029      	beq.n	800ab10 <_dtoa_r+0xa58>
 800aabc:	9b08      	ldr	r3, [sp, #32]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	dd02      	ble.n	800aac8 <_dtoa_r+0xa10>
 800aac2:	9b02      	ldr	r3, [sp, #8]
 800aac4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800aac8:	9b00      	ldr	r3, [sp, #0]
 800aaca:	f883 8000 	strb.w	r8, [r3]
 800aace:	e63f      	b.n	800a750 <_dtoa_r+0x698>
 800aad0:	4628      	mov	r0, r5
 800aad2:	e7bb      	b.n	800aa4c <_dtoa_r+0x994>
 800aad4:	2201      	movs	r2, #1
 800aad6:	e7e1      	b.n	800aa9c <_dtoa_r+0x9e4>
 800aad8:	9b08      	ldr	r3, [sp, #32]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	db04      	blt.n	800aae8 <_dtoa_r+0xa30>
 800aade:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aae0:	430b      	orrs	r3, r1
 800aae2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800aae4:	430b      	orrs	r3, r1
 800aae6:	d120      	bne.n	800ab2a <_dtoa_r+0xa72>
 800aae8:	2a00      	cmp	r2, #0
 800aaea:	dded      	ble.n	800aac8 <_dtoa_r+0xa10>
 800aaec:	4649      	mov	r1, r9
 800aaee:	2201      	movs	r2, #1
 800aaf0:	4658      	mov	r0, fp
 800aaf2:	f000 fbb3 	bl	800b25c <__lshift>
 800aaf6:	4621      	mov	r1, r4
 800aaf8:	4681      	mov	r9, r0
 800aafa:	f000 fc1b 	bl	800b334 <__mcmp>
 800aafe:	2800      	cmp	r0, #0
 800ab00:	dc03      	bgt.n	800ab0a <_dtoa_r+0xa52>
 800ab02:	d1e1      	bne.n	800aac8 <_dtoa_r+0xa10>
 800ab04:	f018 0f01 	tst.w	r8, #1
 800ab08:	d0de      	beq.n	800aac8 <_dtoa_r+0xa10>
 800ab0a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ab0e:	d1d8      	bne.n	800aac2 <_dtoa_r+0xa0a>
 800ab10:	9a00      	ldr	r2, [sp, #0]
 800ab12:	2339      	movs	r3, #57	@ 0x39
 800ab14:	7013      	strb	r3, [r2, #0]
 800ab16:	4633      	mov	r3, r6
 800ab18:	461e      	mov	r6, r3
 800ab1a:	3b01      	subs	r3, #1
 800ab1c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ab20:	2a39      	cmp	r2, #57	@ 0x39
 800ab22:	d052      	beq.n	800abca <_dtoa_r+0xb12>
 800ab24:	3201      	adds	r2, #1
 800ab26:	701a      	strb	r2, [r3, #0]
 800ab28:	e612      	b.n	800a750 <_dtoa_r+0x698>
 800ab2a:	2a00      	cmp	r2, #0
 800ab2c:	dd07      	ble.n	800ab3e <_dtoa_r+0xa86>
 800ab2e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ab32:	d0ed      	beq.n	800ab10 <_dtoa_r+0xa58>
 800ab34:	9a00      	ldr	r2, [sp, #0]
 800ab36:	f108 0301 	add.w	r3, r8, #1
 800ab3a:	7013      	strb	r3, [r2, #0]
 800ab3c:	e608      	b.n	800a750 <_dtoa_r+0x698>
 800ab3e:	9b07      	ldr	r3, [sp, #28]
 800ab40:	9a07      	ldr	r2, [sp, #28]
 800ab42:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ab46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab48:	4293      	cmp	r3, r2
 800ab4a:	d028      	beq.n	800ab9e <_dtoa_r+0xae6>
 800ab4c:	4649      	mov	r1, r9
 800ab4e:	2300      	movs	r3, #0
 800ab50:	220a      	movs	r2, #10
 800ab52:	4658      	mov	r0, fp
 800ab54:	f000 f9d6 	bl	800af04 <__multadd>
 800ab58:	42af      	cmp	r7, r5
 800ab5a:	4681      	mov	r9, r0
 800ab5c:	f04f 0300 	mov.w	r3, #0
 800ab60:	f04f 020a 	mov.w	r2, #10
 800ab64:	4639      	mov	r1, r7
 800ab66:	4658      	mov	r0, fp
 800ab68:	d107      	bne.n	800ab7a <_dtoa_r+0xac2>
 800ab6a:	f000 f9cb 	bl	800af04 <__multadd>
 800ab6e:	4607      	mov	r7, r0
 800ab70:	4605      	mov	r5, r0
 800ab72:	9b07      	ldr	r3, [sp, #28]
 800ab74:	3301      	adds	r3, #1
 800ab76:	9307      	str	r3, [sp, #28]
 800ab78:	e774      	b.n	800aa64 <_dtoa_r+0x9ac>
 800ab7a:	f000 f9c3 	bl	800af04 <__multadd>
 800ab7e:	4629      	mov	r1, r5
 800ab80:	4607      	mov	r7, r0
 800ab82:	2300      	movs	r3, #0
 800ab84:	220a      	movs	r2, #10
 800ab86:	4658      	mov	r0, fp
 800ab88:	f000 f9bc 	bl	800af04 <__multadd>
 800ab8c:	4605      	mov	r5, r0
 800ab8e:	e7f0      	b.n	800ab72 <_dtoa_r+0xaba>
 800ab90:	9b00      	ldr	r3, [sp, #0]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	bfcc      	ite	gt
 800ab96:	461e      	movgt	r6, r3
 800ab98:	2601      	movle	r6, #1
 800ab9a:	4456      	add	r6, sl
 800ab9c:	2700      	movs	r7, #0
 800ab9e:	4649      	mov	r1, r9
 800aba0:	2201      	movs	r2, #1
 800aba2:	4658      	mov	r0, fp
 800aba4:	f000 fb5a 	bl	800b25c <__lshift>
 800aba8:	4621      	mov	r1, r4
 800abaa:	4681      	mov	r9, r0
 800abac:	f000 fbc2 	bl	800b334 <__mcmp>
 800abb0:	2800      	cmp	r0, #0
 800abb2:	dcb0      	bgt.n	800ab16 <_dtoa_r+0xa5e>
 800abb4:	d102      	bne.n	800abbc <_dtoa_r+0xb04>
 800abb6:	f018 0f01 	tst.w	r8, #1
 800abba:	d1ac      	bne.n	800ab16 <_dtoa_r+0xa5e>
 800abbc:	4633      	mov	r3, r6
 800abbe:	461e      	mov	r6, r3
 800abc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abc4:	2a30      	cmp	r2, #48	@ 0x30
 800abc6:	d0fa      	beq.n	800abbe <_dtoa_r+0xb06>
 800abc8:	e5c2      	b.n	800a750 <_dtoa_r+0x698>
 800abca:	459a      	cmp	sl, r3
 800abcc:	d1a4      	bne.n	800ab18 <_dtoa_r+0xa60>
 800abce:	9b04      	ldr	r3, [sp, #16]
 800abd0:	3301      	adds	r3, #1
 800abd2:	9304      	str	r3, [sp, #16]
 800abd4:	2331      	movs	r3, #49	@ 0x31
 800abd6:	f88a 3000 	strb.w	r3, [sl]
 800abda:	e5b9      	b.n	800a750 <_dtoa_r+0x698>
 800abdc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800abde:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ac3c <_dtoa_r+0xb84>
 800abe2:	b11b      	cbz	r3, 800abec <_dtoa_r+0xb34>
 800abe4:	f10a 0308 	add.w	r3, sl, #8
 800abe8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800abea:	6013      	str	r3, [r2, #0]
 800abec:	4650      	mov	r0, sl
 800abee:	b019      	add	sp, #100	@ 0x64
 800abf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abf6:	2b01      	cmp	r3, #1
 800abf8:	f77f ae37 	ble.w	800a86a <_dtoa_r+0x7b2>
 800abfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abfe:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac00:	2001      	movs	r0, #1
 800ac02:	e655      	b.n	800a8b0 <_dtoa_r+0x7f8>
 800ac04:	9b00      	ldr	r3, [sp, #0]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	f77f aed6 	ble.w	800a9b8 <_dtoa_r+0x900>
 800ac0c:	4656      	mov	r6, sl
 800ac0e:	4621      	mov	r1, r4
 800ac10:	4648      	mov	r0, r9
 800ac12:	f7ff f9c6 	bl	8009fa2 <quorem>
 800ac16:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ac1a:	f806 8b01 	strb.w	r8, [r6], #1
 800ac1e:	9b00      	ldr	r3, [sp, #0]
 800ac20:	eba6 020a 	sub.w	r2, r6, sl
 800ac24:	4293      	cmp	r3, r2
 800ac26:	ddb3      	ble.n	800ab90 <_dtoa_r+0xad8>
 800ac28:	4649      	mov	r1, r9
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	220a      	movs	r2, #10
 800ac2e:	4658      	mov	r0, fp
 800ac30:	f000 f968 	bl	800af04 <__multadd>
 800ac34:	4681      	mov	r9, r0
 800ac36:	e7ea      	b.n	800ac0e <_dtoa_r+0xb56>
 800ac38:	0800d4ec 	.word	0x0800d4ec
 800ac3c:	0800d470 	.word	0x0800d470

0800ac40 <_free_r>:
 800ac40:	b538      	push	{r3, r4, r5, lr}
 800ac42:	4605      	mov	r5, r0
 800ac44:	2900      	cmp	r1, #0
 800ac46:	d041      	beq.n	800accc <_free_r+0x8c>
 800ac48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac4c:	1f0c      	subs	r4, r1, #4
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	bfb8      	it	lt
 800ac52:	18e4      	addlt	r4, r4, r3
 800ac54:	f000 f8e8 	bl	800ae28 <__malloc_lock>
 800ac58:	4a1d      	ldr	r2, [pc, #116]	@ (800acd0 <_free_r+0x90>)
 800ac5a:	6813      	ldr	r3, [r2, #0]
 800ac5c:	b933      	cbnz	r3, 800ac6c <_free_r+0x2c>
 800ac5e:	6063      	str	r3, [r4, #4]
 800ac60:	6014      	str	r4, [r2, #0]
 800ac62:	4628      	mov	r0, r5
 800ac64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac68:	f000 b8e4 	b.w	800ae34 <__malloc_unlock>
 800ac6c:	42a3      	cmp	r3, r4
 800ac6e:	d908      	bls.n	800ac82 <_free_r+0x42>
 800ac70:	6820      	ldr	r0, [r4, #0]
 800ac72:	1821      	adds	r1, r4, r0
 800ac74:	428b      	cmp	r3, r1
 800ac76:	bf01      	itttt	eq
 800ac78:	6819      	ldreq	r1, [r3, #0]
 800ac7a:	685b      	ldreq	r3, [r3, #4]
 800ac7c:	1809      	addeq	r1, r1, r0
 800ac7e:	6021      	streq	r1, [r4, #0]
 800ac80:	e7ed      	b.n	800ac5e <_free_r+0x1e>
 800ac82:	461a      	mov	r2, r3
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	b10b      	cbz	r3, 800ac8c <_free_r+0x4c>
 800ac88:	42a3      	cmp	r3, r4
 800ac8a:	d9fa      	bls.n	800ac82 <_free_r+0x42>
 800ac8c:	6811      	ldr	r1, [r2, #0]
 800ac8e:	1850      	adds	r0, r2, r1
 800ac90:	42a0      	cmp	r0, r4
 800ac92:	d10b      	bne.n	800acac <_free_r+0x6c>
 800ac94:	6820      	ldr	r0, [r4, #0]
 800ac96:	4401      	add	r1, r0
 800ac98:	1850      	adds	r0, r2, r1
 800ac9a:	4283      	cmp	r3, r0
 800ac9c:	6011      	str	r1, [r2, #0]
 800ac9e:	d1e0      	bne.n	800ac62 <_free_r+0x22>
 800aca0:	6818      	ldr	r0, [r3, #0]
 800aca2:	685b      	ldr	r3, [r3, #4]
 800aca4:	6053      	str	r3, [r2, #4]
 800aca6:	4408      	add	r0, r1
 800aca8:	6010      	str	r0, [r2, #0]
 800acaa:	e7da      	b.n	800ac62 <_free_r+0x22>
 800acac:	d902      	bls.n	800acb4 <_free_r+0x74>
 800acae:	230c      	movs	r3, #12
 800acb0:	602b      	str	r3, [r5, #0]
 800acb2:	e7d6      	b.n	800ac62 <_free_r+0x22>
 800acb4:	6820      	ldr	r0, [r4, #0]
 800acb6:	1821      	adds	r1, r4, r0
 800acb8:	428b      	cmp	r3, r1
 800acba:	bf04      	itt	eq
 800acbc:	6819      	ldreq	r1, [r3, #0]
 800acbe:	685b      	ldreq	r3, [r3, #4]
 800acc0:	6063      	str	r3, [r4, #4]
 800acc2:	bf04      	itt	eq
 800acc4:	1809      	addeq	r1, r1, r0
 800acc6:	6021      	streq	r1, [r4, #0]
 800acc8:	6054      	str	r4, [r2, #4]
 800acca:	e7ca      	b.n	800ac62 <_free_r+0x22>
 800accc:	bd38      	pop	{r3, r4, r5, pc}
 800acce:	bf00      	nop
 800acd0:	200007bc 	.word	0x200007bc

0800acd4 <malloc>:
 800acd4:	4b02      	ldr	r3, [pc, #8]	@ (800ace0 <malloc+0xc>)
 800acd6:	4601      	mov	r1, r0
 800acd8:	6818      	ldr	r0, [r3, #0]
 800acda:	f000 b825 	b.w	800ad28 <_malloc_r>
 800acde:	bf00      	nop
 800ace0:	20000048 	.word	0x20000048

0800ace4 <sbrk_aligned>:
 800ace4:	b570      	push	{r4, r5, r6, lr}
 800ace6:	4e0f      	ldr	r6, [pc, #60]	@ (800ad24 <sbrk_aligned+0x40>)
 800ace8:	460c      	mov	r4, r1
 800acea:	6831      	ldr	r1, [r6, #0]
 800acec:	4605      	mov	r5, r0
 800acee:	b911      	cbnz	r1, 800acf6 <sbrk_aligned+0x12>
 800acf0:	f000 fe46 	bl	800b980 <_sbrk_r>
 800acf4:	6030      	str	r0, [r6, #0]
 800acf6:	4621      	mov	r1, r4
 800acf8:	4628      	mov	r0, r5
 800acfa:	f000 fe41 	bl	800b980 <_sbrk_r>
 800acfe:	1c43      	adds	r3, r0, #1
 800ad00:	d103      	bne.n	800ad0a <sbrk_aligned+0x26>
 800ad02:	f04f 34ff 	mov.w	r4, #4294967295
 800ad06:	4620      	mov	r0, r4
 800ad08:	bd70      	pop	{r4, r5, r6, pc}
 800ad0a:	1cc4      	adds	r4, r0, #3
 800ad0c:	f024 0403 	bic.w	r4, r4, #3
 800ad10:	42a0      	cmp	r0, r4
 800ad12:	d0f8      	beq.n	800ad06 <sbrk_aligned+0x22>
 800ad14:	1a21      	subs	r1, r4, r0
 800ad16:	4628      	mov	r0, r5
 800ad18:	f000 fe32 	bl	800b980 <_sbrk_r>
 800ad1c:	3001      	adds	r0, #1
 800ad1e:	d1f2      	bne.n	800ad06 <sbrk_aligned+0x22>
 800ad20:	e7ef      	b.n	800ad02 <sbrk_aligned+0x1e>
 800ad22:	bf00      	nop
 800ad24:	200007b8 	.word	0x200007b8

0800ad28 <_malloc_r>:
 800ad28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad2c:	1ccd      	adds	r5, r1, #3
 800ad2e:	f025 0503 	bic.w	r5, r5, #3
 800ad32:	3508      	adds	r5, #8
 800ad34:	2d0c      	cmp	r5, #12
 800ad36:	bf38      	it	cc
 800ad38:	250c      	movcc	r5, #12
 800ad3a:	2d00      	cmp	r5, #0
 800ad3c:	4606      	mov	r6, r0
 800ad3e:	db01      	blt.n	800ad44 <_malloc_r+0x1c>
 800ad40:	42a9      	cmp	r1, r5
 800ad42:	d904      	bls.n	800ad4e <_malloc_r+0x26>
 800ad44:	230c      	movs	r3, #12
 800ad46:	6033      	str	r3, [r6, #0]
 800ad48:	2000      	movs	r0, #0
 800ad4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae24 <_malloc_r+0xfc>
 800ad52:	f000 f869 	bl	800ae28 <__malloc_lock>
 800ad56:	f8d8 3000 	ldr.w	r3, [r8]
 800ad5a:	461c      	mov	r4, r3
 800ad5c:	bb44      	cbnz	r4, 800adb0 <_malloc_r+0x88>
 800ad5e:	4629      	mov	r1, r5
 800ad60:	4630      	mov	r0, r6
 800ad62:	f7ff ffbf 	bl	800ace4 <sbrk_aligned>
 800ad66:	1c43      	adds	r3, r0, #1
 800ad68:	4604      	mov	r4, r0
 800ad6a:	d158      	bne.n	800ae1e <_malloc_r+0xf6>
 800ad6c:	f8d8 4000 	ldr.w	r4, [r8]
 800ad70:	4627      	mov	r7, r4
 800ad72:	2f00      	cmp	r7, #0
 800ad74:	d143      	bne.n	800adfe <_malloc_r+0xd6>
 800ad76:	2c00      	cmp	r4, #0
 800ad78:	d04b      	beq.n	800ae12 <_malloc_r+0xea>
 800ad7a:	6823      	ldr	r3, [r4, #0]
 800ad7c:	4639      	mov	r1, r7
 800ad7e:	4630      	mov	r0, r6
 800ad80:	eb04 0903 	add.w	r9, r4, r3
 800ad84:	f000 fdfc 	bl	800b980 <_sbrk_r>
 800ad88:	4581      	cmp	r9, r0
 800ad8a:	d142      	bne.n	800ae12 <_malloc_r+0xea>
 800ad8c:	6821      	ldr	r1, [r4, #0]
 800ad8e:	1a6d      	subs	r5, r5, r1
 800ad90:	4629      	mov	r1, r5
 800ad92:	4630      	mov	r0, r6
 800ad94:	f7ff ffa6 	bl	800ace4 <sbrk_aligned>
 800ad98:	3001      	adds	r0, #1
 800ad9a:	d03a      	beq.n	800ae12 <_malloc_r+0xea>
 800ad9c:	6823      	ldr	r3, [r4, #0]
 800ad9e:	442b      	add	r3, r5
 800ada0:	6023      	str	r3, [r4, #0]
 800ada2:	f8d8 3000 	ldr.w	r3, [r8]
 800ada6:	685a      	ldr	r2, [r3, #4]
 800ada8:	bb62      	cbnz	r2, 800ae04 <_malloc_r+0xdc>
 800adaa:	f8c8 7000 	str.w	r7, [r8]
 800adae:	e00f      	b.n	800add0 <_malloc_r+0xa8>
 800adb0:	6822      	ldr	r2, [r4, #0]
 800adb2:	1b52      	subs	r2, r2, r5
 800adb4:	d420      	bmi.n	800adf8 <_malloc_r+0xd0>
 800adb6:	2a0b      	cmp	r2, #11
 800adb8:	d917      	bls.n	800adea <_malloc_r+0xc2>
 800adba:	1961      	adds	r1, r4, r5
 800adbc:	42a3      	cmp	r3, r4
 800adbe:	6025      	str	r5, [r4, #0]
 800adc0:	bf18      	it	ne
 800adc2:	6059      	strne	r1, [r3, #4]
 800adc4:	6863      	ldr	r3, [r4, #4]
 800adc6:	bf08      	it	eq
 800adc8:	f8c8 1000 	streq.w	r1, [r8]
 800adcc:	5162      	str	r2, [r4, r5]
 800adce:	604b      	str	r3, [r1, #4]
 800add0:	4630      	mov	r0, r6
 800add2:	f000 f82f 	bl	800ae34 <__malloc_unlock>
 800add6:	f104 000b 	add.w	r0, r4, #11
 800adda:	1d23      	adds	r3, r4, #4
 800addc:	f020 0007 	bic.w	r0, r0, #7
 800ade0:	1ac2      	subs	r2, r0, r3
 800ade2:	bf1c      	itt	ne
 800ade4:	1a1b      	subne	r3, r3, r0
 800ade6:	50a3      	strne	r3, [r4, r2]
 800ade8:	e7af      	b.n	800ad4a <_malloc_r+0x22>
 800adea:	6862      	ldr	r2, [r4, #4]
 800adec:	42a3      	cmp	r3, r4
 800adee:	bf0c      	ite	eq
 800adf0:	f8c8 2000 	streq.w	r2, [r8]
 800adf4:	605a      	strne	r2, [r3, #4]
 800adf6:	e7eb      	b.n	800add0 <_malloc_r+0xa8>
 800adf8:	4623      	mov	r3, r4
 800adfa:	6864      	ldr	r4, [r4, #4]
 800adfc:	e7ae      	b.n	800ad5c <_malloc_r+0x34>
 800adfe:	463c      	mov	r4, r7
 800ae00:	687f      	ldr	r7, [r7, #4]
 800ae02:	e7b6      	b.n	800ad72 <_malloc_r+0x4a>
 800ae04:	461a      	mov	r2, r3
 800ae06:	685b      	ldr	r3, [r3, #4]
 800ae08:	42a3      	cmp	r3, r4
 800ae0a:	d1fb      	bne.n	800ae04 <_malloc_r+0xdc>
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	6053      	str	r3, [r2, #4]
 800ae10:	e7de      	b.n	800add0 <_malloc_r+0xa8>
 800ae12:	230c      	movs	r3, #12
 800ae14:	6033      	str	r3, [r6, #0]
 800ae16:	4630      	mov	r0, r6
 800ae18:	f000 f80c 	bl	800ae34 <__malloc_unlock>
 800ae1c:	e794      	b.n	800ad48 <_malloc_r+0x20>
 800ae1e:	6005      	str	r5, [r0, #0]
 800ae20:	e7d6      	b.n	800add0 <_malloc_r+0xa8>
 800ae22:	bf00      	nop
 800ae24:	200007bc 	.word	0x200007bc

0800ae28 <__malloc_lock>:
 800ae28:	4801      	ldr	r0, [pc, #4]	@ (800ae30 <__malloc_lock+0x8>)
 800ae2a:	f7ff b8b8 	b.w	8009f9e <__retarget_lock_acquire_recursive>
 800ae2e:	bf00      	nop
 800ae30:	200007b4 	.word	0x200007b4

0800ae34 <__malloc_unlock>:
 800ae34:	4801      	ldr	r0, [pc, #4]	@ (800ae3c <__malloc_unlock+0x8>)
 800ae36:	f7ff b8b3 	b.w	8009fa0 <__retarget_lock_release_recursive>
 800ae3a:	bf00      	nop
 800ae3c:	200007b4 	.word	0x200007b4

0800ae40 <_Balloc>:
 800ae40:	b570      	push	{r4, r5, r6, lr}
 800ae42:	69c6      	ldr	r6, [r0, #28]
 800ae44:	4604      	mov	r4, r0
 800ae46:	460d      	mov	r5, r1
 800ae48:	b976      	cbnz	r6, 800ae68 <_Balloc+0x28>
 800ae4a:	2010      	movs	r0, #16
 800ae4c:	f7ff ff42 	bl	800acd4 <malloc>
 800ae50:	4602      	mov	r2, r0
 800ae52:	61e0      	str	r0, [r4, #28]
 800ae54:	b920      	cbnz	r0, 800ae60 <_Balloc+0x20>
 800ae56:	4b18      	ldr	r3, [pc, #96]	@ (800aeb8 <_Balloc+0x78>)
 800ae58:	4818      	ldr	r0, [pc, #96]	@ (800aebc <_Balloc+0x7c>)
 800ae5a:	216b      	movs	r1, #107	@ 0x6b
 800ae5c:	f000 fdae 	bl	800b9bc <__assert_func>
 800ae60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae64:	6006      	str	r6, [r0, #0]
 800ae66:	60c6      	str	r6, [r0, #12]
 800ae68:	69e6      	ldr	r6, [r4, #28]
 800ae6a:	68f3      	ldr	r3, [r6, #12]
 800ae6c:	b183      	cbz	r3, 800ae90 <_Balloc+0x50>
 800ae6e:	69e3      	ldr	r3, [r4, #28]
 800ae70:	68db      	ldr	r3, [r3, #12]
 800ae72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ae76:	b9b8      	cbnz	r0, 800aea8 <_Balloc+0x68>
 800ae78:	2101      	movs	r1, #1
 800ae7a:	fa01 f605 	lsl.w	r6, r1, r5
 800ae7e:	1d72      	adds	r2, r6, #5
 800ae80:	0092      	lsls	r2, r2, #2
 800ae82:	4620      	mov	r0, r4
 800ae84:	f000 fdb8 	bl	800b9f8 <_calloc_r>
 800ae88:	b160      	cbz	r0, 800aea4 <_Balloc+0x64>
 800ae8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ae8e:	e00e      	b.n	800aeae <_Balloc+0x6e>
 800ae90:	2221      	movs	r2, #33	@ 0x21
 800ae92:	2104      	movs	r1, #4
 800ae94:	4620      	mov	r0, r4
 800ae96:	f000 fdaf 	bl	800b9f8 <_calloc_r>
 800ae9a:	69e3      	ldr	r3, [r4, #28]
 800ae9c:	60f0      	str	r0, [r6, #12]
 800ae9e:	68db      	ldr	r3, [r3, #12]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d1e4      	bne.n	800ae6e <_Balloc+0x2e>
 800aea4:	2000      	movs	r0, #0
 800aea6:	bd70      	pop	{r4, r5, r6, pc}
 800aea8:	6802      	ldr	r2, [r0, #0]
 800aeaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aeae:	2300      	movs	r3, #0
 800aeb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aeb4:	e7f7      	b.n	800aea6 <_Balloc+0x66>
 800aeb6:	bf00      	nop
 800aeb8:	0800d47d 	.word	0x0800d47d
 800aebc:	0800d4fd 	.word	0x0800d4fd

0800aec0 <_Bfree>:
 800aec0:	b570      	push	{r4, r5, r6, lr}
 800aec2:	69c6      	ldr	r6, [r0, #28]
 800aec4:	4605      	mov	r5, r0
 800aec6:	460c      	mov	r4, r1
 800aec8:	b976      	cbnz	r6, 800aee8 <_Bfree+0x28>
 800aeca:	2010      	movs	r0, #16
 800aecc:	f7ff ff02 	bl	800acd4 <malloc>
 800aed0:	4602      	mov	r2, r0
 800aed2:	61e8      	str	r0, [r5, #28]
 800aed4:	b920      	cbnz	r0, 800aee0 <_Bfree+0x20>
 800aed6:	4b09      	ldr	r3, [pc, #36]	@ (800aefc <_Bfree+0x3c>)
 800aed8:	4809      	ldr	r0, [pc, #36]	@ (800af00 <_Bfree+0x40>)
 800aeda:	218f      	movs	r1, #143	@ 0x8f
 800aedc:	f000 fd6e 	bl	800b9bc <__assert_func>
 800aee0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aee4:	6006      	str	r6, [r0, #0]
 800aee6:	60c6      	str	r6, [r0, #12]
 800aee8:	b13c      	cbz	r4, 800aefa <_Bfree+0x3a>
 800aeea:	69eb      	ldr	r3, [r5, #28]
 800aeec:	6862      	ldr	r2, [r4, #4]
 800aeee:	68db      	ldr	r3, [r3, #12]
 800aef0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aef4:	6021      	str	r1, [r4, #0]
 800aef6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aefa:	bd70      	pop	{r4, r5, r6, pc}
 800aefc:	0800d47d 	.word	0x0800d47d
 800af00:	0800d4fd 	.word	0x0800d4fd

0800af04 <__multadd>:
 800af04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af08:	690d      	ldr	r5, [r1, #16]
 800af0a:	4607      	mov	r7, r0
 800af0c:	460c      	mov	r4, r1
 800af0e:	461e      	mov	r6, r3
 800af10:	f101 0c14 	add.w	ip, r1, #20
 800af14:	2000      	movs	r0, #0
 800af16:	f8dc 3000 	ldr.w	r3, [ip]
 800af1a:	b299      	uxth	r1, r3
 800af1c:	fb02 6101 	mla	r1, r2, r1, r6
 800af20:	0c1e      	lsrs	r6, r3, #16
 800af22:	0c0b      	lsrs	r3, r1, #16
 800af24:	fb02 3306 	mla	r3, r2, r6, r3
 800af28:	b289      	uxth	r1, r1
 800af2a:	3001      	adds	r0, #1
 800af2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af30:	4285      	cmp	r5, r0
 800af32:	f84c 1b04 	str.w	r1, [ip], #4
 800af36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af3a:	dcec      	bgt.n	800af16 <__multadd+0x12>
 800af3c:	b30e      	cbz	r6, 800af82 <__multadd+0x7e>
 800af3e:	68a3      	ldr	r3, [r4, #8]
 800af40:	42ab      	cmp	r3, r5
 800af42:	dc19      	bgt.n	800af78 <__multadd+0x74>
 800af44:	6861      	ldr	r1, [r4, #4]
 800af46:	4638      	mov	r0, r7
 800af48:	3101      	adds	r1, #1
 800af4a:	f7ff ff79 	bl	800ae40 <_Balloc>
 800af4e:	4680      	mov	r8, r0
 800af50:	b928      	cbnz	r0, 800af5e <__multadd+0x5a>
 800af52:	4602      	mov	r2, r0
 800af54:	4b0c      	ldr	r3, [pc, #48]	@ (800af88 <__multadd+0x84>)
 800af56:	480d      	ldr	r0, [pc, #52]	@ (800af8c <__multadd+0x88>)
 800af58:	21ba      	movs	r1, #186	@ 0xba
 800af5a:	f000 fd2f 	bl	800b9bc <__assert_func>
 800af5e:	6922      	ldr	r2, [r4, #16]
 800af60:	3202      	adds	r2, #2
 800af62:	f104 010c 	add.w	r1, r4, #12
 800af66:	0092      	lsls	r2, r2, #2
 800af68:	300c      	adds	r0, #12
 800af6a:	f000 fd19 	bl	800b9a0 <memcpy>
 800af6e:	4621      	mov	r1, r4
 800af70:	4638      	mov	r0, r7
 800af72:	f7ff ffa5 	bl	800aec0 <_Bfree>
 800af76:	4644      	mov	r4, r8
 800af78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af7c:	3501      	adds	r5, #1
 800af7e:	615e      	str	r6, [r3, #20]
 800af80:	6125      	str	r5, [r4, #16]
 800af82:	4620      	mov	r0, r4
 800af84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af88:	0800d4ec 	.word	0x0800d4ec
 800af8c:	0800d4fd 	.word	0x0800d4fd

0800af90 <__hi0bits>:
 800af90:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800af94:	4603      	mov	r3, r0
 800af96:	bf36      	itet	cc
 800af98:	0403      	lslcc	r3, r0, #16
 800af9a:	2000      	movcs	r0, #0
 800af9c:	2010      	movcc	r0, #16
 800af9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800afa2:	bf3c      	itt	cc
 800afa4:	021b      	lslcc	r3, r3, #8
 800afa6:	3008      	addcc	r0, #8
 800afa8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800afac:	bf3c      	itt	cc
 800afae:	011b      	lslcc	r3, r3, #4
 800afb0:	3004      	addcc	r0, #4
 800afb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afb6:	bf3c      	itt	cc
 800afb8:	009b      	lslcc	r3, r3, #2
 800afba:	3002      	addcc	r0, #2
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	db05      	blt.n	800afcc <__hi0bits+0x3c>
 800afc0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800afc4:	f100 0001 	add.w	r0, r0, #1
 800afc8:	bf08      	it	eq
 800afca:	2020      	moveq	r0, #32
 800afcc:	4770      	bx	lr

0800afce <__lo0bits>:
 800afce:	6803      	ldr	r3, [r0, #0]
 800afd0:	4602      	mov	r2, r0
 800afd2:	f013 0007 	ands.w	r0, r3, #7
 800afd6:	d00b      	beq.n	800aff0 <__lo0bits+0x22>
 800afd8:	07d9      	lsls	r1, r3, #31
 800afda:	d421      	bmi.n	800b020 <__lo0bits+0x52>
 800afdc:	0798      	lsls	r0, r3, #30
 800afde:	bf49      	itett	mi
 800afe0:	085b      	lsrmi	r3, r3, #1
 800afe2:	089b      	lsrpl	r3, r3, #2
 800afe4:	2001      	movmi	r0, #1
 800afe6:	6013      	strmi	r3, [r2, #0]
 800afe8:	bf5c      	itt	pl
 800afea:	6013      	strpl	r3, [r2, #0]
 800afec:	2002      	movpl	r0, #2
 800afee:	4770      	bx	lr
 800aff0:	b299      	uxth	r1, r3
 800aff2:	b909      	cbnz	r1, 800aff8 <__lo0bits+0x2a>
 800aff4:	0c1b      	lsrs	r3, r3, #16
 800aff6:	2010      	movs	r0, #16
 800aff8:	b2d9      	uxtb	r1, r3
 800affa:	b909      	cbnz	r1, 800b000 <__lo0bits+0x32>
 800affc:	3008      	adds	r0, #8
 800affe:	0a1b      	lsrs	r3, r3, #8
 800b000:	0719      	lsls	r1, r3, #28
 800b002:	bf04      	itt	eq
 800b004:	091b      	lsreq	r3, r3, #4
 800b006:	3004      	addeq	r0, #4
 800b008:	0799      	lsls	r1, r3, #30
 800b00a:	bf04      	itt	eq
 800b00c:	089b      	lsreq	r3, r3, #2
 800b00e:	3002      	addeq	r0, #2
 800b010:	07d9      	lsls	r1, r3, #31
 800b012:	d403      	bmi.n	800b01c <__lo0bits+0x4e>
 800b014:	085b      	lsrs	r3, r3, #1
 800b016:	f100 0001 	add.w	r0, r0, #1
 800b01a:	d003      	beq.n	800b024 <__lo0bits+0x56>
 800b01c:	6013      	str	r3, [r2, #0]
 800b01e:	4770      	bx	lr
 800b020:	2000      	movs	r0, #0
 800b022:	4770      	bx	lr
 800b024:	2020      	movs	r0, #32
 800b026:	4770      	bx	lr

0800b028 <__i2b>:
 800b028:	b510      	push	{r4, lr}
 800b02a:	460c      	mov	r4, r1
 800b02c:	2101      	movs	r1, #1
 800b02e:	f7ff ff07 	bl	800ae40 <_Balloc>
 800b032:	4602      	mov	r2, r0
 800b034:	b928      	cbnz	r0, 800b042 <__i2b+0x1a>
 800b036:	4b05      	ldr	r3, [pc, #20]	@ (800b04c <__i2b+0x24>)
 800b038:	4805      	ldr	r0, [pc, #20]	@ (800b050 <__i2b+0x28>)
 800b03a:	f240 1145 	movw	r1, #325	@ 0x145
 800b03e:	f000 fcbd 	bl	800b9bc <__assert_func>
 800b042:	2301      	movs	r3, #1
 800b044:	6144      	str	r4, [r0, #20]
 800b046:	6103      	str	r3, [r0, #16]
 800b048:	bd10      	pop	{r4, pc}
 800b04a:	bf00      	nop
 800b04c:	0800d4ec 	.word	0x0800d4ec
 800b050:	0800d4fd 	.word	0x0800d4fd

0800b054 <__multiply>:
 800b054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b058:	4614      	mov	r4, r2
 800b05a:	690a      	ldr	r2, [r1, #16]
 800b05c:	6923      	ldr	r3, [r4, #16]
 800b05e:	429a      	cmp	r2, r3
 800b060:	bfa8      	it	ge
 800b062:	4623      	movge	r3, r4
 800b064:	460f      	mov	r7, r1
 800b066:	bfa4      	itt	ge
 800b068:	460c      	movge	r4, r1
 800b06a:	461f      	movge	r7, r3
 800b06c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b070:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b074:	68a3      	ldr	r3, [r4, #8]
 800b076:	6861      	ldr	r1, [r4, #4]
 800b078:	eb0a 0609 	add.w	r6, sl, r9
 800b07c:	42b3      	cmp	r3, r6
 800b07e:	b085      	sub	sp, #20
 800b080:	bfb8      	it	lt
 800b082:	3101      	addlt	r1, #1
 800b084:	f7ff fedc 	bl	800ae40 <_Balloc>
 800b088:	b930      	cbnz	r0, 800b098 <__multiply+0x44>
 800b08a:	4602      	mov	r2, r0
 800b08c:	4b44      	ldr	r3, [pc, #272]	@ (800b1a0 <__multiply+0x14c>)
 800b08e:	4845      	ldr	r0, [pc, #276]	@ (800b1a4 <__multiply+0x150>)
 800b090:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b094:	f000 fc92 	bl	800b9bc <__assert_func>
 800b098:	f100 0514 	add.w	r5, r0, #20
 800b09c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b0a0:	462b      	mov	r3, r5
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	4543      	cmp	r3, r8
 800b0a6:	d321      	bcc.n	800b0ec <__multiply+0x98>
 800b0a8:	f107 0114 	add.w	r1, r7, #20
 800b0ac:	f104 0214 	add.w	r2, r4, #20
 800b0b0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b0b4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b0b8:	9302      	str	r3, [sp, #8]
 800b0ba:	1b13      	subs	r3, r2, r4
 800b0bc:	3b15      	subs	r3, #21
 800b0be:	f023 0303 	bic.w	r3, r3, #3
 800b0c2:	3304      	adds	r3, #4
 800b0c4:	f104 0715 	add.w	r7, r4, #21
 800b0c8:	42ba      	cmp	r2, r7
 800b0ca:	bf38      	it	cc
 800b0cc:	2304      	movcc	r3, #4
 800b0ce:	9301      	str	r3, [sp, #4]
 800b0d0:	9b02      	ldr	r3, [sp, #8]
 800b0d2:	9103      	str	r1, [sp, #12]
 800b0d4:	428b      	cmp	r3, r1
 800b0d6:	d80c      	bhi.n	800b0f2 <__multiply+0x9e>
 800b0d8:	2e00      	cmp	r6, #0
 800b0da:	dd03      	ble.n	800b0e4 <__multiply+0x90>
 800b0dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d05b      	beq.n	800b19c <__multiply+0x148>
 800b0e4:	6106      	str	r6, [r0, #16]
 800b0e6:	b005      	add	sp, #20
 800b0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ec:	f843 2b04 	str.w	r2, [r3], #4
 800b0f0:	e7d8      	b.n	800b0a4 <__multiply+0x50>
 800b0f2:	f8b1 a000 	ldrh.w	sl, [r1]
 800b0f6:	f1ba 0f00 	cmp.w	sl, #0
 800b0fa:	d024      	beq.n	800b146 <__multiply+0xf2>
 800b0fc:	f104 0e14 	add.w	lr, r4, #20
 800b100:	46a9      	mov	r9, r5
 800b102:	f04f 0c00 	mov.w	ip, #0
 800b106:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b10a:	f8d9 3000 	ldr.w	r3, [r9]
 800b10e:	fa1f fb87 	uxth.w	fp, r7
 800b112:	b29b      	uxth	r3, r3
 800b114:	fb0a 330b 	mla	r3, sl, fp, r3
 800b118:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b11c:	f8d9 7000 	ldr.w	r7, [r9]
 800b120:	4463      	add	r3, ip
 800b122:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b126:	fb0a c70b 	mla	r7, sl, fp, ip
 800b12a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b12e:	b29b      	uxth	r3, r3
 800b130:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b134:	4572      	cmp	r2, lr
 800b136:	f849 3b04 	str.w	r3, [r9], #4
 800b13a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b13e:	d8e2      	bhi.n	800b106 <__multiply+0xb2>
 800b140:	9b01      	ldr	r3, [sp, #4]
 800b142:	f845 c003 	str.w	ip, [r5, r3]
 800b146:	9b03      	ldr	r3, [sp, #12]
 800b148:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b14c:	3104      	adds	r1, #4
 800b14e:	f1b9 0f00 	cmp.w	r9, #0
 800b152:	d021      	beq.n	800b198 <__multiply+0x144>
 800b154:	682b      	ldr	r3, [r5, #0]
 800b156:	f104 0c14 	add.w	ip, r4, #20
 800b15a:	46ae      	mov	lr, r5
 800b15c:	f04f 0a00 	mov.w	sl, #0
 800b160:	f8bc b000 	ldrh.w	fp, [ip]
 800b164:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b168:	fb09 770b 	mla	r7, r9, fp, r7
 800b16c:	4457      	add	r7, sl
 800b16e:	b29b      	uxth	r3, r3
 800b170:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b174:	f84e 3b04 	str.w	r3, [lr], #4
 800b178:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b17c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b180:	f8be 3000 	ldrh.w	r3, [lr]
 800b184:	fb09 330a 	mla	r3, r9, sl, r3
 800b188:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b18c:	4562      	cmp	r2, ip
 800b18e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b192:	d8e5      	bhi.n	800b160 <__multiply+0x10c>
 800b194:	9f01      	ldr	r7, [sp, #4]
 800b196:	51eb      	str	r3, [r5, r7]
 800b198:	3504      	adds	r5, #4
 800b19a:	e799      	b.n	800b0d0 <__multiply+0x7c>
 800b19c:	3e01      	subs	r6, #1
 800b19e:	e79b      	b.n	800b0d8 <__multiply+0x84>
 800b1a0:	0800d4ec 	.word	0x0800d4ec
 800b1a4:	0800d4fd 	.word	0x0800d4fd

0800b1a8 <__pow5mult>:
 800b1a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1ac:	4615      	mov	r5, r2
 800b1ae:	f012 0203 	ands.w	r2, r2, #3
 800b1b2:	4607      	mov	r7, r0
 800b1b4:	460e      	mov	r6, r1
 800b1b6:	d007      	beq.n	800b1c8 <__pow5mult+0x20>
 800b1b8:	4c25      	ldr	r4, [pc, #148]	@ (800b250 <__pow5mult+0xa8>)
 800b1ba:	3a01      	subs	r2, #1
 800b1bc:	2300      	movs	r3, #0
 800b1be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b1c2:	f7ff fe9f 	bl	800af04 <__multadd>
 800b1c6:	4606      	mov	r6, r0
 800b1c8:	10ad      	asrs	r5, r5, #2
 800b1ca:	d03d      	beq.n	800b248 <__pow5mult+0xa0>
 800b1cc:	69fc      	ldr	r4, [r7, #28]
 800b1ce:	b97c      	cbnz	r4, 800b1f0 <__pow5mult+0x48>
 800b1d0:	2010      	movs	r0, #16
 800b1d2:	f7ff fd7f 	bl	800acd4 <malloc>
 800b1d6:	4602      	mov	r2, r0
 800b1d8:	61f8      	str	r0, [r7, #28]
 800b1da:	b928      	cbnz	r0, 800b1e8 <__pow5mult+0x40>
 800b1dc:	4b1d      	ldr	r3, [pc, #116]	@ (800b254 <__pow5mult+0xac>)
 800b1de:	481e      	ldr	r0, [pc, #120]	@ (800b258 <__pow5mult+0xb0>)
 800b1e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b1e4:	f000 fbea 	bl	800b9bc <__assert_func>
 800b1e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b1ec:	6004      	str	r4, [r0, #0]
 800b1ee:	60c4      	str	r4, [r0, #12]
 800b1f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b1f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b1f8:	b94c      	cbnz	r4, 800b20e <__pow5mult+0x66>
 800b1fa:	f240 2171 	movw	r1, #625	@ 0x271
 800b1fe:	4638      	mov	r0, r7
 800b200:	f7ff ff12 	bl	800b028 <__i2b>
 800b204:	2300      	movs	r3, #0
 800b206:	f8c8 0008 	str.w	r0, [r8, #8]
 800b20a:	4604      	mov	r4, r0
 800b20c:	6003      	str	r3, [r0, #0]
 800b20e:	f04f 0900 	mov.w	r9, #0
 800b212:	07eb      	lsls	r3, r5, #31
 800b214:	d50a      	bpl.n	800b22c <__pow5mult+0x84>
 800b216:	4631      	mov	r1, r6
 800b218:	4622      	mov	r2, r4
 800b21a:	4638      	mov	r0, r7
 800b21c:	f7ff ff1a 	bl	800b054 <__multiply>
 800b220:	4631      	mov	r1, r6
 800b222:	4680      	mov	r8, r0
 800b224:	4638      	mov	r0, r7
 800b226:	f7ff fe4b 	bl	800aec0 <_Bfree>
 800b22a:	4646      	mov	r6, r8
 800b22c:	106d      	asrs	r5, r5, #1
 800b22e:	d00b      	beq.n	800b248 <__pow5mult+0xa0>
 800b230:	6820      	ldr	r0, [r4, #0]
 800b232:	b938      	cbnz	r0, 800b244 <__pow5mult+0x9c>
 800b234:	4622      	mov	r2, r4
 800b236:	4621      	mov	r1, r4
 800b238:	4638      	mov	r0, r7
 800b23a:	f7ff ff0b 	bl	800b054 <__multiply>
 800b23e:	6020      	str	r0, [r4, #0]
 800b240:	f8c0 9000 	str.w	r9, [r0]
 800b244:	4604      	mov	r4, r0
 800b246:	e7e4      	b.n	800b212 <__pow5mult+0x6a>
 800b248:	4630      	mov	r0, r6
 800b24a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b24e:	bf00      	nop
 800b250:	0800d558 	.word	0x0800d558
 800b254:	0800d47d 	.word	0x0800d47d
 800b258:	0800d4fd 	.word	0x0800d4fd

0800b25c <__lshift>:
 800b25c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b260:	460c      	mov	r4, r1
 800b262:	6849      	ldr	r1, [r1, #4]
 800b264:	6923      	ldr	r3, [r4, #16]
 800b266:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b26a:	68a3      	ldr	r3, [r4, #8]
 800b26c:	4607      	mov	r7, r0
 800b26e:	4691      	mov	r9, r2
 800b270:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b274:	f108 0601 	add.w	r6, r8, #1
 800b278:	42b3      	cmp	r3, r6
 800b27a:	db0b      	blt.n	800b294 <__lshift+0x38>
 800b27c:	4638      	mov	r0, r7
 800b27e:	f7ff fddf 	bl	800ae40 <_Balloc>
 800b282:	4605      	mov	r5, r0
 800b284:	b948      	cbnz	r0, 800b29a <__lshift+0x3e>
 800b286:	4602      	mov	r2, r0
 800b288:	4b28      	ldr	r3, [pc, #160]	@ (800b32c <__lshift+0xd0>)
 800b28a:	4829      	ldr	r0, [pc, #164]	@ (800b330 <__lshift+0xd4>)
 800b28c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b290:	f000 fb94 	bl	800b9bc <__assert_func>
 800b294:	3101      	adds	r1, #1
 800b296:	005b      	lsls	r3, r3, #1
 800b298:	e7ee      	b.n	800b278 <__lshift+0x1c>
 800b29a:	2300      	movs	r3, #0
 800b29c:	f100 0114 	add.w	r1, r0, #20
 800b2a0:	f100 0210 	add.w	r2, r0, #16
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	4553      	cmp	r3, sl
 800b2a8:	db33      	blt.n	800b312 <__lshift+0xb6>
 800b2aa:	6920      	ldr	r0, [r4, #16]
 800b2ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b2b0:	f104 0314 	add.w	r3, r4, #20
 800b2b4:	f019 091f 	ands.w	r9, r9, #31
 800b2b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b2bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b2c0:	d02b      	beq.n	800b31a <__lshift+0xbe>
 800b2c2:	f1c9 0e20 	rsb	lr, r9, #32
 800b2c6:	468a      	mov	sl, r1
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	6818      	ldr	r0, [r3, #0]
 800b2cc:	fa00 f009 	lsl.w	r0, r0, r9
 800b2d0:	4310      	orrs	r0, r2
 800b2d2:	f84a 0b04 	str.w	r0, [sl], #4
 800b2d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2da:	459c      	cmp	ip, r3
 800b2dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800b2e0:	d8f3      	bhi.n	800b2ca <__lshift+0x6e>
 800b2e2:	ebac 0304 	sub.w	r3, ip, r4
 800b2e6:	3b15      	subs	r3, #21
 800b2e8:	f023 0303 	bic.w	r3, r3, #3
 800b2ec:	3304      	adds	r3, #4
 800b2ee:	f104 0015 	add.w	r0, r4, #21
 800b2f2:	4584      	cmp	ip, r0
 800b2f4:	bf38      	it	cc
 800b2f6:	2304      	movcc	r3, #4
 800b2f8:	50ca      	str	r2, [r1, r3]
 800b2fa:	b10a      	cbz	r2, 800b300 <__lshift+0xa4>
 800b2fc:	f108 0602 	add.w	r6, r8, #2
 800b300:	3e01      	subs	r6, #1
 800b302:	4638      	mov	r0, r7
 800b304:	612e      	str	r6, [r5, #16]
 800b306:	4621      	mov	r1, r4
 800b308:	f7ff fdda 	bl	800aec0 <_Bfree>
 800b30c:	4628      	mov	r0, r5
 800b30e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b312:	f842 0f04 	str.w	r0, [r2, #4]!
 800b316:	3301      	adds	r3, #1
 800b318:	e7c5      	b.n	800b2a6 <__lshift+0x4a>
 800b31a:	3904      	subs	r1, #4
 800b31c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b320:	f841 2f04 	str.w	r2, [r1, #4]!
 800b324:	459c      	cmp	ip, r3
 800b326:	d8f9      	bhi.n	800b31c <__lshift+0xc0>
 800b328:	e7ea      	b.n	800b300 <__lshift+0xa4>
 800b32a:	bf00      	nop
 800b32c:	0800d4ec 	.word	0x0800d4ec
 800b330:	0800d4fd 	.word	0x0800d4fd

0800b334 <__mcmp>:
 800b334:	690a      	ldr	r2, [r1, #16]
 800b336:	4603      	mov	r3, r0
 800b338:	6900      	ldr	r0, [r0, #16]
 800b33a:	1a80      	subs	r0, r0, r2
 800b33c:	b530      	push	{r4, r5, lr}
 800b33e:	d10e      	bne.n	800b35e <__mcmp+0x2a>
 800b340:	3314      	adds	r3, #20
 800b342:	3114      	adds	r1, #20
 800b344:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b348:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b34c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b350:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b354:	4295      	cmp	r5, r2
 800b356:	d003      	beq.n	800b360 <__mcmp+0x2c>
 800b358:	d205      	bcs.n	800b366 <__mcmp+0x32>
 800b35a:	f04f 30ff 	mov.w	r0, #4294967295
 800b35e:	bd30      	pop	{r4, r5, pc}
 800b360:	42a3      	cmp	r3, r4
 800b362:	d3f3      	bcc.n	800b34c <__mcmp+0x18>
 800b364:	e7fb      	b.n	800b35e <__mcmp+0x2a>
 800b366:	2001      	movs	r0, #1
 800b368:	e7f9      	b.n	800b35e <__mcmp+0x2a>
	...

0800b36c <__mdiff>:
 800b36c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b370:	4689      	mov	r9, r1
 800b372:	4606      	mov	r6, r0
 800b374:	4611      	mov	r1, r2
 800b376:	4648      	mov	r0, r9
 800b378:	4614      	mov	r4, r2
 800b37a:	f7ff ffdb 	bl	800b334 <__mcmp>
 800b37e:	1e05      	subs	r5, r0, #0
 800b380:	d112      	bne.n	800b3a8 <__mdiff+0x3c>
 800b382:	4629      	mov	r1, r5
 800b384:	4630      	mov	r0, r6
 800b386:	f7ff fd5b 	bl	800ae40 <_Balloc>
 800b38a:	4602      	mov	r2, r0
 800b38c:	b928      	cbnz	r0, 800b39a <__mdiff+0x2e>
 800b38e:	4b3f      	ldr	r3, [pc, #252]	@ (800b48c <__mdiff+0x120>)
 800b390:	f240 2137 	movw	r1, #567	@ 0x237
 800b394:	483e      	ldr	r0, [pc, #248]	@ (800b490 <__mdiff+0x124>)
 800b396:	f000 fb11 	bl	800b9bc <__assert_func>
 800b39a:	2301      	movs	r3, #1
 800b39c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b3a0:	4610      	mov	r0, r2
 800b3a2:	b003      	add	sp, #12
 800b3a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3a8:	bfbc      	itt	lt
 800b3aa:	464b      	movlt	r3, r9
 800b3ac:	46a1      	movlt	r9, r4
 800b3ae:	4630      	mov	r0, r6
 800b3b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b3b4:	bfba      	itte	lt
 800b3b6:	461c      	movlt	r4, r3
 800b3b8:	2501      	movlt	r5, #1
 800b3ba:	2500      	movge	r5, #0
 800b3bc:	f7ff fd40 	bl	800ae40 <_Balloc>
 800b3c0:	4602      	mov	r2, r0
 800b3c2:	b918      	cbnz	r0, 800b3cc <__mdiff+0x60>
 800b3c4:	4b31      	ldr	r3, [pc, #196]	@ (800b48c <__mdiff+0x120>)
 800b3c6:	f240 2145 	movw	r1, #581	@ 0x245
 800b3ca:	e7e3      	b.n	800b394 <__mdiff+0x28>
 800b3cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b3d0:	6926      	ldr	r6, [r4, #16]
 800b3d2:	60c5      	str	r5, [r0, #12]
 800b3d4:	f109 0310 	add.w	r3, r9, #16
 800b3d8:	f109 0514 	add.w	r5, r9, #20
 800b3dc:	f104 0e14 	add.w	lr, r4, #20
 800b3e0:	f100 0b14 	add.w	fp, r0, #20
 800b3e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b3e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b3ec:	9301      	str	r3, [sp, #4]
 800b3ee:	46d9      	mov	r9, fp
 800b3f0:	f04f 0c00 	mov.w	ip, #0
 800b3f4:	9b01      	ldr	r3, [sp, #4]
 800b3f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b3fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b3fe:	9301      	str	r3, [sp, #4]
 800b400:	fa1f f38a 	uxth.w	r3, sl
 800b404:	4619      	mov	r1, r3
 800b406:	b283      	uxth	r3, r0
 800b408:	1acb      	subs	r3, r1, r3
 800b40a:	0c00      	lsrs	r0, r0, #16
 800b40c:	4463      	add	r3, ip
 800b40e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b412:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b416:	b29b      	uxth	r3, r3
 800b418:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b41c:	4576      	cmp	r6, lr
 800b41e:	f849 3b04 	str.w	r3, [r9], #4
 800b422:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b426:	d8e5      	bhi.n	800b3f4 <__mdiff+0x88>
 800b428:	1b33      	subs	r3, r6, r4
 800b42a:	3b15      	subs	r3, #21
 800b42c:	f023 0303 	bic.w	r3, r3, #3
 800b430:	3415      	adds	r4, #21
 800b432:	3304      	adds	r3, #4
 800b434:	42a6      	cmp	r6, r4
 800b436:	bf38      	it	cc
 800b438:	2304      	movcc	r3, #4
 800b43a:	441d      	add	r5, r3
 800b43c:	445b      	add	r3, fp
 800b43e:	461e      	mov	r6, r3
 800b440:	462c      	mov	r4, r5
 800b442:	4544      	cmp	r4, r8
 800b444:	d30e      	bcc.n	800b464 <__mdiff+0xf8>
 800b446:	f108 0103 	add.w	r1, r8, #3
 800b44a:	1b49      	subs	r1, r1, r5
 800b44c:	f021 0103 	bic.w	r1, r1, #3
 800b450:	3d03      	subs	r5, #3
 800b452:	45a8      	cmp	r8, r5
 800b454:	bf38      	it	cc
 800b456:	2100      	movcc	r1, #0
 800b458:	440b      	add	r3, r1
 800b45a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b45e:	b191      	cbz	r1, 800b486 <__mdiff+0x11a>
 800b460:	6117      	str	r7, [r2, #16]
 800b462:	e79d      	b.n	800b3a0 <__mdiff+0x34>
 800b464:	f854 1b04 	ldr.w	r1, [r4], #4
 800b468:	46e6      	mov	lr, ip
 800b46a:	0c08      	lsrs	r0, r1, #16
 800b46c:	fa1c fc81 	uxtah	ip, ip, r1
 800b470:	4471      	add	r1, lr
 800b472:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b476:	b289      	uxth	r1, r1
 800b478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b47c:	f846 1b04 	str.w	r1, [r6], #4
 800b480:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b484:	e7dd      	b.n	800b442 <__mdiff+0xd6>
 800b486:	3f01      	subs	r7, #1
 800b488:	e7e7      	b.n	800b45a <__mdiff+0xee>
 800b48a:	bf00      	nop
 800b48c:	0800d4ec 	.word	0x0800d4ec
 800b490:	0800d4fd 	.word	0x0800d4fd

0800b494 <__d2b>:
 800b494:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b498:	460f      	mov	r7, r1
 800b49a:	2101      	movs	r1, #1
 800b49c:	ec59 8b10 	vmov	r8, r9, d0
 800b4a0:	4616      	mov	r6, r2
 800b4a2:	f7ff fccd 	bl	800ae40 <_Balloc>
 800b4a6:	4604      	mov	r4, r0
 800b4a8:	b930      	cbnz	r0, 800b4b8 <__d2b+0x24>
 800b4aa:	4602      	mov	r2, r0
 800b4ac:	4b23      	ldr	r3, [pc, #140]	@ (800b53c <__d2b+0xa8>)
 800b4ae:	4824      	ldr	r0, [pc, #144]	@ (800b540 <__d2b+0xac>)
 800b4b0:	f240 310f 	movw	r1, #783	@ 0x30f
 800b4b4:	f000 fa82 	bl	800b9bc <__assert_func>
 800b4b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b4bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b4c0:	b10d      	cbz	r5, 800b4c6 <__d2b+0x32>
 800b4c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b4c6:	9301      	str	r3, [sp, #4]
 800b4c8:	f1b8 0300 	subs.w	r3, r8, #0
 800b4cc:	d023      	beq.n	800b516 <__d2b+0x82>
 800b4ce:	4668      	mov	r0, sp
 800b4d0:	9300      	str	r3, [sp, #0]
 800b4d2:	f7ff fd7c 	bl	800afce <__lo0bits>
 800b4d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b4da:	b1d0      	cbz	r0, 800b512 <__d2b+0x7e>
 800b4dc:	f1c0 0320 	rsb	r3, r0, #32
 800b4e0:	fa02 f303 	lsl.w	r3, r2, r3
 800b4e4:	430b      	orrs	r3, r1
 800b4e6:	40c2      	lsrs	r2, r0
 800b4e8:	6163      	str	r3, [r4, #20]
 800b4ea:	9201      	str	r2, [sp, #4]
 800b4ec:	9b01      	ldr	r3, [sp, #4]
 800b4ee:	61a3      	str	r3, [r4, #24]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	bf0c      	ite	eq
 800b4f4:	2201      	moveq	r2, #1
 800b4f6:	2202      	movne	r2, #2
 800b4f8:	6122      	str	r2, [r4, #16]
 800b4fa:	b1a5      	cbz	r5, 800b526 <__d2b+0x92>
 800b4fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b500:	4405      	add	r5, r0
 800b502:	603d      	str	r5, [r7, #0]
 800b504:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b508:	6030      	str	r0, [r6, #0]
 800b50a:	4620      	mov	r0, r4
 800b50c:	b003      	add	sp, #12
 800b50e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b512:	6161      	str	r1, [r4, #20]
 800b514:	e7ea      	b.n	800b4ec <__d2b+0x58>
 800b516:	a801      	add	r0, sp, #4
 800b518:	f7ff fd59 	bl	800afce <__lo0bits>
 800b51c:	9b01      	ldr	r3, [sp, #4]
 800b51e:	6163      	str	r3, [r4, #20]
 800b520:	3020      	adds	r0, #32
 800b522:	2201      	movs	r2, #1
 800b524:	e7e8      	b.n	800b4f8 <__d2b+0x64>
 800b526:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b52a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b52e:	6038      	str	r0, [r7, #0]
 800b530:	6918      	ldr	r0, [r3, #16]
 800b532:	f7ff fd2d 	bl	800af90 <__hi0bits>
 800b536:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b53a:	e7e5      	b.n	800b508 <__d2b+0x74>
 800b53c:	0800d4ec 	.word	0x0800d4ec
 800b540:	0800d4fd 	.word	0x0800d4fd

0800b544 <__ssputs_r>:
 800b544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b548:	688e      	ldr	r6, [r1, #8]
 800b54a:	461f      	mov	r7, r3
 800b54c:	42be      	cmp	r6, r7
 800b54e:	680b      	ldr	r3, [r1, #0]
 800b550:	4682      	mov	sl, r0
 800b552:	460c      	mov	r4, r1
 800b554:	4690      	mov	r8, r2
 800b556:	d82d      	bhi.n	800b5b4 <__ssputs_r+0x70>
 800b558:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b55c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b560:	d026      	beq.n	800b5b0 <__ssputs_r+0x6c>
 800b562:	6965      	ldr	r5, [r4, #20]
 800b564:	6909      	ldr	r1, [r1, #16]
 800b566:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b56a:	eba3 0901 	sub.w	r9, r3, r1
 800b56e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b572:	1c7b      	adds	r3, r7, #1
 800b574:	444b      	add	r3, r9
 800b576:	106d      	asrs	r5, r5, #1
 800b578:	429d      	cmp	r5, r3
 800b57a:	bf38      	it	cc
 800b57c:	461d      	movcc	r5, r3
 800b57e:	0553      	lsls	r3, r2, #21
 800b580:	d527      	bpl.n	800b5d2 <__ssputs_r+0x8e>
 800b582:	4629      	mov	r1, r5
 800b584:	f7ff fbd0 	bl	800ad28 <_malloc_r>
 800b588:	4606      	mov	r6, r0
 800b58a:	b360      	cbz	r0, 800b5e6 <__ssputs_r+0xa2>
 800b58c:	6921      	ldr	r1, [r4, #16]
 800b58e:	464a      	mov	r2, r9
 800b590:	f000 fa06 	bl	800b9a0 <memcpy>
 800b594:	89a3      	ldrh	r3, [r4, #12]
 800b596:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b59a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b59e:	81a3      	strh	r3, [r4, #12]
 800b5a0:	6126      	str	r6, [r4, #16]
 800b5a2:	6165      	str	r5, [r4, #20]
 800b5a4:	444e      	add	r6, r9
 800b5a6:	eba5 0509 	sub.w	r5, r5, r9
 800b5aa:	6026      	str	r6, [r4, #0]
 800b5ac:	60a5      	str	r5, [r4, #8]
 800b5ae:	463e      	mov	r6, r7
 800b5b0:	42be      	cmp	r6, r7
 800b5b2:	d900      	bls.n	800b5b6 <__ssputs_r+0x72>
 800b5b4:	463e      	mov	r6, r7
 800b5b6:	6820      	ldr	r0, [r4, #0]
 800b5b8:	4632      	mov	r2, r6
 800b5ba:	4641      	mov	r1, r8
 800b5bc:	f000 f9c6 	bl	800b94c <memmove>
 800b5c0:	68a3      	ldr	r3, [r4, #8]
 800b5c2:	1b9b      	subs	r3, r3, r6
 800b5c4:	60a3      	str	r3, [r4, #8]
 800b5c6:	6823      	ldr	r3, [r4, #0]
 800b5c8:	4433      	add	r3, r6
 800b5ca:	6023      	str	r3, [r4, #0]
 800b5cc:	2000      	movs	r0, #0
 800b5ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5d2:	462a      	mov	r2, r5
 800b5d4:	f000 fa36 	bl	800ba44 <_realloc_r>
 800b5d8:	4606      	mov	r6, r0
 800b5da:	2800      	cmp	r0, #0
 800b5dc:	d1e0      	bne.n	800b5a0 <__ssputs_r+0x5c>
 800b5de:	6921      	ldr	r1, [r4, #16]
 800b5e0:	4650      	mov	r0, sl
 800b5e2:	f7ff fb2d 	bl	800ac40 <_free_r>
 800b5e6:	230c      	movs	r3, #12
 800b5e8:	f8ca 3000 	str.w	r3, [sl]
 800b5ec:	89a3      	ldrh	r3, [r4, #12]
 800b5ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5f2:	81a3      	strh	r3, [r4, #12]
 800b5f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b5f8:	e7e9      	b.n	800b5ce <__ssputs_r+0x8a>
	...

0800b5fc <_svfiprintf_r>:
 800b5fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b600:	4698      	mov	r8, r3
 800b602:	898b      	ldrh	r3, [r1, #12]
 800b604:	061b      	lsls	r3, r3, #24
 800b606:	b09d      	sub	sp, #116	@ 0x74
 800b608:	4607      	mov	r7, r0
 800b60a:	460d      	mov	r5, r1
 800b60c:	4614      	mov	r4, r2
 800b60e:	d510      	bpl.n	800b632 <_svfiprintf_r+0x36>
 800b610:	690b      	ldr	r3, [r1, #16]
 800b612:	b973      	cbnz	r3, 800b632 <_svfiprintf_r+0x36>
 800b614:	2140      	movs	r1, #64	@ 0x40
 800b616:	f7ff fb87 	bl	800ad28 <_malloc_r>
 800b61a:	6028      	str	r0, [r5, #0]
 800b61c:	6128      	str	r0, [r5, #16]
 800b61e:	b930      	cbnz	r0, 800b62e <_svfiprintf_r+0x32>
 800b620:	230c      	movs	r3, #12
 800b622:	603b      	str	r3, [r7, #0]
 800b624:	f04f 30ff 	mov.w	r0, #4294967295
 800b628:	b01d      	add	sp, #116	@ 0x74
 800b62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b62e:	2340      	movs	r3, #64	@ 0x40
 800b630:	616b      	str	r3, [r5, #20]
 800b632:	2300      	movs	r3, #0
 800b634:	9309      	str	r3, [sp, #36]	@ 0x24
 800b636:	2320      	movs	r3, #32
 800b638:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b63c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b640:	2330      	movs	r3, #48	@ 0x30
 800b642:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b7e0 <_svfiprintf_r+0x1e4>
 800b646:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b64a:	f04f 0901 	mov.w	r9, #1
 800b64e:	4623      	mov	r3, r4
 800b650:	469a      	mov	sl, r3
 800b652:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b656:	b10a      	cbz	r2, 800b65c <_svfiprintf_r+0x60>
 800b658:	2a25      	cmp	r2, #37	@ 0x25
 800b65a:	d1f9      	bne.n	800b650 <_svfiprintf_r+0x54>
 800b65c:	ebba 0b04 	subs.w	fp, sl, r4
 800b660:	d00b      	beq.n	800b67a <_svfiprintf_r+0x7e>
 800b662:	465b      	mov	r3, fp
 800b664:	4622      	mov	r2, r4
 800b666:	4629      	mov	r1, r5
 800b668:	4638      	mov	r0, r7
 800b66a:	f7ff ff6b 	bl	800b544 <__ssputs_r>
 800b66e:	3001      	adds	r0, #1
 800b670:	f000 80a7 	beq.w	800b7c2 <_svfiprintf_r+0x1c6>
 800b674:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b676:	445a      	add	r2, fp
 800b678:	9209      	str	r2, [sp, #36]	@ 0x24
 800b67a:	f89a 3000 	ldrb.w	r3, [sl]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	f000 809f 	beq.w	800b7c2 <_svfiprintf_r+0x1c6>
 800b684:	2300      	movs	r3, #0
 800b686:	f04f 32ff 	mov.w	r2, #4294967295
 800b68a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b68e:	f10a 0a01 	add.w	sl, sl, #1
 800b692:	9304      	str	r3, [sp, #16]
 800b694:	9307      	str	r3, [sp, #28]
 800b696:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b69a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b69c:	4654      	mov	r4, sl
 800b69e:	2205      	movs	r2, #5
 800b6a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6a4:	484e      	ldr	r0, [pc, #312]	@ (800b7e0 <_svfiprintf_r+0x1e4>)
 800b6a6:	f7f4 fdb3 	bl	8000210 <memchr>
 800b6aa:	9a04      	ldr	r2, [sp, #16]
 800b6ac:	b9d8      	cbnz	r0, 800b6e6 <_svfiprintf_r+0xea>
 800b6ae:	06d0      	lsls	r0, r2, #27
 800b6b0:	bf44      	itt	mi
 800b6b2:	2320      	movmi	r3, #32
 800b6b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6b8:	0711      	lsls	r1, r2, #28
 800b6ba:	bf44      	itt	mi
 800b6bc:	232b      	movmi	r3, #43	@ 0x2b
 800b6be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6c2:	f89a 3000 	ldrb.w	r3, [sl]
 800b6c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6c8:	d015      	beq.n	800b6f6 <_svfiprintf_r+0xfa>
 800b6ca:	9a07      	ldr	r2, [sp, #28]
 800b6cc:	4654      	mov	r4, sl
 800b6ce:	2000      	movs	r0, #0
 800b6d0:	f04f 0c0a 	mov.w	ip, #10
 800b6d4:	4621      	mov	r1, r4
 800b6d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6da:	3b30      	subs	r3, #48	@ 0x30
 800b6dc:	2b09      	cmp	r3, #9
 800b6de:	d94b      	bls.n	800b778 <_svfiprintf_r+0x17c>
 800b6e0:	b1b0      	cbz	r0, 800b710 <_svfiprintf_r+0x114>
 800b6e2:	9207      	str	r2, [sp, #28]
 800b6e4:	e014      	b.n	800b710 <_svfiprintf_r+0x114>
 800b6e6:	eba0 0308 	sub.w	r3, r0, r8
 800b6ea:	fa09 f303 	lsl.w	r3, r9, r3
 800b6ee:	4313      	orrs	r3, r2
 800b6f0:	9304      	str	r3, [sp, #16]
 800b6f2:	46a2      	mov	sl, r4
 800b6f4:	e7d2      	b.n	800b69c <_svfiprintf_r+0xa0>
 800b6f6:	9b03      	ldr	r3, [sp, #12]
 800b6f8:	1d19      	adds	r1, r3, #4
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	9103      	str	r1, [sp, #12]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	bfbb      	ittet	lt
 800b702:	425b      	neglt	r3, r3
 800b704:	f042 0202 	orrlt.w	r2, r2, #2
 800b708:	9307      	strge	r3, [sp, #28]
 800b70a:	9307      	strlt	r3, [sp, #28]
 800b70c:	bfb8      	it	lt
 800b70e:	9204      	strlt	r2, [sp, #16]
 800b710:	7823      	ldrb	r3, [r4, #0]
 800b712:	2b2e      	cmp	r3, #46	@ 0x2e
 800b714:	d10a      	bne.n	800b72c <_svfiprintf_r+0x130>
 800b716:	7863      	ldrb	r3, [r4, #1]
 800b718:	2b2a      	cmp	r3, #42	@ 0x2a
 800b71a:	d132      	bne.n	800b782 <_svfiprintf_r+0x186>
 800b71c:	9b03      	ldr	r3, [sp, #12]
 800b71e:	1d1a      	adds	r2, r3, #4
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	9203      	str	r2, [sp, #12]
 800b724:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b728:	3402      	adds	r4, #2
 800b72a:	9305      	str	r3, [sp, #20]
 800b72c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b7f0 <_svfiprintf_r+0x1f4>
 800b730:	7821      	ldrb	r1, [r4, #0]
 800b732:	2203      	movs	r2, #3
 800b734:	4650      	mov	r0, sl
 800b736:	f7f4 fd6b 	bl	8000210 <memchr>
 800b73a:	b138      	cbz	r0, 800b74c <_svfiprintf_r+0x150>
 800b73c:	9b04      	ldr	r3, [sp, #16]
 800b73e:	eba0 000a 	sub.w	r0, r0, sl
 800b742:	2240      	movs	r2, #64	@ 0x40
 800b744:	4082      	lsls	r2, r0
 800b746:	4313      	orrs	r3, r2
 800b748:	3401      	adds	r4, #1
 800b74a:	9304      	str	r3, [sp, #16]
 800b74c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b750:	4824      	ldr	r0, [pc, #144]	@ (800b7e4 <_svfiprintf_r+0x1e8>)
 800b752:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b756:	2206      	movs	r2, #6
 800b758:	f7f4 fd5a 	bl	8000210 <memchr>
 800b75c:	2800      	cmp	r0, #0
 800b75e:	d036      	beq.n	800b7ce <_svfiprintf_r+0x1d2>
 800b760:	4b21      	ldr	r3, [pc, #132]	@ (800b7e8 <_svfiprintf_r+0x1ec>)
 800b762:	bb1b      	cbnz	r3, 800b7ac <_svfiprintf_r+0x1b0>
 800b764:	9b03      	ldr	r3, [sp, #12]
 800b766:	3307      	adds	r3, #7
 800b768:	f023 0307 	bic.w	r3, r3, #7
 800b76c:	3308      	adds	r3, #8
 800b76e:	9303      	str	r3, [sp, #12]
 800b770:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b772:	4433      	add	r3, r6
 800b774:	9309      	str	r3, [sp, #36]	@ 0x24
 800b776:	e76a      	b.n	800b64e <_svfiprintf_r+0x52>
 800b778:	fb0c 3202 	mla	r2, ip, r2, r3
 800b77c:	460c      	mov	r4, r1
 800b77e:	2001      	movs	r0, #1
 800b780:	e7a8      	b.n	800b6d4 <_svfiprintf_r+0xd8>
 800b782:	2300      	movs	r3, #0
 800b784:	3401      	adds	r4, #1
 800b786:	9305      	str	r3, [sp, #20]
 800b788:	4619      	mov	r1, r3
 800b78a:	f04f 0c0a 	mov.w	ip, #10
 800b78e:	4620      	mov	r0, r4
 800b790:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b794:	3a30      	subs	r2, #48	@ 0x30
 800b796:	2a09      	cmp	r2, #9
 800b798:	d903      	bls.n	800b7a2 <_svfiprintf_r+0x1a6>
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d0c6      	beq.n	800b72c <_svfiprintf_r+0x130>
 800b79e:	9105      	str	r1, [sp, #20]
 800b7a0:	e7c4      	b.n	800b72c <_svfiprintf_r+0x130>
 800b7a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7a6:	4604      	mov	r4, r0
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	e7f0      	b.n	800b78e <_svfiprintf_r+0x192>
 800b7ac:	ab03      	add	r3, sp, #12
 800b7ae:	9300      	str	r3, [sp, #0]
 800b7b0:	462a      	mov	r2, r5
 800b7b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b7ec <_svfiprintf_r+0x1f0>)
 800b7b4:	a904      	add	r1, sp, #16
 800b7b6:	4638      	mov	r0, r7
 800b7b8:	f7fd fe96 	bl	80094e8 <_printf_float>
 800b7bc:	1c42      	adds	r2, r0, #1
 800b7be:	4606      	mov	r6, r0
 800b7c0:	d1d6      	bne.n	800b770 <_svfiprintf_r+0x174>
 800b7c2:	89ab      	ldrh	r3, [r5, #12]
 800b7c4:	065b      	lsls	r3, r3, #25
 800b7c6:	f53f af2d 	bmi.w	800b624 <_svfiprintf_r+0x28>
 800b7ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7cc:	e72c      	b.n	800b628 <_svfiprintf_r+0x2c>
 800b7ce:	ab03      	add	r3, sp, #12
 800b7d0:	9300      	str	r3, [sp, #0]
 800b7d2:	462a      	mov	r2, r5
 800b7d4:	4b05      	ldr	r3, [pc, #20]	@ (800b7ec <_svfiprintf_r+0x1f0>)
 800b7d6:	a904      	add	r1, sp, #16
 800b7d8:	4638      	mov	r0, r7
 800b7da:	f7fe f91d 	bl	8009a18 <_printf_i>
 800b7de:	e7ed      	b.n	800b7bc <_svfiprintf_r+0x1c0>
 800b7e0:	0800d658 	.word	0x0800d658
 800b7e4:	0800d662 	.word	0x0800d662
 800b7e8:	080094e9 	.word	0x080094e9
 800b7ec:	0800b545 	.word	0x0800b545
 800b7f0:	0800d65e 	.word	0x0800d65e

0800b7f4 <__sflush_r>:
 800b7f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b7f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7fc:	0716      	lsls	r6, r2, #28
 800b7fe:	4605      	mov	r5, r0
 800b800:	460c      	mov	r4, r1
 800b802:	d454      	bmi.n	800b8ae <__sflush_r+0xba>
 800b804:	684b      	ldr	r3, [r1, #4]
 800b806:	2b00      	cmp	r3, #0
 800b808:	dc02      	bgt.n	800b810 <__sflush_r+0x1c>
 800b80a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	dd48      	ble.n	800b8a2 <__sflush_r+0xae>
 800b810:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b812:	2e00      	cmp	r6, #0
 800b814:	d045      	beq.n	800b8a2 <__sflush_r+0xae>
 800b816:	2300      	movs	r3, #0
 800b818:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b81c:	682f      	ldr	r7, [r5, #0]
 800b81e:	6a21      	ldr	r1, [r4, #32]
 800b820:	602b      	str	r3, [r5, #0]
 800b822:	d030      	beq.n	800b886 <__sflush_r+0x92>
 800b824:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b826:	89a3      	ldrh	r3, [r4, #12]
 800b828:	0759      	lsls	r1, r3, #29
 800b82a:	d505      	bpl.n	800b838 <__sflush_r+0x44>
 800b82c:	6863      	ldr	r3, [r4, #4]
 800b82e:	1ad2      	subs	r2, r2, r3
 800b830:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b832:	b10b      	cbz	r3, 800b838 <__sflush_r+0x44>
 800b834:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b836:	1ad2      	subs	r2, r2, r3
 800b838:	2300      	movs	r3, #0
 800b83a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b83c:	6a21      	ldr	r1, [r4, #32]
 800b83e:	4628      	mov	r0, r5
 800b840:	47b0      	blx	r6
 800b842:	1c43      	adds	r3, r0, #1
 800b844:	89a3      	ldrh	r3, [r4, #12]
 800b846:	d106      	bne.n	800b856 <__sflush_r+0x62>
 800b848:	6829      	ldr	r1, [r5, #0]
 800b84a:	291d      	cmp	r1, #29
 800b84c:	d82b      	bhi.n	800b8a6 <__sflush_r+0xb2>
 800b84e:	4a2a      	ldr	r2, [pc, #168]	@ (800b8f8 <__sflush_r+0x104>)
 800b850:	410a      	asrs	r2, r1
 800b852:	07d6      	lsls	r6, r2, #31
 800b854:	d427      	bmi.n	800b8a6 <__sflush_r+0xb2>
 800b856:	2200      	movs	r2, #0
 800b858:	6062      	str	r2, [r4, #4]
 800b85a:	04d9      	lsls	r1, r3, #19
 800b85c:	6922      	ldr	r2, [r4, #16]
 800b85e:	6022      	str	r2, [r4, #0]
 800b860:	d504      	bpl.n	800b86c <__sflush_r+0x78>
 800b862:	1c42      	adds	r2, r0, #1
 800b864:	d101      	bne.n	800b86a <__sflush_r+0x76>
 800b866:	682b      	ldr	r3, [r5, #0]
 800b868:	b903      	cbnz	r3, 800b86c <__sflush_r+0x78>
 800b86a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b86c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b86e:	602f      	str	r7, [r5, #0]
 800b870:	b1b9      	cbz	r1, 800b8a2 <__sflush_r+0xae>
 800b872:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b876:	4299      	cmp	r1, r3
 800b878:	d002      	beq.n	800b880 <__sflush_r+0x8c>
 800b87a:	4628      	mov	r0, r5
 800b87c:	f7ff f9e0 	bl	800ac40 <_free_r>
 800b880:	2300      	movs	r3, #0
 800b882:	6363      	str	r3, [r4, #52]	@ 0x34
 800b884:	e00d      	b.n	800b8a2 <__sflush_r+0xae>
 800b886:	2301      	movs	r3, #1
 800b888:	4628      	mov	r0, r5
 800b88a:	47b0      	blx	r6
 800b88c:	4602      	mov	r2, r0
 800b88e:	1c50      	adds	r0, r2, #1
 800b890:	d1c9      	bne.n	800b826 <__sflush_r+0x32>
 800b892:	682b      	ldr	r3, [r5, #0]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d0c6      	beq.n	800b826 <__sflush_r+0x32>
 800b898:	2b1d      	cmp	r3, #29
 800b89a:	d001      	beq.n	800b8a0 <__sflush_r+0xac>
 800b89c:	2b16      	cmp	r3, #22
 800b89e:	d11e      	bne.n	800b8de <__sflush_r+0xea>
 800b8a0:	602f      	str	r7, [r5, #0]
 800b8a2:	2000      	movs	r0, #0
 800b8a4:	e022      	b.n	800b8ec <__sflush_r+0xf8>
 800b8a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8aa:	b21b      	sxth	r3, r3
 800b8ac:	e01b      	b.n	800b8e6 <__sflush_r+0xf2>
 800b8ae:	690f      	ldr	r7, [r1, #16]
 800b8b0:	2f00      	cmp	r7, #0
 800b8b2:	d0f6      	beq.n	800b8a2 <__sflush_r+0xae>
 800b8b4:	0793      	lsls	r3, r2, #30
 800b8b6:	680e      	ldr	r6, [r1, #0]
 800b8b8:	bf08      	it	eq
 800b8ba:	694b      	ldreq	r3, [r1, #20]
 800b8bc:	600f      	str	r7, [r1, #0]
 800b8be:	bf18      	it	ne
 800b8c0:	2300      	movne	r3, #0
 800b8c2:	eba6 0807 	sub.w	r8, r6, r7
 800b8c6:	608b      	str	r3, [r1, #8]
 800b8c8:	f1b8 0f00 	cmp.w	r8, #0
 800b8cc:	dde9      	ble.n	800b8a2 <__sflush_r+0xae>
 800b8ce:	6a21      	ldr	r1, [r4, #32]
 800b8d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b8d2:	4643      	mov	r3, r8
 800b8d4:	463a      	mov	r2, r7
 800b8d6:	4628      	mov	r0, r5
 800b8d8:	47b0      	blx	r6
 800b8da:	2800      	cmp	r0, #0
 800b8dc:	dc08      	bgt.n	800b8f0 <__sflush_r+0xfc>
 800b8de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8e6:	81a3      	strh	r3, [r4, #12]
 800b8e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8f0:	4407      	add	r7, r0
 800b8f2:	eba8 0800 	sub.w	r8, r8, r0
 800b8f6:	e7e7      	b.n	800b8c8 <__sflush_r+0xd4>
 800b8f8:	dfbffffe 	.word	0xdfbffffe

0800b8fc <_fflush_r>:
 800b8fc:	b538      	push	{r3, r4, r5, lr}
 800b8fe:	690b      	ldr	r3, [r1, #16]
 800b900:	4605      	mov	r5, r0
 800b902:	460c      	mov	r4, r1
 800b904:	b913      	cbnz	r3, 800b90c <_fflush_r+0x10>
 800b906:	2500      	movs	r5, #0
 800b908:	4628      	mov	r0, r5
 800b90a:	bd38      	pop	{r3, r4, r5, pc}
 800b90c:	b118      	cbz	r0, 800b916 <_fflush_r+0x1a>
 800b90e:	6a03      	ldr	r3, [r0, #32]
 800b910:	b90b      	cbnz	r3, 800b916 <_fflush_r+0x1a>
 800b912:	f7fe fa2d 	bl	8009d70 <__sinit>
 800b916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d0f3      	beq.n	800b906 <_fflush_r+0xa>
 800b91e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b920:	07d0      	lsls	r0, r2, #31
 800b922:	d404      	bmi.n	800b92e <_fflush_r+0x32>
 800b924:	0599      	lsls	r1, r3, #22
 800b926:	d402      	bmi.n	800b92e <_fflush_r+0x32>
 800b928:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b92a:	f7fe fb38 	bl	8009f9e <__retarget_lock_acquire_recursive>
 800b92e:	4628      	mov	r0, r5
 800b930:	4621      	mov	r1, r4
 800b932:	f7ff ff5f 	bl	800b7f4 <__sflush_r>
 800b936:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b938:	07da      	lsls	r2, r3, #31
 800b93a:	4605      	mov	r5, r0
 800b93c:	d4e4      	bmi.n	800b908 <_fflush_r+0xc>
 800b93e:	89a3      	ldrh	r3, [r4, #12]
 800b940:	059b      	lsls	r3, r3, #22
 800b942:	d4e1      	bmi.n	800b908 <_fflush_r+0xc>
 800b944:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b946:	f7fe fb2b 	bl	8009fa0 <__retarget_lock_release_recursive>
 800b94a:	e7dd      	b.n	800b908 <_fflush_r+0xc>

0800b94c <memmove>:
 800b94c:	4288      	cmp	r0, r1
 800b94e:	b510      	push	{r4, lr}
 800b950:	eb01 0402 	add.w	r4, r1, r2
 800b954:	d902      	bls.n	800b95c <memmove+0x10>
 800b956:	4284      	cmp	r4, r0
 800b958:	4623      	mov	r3, r4
 800b95a:	d807      	bhi.n	800b96c <memmove+0x20>
 800b95c:	1e43      	subs	r3, r0, #1
 800b95e:	42a1      	cmp	r1, r4
 800b960:	d008      	beq.n	800b974 <memmove+0x28>
 800b962:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b966:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b96a:	e7f8      	b.n	800b95e <memmove+0x12>
 800b96c:	4402      	add	r2, r0
 800b96e:	4601      	mov	r1, r0
 800b970:	428a      	cmp	r2, r1
 800b972:	d100      	bne.n	800b976 <memmove+0x2a>
 800b974:	bd10      	pop	{r4, pc}
 800b976:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b97a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b97e:	e7f7      	b.n	800b970 <memmove+0x24>

0800b980 <_sbrk_r>:
 800b980:	b538      	push	{r3, r4, r5, lr}
 800b982:	4d06      	ldr	r5, [pc, #24]	@ (800b99c <_sbrk_r+0x1c>)
 800b984:	2300      	movs	r3, #0
 800b986:	4604      	mov	r4, r0
 800b988:	4608      	mov	r0, r1
 800b98a:	602b      	str	r3, [r5, #0]
 800b98c:	f7f8 f88e 	bl	8003aac <_sbrk>
 800b990:	1c43      	adds	r3, r0, #1
 800b992:	d102      	bne.n	800b99a <_sbrk_r+0x1a>
 800b994:	682b      	ldr	r3, [r5, #0]
 800b996:	b103      	cbz	r3, 800b99a <_sbrk_r+0x1a>
 800b998:	6023      	str	r3, [r4, #0]
 800b99a:	bd38      	pop	{r3, r4, r5, pc}
 800b99c:	200007b0 	.word	0x200007b0

0800b9a0 <memcpy>:
 800b9a0:	440a      	add	r2, r1
 800b9a2:	4291      	cmp	r1, r2
 800b9a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b9a8:	d100      	bne.n	800b9ac <memcpy+0xc>
 800b9aa:	4770      	bx	lr
 800b9ac:	b510      	push	{r4, lr}
 800b9ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b9b6:	4291      	cmp	r1, r2
 800b9b8:	d1f9      	bne.n	800b9ae <memcpy+0xe>
 800b9ba:	bd10      	pop	{r4, pc}

0800b9bc <__assert_func>:
 800b9bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b9be:	4614      	mov	r4, r2
 800b9c0:	461a      	mov	r2, r3
 800b9c2:	4b09      	ldr	r3, [pc, #36]	@ (800b9e8 <__assert_func+0x2c>)
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	4605      	mov	r5, r0
 800b9c8:	68d8      	ldr	r0, [r3, #12]
 800b9ca:	b954      	cbnz	r4, 800b9e2 <__assert_func+0x26>
 800b9cc:	4b07      	ldr	r3, [pc, #28]	@ (800b9ec <__assert_func+0x30>)
 800b9ce:	461c      	mov	r4, r3
 800b9d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b9d4:	9100      	str	r1, [sp, #0]
 800b9d6:	462b      	mov	r3, r5
 800b9d8:	4905      	ldr	r1, [pc, #20]	@ (800b9f0 <__assert_func+0x34>)
 800b9da:	f000 f86f 	bl	800babc <fiprintf>
 800b9de:	f000 f87f 	bl	800bae0 <abort>
 800b9e2:	4b04      	ldr	r3, [pc, #16]	@ (800b9f4 <__assert_func+0x38>)
 800b9e4:	e7f4      	b.n	800b9d0 <__assert_func+0x14>
 800b9e6:	bf00      	nop
 800b9e8:	20000048 	.word	0x20000048
 800b9ec:	0800d6ae 	.word	0x0800d6ae
 800b9f0:	0800d680 	.word	0x0800d680
 800b9f4:	0800d673 	.word	0x0800d673

0800b9f8 <_calloc_r>:
 800b9f8:	b570      	push	{r4, r5, r6, lr}
 800b9fa:	fba1 5402 	umull	r5, r4, r1, r2
 800b9fe:	b93c      	cbnz	r4, 800ba10 <_calloc_r+0x18>
 800ba00:	4629      	mov	r1, r5
 800ba02:	f7ff f991 	bl	800ad28 <_malloc_r>
 800ba06:	4606      	mov	r6, r0
 800ba08:	b928      	cbnz	r0, 800ba16 <_calloc_r+0x1e>
 800ba0a:	2600      	movs	r6, #0
 800ba0c:	4630      	mov	r0, r6
 800ba0e:	bd70      	pop	{r4, r5, r6, pc}
 800ba10:	220c      	movs	r2, #12
 800ba12:	6002      	str	r2, [r0, #0]
 800ba14:	e7f9      	b.n	800ba0a <_calloc_r+0x12>
 800ba16:	462a      	mov	r2, r5
 800ba18:	4621      	mov	r1, r4
 800ba1a:	f7fe fa42 	bl	8009ea2 <memset>
 800ba1e:	e7f5      	b.n	800ba0c <_calloc_r+0x14>

0800ba20 <__ascii_mbtowc>:
 800ba20:	b082      	sub	sp, #8
 800ba22:	b901      	cbnz	r1, 800ba26 <__ascii_mbtowc+0x6>
 800ba24:	a901      	add	r1, sp, #4
 800ba26:	b142      	cbz	r2, 800ba3a <__ascii_mbtowc+0x1a>
 800ba28:	b14b      	cbz	r3, 800ba3e <__ascii_mbtowc+0x1e>
 800ba2a:	7813      	ldrb	r3, [r2, #0]
 800ba2c:	600b      	str	r3, [r1, #0]
 800ba2e:	7812      	ldrb	r2, [r2, #0]
 800ba30:	1e10      	subs	r0, r2, #0
 800ba32:	bf18      	it	ne
 800ba34:	2001      	movne	r0, #1
 800ba36:	b002      	add	sp, #8
 800ba38:	4770      	bx	lr
 800ba3a:	4610      	mov	r0, r2
 800ba3c:	e7fb      	b.n	800ba36 <__ascii_mbtowc+0x16>
 800ba3e:	f06f 0001 	mvn.w	r0, #1
 800ba42:	e7f8      	b.n	800ba36 <__ascii_mbtowc+0x16>

0800ba44 <_realloc_r>:
 800ba44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba48:	4680      	mov	r8, r0
 800ba4a:	4615      	mov	r5, r2
 800ba4c:	460c      	mov	r4, r1
 800ba4e:	b921      	cbnz	r1, 800ba5a <_realloc_r+0x16>
 800ba50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba54:	4611      	mov	r1, r2
 800ba56:	f7ff b967 	b.w	800ad28 <_malloc_r>
 800ba5a:	b92a      	cbnz	r2, 800ba68 <_realloc_r+0x24>
 800ba5c:	f7ff f8f0 	bl	800ac40 <_free_r>
 800ba60:	2400      	movs	r4, #0
 800ba62:	4620      	mov	r0, r4
 800ba64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba68:	f000 f841 	bl	800baee <_malloc_usable_size_r>
 800ba6c:	4285      	cmp	r5, r0
 800ba6e:	4606      	mov	r6, r0
 800ba70:	d802      	bhi.n	800ba78 <_realloc_r+0x34>
 800ba72:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ba76:	d8f4      	bhi.n	800ba62 <_realloc_r+0x1e>
 800ba78:	4629      	mov	r1, r5
 800ba7a:	4640      	mov	r0, r8
 800ba7c:	f7ff f954 	bl	800ad28 <_malloc_r>
 800ba80:	4607      	mov	r7, r0
 800ba82:	2800      	cmp	r0, #0
 800ba84:	d0ec      	beq.n	800ba60 <_realloc_r+0x1c>
 800ba86:	42b5      	cmp	r5, r6
 800ba88:	462a      	mov	r2, r5
 800ba8a:	4621      	mov	r1, r4
 800ba8c:	bf28      	it	cs
 800ba8e:	4632      	movcs	r2, r6
 800ba90:	f7ff ff86 	bl	800b9a0 <memcpy>
 800ba94:	4621      	mov	r1, r4
 800ba96:	4640      	mov	r0, r8
 800ba98:	f7ff f8d2 	bl	800ac40 <_free_r>
 800ba9c:	463c      	mov	r4, r7
 800ba9e:	e7e0      	b.n	800ba62 <_realloc_r+0x1e>

0800baa0 <__ascii_wctomb>:
 800baa0:	4603      	mov	r3, r0
 800baa2:	4608      	mov	r0, r1
 800baa4:	b141      	cbz	r1, 800bab8 <__ascii_wctomb+0x18>
 800baa6:	2aff      	cmp	r2, #255	@ 0xff
 800baa8:	d904      	bls.n	800bab4 <__ascii_wctomb+0x14>
 800baaa:	228a      	movs	r2, #138	@ 0x8a
 800baac:	601a      	str	r2, [r3, #0]
 800baae:	f04f 30ff 	mov.w	r0, #4294967295
 800bab2:	4770      	bx	lr
 800bab4:	700a      	strb	r2, [r1, #0]
 800bab6:	2001      	movs	r0, #1
 800bab8:	4770      	bx	lr
	...

0800babc <fiprintf>:
 800babc:	b40e      	push	{r1, r2, r3}
 800babe:	b503      	push	{r0, r1, lr}
 800bac0:	4601      	mov	r1, r0
 800bac2:	ab03      	add	r3, sp, #12
 800bac4:	4805      	ldr	r0, [pc, #20]	@ (800badc <fiprintf+0x20>)
 800bac6:	f853 2b04 	ldr.w	r2, [r3], #4
 800baca:	6800      	ldr	r0, [r0, #0]
 800bacc:	9301      	str	r3, [sp, #4]
 800bace:	f000 f83f 	bl	800bb50 <_vfiprintf_r>
 800bad2:	b002      	add	sp, #8
 800bad4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bad8:	b003      	add	sp, #12
 800bada:	4770      	bx	lr
 800badc:	20000048 	.word	0x20000048

0800bae0 <abort>:
 800bae0:	b508      	push	{r3, lr}
 800bae2:	2006      	movs	r0, #6
 800bae4:	f000 fa08 	bl	800bef8 <raise>
 800bae8:	2001      	movs	r0, #1
 800baea:	f7f7 ff67 	bl	80039bc <_exit>

0800baee <_malloc_usable_size_r>:
 800baee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800baf2:	1f18      	subs	r0, r3, #4
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	bfbc      	itt	lt
 800baf8:	580b      	ldrlt	r3, [r1, r0]
 800bafa:	18c0      	addlt	r0, r0, r3
 800bafc:	4770      	bx	lr

0800bafe <__sfputc_r>:
 800bafe:	6893      	ldr	r3, [r2, #8]
 800bb00:	3b01      	subs	r3, #1
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	b410      	push	{r4}
 800bb06:	6093      	str	r3, [r2, #8]
 800bb08:	da08      	bge.n	800bb1c <__sfputc_r+0x1e>
 800bb0a:	6994      	ldr	r4, [r2, #24]
 800bb0c:	42a3      	cmp	r3, r4
 800bb0e:	db01      	blt.n	800bb14 <__sfputc_r+0x16>
 800bb10:	290a      	cmp	r1, #10
 800bb12:	d103      	bne.n	800bb1c <__sfputc_r+0x1e>
 800bb14:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb18:	f000 b932 	b.w	800bd80 <__swbuf_r>
 800bb1c:	6813      	ldr	r3, [r2, #0]
 800bb1e:	1c58      	adds	r0, r3, #1
 800bb20:	6010      	str	r0, [r2, #0]
 800bb22:	7019      	strb	r1, [r3, #0]
 800bb24:	4608      	mov	r0, r1
 800bb26:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb2a:	4770      	bx	lr

0800bb2c <__sfputs_r>:
 800bb2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb2e:	4606      	mov	r6, r0
 800bb30:	460f      	mov	r7, r1
 800bb32:	4614      	mov	r4, r2
 800bb34:	18d5      	adds	r5, r2, r3
 800bb36:	42ac      	cmp	r4, r5
 800bb38:	d101      	bne.n	800bb3e <__sfputs_r+0x12>
 800bb3a:	2000      	movs	r0, #0
 800bb3c:	e007      	b.n	800bb4e <__sfputs_r+0x22>
 800bb3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb42:	463a      	mov	r2, r7
 800bb44:	4630      	mov	r0, r6
 800bb46:	f7ff ffda 	bl	800bafe <__sfputc_r>
 800bb4a:	1c43      	adds	r3, r0, #1
 800bb4c:	d1f3      	bne.n	800bb36 <__sfputs_r+0xa>
 800bb4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bb50 <_vfiprintf_r>:
 800bb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb54:	460d      	mov	r5, r1
 800bb56:	b09d      	sub	sp, #116	@ 0x74
 800bb58:	4614      	mov	r4, r2
 800bb5a:	4698      	mov	r8, r3
 800bb5c:	4606      	mov	r6, r0
 800bb5e:	b118      	cbz	r0, 800bb68 <_vfiprintf_r+0x18>
 800bb60:	6a03      	ldr	r3, [r0, #32]
 800bb62:	b90b      	cbnz	r3, 800bb68 <_vfiprintf_r+0x18>
 800bb64:	f7fe f904 	bl	8009d70 <__sinit>
 800bb68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb6a:	07d9      	lsls	r1, r3, #31
 800bb6c:	d405      	bmi.n	800bb7a <_vfiprintf_r+0x2a>
 800bb6e:	89ab      	ldrh	r3, [r5, #12]
 800bb70:	059a      	lsls	r2, r3, #22
 800bb72:	d402      	bmi.n	800bb7a <_vfiprintf_r+0x2a>
 800bb74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb76:	f7fe fa12 	bl	8009f9e <__retarget_lock_acquire_recursive>
 800bb7a:	89ab      	ldrh	r3, [r5, #12]
 800bb7c:	071b      	lsls	r3, r3, #28
 800bb7e:	d501      	bpl.n	800bb84 <_vfiprintf_r+0x34>
 800bb80:	692b      	ldr	r3, [r5, #16]
 800bb82:	b99b      	cbnz	r3, 800bbac <_vfiprintf_r+0x5c>
 800bb84:	4629      	mov	r1, r5
 800bb86:	4630      	mov	r0, r6
 800bb88:	f000 f938 	bl	800bdfc <__swsetup_r>
 800bb8c:	b170      	cbz	r0, 800bbac <_vfiprintf_r+0x5c>
 800bb8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb90:	07dc      	lsls	r4, r3, #31
 800bb92:	d504      	bpl.n	800bb9e <_vfiprintf_r+0x4e>
 800bb94:	f04f 30ff 	mov.w	r0, #4294967295
 800bb98:	b01d      	add	sp, #116	@ 0x74
 800bb9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb9e:	89ab      	ldrh	r3, [r5, #12]
 800bba0:	0598      	lsls	r0, r3, #22
 800bba2:	d4f7      	bmi.n	800bb94 <_vfiprintf_r+0x44>
 800bba4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bba6:	f7fe f9fb 	bl	8009fa0 <__retarget_lock_release_recursive>
 800bbaa:	e7f3      	b.n	800bb94 <_vfiprintf_r+0x44>
 800bbac:	2300      	movs	r3, #0
 800bbae:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbb0:	2320      	movs	r3, #32
 800bbb2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bbb6:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbba:	2330      	movs	r3, #48	@ 0x30
 800bbbc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bd6c <_vfiprintf_r+0x21c>
 800bbc0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bbc4:	f04f 0901 	mov.w	r9, #1
 800bbc8:	4623      	mov	r3, r4
 800bbca:	469a      	mov	sl, r3
 800bbcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bbd0:	b10a      	cbz	r2, 800bbd6 <_vfiprintf_r+0x86>
 800bbd2:	2a25      	cmp	r2, #37	@ 0x25
 800bbd4:	d1f9      	bne.n	800bbca <_vfiprintf_r+0x7a>
 800bbd6:	ebba 0b04 	subs.w	fp, sl, r4
 800bbda:	d00b      	beq.n	800bbf4 <_vfiprintf_r+0xa4>
 800bbdc:	465b      	mov	r3, fp
 800bbde:	4622      	mov	r2, r4
 800bbe0:	4629      	mov	r1, r5
 800bbe2:	4630      	mov	r0, r6
 800bbe4:	f7ff ffa2 	bl	800bb2c <__sfputs_r>
 800bbe8:	3001      	adds	r0, #1
 800bbea:	f000 80a7 	beq.w	800bd3c <_vfiprintf_r+0x1ec>
 800bbee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbf0:	445a      	add	r2, fp
 800bbf2:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbf4:	f89a 3000 	ldrb.w	r3, [sl]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	f000 809f 	beq.w	800bd3c <_vfiprintf_r+0x1ec>
 800bbfe:	2300      	movs	r3, #0
 800bc00:	f04f 32ff 	mov.w	r2, #4294967295
 800bc04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc08:	f10a 0a01 	add.w	sl, sl, #1
 800bc0c:	9304      	str	r3, [sp, #16]
 800bc0e:	9307      	str	r3, [sp, #28]
 800bc10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bc14:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc16:	4654      	mov	r4, sl
 800bc18:	2205      	movs	r2, #5
 800bc1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc1e:	4853      	ldr	r0, [pc, #332]	@ (800bd6c <_vfiprintf_r+0x21c>)
 800bc20:	f7f4 faf6 	bl	8000210 <memchr>
 800bc24:	9a04      	ldr	r2, [sp, #16]
 800bc26:	b9d8      	cbnz	r0, 800bc60 <_vfiprintf_r+0x110>
 800bc28:	06d1      	lsls	r1, r2, #27
 800bc2a:	bf44      	itt	mi
 800bc2c:	2320      	movmi	r3, #32
 800bc2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc32:	0713      	lsls	r3, r2, #28
 800bc34:	bf44      	itt	mi
 800bc36:	232b      	movmi	r3, #43	@ 0x2b
 800bc38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc3c:	f89a 3000 	ldrb.w	r3, [sl]
 800bc40:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc42:	d015      	beq.n	800bc70 <_vfiprintf_r+0x120>
 800bc44:	9a07      	ldr	r2, [sp, #28]
 800bc46:	4654      	mov	r4, sl
 800bc48:	2000      	movs	r0, #0
 800bc4a:	f04f 0c0a 	mov.w	ip, #10
 800bc4e:	4621      	mov	r1, r4
 800bc50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc54:	3b30      	subs	r3, #48	@ 0x30
 800bc56:	2b09      	cmp	r3, #9
 800bc58:	d94b      	bls.n	800bcf2 <_vfiprintf_r+0x1a2>
 800bc5a:	b1b0      	cbz	r0, 800bc8a <_vfiprintf_r+0x13a>
 800bc5c:	9207      	str	r2, [sp, #28]
 800bc5e:	e014      	b.n	800bc8a <_vfiprintf_r+0x13a>
 800bc60:	eba0 0308 	sub.w	r3, r0, r8
 800bc64:	fa09 f303 	lsl.w	r3, r9, r3
 800bc68:	4313      	orrs	r3, r2
 800bc6a:	9304      	str	r3, [sp, #16]
 800bc6c:	46a2      	mov	sl, r4
 800bc6e:	e7d2      	b.n	800bc16 <_vfiprintf_r+0xc6>
 800bc70:	9b03      	ldr	r3, [sp, #12]
 800bc72:	1d19      	adds	r1, r3, #4
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	9103      	str	r1, [sp, #12]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	bfbb      	ittet	lt
 800bc7c:	425b      	neglt	r3, r3
 800bc7e:	f042 0202 	orrlt.w	r2, r2, #2
 800bc82:	9307      	strge	r3, [sp, #28]
 800bc84:	9307      	strlt	r3, [sp, #28]
 800bc86:	bfb8      	it	lt
 800bc88:	9204      	strlt	r2, [sp, #16]
 800bc8a:	7823      	ldrb	r3, [r4, #0]
 800bc8c:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc8e:	d10a      	bne.n	800bca6 <_vfiprintf_r+0x156>
 800bc90:	7863      	ldrb	r3, [r4, #1]
 800bc92:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc94:	d132      	bne.n	800bcfc <_vfiprintf_r+0x1ac>
 800bc96:	9b03      	ldr	r3, [sp, #12]
 800bc98:	1d1a      	adds	r2, r3, #4
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	9203      	str	r2, [sp, #12]
 800bc9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bca2:	3402      	adds	r4, #2
 800bca4:	9305      	str	r3, [sp, #20]
 800bca6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bd7c <_vfiprintf_r+0x22c>
 800bcaa:	7821      	ldrb	r1, [r4, #0]
 800bcac:	2203      	movs	r2, #3
 800bcae:	4650      	mov	r0, sl
 800bcb0:	f7f4 faae 	bl	8000210 <memchr>
 800bcb4:	b138      	cbz	r0, 800bcc6 <_vfiprintf_r+0x176>
 800bcb6:	9b04      	ldr	r3, [sp, #16]
 800bcb8:	eba0 000a 	sub.w	r0, r0, sl
 800bcbc:	2240      	movs	r2, #64	@ 0x40
 800bcbe:	4082      	lsls	r2, r0
 800bcc0:	4313      	orrs	r3, r2
 800bcc2:	3401      	adds	r4, #1
 800bcc4:	9304      	str	r3, [sp, #16]
 800bcc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcca:	4829      	ldr	r0, [pc, #164]	@ (800bd70 <_vfiprintf_r+0x220>)
 800bccc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bcd0:	2206      	movs	r2, #6
 800bcd2:	f7f4 fa9d 	bl	8000210 <memchr>
 800bcd6:	2800      	cmp	r0, #0
 800bcd8:	d03f      	beq.n	800bd5a <_vfiprintf_r+0x20a>
 800bcda:	4b26      	ldr	r3, [pc, #152]	@ (800bd74 <_vfiprintf_r+0x224>)
 800bcdc:	bb1b      	cbnz	r3, 800bd26 <_vfiprintf_r+0x1d6>
 800bcde:	9b03      	ldr	r3, [sp, #12]
 800bce0:	3307      	adds	r3, #7
 800bce2:	f023 0307 	bic.w	r3, r3, #7
 800bce6:	3308      	adds	r3, #8
 800bce8:	9303      	str	r3, [sp, #12]
 800bcea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcec:	443b      	add	r3, r7
 800bcee:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcf0:	e76a      	b.n	800bbc8 <_vfiprintf_r+0x78>
 800bcf2:	fb0c 3202 	mla	r2, ip, r2, r3
 800bcf6:	460c      	mov	r4, r1
 800bcf8:	2001      	movs	r0, #1
 800bcfa:	e7a8      	b.n	800bc4e <_vfiprintf_r+0xfe>
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	3401      	adds	r4, #1
 800bd00:	9305      	str	r3, [sp, #20]
 800bd02:	4619      	mov	r1, r3
 800bd04:	f04f 0c0a 	mov.w	ip, #10
 800bd08:	4620      	mov	r0, r4
 800bd0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd0e:	3a30      	subs	r2, #48	@ 0x30
 800bd10:	2a09      	cmp	r2, #9
 800bd12:	d903      	bls.n	800bd1c <_vfiprintf_r+0x1cc>
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d0c6      	beq.n	800bca6 <_vfiprintf_r+0x156>
 800bd18:	9105      	str	r1, [sp, #20]
 800bd1a:	e7c4      	b.n	800bca6 <_vfiprintf_r+0x156>
 800bd1c:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd20:	4604      	mov	r4, r0
 800bd22:	2301      	movs	r3, #1
 800bd24:	e7f0      	b.n	800bd08 <_vfiprintf_r+0x1b8>
 800bd26:	ab03      	add	r3, sp, #12
 800bd28:	9300      	str	r3, [sp, #0]
 800bd2a:	462a      	mov	r2, r5
 800bd2c:	4b12      	ldr	r3, [pc, #72]	@ (800bd78 <_vfiprintf_r+0x228>)
 800bd2e:	a904      	add	r1, sp, #16
 800bd30:	4630      	mov	r0, r6
 800bd32:	f7fd fbd9 	bl	80094e8 <_printf_float>
 800bd36:	4607      	mov	r7, r0
 800bd38:	1c78      	adds	r0, r7, #1
 800bd3a:	d1d6      	bne.n	800bcea <_vfiprintf_r+0x19a>
 800bd3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd3e:	07d9      	lsls	r1, r3, #31
 800bd40:	d405      	bmi.n	800bd4e <_vfiprintf_r+0x1fe>
 800bd42:	89ab      	ldrh	r3, [r5, #12]
 800bd44:	059a      	lsls	r2, r3, #22
 800bd46:	d402      	bmi.n	800bd4e <_vfiprintf_r+0x1fe>
 800bd48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd4a:	f7fe f929 	bl	8009fa0 <__retarget_lock_release_recursive>
 800bd4e:	89ab      	ldrh	r3, [r5, #12]
 800bd50:	065b      	lsls	r3, r3, #25
 800bd52:	f53f af1f 	bmi.w	800bb94 <_vfiprintf_r+0x44>
 800bd56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd58:	e71e      	b.n	800bb98 <_vfiprintf_r+0x48>
 800bd5a:	ab03      	add	r3, sp, #12
 800bd5c:	9300      	str	r3, [sp, #0]
 800bd5e:	462a      	mov	r2, r5
 800bd60:	4b05      	ldr	r3, [pc, #20]	@ (800bd78 <_vfiprintf_r+0x228>)
 800bd62:	a904      	add	r1, sp, #16
 800bd64:	4630      	mov	r0, r6
 800bd66:	f7fd fe57 	bl	8009a18 <_printf_i>
 800bd6a:	e7e4      	b.n	800bd36 <_vfiprintf_r+0x1e6>
 800bd6c:	0800d658 	.word	0x0800d658
 800bd70:	0800d662 	.word	0x0800d662
 800bd74:	080094e9 	.word	0x080094e9
 800bd78:	0800bb2d 	.word	0x0800bb2d
 800bd7c:	0800d65e 	.word	0x0800d65e

0800bd80 <__swbuf_r>:
 800bd80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd82:	460e      	mov	r6, r1
 800bd84:	4614      	mov	r4, r2
 800bd86:	4605      	mov	r5, r0
 800bd88:	b118      	cbz	r0, 800bd92 <__swbuf_r+0x12>
 800bd8a:	6a03      	ldr	r3, [r0, #32]
 800bd8c:	b90b      	cbnz	r3, 800bd92 <__swbuf_r+0x12>
 800bd8e:	f7fd ffef 	bl	8009d70 <__sinit>
 800bd92:	69a3      	ldr	r3, [r4, #24]
 800bd94:	60a3      	str	r3, [r4, #8]
 800bd96:	89a3      	ldrh	r3, [r4, #12]
 800bd98:	071a      	lsls	r2, r3, #28
 800bd9a:	d501      	bpl.n	800bda0 <__swbuf_r+0x20>
 800bd9c:	6923      	ldr	r3, [r4, #16]
 800bd9e:	b943      	cbnz	r3, 800bdb2 <__swbuf_r+0x32>
 800bda0:	4621      	mov	r1, r4
 800bda2:	4628      	mov	r0, r5
 800bda4:	f000 f82a 	bl	800bdfc <__swsetup_r>
 800bda8:	b118      	cbz	r0, 800bdb2 <__swbuf_r+0x32>
 800bdaa:	f04f 37ff 	mov.w	r7, #4294967295
 800bdae:	4638      	mov	r0, r7
 800bdb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdb2:	6823      	ldr	r3, [r4, #0]
 800bdb4:	6922      	ldr	r2, [r4, #16]
 800bdb6:	1a98      	subs	r0, r3, r2
 800bdb8:	6963      	ldr	r3, [r4, #20]
 800bdba:	b2f6      	uxtb	r6, r6
 800bdbc:	4283      	cmp	r3, r0
 800bdbe:	4637      	mov	r7, r6
 800bdc0:	dc05      	bgt.n	800bdce <__swbuf_r+0x4e>
 800bdc2:	4621      	mov	r1, r4
 800bdc4:	4628      	mov	r0, r5
 800bdc6:	f7ff fd99 	bl	800b8fc <_fflush_r>
 800bdca:	2800      	cmp	r0, #0
 800bdcc:	d1ed      	bne.n	800bdaa <__swbuf_r+0x2a>
 800bdce:	68a3      	ldr	r3, [r4, #8]
 800bdd0:	3b01      	subs	r3, #1
 800bdd2:	60a3      	str	r3, [r4, #8]
 800bdd4:	6823      	ldr	r3, [r4, #0]
 800bdd6:	1c5a      	adds	r2, r3, #1
 800bdd8:	6022      	str	r2, [r4, #0]
 800bdda:	701e      	strb	r6, [r3, #0]
 800bddc:	6962      	ldr	r2, [r4, #20]
 800bdde:	1c43      	adds	r3, r0, #1
 800bde0:	429a      	cmp	r2, r3
 800bde2:	d004      	beq.n	800bdee <__swbuf_r+0x6e>
 800bde4:	89a3      	ldrh	r3, [r4, #12]
 800bde6:	07db      	lsls	r3, r3, #31
 800bde8:	d5e1      	bpl.n	800bdae <__swbuf_r+0x2e>
 800bdea:	2e0a      	cmp	r6, #10
 800bdec:	d1df      	bne.n	800bdae <__swbuf_r+0x2e>
 800bdee:	4621      	mov	r1, r4
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	f7ff fd83 	bl	800b8fc <_fflush_r>
 800bdf6:	2800      	cmp	r0, #0
 800bdf8:	d0d9      	beq.n	800bdae <__swbuf_r+0x2e>
 800bdfa:	e7d6      	b.n	800bdaa <__swbuf_r+0x2a>

0800bdfc <__swsetup_r>:
 800bdfc:	b538      	push	{r3, r4, r5, lr}
 800bdfe:	4b29      	ldr	r3, [pc, #164]	@ (800bea4 <__swsetup_r+0xa8>)
 800be00:	4605      	mov	r5, r0
 800be02:	6818      	ldr	r0, [r3, #0]
 800be04:	460c      	mov	r4, r1
 800be06:	b118      	cbz	r0, 800be10 <__swsetup_r+0x14>
 800be08:	6a03      	ldr	r3, [r0, #32]
 800be0a:	b90b      	cbnz	r3, 800be10 <__swsetup_r+0x14>
 800be0c:	f7fd ffb0 	bl	8009d70 <__sinit>
 800be10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be14:	0719      	lsls	r1, r3, #28
 800be16:	d422      	bmi.n	800be5e <__swsetup_r+0x62>
 800be18:	06da      	lsls	r2, r3, #27
 800be1a:	d407      	bmi.n	800be2c <__swsetup_r+0x30>
 800be1c:	2209      	movs	r2, #9
 800be1e:	602a      	str	r2, [r5, #0]
 800be20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be24:	81a3      	strh	r3, [r4, #12]
 800be26:	f04f 30ff 	mov.w	r0, #4294967295
 800be2a:	e033      	b.n	800be94 <__swsetup_r+0x98>
 800be2c:	0758      	lsls	r0, r3, #29
 800be2e:	d512      	bpl.n	800be56 <__swsetup_r+0x5a>
 800be30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be32:	b141      	cbz	r1, 800be46 <__swsetup_r+0x4a>
 800be34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be38:	4299      	cmp	r1, r3
 800be3a:	d002      	beq.n	800be42 <__swsetup_r+0x46>
 800be3c:	4628      	mov	r0, r5
 800be3e:	f7fe feff 	bl	800ac40 <_free_r>
 800be42:	2300      	movs	r3, #0
 800be44:	6363      	str	r3, [r4, #52]	@ 0x34
 800be46:	89a3      	ldrh	r3, [r4, #12]
 800be48:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800be4c:	81a3      	strh	r3, [r4, #12]
 800be4e:	2300      	movs	r3, #0
 800be50:	6063      	str	r3, [r4, #4]
 800be52:	6923      	ldr	r3, [r4, #16]
 800be54:	6023      	str	r3, [r4, #0]
 800be56:	89a3      	ldrh	r3, [r4, #12]
 800be58:	f043 0308 	orr.w	r3, r3, #8
 800be5c:	81a3      	strh	r3, [r4, #12]
 800be5e:	6923      	ldr	r3, [r4, #16]
 800be60:	b94b      	cbnz	r3, 800be76 <__swsetup_r+0x7a>
 800be62:	89a3      	ldrh	r3, [r4, #12]
 800be64:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800be68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be6c:	d003      	beq.n	800be76 <__swsetup_r+0x7a>
 800be6e:	4621      	mov	r1, r4
 800be70:	4628      	mov	r0, r5
 800be72:	f000 f883 	bl	800bf7c <__smakebuf_r>
 800be76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be7a:	f013 0201 	ands.w	r2, r3, #1
 800be7e:	d00a      	beq.n	800be96 <__swsetup_r+0x9a>
 800be80:	2200      	movs	r2, #0
 800be82:	60a2      	str	r2, [r4, #8]
 800be84:	6962      	ldr	r2, [r4, #20]
 800be86:	4252      	negs	r2, r2
 800be88:	61a2      	str	r2, [r4, #24]
 800be8a:	6922      	ldr	r2, [r4, #16]
 800be8c:	b942      	cbnz	r2, 800bea0 <__swsetup_r+0xa4>
 800be8e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800be92:	d1c5      	bne.n	800be20 <__swsetup_r+0x24>
 800be94:	bd38      	pop	{r3, r4, r5, pc}
 800be96:	0799      	lsls	r1, r3, #30
 800be98:	bf58      	it	pl
 800be9a:	6962      	ldrpl	r2, [r4, #20]
 800be9c:	60a2      	str	r2, [r4, #8]
 800be9e:	e7f4      	b.n	800be8a <__swsetup_r+0x8e>
 800bea0:	2000      	movs	r0, #0
 800bea2:	e7f7      	b.n	800be94 <__swsetup_r+0x98>
 800bea4:	20000048 	.word	0x20000048

0800bea8 <_raise_r>:
 800bea8:	291f      	cmp	r1, #31
 800beaa:	b538      	push	{r3, r4, r5, lr}
 800beac:	4605      	mov	r5, r0
 800beae:	460c      	mov	r4, r1
 800beb0:	d904      	bls.n	800bebc <_raise_r+0x14>
 800beb2:	2316      	movs	r3, #22
 800beb4:	6003      	str	r3, [r0, #0]
 800beb6:	f04f 30ff 	mov.w	r0, #4294967295
 800beba:	bd38      	pop	{r3, r4, r5, pc}
 800bebc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bebe:	b112      	cbz	r2, 800bec6 <_raise_r+0x1e>
 800bec0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bec4:	b94b      	cbnz	r3, 800beda <_raise_r+0x32>
 800bec6:	4628      	mov	r0, r5
 800bec8:	f000 f830 	bl	800bf2c <_getpid_r>
 800becc:	4622      	mov	r2, r4
 800bece:	4601      	mov	r1, r0
 800bed0:	4628      	mov	r0, r5
 800bed2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bed6:	f000 b817 	b.w	800bf08 <_kill_r>
 800beda:	2b01      	cmp	r3, #1
 800bedc:	d00a      	beq.n	800bef4 <_raise_r+0x4c>
 800bede:	1c59      	adds	r1, r3, #1
 800bee0:	d103      	bne.n	800beea <_raise_r+0x42>
 800bee2:	2316      	movs	r3, #22
 800bee4:	6003      	str	r3, [r0, #0]
 800bee6:	2001      	movs	r0, #1
 800bee8:	e7e7      	b.n	800beba <_raise_r+0x12>
 800beea:	2100      	movs	r1, #0
 800beec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bef0:	4620      	mov	r0, r4
 800bef2:	4798      	blx	r3
 800bef4:	2000      	movs	r0, #0
 800bef6:	e7e0      	b.n	800beba <_raise_r+0x12>

0800bef8 <raise>:
 800bef8:	4b02      	ldr	r3, [pc, #8]	@ (800bf04 <raise+0xc>)
 800befa:	4601      	mov	r1, r0
 800befc:	6818      	ldr	r0, [r3, #0]
 800befe:	f7ff bfd3 	b.w	800bea8 <_raise_r>
 800bf02:	bf00      	nop
 800bf04:	20000048 	.word	0x20000048

0800bf08 <_kill_r>:
 800bf08:	b538      	push	{r3, r4, r5, lr}
 800bf0a:	4d07      	ldr	r5, [pc, #28]	@ (800bf28 <_kill_r+0x20>)
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	4604      	mov	r4, r0
 800bf10:	4608      	mov	r0, r1
 800bf12:	4611      	mov	r1, r2
 800bf14:	602b      	str	r3, [r5, #0]
 800bf16:	f7f7 fd41 	bl	800399c <_kill>
 800bf1a:	1c43      	adds	r3, r0, #1
 800bf1c:	d102      	bne.n	800bf24 <_kill_r+0x1c>
 800bf1e:	682b      	ldr	r3, [r5, #0]
 800bf20:	b103      	cbz	r3, 800bf24 <_kill_r+0x1c>
 800bf22:	6023      	str	r3, [r4, #0]
 800bf24:	bd38      	pop	{r3, r4, r5, pc}
 800bf26:	bf00      	nop
 800bf28:	200007b0 	.word	0x200007b0

0800bf2c <_getpid_r>:
 800bf2c:	f7f7 bd2e 	b.w	800398c <_getpid>

0800bf30 <__swhatbuf_r>:
 800bf30:	b570      	push	{r4, r5, r6, lr}
 800bf32:	460c      	mov	r4, r1
 800bf34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf38:	2900      	cmp	r1, #0
 800bf3a:	b096      	sub	sp, #88	@ 0x58
 800bf3c:	4615      	mov	r5, r2
 800bf3e:	461e      	mov	r6, r3
 800bf40:	da0d      	bge.n	800bf5e <__swhatbuf_r+0x2e>
 800bf42:	89a3      	ldrh	r3, [r4, #12]
 800bf44:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bf48:	f04f 0100 	mov.w	r1, #0
 800bf4c:	bf14      	ite	ne
 800bf4e:	2340      	movne	r3, #64	@ 0x40
 800bf50:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf54:	2000      	movs	r0, #0
 800bf56:	6031      	str	r1, [r6, #0]
 800bf58:	602b      	str	r3, [r5, #0]
 800bf5a:	b016      	add	sp, #88	@ 0x58
 800bf5c:	bd70      	pop	{r4, r5, r6, pc}
 800bf5e:	466a      	mov	r2, sp
 800bf60:	f000 f848 	bl	800bff4 <_fstat_r>
 800bf64:	2800      	cmp	r0, #0
 800bf66:	dbec      	blt.n	800bf42 <__swhatbuf_r+0x12>
 800bf68:	9901      	ldr	r1, [sp, #4]
 800bf6a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bf6e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bf72:	4259      	negs	r1, r3
 800bf74:	4159      	adcs	r1, r3
 800bf76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf7a:	e7eb      	b.n	800bf54 <__swhatbuf_r+0x24>

0800bf7c <__smakebuf_r>:
 800bf7c:	898b      	ldrh	r3, [r1, #12]
 800bf7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf80:	079d      	lsls	r5, r3, #30
 800bf82:	4606      	mov	r6, r0
 800bf84:	460c      	mov	r4, r1
 800bf86:	d507      	bpl.n	800bf98 <__smakebuf_r+0x1c>
 800bf88:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bf8c:	6023      	str	r3, [r4, #0]
 800bf8e:	6123      	str	r3, [r4, #16]
 800bf90:	2301      	movs	r3, #1
 800bf92:	6163      	str	r3, [r4, #20]
 800bf94:	b003      	add	sp, #12
 800bf96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf98:	ab01      	add	r3, sp, #4
 800bf9a:	466a      	mov	r2, sp
 800bf9c:	f7ff ffc8 	bl	800bf30 <__swhatbuf_r>
 800bfa0:	9f00      	ldr	r7, [sp, #0]
 800bfa2:	4605      	mov	r5, r0
 800bfa4:	4639      	mov	r1, r7
 800bfa6:	4630      	mov	r0, r6
 800bfa8:	f7fe febe 	bl	800ad28 <_malloc_r>
 800bfac:	b948      	cbnz	r0, 800bfc2 <__smakebuf_r+0x46>
 800bfae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfb2:	059a      	lsls	r2, r3, #22
 800bfb4:	d4ee      	bmi.n	800bf94 <__smakebuf_r+0x18>
 800bfb6:	f023 0303 	bic.w	r3, r3, #3
 800bfba:	f043 0302 	orr.w	r3, r3, #2
 800bfbe:	81a3      	strh	r3, [r4, #12]
 800bfc0:	e7e2      	b.n	800bf88 <__smakebuf_r+0xc>
 800bfc2:	89a3      	ldrh	r3, [r4, #12]
 800bfc4:	6020      	str	r0, [r4, #0]
 800bfc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfca:	81a3      	strh	r3, [r4, #12]
 800bfcc:	9b01      	ldr	r3, [sp, #4]
 800bfce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bfd2:	b15b      	cbz	r3, 800bfec <__smakebuf_r+0x70>
 800bfd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfd8:	4630      	mov	r0, r6
 800bfda:	f000 f81d 	bl	800c018 <_isatty_r>
 800bfde:	b128      	cbz	r0, 800bfec <__smakebuf_r+0x70>
 800bfe0:	89a3      	ldrh	r3, [r4, #12]
 800bfe2:	f023 0303 	bic.w	r3, r3, #3
 800bfe6:	f043 0301 	orr.w	r3, r3, #1
 800bfea:	81a3      	strh	r3, [r4, #12]
 800bfec:	89a3      	ldrh	r3, [r4, #12]
 800bfee:	431d      	orrs	r5, r3
 800bff0:	81a5      	strh	r5, [r4, #12]
 800bff2:	e7cf      	b.n	800bf94 <__smakebuf_r+0x18>

0800bff4 <_fstat_r>:
 800bff4:	b538      	push	{r3, r4, r5, lr}
 800bff6:	4d07      	ldr	r5, [pc, #28]	@ (800c014 <_fstat_r+0x20>)
 800bff8:	2300      	movs	r3, #0
 800bffa:	4604      	mov	r4, r0
 800bffc:	4608      	mov	r0, r1
 800bffe:	4611      	mov	r1, r2
 800c000:	602b      	str	r3, [r5, #0]
 800c002:	f7f7 fd2b 	bl	8003a5c <_fstat>
 800c006:	1c43      	adds	r3, r0, #1
 800c008:	d102      	bne.n	800c010 <_fstat_r+0x1c>
 800c00a:	682b      	ldr	r3, [r5, #0]
 800c00c:	b103      	cbz	r3, 800c010 <_fstat_r+0x1c>
 800c00e:	6023      	str	r3, [r4, #0]
 800c010:	bd38      	pop	{r3, r4, r5, pc}
 800c012:	bf00      	nop
 800c014:	200007b0 	.word	0x200007b0

0800c018 <_isatty_r>:
 800c018:	b538      	push	{r3, r4, r5, lr}
 800c01a:	4d06      	ldr	r5, [pc, #24]	@ (800c034 <_isatty_r+0x1c>)
 800c01c:	2300      	movs	r3, #0
 800c01e:	4604      	mov	r4, r0
 800c020:	4608      	mov	r0, r1
 800c022:	602b      	str	r3, [r5, #0]
 800c024:	f7f7 fd2a 	bl	8003a7c <_isatty>
 800c028:	1c43      	adds	r3, r0, #1
 800c02a:	d102      	bne.n	800c032 <_isatty_r+0x1a>
 800c02c:	682b      	ldr	r3, [r5, #0]
 800c02e:	b103      	cbz	r3, 800c032 <_isatty_r+0x1a>
 800c030:	6023      	str	r3, [r4, #0]
 800c032:	bd38      	pop	{r3, r4, r5, pc}
 800c034:	200007b0 	.word	0x200007b0

0800c038 <sqrt>:
 800c038:	b538      	push	{r3, r4, r5, lr}
 800c03a:	ed2d 8b02 	vpush	{d8}
 800c03e:	ec55 4b10 	vmov	r4, r5, d0
 800c042:	f000 f923 	bl	800c28c <__ieee754_sqrt>
 800c046:	4622      	mov	r2, r4
 800c048:	462b      	mov	r3, r5
 800c04a:	4620      	mov	r0, r4
 800c04c:	4629      	mov	r1, r5
 800c04e:	eeb0 8a40 	vmov.f32	s16, s0
 800c052:	eef0 8a60 	vmov.f32	s17, s1
 800c056:	f7f4 fd89 	bl	8000b6c <__aeabi_dcmpun>
 800c05a:	b990      	cbnz	r0, 800c082 <sqrt+0x4a>
 800c05c:	2200      	movs	r2, #0
 800c05e:	2300      	movs	r3, #0
 800c060:	4620      	mov	r0, r4
 800c062:	4629      	mov	r1, r5
 800c064:	f7f4 fd5a 	bl	8000b1c <__aeabi_dcmplt>
 800c068:	b158      	cbz	r0, 800c082 <sqrt+0x4a>
 800c06a:	f7fd ff6d 	bl	8009f48 <__errno>
 800c06e:	2321      	movs	r3, #33	@ 0x21
 800c070:	6003      	str	r3, [r0, #0]
 800c072:	2200      	movs	r2, #0
 800c074:	2300      	movs	r3, #0
 800c076:	4610      	mov	r0, r2
 800c078:	4619      	mov	r1, r3
 800c07a:	f7f4 fc07 	bl	800088c <__aeabi_ddiv>
 800c07e:	ec41 0b18 	vmov	d8, r0, r1
 800c082:	eeb0 0a48 	vmov.f32	s0, s16
 800c086:	eef0 0a68 	vmov.f32	s1, s17
 800c08a:	ecbd 8b02 	vpop	{d8}
 800c08e:	bd38      	pop	{r3, r4, r5, pc}

0800c090 <cos>:
 800c090:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c092:	ec53 2b10 	vmov	r2, r3, d0
 800c096:	4826      	ldr	r0, [pc, #152]	@ (800c130 <cos+0xa0>)
 800c098:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c09c:	4281      	cmp	r1, r0
 800c09e:	d806      	bhi.n	800c0ae <cos+0x1e>
 800c0a0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800c128 <cos+0x98>
 800c0a4:	b005      	add	sp, #20
 800c0a6:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0aa:	f000 b9c9 	b.w	800c440 <__kernel_cos>
 800c0ae:	4821      	ldr	r0, [pc, #132]	@ (800c134 <cos+0xa4>)
 800c0b0:	4281      	cmp	r1, r0
 800c0b2:	d908      	bls.n	800c0c6 <cos+0x36>
 800c0b4:	4610      	mov	r0, r2
 800c0b6:	4619      	mov	r1, r3
 800c0b8:	f7f4 f906 	bl	80002c8 <__aeabi_dsub>
 800c0bc:	ec41 0b10 	vmov	d0, r0, r1
 800c0c0:	b005      	add	sp, #20
 800c0c2:	f85d fb04 	ldr.w	pc, [sp], #4
 800c0c6:	4668      	mov	r0, sp
 800c0c8:	f000 fb3e 	bl	800c748 <__ieee754_rem_pio2>
 800c0cc:	f000 0003 	and.w	r0, r0, #3
 800c0d0:	2801      	cmp	r0, #1
 800c0d2:	d00b      	beq.n	800c0ec <cos+0x5c>
 800c0d4:	2802      	cmp	r0, #2
 800c0d6:	d015      	beq.n	800c104 <cos+0x74>
 800c0d8:	b9d8      	cbnz	r0, 800c112 <cos+0x82>
 800c0da:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c0de:	ed9d 0b00 	vldr	d0, [sp]
 800c0e2:	f000 f9ad 	bl	800c440 <__kernel_cos>
 800c0e6:	ec51 0b10 	vmov	r0, r1, d0
 800c0ea:	e7e7      	b.n	800c0bc <cos+0x2c>
 800c0ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c0f0:	ed9d 0b00 	vldr	d0, [sp]
 800c0f4:	f000 fa6c 	bl	800c5d0 <__kernel_sin>
 800c0f8:	ec53 2b10 	vmov	r2, r3, d0
 800c0fc:	4610      	mov	r0, r2
 800c0fe:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c102:	e7db      	b.n	800c0bc <cos+0x2c>
 800c104:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c108:	ed9d 0b00 	vldr	d0, [sp]
 800c10c:	f000 f998 	bl	800c440 <__kernel_cos>
 800c110:	e7f2      	b.n	800c0f8 <cos+0x68>
 800c112:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c116:	ed9d 0b00 	vldr	d0, [sp]
 800c11a:	2001      	movs	r0, #1
 800c11c:	f000 fa58 	bl	800c5d0 <__kernel_sin>
 800c120:	e7e1      	b.n	800c0e6 <cos+0x56>
 800c122:	bf00      	nop
 800c124:	f3af 8000 	nop.w
	...
 800c130:	3fe921fb 	.word	0x3fe921fb
 800c134:	7fefffff 	.word	0x7fefffff

0800c138 <sin>:
 800c138:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c13a:	ec53 2b10 	vmov	r2, r3, d0
 800c13e:	4826      	ldr	r0, [pc, #152]	@ (800c1d8 <sin+0xa0>)
 800c140:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c144:	4281      	cmp	r1, r0
 800c146:	d807      	bhi.n	800c158 <sin+0x20>
 800c148:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800c1d0 <sin+0x98>
 800c14c:	2000      	movs	r0, #0
 800c14e:	b005      	add	sp, #20
 800c150:	f85d eb04 	ldr.w	lr, [sp], #4
 800c154:	f000 ba3c 	b.w	800c5d0 <__kernel_sin>
 800c158:	4820      	ldr	r0, [pc, #128]	@ (800c1dc <sin+0xa4>)
 800c15a:	4281      	cmp	r1, r0
 800c15c:	d908      	bls.n	800c170 <sin+0x38>
 800c15e:	4610      	mov	r0, r2
 800c160:	4619      	mov	r1, r3
 800c162:	f7f4 f8b1 	bl	80002c8 <__aeabi_dsub>
 800c166:	ec41 0b10 	vmov	d0, r0, r1
 800c16a:	b005      	add	sp, #20
 800c16c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c170:	4668      	mov	r0, sp
 800c172:	f000 fae9 	bl	800c748 <__ieee754_rem_pio2>
 800c176:	f000 0003 	and.w	r0, r0, #3
 800c17a:	2801      	cmp	r0, #1
 800c17c:	d00c      	beq.n	800c198 <sin+0x60>
 800c17e:	2802      	cmp	r0, #2
 800c180:	d011      	beq.n	800c1a6 <sin+0x6e>
 800c182:	b9e8      	cbnz	r0, 800c1c0 <sin+0x88>
 800c184:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c188:	ed9d 0b00 	vldr	d0, [sp]
 800c18c:	2001      	movs	r0, #1
 800c18e:	f000 fa1f 	bl	800c5d0 <__kernel_sin>
 800c192:	ec51 0b10 	vmov	r0, r1, d0
 800c196:	e7e6      	b.n	800c166 <sin+0x2e>
 800c198:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c19c:	ed9d 0b00 	vldr	d0, [sp]
 800c1a0:	f000 f94e 	bl	800c440 <__kernel_cos>
 800c1a4:	e7f5      	b.n	800c192 <sin+0x5a>
 800c1a6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c1aa:	ed9d 0b00 	vldr	d0, [sp]
 800c1ae:	2001      	movs	r0, #1
 800c1b0:	f000 fa0e 	bl	800c5d0 <__kernel_sin>
 800c1b4:	ec53 2b10 	vmov	r2, r3, d0
 800c1b8:	4610      	mov	r0, r2
 800c1ba:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c1be:	e7d2      	b.n	800c166 <sin+0x2e>
 800c1c0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c1c4:	ed9d 0b00 	vldr	d0, [sp]
 800c1c8:	f000 f93a 	bl	800c440 <__kernel_cos>
 800c1cc:	e7f2      	b.n	800c1b4 <sin+0x7c>
 800c1ce:	bf00      	nop
	...
 800c1d8:	3fe921fb 	.word	0x3fe921fb
 800c1dc:	7fefffff 	.word	0x7fefffff

0800c1e0 <fmaxf>:
 800c1e0:	b508      	push	{r3, lr}
 800c1e2:	ed2d 8b02 	vpush	{d8}
 800c1e6:	eeb0 8a40 	vmov.f32	s16, s0
 800c1ea:	eef0 8a60 	vmov.f32	s17, s1
 800c1ee:	f000 f831 	bl	800c254 <__fpclassifyf>
 800c1f2:	b930      	cbnz	r0, 800c202 <fmaxf+0x22>
 800c1f4:	eeb0 8a68 	vmov.f32	s16, s17
 800c1f8:	eeb0 0a48 	vmov.f32	s0, s16
 800c1fc:	ecbd 8b02 	vpop	{d8}
 800c200:	bd08      	pop	{r3, pc}
 800c202:	eeb0 0a68 	vmov.f32	s0, s17
 800c206:	f000 f825 	bl	800c254 <__fpclassifyf>
 800c20a:	2800      	cmp	r0, #0
 800c20c:	d0f4      	beq.n	800c1f8 <fmaxf+0x18>
 800c20e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c216:	dded      	ble.n	800c1f4 <fmaxf+0x14>
 800c218:	e7ee      	b.n	800c1f8 <fmaxf+0x18>

0800c21a <fminf>:
 800c21a:	b508      	push	{r3, lr}
 800c21c:	ed2d 8b02 	vpush	{d8}
 800c220:	eeb0 8a40 	vmov.f32	s16, s0
 800c224:	eef0 8a60 	vmov.f32	s17, s1
 800c228:	f000 f814 	bl	800c254 <__fpclassifyf>
 800c22c:	b930      	cbnz	r0, 800c23c <fminf+0x22>
 800c22e:	eeb0 8a68 	vmov.f32	s16, s17
 800c232:	eeb0 0a48 	vmov.f32	s0, s16
 800c236:	ecbd 8b02 	vpop	{d8}
 800c23a:	bd08      	pop	{r3, pc}
 800c23c:	eeb0 0a68 	vmov.f32	s0, s17
 800c240:	f000 f808 	bl	800c254 <__fpclassifyf>
 800c244:	2800      	cmp	r0, #0
 800c246:	d0f4      	beq.n	800c232 <fminf+0x18>
 800c248:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c24c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c250:	d5ed      	bpl.n	800c22e <fminf+0x14>
 800c252:	e7ee      	b.n	800c232 <fminf+0x18>

0800c254 <__fpclassifyf>:
 800c254:	ee10 3a10 	vmov	r3, s0
 800c258:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800c25c:	d00d      	beq.n	800c27a <__fpclassifyf+0x26>
 800c25e:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800c262:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800c266:	d30a      	bcc.n	800c27e <__fpclassifyf+0x2a>
 800c268:	4b07      	ldr	r3, [pc, #28]	@ (800c288 <__fpclassifyf+0x34>)
 800c26a:	1e42      	subs	r2, r0, #1
 800c26c:	429a      	cmp	r2, r3
 800c26e:	d908      	bls.n	800c282 <__fpclassifyf+0x2e>
 800c270:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800c274:	4258      	negs	r0, r3
 800c276:	4158      	adcs	r0, r3
 800c278:	4770      	bx	lr
 800c27a:	2002      	movs	r0, #2
 800c27c:	4770      	bx	lr
 800c27e:	2004      	movs	r0, #4
 800c280:	4770      	bx	lr
 800c282:	2003      	movs	r0, #3
 800c284:	4770      	bx	lr
 800c286:	bf00      	nop
 800c288:	007ffffe 	.word	0x007ffffe

0800c28c <__ieee754_sqrt>:
 800c28c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c290:	4a68      	ldr	r2, [pc, #416]	@ (800c434 <__ieee754_sqrt+0x1a8>)
 800c292:	ec55 4b10 	vmov	r4, r5, d0
 800c296:	43aa      	bics	r2, r5
 800c298:	462b      	mov	r3, r5
 800c29a:	4621      	mov	r1, r4
 800c29c:	d110      	bne.n	800c2c0 <__ieee754_sqrt+0x34>
 800c29e:	4622      	mov	r2, r4
 800c2a0:	4620      	mov	r0, r4
 800c2a2:	4629      	mov	r1, r5
 800c2a4:	f7f4 f9c8 	bl	8000638 <__aeabi_dmul>
 800c2a8:	4602      	mov	r2, r0
 800c2aa:	460b      	mov	r3, r1
 800c2ac:	4620      	mov	r0, r4
 800c2ae:	4629      	mov	r1, r5
 800c2b0:	f7f4 f80c 	bl	80002cc <__adddf3>
 800c2b4:	4604      	mov	r4, r0
 800c2b6:	460d      	mov	r5, r1
 800c2b8:	ec45 4b10 	vmov	d0, r4, r5
 800c2bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2c0:	2d00      	cmp	r5, #0
 800c2c2:	dc0e      	bgt.n	800c2e2 <__ieee754_sqrt+0x56>
 800c2c4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800c2c8:	4322      	orrs	r2, r4
 800c2ca:	d0f5      	beq.n	800c2b8 <__ieee754_sqrt+0x2c>
 800c2cc:	b19d      	cbz	r5, 800c2f6 <__ieee754_sqrt+0x6a>
 800c2ce:	4622      	mov	r2, r4
 800c2d0:	4620      	mov	r0, r4
 800c2d2:	4629      	mov	r1, r5
 800c2d4:	f7f3 fff8 	bl	80002c8 <__aeabi_dsub>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	460b      	mov	r3, r1
 800c2dc:	f7f4 fad6 	bl	800088c <__aeabi_ddiv>
 800c2e0:	e7e8      	b.n	800c2b4 <__ieee754_sqrt+0x28>
 800c2e2:	152a      	asrs	r2, r5, #20
 800c2e4:	d115      	bne.n	800c312 <__ieee754_sqrt+0x86>
 800c2e6:	2000      	movs	r0, #0
 800c2e8:	e009      	b.n	800c2fe <__ieee754_sqrt+0x72>
 800c2ea:	0acb      	lsrs	r3, r1, #11
 800c2ec:	3a15      	subs	r2, #21
 800c2ee:	0549      	lsls	r1, r1, #21
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d0fa      	beq.n	800c2ea <__ieee754_sqrt+0x5e>
 800c2f4:	e7f7      	b.n	800c2e6 <__ieee754_sqrt+0x5a>
 800c2f6:	462a      	mov	r2, r5
 800c2f8:	e7fa      	b.n	800c2f0 <__ieee754_sqrt+0x64>
 800c2fa:	005b      	lsls	r3, r3, #1
 800c2fc:	3001      	adds	r0, #1
 800c2fe:	02dc      	lsls	r4, r3, #11
 800c300:	d5fb      	bpl.n	800c2fa <__ieee754_sqrt+0x6e>
 800c302:	1e44      	subs	r4, r0, #1
 800c304:	1b12      	subs	r2, r2, r4
 800c306:	f1c0 0420 	rsb	r4, r0, #32
 800c30a:	fa21 f404 	lsr.w	r4, r1, r4
 800c30e:	4323      	orrs	r3, r4
 800c310:	4081      	lsls	r1, r0
 800c312:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c316:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800c31a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c31e:	07d2      	lsls	r2, r2, #31
 800c320:	bf5c      	itt	pl
 800c322:	005b      	lslpl	r3, r3, #1
 800c324:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800c328:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c32c:	bf58      	it	pl
 800c32e:	0049      	lslpl	r1, r1, #1
 800c330:	2600      	movs	r6, #0
 800c332:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800c336:	106d      	asrs	r5, r5, #1
 800c338:	0049      	lsls	r1, r1, #1
 800c33a:	2016      	movs	r0, #22
 800c33c:	4632      	mov	r2, r6
 800c33e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800c342:	1917      	adds	r7, r2, r4
 800c344:	429f      	cmp	r7, r3
 800c346:	bfde      	ittt	le
 800c348:	193a      	addle	r2, r7, r4
 800c34a:	1bdb      	suble	r3, r3, r7
 800c34c:	1936      	addle	r6, r6, r4
 800c34e:	0fcf      	lsrs	r7, r1, #31
 800c350:	3801      	subs	r0, #1
 800c352:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800c356:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c35a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c35e:	d1f0      	bne.n	800c342 <__ieee754_sqrt+0xb6>
 800c360:	4604      	mov	r4, r0
 800c362:	2720      	movs	r7, #32
 800c364:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800c368:	429a      	cmp	r2, r3
 800c36a:	eb00 0e0c 	add.w	lr, r0, ip
 800c36e:	db02      	blt.n	800c376 <__ieee754_sqrt+0xea>
 800c370:	d113      	bne.n	800c39a <__ieee754_sqrt+0x10e>
 800c372:	458e      	cmp	lr, r1
 800c374:	d811      	bhi.n	800c39a <__ieee754_sqrt+0x10e>
 800c376:	f1be 0f00 	cmp.w	lr, #0
 800c37a:	eb0e 000c 	add.w	r0, lr, ip
 800c37e:	da42      	bge.n	800c406 <__ieee754_sqrt+0x17a>
 800c380:	2800      	cmp	r0, #0
 800c382:	db40      	blt.n	800c406 <__ieee754_sqrt+0x17a>
 800c384:	f102 0801 	add.w	r8, r2, #1
 800c388:	1a9b      	subs	r3, r3, r2
 800c38a:	458e      	cmp	lr, r1
 800c38c:	bf88      	it	hi
 800c38e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c392:	eba1 010e 	sub.w	r1, r1, lr
 800c396:	4464      	add	r4, ip
 800c398:	4642      	mov	r2, r8
 800c39a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800c39e:	3f01      	subs	r7, #1
 800c3a0:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800c3a4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c3a8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800c3ac:	d1dc      	bne.n	800c368 <__ieee754_sqrt+0xdc>
 800c3ae:	4319      	orrs	r1, r3
 800c3b0:	d01b      	beq.n	800c3ea <__ieee754_sqrt+0x15e>
 800c3b2:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800c438 <__ieee754_sqrt+0x1ac>
 800c3b6:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800c43c <__ieee754_sqrt+0x1b0>
 800c3ba:	e9da 0100 	ldrd	r0, r1, [sl]
 800c3be:	e9db 2300 	ldrd	r2, r3, [fp]
 800c3c2:	f7f3 ff81 	bl	80002c8 <__aeabi_dsub>
 800c3c6:	e9da 8900 	ldrd	r8, r9, [sl]
 800c3ca:	4602      	mov	r2, r0
 800c3cc:	460b      	mov	r3, r1
 800c3ce:	4640      	mov	r0, r8
 800c3d0:	4649      	mov	r1, r9
 800c3d2:	f7f4 fbad 	bl	8000b30 <__aeabi_dcmple>
 800c3d6:	b140      	cbz	r0, 800c3ea <__ieee754_sqrt+0x15e>
 800c3d8:	f1b4 3fff 	cmp.w	r4, #4294967295
 800c3dc:	e9da 0100 	ldrd	r0, r1, [sl]
 800c3e0:	e9db 2300 	ldrd	r2, r3, [fp]
 800c3e4:	d111      	bne.n	800c40a <__ieee754_sqrt+0x17e>
 800c3e6:	3601      	adds	r6, #1
 800c3e8:	463c      	mov	r4, r7
 800c3ea:	1072      	asrs	r2, r6, #1
 800c3ec:	0863      	lsrs	r3, r4, #1
 800c3ee:	07f1      	lsls	r1, r6, #31
 800c3f0:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800c3f4:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800c3f8:	bf48      	it	mi
 800c3fa:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800c3fe:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800c402:	4618      	mov	r0, r3
 800c404:	e756      	b.n	800c2b4 <__ieee754_sqrt+0x28>
 800c406:	4690      	mov	r8, r2
 800c408:	e7be      	b.n	800c388 <__ieee754_sqrt+0xfc>
 800c40a:	f7f3 ff5f 	bl	80002cc <__adddf3>
 800c40e:	e9da 8900 	ldrd	r8, r9, [sl]
 800c412:	4602      	mov	r2, r0
 800c414:	460b      	mov	r3, r1
 800c416:	4640      	mov	r0, r8
 800c418:	4649      	mov	r1, r9
 800c41a:	f7f4 fb7f 	bl	8000b1c <__aeabi_dcmplt>
 800c41e:	b120      	cbz	r0, 800c42a <__ieee754_sqrt+0x19e>
 800c420:	1ca0      	adds	r0, r4, #2
 800c422:	bf08      	it	eq
 800c424:	3601      	addeq	r6, #1
 800c426:	3402      	adds	r4, #2
 800c428:	e7df      	b.n	800c3ea <__ieee754_sqrt+0x15e>
 800c42a:	1c63      	adds	r3, r4, #1
 800c42c:	f023 0401 	bic.w	r4, r3, #1
 800c430:	e7db      	b.n	800c3ea <__ieee754_sqrt+0x15e>
 800c432:	bf00      	nop
 800c434:	7ff00000 	.word	0x7ff00000
 800c438:	20000210 	.word	0x20000210
 800c43c:	20000208 	.word	0x20000208

0800c440 <__kernel_cos>:
 800c440:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c444:	ec57 6b10 	vmov	r6, r7, d0
 800c448:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c44c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800c450:	ed8d 1b00 	vstr	d1, [sp]
 800c454:	d206      	bcs.n	800c464 <__kernel_cos+0x24>
 800c456:	4630      	mov	r0, r6
 800c458:	4639      	mov	r1, r7
 800c45a:	f7f4 fb9d 	bl	8000b98 <__aeabi_d2iz>
 800c45e:	2800      	cmp	r0, #0
 800c460:	f000 8088 	beq.w	800c574 <__kernel_cos+0x134>
 800c464:	4632      	mov	r2, r6
 800c466:	463b      	mov	r3, r7
 800c468:	4630      	mov	r0, r6
 800c46a:	4639      	mov	r1, r7
 800c46c:	f7f4 f8e4 	bl	8000638 <__aeabi_dmul>
 800c470:	4b51      	ldr	r3, [pc, #324]	@ (800c5b8 <__kernel_cos+0x178>)
 800c472:	2200      	movs	r2, #0
 800c474:	4604      	mov	r4, r0
 800c476:	460d      	mov	r5, r1
 800c478:	f7f4 f8de 	bl	8000638 <__aeabi_dmul>
 800c47c:	a340      	add	r3, pc, #256	@ (adr r3, 800c580 <__kernel_cos+0x140>)
 800c47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c482:	4682      	mov	sl, r0
 800c484:	468b      	mov	fp, r1
 800c486:	4620      	mov	r0, r4
 800c488:	4629      	mov	r1, r5
 800c48a:	f7f4 f8d5 	bl	8000638 <__aeabi_dmul>
 800c48e:	a33e      	add	r3, pc, #248	@ (adr r3, 800c588 <__kernel_cos+0x148>)
 800c490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c494:	f7f3 ff1a 	bl	80002cc <__adddf3>
 800c498:	4622      	mov	r2, r4
 800c49a:	462b      	mov	r3, r5
 800c49c:	f7f4 f8cc 	bl	8000638 <__aeabi_dmul>
 800c4a0:	a33b      	add	r3, pc, #236	@ (adr r3, 800c590 <__kernel_cos+0x150>)
 800c4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4a6:	f7f3 ff0f 	bl	80002c8 <__aeabi_dsub>
 800c4aa:	4622      	mov	r2, r4
 800c4ac:	462b      	mov	r3, r5
 800c4ae:	f7f4 f8c3 	bl	8000638 <__aeabi_dmul>
 800c4b2:	a339      	add	r3, pc, #228	@ (adr r3, 800c598 <__kernel_cos+0x158>)
 800c4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b8:	f7f3 ff08 	bl	80002cc <__adddf3>
 800c4bc:	4622      	mov	r2, r4
 800c4be:	462b      	mov	r3, r5
 800c4c0:	f7f4 f8ba 	bl	8000638 <__aeabi_dmul>
 800c4c4:	a336      	add	r3, pc, #216	@ (adr r3, 800c5a0 <__kernel_cos+0x160>)
 800c4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ca:	f7f3 fefd 	bl	80002c8 <__aeabi_dsub>
 800c4ce:	4622      	mov	r2, r4
 800c4d0:	462b      	mov	r3, r5
 800c4d2:	f7f4 f8b1 	bl	8000638 <__aeabi_dmul>
 800c4d6:	a334      	add	r3, pc, #208	@ (adr r3, 800c5a8 <__kernel_cos+0x168>)
 800c4d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4dc:	f7f3 fef6 	bl	80002cc <__adddf3>
 800c4e0:	4622      	mov	r2, r4
 800c4e2:	462b      	mov	r3, r5
 800c4e4:	f7f4 f8a8 	bl	8000638 <__aeabi_dmul>
 800c4e8:	4622      	mov	r2, r4
 800c4ea:	462b      	mov	r3, r5
 800c4ec:	f7f4 f8a4 	bl	8000638 <__aeabi_dmul>
 800c4f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c4f4:	4604      	mov	r4, r0
 800c4f6:	460d      	mov	r5, r1
 800c4f8:	4630      	mov	r0, r6
 800c4fa:	4639      	mov	r1, r7
 800c4fc:	f7f4 f89c 	bl	8000638 <__aeabi_dmul>
 800c500:	460b      	mov	r3, r1
 800c502:	4602      	mov	r2, r0
 800c504:	4629      	mov	r1, r5
 800c506:	4620      	mov	r0, r4
 800c508:	f7f3 fede 	bl	80002c8 <__aeabi_dsub>
 800c50c:	4b2b      	ldr	r3, [pc, #172]	@ (800c5bc <__kernel_cos+0x17c>)
 800c50e:	4598      	cmp	r8, r3
 800c510:	4606      	mov	r6, r0
 800c512:	460f      	mov	r7, r1
 800c514:	d810      	bhi.n	800c538 <__kernel_cos+0xf8>
 800c516:	4602      	mov	r2, r0
 800c518:	460b      	mov	r3, r1
 800c51a:	4650      	mov	r0, sl
 800c51c:	4659      	mov	r1, fp
 800c51e:	f7f3 fed3 	bl	80002c8 <__aeabi_dsub>
 800c522:	460b      	mov	r3, r1
 800c524:	4926      	ldr	r1, [pc, #152]	@ (800c5c0 <__kernel_cos+0x180>)
 800c526:	4602      	mov	r2, r0
 800c528:	2000      	movs	r0, #0
 800c52a:	f7f3 fecd 	bl	80002c8 <__aeabi_dsub>
 800c52e:	ec41 0b10 	vmov	d0, r0, r1
 800c532:	b003      	add	sp, #12
 800c534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c538:	4b22      	ldr	r3, [pc, #136]	@ (800c5c4 <__kernel_cos+0x184>)
 800c53a:	4921      	ldr	r1, [pc, #132]	@ (800c5c0 <__kernel_cos+0x180>)
 800c53c:	4598      	cmp	r8, r3
 800c53e:	bf8c      	ite	hi
 800c540:	4d21      	ldrhi	r5, [pc, #132]	@ (800c5c8 <__kernel_cos+0x188>)
 800c542:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800c546:	2400      	movs	r4, #0
 800c548:	4622      	mov	r2, r4
 800c54a:	462b      	mov	r3, r5
 800c54c:	2000      	movs	r0, #0
 800c54e:	f7f3 febb 	bl	80002c8 <__aeabi_dsub>
 800c552:	4622      	mov	r2, r4
 800c554:	4680      	mov	r8, r0
 800c556:	4689      	mov	r9, r1
 800c558:	462b      	mov	r3, r5
 800c55a:	4650      	mov	r0, sl
 800c55c:	4659      	mov	r1, fp
 800c55e:	f7f3 feb3 	bl	80002c8 <__aeabi_dsub>
 800c562:	4632      	mov	r2, r6
 800c564:	463b      	mov	r3, r7
 800c566:	f7f3 feaf 	bl	80002c8 <__aeabi_dsub>
 800c56a:	4602      	mov	r2, r0
 800c56c:	460b      	mov	r3, r1
 800c56e:	4640      	mov	r0, r8
 800c570:	4649      	mov	r1, r9
 800c572:	e7da      	b.n	800c52a <__kernel_cos+0xea>
 800c574:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800c5b0 <__kernel_cos+0x170>
 800c578:	e7db      	b.n	800c532 <__kernel_cos+0xf2>
 800c57a:	bf00      	nop
 800c57c:	f3af 8000 	nop.w
 800c580:	be8838d4 	.word	0xbe8838d4
 800c584:	bda8fae9 	.word	0xbda8fae9
 800c588:	bdb4b1c4 	.word	0xbdb4b1c4
 800c58c:	3e21ee9e 	.word	0x3e21ee9e
 800c590:	809c52ad 	.word	0x809c52ad
 800c594:	3e927e4f 	.word	0x3e927e4f
 800c598:	19cb1590 	.word	0x19cb1590
 800c59c:	3efa01a0 	.word	0x3efa01a0
 800c5a0:	16c15177 	.word	0x16c15177
 800c5a4:	3f56c16c 	.word	0x3f56c16c
 800c5a8:	5555554c 	.word	0x5555554c
 800c5ac:	3fa55555 	.word	0x3fa55555
 800c5b0:	00000000 	.word	0x00000000
 800c5b4:	3ff00000 	.word	0x3ff00000
 800c5b8:	3fe00000 	.word	0x3fe00000
 800c5bc:	3fd33332 	.word	0x3fd33332
 800c5c0:	3ff00000 	.word	0x3ff00000
 800c5c4:	3fe90000 	.word	0x3fe90000
 800c5c8:	3fd20000 	.word	0x3fd20000
 800c5cc:	00000000 	.word	0x00000000

0800c5d0 <__kernel_sin>:
 800c5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5d4:	ec55 4b10 	vmov	r4, r5, d0
 800c5d8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c5dc:	b085      	sub	sp, #20
 800c5de:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800c5e2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800c5e6:	4680      	mov	r8, r0
 800c5e8:	d205      	bcs.n	800c5f6 <__kernel_sin+0x26>
 800c5ea:	4620      	mov	r0, r4
 800c5ec:	4629      	mov	r1, r5
 800c5ee:	f7f4 fad3 	bl	8000b98 <__aeabi_d2iz>
 800c5f2:	2800      	cmp	r0, #0
 800c5f4:	d052      	beq.n	800c69c <__kernel_sin+0xcc>
 800c5f6:	4622      	mov	r2, r4
 800c5f8:	462b      	mov	r3, r5
 800c5fa:	4620      	mov	r0, r4
 800c5fc:	4629      	mov	r1, r5
 800c5fe:	f7f4 f81b 	bl	8000638 <__aeabi_dmul>
 800c602:	4682      	mov	sl, r0
 800c604:	468b      	mov	fp, r1
 800c606:	4602      	mov	r2, r0
 800c608:	460b      	mov	r3, r1
 800c60a:	4620      	mov	r0, r4
 800c60c:	4629      	mov	r1, r5
 800c60e:	f7f4 f813 	bl	8000638 <__aeabi_dmul>
 800c612:	a342      	add	r3, pc, #264	@ (adr r3, 800c71c <__kernel_sin+0x14c>)
 800c614:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c618:	e9cd 0100 	strd	r0, r1, [sp]
 800c61c:	4650      	mov	r0, sl
 800c61e:	4659      	mov	r1, fp
 800c620:	f7f4 f80a 	bl	8000638 <__aeabi_dmul>
 800c624:	a33f      	add	r3, pc, #252	@ (adr r3, 800c724 <__kernel_sin+0x154>)
 800c626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c62a:	f7f3 fe4d 	bl	80002c8 <__aeabi_dsub>
 800c62e:	4652      	mov	r2, sl
 800c630:	465b      	mov	r3, fp
 800c632:	f7f4 f801 	bl	8000638 <__aeabi_dmul>
 800c636:	a33d      	add	r3, pc, #244	@ (adr r3, 800c72c <__kernel_sin+0x15c>)
 800c638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c63c:	f7f3 fe46 	bl	80002cc <__adddf3>
 800c640:	4652      	mov	r2, sl
 800c642:	465b      	mov	r3, fp
 800c644:	f7f3 fff8 	bl	8000638 <__aeabi_dmul>
 800c648:	a33a      	add	r3, pc, #232	@ (adr r3, 800c734 <__kernel_sin+0x164>)
 800c64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c64e:	f7f3 fe3b 	bl	80002c8 <__aeabi_dsub>
 800c652:	4652      	mov	r2, sl
 800c654:	465b      	mov	r3, fp
 800c656:	f7f3 ffef 	bl	8000638 <__aeabi_dmul>
 800c65a:	a338      	add	r3, pc, #224	@ (adr r3, 800c73c <__kernel_sin+0x16c>)
 800c65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c660:	f7f3 fe34 	bl	80002cc <__adddf3>
 800c664:	4606      	mov	r6, r0
 800c666:	460f      	mov	r7, r1
 800c668:	f1b8 0f00 	cmp.w	r8, #0
 800c66c:	d11b      	bne.n	800c6a6 <__kernel_sin+0xd6>
 800c66e:	4602      	mov	r2, r0
 800c670:	460b      	mov	r3, r1
 800c672:	4650      	mov	r0, sl
 800c674:	4659      	mov	r1, fp
 800c676:	f7f3 ffdf 	bl	8000638 <__aeabi_dmul>
 800c67a:	a325      	add	r3, pc, #148	@ (adr r3, 800c710 <__kernel_sin+0x140>)
 800c67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c680:	f7f3 fe22 	bl	80002c8 <__aeabi_dsub>
 800c684:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c688:	f7f3 ffd6 	bl	8000638 <__aeabi_dmul>
 800c68c:	4602      	mov	r2, r0
 800c68e:	460b      	mov	r3, r1
 800c690:	4620      	mov	r0, r4
 800c692:	4629      	mov	r1, r5
 800c694:	f7f3 fe1a 	bl	80002cc <__adddf3>
 800c698:	4604      	mov	r4, r0
 800c69a:	460d      	mov	r5, r1
 800c69c:	ec45 4b10 	vmov	d0, r4, r5
 800c6a0:	b005      	add	sp, #20
 800c6a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6aa:	4b1b      	ldr	r3, [pc, #108]	@ (800c718 <__kernel_sin+0x148>)
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	f7f3 ffc3 	bl	8000638 <__aeabi_dmul>
 800c6b2:	4632      	mov	r2, r6
 800c6b4:	4680      	mov	r8, r0
 800c6b6:	4689      	mov	r9, r1
 800c6b8:	463b      	mov	r3, r7
 800c6ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c6be:	f7f3 ffbb 	bl	8000638 <__aeabi_dmul>
 800c6c2:	4602      	mov	r2, r0
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	4640      	mov	r0, r8
 800c6c8:	4649      	mov	r1, r9
 800c6ca:	f7f3 fdfd 	bl	80002c8 <__aeabi_dsub>
 800c6ce:	4652      	mov	r2, sl
 800c6d0:	465b      	mov	r3, fp
 800c6d2:	f7f3 ffb1 	bl	8000638 <__aeabi_dmul>
 800c6d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6da:	f7f3 fdf5 	bl	80002c8 <__aeabi_dsub>
 800c6de:	a30c      	add	r3, pc, #48	@ (adr r3, 800c710 <__kernel_sin+0x140>)
 800c6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e4:	4606      	mov	r6, r0
 800c6e6:	460f      	mov	r7, r1
 800c6e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c6ec:	f7f3 ffa4 	bl	8000638 <__aeabi_dmul>
 800c6f0:	4602      	mov	r2, r0
 800c6f2:	460b      	mov	r3, r1
 800c6f4:	4630      	mov	r0, r6
 800c6f6:	4639      	mov	r1, r7
 800c6f8:	f7f3 fde8 	bl	80002cc <__adddf3>
 800c6fc:	4602      	mov	r2, r0
 800c6fe:	460b      	mov	r3, r1
 800c700:	4620      	mov	r0, r4
 800c702:	4629      	mov	r1, r5
 800c704:	f7f3 fde0 	bl	80002c8 <__aeabi_dsub>
 800c708:	e7c6      	b.n	800c698 <__kernel_sin+0xc8>
 800c70a:	bf00      	nop
 800c70c:	f3af 8000 	nop.w
 800c710:	55555549 	.word	0x55555549
 800c714:	3fc55555 	.word	0x3fc55555
 800c718:	3fe00000 	.word	0x3fe00000
 800c71c:	5acfd57c 	.word	0x5acfd57c
 800c720:	3de5d93a 	.word	0x3de5d93a
 800c724:	8a2b9ceb 	.word	0x8a2b9ceb
 800c728:	3e5ae5e6 	.word	0x3e5ae5e6
 800c72c:	57b1fe7d 	.word	0x57b1fe7d
 800c730:	3ec71de3 	.word	0x3ec71de3
 800c734:	19c161d5 	.word	0x19c161d5
 800c738:	3f2a01a0 	.word	0x3f2a01a0
 800c73c:	1110f8a6 	.word	0x1110f8a6
 800c740:	3f811111 	.word	0x3f811111
 800c744:	00000000 	.word	0x00000000

0800c748 <__ieee754_rem_pio2>:
 800c748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c74c:	ec57 6b10 	vmov	r6, r7, d0
 800c750:	4bc5      	ldr	r3, [pc, #788]	@ (800ca68 <__ieee754_rem_pio2+0x320>)
 800c752:	b08d      	sub	sp, #52	@ 0x34
 800c754:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c758:	4598      	cmp	r8, r3
 800c75a:	4604      	mov	r4, r0
 800c75c:	9704      	str	r7, [sp, #16]
 800c75e:	d807      	bhi.n	800c770 <__ieee754_rem_pio2+0x28>
 800c760:	2200      	movs	r2, #0
 800c762:	2300      	movs	r3, #0
 800c764:	ed80 0b00 	vstr	d0, [r0]
 800c768:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c76c:	2500      	movs	r5, #0
 800c76e:	e028      	b.n	800c7c2 <__ieee754_rem_pio2+0x7a>
 800c770:	4bbe      	ldr	r3, [pc, #760]	@ (800ca6c <__ieee754_rem_pio2+0x324>)
 800c772:	4598      	cmp	r8, r3
 800c774:	d878      	bhi.n	800c868 <__ieee754_rem_pio2+0x120>
 800c776:	9b04      	ldr	r3, [sp, #16]
 800c778:	4dbd      	ldr	r5, [pc, #756]	@ (800ca70 <__ieee754_rem_pio2+0x328>)
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	4630      	mov	r0, r6
 800c77e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800ca30 <__ieee754_rem_pio2+0x2e8>)
 800c780:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c784:	4639      	mov	r1, r7
 800c786:	dd38      	ble.n	800c7fa <__ieee754_rem_pio2+0xb2>
 800c788:	f7f3 fd9e 	bl	80002c8 <__aeabi_dsub>
 800c78c:	45a8      	cmp	r8, r5
 800c78e:	4606      	mov	r6, r0
 800c790:	460f      	mov	r7, r1
 800c792:	d01a      	beq.n	800c7ca <__ieee754_rem_pio2+0x82>
 800c794:	a3a8      	add	r3, pc, #672	@ (adr r3, 800ca38 <__ieee754_rem_pio2+0x2f0>)
 800c796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79a:	f7f3 fd95 	bl	80002c8 <__aeabi_dsub>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	4680      	mov	r8, r0
 800c7a4:	4689      	mov	r9, r1
 800c7a6:	4630      	mov	r0, r6
 800c7a8:	4639      	mov	r1, r7
 800c7aa:	f7f3 fd8d 	bl	80002c8 <__aeabi_dsub>
 800c7ae:	a3a2      	add	r3, pc, #648	@ (adr r3, 800ca38 <__ieee754_rem_pio2+0x2f0>)
 800c7b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b4:	f7f3 fd88 	bl	80002c8 <__aeabi_dsub>
 800c7b8:	e9c4 8900 	strd	r8, r9, [r4]
 800c7bc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c7c0:	2501      	movs	r5, #1
 800c7c2:	4628      	mov	r0, r5
 800c7c4:	b00d      	add	sp, #52	@ 0x34
 800c7c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7ca:	a39d      	add	r3, pc, #628	@ (adr r3, 800ca40 <__ieee754_rem_pio2+0x2f8>)
 800c7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d0:	f7f3 fd7a 	bl	80002c8 <__aeabi_dsub>
 800c7d4:	a39c      	add	r3, pc, #624	@ (adr r3, 800ca48 <__ieee754_rem_pio2+0x300>)
 800c7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7da:	4606      	mov	r6, r0
 800c7dc:	460f      	mov	r7, r1
 800c7de:	f7f3 fd73 	bl	80002c8 <__aeabi_dsub>
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	460b      	mov	r3, r1
 800c7e6:	4680      	mov	r8, r0
 800c7e8:	4689      	mov	r9, r1
 800c7ea:	4630      	mov	r0, r6
 800c7ec:	4639      	mov	r1, r7
 800c7ee:	f7f3 fd6b 	bl	80002c8 <__aeabi_dsub>
 800c7f2:	a395      	add	r3, pc, #596	@ (adr r3, 800ca48 <__ieee754_rem_pio2+0x300>)
 800c7f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f8:	e7dc      	b.n	800c7b4 <__ieee754_rem_pio2+0x6c>
 800c7fa:	f7f3 fd67 	bl	80002cc <__adddf3>
 800c7fe:	45a8      	cmp	r8, r5
 800c800:	4606      	mov	r6, r0
 800c802:	460f      	mov	r7, r1
 800c804:	d018      	beq.n	800c838 <__ieee754_rem_pio2+0xf0>
 800c806:	a38c      	add	r3, pc, #560	@ (adr r3, 800ca38 <__ieee754_rem_pio2+0x2f0>)
 800c808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c80c:	f7f3 fd5e 	bl	80002cc <__adddf3>
 800c810:	4602      	mov	r2, r0
 800c812:	460b      	mov	r3, r1
 800c814:	4680      	mov	r8, r0
 800c816:	4689      	mov	r9, r1
 800c818:	4630      	mov	r0, r6
 800c81a:	4639      	mov	r1, r7
 800c81c:	f7f3 fd54 	bl	80002c8 <__aeabi_dsub>
 800c820:	a385      	add	r3, pc, #532	@ (adr r3, 800ca38 <__ieee754_rem_pio2+0x2f0>)
 800c822:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c826:	f7f3 fd51 	bl	80002cc <__adddf3>
 800c82a:	f04f 35ff 	mov.w	r5, #4294967295
 800c82e:	e9c4 8900 	strd	r8, r9, [r4]
 800c832:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c836:	e7c4      	b.n	800c7c2 <__ieee754_rem_pio2+0x7a>
 800c838:	a381      	add	r3, pc, #516	@ (adr r3, 800ca40 <__ieee754_rem_pio2+0x2f8>)
 800c83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c83e:	f7f3 fd45 	bl	80002cc <__adddf3>
 800c842:	a381      	add	r3, pc, #516	@ (adr r3, 800ca48 <__ieee754_rem_pio2+0x300>)
 800c844:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c848:	4606      	mov	r6, r0
 800c84a:	460f      	mov	r7, r1
 800c84c:	f7f3 fd3e 	bl	80002cc <__adddf3>
 800c850:	4602      	mov	r2, r0
 800c852:	460b      	mov	r3, r1
 800c854:	4680      	mov	r8, r0
 800c856:	4689      	mov	r9, r1
 800c858:	4630      	mov	r0, r6
 800c85a:	4639      	mov	r1, r7
 800c85c:	f7f3 fd34 	bl	80002c8 <__aeabi_dsub>
 800c860:	a379      	add	r3, pc, #484	@ (adr r3, 800ca48 <__ieee754_rem_pio2+0x300>)
 800c862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c866:	e7de      	b.n	800c826 <__ieee754_rem_pio2+0xde>
 800c868:	4b82      	ldr	r3, [pc, #520]	@ (800ca74 <__ieee754_rem_pio2+0x32c>)
 800c86a:	4598      	cmp	r8, r3
 800c86c:	f200 80d1 	bhi.w	800ca12 <__ieee754_rem_pio2+0x2ca>
 800c870:	f000 f966 	bl	800cb40 <fabs>
 800c874:	ec57 6b10 	vmov	r6, r7, d0
 800c878:	a375      	add	r3, pc, #468	@ (adr r3, 800ca50 <__ieee754_rem_pio2+0x308>)
 800c87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c87e:	4630      	mov	r0, r6
 800c880:	4639      	mov	r1, r7
 800c882:	f7f3 fed9 	bl	8000638 <__aeabi_dmul>
 800c886:	4b7c      	ldr	r3, [pc, #496]	@ (800ca78 <__ieee754_rem_pio2+0x330>)
 800c888:	2200      	movs	r2, #0
 800c88a:	f7f3 fd1f 	bl	80002cc <__adddf3>
 800c88e:	f7f4 f983 	bl	8000b98 <__aeabi_d2iz>
 800c892:	4605      	mov	r5, r0
 800c894:	f7f3 fe66 	bl	8000564 <__aeabi_i2d>
 800c898:	4602      	mov	r2, r0
 800c89a:	460b      	mov	r3, r1
 800c89c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c8a0:	a363      	add	r3, pc, #396	@ (adr r3, 800ca30 <__ieee754_rem_pio2+0x2e8>)
 800c8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a6:	f7f3 fec7 	bl	8000638 <__aeabi_dmul>
 800c8aa:	4602      	mov	r2, r0
 800c8ac:	460b      	mov	r3, r1
 800c8ae:	4630      	mov	r0, r6
 800c8b0:	4639      	mov	r1, r7
 800c8b2:	f7f3 fd09 	bl	80002c8 <__aeabi_dsub>
 800c8b6:	a360      	add	r3, pc, #384	@ (adr r3, 800ca38 <__ieee754_rem_pio2+0x2f0>)
 800c8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8bc:	4682      	mov	sl, r0
 800c8be:	468b      	mov	fp, r1
 800c8c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8c4:	f7f3 feb8 	bl	8000638 <__aeabi_dmul>
 800c8c8:	2d1f      	cmp	r5, #31
 800c8ca:	4606      	mov	r6, r0
 800c8cc:	460f      	mov	r7, r1
 800c8ce:	dc0c      	bgt.n	800c8ea <__ieee754_rem_pio2+0x1a2>
 800c8d0:	4b6a      	ldr	r3, [pc, #424]	@ (800ca7c <__ieee754_rem_pio2+0x334>)
 800c8d2:	1e6a      	subs	r2, r5, #1
 800c8d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8d8:	4543      	cmp	r3, r8
 800c8da:	d006      	beq.n	800c8ea <__ieee754_rem_pio2+0x1a2>
 800c8dc:	4632      	mov	r2, r6
 800c8de:	463b      	mov	r3, r7
 800c8e0:	4650      	mov	r0, sl
 800c8e2:	4659      	mov	r1, fp
 800c8e4:	f7f3 fcf0 	bl	80002c8 <__aeabi_dsub>
 800c8e8:	e00e      	b.n	800c908 <__ieee754_rem_pio2+0x1c0>
 800c8ea:	463b      	mov	r3, r7
 800c8ec:	4632      	mov	r2, r6
 800c8ee:	4650      	mov	r0, sl
 800c8f0:	4659      	mov	r1, fp
 800c8f2:	f7f3 fce9 	bl	80002c8 <__aeabi_dsub>
 800c8f6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c8fa:	9305      	str	r3, [sp, #20]
 800c8fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c900:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800c904:	2b10      	cmp	r3, #16
 800c906:	dc02      	bgt.n	800c90e <__ieee754_rem_pio2+0x1c6>
 800c908:	e9c4 0100 	strd	r0, r1, [r4]
 800c90c:	e039      	b.n	800c982 <__ieee754_rem_pio2+0x23a>
 800c90e:	a34c      	add	r3, pc, #304	@ (adr r3, 800ca40 <__ieee754_rem_pio2+0x2f8>)
 800c910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c914:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c918:	f7f3 fe8e 	bl	8000638 <__aeabi_dmul>
 800c91c:	4606      	mov	r6, r0
 800c91e:	460f      	mov	r7, r1
 800c920:	4602      	mov	r2, r0
 800c922:	460b      	mov	r3, r1
 800c924:	4650      	mov	r0, sl
 800c926:	4659      	mov	r1, fp
 800c928:	f7f3 fcce 	bl	80002c8 <__aeabi_dsub>
 800c92c:	4602      	mov	r2, r0
 800c92e:	460b      	mov	r3, r1
 800c930:	4680      	mov	r8, r0
 800c932:	4689      	mov	r9, r1
 800c934:	4650      	mov	r0, sl
 800c936:	4659      	mov	r1, fp
 800c938:	f7f3 fcc6 	bl	80002c8 <__aeabi_dsub>
 800c93c:	4632      	mov	r2, r6
 800c93e:	463b      	mov	r3, r7
 800c940:	f7f3 fcc2 	bl	80002c8 <__aeabi_dsub>
 800c944:	a340      	add	r3, pc, #256	@ (adr r3, 800ca48 <__ieee754_rem_pio2+0x300>)
 800c946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c94a:	4606      	mov	r6, r0
 800c94c:	460f      	mov	r7, r1
 800c94e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c952:	f7f3 fe71 	bl	8000638 <__aeabi_dmul>
 800c956:	4632      	mov	r2, r6
 800c958:	463b      	mov	r3, r7
 800c95a:	f7f3 fcb5 	bl	80002c8 <__aeabi_dsub>
 800c95e:	4602      	mov	r2, r0
 800c960:	460b      	mov	r3, r1
 800c962:	4606      	mov	r6, r0
 800c964:	460f      	mov	r7, r1
 800c966:	4640      	mov	r0, r8
 800c968:	4649      	mov	r1, r9
 800c96a:	f7f3 fcad 	bl	80002c8 <__aeabi_dsub>
 800c96e:	9a05      	ldr	r2, [sp, #20]
 800c970:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c974:	1ad3      	subs	r3, r2, r3
 800c976:	2b31      	cmp	r3, #49	@ 0x31
 800c978:	dc20      	bgt.n	800c9bc <__ieee754_rem_pio2+0x274>
 800c97a:	e9c4 0100 	strd	r0, r1, [r4]
 800c97e:	46c2      	mov	sl, r8
 800c980:	46cb      	mov	fp, r9
 800c982:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c986:	4650      	mov	r0, sl
 800c988:	4642      	mov	r2, r8
 800c98a:	464b      	mov	r3, r9
 800c98c:	4659      	mov	r1, fp
 800c98e:	f7f3 fc9b 	bl	80002c8 <__aeabi_dsub>
 800c992:	463b      	mov	r3, r7
 800c994:	4632      	mov	r2, r6
 800c996:	f7f3 fc97 	bl	80002c8 <__aeabi_dsub>
 800c99a:	9b04      	ldr	r3, [sp, #16]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c9a2:	f6bf af0e 	bge.w	800c7c2 <__ieee754_rem_pio2+0x7a>
 800c9a6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800c9aa:	6063      	str	r3, [r4, #4]
 800c9ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c9b0:	f8c4 8000 	str.w	r8, [r4]
 800c9b4:	60a0      	str	r0, [r4, #8]
 800c9b6:	60e3      	str	r3, [r4, #12]
 800c9b8:	426d      	negs	r5, r5
 800c9ba:	e702      	b.n	800c7c2 <__ieee754_rem_pio2+0x7a>
 800c9bc:	a326      	add	r3, pc, #152	@ (adr r3, 800ca58 <__ieee754_rem_pio2+0x310>)
 800c9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9c6:	f7f3 fe37 	bl	8000638 <__aeabi_dmul>
 800c9ca:	4606      	mov	r6, r0
 800c9cc:	460f      	mov	r7, r1
 800c9ce:	4602      	mov	r2, r0
 800c9d0:	460b      	mov	r3, r1
 800c9d2:	4640      	mov	r0, r8
 800c9d4:	4649      	mov	r1, r9
 800c9d6:	f7f3 fc77 	bl	80002c8 <__aeabi_dsub>
 800c9da:	4602      	mov	r2, r0
 800c9dc:	460b      	mov	r3, r1
 800c9de:	4682      	mov	sl, r0
 800c9e0:	468b      	mov	fp, r1
 800c9e2:	4640      	mov	r0, r8
 800c9e4:	4649      	mov	r1, r9
 800c9e6:	f7f3 fc6f 	bl	80002c8 <__aeabi_dsub>
 800c9ea:	4632      	mov	r2, r6
 800c9ec:	463b      	mov	r3, r7
 800c9ee:	f7f3 fc6b 	bl	80002c8 <__aeabi_dsub>
 800c9f2:	a31b      	add	r3, pc, #108	@ (adr r3, 800ca60 <__ieee754_rem_pio2+0x318>)
 800c9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f8:	4606      	mov	r6, r0
 800c9fa:	460f      	mov	r7, r1
 800c9fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca00:	f7f3 fe1a 	bl	8000638 <__aeabi_dmul>
 800ca04:	4632      	mov	r2, r6
 800ca06:	463b      	mov	r3, r7
 800ca08:	f7f3 fc5e 	bl	80002c8 <__aeabi_dsub>
 800ca0c:	4606      	mov	r6, r0
 800ca0e:	460f      	mov	r7, r1
 800ca10:	e764      	b.n	800c8dc <__ieee754_rem_pio2+0x194>
 800ca12:	4b1b      	ldr	r3, [pc, #108]	@ (800ca80 <__ieee754_rem_pio2+0x338>)
 800ca14:	4598      	cmp	r8, r3
 800ca16:	d935      	bls.n	800ca84 <__ieee754_rem_pio2+0x33c>
 800ca18:	4632      	mov	r2, r6
 800ca1a:	463b      	mov	r3, r7
 800ca1c:	4630      	mov	r0, r6
 800ca1e:	4639      	mov	r1, r7
 800ca20:	f7f3 fc52 	bl	80002c8 <__aeabi_dsub>
 800ca24:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ca28:	e9c4 0100 	strd	r0, r1, [r4]
 800ca2c:	e69e      	b.n	800c76c <__ieee754_rem_pio2+0x24>
 800ca2e:	bf00      	nop
 800ca30:	54400000 	.word	0x54400000
 800ca34:	3ff921fb 	.word	0x3ff921fb
 800ca38:	1a626331 	.word	0x1a626331
 800ca3c:	3dd0b461 	.word	0x3dd0b461
 800ca40:	1a600000 	.word	0x1a600000
 800ca44:	3dd0b461 	.word	0x3dd0b461
 800ca48:	2e037073 	.word	0x2e037073
 800ca4c:	3ba3198a 	.word	0x3ba3198a
 800ca50:	6dc9c883 	.word	0x6dc9c883
 800ca54:	3fe45f30 	.word	0x3fe45f30
 800ca58:	2e000000 	.word	0x2e000000
 800ca5c:	3ba3198a 	.word	0x3ba3198a
 800ca60:	252049c1 	.word	0x252049c1
 800ca64:	397b839a 	.word	0x397b839a
 800ca68:	3fe921fb 	.word	0x3fe921fb
 800ca6c:	4002d97b 	.word	0x4002d97b
 800ca70:	3ff921fb 	.word	0x3ff921fb
 800ca74:	413921fb 	.word	0x413921fb
 800ca78:	3fe00000 	.word	0x3fe00000
 800ca7c:	0800d7b0 	.word	0x0800d7b0
 800ca80:	7fefffff 	.word	0x7fefffff
 800ca84:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ca88:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800ca8c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ca90:	4630      	mov	r0, r6
 800ca92:	460f      	mov	r7, r1
 800ca94:	f7f4 f880 	bl	8000b98 <__aeabi_d2iz>
 800ca98:	f7f3 fd64 	bl	8000564 <__aeabi_i2d>
 800ca9c:	4602      	mov	r2, r0
 800ca9e:	460b      	mov	r3, r1
 800caa0:	4630      	mov	r0, r6
 800caa2:	4639      	mov	r1, r7
 800caa4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800caa8:	f7f3 fc0e 	bl	80002c8 <__aeabi_dsub>
 800caac:	4b22      	ldr	r3, [pc, #136]	@ (800cb38 <__ieee754_rem_pio2+0x3f0>)
 800caae:	2200      	movs	r2, #0
 800cab0:	f7f3 fdc2 	bl	8000638 <__aeabi_dmul>
 800cab4:	460f      	mov	r7, r1
 800cab6:	4606      	mov	r6, r0
 800cab8:	f7f4 f86e 	bl	8000b98 <__aeabi_d2iz>
 800cabc:	f7f3 fd52 	bl	8000564 <__aeabi_i2d>
 800cac0:	4602      	mov	r2, r0
 800cac2:	460b      	mov	r3, r1
 800cac4:	4630      	mov	r0, r6
 800cac6:	4639      	mov	r1, r7
 800cac8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cacc:	f7f3 fbfc 	bl	80002c8 <__aeabi_dsub>
 800cad0:	4b19      	ldr	r3, [pc, #100]	@ (800cb38 <__ieee754_rem_pio2+0x3f0>)
 800cad2:	2200      	movs	r2, #0
 800cad4:	f7f3 fdb0 	bl	8000638 <__aeabi_dmul>
 800cad8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800cadc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800cae0:	f04f 0803 	mov.w	r8, #3
 800cae4:	2600      	movs	r6, #0
 800cae6:	2700      	movs	r7, #0
 800cae8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800caec:	4632      	mov	r2, r6
 800caee:	463b      	mov	r3, r7
 800caf0:	46c2      	mov	sl, r8
 800caf2:	f108 38ff 	add.w	r8, r8, #4294967295
 800caf6:	f7f4 f807 	bl	8000b08 <__aeabi_dcmpeq>
 800cafa:	2800      	cmp	r0, #0
 800cafc:	d1f4      	bne.n	800cae8 <__ieee754_rem_pio2+0x3a0>
 800cafe:	4b0f      	ldr	r3, [pc, #60]	@ (800cb3c <__ieee754_rem_pio2+0x3f4>)
 800cb00:	9301      	str	r3, [sp, #4]
 800cb02:	2302      	movs	r3, #2
 800cb04:	9300      	str	r3, [sp, #0]
 800cb06:	462a      	mov	r2, r5
 800cb08:	4653      	mov	r3, sl
 800cb0a:	4621      	mov	r1, r4
 800cb0c:	a806      	add	r0, sp, #24
 800cb0e:	f000 f81f 	bl	800cb50 <__kernel_rem_pio2>
 800cb12:	9b04      	ldr	r3, [sp, #16]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	4605      	mov	r5, r0
 800cb18:	f6bf ae53 	bge.w	800c7c2 <__ieee754_rem_pio2+0x7a>
 800cb1c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800cb20:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cb24:	e9c4 2300 	strd	r2, r3, [r4]
 800cb28:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800cb2c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cb30:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800cb34:	e740      	b.n	800c9b8 <__ieee754_rem_pio2+0x270>
 800cb36:	bf00      	nop
 800cb38:	41700000 	.word	0x41700000
 800cb3c:	0800d830 	.word	0x0800d830

0800cb40 <fabs>:
 800cb40:	ec51 0b10 	vmov	r0, r1, d0
 800cb44:	4602      	mov	r2, r0
 800cb46:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800cb4a:	ec43 2b10 	vmov	d0, r2, r3
 800cb4e:	4770      	bx	lr

0800cb50 <__kernel_rem_pio2>:
 800cb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb54:	ed2d 8b02 	vpush	{d8}
 800cb58:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800cb5c:	f112 0f14 	cmn.w	r2, #20
 800cb60:	9306      	str	r3, [sp, #24]
 800cb62:	9104      	str	r1, [sp, #16]
 800cb64:	4bbe      	ldr	r3, [pc, #760]	@ (800ce60 <__kernel_rem_pio2+0x310>)
 800cb66:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800cb68:	9008      	str	r0, [sp, #32]
 800cb6a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cb6e:	9300      	str	r3, [sp, #0]
 800cb70:	9b06      	ldr	r3, [sp, #24]
 800cb72:	f103 33ff 	add.w	r3, r3, #4294967295
 800cb76:	bfa8      	it	ge
 800cb78:	1ed4      	subge	r4, r2, #3
 800cb7a:	9305      	str	r3, [sp, #20]
 800cb7c:	bfb2      	itee	lt
 800cb7e:	2400      	movlt	r4, #0
 800cb80:	2318      	movge	r3, #24
 800cb82:	fb94 f4f3 	sdivge	r4, r4, r3
 800cb86:	f06f 0317 	mvn.w	r3, #23
 800cb8a:	fb04 3303 	mla	r3, r4, r3, r3
 800cb8e:	eb03 0b02 	add.w	fp, r3, r2
 800cb92:	9b00      	ldr	r3, [sp, #0]
 800cb94:	9a05      	ldr	r2, [sp, #20]
 800cb96:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800ce50 <__kernel_rem_pio2+0x300>
 800cb9a:	eb03 0802 	add.w	r8, r3, r2
 800cb9e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800cba0:	1aa7      	subs	r7, r4, r2
 800cba2:	ae20      	add	r6, sp, #128	@ 0x80
 800cba4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800cba8:	2500      	movs	r5, #0
 800cbaa:	4545      	cmp	r5, r8
 800cbac:	dd13      	ble.n	800cbd6 <__kernel_rem_pio2+0x86>
 800cbae:	9b06      	ldr	r3, [sp, #24]
 800cbb0:	aa20      	add	r2, sp, #128	@ 0x80
 800cbb2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800cbb6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800cbba:	f04f 0800 	mov.w	r8, #0
 800cbbe:	9b00      	ldr	r3, [sp, #0]
 800cbc0:	4598      	cmp	r8, r3
 800cbc2:	dc31      	bgt.n	800cc28 <__kernel_rem_pio2+0xd8>
 800cbc4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800ce50 <__kernel_rem_pio2+0x300>
 800cbc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cbcc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cbd0:	462f      	mov	r7, r5
 800cbd2:	2600      	movs	r6, #0
 800cbd4:	e01b      	b.n	800cc0e <__kernel_rem_pio2+0xbe>
 800cbd6:	42ef      	cmn	r7, r5
 800cbd8:	d407      	bmi.n	800cbea <__kernel_rem_pio2+0x9a>
 800cbda:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800cbde:	f7f3 fcc1 	bl	8000564 <__aeabi_i2d>
 800cbe2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800cbe6:	3501      	adds	r5, #1
 800cbe8:	e7df      	b.n	800cbaa <__kernel_rem_pio2+0x5a>
 800cbea:	ec51 0b18 	vmov	r0, r1, d8
 800cbee:	e7f8      	b.n	800cbe2 <__kernel_rem_pio2+0x92>
 800cbf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cbf4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800cbf8:	f7f3 fd1e 	bl	8000638 <__aeabi_dmul>
 800cbfc:	4602      	mov	r2, r0
 800cbfe:	460b      	mov	r3, r1
 800cc00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc04:	f7f3 fb62 	bl	80002cc <__adddf3>
 800cc08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc0c:	3601      	adds	r6, #1
 800cc0e:	9b05      	ldr	r3, [sp, #20]
 800cc10:	429e      	cmp	r6, r3
 800cc12:	f1a7 0708 	sub.w	r7, r7, #8
 800cc16:	ddeb      	ble.n	800cbf0 <__kernel_rem_pio2+0xa0>
 800cc18:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cc1c:	f108 0801 	add.w	r8, r8, #1
 800cc20:	ecaa 7b02 	vstmia	sl!, {d7}
 800cc24:	3508      	adds	r5, #8
 800cc26:	e7ca      	b.n	800cbbe <__kernel_rem_pio2+0x6e>
 800cc28:	9b00      	ldr	r3, [sp, #0]
 800cc2a:	f8dd 8000 	ldr.w	r8, [sp]
 800cc2e:	aa0c      	add	r2, sp, #48	@ 0x30
 800cc30:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cc34:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc36:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800cc38:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cc3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc3e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800cc42:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cc44:	ab98      	add	r3, sp, #608	@ 0x260
 800cc46:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800cc4a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800cc4e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cc52:	ac0c      	add	r4, sp, #48	@ 0x30
 800cc54:	ab70      	add	r3, sp, #448	@ 0x1c0
 800cc56:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800cc5a:	46a1      	mov	r9, r4
 800cc5c:	46c2      	mov	sl, r8
 800cc5e:	f1ba 0f00 	cmp.w	sl, #0
 800cc62:	f1a5 0508 	sub.w	r5, r5, #8
 800cc66:	dc77      	bgt.n	800cd58 <__kernel_rem_pio2+0x208>
 800cc68:	4658      	mov	r0, fp
 800cc6a:	ed9d 0b02 	vldr	d0, [sp, #8]
 800cc6e:	f000 fac7 	bl	800d200 <scalbn>
 800cc72:	ec57 6b10 	vmov	r6, r7, d0
 800cc76:	2200      	movs	r2, #0
 800cc78:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800cc7c:	4630      	mov	r0, r6
 800cc7e:	4639      	mov	r1, r7
 800cc80:	f7f3 fcda 	bl	8000638 <__aeabi_dmul>
 800cc84:	ec41 0b10 	vmov	d0, r0, r1
 800cc88:	f000 fb3a 	bl	800d300 <floor>
 800cc8c:	4b75      	ldr	r3, [pc, #468]	@ (800ce64 <__kernel_rem_pio2+0x314>)
 800cc8e:	ec51 0b10 	vmov	r0, r1, d0
 800cc92:	2200      	movs	r2, #0
 800cc94:	f7f3 fcd0 	bl	8000638 <__aeabi_dmul>
 800cc98:	4602      	mov	r2, r0
 800cc9a:	460b      	mov	r3, r1
 800cc9c:	4630      	mov	r0, r6
 800cc9e:	4639      	mov	r1, r7
 800cca0:	f7f3 fb12 	bl	80002c8 <__aeabi_dsub>
 800cca4:	460f      	mov	r7, r1
 800cca6:	4606      	mov	r6, r0
 800cca8:	f7f3 ff76 	bl	8000b98 <__aeabi_d2iz>
 800ccac:	9002      	str	r0, [sp, #8]
 800ccae:	f7f3 fc59 	bl	8000564 <__aeabi_i2d>
 800ccb2:	4602      	mov	r2, r0
 800ccb4:	460b      	mov	r3, r1
 800ccb6:	4630      	mov	r0, r6
 800ccb8:	4639      	mov	r1, r7
 800ccba:	f7f3 fb05 	bl	80002c8 <__aeabi_dsub>
 800ccbe:	f1bb 0f00 	cmp.w	fp, #0
 800ccc2:	4606      	mov	r6, r0
 800ccc4:	460f      	mov	r7, r1
 800ccc6:	dd6c      	ble.n	800cda2 <__kernel_rem_pio2+0x252>
 800ccc8:	f108 31ff 	add.w	r1, r8, #4294967295
 800cccc:	ab0c      	add	r3, sp, #48	@ 0x30
 800ccce:	9d02      	ldr	r5, [sp, #8]
 800ccd0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ccd4:	f1cb 0018 	rsb	r0, fp, #24
 800ccd8:	fa43 f200 	asr.w	r2, r3, r0
 800ccdc:	4415      	add	r5, r2
 800ccde:	4082      	lsls	r2, r0
 800cce0:	1a9b      	subs	r3, r3, r2
 800cce2:	aa0c      	add	r2, sp, #48	@ 0x30
 800cce4:	9502      	str	r5, [sp, #8]
 800cce6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ccea:	f1cb 0217 	rsb	r2, fp, #23
 800ccee:	fa43 f902 	asr.w	r9, r3, r2
 800ccf2:	f1b9 0f00 	cmp.w	r9, #0
 800ccf6:	dd64      	ble.n	800cdc2 <__kernel_rem_pio2+0x272>
 800ccf8:	9b02      	ldr	r3, [sp, #8]
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	3301      	adds	r3, #1
 800ccfe:	9302      	str	r3, [sp, #8]
 800cd00:	4615      	mov	r5, r2
 800cd02:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800cd06:	4590      	cmp	r8, r2
 800cd08:	f300 80b8 	bgt.w	800ce7c <__kernel_rem_pio2+0x32c>
 800cd0c:	f1bb 0f00 	cmp.w	fp, #0
 800cd10:	dd07      	ble.n	800cd22 <__kernel_rem_pio2+0x1d2>
 800cd12:	f1bb 0f01 	cmp.w	fp, #1
 800cd16:	f000 80bf 	beq.w	800ce98 <__kernel_rem_pio2+0x348>
 800cd1a:	f1bb 0f02 	cmp.w	fp, #2
 800cd1e:	f000 80c6 	beq.w	800ceae <__kernel_rem_pio2+0x35e>
 800cd22:	f1b9 0f02 	cmp.w	r9, #2
 800cd26:	d14c      	bne.n	800cdc2 <__kernel_rem_pio2+0x272>
 800cd28:	4632      	mov	r2, r6
 800cd2a:	463b      	mov	r3, r7
 800cd2c:	494e      	ldr	r1, [pc, #312]	@ (800ce68 <__kernel_rem_pio2+0x318>)
 800cd2e:	2000      	movs	r0, #0
 800cd30:	f7f3 faca 	bl	80002c8 <__aeabi_dsub>
 800cd34:	4606      	mov	r6, r0
 800cd36:	460f      	mov	r7, r1
 800cd38:	2d00      	cmp	r5, #0
 800cd3a:	d042      	beq.n	800cdc2 <__kernel_rem_pio2+0x272>
 800cd3c:	4658      	mov	r0, fp
 800cd3e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800ce58 <__kernel_rem_pio2+0x308>
 800cd42:	f000 fa5d 	bl	800d200 <scalbn>
 800cd46:	4630      	mov	r0, r6
 800cd48:	4639      	mov	r1, r7
 800cd4a:	ec53 2b10 	vmov	r2, r3, d0
 800cd4e:	f7f3 fabb 	bl	80002c8 <__aeabi_dsub>
 800cd52:	4606      	mov	r6, r0
 800cd54:	460f      	mov	r7, r1
 800cd56:	e034      	b.n	800cdc2 <__kernel_rem_pio2+0x272>
 800cd58:	4b44      	ldr	r3, [pc, #272]	@ (800ce6c <__kernel_rem_pio2+0x31c>)
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd60:	f7f3 fc6a 	bl	8000638 <__aeabi_dmul>
 800cd64:	f7f3 ff18 	bl	8000b98 <__aeabi_d2iz>
 800cd68:	f7f3 fbfc 	bl	8000564 <__aeabi_i2d>
 800cd6c:	4b40      	ldr	r3, [pc, #256]	@ (800ce70 <__kernel_rem_pio2+0x320>)
 800cd6e:	2200      	movs	r2, #0
 800cd70:	4606      	mov	r6, r0
 800cd72:	460f      	mov	r7, r1
 800cd74:	f7f3 fc60 	bl	8000638 <__aeabi_dmul>
 800cd78:	4602      	mov	r2, r0
 800cd7a:	460b      	mov	r3, r1
 800cd7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd80:	f7f3 faa2 	bl	80002c8 <__aeabi_dsub>
 800cd84:	f7f3 ff08 	bl	8000b98 <__aeabi_d2iz>
 800cd88:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cd8c:	f849 0b04 	str.w	r0, [r9], #4
 800cd90:	4639      	mov	r1, r7
 800cd92:	4630      	mov	r0, r6
 800cd94:	f7f3 fa9a 	bl	80002cc <__adddf3>
 800cd98:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cda0:	e75d      	b.n	800cc5e <__kernel_rem_pio2+0x10e>
 800cda2:	d107      	bne.n	800cdb4 <__kernel_rem_pio2+0x264>
 800cda4:	f108 33ff 	add.w	r3, r8, #4294967295
 800cda8:	aa0c      	add	r2, sp, #48	@ 0x30
 800cdaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cdae:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800cdb2:	e79e      	b.n	800ccf2 <__kernel_rem_pio2+0x1a2>
 800cdb4:	4b2f      	ldr	r3, [pc, #188]	@ (800ce74 <__kernel_rem_pio2+0x324>)
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	f7f3 fec4 	bl	8000b44 <__aeabi_dcmpge>
 800cdbc:	2800      	cmp	r0, #0
 800cdbe:	d143      	bne.n	800ce48 <__kernel_rem_pio2+0x2f8>
 800cdc0:	4681      	mov	r9, r0
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	4630      	mov	r0, r6
 800cdc8:	4639      	mov	r1, r7
 800cdca:	f7f3 fe9d 	bl	8000b08 <__aeabi_dcmpeq>
 800cdce:	2800      	cmp	r0, #0
 800cdd0:	f000 80bf 	beq.w	800cf52 <__kernel_rem_pio2+0x402>
 800cdd4:	f108 33ff 	add.w	r3, r8, #4294967295
 800cdd8:	2200      	movs	r2, #0
 800cdda:	9900      	ldr	r1, [sp, #0]
 800cddc:	428b      	cmp	r3, r1
 800cdde:	da6e      	bge.n	800cebe <__kernel_rem_pio2+0x36e>
 800cde0:	2a00      	cmp	r2, #0
 800cde2:	f000 8089 	beq.w	800cef8 <__kernel_rem_pio2+0x3a8>
 800cde6:	f108 38ff 	add.w	r8, r8, #4294967295
 800cdea:	ab0c      	add	r3, sp, #48	@ 0x30
 800cdec:	f1ab 0b18 	sub.w	fp, fp, #24
 800cdf0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d0f6      	beq.n	800cde6 <__kernel_rem_pio2+0x296>
 800cdf8:	4658      	mov	r0, fp
 800cdfa:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800ce58 <__kernel_rem_pio2+0x308>
 800cdfe:	f000 f9ff 	bl	800d200 <scalbn>
 800ce02:	f108 0301 	add.w	r3, r8, #1
 800ce06:	00da      	lsls	r2, r3, #3
 800ce08:	9205      	str	r2, [sp, #20]
 800ce0a:	ec55 4b10 	vmov	r4, r5, d0
 800ce0e:	aa70      	add	r2, sp, #448	@ 0x1c0
 800ce10:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800ce6c <__kernel_rem_pio2+0x31c>
 800ce14:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800ce18:	4646      	mov	r6, r8
 800ce1a:	f04f 0a00 	mov.w	sl, #0
 800ce1e:	2e00      	cmp	r6, #0
 800ce20:	f280 80cf 	bge.w	800cfc2 <__kernel_rem_pio2+0x472>
 800ce24:	4644      	mov	r4, r8
 800ce26:	2c00      	cmp	r4, #0
 800ce28:	f2c0 80fd 	blt.w	800d026 <__kernel_rem_pio2+0x4d6>
 800ce2c:	4b12      	ldr	r3, [pc, #72]	@ (800ce78 <__kernel_rem_pio2+0x328>)
 800ce2e:	461f      	mov	r7, r3
 800ce30:	ab70      	add	r3, sp, #448	@ 0x1c0
 800ce32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ce36:	9306      	str	r3, [sp, #24]
 800ce38:	f04f 0a00 	mov.w	sl, #0
 800ce3c:	f04f 0b00 	mov.w	fp, #0
 800ce40:	2600      	movs	r6, #0
 800ce42:	eba8 0504 	sub.w	r5, r8, r4
 800ce46:	e0e2      	b.n	800d00e <__kernel_rem_pio2+0x4be>
 800ce48:	f04f 0902 	mov.w	r9, #2
 800ce4c:	e754      	b.n	800ccf8 <__kernel_rem_pio2+0x1a8>
 800ce4e:	bf00      	nop
	...
 800ce5c:	3ff00000 	.word	0x3ff00000
 800ce60:	0800d978 	.word	0x0800d978
 800ce64:	40200000 	.word	0x40200000
 800ce68:	3ff00000 	.word	0x3ff00000
 800ce6c:	3e700000 	.word	0x3e700000
 800ce70:	41700000 	.word	0x41700000
 800ce74:	3fe00000 	.word	0x3fe00000
 800ce78:	0800d938 	.word	0x0800d938
 800ce7c:	f854 3b04 	ldr.w	r3, [r4], #4
 800ce80:	b945      	cbnz	r5, 800ce94 <__kernel_rem_pio2+0x344>
 800ce82:	b123      	cbz	r3, 800ce8e <__kernel_rem_pio2+0x33e>
 800ce84:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800ce88:	f844 3c04 	str.w	r3, [r4, #-4]
 800ce8c:	2301      	movs	r3, #1
 800ce8e:	3201      	adds	r2, #1
 800ce90:	461d      	mov	r5, r3
 800ce92:	e738      	b.n	800cd06 <__kernel_rem_pio2+0x1b6>
 800ce94:	1acb      	subs	r3, r1, r3
 800ce96:	e7f7      	b.n	800ce88 <__kernel_rem_pio2+0x338>
 800ce98:	f108 32ff 	add.w	r2, r8, #4294967295
 800ce9c:	ab0c      	add	r3, sp, #48	@ 0x30
 800ce9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cea2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800cea6:	a90c      	add	r1, sp, #48	@ 0x30
 800cea8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ceac:	e739      	b.n	800cd22 <__kernel_rem_pio2+0x1d2>
 800ceae:	f108 32ff 	add.w	r2, r8, #4294967295
 800ceb2:	ab0c      	add	r3, sp, #48	@ 0x30
 800ceb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ceb8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800cebc:	e7f3      	b.n	800cea6 <__kernel_rem_pio2+0x356>
 800cebe:	a90c      	add	r1, sp, #48	@ 0x30
 800cec0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800cec4:	3b01      	subs	r3, #1
 800cec6:	430a      	orrs	r2, r1
 800cec8:	e787      	b.n	800cdda <__kernel_rem_pio2+0x28a>
 800ceca:	3401      	adds	r4, #1
 800cecc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ced0:	2a00      	cmp	r2, #0
 800ced2:	d0fa      	beq.n	800ceca <__kernel_rem_pio2+0x37a>
 800ced4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ced6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ceda:	eb0d 0503 	add.w	r5, sp, r3
 800cede:	9b06      	ldr	r3, [sp, #24]
 800cee0:	aa20      	add	r2, sp, #128	@ 0x80
 800cee2:	4443      	add	r3, r8
 800cee4:	f108 0701 	add.w	r7, r8, #1
 800cee8:	3d98      	subs	r5, #152	@ 0x98
 800ceea:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800ceee:	4444      	add	r4, r8
 800cef0:	42bc      	cmp	r4, r7
 800cef2:	da04      	bge.n	800cefe <__kernel_rem_pio2+0x3ae>
 800cef4:	46a0      	mov	r8, r4
 800cef6:	e6a2      	b.n	800cc3e <__kernel_rem_pio2+0xee>
 800cef8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cefa:	2401      	movs	r4, #1
 800cefc:	e7e6      	b.n	800cecc <__kernel_rem_pio2+0x37c>
 800cefe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf00:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800cf04:	f7f3 fb2e 	bl	8000564 <__aeabi_i2d>
 800cf08:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800d1d0 <__kernel_rem_pio2+0x680>
 800cf0c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800cf10:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cf14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cf18:	46b2      	mov	sl, r6
 800cf1a:	f04f 0800 	mov.w	r8, #0
 800cf1e:	9b05      	ldr	r3, [sp, #20]
 800cf20:	4598      	cmp	r8, r3
 800cf22:	dd05      	ble.n	800cf30 <__kernel_rem_pio2+0x3e0>
 800cf24:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cf28:	3701      	adds	r7, #1
 800cf2a:	eca5 7b02 	vstmia	r5!, {d7}
 800cf2e:	e7df      	b.n	800cef0 <__kernel_rem_pio2+0x3a0>
 800cf30:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800cf34:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800cf38:	f7f3 fb7e 	bl	8000638 <__aeabi_dmul>
 800cf3c:	4602      	mov	r2, r0
 800cf3e:	460b      	mov	r3, r1
 800cf40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf44:	f7f3 f9c2 	bl	80002cc <__adddf3>
 800cf48:	f108 0801 	add.w	r8, r8, #1
 800cf4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf50:	e7e5      	b.n	800cf1e <__kernel_rem_pio2+0x3ce>
 800cf52:	f1cb 0000 	rsb	r0, fp, #0
 800cf56:	ec47 6b10 	vmov	d0, r6, r7
 800cf5a:	f000 f951 	bl	800d200 <scalbn>
 800cf5e:	ec55 4b10 	vmov	r4, r5, d0
 800cf62:	4b9d      	ldr	r3, [pc, #628]	@ (800d1d8 <__kernel_rem_pio2+0x688>)
 800cf64:	2200      	movs	r2, #0
 800cf66:	4620      	mov	r0, r4
 800cf68:	4629      	mov	r1, r5
 800cf6a:	f7f3 fdeb 	bl	8000b44 <__aeabi_dcmpge>
 800cf6e:	b300      	cbz	r0, 800cfb2 <__kernel_rem_pio2+0x462>
 800cf70:	4b9a      	ldr	r3, [pc, #616]	@ (800d1dc <__kernel_rem_pio2+0x68c>)
 800cf72:	2200      	movs	r2, #0
 800cf74:	4620      	mov	r0, r4
 800cf76:	4629      	mov	r1, r5
 800cf78:	f7f3 fb5e 	bl	8000638 <__aeabi_dmul>
 800cf7c:	f7f3 fe0c 	bl	8000b98 <__aeabi_d2iz>
 800cf80:	4606      	mov	r6, r0
 800cf82:	f7f3 faef 	bl	8000564 <__aeabi_i2d>
 800cf86:	4b94      	ldr	r3, [pc, #592]	@ (800d1d8 <__kernel_rem_pio2+0x688>)
 800cf88:	2200      	movs	r2, #0
 800cf8a:	f7f3 fb55 	bl	8000638 <__aeabi_dmul>
 800cf8e:	460b      	mov	r3, r1
 800cf90:	4602      	mov	r2, r0
 800cf92:	4629      	mov	r1, r5
 800cf94:	4620      	mov	r0, r4
 800cf96:	f7f3 f997 	bl	80002c8 <__aeabi_dsub>
 800cf9a:	f7f3 fdfd 	bl	8000b98 <__aeabi_d2iz>
 800cf9e:	ab0c      	add	r3, sp, #48	@ 0x30
 800cfa0:	f10b 0b18 	add.w	fp, fp, #24
 800cfa4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800cfa8:	f108 0801 	add.w	r8, r8, #1
 800cfac:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800cfb0:	e722      	b.n	800cdf8 <__kernel_rem_pio2+0x2a8>
 800cfb2:	4620      	mov	r0, r4
 800cfb4:	4629      	mov	r1, r5
 800cfb6:	f7f3 fdef 	bl	8000b98 <__aeabi_d2iz>
 800cfba:	ab0c      	add	r3, sp, #48	@ 0x30
 800cfbc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800cfc0:	e71a      	b.n	800cdf8 <__kernel_rem_pio2+0x2a8>
 800cfc2:	ab0c      	add	r3, sp, #48	@ 0x30
 800cfc4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800cfc8:	f7f3 facc 	bl	8000564 <__aeabi_i2d>
 800cfcc:	4622      	mov	r2, r4
 800cfce:	462b      	mov	r3, r5
 800cfd0:	f7f3 fb32 	bl	8000638 <__aeabi_dmul>
 800cfd4:	4652      	mov	r2, sl
 800cfd6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800cfda:	465b      	mov	r3, fp
 800cfdc:	4620      	mov	r0, r4
 800cfde:	4629      	mov	r1, r5
 800cfe0:	f7f3 fb2a 	bl	8000638 <__aeabi_dmul>
 800cfe4:	3e01      	subs	r6, #1
 800cfe6:	4604      	mov	r4, r0
 800cfe8:	460d      	mov	r5, r1
 800cfea:	e718      	b.n	800ce1e <__kernel_rem_pio2+0x2ce>
 800cfec:	9906      	ldr	r1, [sp, #24]
 800cfee:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800cff2:	9106      	str	r1, [sp, #24]
 800cff4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800cff8:	f7f3 fb1e 	bl	8000638 <__aeabi_dmul>
 800cffc:	4602      	mov	r2, r0
 800cffe:	460b      	mov	r3, r1
 800d000:	4650      	mov	r0, sl
 800d002:	4659      	mov	r1, fp
 800d004:	f7f3 f962 	bl	80002cc <__adddf3>
 800d008:	3601      	adds	r6, #1
 800d00a:	4682      	mov	sl, r0
 800d00c:	468b      	mov	fp, r1
 800d00e:	9b00      	ldr	r3, [sp, #0]
 800d010:	429e      	cmp	r6, r3
 800d012:	dc01      	bgt.n	800d018 <__kernel_rem_pio2+0x4c8>
 800d014:	42b5      	cmp	r5, r6
 800d016:	dae9      	bge.n	800cfec <__kernel_rem_pio2+0x49c>
 800d018:	ab48      	add	r3, sp, #288	@ 0x120
 800d01a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d01e:	e9c5 ab00 	strd	sl, fp, [r5]
 800d022:	3c01      	subs	r4, #1
 800d024:	e6ff      	b.n	800ce26 <__kernel_rem_pio2+0x2d6>
 800d026:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d028:	2b02      	cmp	r3, #2
 800d02a:	dc0b      	bgt.n	800d044 <__kernel_rem_pio2+0x4f4>
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	dc39      	bgt.n	800d0a4 <__kernel_rem_pio2+0x554>
 800d030:	d05d      	beq.n	800d0ee <__kernel_rem_pio2+0x59e>
 800d032:	9b02      	ldr	r3, [sp, #8]
 800d034:	f003 0007 	and.w	r0, r3, #7
 800d038:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800d03c:	ecbd 8b02 	vpop	{d8}
 800d040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d044:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d046:	2b03      	cmp	r3, #3
 800d048:	d1f3      	bne.n	800d032 <__kernel_rem_pio2+0x4e2>
 800d04a:	9b05      	ldr	r3, [sp, #20]
 800d04c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d050:	eb0d 0403 	add.w	r4, sp, r3
 800d054:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800d058:	4625      	mov	r5, r4
 800d05a:	46c2      	mov	sl, r8
 800d05c:	f1ba 0f00 	cmp.w	sl, #0
 800d060:	f1a5 0508 	sub.w	r5, r5, #8
 800d064:	dc6b      	bgt.n	800d13e <__kernel_rem_pio2+0x5ee>
 800d066:	4645      	mov	r5, r8
 800d068:	2d01      	cmp	r5, #1
 800d06a:	f1a4 0408 	sub.w	r4, r4, #8
 800d06e:	f300 8087 	bgt.w	800d180 <__kernel_rem_pio2+0x630>
 800d072:	9c05      	ldr	r4, [sp, #20]
 800d074:	ab48      	add	r3, sp, #288	@ 0x120
 800d076:	441c      	add	r4, r3
 800d078:	2000      	movs	r0, #0
 800d07a:	2100      	movs	r1, #0
 800d07c:	f1b8 0f01 	cmp.w	r8, #1
 800d080:	f300 809c 	bgt.w	800d1bc <__kernel_rem_pio2+0x66c>
 800d084:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800d088:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800d08c:	f1b9 0f00 	cmp.w	r9, #0
 800d090:	f040 80a6 	bne.w	800d1e0 <__kernel_rem_pio2+0x690>
 800d094:	9b04      	ldr	r3, [sp, #16]
 800d096:	e9c3 7800 	strd	r7, r8, [r3]
 800d09a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800d09e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d0a2:	e7c6      	b.n	800d032 <__kernel_rem_pio2+0x4e2>
 800d0a4:	9d05      	ldr	r5, [sp, #20]
 800d0a6:	ab48      	add	r3, sp, #288	@ 0x120
 800d0a8:	441d      	add	r5, r3
 800d0aa:	4644      	mov	r4, r8
 800d0ac:	2000      	movs	r0, #0
 800d0ae:	2100      	movs	r1, #0
 800d0b0:	2c00      	cmp	r4, #0
 800d0b2:	da35      	bge.n	800d120 <__kernel_rem_pio2+0x5d0>
 800d0b4:	f1b9 0f00 	cmp.w	r9, #0
 800d0b8:	d038      	beq.n	800d12c <__kernel_rem_pio2+0x5dc>
 800d0ba:	4602      	mov	r2, r0
 800d0bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d0c0:	9c04      	ldr	r4, [sp, #16]
 800d0c2:	e9c4 2300 	strd	r2, r3, [r4]
 800d0c6:	4602      	mov	r2, r0
 800d0c8:	460b      	mov	r3, r1
 800d0ca:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800d0ce:	f7f3 f8fb 	bl	80002c8 <__aeabi_dsub>
 800d0d2:	ad4a      	add	r5, sp, #296	@ 0x128
 800d0d4:	2401      	movs	r4, #1
 800d0d6:	45a0      	cmp	r8, r4
 800d0d8:	da2b      	bge.n	800d132 <__kernel_rem_pio2+0x5e2>
 800d0da:	f1b9 0f00 	cmp.w	r9, #0
 800d0de:	d002      	beq.n	800d0e6 <__kernel_rem_pio2+0x596>
 800d0e0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d0e4:	4619      	mov	r1, r3
 800d0e6:	9b04      	ldr	r3, [sp, #16]
 800d0e8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d0ec:	e7a1      	b.n	800d032 <__kernel_rem_pio2+0x4e2>
 800d0ee:	9c05      	ldr	r4, [sp, #20]
 800d0f0:	ab48      	add	r3, sp, #288	@ 0x120
 800d0f2:	441c      	add	r4, r3
 800d0f4:	2000      	movs	r0, #0
 800d0f6:	2100      	movs	r1, #0
 800d0f8:	f1b8 0f00 	cmp.w	r8, #0
 800d0fc:	da09      	bge.n	800d112 <__kernel_rem_pio2+0x5c2>
 800d0fe:	f1b9 0f00 	cmp.w	r9, #0
 800d102:	d002      	beq.n	800d10a <__kernel_rem_pio2+0x5ba>
 800d104:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d108:	4619      	mov	r1, r3
 800d10a:	9b04      	ldr	r3, [sp, #16]
 800d10c:	e9c3 0100 	strd	r0, r1, [r3]
 800d110:	e78f      	b.n	800d032 <__kernel_rem_pio2+0x4e2>
 800d112:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d116:	f7f3 f8d9 	bl	80002cc <__adddf3>
 800d11a:	f108 38ff 	add.w	r8, r8, #4294967295
 800d11e:	e7eb      	b.n	800d0f8 <__kernel_rem_pio2+0x5a8>
 800d120:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d124:	f7f3 f8d2 	bl	80002cc <__adddf3>
 800d128:	3c01      	subs	r4, #1
 800d12a:	e7c1      	b.n	800d0b0 <__kernel_rem_pio2+0x560>
 800d12c:	4602      	mov	r2, r0
 800d12e:	460b      	mov	r3, r1
 800d130:	e7c6      	b.n	800d0c0 <__kernel_rem_pio2+0x570>
 800d132:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800d136:	f7f3 f8c9 	bl	80002cc <__adddf3>
 800d13a:	3401      	adds	r4, #1
 800d13c:	e7cb      	b.n	800d0d6 <__kernel_rem_pio2+0x586>
 800d13e:	ed95 7b00 	vldr	d7, [r5]
 800d142:	ed8d 7b00 	vstr	d7, [sp]
 800d146:	ed95 7b02 	vldr	d7, [r5, #8]
 800d14a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d14e:	ec53 2b17 	vmov	r2, r3, d7
 800d152:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d156:	f7f3 f8b9 	bl	80002cc <__adddf3>
 800d15a:	4602      	mov	r2, r0
 800d15c:	460b      	mov	r3, r1
 800d15e:	4606      	mov	r6, r0
 800d160:	460f      	mov	r7, r1
 800d162:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d166:	f7f3 f8af 	bl	80002c8 <__aeabi_dsub>
 800d16a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d16e:	f7f3 f8ad 	bl	80002cc <__adddf3>
 800d172:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d176:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800d17a:	e9c5 6700 	strd	r6, r7, [r5]
 800d17e:	e76d      	b.n	800d05c <__kernel_rem_pio2+0x50c>
 800d180:	ed94 7b00 	vldr	d7, [r4]
 800d184:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800d188:	ec51 0b17 	vmov	r0, r1, d7
 800d18c:	4652      	mov	r2, sl
 800d18e:	465b      	mov	r3, fp
 800d190:	ed8d 7b00 	vstr	d7, [sp]
 800d194:	f7f3 f89a 	bl	80002cc <__adddf3>
 800d198:	4602      	mov	r2, r0
 800d19a:	460b      	mov	r3, r1
 800d19c:	4606      	mov	r6, r0
 800d19e:	460f      	mov	r7, r1
 800d1a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d1a4:	f7f3 f890 	bl	80002c8 <__aeabi_dsub>
 800d1a8:	4652      	mov	r2, sl
 800d1aa:	465b      	mov	r3, fp
 800d1ac:	f7f3 f88e 	bl	80002cc <__adddf3>
 800d1b0:	3d01      	subs	r5, #1
 800d1b2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d1b6:	e9c4 6700 	strd	r6, r7, [r4]
 800d1ba:	e755      	b.n	800d068 <__kernel_rem_pio2+0x518>
 800d1bc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d1c0:	f7f3 f884 	bl	80002cc <__adddf3>
 800d1c4:	f108 38ff 	add.w	r8, r8, #4294967295
 800d1c8:	e758      	b.n	800d07c <__kernel_rem_pio2+0x52c>
 800d1ca:	bf00      	nop
 800d1cc:	f3af 8000 	nop.w
	...
 800d1d8:	41700000 	.word	0x41700000
 800d1dc:	3e700000 	.word	0x3e700000
 800d1e0:	9b04      	ldr	r3, [sp, #16]
 800d1e2:	9a04      	ldr	r2, [sp, #16]
 800d1e4:	601f      	str	r7, [r3, #0]
 800d1e6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800d1ea:	605c      	str	r4, [r3, #4]
 800d1ec:	609d      	str	r5, [r3, #8]
 800d1ee:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d1f2:	60d3      	str	r3, [r2, #12]
 800d1f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d1f8:	6110      	str	r0, [r2, #16]
 800d1fa:	6153      	str	r3, [r2, #20]
 800d1fc:	e719      	b.n	800d032 <__kernel_rem_pio2+0x4e2>
 800d1fe:	bf00      	nop

0800d200 <scalbn>:
 800d200:	b570      	push	{r4, r5, r6, lr}
 800d202:	ec55 4b10 	vmov	r4, r5, d0
 800d206:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800d20a:	4606      	mov	r6, r0
 800d20c:	462b      	mov	r3, r5
 800d20e:	b991      	cbnz	r1, 800d236 <scalbn+0x36>
 800d210:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800d214:	4323      	orrs	r3, r4
 800d216:	d03d      	beq.n	800d294 <scalbn+0x94>
 800d218:	4b35      	ldr	r3, [pc, #212]	@ (800d2f0 <scalbn+0xf0>)
 800d21a:	4620      	mov	r0, r4
 800d21c:	4629      	mov	r1, r5
 800d21e:	2200      	movs	r2, #0
 800d220:	f7f3 fa0a 	bl	8000638 <__aeabi_dmul>
 800d224:	4b33      	ldr	r3, [pc, #204]	@ (800d2f4 <scalbn+0xf4>)
 800d226:	429e      	cmp	r6, r3
 800d228:	4604      	mov	r4, r0
 800d22a:	460d      	mov	r5, r1
 800d22c:	da0f      	bge.n	800d24e <scalbn+0x4e>
 800d22e:	a328      	add	r3, pc, #160	@ (adr r3, 800d2d0 <scalbn+0xd0>)
 800d230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d234:	e01e      	b.n	800d274 <scalbn+0x74>
 800d236:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800d23a:	4291      	cmp	r1, r2
 800d23c:	d10b      	bne.n	800d256 <scalbn+0x56>
 800d23e:	4622      	mov	r2, r4
 800d240:	4620      	mov	r0, r4
 800d242:	4629      	mov	r1, r5
 800d244:	f7f3 f842 	bl	80002cc <__adddf3>
 800d248:	4604      	mov	r4, r0
 800d24a:	460d      	mov	r5, r1
 800d24c:	e022      	b.n	800d294 <scalbn+0x94>
 800d24e:	460b      	mov	r3, r1
 800d250:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800d254:	3936      	subs	r1, #54	@ 0x36
 800d256:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800d25a:	4296      	cmp	r6, r2
 800d25c:	dd0d      	ble.n	800d27a <scalbn+0x7a>
 800d25e:	2d00      	cmp	r5, #0
 800d260:	a11d      	add	r1, pc, #116	@ (adr r1, 800d2d8 <scalbn+0xd8>)
 800d262:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d266:	da02      	bge.n	800d26e <scalbn+0x6e>
 800d268:	a11d      	add	r1, pc, #116	@ (adr r1, 800d2e0 <scalbn+0xe0>)
 800d26a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d26e:	a31a      	add	r3, pc, #104	@ (adr r3, 800d2d8 <scalbn+0xd8>)
 800d270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d274:	f7f3 f9e0 	bl	8000638 <__aeabi_dmul>
 800d278:	e7e6      	b.n	800d248 <scalbn+0x48>
 800d27a:	1872      	adds	r2, r6, r1
 800d27c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800d280:	428a      	cmp	r2, r1
 800d282:	dcec      	bgt.n	800d25e <scalbn+0x5e>
 800d284:	2a00      	cmp	r2, #0
 800d286:	dd08      	ble.n	800d29a <scalbn+0x9a>
 800d288:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d28c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d290:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d294:	ec45 4b10 	vmov	d0, r4, r5
 800d298:	bd70      	pop	{r4, r5, r6, pc}
 800d29a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800d29e:	da08      	bge.n	800d2b2 <scalbn+0xb2>
 800d2a0:	2d00      	cmp	r5, #0
 800d2a2:	a10b      	add	r1, pc, #44	@ (adr r1, 800d2d0 <scalbn+0xd0>)
 800d2a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d2a8:	dac1      	bge.n	800d22e <scalbn+0x2e>
 800d2aa:	a10f      	add	r1, pc, #60	@ (adr r1, 800d2e8 <scalbn+0xe8>)
 800d2ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d2b0:	e7bd      	b.n	800d22e <scalbn+0x2e>
 800d2b2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d2b6:	3236      	adds	r2, #54	@ 0x36
 800d2b8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d2bc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d2c0:	4620      	mov	r0, r4
 800d2c2:	4b0d      	ldr	r3, [pc, #52]	@ (800d2f8 <scalbn+0xf8>)
 800d2c4:	4629      	mov	r1, r5
 800d2c6:	2200      	movs	r2, #0
 800d2c8:	e7d4      	b.n	800d274 <scalbn+0x74>
 800d2ca:	bf00      	nop
 800d2cc:	f3af 8000 	nop.w
 800d2d0:	c2f8f359 	.word	0xc2f8f359
 800d2d4:	01a56e1f 	.word	0x01a56e1f
 800d2d8:	8800759c 	.word	0x8800759c
 800d2dc:	7e37e43c 	.word	0x7e37e43c
 800d2e0:	8800759c 	.word	0x8800759c
 800d2e4:	fe37e43c 	.word	0xfe37e43c
 800d2e8:	c2f8f359 	.word	0xc2f8f359
 800d2ec:	81a56e1f 	.word	0x81a56e1f
 800d2f0:	43500000 	.word	0x43500000
 800d2f4:	ffff3cb0 	.word	0xffff3cb0
 800d2f8:	3c900000 	.word	0x3c900000
 800d2fc:	00000000 	.word	0x00000000

0800d300 <floor>:
 800d300:	ec51 0b10 	vmov	r0, r1, d0
 800d304:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d30c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800d310:	2e13      	cmp	r6, #19
 800d312:	460c      	mov	r4, r1
 800d314:	4605      	mov	r5, r0
 800d316:	4680      	mov	r8, r0
 800d318:	dc34      	bgt.n	800d384 <floor+0x84>
 800d31a:	2e00      	cmp	r6, #0
 800d31c:	da17      	bge.n	800d34e <floor+0x4e>
 800d31e:	a332      	add	r3, pc, #200	@ (adr r3, 800d3e8 <floor+0xe8>)
 800d320:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d324:	f7f2 ffd2 	bl	80002cc <__adddf3>
 800d328:	2200      	movs	r2, #0
 800d32a:	2300      	movs	r3, #0
 800d32c:	f7f3 fc14 	bl	8000b58 <__aeabi_dcmpgt>
 800d330:	b150      	cbz	r0, 800d348 <floor+0x48>
 800d332:	2c00      	cmp	r4, #0
 800d334:	da55      	bge.n	800d3e2 <floor+0xe2>
 800d336:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800d33a:	432c      	orrs	r4, r5
 800d33c:	2500      	movs	r5, #0
 800d33e:	42ac      	cmp	r4, r5
 800d340:	4c2b      	ldr	r4, [pc, #172]	@ (800d3f0 <floor+0xf0>)
 800d342:	bf08      	it	eq
 800d344:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800d348:	4621      	mov	r1, r4
 800d34a:	4628      	mov	r0, r5
 800d34c:	e023      	b.n	800d396 <floor+0x96>
 800d34e:	4f29      	ldr	r7, [pc, #164]	@ (800d3f4 <floor+0xf4>)
 800d350:	4137      	asrs	r7, r6
 800d352:	ea01 0307 	and.w	r3, r1, r7
 800d356:	4303      	orrs	r3, r0
 800d358:	d01d      	beq.n	800d396 <floor+0x96>
 800d35a:	a323      	add	r3, pc, #140	@ (adr r3, 800d3e8 <floor+0xe8>)
 800d35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d360:	f7f2 ffb4 	bl	80002cc <__adddf3>
 800d364:	2200      	movs	r2, #0
 800d366:	2300      	movs	r3, #0
 800d368:	f7f3 fbf6 	bl	8000b58 <__aeabi_dcmpgt>
 800d36c:	2800      	cmp	r0, #0
 800d36e:	d0eb      	beq.n	800d348 <floor+0x48>
 800d370:	2c00      	cmp	r4, #0
 800d372:	bfbe      	ittt	lt
 800d374:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800d378:	4133      	asrlt	r3, r6
 800d37a:	18e4      	addlt	r4, r4, r3
 800d37c:	ea24 0407 	bic.w	r4, r4, r7
 800d380:	2500      	movs	r5, #0
 800d382:	e7e1      	b.n	800d348 <floor+0x48>
 800d384:	2e33      	cmp	r6, #51	@ 0x33
 800d386:	dd0a      	ble.n	800d39e <floor+0x9e>
 800d388:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800d38c:	d103      	bne.n	800d396 <floor+0x96>
 800d38e:	4602      	mov	r2, r0
 800d390:	460b      	mov	r3, r1
 800d392:	f7f2 ff9b 	bl	80002cc <__adddf3>
 800d396:	ec41 0b10 	vmov	d0, r0, r1
 800d39a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d39e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800d3a2:	f04f 37ff 	mov.w	r7, #4294967295
 800d3a6:	40df      	lsrs	r7, r3
 800d3a8:	4207      	tst	r7, r0
 800d3aa:	d0f4      	beq.n	800d396 <floor+0x96>
 800d3ac:	a30e      	add	r3, pc, #56	@ (adr r3, 800d3e8 <floor+0xe8>)
 800d3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3b2:	f7f2 ff8b 	bl	80002cc <__adddf3>
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	f7f3 fbcd 	bl	8000b58 <__aeabi_dcmpgt>
 800d3be:	2800      	cmp	r0, #0
 800d3c0:	d0c2      	beq.n	800d348 <floor+0x48>
 800d3c2:	2c00      	cmp	r4, #0
 800d3c4:	da0a      	bge.n	800d3dc <floor+0xdc>
 800d3c6:	2e14      	cmp	r6, #20
 800d3c8:	d101      	bne.n	800d3ce <floor+0xce>
 800d3ca:	3401      	adds	r4, #1
 800d3cc:	e006      	b.n	800d3dc <floor+0xdc>
 800d3ce:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800d3d2:	2301      	movs	r3, #1
 800d3d4:	40b3      	lsls	r3, r6
 800d3d6:	441d      	add	r5, r3
 800d3d8:	4545      	cmp	r5, r8
 800d3da:	d3f6      	bcc.n	800d3ca <floor+0xca>
 800d3dc:	ea25 0507 	bic.w	r5, r5, r7
 800d3e0:	e7b2      	b.n	800d348 <floor+0x48>
 800d3e2:	2500      	movs	r5, #0
 800d3e4:	462c      	mov	r4, r5
 800d3e6:	e7af      	b.n	800d348 <floor+0x48>
 800d3e8:	8800759c 	.word	0x8800759c
 800d3ec:	7e37e43c 	.word	0x7e37e43c
 800d3f0:	bff00000 	.word	0xbff00000
 800d3f4:	000fffff 	.word	0x000fffff

0800d3f8 <_init>:
 800d3f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3fa:	bf00      	nop
 800d3fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3fe:	bc08      	pop	{r3}
 800d400:	469e      	mov	lr, r3
 800d402:	4770      	bx	lr

0800d404 <_fini>:
 800d404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d406:	bf00      	nop
 800d408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d40a:	bc08      	pop	{r3}
 800d40c:	469e      	mov	lr, r3
 800d40e:	4770      	bx	lr
