# 4.1 MSP430X CPU (CPUX) Introduction

The MSP430X CPU incorporates features specifically designed for modern programming techniques, such as calculated
branching, table processing, and the use of high-level languages such as C. The MSP430X CPU can address a 1MB
address range without paging. The MSP430X CPU is completely backward compatible with the MSP430 CPU.

The MSP430X CPU features include:

- RISC architecture
- Orthogonal architecture
- Full register access including program counter (PC), status register (SR), and stack pointer (SP)
- Single-cycle register operations
- Large register file reduces fetches to memory.
- 20-bit address bus allows direct access and branching throughout the entire memory range without paging.
- 16-bit data bus allows direct manipulation of word-wide arguments.
- Constant generator provides the six most often used immediate values and reduces code size.
- Direct memory-to-memory transfers without intermediate register holding
- Byte, word, and 20-bit address-word addressing

The block diagram of the MSP430X CPU is shown in Figure 4-1.

## Figure 4-1: MSP430X CPU Block Diagram

```mermaid
block-beta
    columns 8
    
    block:memory["Memory"]:8
        extmem["External Memory\n(FRAM/SRAM/Flash)"]
    end
    
    space:8
    
    block:membus["Memory Bus Interface"]:8
        abus["20-bit Address Bus"]
        dbus["16-bit Data Bus"]
    end
    
    space:1
    
    block:mau["Memory Address\nGeneration\nUnit"]:2
        maddr["Address\nGeneration"]
    end
    
    space:1
    
    block:ctrl["Control Unit"]:2
        idecode["Instruction\nDecode"]
        control["Control\nLogic"]
    end
    
    space:1
    
    block:memintf["Memory\nInterface\nUnit"]:1
        memctrl["Memory\nController"]
    end
    
    space:1
    
    block:regfile["Register File"]:3
        registers["16 x 16/20-bit Registers\nR0(PC), R1(SP), R2(SR), R3(CG)\nR4-R15 (General Purpose)"]
    end
    
    space:2
    
    block:alu["Arithmetic Logic Unit"]:3
        alucore["ALU Core\n16/20-bit Operations"]
    end
    
    space:3
    
    %% Key interconnections
    extmem --> abus
    abus --> maddr
    abus --> memctrl
    
    extmem --> dbus
    dbus --> memctrl
    dbus --> alucore
    dbus --> registers
    
    maddr --> abus
    registers --> maddr
    
    idecode --> control
    control --> registers
    control --> alucore
    control --> memctrl
    
    registers --> alucore
    alucore --> registers
    
    memctrl --> registers
    
    style extmem fill:#e3f2fd
    style abus fill:#e1f5fe
    style dbus fill:#e8f5e8
    style maddr fill:#fff3e0
    style idecode fill:#fff3e0
    style control fill:#fff3e0
    style memctrl fill:#f3e5f5
    style registers fill:#fce4ec
    style alucore fill:#fffde7
```

**Reference:** MSP430FR2xx FR4xx Family User's Guide (SLAU445I, October 2014â€“Revised March 2019)  
Section 4.1: "MSP430X CPU (CPUX) Introduction" - Figure 4-1
