IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.54   0.01    0.60     311 K    898 K    0.65    0.10    0.01    0.01     2576        6        1     70
   1    1     0.09   0.09   1.00    1.20      49 M     62 M    0.21    0.20    0.06    0.07     4256     4480       23     57
   2    0     0.01   1.70   0.01    0.74      42 K    143 K    0.71    0.39    0.00    0.00      336        1        2     68
   3    1     0.09   0.09   1.00    1.20      53 M     65 M    0.18    0.17    0.06    0.08     3080     6236       14     57
   4    0     0.01   1.23   0.00    0.63      51 K    178 K    0.71    0.28    0.00    0.00     1960        5        1     69
   5    1     0.11   0.11   1.07    1.20      51 M     65 M    0.21    0.22    0.05    0.06     5264     5122       70     58
   6    0     0.00   0.45   0.00    0.60      25 K    109 K    0.77    0.28    0.00    0.01      392        3        0     69
   7    1     0.07   0.22   0.32    0.81      15 M     19 M    0.20    0.28    0.02    0.03     1344     2780       62     58
   8    0     0.00   0.54   0.00    0.60      28 K    113 K    0.75    0.26    0.00    0.01     1064        3        1     68
   9    1     0.03   0.80   0.04    0.65     536 K   1638 K    0.67    0.16    0.00    0.01      112        7       21     58
  10    0     0.00   1.00   0.00    0.61      33 K    101 K    0.67    0.28    0.00    0.00     3136        5        0     67
  11    1     0.12   0.14   0.85    1.20      35 M     46 M    0.24    0.26    0.03    0.04     1400     1635       43     57
  12    0     0.00   0.48   0.00    0.60      44 K    143 K    0.69    0.30    0.00    0.01      784        2        1     69
  13    1     0.13   0.16   0.81    1.20      32 M     42 M    0.23    0.26    0.03    0.03     1344     3319       34     56
  14    0     0.01   1.00   0.01    0.98      42 K    249 K    0.83    0.58    0.00    0.00     4536       12        1     69
  15    1     0.06   0.08   0.74    1.20      36 M     45 M    0.20    0.18    0.06    0.08     2240     2092       31     57
  16    0     0.01   0.94   0.01    0.99      54 K    292 K    0.81    0.55    0.00    0.00     2408       12        0     69
  17    1     0.05   0.21   0.24    0.70      15 M     19 M    0.18    0.18    0.03    0.04     3192     2713      104     58
  18    0     0.01   1.02   0.01    1.01      36 K    242 K    0.85    0.59    0.00    0.00     3808        9        1     69
  19    1     0.08   0.20   0.41    0.92      16 M     22 M    0.25    0.28    0.02    0.03     3976     2969       58     59
  20    0     0.01   0.95   0.01    0.98      55 K    307 K    0.82    0.55    0.00    0.00     2576       11        0     70
  21    1     0.05   0.19   0.27    0.74      15 M     18 M    0.20    0.25    0.03    0.04     2744     2840       12     59
  22    0     0.00   1.13   0.00    0.60      24 K     98 K    0.75    0.33    0.00    0.00      952        2        0     70
  23    1     0.08   0.19   0.40    0.90      18 M     23 M    0.22    0.30    0.02    0.03     2800     3439       41     60
  24    0     0.00   1.01   0.00    0.60      57 K    148 K    0.61    0.28    0.00    0.00     2632        6        3     70
  25    1     0.01   0.08   0.15    0.62      14 M     16 M    0.15    0.20    0.11    0.13     2688     2886       12     59
  26    0     0.00   0.58   0.00    0.60      29 K    125 K    0.76    0.29    0.00    0.01      448        2        0     70
  27    1     0.09   0.12   0.71    1.20      31 M     39 M    0.21    0.27    0.04    0.04     1120     3513       54     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.93   0.01    0.77     838 K   3154 K    0.73    0.39    0.00    0.00    27608       79       11     61
 SKT    1     0.08   0.13   0.57    1.08     386 M    488 M    0.21    0.23    0.04    0.05    35560    44031      579     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.14   0.29    1.07     386 M    491 M    0.21    0.23    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   81 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.02 %

 C1 core residency: 17.66 %; C3 core residency: 0.45 %; C6 core residency: 54.86 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.48 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   64 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.70     0.29     219.06       9.07         214.94
 SKT   1    45.96    35.21     307.36      22.01         524.84
---------------------------------------------------------------------------------------------------------------
       *    46.66    35.51     526.42      31.08         524.11
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.22   0.02    0.68     364 K   1019 K    0.64    0.18    0.00    0.00     7448        9        5     70
   1    1     0.12   0.11   1.09    1.20      46 M     60 M    0.24    0.27    0.04    0.05     5432     7920       29     57
   2    0     0.00   0.55   0.00    0.60      40 K    142 K    0.71    0.28    0.00    0.01      896        3        1     68
   3    1     0.11   0.11   1.05    1.20      51 M     64 M    0.20    0.26    0.05    0.06     3640     4763      157     57
   4    0     0.01   0.95   0.01    1.00      45 K    252 K    0.82    0.58    0.00    0.00     2800       13        0     69
   5    1     0.14   0.13   1.09    1.20      50 M     63 M    0.20    0.23    0.04    0.05     4312     5349       30     57
   6    0     0.02   1.01   0.02    1.07      83 K    432 K    0.81    0.60    0.00    0.00     4984       20        0     68
   7    1     0.13   0.24   0.55    1.07      17 M     24 M    0.27    0.31    0.01    0.02     3360     3116       68     58
   8    0     0.00   1.04   0.00    0.60      29 K    105 K    0.72    0.32    0.00    0.00      896        3        0     68
   9    1     0.07   0.70   0.10    0.65    2005 K   3913 K    0.49    0.13    0.00    0.01      448       69       42     58
  10    0     0.01   1.03   0.01    0.93      70 K    306 K    0.77    0.55    0.00    0.00     3360       10        1     67
  11    1     0.07   0.07   0.99    1.20      49 M     61 M    0.20    0.22    0.07    0.09     2800     5744       85     57
  12    0     0.00   0.51   0.00    0.60      18 K    112 K    0.83    0.32    0.00    0.01      504        1        0     68
  13    1     0.03   0.05   0.65    1.19      34 M     41 M    0.17    0.15    0.11    0.14     1008     2061       16     57
  14    0     0.00   0.54   0.00    0.60      17 K     92 K    0.81    0.35    0.00    0.01      560        2        0     69
  15    1     0.10   0.14   0.70    1.20      27 M     35 M    0.24    0.29    0.03    0.04     1232     3168       24     57
  16    0     0.00   0.48   0.00    0.60      19 K     73 K    0.74    0.32    0.00    0.01      896        2        0     69
  17    1     0.02   0.09   0.18    0.63      14 M     17 M    0.16    0.19    0.09    0.11     2128     2994       42     59
  18    0     0.00   0.43   0.00    0.60      17 K     77 K    0.78    0.23    0.00    0.01      616        1        0     69
  19    1     0.11   0.17   0.66    1.17      21 M     28 M    0.25    0.36    0.02    0.03     4312     4330       27     59
  20    0     0.00   0.47   0.00    0.60      23 K     91 K    0.75    0.24    0.00    0.01      728        1        1     69
  21    1     0.02   0.11   0.18    0.63      15 M     18 M    0.16    0.20    0.08    0.09     3416     2953        5     60
  22    0     0.00   1.30   0.00    0.63      44 K    133 K    0.67    0.32    0.00    0.00      784        4        1     70
  23    1     0.03   0.15   0.21    0.66      13 M     17 M    0.20    0.21    0.04    0.05     2016     2466        9     60
  24    0     0.00   0.32   0.00    0.62      20 K     78 K    0.73    0.15    0.00    0.02     1344        2        0     70
  25    1     0.07   0.19   0.34    0.83      16 M     20 M    0.21    0.28    0.03    0.03     1848     3136       11     59
  26    0     0.00   0.64   0.00    0.60      37 K    128 K    0.71    0.30    0.00    0.01     2184        3        0     70
  27    1     0.03   0.04   0.62    1.16      33 M     40 M    0.16    0.15    0.13    0.16     1736     2485        9     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.97   0.01    0.78     832 K   3047 K    0.73    0.40    0.00    0.00    28000       74        6     61
 SKT    1     0.07   0.12   0.60    1.09     394 M    497 M    0.21    0.24    0.04    0.05    37688    50554      554     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.13   0.30    1.09     394 M    500 M    0.21    0.24    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   85 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.84 %

 C1 core residency: 15.93 %; C3 core residency: 1.57 %; C6 core residency: 54.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.00 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   64 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.67     0.29     219.43       8.99         224.90
 SKT   1    44.95    35.37     307.79      22.01         485.32
---------------------------------------------------------------------------------------------------------------
       *    45.62    35.66     527.22      31.00         484.83
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     276 K    914 K    0.70    0.11    0.01    0.02     2744        7        0     69
   1    1     0.14   0.11   1.20    1.20      52 M     64 M    0.19    0.22    0.04    0.05     3920     4993       33     57
   2    0     0.04   1.14   0.03    1.10     123 K    673 K    0.82    0.59    0.00    0.00     8624       35        0     68
   3    1     0.07   0.06   1.19    1.20      62 M     73 M    0.16    0.17    0.09    0.11     6608     9770        5     56
   4    0     0.02   1.41   0.02    0.97      67 K    347 K    0.81    0.54    0.00    0.00     2968       12        0     69
   5    1     0.07   0.07   1.03    1.20      48 M     60 M    0.20    0.21    0.07    0.08     3528     4304       62     57
   6    0     0.00   0.75   0.00    0.60      29 K    147 K    0.80    0.38    0.00    0.01     2576        3        0     69
   7    1     0.14   0.20   0.69    1.18      18 M     26 M    0.30    0.32    0.01    0.02     3864     3214      117     57
   8    0     0.00   0.68   0.00    0.60      19 K    115 K    0.83    0.36    0.00    0.01      952        4        1     68
   9    1     0.01   0.60   0.02    0.61     361 K   1378 K    0.74    0.13    0.00    0.01      504        4       10     59
  10    0     0.00   0.67   0.00    0.60      28 K    147 K    0.81    0.38    0.00    0.01      728        2        0     67
  11    1     0.06   0.08   0.79    1.20      36 M     45 M    0.20    0.19    0.06    0.07     2464     2110       23     57
  12    0     0.01   1.46   0.01    0.69      43 K    158 K    0.73    0.38    0.00    0.00      952        3        0     68
  13    1     0.06   0.09   0.64    1.18      26 M     33 M    0.21    0.32    0.04    0.06     2408     3659       30     57
  14    0     0.02   1.54   0.01    0.66      85 K    358 K    0.76    0.33    0.00    0.00      616        7        3     69
  15    1     0.12   0.11   1.08    1.20      41 M     54 M    0.24    0.29    0.03    0.05     1288     3240       26     57
  16    0     0.00   0.56   0.00    0.60      35 K    190 K    0.81    0.27    0.00    0.01      504        2        0     69
  17    1     0.01   0.07   0.21    0.67      16 M     19 M    0.15    0.20    0.11    0.13     1176     2890       29     58
  18    0     0.00   0.67   0.00    0.60      27 K    109 K    0.75    0.29    0.00    0.01      392        2        0     69
  19    1     0.10   0.14   0.69    1.17      20 M     26 M    0.22    0.30    0.02    0.03     1680     4066       20     59
  20    0     0.01   1.19   0.00    0.60      43 K    159 K    0.73    0.35    0.00    0.00     1512        5        1     70
  21    1     0.07   0.18   0.37    0.87      14 M     18 M    0.20    0.28    0.02    0.03      896     2575       24     59
  22    0     0.01   1.58   0.00    0.70      29 K    126 K    0.77    0.35    0.00    0.00     1120        2        0     70
  23    1     0.08   0.18   0.43    0.94      15 M     20 M    0.22    0.32    0.02    0.03     2968     2713       45     60
  24    0     0.00   0.48   0.00    0.60      18 K     95 K    0.81    0.25    0.00    0.01     1008        2        0     70
  25    1     0.03   0.10   0.28    0.75      16 M     20 M    0.20    0.21    0.06    0.07     3136     3403       11     59
  26    0     0.01   1.65   0.01    0.70      34 K    177 K    0.81    0.34    0.00    0.00     2072        4        1     69
  27    1     0.09   0.11   0.76    1.20      28 M     37 M    0.24    0.34    0.03    0.04     2520     2678      122     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.77     863 K   3724 K    0.77    0.39    0.00    0.00    26768       90        5     60
 SKT    1     0.07   0.11   0.67    1.12     399 M    503 M    0.21    0.25    0.04    0.05    36960    49619      557     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.12   0.34    1.12     399 M    507 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   95 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.37 %

 C1 core residency: 16.35 %; C3 core residency: 0.22 %; C6 core residency: 53.05 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 3.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.04 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.70     0.29     220.79       9.02         194.54
 SKT   1    44.68    35.52     320.50      22.12         477.68
---------------------------------------------------------------------------------------------------------------
       *    45.38    35.80     541.28      31.13         477.26
