{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669756136182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669756136183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 18:08:56 2022 " "Processing started: Tue Nov 29 18:08:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669756136183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756136183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_monociclo -c RISC_V_monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_monociclo -c RISC_V_monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756136184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669756136679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669756136679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-arch_Control " "Found design unit 1: Control-arch_Control" {  } { { "src/control.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151596 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "src/control.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/immediate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/immediate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Immediate_Generator-arch_Inmmediate_Generator " "Found design unit 1: Immediate_Generator-arch_Inmmediate_Generator" {  } { { "src/Immediate_Generator.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/Immediate_Generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151600 ""} { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generator " "Found entity 1: Immediate_Generator" {  } { { "src/Immediate_Generator.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/Immediate_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-arch_1 " "Found design unit 1: mux2-arch_1" {  } { { "src/mux2.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/mux2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151603 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "src/mux2.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/mux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch_1 " "Found design unit 1: reg_file-arch_1" {  } { { "src/reg_file.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/reg_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151608 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "src/reg_file.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/reg_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch_1 " "Found design unit 1: reg-arch_1" {  } { { "src/reg.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151610 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/reg.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-arch_1 " "Found design unit 1: ram-arch_1" {  } { { "src/ram.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151613 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "src/ram.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-arch_1 " "Found design unit 1: inst_mem-arch_1" {  } { { "src/inst_mem.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/inst_mem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151615 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "src/inst_mem.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/inst_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch_1 " "Found design unit 1: alu-arch_1" {  } { { "src/alu.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151618 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arch_1 " "Found design unit 1: adder-arch_1" {  } { { "src/adder.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/adder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151620 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/adder.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_monociclo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_monociclo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_monociclo " "Found entity 1: RISC_V_monociclo" {  } { { "src/RISC_V_monociclo.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_monociclo/src/RISC_V_monociclo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quatro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/quatro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quatro-arch_1 " "Found design unit 1: quatro-arch_1" {  } { { "src/quatro.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/quatro.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151626 ""} { "Info" "ISGN_ENTITY_NAME" "1 quatro " "Found entity 1: quatro" {  } { { "src/quatro.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/quatro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/shift_left_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_1-arch_1 " "Found design unit 1: shift_left_1-arch_1" {  } { { "src/shift_left_1.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/shift_left_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151629 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_1 " "Found entity 1: shift_left_1" {  } { { "src/shift_left_1.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_monociclo/src/shift_left_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/controle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "src/Controle.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_monociclo/src/Controle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669756151632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_monociclo " "Elaborating entity \"RISC_V_monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669756151669 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "o_ULA " "Found inconsistent dimensions for element \"o_ULA\"" {  } { { "src/RISC_V_monociclo.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_monociclo/src/RISC_V_monociclo.bdf" { { 352 1968 2048 369 "o_ULA\[7..0\]" "" } { 352 1864 1920 369 "o_ULA" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669756151677 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "o_ULA " "Found inconsistent dimensions for element \"o_ULA\"" {  } { { "src/RISC_V_monociclo.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_monociclo/src/RISC_V_monociclo.bdf" { { 352 1968 2048 369 "o_ULA\[7..0\]" "" } { 304 2296 2376 321 "o_ULA" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669756151677 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "o_ULA " "Converted elements in bus name \"o_ULA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o_ULA\[7..0\] o_ULA7..0 " "Converted element name(s) from \"o_ULA\[7..0\]\" to \"o_ULA7..0\"" {  } { { "src/RISC_V_monociclo.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_monociclo/src/RISC_V_monociclo.bdf" { { 352 1968 2048 369 "o_ULA\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1669756151677 ""}  } { { "src/RISC_V_monociclo.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_monociclo/src/RISC_V_monociclo.bdf" { { 352 1968 2048 369 "o_ULA\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1669756151677 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "i_OP\[2..0\] alu ULA " "Port \"i_OP\[2..0\]\" of type alu of instance \"ULA\" is missing source signal" {  } { { "src/RISC_V_monociclo.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_monociclo/src/RISC_V_monociclo.bdf" { { 368 1552 1624 368 "" "" } { 336 1624 1864 448 "ULA" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1669756151678 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "i_DATA_A\[31..0\] mux2 MUX_PARA_REGISTRADORES \"o_ULA\" " "Width mismatch in port \"i_DATA_A\[31..0\]\" of instance \"MUX_PARA_REGISTRADORES\" and type mux2 -- source is \"\"o_ULA\"\"" {  } { { "src/RISC_V_monociclo.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_monociclo/src/RISC_V_monociclo.bdf" { { 304 2296 2376 321 "o_ULA" "" } { 352 1864 1920 369 "o_ULA" "" } { 304 2296 2376 321 "o_ULA" "" } { 288 2376 2616 400 "MUX_PARA_REGISTRADORES" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669756151678 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "o_ULA \"o_DATA\[31..0\]\" (ID alu:ULA) " "Width mismatch in o_ULA -- source is \"\"o_DATA\[31..0\]\" (ID alu:ULA)\"" {  } { { "src/RISC_V_monociclo.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_monociclo/src/RISC_V_monociclo.bdf" { { 352 1864 1920 369 "o_ULA" "" } { 336 1624 1864 448 "ULA" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669756151678 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "o_ULA \"o_DATA\[31..0\]\" (ID alu:ULA) " "Width mismatch in o_ULA -- source is \"\"o_DATA\[31..0\]\" (ID alu:ULA)\"" {  } { { "src/RISC_V_monociclo.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_monociclo/src/RISC_V_monociclo.bdf" { { 352 1864 1920 369 "o_ULA" "" } { 304 2296 2376 321 "o_ULA" "" } { 336 1624 1864 448 "ULA" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669756151678 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669756151679 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669756151835 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 29 18:09:11 2022 " "Processing ended: Tue Nov 29 18:09:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669756151835 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669756151835 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669756151835 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756151835 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669756152550 ""}
