<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="runOnfpga" language="c" vlnv="xilinx.com:hls:runOnfpga:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="true" compileOptions=" -g -D PARALLELISATION=4 -I /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/reference_files" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_hs">
    <ports>
      <port name="M_AXI_MAXIPORT0" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="M_AXI_MAXIPORT1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="output_flags" addressQualifier="1" id="0" port="M_AXI_MAXIPORT0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="input_words" addressQualifier="1" id="1" port="M_AXI_MAXIPORT0" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="bloom_filter" addressQualifier="1" id="2" port="M_AXI_MAXIPORT1" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="unsigned int*"/>
      <arg name="total_size" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="load_filter" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x3C" hostOffset="0x0" hostSize="0x1" type="bool"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
