
L06_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d550  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f0  0800d720  0800d720  0000e720  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd10  0800dd10  0000f24c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dd10  0800dd10  0000ed10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dd18  0800dd18  0000f24c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd18  0800dd18  0000ed18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dd1c  0800dd1c  0000ed1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000024c  20000000  0800dd20  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  2000024c  0800df6c  0000f24c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000608  0800df6c  0000f608  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f24c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b6c  00000000  00000000  0000f27c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003982  00000000  00000000  00026de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  0002a770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eb5  00000000  00000000  0002bab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029848  00000000  00000000  0002c965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ab97  00000000  00000000  000561ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7a56  00000000  00000000  00070d44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016879a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006770  00000000  00000000  001687e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  0016ef50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000024c 	.word	0x2000024c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d708 	.word	0x0800d708

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000250 	.word	0x20000250
 800020c:	0800d708 	.word	0x0800d708

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 fa47 	bl	80014c0 <null_ptr_check>
 8001032:	4603      	mov	r3, r0
 8001034:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8001036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d117      	bne.n	800106e <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2201      	movs	r2, #1
 8001044:	20d0      	movs	r0, #208	@ 0xd0
 8001046:	f000 f818 	bl	800107a <bmp2_get_regs>
 800104a:	4603      	mov	r3, r0
 800104c:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 800104e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d10b      	bne.n	800106e <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2b58      	cmp	r3, #88	@ 0x58
 800105c:	d105      	bne.n	800106a <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f000 fa79 	bl	8001556 <get_calib_param>
 8001064:	4603      	mov	r3, r0
 8001066:	73fb      	strb	r3, [r7, #15]
 8001068:	e001      	b.n	800106e <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 800106a:	23fc      	movs	r3, #252	@ 0xfc
 800106c:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800106e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800107a:	b590      	push	{r4, r7, lr}
 800107c:	b087      	sub	sp, #28
 800107e:	af00      	add	r7, sp, #0
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
 8001084:	603b      	str	r3, [r7, #0]
 8001086:	4603      	mov	r3, r0
 8001088:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800108a:	6838      	ldr	r0, [r7, #0]
 800108c:	f000 fa18 	bl	80014c0 <null_ptr_check>
 8001090:	4603      	mov	r3, r0
 8001092:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8001094:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d11e      	bne.n	80010da <bmp2_get_regs+0x60>
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d01b      	beq.n	80010da <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	785b      	ldrb	r3, [r3, #1]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d103      	bne.n	80010b2 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
 80010ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010b0:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	68dc      	ldr	r4, [r3, #12]
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	7bf8      	ldrb	r0, [r7, #15]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	68b9      	ldr	r1, [r7, #8]
 80010c0:	47a0      	blx	r4
 80010c2:	4603      	mov	r3, r0
 80010c4:	461a      	mov	r2, r3
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d004      	beq.n	80010de <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 80010d4:	23fe      	movs	r3, #254	@ 0xfe
 80010d6:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010d8:	e001      	b.n	80010de <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80010da:	23ff      	movs	r3, #255	@ 0xff
 80010dc:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80010de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	371c      	adds	r7, #28
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd90      	pop	{r4, r7, pc}

080010ea <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 80010ea:	b590      	push	{r4, r7, lr}
 80010ec:	b08b      	sub	sp, #44	@ 0x2c
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	60f8      	str	r0, [r7, #12]
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
 80010f6:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d901      	bls.n	8001102 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 80010fe:	2304      	movs	r3, #4
 8001100:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8001102:	6838      	ldr	r0, [r7, #0]
 8001104:	f000 f9dc 	bl	80014c0 <null_ptr_check>
 8001108:	4603      	mov	r3, r0
 800110a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 800110e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001112:	2b00      	cmp	r3, #0
 8001114:	d150      	bne.n	80011b8 <bmp2_set_regs+0xce>
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d04d      	beq.n	80011b8 <bmp2_set_regs+0xce>
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d04a      	beq.n	80011b8 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d043      	beq.n	80011b0 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	785b      	ldrb	r3, [r3, #1]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d114      	bne.n	8001160 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001136:	2300      	movs	r3, #0
 8001138:	77fb      	strb	r3, [r7, #31]
 800113a:	e00d      	b.n	8001158 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 800113c:	7ffb      	ldrb	r3, [r7, #31]
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	4413      	add	r3, r2
 8001142:	781a      	ldrb	r2, [r3, #0]
 8001144:	7ffb      	ldrb	r3, [r7, #31]
 8001146:	68f9      	ldr	r1, [r7, #12]
 8001148:	440b      	add	r3, r1
 800114a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001152:	7ffb      	ldrb	r3, [r7, #31]
 8001154:	3301      	adds	r3, #1
 8001156:	77fb      	strb	r3, [r7, #31]
 8001158:	7ffb      	ldrb	r3, [r7, #31]
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	429a      	cmp	r2, r3
 800115e:	d8ed      	bhi.n	800113c <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d90b      	bls.n	800117e <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8001166:	f107 0114 	add.w	r1, r7, #20
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	68ba      	ldr	r2, [r7, #8]
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	f000 f9c6 	bl	8001500 <interleave_data>
                temp_len = ((len * 2) - 1);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	3b01      	subs	r3, #1
 800117a:	623b      	str	r3, [r7, #32]
 800117c:	e001      	b.n	8001182 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	691c      	ldr	r4, [r3, #16]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	7818      	ldrb	r0, [r3, #0]
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f107 0114 	add.w	r1, r7, #20
 8001192:	6a3a      	ldr	r2, [r7, #32]
 8001194:	47a0      	blx	r4
 8001196:	4603      	mov	r3, r0
 8001198:	461a      	mov	r2, r3
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d00b      	beq.n	80011c0 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 80011a8:	23fe      	movs	r3, #254	@ 0xfe
 80011aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 80011ae:	e007      	b.n	80011c0 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 80011b0:	23fd      	movs	r3, #253	@ 0xfd
 80011b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 80011b6:	e003      	b.n	80011c0 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011b8:	23ff      	movs	r3, #255	@ 0xff
 80011ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80011be:	e000      	b.n	80011c2 <bmp2_set_regs+0xd8>
        if (len > 0)
 80011c0:	bf00      	nop
    }

    return rslt;
 80011c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	372c      	adds	r7, #44	@ 0x2c
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd90      	pop	{r4, r7, pc}

080011ce <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b084      	sub	sp, #16
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 80011d6:	23e0      	movs	r3, #224	@ 0xe0
 80011d8:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 80011da:	23b6      	movs	r3, #182	@ 0xb6
 80011dc:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80011de:	f107 010d 	add.w	r1, r7, #13
 80011e2:	f107 000e 	add.w	r0, r7, #14
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2201      	movs	r2, #1
 80011ea:	f7ff ff7e 	bl	80010ea <bmp2_set_regs>
 80011ee:	4603      	mov	r3, r0
 80011f0:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80011f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b084      	sub	sp, #16
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
 8001206:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001208:	2300      	movs	r3, #0
 800120a:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d02d      	beq.n	800126e <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001212:	f107 010c 	add.w	r1, r7, #12
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	2202      	movs	r2, #2
 800121a:	20f4      	movs	r0, #244	@ 0xf4
 800121c:	f7ff ff2d 	bl	800107a <bmp2_get_regs>
 8001220:	4603      	mov	r3, r0
 8001222:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001224:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d122      	bne.n	8001272 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 800122c:	7b3b      	ldrb	r3, [r7, #12]
 800122e:	095b      	lsrs	r3, r3, #5
 8001230:	b2da      	uxtb	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 8001236:	7b3b      	ldrb	r3, [r7, #12]
 8001238:	109b      	asrs	r3, r3, #2
 800123a:	b2db      	uxtb	r3, r3
 800123c:	f003 0307 	and.w	r3, r3, #7
 8001240:	b2da      	uxtb	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 8001246:	7b7b      	ldrb	r3, [r7, #13]
 8001248:	095b      	lsrs	r3, r3, #5
 800124a:	b2da      	uxtb	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8001250:	7b7b      	ldrb	r3, [r7, #13]
 8001252:	109b      	asrs	r3, r3, #2
 8001254:	b2db      	uxtb	r3, r3
 8001256:	f003 0307 	and.w	r3, r3, #7
 800125a:	b2da      	uxtb	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8001260:	7b7b      	ldrb	r3, [r7, #13]
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	b2da      	uxtb	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	715a      	strb	r2, [r3, #5]
 800126c:	e001      	b.n	8001272 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800126e:	23ff      	movs	r3, #255	@ 0xff
 8001270:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001272:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001276:	4618      	mov	r0, r3
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
 8001286:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8001288:	683a      	ldr	r2, [r7, #0]
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	2000      	movs	r0, #0
 800128e:	f000 f9fd 	bl	800168c <conf_sensor>
 8001292:	4603      	mov	r3, r0
}
 8001294:	4618      	mov	r0, r3
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d01b      	beq.n	80012e4 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 80012ac:	f107 010e 	add.w	r1, r7, #14
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	2201      	movs	r2, #1
 80012b4:	20f3      	movs	r0, #243	@ 0xf3
 80012b6:	f7ff fee0 	bl	800107a <bmp2_get_regs>
 80012ba:	4603      	mov	r3, r0
 80012bc:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80012be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d110      	bne.n	80012e8 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 80012c6:	7bbb      	ldrb	r3, [r7, #14]
 80012c8:	10db      	asrs	r3, r3, #3
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 80012d6:	7bbb      	ldrb	r3, [r7, #14]
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	705a      	strb	r2, [r3, #1]
 80012e2:	e001      	b.n	80012e8 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012e4:	23ff      	movs	r3, #255	@ 0xff
 80012e6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80012e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3710      	adds	r7, #16
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 8001300:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	68b9      	ldr	r1, [r7, #8]
 8001308:	4618      	mov	r0, r3
 800130a:	f000 f9bf 	bl	800168c <conf_sensor>
 800130e:	4603      	mov	r3, r0
 8001310:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001312:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001316:	4618      	mov	r0, r3
 8001318:	3718      	adds	r7, #24
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b086      	sub	sp, #24
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
 8001326:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8001328:	2300      	movs	r3, #0
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	2300      	movs	r3, #0
 800132e:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001330:	f107 0308 	add.w	r3, r7, #8
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d024      	beq.n	800138a <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001340:	f107 0110 	add.w	r1, r7, #16
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	2206      	movs	r2, #6
 8001348:	20f7      	movs	r0, #247	@ 0xf7
 800134a:	f7ff fe96 	bl	800107a <bmp2_get_regs>
 800134e:	4603      	mov	r3, r0
 8001350:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001352:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d119      	bne.n	800138e <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 800135a:	f107 0208 	add.w	r2, r7, #8
 800135e:	f107 0310 	add.w	r3, r7, #16
 8001362:	4611      	mov	r1, r2
 8001364:	4618      	mov	r0, r3
 8001366:	f000 fab9 	bl	80018dc <parse_sensor_data>
 800136a:	4603      	mov	r3, r0
 800136c:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 800136e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d10b      	bne.n	800138e <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 8001376:	f107 0308 	add.w	r3, r7, #8
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	4618      	mov	r0, r3
 8001380:	f000 f80b 	bl	800139a <bmp2_compensate_data>
 8001384:	4603      	mov	r3, r0
 8001386:	75fb      	strb	r3, [r7, #23]
 8001388:	e001      	b.n	800138e <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800138a:	23ff      	movs	r3, #255	@ 0xff
 800138c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800138e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b086      	sub	sp, #24
 800139e:	af00      	add	r7, sp, #0
 80013a0:	60f8      	str	r0, [r7, #12]
 80013a2:	60b9      	str	r1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f000 f88a 	bl	80014c0 <null_ptr_check>
 80013ac:	4603      	mov	r3, r0
 80013ae:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 80013b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d129      	bne.n	800140c <bmp2_compensate_data+0x72>
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d026      	beq.n	800140c <bmp2_compensate_data+0x72>
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d023      	beq.n	800140c <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80013c4:	68b9      	ldr	r1, [r7, #8]
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	f04f 0300 	mov.w	r3, #0
 80013ce:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 80013d2:	68b9      	ldr	r1, [r7, #8]
 80013d4:	f04f 0200 	mov.w	r2, #0
 80013d8:	f04f 0300 	mov.w	r3, #0
 80013dc:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	3308      	adds	r3, #8
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	68f9      	ldr	r1, [r7, #12]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 fabb 	bl	8001964 <compensate_temperature>
 80013ee:	4603      	mov	r3, r0
 80013f0:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80013f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d10a      	bne.n	8001410 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	68f9      	ldr	r1, [r7, #12]
 8001400:	4618      	mov	r0, r3
 8001402:	f000 fba5 	bl	8001b50 <compensate_pressure>
 8001406:	4603      	mov	r3, r0
 8001408:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 800140a:	e001      	b.n	8001410 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800140c:	23ff      	movs	r3, #255	@ 0xff
 800140e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001410:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 800141c:	b5b0      	push	{r4, r5, r7, lr}
 800141e:	b092      	sub	sp, #72	@ 0x48
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001428:	4b23      	ldr	r3, [pc, #140]	@ (80014b8 <bmp2_compute_meas_time+0x9c>)
 800142a:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800142e:	461d      	mov	r5, r3
 8001430:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001432:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001434:	682b      	ldr	r3, [r5, #0]
 8001436:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001438:	4b20      	ldr	r3, [pc, #128]	@ (80014bc <bmp2_compute_meas_time+0xa0>)
 800143a:	f107 0410 	add.w	r4, r7, #16
 800143e:	461d      	mov	r5, r3
 8001440:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001442:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001444:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001448:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f000 f837 	bl	80014c0 <null_ptr_check>
 8001452:	4603      	mov	r3, r0
 8001454:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8001458:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800145c:	2b00      	cmp	r3, #0
 800145e:	d122      	bne.n	80014a6 <bmp2_compute_meas_time+0x8a>
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d01f      	beq.n	80014a6 <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	7e1b      	ldrb	r3, [r3, #24]
 800146a:	2b03      	cmp	r3, #3
 800146c:	d111      	bne.n	8001492 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	78db      	ldrb	r3, [r3, #3]
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	3348      	adds	r3, #72	@ 0x48
 8001476:	443b      	add	r3, r7
 8001478:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	789b      	ldrb	r3, [r3, #2]
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	3348      	adds	r3, #72	@ 0x48
 8001484:	443b      	add	r3, r7
 8001486:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800148a:	441a      	add	r2, r3
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001490:	e00c      	b.n	80014ac <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	78db      	ldrb	r3, [r3, #3]
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	3348      	adds	r3, #72	@ 0x48
 800149a:	443b      	add	r3, r7
 800149c:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80014a4:	e002      	b.n	80014ac <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80014a6:	23ff      	movs	r3, #255	@ 0xff
 80014a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 80014ac:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3748      	adds	r7, #72	@ 0x48
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bdb0      	pop	{r4, r5, r7, pc}
 80014b8:	0800d720 	.word	0x0800d720
 80014bc:	0800d734 	.word	0x0800d734

080014c0 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d00b      	beq.n	80014e6 <null_ptr_check+0x26>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d007      	beq.n	80014e6 <null_ptr_check+0x26>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	691b      	ldr	r3, [r3, #16]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <null_ptr_check+0x26>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d102      	bne.n	80014ec <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 80014e6:	23ff      	movs	r3, #255	@ 0xff
 80014e8:	73fb      	strb	r3, [r7, #15]
 80014ea:	e001      	b.n	80014f0 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 80014ec:	2300      	movs	r3, #0
 80014ee:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80014f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3714      	adds	r7, #20
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001500:	b480      	push	{r7}
 8001502:	b087      	sub	sp, #28
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
 800150c:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 800150e:	2301      	movs	r3, #1
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	e015      	b.n	8001540 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	441a      	add	r2, r3
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	3b01      	subs	r3, #1
 8001520:	68b9      	ldr	r1, [r7, #8]
 8001522:	440b      	add	r3, r1
 8001524:	7812      	ldrb	r2, [r2, #0]
 8001526:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	441a      	add	r2, r3
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	68b9      	ldr	r1, [r7, #8]
 8001534:	440b      	add	r3, r1
 8001536:	7812      	ldrb	r2, [r2, #0]
 8001538:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	3301      	adds	r3, #1
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	429a      	cmp	r2, r3
 8001546:	d3e5      	bcc.n	8001514 <interleave_data+0x14>
    }
}
 8001548:	bf00      	nop
 800154a:	bf00      	nop
 800154c:	371c      	adds	r7, #28
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b08a      	sub	sp, #40	@ 0x28
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	f107 0310 	add.w	r3, r7, #16
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
 8001570:	611a      	str	r2, [r3, #16]
 8001572:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8001574:	f107 010c 	add.w	r1, r7, #12
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2219      	movs	r2, #25
 800157c:	2088      	movs	r0, #136	@ 0x88
 800157e:	f7ff fd7c 	bl	800107a <bmp2_get_regs>
 8001582:	4603      	mov	r3, r0
 8001584:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 8001588:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800158c:	2b00      	cmp	r3, #0
 800158e:	d177      	bne.n	8001680 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8001590:	7b7b      	ldrb	r3, [r7, #13]
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	b21a      	sxth	r2, r3
 8001596:	7b3b      	ldrb	r3, [r7, #12]
 8001598:	b21b      	sxth	r3, r3
 800159a:	4313      	orrs	r3, r2
 800159c:	b21b      	sxth	r3, r3
 800159e:	b29a      	uxth	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	b21a      	sxth	r2, r3
 80015aa:	7bbb      	ldrb	r3, [r7, #14]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 80015b6:	7c7b      	ldrb	r3, [r7, #17]
 80015b8:	021b      	lsls	r3, r3, #8
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	7c3b      	ldrb	r3, [r7, #16]
 80015be:	b21b      	sxth	r3, r3
 80015c0:	4313      	orrs	r3, r2
 80015c2:	b21a      	sxth	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 80015c8:	7cfb      	ldrb	r3, [r7, #19]
 80015ca:	021b      	lsls	r3, r3, #8
 80015cc:	b21a      	sxth	r2, r3
 80015ce:	7cbb      	ldrb	r3, [r7, #18]
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	4313      	orrs	r3, r2
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 80015dc:	7d7b      	ldrb	r3, [r7, #21]
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	7d3b      	ldrb	r3, [r7, #20]
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b21a      	sxth	r2, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 80015ee:	7dfb      	ldrb	r3, [r7, #23]
 80015f0:	021b      	lsls	r3, r3, #8
 80015f2:	b21a      	sxth	r2, r3
 80015f4:	7dbb      	ldrb	r3, [r7, #22]
 80015f6:	b21b      	sxth	r3, r3
 80015f8:	4313      	orrs	r3, r2
 80015fa:	b21a      	sxth	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001600:	7e7b      	ldrb	r3, [r7, #25]
 8001602:	021b      	lsls	r3, r3, #8
 8001604:	b21a      	sxth	r2, r3
 8001606:	7e3b      	ldrb	r3, [r7, #24]
 8001608:	b21b      	sxth	r3, r3
 800160a:	4313      	orrs	r3, r2
 800160c:	b21a      	sxth	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001612:	7efb      	ldrb	r3, [r7, #27]
 8001614:	021b      	lsls	r3, r3, #8
 8001616:	b21a      	sxth	r2, r3
 8001618:	7ebb      	ldrb	r3, [r7, #26]
 800161a:	b21b      	sxth	r3, r3
 800161c:	4313      	orrs	r3, r2
 800161e:	b21a      	sxth	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001624:	7f7b      	ldrb	r3, [r7, #29]
 8001626:	021b      	lsls	r3, r3, #8
 8001628:	b21a      	sxth	r2, r3
 800162a:	7f3b      	ldrb	r3, [r7, #28]
 800162c:	b21b      	sxth	r3, r3
 800162e:	4313      	orrs	r3, r2
 8001630:	b21a      	sxth	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8001636:	7ffb      	ldrb	r3, [r7, #31]
 8001638:	021b      	lsls	r3, r3, #8
 800163a:	b21a      	sxth	r2, r3
 800163c:	7fbb      	ldrb	r3, [r7, #30]
 800163e:	b21b      	sxth	r3, r3
 8001640:	4313      	orrs	r3, r2
 8001642:	b21a      	sxth	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8001648:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800164c:	021b      	lsls	r3, r3, #8
 800164e:	b21a      	sxth	r2, r3
 8001650:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001654:	b21b      	sxth	r3, r3
 8001656:	4313      	orrs	r3, r2
 8001658:	b21a      	sxth	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 800165e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001662:	021b      	lsls	r3, r3, #8
 8001664:	b21a      	sxth	r2, r3
 8001666:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800166a:	b21b      	sxth	r3, r3
 800166c:	4313      	orrs	r3, r2
 800166e:	b21a      	sxth	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8001674:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001678:	b25a      	sxtb	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 8001680:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001684:	4618      	mov	r0, r3
 8001686:	3728      	adds	r7, #40	@ 0x28
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
 8001698:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800169a:	2300      	movs	r3, #0
 800169c:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 800169e:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 80016a2:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d074      	beq.n	8001794 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80016aa:	f107 0114 	add.w	r1, r7, #20
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2202      	movs	r2, #2
 80016b2:	20f4      	movs	r0, #244	@ 0xf4
 80016b4:	f7ff fce1 	bl	800107a <bmp2_get_regs>
 80016b8:	4603      	mov	r3, r0
 80016ba:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80016bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d169      	bne.n	8001798 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f7ff fd82 	bl	80011ce <bmp2_soft_reset>
 80016ca:	4603      	mov	r3, r0
 80016cc:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80016ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d160      	bne.n	8001798 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 80016d6:	f107 0314 	add.w	r3, r7, #20
 80016da:	68b9      	ldr	r1, [r7, #8]
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f861 	bl	80017a4 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80016e2:	7d7b      	ldrb	r3, [r7, #21]
 80016e4:	b25b      	sxtb	r3, r3
 80016e6:	f003 031f 	and.w	r3, r3, #31
 80016ea:	b25a      	sxtb	r2, r3
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	789b      	ldrb	r3, [r3, #2]
 80016f0:	015b      	lsls	r3, r3, #5
 80016f2:	b25b      	sxtb	r3, r3
 80016f4:	4313      	orrs	r3, r2
 80016f6:	b25b      	sxtb	r3, r3
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 80016fc:	7d7b      	ldrb	r3, [r7, #21]
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	f023 031c 	bic.w	r3, r3, #28
 8001704:	b25a      	sxtb	r2, r3
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	791b      	ldrb	r3, [r3, #4]
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	b25b      	sxtb	r3, r3
 800170e:	f003 031c 	and.w	r3, r3, #28
 8001712:	b25b      	sxtb	r3, r3
 8001714:	4313      	orrs	r3, r2
 8001716:	b25b      	sxtb	r3, r3
 8001718:	b2db      	uxtb	r3, r3
 800171a:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 800171c:	7d7b      	ldrb	r3, [r7, #21]
 800171e:	b25b      	sxtb	r3, r3
 8001720:	f023 0301 	bic.w	r3, r3, #1
 8001724:	b25a      	sxtb	r2, r3
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	795b      	ldrb	r3, [r3, #5]
 800172a:	b25b      	sxtb	r3, r3
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	b25b      	sxtb	r3, r3
 8001732:	4313      	orrs	r3, r2
 8001734:	b25b      	sxtb	r3, r3
 8001736:	b2db      	uxtb	r3, r3
 8001738:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 800173a:	f107 0114 	add.w	r1, r7, #20
 800173e:	f107 0010 	add.w	r0, r7, #16
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2202      	movs	r2, #2
 8001746:	f7ff fcd0 	bl	80010ea <bmp2_set_regs>
 800174a:	4603      	mov	r3, r0
 800174c:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 800174e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d120      	bne.n	8001798 <conf_sensor+0x10c>
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d01d      	beq.n	8001798 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	7bfa      	ldrb	r2, [r7, #15]
 8001760:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8001762:	7d3b      	ldrb	r3, [r7, #20]
 8001764:	b25b      	sxtb	r3, r3
 8001766:	f023 0303 	bic.w	r3, r3, #3
 800176a:	b25a      	sxtb	r2, r3
 800176c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	b25b      	sxtb	r3, r3
 8001776:	4313      	orrs	r3, r2
 8001778:	b25b      	sxtb	r3, r3
 800177a:	b2db      	uxtb	r3, r3
 800177c:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 800177e:	f107 0114 	add.w	r1, r7, #20
 8001782:	f107 0010 	add.w	r0, r7, #16
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2201      	movs	r2, #1
 800178a:	f7ff fcae 	bl	80010ea <bmp2_set_regs>
 800178e:	4603      	mov	r3, r0
 8001790:	75fb      	strb	r3, [r7, #23]
 8001792:	e001      	b.n	8001798 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001794:	23ff      	movs	r3, #255	@ 0xff
 8001796:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001798:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	78db      	ldrb	r3, [r3, #3]
 80017b2:	2b04      	cmp	r3, #4
 80017b4:	f200 808b 	bhi.w	80018ce <set_os_mode+0x12a>
 80017b8:	a201      	add	r2, pc, #4	@ (adr r2, 80017c0 <set_os_mode+0x1c>)
 80017ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017be:	bf00      	nop
 80017c0:	080017d5 	.word	0x080017d5
 80017c4:	08001807 	.word	0x08001807
 80017c8:	08001839 	.word	0x08001839
 80017cc:	0800186b 	.word	0x0800186b
 80017d0:	0800189d 	.word	0x0800189d
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b25b      	sxtb	r3, r3
 80017da:	f003 031f 	and.w	r3, r3, #31
 80017de:	b25b      	sxtb	r3, r3
 80017e0:	f043 0320 	orr.w	r3, r3, #32
 80017e4:	b25b      	sxtb	r3, r3
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	f023 031c 	bic.w	r3, r3, #28
 80017f6:	b25b      	sxtb	r3, r3
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	b25b      	sxtb	r3, r3
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	701a      	strb	r2, [r3, #0]
            break;
 8001804:	e064      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	b25b      	sxtb	r3, r3
 800180c:	f003 031f 	and.w	r3, r3, #31
 8001810:	b25b      	sxtb	r3, r3
 8001812:	f043 0320 	orr.w	r3, r3, #32
 8001816:	b25b      	sxtb	r3, r3
 8001818:	b2da      	uxtb	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	b25b      	sxtb	r3, r3
 8001824:	f023 031c 	bic.w	r3, r3, #28
 8001828:	b25b      	sxtb	r3, r3
 800182a:	f043 0308 	orr.w	r3, r3, #8
 800182e:	b25b      	sxtb	r3, r3
 8001830:	b2da      	uxtb	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	701a      	strb	r2, [r3, #0]
            break;
 8001836:	e04b      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b25b      	sxtb	r3, r3
 800183e:	f003 031f 	and.w	r3, r3, #31
 8001842:	b25b      	sxtb	r3, r3
 8001844:	f043 0320 	orr.w	r3, r3, #32
 8001848:	b25b      	sxtb	r3, r3
 800184a:	b2da      	uxtb	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	b25b      	sxtb	r3, r3
 8001856:	f023 031c 	bic.w	r3, r3, #28
 800185a:	b25b      	sxtb	r3, r3
 800185c:	f043 030c 	orr.w	r3, r3, #12
 8001860:	b25b      	sxtb	r3, r3
 8001862:	b2da      	uxtb	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	701a      	strb	r2, [r3, #0]
            break;
 8001868:	e032      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	b25b      	sxtb	r3, r3
 8001870:	f003 031f 	and.w	r3, r3, #31
 8001874:	b25b      	sxtb	r3, r3
 8001876:	f043 0320 	orr.w	r3, r3, #32
 800187a:	b25b      	sxtb	r3, r3
 800187c:	b2da      	uxtb	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	b25b      	sxtb	r3, r3
 8001888:	f023 031c 	bic.w	r3, r3, #28
 800188c:	b25b      	sxtb	r3, r3
 800188e:	f043 0310 	orr.w	r3, r3, #16
 8001892:	b25b      	sxtb	r3, r3
 8001894:	b2da      	uxtb	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	701a      	strb	r2, [r3, #0]
            break;
 800189a:	e019      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	f003 031f 	and.w	r3, r3, #31
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	b25b      	sxtb	r3, r3
 80018ba:	f023 031c 	bic.w	r3, r3, #28
 80018be:	b25b      	sxtb	r3, r3
 80018c0:	f043 0314 	orr.w	r3, r3, #20
 80018c4:	b25b      	sxtb	r3, r3
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	701a      	strb	r2, [r3, #0]
            break;
 80018cc:	e000      	b.n	80018d0 <set_os_mode+0x12c>
        default:
            break;
 80018ce:	bf00      	nop
    }
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	031b      	lsls	r3, r3, #12
 80018ec:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	3301      	adds	r3, #1
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3302      	adds	r3, #2
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	091b      	lsrs	r3, r3, #4
 8001900:	b2db      	uxtb	r3, r3
 8001902:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001904:	697a      	ldr	r2, [r7, #20]
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	431a      	orrs	r2, r3
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	431a      	orrs	r2, r3
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	3303      	adds	r3, #3
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	031b      	lsls	r3, r3, #12
 800191a:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3304      	adds	r3, #4
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	011b      	lsls	r3, r3, #4
 8001924:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3305      	adds	r3, #5
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	091b      	lsrs	r3, r3, #4
 800192e:	b2db      	uxtb	r3, r3
 8001930:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	431a      	orrs	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4313      	orrs	r3, r2
 800193c:	461a      	mov	r2, r3
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	4619      	mov	r1, r3
 800194c:	4610      	mov	r0, r2
 800194e:	f000 fae3 	bl	8001f18 <st_check_boundaries>
 8001952:	4603      	mov	r3, r0
 8001954:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001956:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
	...

08001964 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001964:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001968:	b08c      	sub	sp, #48	@ 0x30
 800196a:	af00      	add	r7, sp, #0
 800196c:	60f8      	str	r0, [r7, #12]
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001972:	2300      	movs	r3, #0
 8001974:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7fe fdf1 	bl	8000564 <__aeabi_i2d>
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	4b6c      	ldr	r3, [pc, #432]	@ (8001b38 <compensate_temperature+0x1d4>)
 8001988:	f7fe ff80 	bl	800088c <__aeabi_ddiv>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4614      	mov	r4, r2
 8001992:	461d      	mov	r5, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	8b9b      	ldrh	r3, [r3, #28]
 8001998:	4618      	mov	r0, r3
 800199a:	f7fe fdd3 	bl	8000544 <__aeabi_ui2d>
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	4b66      	ldr	r3, [pc, #408]	@ (8001b3c <compensate_temperature+0x1d8>)
 80019a4:	f7fe ff72 	bl	800088c <__aeabi_ddiv>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4620      	mov	r0, r4
 80019ae:	4629      	mov	r1, r5
 80019b0:	f7fe fc8a 	bl	80002c8 <__aeabi_dsub>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4614      	mov	r4, r2
 80019ba:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fdce 	bl	8000564 <__aeabi_i2d>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80019cc:	4620      	mov	r0, r4
 80019ce:	4629      	mov	r1, r5
 80019d0:	f7fe fe32 	bl	8000638 <__aeabi_dmul>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fdbf 	bl	8000564 <__aeabi_i2d>
 80019e6:	f04f 0200 	mov.w	r2, #0
 80019ea:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80019ee:	f7fe ff4d 	bl	800088c <__aeabi_ddiv>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4614      	mov	r4, r2
 80019f8:	461d      	mov	r5, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	8b9b      	ldrh	r3, [r3, #28]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe fda0 	bl	8000544 <__aeabi_ui2d>
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	4b4d      	ldr	r3, [pc, #308]	@ (8001b40 <compensate_temperature+0x1dc>)
 8001a0a:	f7fe ff3f 	bl	800088c <__aeabi_ddiv>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4620      	mov	r0, r4
 8001a14:	4629      	mov	r1, r5
 8001a16:	f7fe fc57 	bl	80002c8 <__aeabi_dsub>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4614      	mov	r4, r2
 8001a20:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7fe fd9c 	bl	8000564 <__aeabi_i2d>
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001a34:	f7fe ff2a 	bl	800088c <__aeabi_ddiv>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4690      	mov	r8, r2
 8001a3e:	4699      	mov	r9, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	8b9b      	ldrh	r3, [r3, #28]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd7d 	bl	8000544 <__aeabi_ui2d>
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b40 <compensate_temperature+0x1dc>)
 8001a50:	f7fe ff1c 	bl	800088c <__aeabi_ddiv>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4640      	mov	r0, r8
 8001a5a:	4649      	mov	r1, r9
 8001a5c:	f7fe fc34 	bl	80002c8 <__aeabi_dsub>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001a64:	4620      	mov	r0, r4
 8001a66:	4629      	mov	r1, r5
 8001a68:	f7fe fde6 	bl	8000638 <__aeabi_dmul>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4614      	mov	r4, r2
 8001a72:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fd72 	bl	8000564 <__aeabi_i2d>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
    var2 =
 8001a84:	4620      	mov	r0, r4
 8001a86:	4629      	mov	r1, r5
 8001a88:	f7fe fdd6 	bl	8000638 <__aeabi_dmul>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001a94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a9c:	f7fe fc16 	bl	80002cc <__adddf3>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f7ff f876 	bl	8000b98 <__aeabi_d2iz>
 8001aac:	4602      	mov	r2, r0
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 8001ab2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ab6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001aba:	f7fe fc07 	bl	80002cc <__adddf3>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f04f 0200 	mov.w	r2, #0
 8001aca:	4b1e      	ldr	r3, [pc, #120]	@ (8001b44 <compensate_temperature+0x1e0>)
 8001acc:	f7fe fede 	bl	800088c <__aeabi_ddiv>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b48 <compensate_temperature+0x1e4>)
 8001ade:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ae2:	f7ff f81b 	bl	8000b1c <__aeabi_dcmplt>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d007      	beq.n	8001afc <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	4b15      	ldr	r3, [pc, #84]	@ (8001b48 <compensate_temperature+0x1e4>)
 8001af2:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001af6:	2301      	movs	r3, #1
 8001af8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001afc:	f04f 0200 	mov.w	r2, #0
 8001b00:	4b12      	ldr	r3, [pc, #72]	@ (8001b4c <compensate_temperature+0x1e8>)
 8001b02:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b06:	f7ff f827 	bl	8000b58 <__aeabi_dcmpgt>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d007      	beq.n	8001b20 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	4b0d      	ldr	r3, [pc, #52]	@ (8001b4c <compensate_temperature+0x1e8>)
 8001b16:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8001b20:	68f9      	ldr	r1, [r7, #12]
 8001b22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b26:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001b2a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3730      	adds	r7, #48	@ 0x30
 8001b32:	46bd      	mov	sp, r7
 8001b34:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b38:	40d00000 	.word	0x40d00000
 8001b3c:	40900000 	.word	0x40900000
 8001b40:	40c00000 	.word	0x40c00000
 8001b44:	40b40000 	.word	0x40b40000
 8001b48:	c0440000 	.word	0xc0440000
 8001b4c:	40554000 	.word	0x40554000

08001b50 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001b50:	b5b0      	push	{r4, r5, r7, lr}
 8001b52:	b08c      	sub	sp, #48	@ 0x30
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001b62:	f04f 0200 	mov.w	r2, #0
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7fe fcf6 	bl	8000564 <__aeabi_i2d>
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b80:	f7fe fe84 	bl	800088c <__aeabi_ddiv>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	4610      	mov	r0, r2
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	f04f 0200 	mov.w	r2, #0
 8001b90:	4bcb      	ldr	r3, [pc, #812]	@ (8001ec0 <compensate_pressure+0x370>)
 8001b92:	f7fe fb99 	bl	80002c8 <__aeabi_dsub>
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001b9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ba2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ba6:	f7fe fd47 	bl	8000638 <__aeabi_dmul>
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4614      	mov	r4, r2
 8001bb0:	461d      	mov	r5, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7fe fcd3 	bl	8000564 <__aeabi_i2d>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	4629      	mov	r1, r5
 8001bc6:	f7fe fd37 	bl	8000638 <__aeabi_dmul>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	4610      	mov	r0, r2
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f04f 0200 	mov.w	r2, #0
 8001bd6:	4bbb      	ldr	r3, [pc, #748]	@ (8001ec4 <compensate_pressure+0x374>)
 8001bd8:	f7fe fe58 	bl	800088c <__aeabi_ddiv>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe fcba 	bl	8000564 <__aeabi_i2d>
 8001bf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bf4:	f7fe fd20 	bl	8000638 <__aeabi_dmul>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4610      	mov	r0, r2
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	f7fe fb62 	bl	80002cc <__adddf3>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c10:	f7fe fb5c 	bl	80002cc <__adddf3>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	4ba9      	ldr	r3, [pc, #676]	@ (8001ec8 <compensate_pressure+0x378>)
 8001c22:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c26:	f7fe fe31 	bl	800088c <__aeabi_ddiv>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4614      	mov	r4, r2
 8001c30:	461d      	mov	r5, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7fe fc93 	bl	8000564 <__aeabi_i2d>
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	4ba2      	ldr	r3, [pc, #648]	@ (8001ecc <compensate_pressure+0x37c>)
 8001c44:	f7fe fcf8 	bl	8000638 <__aeabi_dmul>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	4629      	mov	r1, r5
 8001c50:	f7fe fb3c 	bl	80002cc <__adddf3>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc7e 	bl	8000564 <__aeabi_i2d>
 8001c68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c6c:	f7fe fce4 	bl	8000638 <__aeabi_dmul>
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	4610      	mov	r0, r2
 8001c76:	4619      	mov	r1, r3
 8001c78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c7c:	f7fe fcdc 	bl	8000638 <__aeabi_dmul>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	4b90      	ldr	r3, [pc, #576]	@ (8001ed0 <compensate_pressure+0x380>)
 8001c8e:	f7fe fdfd 	bl	800088c <__aeabi_ddiv>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	4614      	mov	r4, r2
 8001c98:	461d      	mov	r5, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fc5f 	bl	8000564 <__aeabi_i2d>
 8001ca6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001caa:	f7fe fcc5 	bl	8000638 <__aeabi_dmul>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	4629      	mov	r1, r5
 8001cb6:	f7fe fb09 	bl	80002cc <__adddf3>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f04f 0200 	mov.w	r2, #0
 8001cc6:	4b82      	ldr	r3, [pc, #520]	@ (8001ed0 <compensate_pressure+0x380>)
 8001cc8:	f7fe fde0 	bl	800088c <__aeabi_ddiv>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001cd4:	f04f 0200 	mov.w	r2, #0
 8001cd8:	4b7a      	ldr	r3, [pc, #488]	@ (8001ec4 <compensate_pressure+0x374>)
 8001cda:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cde:	f7fe fdd5 	bl	800088c <__aeabi_ddiv>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4610      	mov	r0, r2
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	4b79      	ldr	r3, [pc, #484]	@ (8001ed4 <compensate_pressure+0x384>)
 8001cf0:	f7fe faec 	bl	80002cc <__adddf3>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4614      	mov	r4, r2
 8001cfa:	461d      	mov	r5, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7fe fc1f 	bl	8000544 <__aeabi_ui2d>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	4629      	mov	r1, r5
 8001d0e:	f7fe fc93 	bl	8000638 <__aeabi_dmul>
 8001d12:	4602      	mov	r2, r0
 8001d14:	460b      	mov	r3, r1
 8001d16:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	f04f 0300 	mov.w	r3, #0
 8001d22:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d26:	f7fe fef9 	bl	8000b1c <__aeabi_dcmplt>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d10b      	bne.n	8001d48 <compensate_pressure+0x1f8>
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d3c:	f7fe ff0c 	bl	8000b58 <__aeabi_dcmpgt>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f000 80de 	beq.w	8001f04 <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7fe fbf9 	bl	8000544 <__aeabi_ui2d>
 8001d52:	4602      	mov	r2, r0
 8001d54:	460b      	mov	r3, r1
 8001d56:	f04f 0000 	mov.w	r0, #0
 8001d5a:	495f      	ldr	r1, [pc, #380]	@ (8001ed8 <compensate_pressure+0x388>)
 8001d5c:	f7fe fab4 	bl	80002c8 <__aeabi_dsub>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001d68:	f04f 0200 	mov.w	r2, #0
 8001d6c:	4b5b      	ldr	r3, [pc, #364]	@ (8001edc <compensate_pressure+0x38c>)
 8001d6e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d72:	f7fe fd8b 	bl	800088c <__aeabi_ddiv>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d7e:	f7fe faa3 	bl	80002c8 <__aeabi_dsub>
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	4610      	mov	r0, r2
 8001d88:	4619      	mov	r1, r3
 8001d8a:	a347      	add	r3, pc, #284	@ (adr r3, 8001ea8 <compensate_pressure+0x358>)
 8001d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d90:	f7fe fc52 	bl	8000638 <__aeabi_dmul>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4610      	mov	r0, r2
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001da0:	f7fe fd74 	bl	800088c <__aeabi_ddiv>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fbd6 	bl	8000564 <__aeabi_i2d>
 8001db8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dbc:	f7fe fc3c 	bl	8000638 <__aeabi_dmul>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dcc:	f7fe fc34 	bl	8000638 <__aeabi_dmul>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	4b40      	ldr	r3, [pc, #256]	@ (8001ee0 <compensate_pressure+0x390>)
 8001dde:	f7fe fd55 	bl	800088c <__aeabi_ddiv>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fbb7 	bl	8000564 <__aeabi_i2d>
 8001df6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dfa:	f7fe fc1d 	bl	8000638 <__aeabi_dmul>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	4610      	mov	r0, r2
 8001e04:	4619      	mov	r1, r3
 8001e06:	f04f 0200 	mov.w	r2, #0
 8001e0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001ec4 <compensate_pressure+0x374>)
 8001e0c:	f7fe fd3e 	bl	800088c <__aeabi_ddiv>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001e18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e1c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e20:	f7fe fa54 	bl	80002cc <__adddf3>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	4614      	mov	r4, r2
 8001e2a:	461d      	mov	r5, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7fe fb96 	bl	8000564 <__aeabi_i2d>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	4629      	mov	r1, r5
 8001e40:	f7fe fa44 	bl	80002cc <__adddf3>
 8001e44:	4602      	mov	r2, r0
 8001e46:	460b      	mov	r3, r1
 8001e48:	4610      	mov	r0, r2
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	4b24      	ldr	r3, [pc, #144]	@ (8001ee4 <compensate_pressure+0x394>)
 8001e52:	f7fe fd1b 	bl	800088c <__aeabi_ddiv>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e5e:	f7fe fa35 	bl	80002cc <__adddf3>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001e6a:	a311      	add	r3, pc, #68	@ (adr r3, 8001eb0 <compensate_pressure+0x360>)
 8001e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e70:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e74:	f7fe fe52 	bl	8000b1c <__aeabi_dcmplt>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d007      	beq.n	8001e8e <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001e7e:	a30c      	add	r3, pc, #48	@ (adr r3, 8001eb0 <compensate_pressure+0x360>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001e8e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001eb8 <compensate_pressure+0x368>)
 8001e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e94:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e98:	f7fe fe5e 	bl	8000b58 <__aeabi_dcmpgt>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	e022      	b.n	8001ee8 <compensate_pressure+0x398>
 8001ea2:	bf00      	nop
 8001ea4:	f3af 8000 	nop.w
 8001ea8:	00000000 	.word	0x00000000
 8001eac:	40b86a00 	.word	0x40b86a00
 8001eb0:	00000000 	.word	0x00000000
 8001eb4:	40dd4c00 	.word	0x40dd4c00
 8001eb8:	00000000 	.word	0x00000000
 8001ebc:	40fadb00 	.word	0x40fadb00
 8001ec0:	40ef4000 	.word	0x40ef4000
 8001ec4:	40e00000 	.word	0x40e00000
 8001ec8:	40100000 	.word	0x40100000
 8001ecc:	40f00000 	.word	0x40f00000
 8001ed0:	41200000 	.word	0x41200000
 8001ed4:	3ff00000 	.word	0x3ff00000
 8001ed8:	41300000 	.word	0x41300000
 8001edc:	40b00000 	.word	0x40b00000
 8001ee0:	41e00000 	.word	0x41e00000
 8001ee4:	40300000 	.word	0x40300000
 8001ee8:	d007      	beq.n	8001efa <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001eea:	a309      	add	r3, pc, #36	@ (adr r3, 8001f10 <compensate_pressure+0x3c0>)
 8001eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef0:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 8001efa:	68f9      	ldr	r1, [r7, #12]
 8001efc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f00:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001f04:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3730      	adds	r7, #48	@ 0x30
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bdb0      	pop	{r4, r5, r7, pc}
 8001f10:	00000000 	.word	0x00000000
 8001f14:	40fadb00 	.word	0x40fadb00

08001f18 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001f22:	2300      	movs	r3, #0
 8001f24:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	db03      	blt.n	8001f34 <st_check_boundaries+0x1c>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	dd09      	ble.n	8001f48 <st_check_boundaries+0x30>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	db06      	blt.n	8001f48 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a18      	ldr	r2, [pc, #96]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	dc02      	bgt.n	8001f48 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001f42:	23fa      	movs	r3, #250	@ 0xfa
 8001f44:	73fb      	strb	r3, [r7, #15]
 8001f46:	e023      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	db03      	blt.n	8001f56 <st_check_boundaries+0x3e>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a13      	ldr	r2, [pc, #76]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	dd09      	ble.n	8001f6a <st_check_boundaries+0x52>
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	db06      	blt.n	8001f6a <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	4a10      	ldr	r2, [pc, #64]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	dc02      	bgt.n	8001f6a <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001f64:	23fb      	movs	r3, #251	@ 0xfb
 8001f66:	73fb      	strb	r3, [r7, #15]
 8001f68:	e012      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	db03      	blt.n	8001f78 <st_check_boundaries+0x60>
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	4a0b      	ldr	r2, [pc, #44]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	dd09      	ble.n	8001f8c <st_check_boundaries+0x74>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	db03      	blt.n	8001f86 <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a07      	ldr	r2, [pc, #28]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	dd02      	ble.n	8001f8c <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001f86:	23f9      	movs	r3, #249	@ 0xf9
 8001f88:	73fb      	strb	r3, [r7, #15]
 8001f8a:	e001      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001f90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	000ffff0 	.word	0x000ffff0

08001fa4 <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7ff f839 	bl	8001024 <bmp2_init>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001fb6:	f107 0308 	add.w	r3, r7, #8
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff f91e 	bl	80011fe <bmp2_get_config>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001fd2:	f107 0308 	add.w	r3, r7, #8
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff f950 	bl	800127e <bmp2_set_config>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001fe2:	f107 0308 	add.w	r3, r7, #8
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	4619      	mov	r1, r3
 8001fea:	2003      	movs	r0, #3
 8001fec:	f7ff f982 	bl	80012f4 <bmp2_set_power_mode>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001ff4:	f107 0108 	add.w	r1, r7, #8
 8001ff8:	f107 0310 	add.w	r3, r7, #16
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff fa0c 	bl	800141c <bmp2_compute_meas_time>
 8002004:	4603      	mov	r3, r0
 8002006:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8002008:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
 800201e:	603b      	str	r3, [r7, #0]
 8002020:	4603      	mov	r3, r0
 8002022:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002028:	2300      	movs	r3, #0
 800202a:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	6858      	ldr	r0, [r3, #4]
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	891b      	ldrh	r3, [r3, #8]
 8002038:	2200      	movs	r2, #0
 800203a:	4619      	mov	r1, r3
 800203c:	f001 feb8 	bl	8003db0 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	6818      	ldr	r0, [r3, #0]
 8002044:	f107 010f 	add.w	r1, r7, #15
 8002048:	2305      	movs	r3, #5
 800204a:	2201      	movs	r2, #1
 800204c:	f003 f88f 	bl	800516e <HAL_SPI_Transmit>
 8002050:	4603      	mov	r3, r0
 8002052:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	6818      	ldr	r0, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	b29a      	uxth	r2, r3
 800205c:	2305      	movs	r3, #5
 800205e:	68b9      	ldr	r1, [r7, #8]
 8002060:	f003 f9fa 	bl	8005458 <HAL_SPI_Receive>
 8002064:	4603      	mov	r3, r0
 8002066:	461a      	mov	r2, r3
 8002068:	7dbb      	ldrb	r3, [r7, #22]
 800206a:	4413      	add	r3, r2
 800206c:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	6858      	ldr	r0, [r3, #4]
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	891b      	ldrh	r3, [r3, #8]
 8002076:	2201      	movs	r2, #1
 8002078:	4619      	mov	r1, r3
 800207a:	f001 fe99 	bl	8003db0 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 800207e:	7dbb      	ldrb	r3, [r7, #22]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <bmp2_spi_read+0x74>
    iError = -1;
 8002084:	23ff      	movs	r3, #255	@ 0xff
 8002086:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002088:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	60b9      	str	r1, [r7, #8]
 800209c:	607a      	str	r2, [r7, #4]
 800209e:	603b      	str	r3, [r7, #0]
 80020a0:	4603      	mov	r3, r0
 80020a2:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 80020a8:	2300      	movs	r3, #0
 80020aa:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	6858      	ldr	r0, [r3, #4]
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	891b      	ldrh	r3, [r3, #8]
 80020b8:	2200      	movs	r2, #0
 80020ba:	4619      	mov	r1, r3
 80020bc:	f001 fe78 	bl	8003db0 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	6818      	ldr	r0, [r3, #0]
 80020c4:	f107 010f 	add.w	r1, r7, #15
 80020c8:	2305      	movs	r3, #5
 80020ca:	2201      	movs	r2, #1
 80020cc:	f003 f84f 	bl	800516e <HAL_SPI_Transmit>
 80020d0:	4603      	mov	r3, r0
 80020d2:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	6818      	ldr	r0, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	b29a      	uxth	r2, r3
 80020dc:	2305      	movs	r3, #5
 80020de:	68b9      	ldr	r1, [r7, #8]
 80020e0:	f003 f845 	bl	800516e <HAL_SPI_Transmit>
 80020e4:	4603      	mov	r3, r0
 80020e6:	461a      	mov	r2, r3
 80020e8:	7dbb      	ldrb	r3, [r7, #22]
 80020ea:	4413      	add	r3, r2
 80020ec:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	6858      	ldr	r0, [r3, #4]
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	891b      	ldrh	r3, [r3, #8]
 80020f6:	2201      	movs	r2, #1
 80020f8:	4619      	mov	r1, r3
 80020fa:	f001 fe59 	bl	8003db0 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 80020fe:	7dbb      	ldrb	r3, [r7, #22]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <bmp2_spi_write+0x74>
    iError = -1;
 8002104:	23ff      	movs	r3, #255	@ 0xff
 8002106:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002108:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a05      	ldr	r2, [pc, #20]	@ (8002138 <bmp2_delay_us+0x24>)
 8002122:	fba2 2303 	umull	r2, r3, r2, r3
 8002126:	099b      	lsrs	r3, r3, #6
 8002128:	4618      	mov	r0, r3
 800212a:	f001 facd 	bl	80036c8 <HAL_Delay>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	10624dd3 	.word	0x10624dd3

0800213c <BMP2_ReadData>:
 *  @retval 0 -> Success.
 *  @retval <0 -> Failure.
 *
 */
int8_t BMP2_ReadData(struct bmp2_dev *dev, double* press, double* temp)
{
 800213c:	b590      	push	{r4, r7, lr}
 800213e:	b08b      	sub	sp, #44	@ 0x2c
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8002148:	23ff      	movs	r3, #255	@ 0xff
 800214a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  struct bmp2_status status;
  struct bmp2_data comp_data;
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	899b      	ldrh	r3, [r3, #12]
 8002154:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8002158:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800215c:	68f9      	ldr	r1, [r7, #12]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff f89c 	bl	800129c <bmp2_get_status>
 8002164:	4603      	mov	r3, r0
 8002166:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 800216a:	f107 0310 	add.w	r3, r7, #16
 800216e:	68f9      	ldr	r1, [r7, #12]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff f8d4 	bl	800131e <bmp2_get_sensor_data>
 8002176:	4603      	mov	r3, r0
 8002178:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    *temp = comp_data.temperature;
 800217c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	e9c1 2300 	strd	r2, r3, [r1]
    *press = comp_data.pressure / 100.0;
 8002186:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800218a:	f04f 0200 	mov.w	r2, #0
 800218e:	4b1c      	ldr	r3, [pc, #112]	@ (8002200 <BMP2_ReadData+0xc4>)
 8002190:	f7fe fb7c 	bl	800088c <__aeabi_ddiv>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	e9c1 2300 	strd	r2, r3, [r1]
    try--;
 800219e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	3b01      	subs	r3, #1
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 80021ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d003      	beq.n	80021bc <BMP2_ReadData+0x80>
 80021b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	dccd      	bgt.n	8002158 <BMP2_ReadData+0x1c>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = *press;
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c2:	68f9      	ldr	r1, [r7, #12]
 80021c4:	684c      	ldr	r4, [r1, #4]
 80021c6:	4610      	mov	r0, r2
 80021c8:	4619      	mov	r1, r3
 80021ca:	f7fe fd2d 	bl	8000c28 <__aeabi_d2f>
 80021ce:	4603      	mov	r3, r0
 80021d0:	6163      	str	r3, [r4, #20]
  BMP2_GET_TEMP(dev) = *temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d8:	68f9      	ldr	r1, [r7, #12]
 80021da:	684c      	ldr	r4, [r1, #4]
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	f7fe fd22 	bl	8000c28 <__aeabi_d2f>
 80021e4:	4603      	mov	r3, r0
 80021e6:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80021f0:	729a      	strb	r2, [r3, #10]

  return rslt;
 80021f2:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	372c      	adds	r7, #44	@ 0x2c
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd90      	pop	{r4, r7, pc}
 80021fe:	bf00      	nop
 8002200:	40590000 	.word	0x40590000

08002204 <FAN_PWM_Init>:
  * @brief Initialize PWM fan control
  * @param[in] hfan   : Fan PWM handler
  * @retval None
  */
void FAN_PWM_Init(FAN_PWM_Handle_TypeDef* hfan)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  hfan->Output.Duty = (hfan->ActiveState == FAN_ON_HIGH) ? (hfan->Output.Duty) : (100.0f - hfan->Output.Duty);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	7b1b      	ldrb	r3, [r3, #12]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d103      	bne.n	800221c <FAN_PWM_Init+0x18>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	edd3 7a02 	vldr	s15, [r3, #8]
 800221a:	e006      	b.n	800222a <FAN_PWM_Init+0x26>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002222:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002240 <FAN_PWM_Init+0x3c>
 8002226:	ee77 7a67 	vsub.f32	s15, s14, s15
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hfan->Output));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4618      	mov	r0, r3
 8002234:	f000 f8a8 	bl	8002388 <PWM_Init>
}
 8002238:	bf00      	nop
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	42c80000 	.word	0x42c80000

08002244 <FAN_PWM_WriteDuty>:
  * @param[in/out] hfan   : Fan PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void FAN_PWM_WriteDuty(FAN_PWM_Handle_TypeDef* hfan, float duty)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	ed87 0a00 	vstr	s0, [r7]
  const float minDuty = 60.0f; // Minimum duty cycle for the fan to start
 8002250:	4b27      	ldr	r3, [pc, #156]	@ (80022f0 <FAN_PWM_WriteDuty+0xac>)
 8002252:	60fb      	str	r3, [r7, #12]

  // Clamp the duty cycle to the valid range [0.0, 100.0]
  if (duty < 0.0f) {
 8002254:	edd7 7a00 	vldr	s15, [r7]
 8002258:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800225c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002260:	d503      	bpl.n	800226a <FAN_PWM_WriteDuty+0x26>
    duty = 0.0f;
 8002262:	f04f 0300 	mov.w	r3, #0
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	e00a      	b.n	8002280 <FAN_PWM_WriteDuty+0x3c>
  } else if (duty > 100.0f) {
 800226a:	edd7 7a00 	vldr	s15, [r7]
 800226e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80022f4 <FAN_PWM_WriteDuty+0xb0>
 8002272:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800227a:	dd01      	ble.n	8002280 <FAN_PWM_WriteDuty+0x3c>
    duty = 100.0f;
 800227c:	4b1e      	ldr	r3, [pc, #120]	@ (80022f8 <FAN_PWM_WriteDuty+0xb4>)
 800227e:	603b      	str	r3, [r7, #0]
  }

  // Map the duty cycle to the new range [minDuty, 100.0]
  if (duty > 0.0f) {
 8002280:	edd7 7a00 	vldr	s15, [r7]
 8002284:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800228c:	dd13      	ble.n	80022b6 <FAN_PWM_WriteDuty+0x72>
      duty = minDuty + (duty * (100.0f - minDuty) / 100.0f);
 800228e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80022f4 <FAN_PWM_WriteDuty+0xb0>
 8002292:	edd7 7a03 	vldr	s15, [r7, #12]
 8002296:	ee37 7a67 	vsub.f32	s14, s14, s15
 800229a:	edd7 7a00 	vldr	s15, [r7]
 800229e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022a2:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80022f4 <FAN_PWM_WriteDuty+0xb0>
 80022a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80022ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022b2:	edc7 7a00 	vstr	s15, [r7]
  }

  hfan->Output.Duty = (hfan->ActiveState == FAN_ON_HIGH) ? (duty) : (100.0f - duty);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	7b1b      	ldrb	r3, [r3, #12]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d006      	beq.n	80022cc <FAN_PWM_WriteDuty+0x88>
 80022be:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80022f4 <FAN_PWM_WriteDuty+0xb0>
 80022c2:	edd7 7a00 	vldr	s15, [r7]
 80022c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022ca:	e001      	b.n	80022d0 <FAN_PWM_WriteDuty+0x8c>
 80022cc:	edd7 7a00 	vldr	s15, [r7]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hfan->Output), hfan->Output.Duty);
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	edd3 7a02 	vldr	s15, [r3, #8]
 80022de:	eeb0 0a67 	vmov.f32	s0, s15
 80022e2:	4610      	mov	r0, r2
 80022e4:	f000 f868 	bl	80023b8 <PWM_WriteDuty>
}
 80022e8:	bf00      	nop
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	42700000 	.word	0x42700000
 80022f4:	42c80000 	.word	0x42c80000
 80022f8:	42c80000 	.word	0x42c80000

080022fc <HEATER_PWM_Init>:
  * @brief Initialize PWM heater control
  * @param[in] hhtr   : Heater PWM handler
  * @retval None
  */
void HEATER_PWM_Init(HEATER_PWM_Handle_TypeDef* hhtr)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (hhtr->Output.Duty) : (100.0f - hhtr->Output.Duty);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	7b1b      	ldrb	r3, [r3, #12]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d103      	bne.n	8002314 <HEATER_PWM_Init+0x18>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002312:	e006      	b.n	8002322 <HEATER_PWM_Init+0x26>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	edd3 7a02 	vldr	s15, [r3, #8]
 800231a:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002338 <HEATER_PWM_Init+0x3c>
 800231e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hhtr->Output));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4618      	mov	r0, r3
 800232c:	f000 f82c 	bl	8002388 <PWM_Init>
}
 8002330:	bf00      	nop
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	42c80000 	.word	0x42c80000

0800233c <HEATER_PWM_WriteDuty>:
  * @param[in/out] hhtr   : Heater PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void HEATER_PWM_WriteDuty(HEATER_PWM_Handle_TypeDef* hhtr, float duty)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	ed87 0a00 	vstr	s0, [r7]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (duty) : (100.0f - duty);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	7b1b      	ldrb	r3, [r3, #12]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d006      	beq.n	800235e <HEATER_PWM_WriteDuty+0x22>
 8002350:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002384 <HEATER_PWM_WriteDuty+0x48>
 8002354:	edd7 7a00 	vldr	s15, [r7]
 8002358:	ee77 7a67 	vsub.f32	s15, s14, s15
 800235c:	e001      	b.n	8002362 <HEATER_PWM_WriteDuty+0x26>
 800235e:	edd7 7a00 	vldr	s15, [r7]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hhtr->Output), hhtr->Output.Duty);
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002370:	eeb0 0a67 	vmov.f32	s0, s15
 8002374:	4610      	mov	r0, r2
 8002376:	f000 f81f 	bl	80023b8 <PWM_WriteDuty>
}
 800237a:	bf00      	nop
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	42c80000 	.word	0x42c80000

08002388 <PWM_Init>:
  * @brief Initialize PWM output
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	edd3 7a02 	vldr	s15, [r3, #8]
 8002396:	eeb0 0a67 	vmov.f32	s0, s15
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f000 f80c 	bl	80023b8 <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	4619      	mov	r1, r3
 80023aa:	4610      	mov	r0, r2
 80023ac:	f003 fed2 	bl	8006154 <HAL_TIM_PWM_Start>
}
 80023b0:	bf00      	nop
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 80023c4:	edd7 7a00 	vldr	s15, [r7]
 80023c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d0:	d503      	bpl.n	80023da <PWM_WriteDuty+0x22>
    duty = 0.0;
 80023d2:	f04f 0300 	mov.w	r3, #0
 80023d6:	603b      	str	r3, [r7, #0]
 80023d8:	e00a      	b.n	80023f0 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 80023da:	edd7 7a00 	vldr	s15, [r7]
 80023de:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800249c <PWM_WriteDuty+0xe4>
 80023e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ea:	dd01      	ble.n	80023f0 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 80023ec:	4b2c      	ldr	r3, [pc, #176]	@ (80024a0 <PWM_WriteDuty+0xe8>)
 80023ee:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fe:	3301      	adds	r3, #1
 8002400:	ee07 3a90 	vmov	s15, r3
 8002404:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002408:	edd7 7a00 	vldr	s15, [r7]
 800240c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002410:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800249c <PWM_WriteDuty+0xe4>
 8002414:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002418:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800241c:	ee17 3a90 	vmov	r3, s15
 8002420:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d105      	bne.n	8002436 <PWM_WriteDuty+0x7e>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002434:	e02c      	b.n	8002490 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	2b04      	cmp	r3, #4
 800243c:	d105      	bne.n	800244a <PWM_WriteDuty+0x92>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002448:	e022      	b.n	8002490 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b08      	cmp	r3, #8
 8002450:	d105      	bne.n	800245e <PWM_WriteDuty+0xa6>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800245c:	e018      	b.n	8002490 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b0c      	cmp	r3, #12
 8002464:	d105      	bne.n	8002472 <PWM_WriteDuty+0xba>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002470:	e00e      	b.n	8002490 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b10      	cmp	r3, #16
 8002478:	d105      	bne.n	8002486 <PWM_WriteDuty+0xce>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8002484:	e004      	b.n	8002490 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8002490:	bf00      	nop
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	42c80000 	.word	0x42c80000
 80024a0:	42c80000 	.word	0x42c80000

080024a4 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08c      	sub	sp, #48	@ 0x30
 80024a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024aa:	f107 031c 	add.w	r3, r7, #28
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	605a      	str	r2, [r3, #4]
 80024b4:	609a      	str	r2, [r3, #8]
 80024b6:	60da      	str	r2, [r3, #12]
 80024b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80024ba:	4b86      	ldr	r3, [pc, #536]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024be:	4a85      	ldr	r2, [pc, #532]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024c0:	f043 0310 	orr.w	r3, r3, #16
 80024c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024c6:	4b83      	ldr	r3, [pc, #524]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	61bb      	str	r3, [r7, #24]
 80024d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d2:	4b80      	ldr	r3, [pc, #512]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	4a7f      	ldr	r2, [pc, #508]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024d8:	f043 0304 	orr.w	r3, r3, #4
 80024dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024de:	4b7d      	ldr	r3, [pc, #500]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e2:	f003 0304 	and.w	r3, r3, #4
 80024e6:	617b      	str	r3, [r7, #20]
 80024e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024ea:	4b7a      	ldr	r3, [pc, #488]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ee:	4a79      	ldr	r2, [pc, #484]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024f6:	4b77      	ldr	r3, [pc, #476]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024fe:	613b      	str	r3, [r7, #16]
 8002500:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002502:	4b74      	ldr	r3, [pc, #464]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	4a73      	ldr	r2, [pc, #460]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002508:	f043 0301 	orr.w	r3, r3, #1
 800250c:	6313      	str	r3, [r2, #48]	@ 0x30
 800250e:	4b71      	ldr	r3, [pc, #452]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800251a:	4b6e      	ldr	r3, [pc, #440]	@ (80026d4 <MX_GPIO_Init+0x230>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251e:	4a6d      	ldr	r2, [pc, #436]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002520:	f043 0302 	orr.w	r3, r3, #2
 8002524:	6313      	str	r3, [r2, #48]	@ 0x30
 8002526:	4b6b      	ldr	r3, [pc, #428]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002532:	4b68      	ldr	r3, [pc, #416]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002536:	4a67      	ldr	r2, [pc, #412]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002538:	f043 0308 	orr.w	r3, r3, #8
 800253c:	6313      	str	r3, [r2, #48]	@ 0x30
 800253e:	4b65      	ldr	r3, [pc, #404]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002542:	f003 0308 	and.w	r3, r3, #8
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800254a:	4b62      	ldr	r3, [pc, #392]	@ (80026d4 <MX_GPIO_Init+0x230>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	4a61      	ldr	r2, [pc, #388]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002550:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002554:	6313      	str	r3, [r2, #48]	@ 0x30
 8002556:	4b5f      	ldr	r3, [pc, #380]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800255e:	603b      	str	r3, [r7, #0]
 8002560:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP280_SPI_CS1_GPIO_Port, BMP280_SPI_CS1_Pin, GPIO_PIN_RESET);
 8002562:	2200      	movs	r2, #0
 8002564:	2110      	movs	r1, #16
 8002566:	485c      	ldr	r0, [pc, #368]	@ (80026d8 <MX_GPIO_Init+0x234>)
 8002568:	f001 fc22 	bl	8003db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|Fan_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800256c:	2200      	movs	r2, #0
 800256e:	f244 4181 	movw	r1, #17537	@ 0x4481
 8002572:	485a      	ldr	r0, [pc, #360]	@ (80026dc <MX_GPIO_Init+0x238>)
 8002574:	f001 fc1c 	bl	8003db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002578:	2200      	movs	r2, #0
 800257a:	2140      	movs	r1, #64	@ 0x40
 800257c:	4858      	ldr	r0, [pc, #352]	@ (80026e0 <MX_GPIO_Init+0x23c>)
 800257e:	f001 fc17 	bl	8003db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BMP280_SPI_CS1_Pin;
 8002582:	2310      	movs	r3, #16
 8002584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002586:	2301      	movs	r3, #1
 8002588:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258a:	2300      	movs	r3, #0
 800258c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800258e:	2300      	movs	r3, #0
 8002590:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BMP280_SPI_CS1_GPIO_Port, &GPIO_InitStruct);
 8002592:	f107 031c 	add.w	r3, r7, #28
 8002596:	4619      	mov	r1, r3
 8002598:	484f      	ldr	r0, [pc, #316]	@ (80026d8 <MX_GPIO_Init+0x234>)
 800259a:	f001 fa5d 	bl	8003a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800259e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80025a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025aa:	2300      	movs	r3, #0
 80025ac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80025ae:	f107 031c 	add.w	r3, r7, #28
 80025b2:	4619      	mov	r1, r3
 80025b4:	484b      	ldr	r0, [pc, #300]	@ (80026e4 <MX_GPIO_Init+0x240>)
 80025b6:	f001 fa4f 	bl	8003a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80025ba:	2332      	movs	r3, #50	@ 0x32
 80025bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025be:	2302      	movs	r3, #2
 80025c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c2:	2300      	movs	r3, #0
 80025c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c6:	2303      	movs	r3, #3
 80025c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80025ca:	230b      	movs	r3, #11
 80025cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025ce:	f107 031c 	add.w	r3, r7, #28
 80025d2:	4619      	mov	r1, r3
 80025d4:	4843      	ldr	r0, [pc, #268]	@ (80026e4 <MX_GPIO_Init+0x240>)
 80025d6:	f001 fa3f 	bl	8003a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80025da:	2386      	movs	r3, #134	@ 0x86
 80025dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025de:	2302      	movs	r3, #2
 80025e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e2:	2300      	movs	r3, #0
 80025e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025e6:	2303      	movs	r3, #3
 80025e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80025ea:	230b      	movs	r3, #11
 80025ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ee:	f107 031c 	add.w	r3, r7, #28
 80025f2:	4619      	mov	r1, r3
 80025f4:	483c      	ldr	r0, [pc, #240]	@ (80026e8 <MX_GPIO_Init+0x244>)
 80025f6:	f001 fa2f 	bl	8003a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|Fan_Pin|LD3_Pin|LD2_Pin;
 80025fa:	f244 4381 	movw	r3, #17537	@ 0x4481
 80025fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002600:	2301      	movs	r3, #1
 8002602:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002604:	2300      	movs	r3, #0
 8002606:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002608:	2300      	movs	r3, #0
 800260a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800260c:	f107 031c 	add.w	r3, r7, #28
 8002610:	4619      	mov	r1, r3
 8002612:	4832      	ldr	r0, [pc, #200]	@ (80026dc <MX_GPIO_Init+0x238>)
 8002614:	f001 fa20 	bl	8003a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002618:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800261c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261e:	2302      	movs	r3, #2
 8002620:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002622:	2300      	movs	r3, #0
 8002624:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002626:	2303      	movs	r3, #3
 8002628:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800262a:	230b      	movs	r3, #11
 800262c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800262e:	f107 031c 	add.w	r3, r7, #28
 8002632:	4619      	mov	r1, r3
 8002634:	4829      	ldr	r0, [pc, #164]	@ (80026dc <MX_GPIO_Init+0x238>)
 8002636:	f001 fa0f 	bl	8003a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800263a:	2340      	movs	r3, #64	@ 0x40
 800263c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800263e:	2301      	movs	r3, #1
 8002640:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002646:	2300      	movs	r3, #0
 8002648:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800264a:	f107 031c 	add.w	r3, r7, #28
 800264e:	4619      	mov	r1, r3
 8002650:	4823      	ldr	r0, [pc, #140]	@ (80026e0 <MX_GPIO_Init+0x23c>)
 8002652:	f001 fa01 	bl	8003a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002656:	2380      	movs	r3, #128	@ 0x80
 8002658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800265a:	2300      	movs	r3, #0
 800265c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265e:	2300      	movs	r3, #0
 8002660:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002662:	f107 031c 	add.w	r3, r7, #28
 8002666:	4619      	mov	r1, r3
 8002668:	481d      	ldr	r0, [pc, #116]	@ (80026e0 <MX_GPIO_Init+0x23c>)
 800266a:	f001 f9f5 	bl	8003a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800266e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002672:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002674:	2302      	movs	r3, #2
 8002676:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002678:	2300      	movs	r3, #0
 800267a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267c:	2303      	movs	r3, #3
 800267e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002680:	230a      	movs	r3, #10
 8002682:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002684:	f107 031c 	add.w	r3, r7, #28
 8002688:	4619      	mov	r1, r3
 800268a:	4817      	ldr	r0, [pc, #92]	@ (80026e8 <MX_GPIO_Init+0x244>)
 800268c:	f001 f9e4 	bl	8003a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002690:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002696:	2300      	movs	r3, #0
 8002698:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269a:	2300      	movs	r3, #0
 800269c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800269e:	f107 031c 	add.w	r3, r7, #28
 80026a2:	4619      	mov	r1, r3
 80026a4:	4810      	ldr	r0, [pc, #64]	@ (80026e8 <MX_GPIO_Init+0x244>)
 80026a6:	f001 f9d7 	bl	8003a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80026aa:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80026ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b0:	2302      	movs	r3, #2
 80026b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b4:	2300      	movs	r3, #0
 80026b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b8:	2303      	movs	r3, #3
 80026ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80026bc:	230b      	movs	r3, #11
 80026be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026c0:	f107 031c 	add.w	r3, r7, #28
 80026c4:	4619      	mov	r1, r3
 80026c6:	4806      	ldr	r0, [pc, #24]	@ (80026e0 <MX_GPIO_Init+0x23c>)
 80026c8:	f001 f9c6 	bl	8003a58 <HAL_GPIO_Init>

}
 80026cc:	bf00      	nop
 80026ce:	3730      	adds	r7, #48	@ 0x30
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40023800 	.word	0x40023800
 80026d8:	40021000 	.word	0x40021000
 80026dc:	40020400 	.word	0x40020400
 80026e0:	40021800 	.word	0x40021800
 80026e4:	40020800 	.word	0x40020800
 80026e8:	40020000 	.word	0x40020000

080026ec <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
  return (HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY) == HAL_OK) ? len : -1;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002700:	68b9      	ldr	r1, [r7, #8]
 8002702:	4807      	ldr	r0, [pc, #28]	@ (8002720 <_write+0x34>)
 8002704:	f004 fca4 	bl	8007050 <HAL_UART_Transmit>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <_write+0x26>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	e001      	b.n	8002716 <_write+0x2a>
 8002712:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000430 	.word	0x20000430

08002724 <HAL_UART_RxCpltCallback>:
 * @brief  Rx Transfer completed callback.
 * @param  huart UART handle.
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
    if (huart == &huart3)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a07      	ldr	r2, [pc, #28]	@ (800274c <HAL_UART_RxCpltCallback+0x28>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d106      	bne.n	8002742 <HAL_UART_RxCpltCallback+0x1e>
    {
        // Process the received character immediately
        process_user_input();
 8002734:	f000 f80e 	bl	8002754 <process_user_input>

        // Restart UART reception for a single character
        HAL_UART_Receive_IT(&huart3, rx_buffer, 1);
 8002738:	2201      	movs	r2, #1
 800273a:	4905      	ldr	r1, [pc, #20]	@ (8002750 <HAL_UART_RxCpltCallback+0x2c>)
 800273c:	4803      	ldr	r0, [pc, #12]	@ (800274c <HAL_UART_RxCpltCallback+0x28>)
 800273e:	f004 fd10 	bl	8007162 <HAL_UART_Receive_IT>
    }
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	20000430 	.word	0x20000430
 8002750:	20000268 	.word	0x20000268

08002754 <process_user_input>:
void process_user_input() {
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af02      	add	r7, sp, #8
    static uint8_t input_buffer[20];
    static uint8_t input_index = 0;

    // Add the received character to the input buffer
    if (input_index < sizeof(input_buffer) - 1) {
 800275a:	4b30      	ldr	r3, [pc, #192]	@ (800281c <process_user_input+0xc8>)
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b12      	cmp	r3, #18
 8002760:	d80a      	bhi.n	8002778 <process_user_input+0x24>
        input_buffer[input_index++] = rx_buffer[0];
 8002762:	4b2e      	ldr	r3, [pc, #184]	@ (800281c <process_user_input+0xc8>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	1c5a      	adds	r2, r3, #1
 8002768:	b2d1      	uxtb	r1, r2
 800276a:	4a2c      	ldr	r2, [pc, #176]	@ (800281c <process_user_input+0xc8>)
 800276c:	7011      	strb	r1, [r2, #0]
 800276e:	461a      	mov	r2, r3
 8002770:	4b2b      	ldr	r3, [pc, #172]	@ (8002820 <process_user_input+0xcc>)
 8002772:	7819      	ldrb	r1, [r3, #0]
 8002774:	4b2b      	ldr	r3, [pc, #172]	@ (8002824 <process_user_input+0xd0>)
 8002776:	5499      	strb	r1, [r3, r2]
    }

    // Check if the received character is a newline, indicating the end of a command
    if (rx_buffer[0] == '\n' || rx_buffer[0] == '\r') {
 8002778:	4b29      	ldr	r3, [pc, #164]	@ (8002820 <process_user_input+0xcc>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	2b0a      	cmp	r3, #10
 800277e:	d003      	beq.n	8002788 <process_user_input+0x34>
 8002780:	4b27      	ldr	r3, [pc, #156]	@ (8002820 <process_user_input+0xcc>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	2b0d      	cmp	r3, #13
 8002786:	d145      	bne.n	8002814 <process_user_input+0xc0>
        input_buffer[input_index] = '\0'; // Null-terminate the string
 8002788:	4b24      	ldr	r3, [pc, #144]	@ (800281c <process_user_input+0xc8>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	461a      	mov	r2, r3
 800278e:	4b25      	ldr	r3, [pc, #148]	@ (8002824 <process_user_input+0xd0>)
 8002790:	2100      	movs	r1, #0
 8002792:	5499      	strb	r1, [r3, r2]

        float new_target_temp;
        if (sscanf((char*)input_buffer, "settemp:%f", &new_target_temp) == 1) {
 8002794:	1d3b      	adds	r3, r7, #4
 8002796:	461a      	mov	r2, r3
 8002798:	4923      	ldr	r1, [pc, #140]	@ (8002828 <process_user_input+0xd4>)
 800279a:	4822      	ldr	r0, [pc, #136]	@ (8002824 <process_user_input+0xd0>)
 800279c:	f006 fee0 	bl	8009560 <siscanf>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d12b      	bne.n	80027fe <process_user_input+0xaa>
            if (new_target_temp >= MIN_TEMP && new_target_temp <= MAX_TEMP) {
 80027a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80027aa:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 80027ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b6:	db16      	blt.n	80027e6 <process_user_input+0x92>
 80027b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80027bc:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800282c <process_user_input+0xd8>
 80027c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027c8:	d80d      	bhi.n	80027e6 <process_user_input+0x92>
                target_temperature = new_target_temp;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a18      	ldr	r2, [pc, #96]	@ (8002830 <process_user_input+0xdc>)
 80027ce:	6013      	str	r3, [r2, #0]
                printf("Target temperature updated to: %.2f C\r\n", target_temperature);
 80027d0:	4b17      	ldr	r3, [pc, #92]	@ (8002830 <process_user_input+0xdc>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7fd fed7 	bl	8000588 <__aeabi_f2d>
 80027da:	4602      	mov	r2, r0
 80027dc:	460b      	mov	r3, r1
 80027de:	4815      	ldr	r0, [pc, #84]	@ (8002834 <process_user_input+0xe0>)
 80027e0:	f006 fe2e 	bl	8009440 <iprintf>
 80027e4:	e00e      	b.n	8002804 <process_user_input+0xb0>
            } else {
                printf("Invalid temperature. Please enter a value between %.1f and %.1f C.\r\n", MIN_TEMP, MAX_TEMP);
 80027e6:	f04f 0200 	mov.w	r2, #0
 80027ea:	4b13      	ldr	r3, [pc, #76]	@ (8002838 <process_user_input+0xe4>)
 80027ec:	e9cd 2300 	strd	r2, r3, [sp]
 80027f0:	f04f 0200 	mov.w	r2, #0
 80027f4:	4b11      	ldr	r3, [pc, #68]	@ (800283c <process_user_input+0xe8>)
 80027f6:	4812      	ldr	r0, [pc, #72]	@ (8002840 <process_user_input+0xec>)
 80027f8:	f006 fe22 	bl	8009440 <iprintf>
 80027fc:	e002      	b.n	8002804 <process_user_input+0xb0>
            }
        } else {
            printf("Invalid command format. Use 'settemp:XX.X'.\r\n");
 80027fe:	4811      	ldr	r0, [pc, #68]	@ (8002844 <process_user_input+0xf0>)
 8002800:	f006 fe86 	bl	8009510 <puts>
        }

        // Reset the input buffer and index for the next command
        input_index = 0;
 8002804:	4b05      	ldr	r3, [pc, #20]	@ (800281c <process_user_input+0xc8>)
 8002806:	2200      	movs	r2, #0
 8002808:	701a      	strb	r2, [r3, #0]
        memset(input_buffer, 0, sizeof(input_buffer));
 800280a:	2214      	movs	r2, #20
 800280c:	2100      	movs	r1, #0
 800280e:	4805      	ldr	r0, [pc, #20]	@ (8002824 <process_user_input+0xd0>)
 8002810:	f006 ffaa 	bl	8009768 <memset>
    }
}
 8002814:	bf00      	nop
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	200002cc 	.word	0x200002cc
 8002820:	20000268 	.word	0x20000268
 8002824:	200002d0 	.word	0x200002d0
 8002828:	0800d754 	.word	0x0800d754
 800282c:	42020000 	.word	0x42020000
 8002830:	20000074 	.word	0x20000074
 8002834:	0800d760 	.word	0x0800d760
 8002838:	40404000 	.word	0x40404000
 800283c:	40360000 	.word	0x40360000
 8002840:	0800d78c 	.word	0x0800d78c
 8002844:	0800d7d4 	.word	0x0800d7d4

08002848 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002848:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800284c:	b08c      	sub	sp, #48	@ 0x30
 800284e:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002850:	f000 fedd 	bl	800360e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002854:	f000 fa56 	bl	8002d04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002858:	f7ff fe24 	bl	80024a4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800285c:	f000 fe16 	bl	800348c <MX_USART3_UART_Init>
  MX_SPI4_Init();
 8002860:	f000 fac4 	bl	8002dec <MX_SPI4_Init>
  MX_TIM2_Init();
 8002864:	f000 fc5e 	bl	8003124 <MX_TIM2_Init>
  MX_TIM7_Init();
 8002868:	f000 fd2c 	bl	80032c4 <MX_TIM7_Init>
  MX_TIM3_Init();
 800286c:	f000 fcd0 	bl	8003210 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  BMP2_Init(&bmp2dev);
 8002870:	4887      	ldr	r0, [pc, #540]	@ (8002a90 <main+0x248>)
 8002872:	f7ff fb97 	bl	8001fa4 <BMP2_Init>
  HEATER_PWM_Init(&hheater);
 8002876:	4887      	ldr	r0, [pc, #540]	@ (8002a94 <main+0x24c>)
 8002878:	f7ff fd40 	bl	80022fc <HEATER_PWM_Init>
  FAN_PWM_Init(&hfan);
 800287c:	4886      	ldr	r0, [pc, #536]	@ (8002a98 <main+0x250>)
 800287e:	f7ff fcc1 	bl	8002204 <FAN_PWM_Init>
  HAL_UART_Receive_IT(&huart3, rx_buffer, sizeof(rx_buffer)); // Start receiving user input
 8002882:	2214      	movs	r2, #20
 8002884:	4985      	ldr	r1, [pc, #532]	@ (8002a9c <main+0x254>)
 8002886:	4886      	ldr	r0, [pc, #536]	@ (8002aa0 <main+0x258>)
 8002888:	f004 fc6b 	bl	8007162 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start(&htim7);
 800288c:	4885      	ldr	r0, [pc, #532]	@ (8002aa4 <main+0x25c>)
 800288e:	f003 fb99 	bl	8005fc4 <HAL_TIM_Base_Start>
  srand((unsigned int)time(NULL)); // Seed the random number generator
 8002892:	2000      	movs	r0, #0
 8002894:	f006 ff70 	bl	8009778 <time>
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	4613      	mov	r3, r2
 800289e:	4618      	mov	r0, r3
 80028a0:	f005 fe72 	bl	8008588 <srand>
  uint32_t last_temp_update_time = HAL_GetTick(); // Track last random temperature update
 80028a4:	f000 ff04 	bl	80036b0 <HAL_GetTick>
 80028a8:	61f8      	str	r0, [r7, #28]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if(__HAL_TIM_GET_FLAG(&htim7, TIM_FLAG_UPDATE))
 80028aa:	4b7e      	ldr	r3, [pc, #504]	@ (8002aa4 <main+0x25c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	691b      	ldr	r3, [r3, #16]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d1f8      	bne.n	80028aa <main+0x62>
    {
        __HAL_TIM_CLEAR_FLAG(&htim7, TIM_FLAG_UPDATE);
 80028b8:	4b7a      	ldr	r3, [pc, #488]	@ (8002aa4 <main+0x25c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f06f 0201 	mvn.w	r2, #1
 80028c0:	611a      	str	r2, [r3, #16]

        double temp;
        BMP2_ReadData(&bmp2dev, NULL, &temp);
 80028c2:	463b      	mov	r3, r7
 80028c4:	461a      	mov	r2, r3
 80028c6:	2100      	movs	r1, #0
 80028c8:	4871      	ldr	r0, [pc, #452]	@ (8002a90 <main+0x248>)
 80028ca:	f7ff fc37 	bl	800213c <BMP2_ReadData>
        current_temperature = (float)temp;
 80028ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80028d2:	4610      	mov	r0, r2
 80028d4:	4619      	mov	r1, r3
 80028d6:	f7fe f9a7 	bl	8000c28 <__aeabi_d2f>
 80028da:	4603      	mov	r3, r0
 80028dc:	4a72      	ldr	r2, [pc, #456]	@ (8002aa8 <main+0x260>)
 80028de:	6013      	str	r3, [r2, #0]
//        }

        // PID Control
        // PID Control Logic Improvements
        // Anti-Windup Parameters
        float pid_output_saturated = 0.0f; // Store the saturated PID output
 80028e0:	f04f 0300 	mov.w	r3, #0
 80028e4:	61bb      	str	r3, [r7, #24]
        const float back_calculation_gain = 0.1f; // Gain for anti-windup
 80028e6:	4b71      	ldr	r3, [pc, #452]	@ (8002aac <main+0x264>)
 80028e8:	617b      	str	r3, [r7, #20]
        float feedforward = 0.5f * (target_temperature - MIN_TEMP); // Scale based on system characteristics
 80028ea:	4b71      	ldr	r3, [pc, #452]	@ (8002ab0 <main+0x268>)
 80028ec:	edd3 7a00 	vldr	s15, [r3]
 80028f0:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 80028f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80028f8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80028fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002900:	edc7 7a04 	vstr	s15, [r7, #16]
        pid_output += feedforward;
 8002904:	4b6b      	ldr	r3, [pc, #428]	@ (8002ab4 <main+0x26c>)
 8002906:	ed93 7a00 	vldr	s14, [r3]
 800290a:	edd7 7a04 	vldr	s15, [r7, #16]
 800290e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002912:	4b68      	ldr	r3, [pc, #416]	@ (8002ab4 <main+0x26c>)
 8002914:	edc3 7a00 	vstr	s15, [r3]

        // Derivative Filter Parameters
        const float derivative_filter_constant = 0.9f; // Adjust as needed
 8002918:	4b67      	ldr	r3, [pc, #412]	@ (8002ab8 <main+0x270>)
 800291a:	60fb      	str	r3, [r7, #12]
        float previous_derivative = 0.0f;
 800291c:	f04f 0300 	mov.w	r3, #0
 8002920:	60bb      	str	r3, [r7, #8]

        if (current_temperature < target_temperature) {
 8002922:	4b61      	ldr	r3, [pc, #388]	@ (8002aa8 <main+0x260>)
 8002924:	ed93 7a00 	vldr	s14, [r3]
 8002928:	4b61      	ldr	r3, [pc, #388]	@ (8002ab0 <main+0x268>)
 800292a:	edd3 7a00 	vldr	s15, [r3]
 800292e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002936:	f140 80d3 	bpl.w	8002ae0 <main+0x298>
            // Heating
            pid_error = target_temperature - current_temperature;
 800293a:	4b5d      	ldr	r3, [pc, #372]	@ (8002ab0 <main+0x268>)
 800293c:	ed93 7a00 	vldr	s14, [r3]
 8002940:	4b59      	ldr	r3, [pc, #356]	@ (8002aa8 <main+0x260>)
 8002942:	edd3 7a00 	vldr	s15, [r3]
 8002946:	ee77 7a67 	vsub.f32	s15, s14, s15
 800294a:	4b5c      	ldr	r3, [pc, #368]	@ (8002abc <main+0x274>)
 800294c:	edc3 7a00 	vstr	s15, [r3]

            // Integral term with anti-windup
            pid_integral += pid_error;
 8002950:	4b5b      	ldr	r3, [pc, #364]	@ (8002ac0 <main+0x278>)
 8002952:	ed93 7a00 	vldr	s14, [r3]
 8002956:	4b59      	ldr	r3, [pc, #356]	@ (8002abc <main+0x274>)
 8002958:	edd3 7a00 	vldr	s15, [r3]
 800295c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002960:	4b57      	ldr	r3, [pc, #348]	@ (8002ac0 <main+0x278>)
 8002962:	edc3 7a00 	vstr	s15, [r3]
            if (pid_output_saturated != pid_output) { // Back-calculation
 8002966:	4b53      	ldr	r3, [pc, #332]	@ (8002ab4 <main+0x26c>)
 8002968:	edd3 7a00 	vldr	s15, [r3]
 800296c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002970:	eeb4 7a67 	vcmp.f32	s14, s15
 8002974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002978:	d012      	beq.n	80029a0 <main+0x158>
                pid_integral -= back_calculation_gain * (pid_output_saturated - pid_output);
 800297a:	4b51      	ldr	r3, [pc, #324]	@ (8002ac0 <main+0x278>)
 800297c:	ed93 7a00 	vldr	s14, [r3]
 8002980:	4b4c      	ldr	r3, [pc, #304]	@ (8002ab4 <main+0x26c>)
 8002982:	edd3 7a00 	vldr	s15, [r3]
 8002986:	edd7 6a06 	vldr	s13, [r7, #24]
 800298a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800298e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002992:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002996:	ee77 7a67 	vsub.f32	s15, s14, s15
 800299a:	4b49      	ldr	r3, [pc, #292]	@ (8002ac0 <main+0x278>)
 800299c:	edc3 7a00 	vstr	s15, [r3]
            }
            pid_integral = fminf(fmaxf(pid_integral, INTEGRAL_MIN), INTEGRAL_MAX); // Clamp
 80029a0:	4b47      	ldr	r3, [pc, #284]	@ (8002ac0 <main+0x278>)
 80029a2:	edd3 7a00 	vldr	s15, [r3]
 80029a6:	eddf 0a47 	vldr	s1, [pc, #284]	@ 8002ac4 <main+0x27c>
 80029aa:	eeb0 0a67 	vmov.f32	s0, s15
 80029ae:	f00a fe4d 	bl	800d64c <fmaxf>
 80029b2:	eef0 7a40 	vmov.f32	s15, s0
 80029b6:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8002ac8 <main+0x280>
 80029ba:	eeb0 0a67 	vmov.f32	s0, s15
 80029be:	f00a fe62 	bl	800d686 <fminf>
 80029c2:	eef0 7a40 	vmov.f32	s15, s0
 80029c6:	4b3e      	ldr	r3, [pc, #248]	@ (8002ac0 <main+0x278>)
 80029c8:	edc3 7a00 	vstr	s15, [r3]

            // Derivative term with filtering
            pid_derivative = (pid_error - previous_error);
 80029cc:	4b3b      	ldr	r3, [pc, #236]	@ (8002abc <main+0x274>)
 80029ce:	ed93 7a00 	vldr	s14, [r3]
 80029d2:	4b3e      	ldr	r3, [pc, #248]	@ (8002acc <main+0x284>)
 80029d4:	edd3 7a00 	vldr	s15, [r3]
 80029d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029dc:	4b3c      	ldr	r3, [pc, #240]	@ (8002ad0 <main+0x288>)
 80029de:	edc3 7a00 	vstr	s15, [r3]
            pid_derivative = derivative_filter_constant * previous_derivative + (1.0f - derivative_filter_constant) * pid_derivative;
 80029e2:	ed97 7a03 	vldr	s14, [r7, #12]
 80029e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80029ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80029f6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80029fa:	4b35      	ldr	r3, [pc, #212]	@ (8002ad0 <main+0x288>)
 80029fc:	edd3 7a00 	vldr	s15, [r3]
 8002a00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a08:	4b31      	ldr	r3, [pc, #196]	@ (8002ad0 <main+0x288>)
 8002a0a:	edc3 7a00 	vstr	s15, [r3]

            // PID output
            pid_output = (PID_KP_HEAT * pid_error) + (PID_KI_HEAT * pid_integral) + (PID_KD_HEAT * pid_derivative);
 8002a0e:	4b2b      	ldr	r3, [pc, #172]	@ (8002abc <main+0x274>)
 8002a10:	edd3 7a00 	vldr	s15, [r3]
 8002a14:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 8002a18:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a1c:	4b28      	ldr	r3, [pc, #160]	@ (8002ac0 <main+0x278>)
 8002a1e:	edd3 7a00 	vldr	s15, [r3]
 8002a22:	eef5 6a00 	vmov.f32	s13, #80	@ 0x3e800000  0.250
 8002a26:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a2e:	4b28      	ldr	r3, [pc, #160]	@ (8002ad0 <main+0x288>)
 8002a30:	edd3 7a00 	vldr	s15, [r3]
 8002a34:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8002ad4 <main+0x28c>
 8002a38:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a40:	4b1c      	ldr	r3, [pc, #112]	@ (8002ab4 <main+0x26c>)
 8002a42:	edc3 7a00 	vstr	s15, [r3]
            pid_output_saturated = fminf(fmaxf(pid_output, 0.0f), 100.0f);
 8002a46:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab4 <main+0x26c>)
 8002a48:	edd3 7a00 	vldr	s15, [r3]
 8002a4c:	eddf 0a22 	vldr	s1, [pc, #136]	@ 8002ad8 <main+0x290>
 8002a50:	eeb0 0a67 	vmov.f32	s0, s15
 8002a54:	f00a fdfa 	bl	800d64c <fmaxf>
 8002a58:	eef0 7a40 	vmov.f32	s15, s0
 8002a5c:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8002adc <main+0x294>
 8002a60:	eeb0 0a67 	vmov.f32	s0, s15
 8002a64:	f00a fe0f 	bl	800d686 <fminf>
 8002a68:	ed87 0a06 	vstr	s0, [r7, #24]

            HEATER_PWM_WriteDuty(&hheater, 5 * pid_output_saturated);
 8002a6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a70:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002a74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a78:	eeb0 0a67 	vmov.f32	s0, s15
 8002a7c:	4805      	ldr	r0, [pc, #20]	@ (8002a94 <main+0x24c>)
 8002a7e:	f7ff fc5d 	bl	800233c <HEATER_PWM_WriteDuty>
            FAN_PWM_WriteDuty(&hfan, 0.0f);
 8002a82:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8002ad8 <main+0x290>
 8002a86:	4804      	ldr	r0, [pc, #16]	@ (8002a98 <main+0x250>)
 8002a88:	f7ff fbdc 	bl	8002244 <FAN_PWM_WriteDuty>
 8002a8c:	e0d3      	b.n	8002c36 <main+0x3ee>
 8002a8e:	bf00      	nop
 8002a90:	20000018 	.word	0x20000018
 8002a94:	20000064 	.word	0x20000064
 8002a98:	20000054 	.word	0x20000054
 8002a9c:	20000268 	.word	0x20000268
 8002aa0:	20000430 	.word	0x20000430
 8002aa4:	200003e4 	.word	0x200003e4
 8002aa8:	200002b4 	.word	0x200002b4
 8002aac:	3dcccccd 	.word	0x3dcccccd
 8002ab0:	20000074 	.word	0x20000074
 8002ab4:	200002c4 	.word	0x200002c4
 8002ab8:	3f666666 	.word	0x3f666666
 8002abc:	200002b8 	.word	0x200002b8
 8002ac0:	200002bc 	.word	0x200002bc
 8002ac4:	c3fa0000 	.word	0xc3fa0000
 8002ac8:	43fa0000 	.word	0x43fa0000
 8002acc:	200002c8 	.word	0x200002c8
 8002ad0:	200002c0 	.word	0x200002c0
 8002ad4:	437a0000 	.word	0x437a0000
 8002ad8:	00000000 	.word	0x00000000
 8002adc:	42c80000 	.word	0x42c80000

        } else {
            // Cooling
            pid_error = target_temperature - current_temperature;
 8002ae0:	4b76      	ldr	r3, [pc, #472]	@ (8002cbc <main+0x474>)
 8002ae2:	ed93 7a00 	vldr	s14, [r3]
 8002ae6:	4b76      	ldr	r3, [pc, #472]	@ (8002cc0 <main+0x478>)
 8002ae8:	edd3 7a00 	vldr	s15, [r3]
 8002aec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af0:	4b74      	ldr	r3, [pc, #464]	@ (8002cc4 <main+0x47c>)
 8002af2:	edc3 7a00 	vstr	s15, [r3]

            // Integral term with anti-windup
            pid_integral += pid_error;
 8002af6:	4b74      	ldr	r3, [pc, #464]	@ (8002cc8 <main+0x480>)
 8002af8:	ed93 7a00 	vldr	s14, [r3]
 8002afc:	4b71      	ldr	r3, [pc, #452]	@ (8002cc4 <main+0x47c>)
 8002afe:	edd3 7a00 	vldr	s15, [r3]
 8002b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b06:	4b70      	ldr	r3, [pc, #448]	@ (8002cc8 <main+0x480>)
 8002b08:	edc3 7a00 	vstr	s15, [r3]
            if (pid_output_saturated != pid_output) { // Back-calculation
 8002b0c:	4b6f      	ldr	r3, [pc, #444]	@ (8002ccc <main+0x484>)
 8002b0e:	edd3 7a00 	vldr	s15, [r3]
 8002b12:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b16:	eeb4 7a67 	vcmp.f32	s14, s15
 8002b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b1e:	d012      	beq.n	8002b46 <main+0x2fe>
                pid_integral -= back_calculation_gain * (pid_output_saturated - pid_output);
 8002b20:	4b69      	ldr	r3, [pc, #420]	@ (8002cc8 <main+0x480>)
 8002b22:	ed93 7a00 	vldr	s14, [r3]
 8002b26:	4b69      	ldr	r3, [pc, #420]	@ (8002ccc <main+0x484>)
 8002b28:	edd3 7a00 	vldr	s15, [r3]
 8002b2c:	edd7 6a06 	vldr	s13, [r7, #24]
 8002b30:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b34:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b40:	4b61      	ldr	r3, [pc, #388]	@ (8002cc8 <main+0x480>)
 8002b42:	edc3 7a00 	vstr	s15, [r3]
            }
            pid_integral = fminf(fmaxf(pid_integral, INTEGRAL_MIN), INTEGRAL_MAX); // Clamp
 8002b46:	4b60      	ldr	r3, [pc, #384]	@ (8002cc8 <main+0x480>)
 8002b48:	edd3 7a00 	vldr	s15, [r3]
 8002b4c:	eddf 0a60 	vldr	s1, [pc, #384]	@ 8002cd0 <main+0x488>
 8002b50:	eeb0 0a67 	vmov.f32	s0, s15
 8002b54:	f00a fd7a 	bl	800d64c <fmaxf>
 8002b58:	eef0 7a40 	vmov.f32	s15, s0
 8002b5c:	eddf 0a5d 	vldr	s1, [pc, #372]	@ 8002cd4 <main+0x48c>
 8002b60:	eeb0 0a67 	vmov.f32	s0, s15
 8002b64:	f00a fd8f 	bl	800d686 <fminf>
 8002b68:	eef0 7a40 	vmov.f32	s15, s0
 8002b6c:	4b56      	ldr	r3, [pc, #344]	@ (8002cc8 <main+0x480>)
 8002b6e:	edc3 7a00 	vstr	s15, [r3]

            // Derivative term with filtering
            pid_derivative = (pid_error - previous_error);
 8002b72:	4b54      	ldr	r3, [pc, #336]	@ (8002cc4 <main+0x47c>)
 8002b74:	ed93 7a00 	vldr	s14, [r3]
 8002b78:	4b57      	ldr	r3, [pc, #348]	@ (8002cd8 <main+0x490>)
 8002b7a:	edd3 7a00 	vldr	s15, [r3]
 8002b7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b82:	4b56      	ldr	r3, [pc, #344]	@ (8002cdc <main+0x494>)
 8002b84:	edc3 7a00 	vstr	s15, [r3]
            pid_derivative = derivative_filter_constant * previous_derivative + (1.0f - derivative_filter_constant) * pid_derivative;
 8002b88:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b8c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b94:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b98:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b9c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002ba0:	4b4e      	ldr	r3, [pc, #312]	@ (8002cdc <main+0x494>)
 8002ba2:	edd3 7a00 	vldr	s15, [r3]
 8002ba6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002baa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bae:	4b4b      	ldr	r3, [pc, #300]	@ (8002cdc <main+0x494>)
 8002bb0:	edc3 7a00 	vstr	s15, [r3]

            // PID output
            pid_output = (PID_KP_COOL * pid_error) + (PID_KI_COOL * pid_integral) + (PID_KD_COOL * pid_derivative);
 8002bb4:	4b43      	ldr	r3, [pc, #268]	@ (8002cc4 <main+0x47c>)
 8002bb6:	edd3 7a00 	vldr	s15, [r3]
 8002bba:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 8002bbe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002bc2:	4b41      	ldr	r3, [pc, #260]	@ (8002cc8 <main+0x480>)
 8002bc4:	edd3 7a00 	vldr	s15, [r3]
 8002bc8:	eef5 6a00 	vmov.f32	s13, #80	@ 0x3e800000  0.250
 8002bcc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bd4:	4b41      	ldr	r3, [pc, #260]	@ (8002cdc <main+0x494>)
 8002bd6:	edd3 7a00 	vldr	s15, [r3]
 8002bda:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8002ce0 <main+0x498>
 8002bde:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002be2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002be6:	4b39      	ldr	r3, [pc, #228]	@ (8002ccc <main+0x484>)
 8002be8:	edc3 7a00 	vstr	s15, [r3]
            pid_output_saturated = fminf(fmaxf(-pid_output, 0.0f), 100.0f);
 8002bec:	4b37      	ldr	r3, [pc, #220]	@ (8002ccc <main+0x484>)
 8002bee:	edd3 7a00 	vldr	s15, [r3]
 8002bf2:	eef1 7a67 	vneg.f32	s15, s15
 8002bf6:	eddf 0a3b 	vldr	s1, [pc, #236]	@ 8002ce4 <main+0x49c>
 8002bfa:	eeb0 0a67 	vmov.f32	s0, s15
 8002bfe:	f00a fd25 	bl	800d64c <fmaxf>
 8002c02:	eef0 7a40 	vmov.f32	s15, s0
 8002c06:	eddf 0a38 	vldr	s1, [pc, #224]	@ 8002ce8 <main+0x4a0>
 8002c0a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c0e:	f00a fd3a 	bl	800d686 <fminf>
 8002c12:	ed87 0a06 	vstr	s0, [r7, #24]

            FAN_PWM_WriteDuty(&hfan, 3 * pid_output_saturated);
 8002c16:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c1a:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002c1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c22:	eeb0 0a67 	vmov.f32	s0, s15
 8002c26:	4831      	ldr	r0, [pc, #196]	@ (8002cec <main+0x4a4>)
 8002c28:	f7ff fb0c 	bl	8002244 <FAN_PWM_WriteDuty>
            HEATER_PWM_WriteDuty(&hheater, 0.0f);
 8002c2c:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 8002ce4 <main+0x49c>
 8002c30:	482f      	ldr	r0, [pc, #188]	@ (8002cf0 <main+0x4a8>)
 8002c32:	f7ff fb83 	bl	800233c <HEATER_PWM_WriteDuty>
        }

        // Update previous values
        previous_error = pid_error;
 8002c36:	4b23      	ldr	r3, [pc, #140]	@ (8002cc4 <main+0x47c>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a27      	ldr	r2, [pc, #156]	@ (8002cd8 <main+0x490>)
 8002c3c:	6013      	str	r3, [r2, #0]
        previous_derivative = pid_derivative;
 8002c3e:	4b27      	ldr	r3, [pc, #156]	@ (8002cdc <main+0x494>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	60bb      	str	r3, [r7, #8]

        // Print temperature every 5 seconds
        if (HAL_GetTick() - last_temp_print_time >= 1000) {
 8002c44:	f000 fd34 	bl	80036b0 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	4b2a      	ldr	r3, [pc, #168]	@ (8002cf4 <main+0x4ac>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c54:	d32e      	bcc.n	8002cb4 <main+0x46c>
            sprintf((char*)temp_msg_buffer, "{\"id\":1, \"target_temp\":%5.2f, \"temp\":%5.2f, \"pid_output\":%5.2f}\r\n", target_temperature, current_temperature, pid_output);
 8002c56:	4b19      	ldr	r3, [pc, #100]	@ (8002cbc <main+0x474>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7fd fc94 	bl	8000588 <__aeabi_f2d>
 8002c60:	4680      	mov	r8, r0
 8002c62:	4689      	mov	r9, r1
 8002c64:	4b16      	ldr	r3, [pc, #88]	@ (8002cc0 <main+0x478>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fd fc8d 	bl	8000588 <__aeabi_f2d>
 8002c6e:	4604      	mov	r4, r0
 8002c70:	460d      	mov	r5, r1
 8002c72:	4b16      	ldr	r3, [pc, #88]	@ (8002ccc <main+0x484>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fd fc86 	bl	8000588 <__aeabi_f2d>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	460b      	mov	r3, r1
 8002c80:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002c84:	e9cd 4500 	strd	r4, r5, [sp]
 8002c88:	4642      	mov	r2, r8
 8002c8a:	464b      	mov	r3, r9
 8002c8c:	491a      	ldr	r1, [pc, #104]	@ (8002cf8 <main+0x4b0>)
 8002c8e:	481b      	ldr	r0, [pc, #108]	@ (8002cfc <main+0x4b4>)
 8002c90:	f006 fc46 	bl	8009520 <siprintf>
            HAL_UART_Transmit(&huart3, temp_msg_buffer, strlen((char*)temp_msg_buffer), HAL_MAX_DELAY);
 8002c94:	4819      	ldr	r0, [pc, #100]	@ (8002cfc <main+0x4b4>)
 8002c96:	f7fd fb0b 	bl	80002b0 <strlen>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca2:	4916      	ldr	r1, [pc, #88]	@ (8002cfc <main+0x4b4>)
 8002ca4:	4816      	ldr	r0, [pc, #88]	@ (8002d00 <main+0x4b8>)
 8002ca6:	f004 f9d3 	bl	8007050 <HAL_UART_Transmit>
            last_temp_print_time = HAL_GetTick();
 8002caa:	f000 fd01 	bl	80036b0 <HAL_GetTick>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	4a10      	ldr	r2, [pc, #64]	@ (8002cf4 <main+0x4ac>)
 8002cb2:	6013      	str	r3, [r2, #0]
        }


    HAL_Delay(100); // Adjust control loop frequency if needed
 8002cb4:	2064      	movs	r0, #100	@ 0x64
 8002cb6:	f000 fd07 	bl	80036c8 <HAL_Delay>
    if(__HAL_TIM_GET_FLAG(&htim7, TIM_FLAG_UPDATE))
 8002cba:	e5f6      	b.n	80028aa <main+0x62>
 8002cbc:	20000074 	.word	0x20000074
 8002cc0:	200002b4 	.word	0x200002b4
 8002cc4:	200002b8 	.word	0x200002b8
 8002cc8:	200002bc 	.word	0x200002bc
 8002ccc:	200002c4 	.word	0x200002c4
 8002cd0:	c3fa0000 	.word	0xc3fa0000
 8002cd4:	43fa0000 	.word	0x43fa0000
 8002cd8:	200002c8 	.word	0x200002c8
 8002cdc:	200002c0 	.word	0x200002c0
 8002ce0:	437a0000 	.word	0x437a0000
 8002ce4:	00000000 	.word	0x00000000
 8002ce8:	42c80000 	.word	0x42c80000
 8002cec:	20000054 	.word	0x20000054
 8002cf0:	20000064 	.word	0x20000064
 8002cf4:	200002b0 	.word	0x200002b0
 8002cf8:	0800d804 	.word	0x0800d804
 8002cfc:	2000027c 	.word	0x2000027c
 8002d00:	20000430 	.word	0x20000430

08002d04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b094      	sub	sp, #80	@ 0x50
 8002d08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d0a:	f107 0320 	add.w	r3, r7, #32
 8002d0e:	2230      	movs	r2, #48	@ 0x30
 8002d10:	2100      	movs	r1, #0
 8002d12:	4618      	mov	r0, r3
 8002d14:	f006 fd28 	bl	8009768 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d18:	f107 030c 	add.w	r3, r7, #12
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	60da      	str	r2, [r3, #12]
 8002d26:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002d28:	f001 f85c 	bl	8003de4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d2c:	4b2a      	ldr	r3, [pc, #168]	@ (8002dd8 <SystemClock_Config+0xd4>)
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d30:	4a29      	ldr	r2, [pc, #164]	@ (8002dd8 <SystemClock_Config+0xd4>)
 8002d32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d36:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d38:	4b27      	ldr	r3, [pc, #156]	@ (8002dd8 <SystemClock_Config+0xd4>)
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d40:	60bb      	str	r3, [r7, #8]
 8002d42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d44:	4b25      	ldr	r3, [pc, #148]	@ (8002ddc <SystemClock_Config+0xd8>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a24      	ldr	r2, [pc, #144]	@ (8002ddc <SystemClock_Config+0xd8>)
 8002d4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d4e:	6013      	str	r3, [r2, #0]
 8002d50:	4b22      	ldr	r3, [pc, #136]	@ (8002ddc <SystemClock_Config+0xd8>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002d58:	607b      	str	r3, [r7, #4]
 8002d5a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002d60:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002d64:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d66:	2302      	movs	r3, #2
 8002d68:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d6a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002d70:	2304      	movs	r3, #4
 8002d72:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002d74:	23d8      	movs	r3, #216	@ 0xd8
 8002d76:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d78:	2302      	movs	r3, #2
 8002d7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d80:	f107 0320 	add.w	r3, r7, #32
 8002d84:	4618      	mov	r0, r3
 8002d86:	f001 f88d 	bl	8003ea4 <HAL_RCC_OscConfig>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d001      	beq.n	8002d94 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002d90:	f000 f826 	bl	8002de0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002d94:	f001 f836 	bl	8003e04 <HAL_PWREx_EnableOverDrive>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002d9e:	f000 f81f 	bl	8002de0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002da2:	230f      	movs	r3, #15
 8002da4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002da6:	2302      	movs	r3, #2
 8002da8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002daa:	2300      	movs	r3, #0
 8002dac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002dae:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002db2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002db4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002db8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002dba:	f107 030c 	add.w	r3, r7, #12
 8002dbe:	2107      	movs	r1, #7
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f001 fb13 	bl	80043ec <HAL_RCC_ClockConfig>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d001      	beq.n	8002dd0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002dcc:	f000 f808 	bl	8002de0 <Error_Handler>
  }
}
 8002dd0:	bf00      	nop
 8002dd2:	3750      	adds	r7, #80	@ 0x50
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40023800 	.word	0x40023800
 8002ddc:	40007000 	.word	0x40007000

08002de0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002de4:	b672      	cpsid	i
}
 8002de6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002de8:	bf00      	nop
 8002dea:	e7fd      	b.n	8002de8 <Error_Handler+0x8>

08002dec <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002df0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002df2:	4a1c      	ldr	r2, [pc, #112]	@ (8002e64 <MX_SPI4_Init+0x78>)
 8002df4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002df6:	4b1a      	ldr	r3, [pc, #104]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002df8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002dfc:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002dfe:	4b18      	ldr	r3, [pc, #96]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e04:	4b16      	ldr	r3, [pc, #88]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e06:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002e0a:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002e0c:	4b14      	ldr	r3, [pc, #80]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e0e:	2202      	movs	r2, #2
 8002e10:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002e12:	4b13      	ldr	r3, [pc, #76]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e14:	2201      	movs	r2, #1
 8002e16:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002e18:	4b11      	ldr	r3, [pc, #68]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e1e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002e20:	4b0f      	ldr	r3, [pc, #60]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e22:	2210      	movs	r2, #16
 8002e24:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e26:	4b0e      	ldr	r3, [pc, #56]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e32:	4b0b      	ldr	r3, [pc, #44]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002e38:	4b09      	ldr	r3, [pc, #36]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e3a:	2207      	movs	r2, #7
 8002e3c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002e3e:	4b08      	ldr	r3, [pc, #32]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002e44:	4b06      	ldr	r3, [pc, #24]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002e4a:	4805      	ldr	r0, [pc, #20]	@ (8002e60 <MX_SPI4_Init+0x74>)
 8002e4c:	f002 f8e4 	bl	8005018 <HAL_SPI_Init>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8002e56:	f7ff ffc3 	bl	8002de0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002e5a:	bf00      	nop
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	200002e4 	.word	0x200002e4
 8002e64:	40013400 	.word	0x40013400

08002e68 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b08a      	sub	sp, #40	@ 0x28
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e70:	f107 0314 	add.w	r3, r7, #20
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]
 8002e78:	605a      	str	r2, [r3, #4]
 8002e7a:	609a      	str	r2, [r3, #8]
 8002e7c:	60da      	str	r2, [r3, #12]
 8002e7e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a17      	ldr	r2, [pc, #92]	@ (8002ee4 <HAL_SPI_MspInit+0x7c>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d127      	bne.n	8002eda <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002e8a:	4b17      	ldr	r3, [pc, #92]	@ (8002ee8 <HAL_SPI_MspInit+0x80>)
 8002e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8e:	4a16      	ldr	r2, [pc, #88]	@ (8002ee8 <HAL_SPI_MspInit+0x80>)
 8002e90:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e94:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e96:	4b14      	ldr	r3, [pc, #80]	@ (8002ee8 <HAL_SPI_MspInit+0x80>)
 8002e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e9e:	613b      	str	r3, [r7, #16]
 8002ea0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ea2:	4b11      	ldr	r3, [pc, #68]	@ (8002ee8 <HAL_SPI_MspInit+0x80>)
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea6:	4a10      	ldr	r2, [pc, #64]	@ (8002ee8 <HAL_SPI_MspInit+0x80>)
 8002ea8:	f043 0310 	orr.w	r3, r3, #16
 8002eac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eae:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee8 <HAL_SPI_MspInit+0x80>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb2:	f003 0310 	and.w	r3, r3, #16
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = BMP280_SPI_SCK_Pin|BMP280_SPI_MISO_Pin|BMP280_SPI_MOSI_Pin;
 8002eba:	2364      	movs	r3, #100	@ 0x64
 8002ebc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002eca:	2305      	movs	r3, #5
 8002ecc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ece:	f107 0314 	add.w	r3, r7, #20
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	4805      	ldr	r0, [pc, #20]	@ (8002eec <HAL_SPI_MspInit+0x84>)
 8002ed6:	f000 fdbf 	bl	8003a58 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002eda:	bf00      	nop
 8002edc:	3728      	adds	r7, #40	@ 0x28
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40013400 	.word	0x40013400
 8002ee8:	40023800 	.word	0x40023800
 8002eec:	40021000 	.word	0x40021000

08002ef0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002ef6:	4b0f      	ldr	r3, [pc, #60]	@ (8002f34 <HAL_MspInit+0x44>)
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efa:	4a0e      	ldr	r2, [pc, #56]	@ (8002f34 <HAL_MspInit+0x44>)
 8002efc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f00:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f02:	4b0c      	ldr	r3, [pc, #48]	@ (8002f34 <HAL_MspInit+0x44>)
 8002f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f0a:	607b      	str	r3, [r7, #4]
 8002f0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f0e:	4b09      	ldr	r3, [pc, #36]	@ (8002f34 <HAL_MspInit+0x44>)
 8002f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f12:	4a08      	ldr	r2, [pc, #32]	@ (8002f34 <HAL_MspInit+0x44>)
 8002f14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f1a:	4b06      	ldr	r3, [pc, #24]	@ (8002f34 <HAL_MspInit+0x44>)
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f22:	603b      	str	r3, [r7, #0]
 8002f24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f26:	bf00      	nop
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	40023800 	.word	0x40023800

08002f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f3c:	bf00      	nop
 8002f3e:	e7fd      	b.n	8002f3c <NMI_Handler+0x4>

08002f40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f44:	bf00      	nop
 8002f46:	e7fd      	b.n	8002f44 <HardFault_Handler+0x4>

08002f48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f4c:	bf00      	nop
 8002f4e:	e7fd      	b.n	8002f4c <MemManage_Handler+0x4>

08002f50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f54:	bf00      	nop
 8002f56:	e7fd      	b.n	8002f54 <BusFault_Handler+0x4>

08002f58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f5c:	bf00      	nop
 8002f5e:	e7fd      	b.n	8002f5c <UsageFault_Handler+0x4>

08002f60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f64:	bf00      	nop
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f72:	bf00      	nop
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f80:	bf00      	nop
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f8e:	f000 fb7b 	bl	8003688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}
	...

08002f98 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002f9c:	4802      	ldr	r0, [pc, #8]	@ (8002fa8 <USART3_IRQHandler+0x10>)
 8002f9e:	f004 f925 	bl	80071ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002fa2:	bf00      	nop
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	20000430 	.word	0x20000430

08002fac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  return 1;
 8002fb0:	2301      	movs	r3, #1
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <_kill>:

int _kill(int pid, int sig)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002fc6:	f006 fc4f 	bl	8009868 <__errno>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2216      	movs	r2, #22
 8002fce:	601a      	str	r2, [r3, #0]
  return -1;
 8002fd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3708      	adds	r7, #8
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <_exit>:

void _exit (int status)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002fe4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f7ff ffe7 	bl	8002fbc <_kill>
  while (1) {}    /* Make sure we hang here */
 8002fee:	bf00      	nop
 8002ff0:	e7fd      	b.n	8002fee <_exit+0x12>

08002ff2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b086      	sub	sp, #24
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	60f8      	str	r0, [r7, #12]
 8002ffa:	60b9      	str	r1, [r7, #8]
 8002ffc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ffe:	2300      	movs	r3, #0
 8003000:	617b      	str	r3, [r7, #20]
 8003002:	e00a      	b.n	800301a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003004:	f3af 8000 	nop.w
 8003008:	4601      	mov	r1, r0
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	1c5a      	adds	r2, r3, #1
 800300e:	60ba      	str	r2, [r7, #8]
 8003010:	b2ca      	uxtb	r2, r1
 8003012:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	3301      	adds	r3, #1
 8003018:	617b      	str	r3, [r7, #20]
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	429a      	cmp	r2, r3
 8003020:	dbf0      	blt.n	8003004 <_read+0x12>
  }

  return len;
 8003022:	687b      	ldr	r3, [r7, #4]
}
 8003024:	4618      	mov	r0, r3
 8003026:	3718      	adds	r7, #24
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <_close>:
  }
  return len;
}

int _close(int file)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003034:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003038:	4618      	mov	r0, r3
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003054:	605a      	str	r2, [r3, #4]
  return 0;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <_isatty>:

int _isatty(int file)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800306c:	2301      	movs	r3, #1
}
 800306e:	4618      	mov	r0, r3
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800307a:	b480      	push	{r7}
 800307c:	b085      	sub	sp, #20
 800307e:	af00      	add	r7, sp, #0
 8003080:	60f8      	str	r0, [r7, #12]
 8003082:	60b9      	str	r1, [r7, #8]
 8003084:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b086      	sub	sp, #24
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800309c:	4a14      	ldr	r2, [pc, #80]	@ (80030f0 <_sbrk+0x5c>)
 800309e:	4b15      	ldr	r3, [pc, #84]	@ (80030f4 <_sbrk+0x60>)
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030a8:	4b13      	ldr	r3, [pc, #76]	@ (80030f8 <_sbrk+0x64>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d102      	bne.n	80030b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030b0:	4b11      	ldr	r3, [pc, #68]	@ (80030f8 <_sbrk+0x64>)
 80030b2:	4a12      	ldr	r2, [pc, #72]	@ (80030fc <_sbrk+0x68>)
 80030b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030b6:	4b10      	ldr	r3, [pc, #64]	@ (80030f8 <_sbrk+0x64>)
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4413      	add	r3, r2
 80030be:	693a      	ldr	r2, [r7, #16]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d207      	bcs.n	80030d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030c4:	f006 fbd0 	bl	8009868 <__errno>
 80030c8:	4603      	mov	r3, r0
 80030ca:	220c      	movs	r2, #12
 80030cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030ce:	f04f 33ff 	mov.w	r3, #4294967295
 80030d2:	e009      	b.n	80030e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030d4:	4b08      	ldr	r3, [pc, #32]	@ (80030f8 <_sbrk+0x64>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030da:	4b07      	ldr	r3, [pc, #28]	@ (80030f8 <_sbrk+0x64>)
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4413      	add	r3, r2
 80030e2:	4a05      	ldr	r2, [pc, #20]	@ (80030f8 <_sbrk+0x64>)
 80030e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030e6:	68fb      	ldr	r3, [r7, #12]
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3718      	adds	r7, #24
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	20050000 	.word	0x20050000
 80030f4:	00000400 	.word	0x00000400
 80030f8:	20000348 	.word	0x20000348
 80030fc:	20000608 	.word	0x20000608

08003100 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003104:	4b06      	ldr	r3, [pc, #24]	@ (8003120 <SystemInit+0x20>)
 8003106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800310a:	4a05      	ldr	r2, [pc, #20]	@ (8003120 <SystemInit+0x20>)
 800310c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003110:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003114:	bf00      	nop
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	e000ed00 	.word	0xe000ed00

08003124 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b08e      	sub	sp, #56	@ 0x38
 8003128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800312a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800312e:	2200      	movs	r2, #0
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	605a      	str	r2, [r3, #4]
 8003134:	609a      	str	r2, [r3, #8]
 8003136:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003138:	f107 031c 	add.w	r3, r7, #28
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	605a      	str	r2, [r3, #4]
 8003142:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003144:	463b      	mov	r3, r7
 8003146:	2200      	movs	r2, #0
 8003148:	601a      	str	r2, [r3, #0]
 800314a:	605a      	str	r2, [r3, #4]
 800314c:	609a      	str	r2, [r3, #8]
 800314e:	60da      	str	r2, [r3, #12]
 8003150:	611a      	str	r2, [r3, #16]
 8003152:	615a      	str	r2, [r3, #20]
 8003154:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003156:	4b2d      	ldr	r3, [pc, #180]	@ (800320c <MX_TIM2_Init+0xe8>)
 8003158:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800315c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 108-1;
 800315e:	4b2b      	ldr	r3, [pc, #172]	@ (800320c <MX_TIM2_Init+0xe8>)
 8003160:	226b      	movs	r2, #107	@ 0x6b
 8003162:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003164:	4b29      	ldr	r3, [pc, #164]	@ (800320c <MX_TIM2_Init+0xe8>)
 8003166:	2200      	movs	r2, #0
 8003168:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800316a:	4b28      	ldr	r3, [pc, #160]	@ (800320c <MX_TIM2_Init+0xe8>)
 800316c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003170:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003172:	4b26      	ldr	r3, [pc, #152]	@ (800320c <MX_TIM2_Init+0xe8>)
 8003174:	2200      	movs	r2, #0
 8003176:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003178:	4b24      	ldr	r3, [pc, #144]	@ (800320c <MX_TIM2_Init+0xe8>)
 800317a:	2200      	movs	r2, #0
 800317c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800317e:	4823      	ldr	r0, [pc, #140]	@ (800320c <MX_TIM2_Init+0xe8>)
 8003180:	f002 fec8 	bl	8005f14 <HAL_TIM_Base_Init>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800318a:	f7ff fe29 	bl	8002de0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800318e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003192:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003194:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003198:	4619      	mov	r1, r3
 800319a:	481c      	ldr	r0, [pc, #112]	@ (800320c <MX_TIM2_Init+0xe8>)
 800319c:	f003 f9e8 	bl	8006570 <HAL_TIM_ConfigClockSource>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d001      	beq.n	80031aa <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80031a6:	f7ff fe1b 	bl	8002de0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80031aa:	4818      	ldr	r0, [pc, #96]	@ (800320c <MX_TIM2_Init+0xe8>)
 80031ac:	f002 ff7a 	bl	80060a4 <HAL_TIM_PWM_Init>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d001      	beq.n	80031ba <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80031b6:	f7ff fe13 	bl	8002de0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031ba:	2300      	movs	r3, #0
 80031bc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031be:	2300      	movs	r3, #0
 80031c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031c2:	f107 031c 	add.w	r3, r7, #28
 80031c6:	4619      	mov	r1, r3
 80031c8:	4810      	ldr	r0, [pc, #64]	@ (800320c <MX_TIM2_Init+0xe8>)
 80031ca:	f003 fe65 	bl	8006e98 <HAL_TIMEx_MasterConfigSynchronization>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80031d4:	f7ff fe04 	bl	8002de0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031d8:	2360      	movs	r3, #96	@ 0x60
 80031da:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80031dc:	2300      	movs	r3, #0
 80031de:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031e0:	2300      	movs	r3, #0
 80031e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031e4:	2300      	movs	r3, #0
 80031e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80031e8:	463b      	mov	r3, r7
 80031ea:	220c      	movs	r2, #12
 80031ec:	4619      	mov	r1, r3
 80031ee:	4807      	ldr	r0, [pc, #28]	@ (800320c <MX_TIM2_Init+0xe8>)
 80031f0:	f003 f8aa 	bl	8006348 <HAL_TIM_PWM_ConfigChannel>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80031fa:	f7ff fdf1 	bl	8002de0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80031fe:	4803      	ldr	r0, [pc, #12]	@ (800320c <MX_TIM2_Init+0xe8>)
 8003200:	f000 f8ea 	bl	80033d8 <HAL_TIM_MspPostInit>

}
 8003204:	bf00      	nop
 8003206:	3738      	adds	r7, #56	@ 0x38
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	2000034c 	.word	0x2000034c

08003210 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08a      	sub	sp, #40	@ 0x28
 8003214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003216:	f107 031c 	add.w	r3, r7, #28
 800321a:	2200      	movs	r2, #0
 800321c:	601a      	str	r2, [r3, #0]
 800321e:	605a      	str	r2, [r3, #4]
 8003220:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003222:	463b      	mov	r3, r7
 8003224:	2200      	movs	r2, #0
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	605a      	str	r2, [r3, #4]
 800322a:	609a      	str	r2, [r3, #8]
 800322c:	60da      	str	r2, [r3, #12]
 800322e:	611a      	str	r2, [r3, #16]
 8003230:	615a      	str	r2, [r3, #20]
 8003232:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003234:	4b21      	ldr	r3, [pc, #132]	@ (80032bc <MX_TIM3_Init+0xac>)
 8003236:	4a22      	ldr	r2, [pc, #136]	@ (80032c0 <MX_TIM3_Init+0xb0>)
 8003238:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800323a:	4b20      	ldr	r3, [pc, #128]	@ (80032bc <MX_TIM3_Init+0xac>)
 800323c:	2200      	movs	r2, #0
 800323e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003240:	4b1e      	ldr	r3, [pc, #120]	@ (80032bc <MX_TIM3_Init+0xac>)
 8003242:	2200      	movs	r2, #0
 8003244:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003246:	4b1d      	ldr	r3, [pc, #116]	@ (80032bc <MX_TIM3_Init+0xac>)
 8003248:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800324c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800324e:	4b1b      	ldr	r3, [pc, #108]	@ (80032bc <MX_TIM3_Init+0xac>)
 8003250:	2200      	movs	r2, #0
 8003252:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003254:	4b19      	ldr	r3, [pc, #100]	@ (80032bc <MX_TIM3_Init+0xac>)
 8003256:	2200      	movs	r2, #0
 8003258:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800325a:	4818      	ldr	r0, [pc, #96]	@ (80032bc <MX_TIM3_Init+0xac>)
 800325c:	f002 ff22 	bl	80060a4 <HAL_TIM_PWM_Init>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8003266:	f7ff fdbb 	bl	8002de0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800326a:	2300      	movs	r3, #0
 800326c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800326e:	2300      	movs	r3, #0
 8003270:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003272:	f107 031c 	add.w	r3, r7, #28
 8003276:	4619      	mov	r1, r3
 8003278:	4810      	ldr	r0, [pc, #64]	@ (80032bc <MX_TIM3_Init+0xac>)
 800327a:	f003 fe0d 	bl	8006e98 <HAL_TIMEx_MasterConfigSynchronization>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8003284:	f7ff fdac 	bl	8002de0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003288:	2360      	movs	r3, #96	@ 0x60
 800328a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800328c:	2300      	movs	r3, #0
 800328e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003290:	2300      	movs	r3, #0
 8003292:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003294:	2300      	movs	r3, #0
 8003296:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003298:	463b      	mov	r3, r7
 800329a:	2200      	movs	r2, #0
 800329c:	4619      	mov	r1, r3
 800329e:	4807      	ldr	r0, [pc, #28]	@ (80032bc <MX_TIM3_Init+0xac>)
 80032a0:	f003 f852 	bl	8006348 <HAL_TIM_PWM_ConfigChannel>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80032aa:	f7ff fd99 	bl	8002de0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80032ae:	4803      	ldr	r0, [pc, #12]	@ (80032bc <MX_TIM3_Init+0xac>)
 80032b0:	f000 f892 	bl	80033d8 <HAL_TIM_MspPostInit>

}
 80032b4:	bf00      	nop
 80032b6:	3728      	adds	r7, #40	@ 0x28
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	20000398 	.word	0x20000398
 80032c0:	40000400 	.word	0x40000400

080032c4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032ca:	1d3b      	adds	r3, r7, #4
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	605a      	str	r2, [r3, #4]
 80032d2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80032d4:	4b15      	ldr	r3, [pc, #84]	@ (800332c <MX_TIM7_Init+0x68>)
 80032d6:	4a16      	ldr	r2, [pc, #88]	@ (8003330 <MX_TIM7_Init+0x6c>)
 80032d8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10799;
 80032da:	4b14      	ldr	r3, [pc, #80]	@ (800332c <MX_TIM7_Init+0x68>)
 80032dc:	f642 222f 	movw	r2, #10799	@ 0x2a2f
 80032e0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032e2:	4b12      	ldr	r3, [pc, #72]	@ (800332c <MX_TIM7_Init+0x68>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 80032e8:	4b10      	ldr	r3, [pc, #64]	@ (800332c <MX_TIM7_Init+0x68>)
 80032ea:	f242 720f 	movw	r2, #9999	@ 0x270f
 80032ee:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032f0:	4b0e      	ldr	r3, [pc, #56]	@ (800332c <MX_TIM7_Init+0x68>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80032f6:	480d      	ldr	r0, [pc, #52]	@ (800332c <MX_TIM7_Init+0x68>)
 80032f8:	f002 fe0c 	bl	8005f14 <HAL_TIM_Base_Init>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8003302:	f7ff fd6d 	bl	8002de0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003306:	2300      	movs	r3, #0
 8003308:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800330e:	1d3b      	adds	r3, r7, #4
 8003310:	4619      	mov	r1, r3
 8003312:	4806      	ldr	r0, [pc, #24]	@ (800332c <MX_TIM7_Init+0x68>)
 8003314:	f003 fdc0 	bl	8006e98 <HAL_TIMEx_MasterConfigSynchronization>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800331e:	f7ff fd5f 	bl	8002de0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003322:	bf00      	nop
 8003324:	3710      	adds	r7, #16
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	200003e4 	.word	0x200003e4
 8003330:	40001400 	.word	0x40001400

08003334 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003344:	d10c      	bne.n	8003360 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003346:	4b12      	ldr	r3, [pc, #72]	@ (8003390 <HAL_TIM_Base_MspInit+0x5c>)
 8003348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334a:	4a11      	ldr	r2, [pc, #68]	@ (8003390 <HAL_TIM_Base_MspInit+0x5c>)
 800334c:	f043 0301 	orr.w	r3, r3, #1
 8003350:	6413      	str	r3, [r2, #64]	@ 0x40
 8003352:	4b0f      	ldr	r3, [pc, #60]	@ (8003390 <HAL_TIM_Base_MspInit+0x5c>)
 8003354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800335e:	e010      	b.n	8003382 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM7)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a0b      	ldr	r2, [pc, #44]	@ (8003394 <HAL_TIM_Base_MspInit+0x60>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d10b      	bne.n	8003382 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800336a:	4b09      	ldr	r3, [pc, #36]	@ (8003390 <HAL_TIM_Base_MspInit+0x5c>)
 800336c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336e:	4a08      	ldr	r2, [pc, #32]	@ (8003390 <HAL_TIM_Base_MspInit+0x5c>)
 8003370:	f043 0320 	orr.w	r3, r3, #32
 8003374:	6413      	str	r3, [r2, #64]	@ 0x40
 8003376:	4b06      	ldr	r3, [pc, #24]	@ (8003390 <HAL_TIM_Base_MspInit+0x5c>)
 8003378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337a:	f003 0320 	and.w	r3, r3, #32
 800337e:	60bb      	str	r3, [r7, #8]
 8003380:	68bb      	ldr	r3, [r7, #8]
}
 8003382:	bf00      	nop
 8003384:	3714      	adds	r7, #20
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	40023800 	.word	0x40023800
 8003394:	40001400 	.word	0x40001400

08003398 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a0a      	ldr	r2, [pc, #40]	@ (80033d0 <HAL_TIM_PWM_MspInit+0x38>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d10b      	bne.n	80033c2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033aa:	4b0a      	ldr	r3, [pc, #40]	@ (80033d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80033ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ae:	4a09      	ldr	r2, [pc, #36]	@ (80033d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80033b0:	f043 0302 	orr.w	r3, r3, #2
 80033b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80033b6:	4b07      	ldr	r3, [pc, #28]	@ (80033d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80033b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	60fb      	str	r3, [r7, #12]
 80033c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80033c2:	bf00      	nop
 80033c4:	3714      	adds	r7, #20
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	40000400 	.word	0x40000400
 80033d4:	40023800 	.word	0x40023800

080033d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b08a      	sub	sp, #40	@ 0x28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e0:	f107 0314 	add.w	r3, r7, #20
 80033e4:	2200      	movs	r2, #0
 80033e6:	601a      	str	r2, [r3, #0]
 80033e8:	605a      	str	r2, [r3, #4]
 80033ea:	609a      	str	r2, [r3, #8]
 80033ec:	60da      	str	r2, [r3, #12]
 80033ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033f8:	d11c      	bne.n	8003434 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033fa:	4b21      	ldr	r3, [pc, #132]	@ (8003480 <HAL_TIM_MspPostInit+0xa8>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fe:	4a20      	ldr	r2, [pc, #128]	@ (8003480 <HAL_TIM_MspPostInit+0xa8>)
 8003400:	f043 0301 	orr.w	r3, r3, #1
 8003404:	6313      	str	r3, [r2, #48]	@ 0x30
 8003406:	4b1e      	ldr	r3, [pc, #120]	@ (8003480 <HAL_TIM_MspPostInit+0xa8>)
 8003408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	613b      	str	r3, [r7, #16]
 8003410:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = HEATER_PWM_Pin;
 8003412:	2308      	movs	r3, #8
 8003414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003416:	2302      	movs	r3, #2
 8003418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341a:	2300      	movs	r3, #0
 800341c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800341e:	2300      	movs	r3, #0
 8003420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003422:	2301      	movs	r3, #1
 8003424:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(HEATER_PWM_GPIO_Port, &GPIO_InitStruct);
 8003426:	f107 0314 	add.w	r3, r7, #20
 800342a:	4619      	mov	r1, r3
 800342c:	4815      	ldr	r0, [pc, #84]	@ (8003484 <HAL_TIM_MspPostInit+0xac>)
 800342e:	f000 fb13 	bl	8003a58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003432:	e020      	b.n	8003476 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM3)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a13      	ldr	r2, [pc, #76]	@ (8003488 <HAL_TIM_MspPostInit+0xb0>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d11b      	bne.n	8003476 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800343e:	4b10      	ldr	r3, [pc, #64]	@ (8003480 <HAL_TIM_MspPostInit+0xa8>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	4a0f      	ldr	r2, [pc, #60]	@ (8003480 <HAL_TIM_MspPostInit+0xa8>)
 8003444:	f043 0301 	orr.w	r3, r3, #1
 8003448:	6313      	str	r3, [r2, #48]	@ 0x30
 800344a:	4b0d      	ldr	r3, [pc, #52]	@ (8003480 <HAL_TIM_MspPostInit+0xa8>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344e:	f003 0301 	and.w	r3, r3, #1
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003456:	2340      	movs	r3, #64	@ 0x40
 8003458:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800345a:	2302      	movs	r3, #2
 800345c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345e:	2300      	movs	r3, #0
 8003460:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003462:	2300      	movs	r3, #0
 8003464:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003466:	2302      	movs	r3, #2
 8003468:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800346a:	f107 0314 	add.w	r3, r7, #20
 800346e:	4619      	mov	r1, r3
 8003470:	4804      	ldr	r0, [pc, #16]	@ (8003484 <HAL_TIM_MspPostInit+0xac>)
 8003472:	f000 faf1 	bl	8003a58 <HAL_GPIO_Init>
}
 8003476:	bf00      	nop
 8003478:	3728      	adds	r7, #40	@ 0x28
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40023800 	.word	0x40023800
 8003484:	40020000 	.word	0x40020000
 8003488:	40000400 	.word	0x40000400

0800348c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003490:	4b14      	ldr	r3, [pc, #80]	@ (80034e4 <MX_USART3_UART_Init+0x58>)
 8003492:	4a15      	ldr	r2, [pc, #84]	@ (80034e8 <MX_USART3_UART_Init+0x5c>)
 8003494:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003496:	4b13      	ldr	r3, [pc, #76]	@ (80034e4 <MX_USART3_UART_Init+0x58>)
 8003498:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800349c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800349e:	4b11      	ldr	r3, [pc, #68]	@ (80034e4 <MX_USART3_UART_Init+0x58>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80034a4:	4b0f      	ldr	r3, [pc, #60]	@ (80034e4 <MX_USART3_UART_Init+0x58>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80034aa:	4b0e      	ldr	r3, [pc, #56]	@ (80034e4 <MX_USART3_UART_Init+0x58>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80034b0:	4b0c      	ldr	r3, [pc, #48]	@ (80034e4 <MX_USART3_UART_Init+0x58>)
 80034b2:	220c      	movs	r2, #12
 80034b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034b6:	4b0b      	ldr	r3, [pc, #44]	@ (80034e4 <MX_USART3_UART_Init+0x58>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80034bc:	4b09      	ldr	r3, [pc, #36]	@ (80034e4 <MX_USART3_UART_Init+0x58>)
 80034be:	2200      	movs	r2, #0
 80034c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034c2:	4b08      	ldr	r3, [pc, #32]	@ (80034e4 <MX_USART3_UART_Init+0x58>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034c8:	4b06      	ldr	r3, [pc, #24]	@ (80034e4 <MX_USART3_UART_Init+0x58>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80034ce:	4805      	ldr	r0, [pc, #20]	@ (80034e4 <MX_USART3_UART_Init+0x58>)
 80034d0:	f003 fd70 	bl	8006fb4 <HAL_UART_Init>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80034da:	f7ff fc81 	bl	8002de0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80034de:	bf00      	nop
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	20000430 	.word	0x20000430
 80034e8:	40004800 	.word	0x40004800

080034ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b0aa      	sub	sp, #168	@ 0xa8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034f4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80034f8:	2200      	movs	r2, #0
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	605a      	str	r2, [r3, #4]
 80034fe:	609a      	str	r2, [r3, #8]
 8003500:	60da      	str	r2, [r3, #12]
 8003502:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003504:	f107 0310 	add.w	r3, r7, #16
 8003508:	2284      	movs	r2, #132	@ 0x84
 800350a:	2100      	movs	r1, #0
 800350c:	4618      	mov	r0, r3
 800350e:	f006 f92b 	bl	8009768 <memset>
  if(uartHandle->Instance==USART3)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a26      	ldr	r2, [pc, #152]	@ (80035b0 <HAL_UART_MspInit+0xc4>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d144      	bne.n	80035a6 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800351c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003520:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003522:	2300      	movs	r3, #0
 8003524:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003526:	f107 0310 	add.w	r3, r7, #16
 800352a:	4618      	mov	r0, r3
 800352c:	f001 f984 	bl	8004838 <HAL_RCCEx_PeriphCLKConfig>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003536:	f7ff fc53 	bl	8002de0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800353a:	4b1e      	ldr	r3, [pc, #120]	@ (80035b4 <HAL_UART_MspInit+0xc8>)
 800353c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353e:	4a1d      	ldr	r2, [pc, #116]	@ (80035b4 <HAL_UART_MspInit+0xc8>)
 8003540:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003544:	6413      	str	r3, [r2, #64]	@ 0x40
 8003546:	4b1b      	ldr	r3, [pc, #108]	@ (80035b4 <HAL_UART_MspInit+0xc8>)
 8003548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800354e:	60fb      	str	r3, [r7, #12]
 8003550:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003552:	4b18      	ldr	r3, [pc, #96]	@ (80035b4 <HAL_UART_MspInit+0xc8>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003556:	4a17      	ldr	r2, [pc, #92]	@ (80035b4 <HAL_UART_MspInit+0xc8>)
 8003558:	f043 0308 	orr.w	r3, r3, #8
 800355c:	6313      	str	r3, [r2, #48]	@ 0x30
 800355e:	4b15      	ldr	r3, [pc, #84]	@ (80035b4 <HAL_UART_MspInit+0xc8>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003562:	f003 0308 	and.w	r3, r3, #8
 8003566:	60bb      	str	r3, [r7, #8]
 8003568:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800356a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800356e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003572:	2302      	movs	r3, #2
 8003574:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003578:	2301      	movs	r3, #1
 800357a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800357e:	2303      	movs	r3, #3
 8003580:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003584:	2307      	movs	r3, #7
 8003586:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800358a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800358e:	4619      	mov	r1, r3
 8003590:	4809      	ldr	r0, [pc, #36]	@ (80035b8 <HAL_UART_MspInit+0xcc>)
 8003592:	f000 fa61 	bl	8003a58 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003596:	2200      	movs	r2, #0
 8003598:	2100      	movs	r1, #0
 800359a:	2027      	movs	r0, #39	@ 0x27
 800359c:	f000 f993 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80035a0:	2027      	movs	r0, #39	@ 0x27
 80035a2:	f000 f9ac 	bl	80038fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80035a6:	bf00      	nop
 80035a8:	37a8      	adds	r7, #168	@ 0xa8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	40004800 	.word	0x40004800
 80035b4:	40023800 	.word	0x40023800
 80035b8:	40020c00 	.word	0x40020c00

080035bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80035bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035f4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80035c0:	f7ff fd9e 	bl	8003100 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80035c4:	480c      	ldr	r0, [pc, #48]	@ (80035f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80035c6:	490d      	ldr	r1, [pc, #52]	@ (80035fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80035c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003600 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80035ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035cc:	e002      	b.n	80035d4 <LoopCopyDataInit>

080035ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035d2:	3304      	adds	r3, #4

080035d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035d8:	d3f9      	bcc.n	80035ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035da:	4a0a      	ldr	r2, [pc, #40]	@ (8003604 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80035dc:	4c0a      	ldr	r4, [pc, #40]	@ (8003608 <LoopFillZerobss+0x22>)
  movs r3, #0
 80035de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035e0:	e001      	b.n	80035e6 <LoopFillZerobss>

080035e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035e4:	3204      	adds	r2, #4

080035e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035e8:	d3fb      	bcc.n	80035e2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80035ea:	f006 f943 	bl	8009874 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035ee:	f7ff f92b 	bl	8002848 <main>
  bx  lr    
 80035f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80035f4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80035f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035fc:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 8003600:	0800dd20 	.word	0x0800dd20
  ldr r2, =_sbss
 8003604:	2000024c 	.word	0x2000024c
  ldr r4, =_ebss
 8003608:	20000608 	.word	0x20000608

0800360c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800360c:	e7fe      	b.n	800360c <ADC_IRQHandler>

0800360e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003612:	2003      	movs	r0, #3
 8003614:	f000 f94c 	bl	80038b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003618:	2000      	movs	r0, #0
 800361a:	f000 f805 	bl	8003628 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800361e:	f7ff fc67 	bl	8002ef0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	bd80      	pop	{r7, pc}

08003628 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003630:	4b12      	ldr	r3, [pc, #72]	@ (800367c <HAL_InitTick+0x54>)
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	4b12      	ldr	r3, [pc, #72]	@ (8003680 <HAL_InitTick+0x58>)
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	4619      	mov	r1, r3
 800363a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800363e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003642:	fbb2 f3f3 	udiv	r3, r2, r3
 8003646:	4618      	mov	r0, r3
 8003648:	f000 f967 	bl	800391a <HAL_SYSTICK_Config>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e00e      	b.n	8003674 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b0f      	cmp	r3, #15
 800365a:	d80a      	bhi.n	8003672 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800365c:	2200      	movs	r2, #0
 800365e:	6879      	ldr	r1, [r7, #4]
 8003660:	f04f 30ff 	mov.w	r0, #4294967295
 8003664:	f000 f92f 	bl	80038c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003668:	4a06      	ldr	r2, [pc, #24]	@ (8003684 <HAL_InitTick+0x5c>)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800366e:	2300      	movs	r3, #0
 8003670:	e000      	b.n	8003674 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
}
 8003674:	4618      	mov	r0, r3
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	20000078 	.word	0x20000078
 8003680:	20000080 	.word	0x20000080
 8003684:	2000007c 	.word	0x2000007c

08003688 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800368c:	4b06      	ldr	r3, [pc, #24]	@ (80036a8 <HAL_IncTick+0x20>)
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	461a      	mov	r2, r3
 8003692:	4b06      	ldr	r3, [pc, #24]	@ (80036ac <HAL_IncTick+0x24>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4413      	add	r3, r2
 8003698:	4a04      	ldr	r2, [pc, #16]	@ (80036ac <HAL_IncTick+0x24>)
 800369a:	6013      	str	r3, [r2, #0]
}
 800369c:	bf00      	nop
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	20000080 	.word	0x20000080
 80036ac:	200004b8 	.word	0x200004b8

080036b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0
  return uwTick;
 80036b4:	4b03      	ldr	r3, [pc, #12]	@ (80036c4 <HAL_GetTick+0x14>)
 80036b6:	681b      	ldr	r3, [r3, #0]
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	200004b8 	.word	0x200004b8

080036c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036d0:	f7ff ffee 	bl	80036b0 <HAL_GetTick>
 80036d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e0:	d005      	beq.n	80036ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036e2:	4b0a      	ldr	r3, [pc, #40]	@ (800370c <HAL_Delay+0x44>)
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	461a      	mov	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4413      	add	r3, r2
 80036ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80036ee:	bf00      	nop
 80036f0:	f7ff ffde 	bl	80036b0 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d8f7      	bhi.n	80036f0 <HAL_Delay+0x28>
  {
  }
}
 8003700:	bf00      	nop
 8003702:	bf00      	nop
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	20000080 	.word	0x20000080

08003710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003720:	4b0b      	ldr	r3, [pc, #44]	@ (8003750 <__NVIC_SetPriorityGrouping+0x40>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800372c:	4013      	ands	r3, r2
 800372e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003738:	4b06      	ldr	r3, [pc, #24]	@ (8003754 <__NVIC_SetPriorityGrouping+0x44>)
 800373a:	4313      	orrs	r3, r2
 800373c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800373e:	4a04      	ldr	r2, [pc, #16]	@ (8003750 <__NVIC_SetPriorityGrouping+0x40>)
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	60d3      	str	r3, [r2, #12]
}
 8003744:	bf00      	nop
 8003746:	3714      	adds	r7, #20
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	e000ed00 	.word	0xe000ed00
 8003754:	05fa0000 	.word	0x05fa0000

08003758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800375c:	4b04      	ldr	r3, [pc, #16]	@ (8003770 <__NVIC_GetPriorityGrouping+0x18>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	0a1b      	lsrs	r3, r3, #8
 8003762:	f003 0307 	and.w	r3, r3, #7
}
 8003766:	4618      	mov	r0, r3
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	e000ed00 	.word	0xe000ed00

08003774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	4603      	mov	r3, r0
 800377c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800377e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003782:	2b00      	cmp	r3, #0
 8003784:	db0b      	blt.n	800379e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003786:	79fb      	ldrb	r3, [r7, #7]
 8003788:	f003 021f 	and.w	r2, r3, #31
 800378c:	4907      	ldr	r1, [pc, #28]	@ (80037ac <__NVIC_EnableIRQ+0x38>)
 800378e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003792:	095b      	lsrs	r3, r3, #5
 8003794:	2001      	movs	r0, #1
 8003796:	fa00 f202 	lsl.w	r2, r0, r2
 800379a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	e000e100 	.word	0xe000e100

080037b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	6039      	str	r1, [r7, #0]
 80037ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	db0a      	blt.n	80037da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	b2da      	uxtb	r2, r3
 80037c8:	490c      	ldr	r1, [pc, #48]	@ (80037fc <__NVIC_SetPriority+0x4c>)
 80037ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ce:	0112      	lsls	r2, r2, #4
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	440b      	add	r3, r1
 80037d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037d8:	e00a      	b.n	80037f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	4908      	ldr	r1, [pc, #32]	@ (8003800 <__NVIC_SetPriority+0x50>)
 80037e0:	79fb      	ldrb	r3, [r7, #7]
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	3b04      	subs	r3, #4
 80037e8:	0112      	lsls	r2, r2, #4
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	440b      	add	r3, r1
 80037ee:	761a      	strb	r2, [r3, #24]
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	e000e100 	.word	0xe000e100
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003804:	b480      	push	{r7}
 8003806:	b089      	sub	sp, #36	@ 0x24
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f003 0307 	and.w	r3, r3, #7
 8003816:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	f1c3 0307 	rsb	r3, r3, #7
 800381e:	2b04      	cmp	r3, #4
 8003820:	bf28      	it	cs
 8003822:	2304      	movcs	r3, #4
 8003824:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	3304      	adds	r3, #4
 800382a:	2b06      	cmp	r3, #6
 800382c:	d902      	bls.n	8003834 <NVIC_EncodePriority+0x30>
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	3b03      	subs	r3, #3
 8003832:	e000      	b.n	8003836 <NVIC_EncodePriority+0x32>
 8003834:	2300      	movs	r3, #0
 8003836:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003838:	f04f 32ff 	mov.w	r2, #4294967295
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	43da      	mvns	r2, r3
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	401a      	ands	r2, r3
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800384c:	f04f 31ff 	mov.w	r1, #4294967295
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	fa01 f303 	lsl.w	r3, r1, r3
 8003856:	43d9      	mvns	r1, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800385c:	4313      	orrs	r3, r2
         );
}
 800385e:	4618      	mov	r0, r3
 8003860:	3724      	adds	r7, #36	@ 0x24
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
	...

0800386c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3b01      	subs	r3, #1
 8003878:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800387c:	d301      	bcc.n	8003882 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800387e:	2301      	movs	r3, #1
 8003880:	e00f      	b.n	80038a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003882:	4a0a      	ldr	r2, [pc, #40]	@ (80038ac <SysTick_Config+0x40>)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	3b01      	subs	r3, #1
 8003888:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800388a:	210f      	movs	r1, #15
 800388c:	f04f 30ff 	mov.w	r0, #4294967295
 8003890:	f7ff ff8e 	bl	80037b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003894:	4b05      	ldr	r3, [pc, #20]	@ (80038ac <SysTick_Config+0x40>)
 8003896:	2200      	movs	r2, #0
 8003898:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800389a:	4b04      	ldr	r3, [pc, #16]	@ (80038ac <SysTick_Config+0x40>)
 800389c:	2207      	movs	r2, #7
 800389e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3708      	adds	r7, #8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	e000e010 	.word	0xe000e010

080038b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7ff ff29 	bl	8003710 <__NVIC_SetPriorityGrouping>
}
 80038be:	bf00      	nop
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b086      	sub	sp, #24
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	4603      	mov	r3, r0
 80038ce:	60b9      	str	r1, [r7, #8]
 80038d0:	607a      	str	r2, [r7, #4]
 80038d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038d8:	f7ff ff3e 	bl	8003758 <__NVIC_GetPriorityGrouping>
 80038dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	68b9      	ldr	r1, [r7, #8]
 80038e2:	6978      	ldr	r0, [r7, #20]
 80038e4:	f7ff ff8e 	bl	8003804 <NVIC_EncodePriority>
 80038e8:	4602      	mov	r2, r0
 80038ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ee:	4611      	mov	r1, r2
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7ff ff5d 	bl	80037b0 <__NVIC_SetPriority>
}
 80038f6:	bf00      	nop
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b082      	sub	sp, #8
 8003902:	af00      	add	r7, sp, #0
 8003904:	4603      	mov	r3, r0
 8003906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390c:	4618      	mov	r0, r3
 800390e:	f7ff ff31 	bl	8003774 <__NVIC_EnableIRQ>
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7ff ffa2 	bl	800386c <SysTick_Config>
 8003928:	4603      	mov	r3, r0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003932:	b580      	push	{r7, lr}
 8003934:	b084      	sub	sp, #16
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003940:	f7ff feb6 	bl	80036b0 <HAL_GetTick>
 8003944:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800394c:	b2db      	uxtb	r3, r3
 800394e:	2b02      	cmp	r3, #2
 8003950:	d008      	beq.n	8003964 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2280      	movs	r2, #128	@ 0x80
 8003956:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e052      	b.n	8003a0a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f022 0216 	bic.w	r2, r2, #22
 8003972:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695a      	ldr	r2, [r3, #20]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003982:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003988:	2b00      	cmp	r3, #0
 800398a:	d103      	bne.n	8003994 <HAL_DMA_Abort+0x62>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003990:	2b00      	cmp	r3, #0
 8003992:	d007      	beq.n	80039a4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 0208 	bic.w	r2, r2, #8
 80039a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 0201 	bic.w	r2, r2, #1
 80039b2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039b4:	e013      	b.n	80039de <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039b6:	f7ff fe7b 	bl	80036b0 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b05      	cmp	r3, #5
 80039c2:	d90c      	bls.n	80039de <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2220      	movs	r2, #32
 80039c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2203      	movs	r2, #3
 80039ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e015      	b.n	8003a0a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0301 	and.w	r3, r3, #1
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1e4      	bne.n	80039b6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f0:	223f      	movs	r2, #63	@ 0x3f
 80039f2:	409a      	lsls	r2, r3
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a12:	b480      	push	{r7}
 8003a14:	b083      	sub	sp, #12
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d004      	beq.n	8003a30 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2280      	movs	r2, #128	@ 0x80
 8003a2a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e00c      	b.n	8003a4a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2205      	movs	r2, #5
 8003a34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f022 0201 	bic.w	r2, r2, #1
 8003a46:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
	...

08003a58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b089      	sub	sp, #36	@ 0x24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003a62:	2300      	movs	r3, #0
 8003a64:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003a66:	2300      	movs	r3, #0
 8003a68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003a72:	2300      	movs	r3, #0
 8003a74:	61fb      	str	r3, [r7, #28]
 8003a76:	e175      	b.n	8003d64 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003a78:	2201      	movs	r2, #1
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	697a      	ldr	r2, [r7, #20]
 8003a88:	4013      	ands	r3, r2
 8003a8a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	f040 8164 	bne.w	8003d5e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f003 0303 	and.w	r3, r3, #3
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d005      	beq.n	8003aae <HAL_GPIO_Init+0x56>
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f003 0303 	and.w	r3, r3, #3
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d130      	bne.n	8003b10 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	005b      	lsls	r3, r3, #1
 8003ab8:	2203      	movs	r2, #3
 8003aba:	fa02 f303 	lsl.w	r3, r2, r3
 8003abe:	43db      	mvns	r3, r3
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	68da      	ldr	r2, [r3, #12]
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad2:	69ba      	ldr	r2, [r7, #24]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	69ba      	ldr	r2, [r7, #24]
 8003adc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	43db      	mvns	r3, r3
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	4013      	ands	r3, r2
 8003af2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	091b      	lsrs	r3, r3, #4
 8003afa:	f003 0201 	and.w	r2, r3, #1
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	fa02 f303 	lsl.w	r3, r2, r3
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f003 0303 	and.w	r3, r3, #3
 8003b18:	2b03      	cmp	r3, #3
 8003b1a:	d017      	beq.n	8003b4c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	2203      	movs	r2, #3
 8003b28:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2c:	43db      	mvns	r3, r3
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	4013      	ands	r3, r2
 8003b32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f003 0303 	and.w	r3, r3, #3
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d123      	bne.n	8003ba0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	08da      	lsrs	r2, r3, #3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	3208      	adds	r2, #8
 8003b60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	f003 0307 	and.w	r3, r3, #7
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	220f      	movs	r2, #15
 8003b70:	fa02 f303 	lsl.w	r3, r2, r3
 8003b74:	43db      	mvns	r3, r3
 8003b76:	69ba      	ldr	r2, [r7, #24]
 8003b78:	4013      	ands	r3, r2
 8003b7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	691a      	ldr	r2, [r3, #16]
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	f003 0307 	and.w	r3, r3, #7
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	08da      	lsrs	r2, r3, #3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	3208      	adds	r2, #8
 8003b9a:	69b9      	ldr	r1, [r7, #24]
 8003b9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	005b      	lsls	r3, r3, #1
 8003baa:	2203      	movs	r2, #3
 8003bac:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb0:	43db      	mvns	r3, r3
 8003bb2:	69ba      	ldr	r2, [r7, #24]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 0203 	and.w	r2, r3, #3
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	005b      	lsls	r3, r3, #1
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	f000 80be 	beq.w	8003d5e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003be2:	4b66      	ldr	r3, [pc, #408]	@ (8003d7c <HAL_GPIO_Init+0x324>)
 8003be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003be6:	4a65      	ldr	r2, [pc, #404]	@ (8003d7c <HAL_GPIO_Init+0x324>)
 8003be8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003bec:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bee:	4b63      	ldr	r3, [pc, #396]	@ (8003d7c <HAL_GPIO_Init+0x324>)
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bf6:	60fb      	str	r3, [r7, #12]
 8003bf8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003bfa:	4a61      	ldr	r2, [pc, #388]	@ (8003d80 <HAL_GPIO_Init+0x328>)
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	089b      	lsrs	r3, r3, #2
 8003c00:	3302      	adds	r3, #2
 8003c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c06:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	f003 0303 	and.w	r3, r3, #3
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	220f      	movs	r2, #15
 8003c12:	fa02 f303 	lsl.w	r3, r2, r3
 8003c16:	43db      	mvns	r3, r3
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a58      	ldr	r2, [pc, #352]	@ (8003d84 <HAL_GPIO_Init+0x32c>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d037      	beq.n	8003c96 <HAL_GPIO_Init+0x23e>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a57      	ldr	r2, [pc, #348]	@ (8003d88 <HAL_GPIO_Init+0x330>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d031      	beq.n	8003c92 <HAL_GPIO_Init+0x23a>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a56      	ldr	r2, [pc, #344]	@ (8003d8c <HAL_GPIO_Init+0x334>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d02b      	beq.n	8003c8e <HAL_GPIO_Init+0x236>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a55      	ldr	r2, [pc, #340]	@ (8003d90 <HAL_GPIO_Init+0x338>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d025      	beq.n	8003c8a <HAL_GPIO_Init+0x232>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a54      	ldr	r2, [pc, #336]	@ (8003d94 <HAL_GPIO_Init+0x33c>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d01f      	beq.n	8003c86 <HAL_GPIO_Init+0x22e>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a53      	ldr	r2, [pc, #332]	@ (8003d98 <HAL_GPIO_Init+0x340>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d019      	beq.n	8003c82 <HAL_GPIO_Init+0x22a>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a52      	ldr	r2, [pc, #328]	@ (8003d9c <HAL_GPIO_Init+0x344>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d013      	beq.n	8003c7e <HAL_GPIO_Init+0x226>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a51      	ldr	r2, [pc, #324]	@ (8003da0 <HAL_GPIO_Init+0x348>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d00d      	beq.n	8003c7a <HAL_GPIO_Init+0x222>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a50      	ldr	r2, [pc, #320]	@ (8003da4 <HAL_GPIO_Init+0x34c>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d007      	beq.n	8003c76 <HAL_GPIO_Init+0x21e>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a4f      	ldr	r2, [pc, #316]	@ (8003da8 <HAL_GPIO_Init+0x350>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d101      	bne.n	8003c72 <HAL_GPIO_Init+0x21a>
 8003c6e:	2309      	movs	r3, #9
 8003c70:	e012      	b.n	8003c98 <HAL_GPIO_Init+0x240>
 8003c72:	230a      	movs	r3, #10
 8003c74:	e010      	b.n	8003c98 <HAL_GPIO_Init+0x240>
 8003c76:	2308      	movs	r3, #8
 8003c78:	e00e      	b.n	8003c98 <HAL_GPIO_Init+0x240>
 8003c7a:	2307      	movs	r3, #7
 8003c7c:	e00c      	b.n	8003c98 <HAL_GPIO_Init+0x240>
 8003c7e:	2306      	movs	r3, #6
 8003c80:	e00a      	b.n	8003c98 <HAL_GPIO_Init+0x240>
 8003c82:	2305      	movs	r3, #5
 8003c84:	e008      	b.n	8003c98 <HAL_GPIO_Init+0x240>
 8003c86:	2304      	movs	r3, #4
 8003c88:	e006      	b.n	8003c98 <HAL_GPIO_Init+0x240>
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e004      	b.n	8003c98 <HAL_GPIO_Init+0x240>
 8003c8e:	2302      	movs	r3, #2
 8003c90:	e002      	b.n	8003c98 <HAL_GPIO_Init+0x240>
 8003c92:	2301      	movs	r3, #1
 8003c94:	e000      	b.n	8003c98 <HAL_GPIO_Init+0x240>
 8003c96:	2300      	movs	r3, #0
 8003c98:	69fa      	ldr	r2, [r7, #28]
 8003c9a:	f002 0203 	and.w	r2, r2, #3
 8003c9e:	0092      	lsls	r2, r2, #2
 8003ca0:	4093      	lsls	r3, r2
 8003ca2:	69ba      	ldr	r2, [r7, #24]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ca8:	4935      	ldr	r1, [pc, #212]	@ (8003d80 <HAL_GPIO_Init+0x328>)
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	089b      	lsrs	r3, r3, #2
 8003cae:	3302      	adds	r3, #2
 8003cb0:	69ba      	ldr	r2, [r7, #24]
 8003cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cb6:	4b3d      	ldr	r3, [pc, #244]	@ (8003dac <HAL_GPIO_Init+0x354>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	43db      	mvns	r3, r3
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003cd2:	69ba      	ldr	r2, [r7, #24]
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003cda:	4a34      	ldr	r2, [pc, #208]	@ (8003dac <HAL_GPIO_Init+0x354>)
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ce0:	4b32      	ldr	r3, [pc, #200]	@ (8003dac <HAL_GPIO_Init+0x354>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	43db      	mvns	r3, r3
 8003cea:	69ba      	ldr	r2, [r7, #24]
 8003cec:	4013      	ands	r3, r2
 8003cee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d003      	beq.n	8003d04 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003cfc:	69ba      	ldr	r2, [r7, #24]
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d04:	4a29      	ldr	r2, [pc, #164]	@ (8003dac <HAL_GPIO_Init+0x354>)
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d0a:	4b28      	ldr	r3, [pc, #160]	@ (8003dac <HAL_GPIO_Init+0x354>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	43db      	mvns	r3, r3
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	4013      	ands	r3, r2
 8003d18:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d003      	beq.n	8003d2e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003d26:	69ba      	ldr	r2, [r7, #24]
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d2e:	4a1f      	ldr	r2, [pc, #124]	@ (8003dac <HAL_GPIO_Init+0x354>)
 8003d30:	69bb      	ldr	r3, [r7, #24]
 8003d32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d34:	4b1d      	ldr	r3, [pc, #116]	@ (8003dac <HAL_GPIO_Init+0x354>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	43db      	mvns	r3, r3
 8003d3e:	69ba      	ldr	r2, [r7, #24]
 8003d40:	4013      	ands	r3, r2
 8003d42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d003      	beq.n	8003d58 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d58:	4a14      	ldr	r2, [pc, #80]	@ (8003dac <HAL_GPIO_Init+0x354>)
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	3301      	adds	r3, #1
 8003d62:	61fb      	str	r3, [r7, #28]
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	2b0f      	cmp	r3, #15
 8003d68:	f67f ae86 	bls.w	8003a78 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003d6c:	bf00      	nop
 8003d6e:	bf00      	nop
 8003d70:	3724      	adds	r7, #36	@ 0x24
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	40023800 	.word	0x40023800
 8003d80:	40013800 	.word	0x40013800
 8003d84:	40020000 	.word	0x40020000
 8003d88:	40020400 	.word	0x40020400
 8003d8c:	40020800 	.word	0x40020800
 8003d90:	40020c00 	.word	0x40020c00
 8003d94:	40021000 	.word	0x40021000
 8003d98:	40021400 	.word	0x40021400
 8003d9c:	40021800 	.word	0x40021800
 8003da0:	40021c00 	.word	0x40021c00
 8003da4:	40022000 	.word	0x40022000
 8003da8:	40022400 	.word	0x40022400
 8003dac:	40013c00 	.word	0x40013c00

08003db0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	460b      	mov	r3, r1
 8003dba:	807b      	strh	r3, [r7, #2]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003dc0:	787b      	ldrb	r3, [r7, #1]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dc6:	887a      	ldrh	r2, [r7, #2]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003dcc:	e003      	b.n	8003dd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003dce:	887b      	ldrh	r3, [r7, #2]
 8003dd0:	041a      	lsls	r2, r3, #16
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	619a      	str	r2, [r3, #24]
}
 8003dd6:	bf00      	nop
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
	...

08003de4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003de8:	4b05      	ldr	r3, [pc, #20]	@ (8003e00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a04      	ldr	r2, [pc, #16]	@ (8003e00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003dee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003df2:	6013      	str	r3, [r2, #0]
}
 8003df4:	bf00      	nop
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	40007000 	.word	0x40007000

08003e04 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003e0e:	4b23      	ldr	r3, [pc, #140]	@ (8003e9c <HAL_PWREx_EnableOverDrive+0x98>)
 8003e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e12:	4a22      	ldr	r2, [pc, #136]	@ (8003e9c <HAL_PWREx_EnableOverDrive+0x98>)
 8003e14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e18:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e1a:	4b20      	ldr	r3, [pc, #128]	@ (8003e9c <HAL_PWREx_EnableOverDrive+0x98>)
 8003e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e22:	603b      	str	r3, [r7, #0]
 8003e24:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003e26:	4b1e      	ldr	r3, [pc, #120]	@ (8003ea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e30:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e32:	f7ff fc3d 	bl	80036b0 <HAL_GetTick>
 8003e36:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e38:	e009      	b.n	8003e4e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e3a:	f7ff fc39 	bl	80036b0 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e48:	d901      	bls.n	8003e4e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e022      	b.n	8003e94 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e4e:	4b14      	ldr	r3, [pc, #80]	@ (8003ea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e5a:	d1ee      	bne.n	8003e3a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003e5c:	4b10      	ldr	r3, [pc, #64]	@ (8003ea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a0f      	ldr	r2, [pc, #60]	@ (8003ea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e66:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e68:	f7ff fc22 	bl	80036b0 <HAL_GetTick>
 8003e6c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e6e:	e009      	b.n	8003e84 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e70:	f7ff fc1e 	bl	80036b0 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e7e:	d901      	bls.n	8003e84 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e007      	b.n	8003e94 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e84:	4b06      	ldr	r3, [pc, #24]	@ (8003ea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e90:	d1ee      	bne.n	8003e70 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003e92:	2300      	movs	r3, #0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3708      	adds	r7, #8
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	40023800 	.word	0x40023800
 8003ea0:	40007000 	.word	0x40007000

08003ea4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003eac:	2300      	movs	r3, #0
 8003eae:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d101      	bne.n	8003eba <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e291      	b.n	80043de <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0301 	and.w	r3, r3, #1
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	f000 8087 	beq.w	8003fd6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ec8:	4b96      	ldr	r3, [pc, #600]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f003 030c 	and.w	r3, r3, #12
 8003ed0:	2b04      	cmp	r3, #4
 8003ed2:	d00c      	beq.n	8003eee <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ed4:	4b93      	ldr	r3, [pc, #588]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f003 030c 	and.w	r3, r3, #12
 8003edc:	2b08      	cmp	r3, #8
 8003ede:	d112      	bne.n	8003f06 <HAL_RCC_OscConfig+0x62>
 8003ee0:	4b90      	ldr	r3, [pc, #576]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ee8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003eec:	d10b      	bne.n	8003f06 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eee:	4b8d      	ldr	r3, [pc, #564]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d06c      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x130>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d168      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e26b      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f0e:	d106      	bne.n	8003f1e <HAL_RCC_OscConfig+0x7a>
 8003f10:	4b84      	ldr	r3, [pc, #528]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a83      	ldr	r2, [pc, #524]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f1a:	6013      	str	r3, [r2, #0]
 8003f1c:	e02e      	b.n	8003f7c <HAL_RCC_OscConfig+0xd8>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d10c      	bne.n	8003f40 <HAL_RCC_OscConfig+0x9c>
 8003f26:	4b7f      	ldr	r3, [pc, #508]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a7e      	ldr	r2, [pc, #504]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f30:	6013      	str	r3, [r2, #0]
 8003f32:	4b7c      	ldr	r3, [pc, #496]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a7b      	ldr	r2, [pc, #492]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f3c:	6013      	str	r3, [r2, #0]
 8003f3e:	e01d      	b.n	8003f7c <HAL_RCC_OscConfig+0xd8>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f48:	d10c      	bne.n	8003f64 <HAL_RCC_OscConfig+0xc0>
 8003f4a:	4b76      	ldr	r3, [pc, #472]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a75      	ldr	r2, [pc, #468]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f54:	6013      	str	r3, [r2, #0]
 8003f56:	4b73      	ldr	r3, [pc, #460]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a72      	ldr	r2, [pc, #456]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f60:	6013      	str	r3, [r2, #0]
 8003f62:	e00b      	b.n	8003f7c <HAL_RCC_OscConfig+0xd8>
 8003f64:	4b6f      	ldr	r3, [pc, #444]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a6e      	ldr	r2, [pc, #440]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f6e:	6013      	str	r3, [r2, #0]
 8003f70:	4b6c      	ldr	r3, [pc, #432]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a6b      	ldr	r2, [pc, #428]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003f76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d013      	beq.n	8003fac <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f84:	f7ff fb94 	bl	80036b0 <HAL_GetTick>
 8003f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f8a:	e008      	b.n	8003f9e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f8c:	f7ff fb90 	bl	80036b0 <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b64      	cmp	r3, #100	@ 0x64
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e21f      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f9e:	4b61      	ldr	r3, [pc, #388]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d0f0      	beq.n	8003f8c <HAL_RCC_OscConfig+0xe8>
 8003faa:	e014      	b.n	8003fd6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fac:	f7ff fb80 	bl	80036b0 <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fb2:	e008      	b.n	8003fc6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fb4:	f7ff fb7c 	bl	80036b0 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	2b64      	cmp	r3, #100	@ 0x64
 8003fc0:	d901      	bls.n	8003fc6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e20b      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fc6:	4b57      	ldr	r3, [pc, #348]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d1f0      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x110>
 8003fd2:	e000      	b.n	8003fd6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d069      	beq.n	80040b6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fe2:	4b50      	ldr	r3, [pc, #320]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f003 030c 	and.w	r3, r3, #12
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00b      	beq.n	8004006 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fee:	4b4d      	ldr	r3, [pc, #308]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 030c 	and.w	r3, r3, #12
 8003ff6:	2b08      	cmp	r3, #8
 8003ff8:	d11c      	bne.n	8004034 <HAL_RCC_OscConfig+0x190>
 8003ffa:	4b4a      	ldr	r3, [pc, #296]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d116      	bne.n	8004034 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004006:	4b47      	ldr	r3, [pc, #284]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d005      	beq.n	800401e <HAL_RCC_OscConfig+0x17a>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d001      	beq.n	800401e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e1df      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800401e:	4b41      	ldr	r3, [pc, #260]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	493d      	ldr	r1, [pc, #244]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 800402e:	4313      	orrs	r3, r2
 8004030:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004032:	e040      	b.n	80040b6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d023      	beq.n	8004084 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800403c:	4b39      	ldr	r3, [pc, #228]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a38      	ldr	r2, [pc, #224]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8004042:	f043 0301 	orr.w	r3, r3, #1
 8004046:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004048:	f7ff fb32 	bl	80036b0 <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004050:	f7ff fb2e 	bl	80036b0 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b02      	cmp	r3, #2
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e1bd      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004062:	4b30      	ldr	r3, [pc, #192]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d0f0      	beq.n	8004050 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800406e:	4b2d      	ldr	r3, [pc, #180]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	00db      	lsls	r3, r3, #3
 800407c:	4929      	ldr	r1, [pc, #164]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 800407e:	4313      	orrs	r3, r2
 8004080:	600b      	str	r3, [r1, #0]
 8004082:	e018      	b.n	80040b6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004084:	4b27      	ldr	r3, [pc, #156]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a26      	ldr	r2, [pc, #152]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 800408a:	f023 0301 	bic.w	r3, r3, #1
 800408e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004090:	f7ff fb0e 	bl	80036b0 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004096:	e008      	b.n	80040aa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004098:	f7ff fb0a 	bl	80036b0 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e199      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1f0      	bne.n	8004098 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0308 	and.w	r3, r3, #8
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d038      	beq.n	8004134 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d019      	beq.n	80040fe <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040ca:	4b16      	ldr	r3, [pc, #88]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 80040cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040ce:	4a15      	ldr	r2, [pc, #84]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 80040d0:	f043 0301 	orr.w	r3, r3, #1
 80040d4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d6:	f7ff faeb 	bl	80036b0 <HAL_GetTick>
 80040da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040dc:	e008      	b.n	80040f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040de:	f7ff fae7 	bl	80036b0 <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d901      	bls.n	80040f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e176      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 80040f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d0f0      	beq.n	80040de <HAL_RCC_OscConfig+0x23a>
 80040fc:	e01a      	b.n	8004134 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040fe:	4b09      	ldr	r3, [pc, #36]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8004100:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004102:	4a08      	ldr	r2, [pc, #32]	@ (8004124 <HAL_RCC_OscConfig+0x280>)
 8004104:	f023 0301 	bic.w	r3, r3, #1
 8004108:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800410a:	f7ff fad1 	bl	80036b0 <HAL_GetTick>
 800410e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004110:	e00a      	b.n	8004128 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004112:	f7ff facd 	bl	80036b0 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b02      	cmp	r3, #2
 800411e:	d903      	bls.n	8004128 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e15c      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
 8004124:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004128:	4b91      	ldr	r3, [pc, #580]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 800412a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d1ee      	bne.n	8004112 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0304 	and.w	r3, r3, #4
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 80a4 	beq.w	800428a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004142:	4b8b      	ldr	r3, [pc, #556]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d10d      	bne.n	800416a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800414e:	4b88      	ldr	r3, [pc, #544]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004152:	4a87      	ldr	r2, [pc, #540]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004154:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004158:	6413      	str	r3, [r2, #64]	@ 0x40
 800415a:	4b85      	ldr	r3, [pc, #532]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 800415c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004162:	60bb      	str	r3, [r7, #8]
 8004164:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004166:	2301      	movs	r3, #1
 8004168:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800416a:	4b82      	ldr	r3, [pc, #520]	@ (8004374 <HAL_RCC_OscConfig+0x4d0>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004172:	2b00      	cmp	r3, #0
 8004174:	d118      	bne.n	80041a8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004176:	4b7f      	ldr	r3, [pc, #508]	@ (8004374 <HAL_RCC_OscConfig+0x4d0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a7e      	ldr	r2, [pc, #504]	@ (8004374 <HAL_RCC_OscConfig+0x4d0>)
 800417c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004180:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004182:	f7ff fa95 	bl	80036b0 <HAL_GetTick>
 8004186:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004188:	e008      	b.n	800419c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800418a:	f7ff fa91 	bl	80036b0 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	2b64      	cmp	r3, #100	@ 0x64
 8004196:	d901      	bls.n	800419c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e120      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800419c:	4b75      	ldr	r3, [pc, #468]	@ (8004374 <HAL_RCC_OscConfig+0x4d0>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d0f0      	beq.n	800418a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d106      	bne.n	80041be <HAL_RCC_OscConfig+0x31a>
 80041b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80041b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041b4:	4a6e      	ldr	r2, [pc, #440]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80041b6:	f043 0301 	orr.w	r3, r3, #1
 80041ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80041bc:	e02d      	b.n	800421a <HAL_RCC_OscConfig+0x376>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10c      	bne.n	80041e0 <HAL_RCC_OscConfig+0x33c>
 80041c6:	4b6a      	ldr	r3, [pc, #424]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80041c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ca:	4a69      	ldr	r2, [pc, #420]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80041cc:	f023 0301 	bic.w	r3, r3, #1
 80041d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80041d2:	4b67      	ldr	r3, [pc, #412]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80041d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041d6:	4a66      	ldr	r2, [pc, #408]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80041d8:	f023 0304 	bic.w	r3, r3, #4
 80041dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80041de:	e01c      	b.n	800421a <HAL_RCC_OscConfig+0x376>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	2b05      	cmp	r3, #5
 80041e6:	d10c      	bne.n	8004202 <HAL_RCC_OscConfig+0x35e>
 80041e8:	4b61      	ldr	r3, [pc, #388]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80041ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ec:	4a60      	ldr	r2, [pc, #384]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80041ee:	f043 0304 	orr.w	r3, r3, #4
 80041f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80041f4:	4b5e      	ldr	r3, [pc, #376]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80041f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f8:	4a5d      	ldr	r2, [pc, #372]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80041fa:	f043 0301 	orr.w	r3, r3, #1
 80041fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004200:	e00b      	b.n	800421a <HAL_RCC_OscConfig+0x376>
 8004202:	4b5b      	ldr	r3, [pc, #364]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004206:	4a5a      	ldr	r2, [pc, #360]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004208:	f023 0301 	bic.w	r3, r3, #1
 800420c:	6713      	str	r3, [r2, #112]	@ 0x70
 800420e:	4b58      	ldr	r3, [pc, #352]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004212:	4a57      	ldr	r2, [pc, #348]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004214:	f023 0304 	bic.w	r3, r3, #4
 8004218:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d015      	beq.n	800424e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004222:	f7ff fa45 	bl	80036b0 <HAL_GetTick>
 8004226:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004228:	e00a      	b.n	8004240 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800422a:	f7ff fa41 	bl	80036b0 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004238:	4293      	cmp	r3, r2
 800423a:	d901      	bls.n	8004240 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e0ce      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004240:	4b4b      	ldr	r3, [pc, #300]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0ee      	beq.n	800422a <HAL_RCC_OscConfig+0x386>
 800424c:	e014      	b.n	8004278 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800424e:	f7ff fa2f 	bl	80036b0 <HAL_GetTick>
 8004252:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004254:	e00a      	b.n	800426c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004256:	f7ff fa2b 	bl	80036b0 <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004264:	4293      	cmp	r3, r2
 8004266:	d901      	bls.n	800426c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e0b8      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800426c:	4b40      	ldr	r3, [pc, #256]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 800426e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1ee      	bne.n	8004256 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004278:	7dfb      	ldrb	r3, [r7, #23]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d105      	bne.n	800428a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800427e:	4b3c      	ldr	r3, [pc, #240]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004282:	4a3b      	ldr	r2, [pc, #236]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004284:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004288:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	2b00      	cmp	r3, #0
 8004290:	f000 80a4 	beq.w	80043dc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004294:	4b36      	ldr	r3, [pc, #216]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f003 030c 	and.w	r3, r3, #12
 800429c:	2b08      	cmp	r3, #8
 800429e:	d06b      	beq.n	8004378 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d149      	bne.n	800433c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042a8:	4b31      	ldr	r3, [pc, #196]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a30      	ldr	r2, [pc, #192]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80042ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b4:	f7ff f9fc 	bl	80036b0 <HAL_GetTick>
 80042b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ba:	e008      	b.n	80042ce <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042bc:	f7ff f9f8 	bl	80036b0 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e087      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ce:	4b28      	ldr	r3, [pc, #160]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1f0      	bne.n	80042bc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	69da      	ldr	r2, [r3, #28]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e8:	019b      	lsls	r3, r3, #6
 80042ea:	431a      	orrs	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f0:	085b      	lsrs	r3, r3, #1
 80042f2:	3b01      	subs	r3, #1
 80042f4:	041b      	lsls	r3, r3, #16
 80042f6:	431a      	orrs	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fc:	061b      	lsls	r3, r3, #24
 80042fe:	4313      	orrs	r3, r2
 8004300:	4a1b      	ldr	r2, [pc, #108]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004302:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004306:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004308:	4b19      	ldr	r3, [pc, #100]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a18      	ldr	r2, [pc, #96]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 800430e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004314:	f7ff f9cc 	bl	80036b0 <HAL_GetTick>
 8004318:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800431a:	e008      	b.n	800432e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800431c:	f7ff f9c8 	bl	80036b0 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e057      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800432e:	4b10      	ldr	r3, [pc, #64]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d0f0      	beq.n	800431c <HAL_RCC_OscConfig+0x478>
 800433a:	e04f      	b.n	80043dc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800433c:	4b0c      	ldr	r3, [pc, #48]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a0b      	ldr	r2, [pc, #44]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004342:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004346:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004348:	f7ff f9b2 	bl	80036b0 <HAL_GetTick>
 800434c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800434e:	e008      	b.n	8004362 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004350:	f7ff f9ae 	bl	80036b0 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b02      	cmp	r3, #2
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e03d      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004362:	4b03      	ldr	r3, [pc, #12]	@ (8004370 <HAL_RCC_OscConfig+0x4cc>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d1f0      	bne.n	8004350 <HAL_RCC_OscConfig+0x4ac>
 800436e:	e035      	b.n	80043dc <HAL_RCC_OscConfig+0x538>
 8004370:	40023800 	.word	0x40023800
 8004374:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004378:	4b1b      	ldr	r3, [pc, #108]	@ (80043e8 <HAL_RCC_OscConfig+0x544>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d028      	beq.n	80043d8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004390:	429a      	cmp	r2, r3
 8004392:	d121      	bne.n	80043d8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800439e:	429a      	cmp	r2, r3
 80043a0:	d11a      	bne.n	80043d8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043a2:	68fa      	ldr	r2, [r7, #12]
 80043a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043a8:	4013      	ands	r3, r2
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043ae:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d111      	bne.n	80043d8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043be:	085b      	lsrs	r3, r3, #1
 80043c0:	3b01      	subs	r3, #1
 80043c2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d107      	bne.n	80043d8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d001      	beq.n	80043dc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e000      	b.n	80043de <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3718      	adds	r7, #24
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	40023800 	.word	0x40023800

080043ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80043f6:	2300      	movs	r3, #0
 80043f8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d101      	bne.n	8004404 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e0d0      	b.n	80045a6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004404:	4b6a      	ldr	r3, [pc, #424]	@ (80045b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 030f 	and.w	r3, r3, #15
 800440c:	683a      	ldr	r2, [r7, #0]
 800440e:	429a      	cmp	r2, r3
 8004410:	d910      	bls.n	8004434 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004412:	4b67      	ldr	r3, [pc, #412]	@ (80045b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f023 020f 	bic.w	r2, r3, #15
 800441a:	4965      	ldr	r1, [pc, #404]	@ (80045b0 <HAL_RCC_ClockConfig+0x1c4>)
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	4313      	orrs	r3, r2
 8004420:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004422:	4b63      	ldr	r3, [pc, #396]	@ (80045b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 030f 	and.w	r3, r3, #15
 800442a:	683a      	ldr	r2, [r7, #0]
 800442c:	429a      	cmp	r2, r3
 800442e:	d001      	beq.n	8004434 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e0b8      	b.n	80045a6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0302 	and.w	r3, r3, #2
 800443c:	2b00      	cmp	r3, #0
 800443e:	d020      	beq.n	8004482 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0304 	and.w	r3, r3, #4
 8004448:	2b00      	cmp	r3, #0
 800444a:	d005      	beq.n	8004458 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800444c:	4b59      	ldr	r3, [pc, #356]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	4a58      	ldr	r2, [pc, #352]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004452:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004456:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0308 	and.w	r3, r3, #8
 8004460:	2b00      	cmp	r3, #0
 8004462:	d005      	beq.n	8004470 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004464:	4b53      	ldr	r3, [pc, #332]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	4a52      	ldr	r2, [pc, #328]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 800446a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800446e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004470:	4b50      	ldr	r3, [pc, #320]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	494d      	ldr	r1, [pc, #308]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 800447e:	4313      	orrs	r3, r2
 8004480:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d040      	beq.n	8004510 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	2b01      	cmp	r3, #1
 8004494:	d107      	bne.n	80044a6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004496:	4b47      	ldr	r3, [pc, #284]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d115      	bne.n	80044ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e07f      	b.n	80045a6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d107      	bne.n	80044be <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ae:	4b41      	ldr	r3, [pc, #260]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d109      	bne.n	80044ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e073      	b.n	80045a6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044be:	4b3d      	ldr	r3, [pc, #244]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d101      	bne.n	80044ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e06b      	b.n	80045a6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044ce:	4b39      	ldr	r3, [pc, #228]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f023 0203 	bic.w	r2, r3, #3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	4936      	ldr	r1, [pc, #216]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044e0:	f7ff f8e6 	bl	80036b0 <HAL_GetTick>
 80044e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044e6:	e00a      	b.n	80044fe <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044e8:	f7ff f8e2 	bl	80036b0 <HAL_GetTick>
 80044ec:	4602      	mov	r2, r0
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d901      	bls.n	80044fe <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e053      	b.n	80045a6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044fe:	4b2d      	ldr	r3, [pc, #180]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f003 020c 	and.w	r2, r3, #12
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	429a      	cmp	r2, r3
 800450e:	d1eb      	bne.n	80044e8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004510:	4b27      	ldr	r3, [pc, #156]	@ (80045b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 030f 	and.w	r3, r3, #15
 8004518:	683a      	ldr	r2, [r7, #0]
 800451a:	429a      	cmp	r2, r3
 800451c:	d210      	bcs.n	8004540 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800451e:	4b24      	ldr	r3, [pc, #144]	@ (80045b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f023 020f 	bic.w	r2, r3, #15
 8004526:	4922      	ldr	r1, [pc, #136]	@ (80045b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	4313      	orrs	r3, r2
 800452c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800452e:	4b20      	ldr	r3, [pc, #128]	@ (80045b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 030f 	and.w	r3, r3, #15
 8004536:	683a      	ldr	r2, [r7, #0]
 8004538:	429a      	cmp	r2, r3
 800453a:	d001      	beq.n	8004540 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e032      	b.n	80045a6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0304 	and.w	r3, r3, #4
 8004548:	2b00      	cmp	r3, #0
 800454a:	d008      	beq.n	800455e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800454c:	4b19      	ldr	r3, [pc, #100]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	4916      	ldr	r1, [pc, #88]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 800455a:	4313      	orrs	r3, r2
 800455c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0308 	and.w	r3, r3, #8
 8004566:	2b00      	cmp	r3, #0
 8004568:	d009      	beq.n	800457e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800456a:	4b12      	ldr	r3, [pc, #72]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	490e      	ldr	r1, [pc, #56]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 800457a:	4313      	orrs	r3, r2
 800457c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800457e:	f000 f821 	bl	80045c4 <HAL_RCC_GetSysClockFreq>
 8004582:	4602      	mov	r2, r0
 8004584:	4b0b      	ldr	r3, [pc, #44]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	091b      	lsrs	r3, r3, #4
 800458a:	f003 030f 	and.w	r3, r3, #15
 800458e:	490a      	ldr	r1, [pc, #40]	@ (80045b8 <HAL_RCC_ClockConfig+0x1cc>)
 8004590:	5ccb      	ldrb	r3, [r1, r3]
 8004592:	fa22 f303 	lsr.w	r3, r2, r3
 8004596:	4a09      	ldr	r2, [pc, #36]	@ (80045bc <HAL_RCC_ClockConfig+0x1d0>)
 8004598:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800459a:	4b09      	ldr	r3, [pc, #36]	@ (80045c0 <HAL_RCC_ClockConfig+0x1d4>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4618      	mov	r0, r3
 80045a0:	f7ff f842 	bl	8003628 <HAL_InitTick>

  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3710      	adds	r7, #16
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	40023c00 	.word	0x40023c00
 80045b4:	40023800 	.word	0x40023800
 80045b8:	0800d854 	.word	0x0800d854
 80045bc:	20000078 	.word	0x20000078
 80045c0:	2000007c 	.word	0x2000007c

080045c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045c8:	b094      	sub	sp, #80	@ 0x50
 80045ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80045cc:	2300      	movs	r3, #0
 80045ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80045d0:	2300      	movs	r3, #0
 80045d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045d4:	2300      	movs	r3, #0
 80045d6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80045d8:	2300      	movs	r3, #0
 80045da:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045dc:	4b79      	ldr	r3, [pc, #484]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 030c 	and.w	r3, r3, #12
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d00d      	beq.n	8004604 <HAL_RCC_GetSysClockFreq+0x40>
 80045e8:	2b08      	cmp	r3, #8
 80045ea:	f200 80e1 	bhi.w	80047b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d002      	beq.n	80045f8 <HAL_RCC_GetSysClockFreq+0x34>
 80045f2:	2b04      	cmp	r3, #4
 80045f4:	d003      	beq.n	80045fe <HAL_RCC_GetSysClockFreq+0x3a>
 80045f6:	e0db      	b.n	80047b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045f8:	4b73      	ldr	r3, [pc, #460]	@ (80047c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80045fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045fc:	e0db      	b.n	80047b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045fe:	4b73      	ldr	r3, [pc, #460]	@ (80047cc <HAL_RCC_GetSysClockFreq+0x208>)
 8004600:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004602:	e0d8      	b.n	80047b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004604:	4b6f      	ldr	r3, [pc, #444]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800460c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800460e:	4b6d      	ldr	r3, [pc, #436]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d063      	beq.n	80046e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800461a:	4b6a      	ldr	r3, [pc, #424]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	099b      	lsrs	r3, r3, #6
 8004620:	2200      	movs	r2, #0
 8004622:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004624:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800462c:	633b      	str	r3, [r7, #48]	@ 0x30
 800462e:	2300      	movs	r3, #0
 8004630:	637b      	str	r3, [r7, #52]	@ 0x34
 8004632:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004636:	4622      	mov	r2, r4
 8004638:	462b      	mov	r3, r5
 800463a:	f04f 0000 	mov.w	r0, #0
 800463e:	f04f 0100 	mov.w	r1, #0
 8004642:	0159      	lsls	r1, r3, #5
 8004644:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004648:	0150      	lsls	r0, r2, #5
 800464a:	4602      	mov	r2, r0
 800464c:	460b      	mov	r3, r1
 800464e:	4621      	mov	r1, r4
 8004650:	1a51      	subs	r1, r2, r1
 8004652:	6139      	str	r1, [r7, #16]
 8004654:	4629      	mov	r1, r5
 8004656:	eb63 0301 	sbc.w	r3, r3, r1
 800465a:	617b      	str	r3, [r7, #20]
 800465c:	f04f 0200 	mov.w	r2, #0
 8004660:	f04f 0300 	mov.w	r3, #0
 8004664:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004668:	4659      	mov	r1, fp
 800466a:	018b      	lsls	r3, r1, #6
 800466c:	4651      	mov	r1, sl
 800466e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004672:	4651      	mov	r1, sl
 8004674:	018a      	lsls	r2, r1, #6
 8004676:	4651      	mov	r1, sl
 8004678:	ebb2 0801 	subs.w	r8, r2, r1
 800467c:	4659      	mov	r1, fp
 800467e:	eb63 0901 	sbc.w	r9, r3, r1
 8004682:	f04f 0200 	mov.w	r2, #0
 8004686:	f04f 0300 	mov.w	r3, #0
 800468a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800468e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004692:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004696:	4690      	mov	r8, r2
 8004698:	4699      	mov	r9, r3
 800469a:	4623      	mov	r3, r4
 800469c:	eb18 0303 	adds.w	r3, r8, r3
 80046a0:	60bb      	str	r3, [r7, #8]
 80046a2:	462b      	mov	r3, r5
 80046a4:	eb49 0303 	adc.w	r3, r9, r3
 80046a8:	60fb      	str	r3, [r7, #12]
 80046aa:	f04f 0200 	mov.w	r2, #0
 80046ae:	f04f 0300 	mov.w	r3, #0
 80046b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80046b6:	4629      	mov	r1, r5
 80046b8:	024b      	lsls	r3, r1, #9
 80046ba:	4621      	mov	r1, r4
 80046bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046c0:	4621      	mov	r1, r4
 80046c2:	024a      	lsls	r2, r1, #9
 80046c4:	4610      	mov	r0, r2
 80046c6:	4619      	mov	r1, r3
 80046c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046ca:	2200      	movs	r2, #0
 80046cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046d4:	f7fc faf8 	bl	8000cc8 <__aeabi_uldivmod>
 80046d8:	4602      	mov	r2, r0
 80046da:	460b      	mov	r3, r1
 80046dc:	4613      	mov	r3, r2
 80046de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046e0:	e058      	b.n	8004794 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046e2:	4b38      	ldr	r3, [pc, #224]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	099b      	lsrs	r3, r3, #6
 80046e8:	2200      	movs	r2, #0
 80046ea:	4618      	mov	r0, r3
 80046ec:	4611      	mov	r1, r2
 80046ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80046f2:	623b      	str	r3, [r7, #32]
 80046f4:	2300      	movs	r3, #0
 80046f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80046f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80046fc:	4642      	mov	r2, r8
 80046fe:	464b      	mov	r3, r9
 8004700:	f04f 0000 	mov.w	r0, #0
 8004704:	f04f 0100 	mov.w	r1, #0
 8004708:	0159      	lsls	r1, r3, #5
 800470a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800470e:	0150      	lsls	r0, r2, #5
 8004710:	4602      	mov	r2, r0
 8004712:	460b      	mov	r3, r1
 8004714:	4641      	mov	r1, r8
 8004716:	ebb2 0a01 	subs.w	sl, r2, r1
 800471a:	4649      	mov	r1, r9
 800471c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004720:	f04f 0200 	mov.w	r2, #0
 8004724:	f04f 0300 	mov.w	r3, #0
 8004728:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800472c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004730:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004734:	ebb2 040a 	subs.w	r4, r2, sl
 8004738:	eb63 050b 	sbc.w	r5, r3, fp
 800473c:	f04f 0200 	mov.w	r2, #0
 8004740:	f04f 0300 	mov.w	r3, #0
 8004744:	00eb      	lsls	r3, r5, #3
 8004746:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800474a:	00e2      	lsls	r2, r4, #3
 800474c:	4614      	mov	r4, r2
 800474e:	461d      	mov	r5, r3
 8004750:	4643      	mov	r3, r8
 8004752:	18e3      	adds	r3, r4, r3
 8004754:	603b      	str	r3, [r7, #0]
 8004756:	464b      	mov	r3, r9
 8004758:	eb45 0303 	adc.w	r3, r5, r3
 800475c:	607b      	str	r3, [r7, #4]
 800475e:	f04f 0200 	mov.w	r2, #0
 8004762:	f04f 0300 	mov.w	r3, #0
 8004766:	e9d7 4500 	ldrd	r4, r5, [r7]
 800476a:	4629      	mov	r1, r5
 800476c:	028b      	lsls	r3, r1, #10
 800476e:	4621      	mov	r1, r4
 8004770:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004774:	4621      	mov	r1, r4
 8004776:	028a      	lsls	r2, r1, #10
 8004778:	4610      	mov	r0, r2
 800477a:	4619      	mov	r1, r3
 800477c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800477e:	2200      	movs	r2, #0
 8004780:	61bb      	str	r3, [r7, #24]
 8004782:	61fa      	str	r2, [r7, #28]
 8004784:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004788:	f7fc fa9e 	bl	8000cc8 <__aeabi_uldivmod>
 800478c:	4602      	mov	r2, r0
 800478e:	460b      	mov	r3, r1
 8004790:	4613      	mov	r3, r2
 8004792:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004794:	4b0b      	ldr	r3, [pc, #44]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	0c1b      	lsrs	r3, r3, #16
 800479a:	f003 0303 	and.w	r3, r3, #3
 800479e:	3301      	adds	r3, #1
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80047a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047ae:	e002      	b.n	80047b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047b0:	4b05      	ldr	r3, [pc, #20]	@ (80047c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80047b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3750      	adds	r7, #80	@ 0x50
 80047bc:	46bd      	mov	sp, r7
 80047be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047c2:	bf00      	nop
 80047c4:	40023800 	.word	0x40023800
 80047c8:	00f42400 	.word	0x00f42400
 80047cc:	007a1200 	.word	0x007a1200

080047d0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047d0:	b480      	push	{r7}
 80047d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047d4:	4b03      	ldr	r3, [pc, #12]	@ (80047e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80047d6:	681b      	ldr	r3, [r3, #0]
}
 80047d8:	4618      	mov	r0, r3
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	20000078 	.word	0x20000078

080047e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047ec:	f7ff fff0 	bl	80047d0 <HAL_RCC_GetHCLKFreq>
 80047f0:	4602      	mov	r2, r0
 80047f2:	4b05      	ldr	r3, [pc, #20]	@ (8004808 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	0a9b      	lsrs	r3, r3, #10
 80047f8:	f003 0307 	and.w	r3, r3, #7
 80047fc:	4903      	ldr	r1, [pc, #12]	@ (800480c <HAL_RCC_GetPCLK1Freq+0x24>)
 80047fe:	5ccb      	ldrb	r3, [r1, r3]
 8004800:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004804:	4618      	mov	r0, r3
 8004806:	bd80      	pop	{r7, pc}
 8004808:	40023800 	.word	0x40023800
 800480c:	0800d864 	.word	0x0800d864

08004810 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004814:	f7ff ffdc 	bl	80047d0 <HAL_RCC_GetHCLKFreq>
 8004818:	4602      	mov	r2, r0
 800481a:	4b05      	ldr	r3, [pc, #20]	@ (8004830 <HAL_RCC_GetPCLK2Freq+0x20>)
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	0b5b      	lsrs	r3, r3, #13
 8004820:	f003 0307 	and.w	r3, r3, #7
 8004824:	4903      	ldr	r1, [pc, #12]	@ (8004834 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004826:	5ccb      	ldrb	r3, [r1, r3]
 8004828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800482c:	4618      	mov	r0, r3
 800482e:	bd80      	pop	{r7, pc}
 8004830:	40023800 	.word	0x40023800
 8004834:	0800d864 	.word	0x0800d864

08004838 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b088      	sub	sp, #32
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004840:	2300      	movs	r3, #0
 8004842:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004844:	2300      	movs	r3, #0
 8004846:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004848:	2300      	movs	r3, #0
 800484a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800484c:	2300      	movs	r3, #0
 800484e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004850:	2300      	movs	r3, #0
 8004852:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d012      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004860:	4b69      	ldr	r3, [pc, #420]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	4a68      	ldr	r2, [pc, #416]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004866:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800486a:	6093      	str	r3, [r2, #8]
 800486c:	4b66      	ldr	r3, [pc, #408]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004874:	4964      	ldr	r1, [pc, #400]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004876:	4313      	orrs	r3, r2
 8004878:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004882:	2301      	movs	r3, #1
 8004884:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d017      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004892:	4b5d      	ldr	r3, [pc, #372]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004894:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004898:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a0:	4959      	ldr	r1, [pc, #356]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048b0:	d101      	bne.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80048b2:	2301      	movs	r3, #1
 80048b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80048be:	2301      	movs	r3, #1
 80048c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d017      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80048ce:	4b4e      	ldr	r3, [pc, #312]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048d4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048dc:	494a      	ldr	r1, [pc, #296]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048de:	4313      	orrs	r3, r2
 80048e0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048ec:	d101      	bne.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80048ee:	2301      	movs	r3, #1
 80048f0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d101      	bne.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80048fa:	2301      	movs	r3, #1
 80048fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800490a:	2301      	movs	r3, #1
 800490c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0320 	and.w	r3, r3, #32
 8004916:	2b00      	cmp	r3, #0
 8004918:	f000 808b 	beq.w	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800491c:	4b3a      	ldr	r3, [pc, #232]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800491e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004920:	4a39      	ldr	r2, [pc, #228]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004922:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004926:	6413      	str	r3, [r2, #64]	@ 0x40
 8004928:	4b37      	ldr	r3, [pc, #220]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800492a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004930:	60bb      	str	r3, [r7, #8]
 8004932:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004934:	4b35      	ldr	r3, [pc, #212]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a34      	ldr	r2, [pc, #208]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800493a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800493e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004940:	f7fe feb6 	bl	80036b0 <HAL_GetTick>
 8004944:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004946:	e008      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004948:	f7fe feb2 	bl	80036b0 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b64      	cmp	r3, #100	@ 0x64
 8004954:	d901      	bls.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e357      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800495a:	4b2c      	ldr	r3, [pc, #176]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004962:	2b00      	cmp	r3, #0
 8004964:	d0f0      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004966:	4b28      	ldr	r3, [pc, #160]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800496a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800496e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d035      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	429a      	cmp	r2, r3
 8004982:	d02e      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004984:	4b20      	ldr	r3, [pc, #128]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004988:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800498c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800498e:	4b1e      	ldr	r3, [pc, #120]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004992:	4a1d      	ldr	r2, [pc, #116]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004998:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800499a:	4b1b      	ldr	r3, [pc, #108]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800499c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800499e:	4a1a      	ldr	r2, [pc, #104]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049a4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80049a6:	4a18      	ldr	r2, [pc, #96]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80049ac:	4b16      	ldr	r3, [pc, #88]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b0:	f003 0301 	and.w	r3, r3, #1
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d114      	bne.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b8:	f7fe fe7a 	bl	80036b0 <HAL_GetTick>
 80049bc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049be:	e00a      	b.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049c0:	f7fe fe76 	bl	80036b0 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e319      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049d6:	4b0c      	ldr	r3, [pc, #48]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049da:	f003 0302 	and.w	r3, r3, #2
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d0ee      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049ee:	d111      	bne.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80049f0:	4b05      	ldr	r3, [pc, #20]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80049fc:	4b04      	ldr	r3, [pc, #16]	@ (8004a10 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80049fe:	400b      	ands	r3, r1
 8004a00:	4901      	ldr	r1, [pc, #4]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	608b      	str	r3, [r1, #8]
 8004a06:	e00b      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004a08:	40023800 	.word	0x40023800
 8004a0c:	40007000 	.word	0x40007000
 8004a10:	0ffffcff 	.word	0x0ffffcff
 8004a14:	4baa      	ldr	r3, [pc, #680]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	4aa9      	ldr	r2, [pc, #676]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a1a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004a1e:	6093      	str	r3, [r2, #8]
 8004a20:	4ba7      	ldr	r3, [pc, #668]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a2c:	49a4      	ldr	r1, [pc, #656]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0310 	and.w	r3, r3, #16
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d010      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a3e:	4ba0      	ldr	r3, [pc, #640]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a44:	4a9e      	ldr	r2, [pc, #632]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a4a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004a4e:	4b9c      	ldr	r3, [pc, #624]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a50:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a58:	4999      	ldr	r1, [pc, #612]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d00a      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a6c:	4b94      	ldr	r3, [pc, #592]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a72:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a7a:	4991      	ldr	r1, [pc, #580]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00a      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a8e:	4b8c      	ldr	r3, [pc, #560]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a94:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a9c:	4988      	ldr	r1, [pc, #544]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d00a      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ab0:	4b83      	ldr	r3, [pc, #524]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ab6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004abe:	4980      	ldr	r1, [pc, #512]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00a      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ad2:	4b7b      	ldr	r3, [pc, #492]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ae0:	4977      	ldr	r1, [pc, #476]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00a      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004af4:	4b72      	ldr	r3, [pc, #456]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004afa:	f023 0203 	bic.w	r2, r3, #3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b02:	496f      	ldr	r1, [pc, #444]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00a      	beq.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b16:	4b6a      	ldr	r3, [pc, #424]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b1c:	f023 020c 	bic.w	r2, r3, #12
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b24:	4966      	ldr	r1, [pc, #408]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00a      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b38:	4b61      	ldr	r3, [pc, #388]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b3e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b46:	495e      	ldr	r1, [pc, #376]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00a      	beq.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b5a:	4b59      	ldr	r3, [pc, #356]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b60:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b68:	4955      	ldr	r1, [pc, #340]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00a      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b7c:	4b50      	ldr	r3, [pc, #320]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b82:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b8a:	494d      	ldr	r1, [pc, #308]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00a      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004b9e:	4b48      	ldr	r3, [pc, #288]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ba4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bac:	4944      	ldr	r1, [pc, #272]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00a      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004bc0:	4b3f      	ldr	r3, [pc, #252]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bce:	493c      	ldr	r1, [pc, #240]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00a      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004be2:	4b37      	ldr	r3, [pc, #220]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004be8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bf0:	4933      	ldr	r1, [pc, #204]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d00a      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004c04:	4b2e      	ldr	r3, [pc, #184]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c0a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c12:	492b      	ldr	r1, [pc, #172]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d011      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004c26:	4b26      	ldr	r3, [pc, #152]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c2c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c34:	4922      	ldr	r1, [pc, #136]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c44:	d101      	bne.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004c46:	2301      	movs	r3, #1
 8004c48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0308 	and.w	r3, r3, #8
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004c56:	2301      	movs	r3, #1
 8004c58:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00a      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c66:	4b16      	ldr	r3, [pc, #88]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c6c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c74:	4912      	ldr	r1, [pc, #72]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00b      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004c88:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c8e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c98:	4909      	ldr	r1, [pc, #36]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d006      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	f000 80d9 	beq.w	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004cb4:	4b02      	ldr	r3, [pc, #8]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a01      	ldr	r2, [pc, #4]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004cbe:	e001      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004cc0:	40023800 	.word	0x40023800
 8004cc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cc6:	f7fe fcf3 	bl	80036b0 <HAL_GetTick>
 8004cca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ccc:	e008      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004cce:	f7fe fcef 	bl	80036b0 <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	2b64      	cmp	r3, #100	@ 0x64
 8004cda:	d901      	bls.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e194      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ce0:	4b6c      	ldr	r3, [pc, #432]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1f0      	bne.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0301 	and.w	r3, r3, #1
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d021      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d11d      	bne.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d00:	4b64      	ldr	r3, [pc, #400]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d06:	0c1b      	lsrs	r3, r3, #16
 8004d08:	f003 0303 	and.w	r3, r3, #3
 8004d0c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d0e:	4b61      	ldr	r3, [pc, #388]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d14:	0e1b      	lsrs	r3, r3, #24
 8004d16:	f003 030f 	and.w	r3, r3, #15
 8004d1a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	019a      	lsls	r2, r3, #6
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	041b      	lsls	r3, r3, #16
 8004d26:	431a      	orrs	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	061b      	lsls	r3, r3, #24
 8004d2c:	431a      	orrs	r2, r3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	071b      	lsls	r3, r3, #28
 8004d34:	4957      	ldr	r1, [pc, #348]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d004      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d50:	d00a      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d02e      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d66:	d129      	bne.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d68:	4b4a      	ldr	r3, [pc, #296]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d6e:	0c1b      	lsrs	r3, r3, #16
 8004d70:	f003 0303 	and.w	r3, r3, #3
 8004d74:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d76:	4b47      	ldr	r3, [pc, #284]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d7c:	0f1b      	lsrs	r3, r3, #28
 8004d7e:	f003 0307 	and.w	r3, r3, #7
 8004d82:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	019a      	lsls	r2, r3, #6
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	041b      	lsls	r3, r3, #16
 8004d8e:	431a      	orrs	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	061b      	lsls	r3, r3, #24
 8004d96:	431a      	orrs	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	071b      	lsls	r3, r3, #28
 8004d9c:	493d      	ldr	r1, [pc, #244]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004da4:	4b3b      	ldr	r3, [pc, #236]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004da6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004daa:	f023 021f 	bic.w	r2, r3, #31
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db2:	3b01      	subs	r3, #1
 8004db4:	4937      	ldr	r1, [pc, #220]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d01d      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004dc8:	4b32      	ldr	r3, [pc, #200]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dce:	0e1b      	lsrs	r3, r3, #24
 8004dd0:	f003 030f 	and.w	r3, r3, #15
 8004dd4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004dd6:	4b2f      	ldr	r3, [pc, #188]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ddc:	0f1b      	lsrs	r3, r3, #28
 8004dde:	f003 0307 	and.w	r3, r3, #7
 8004de2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	019a      	lsls	r2, r3, #6
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	041b      	lsls	r3, r3, #16
 8004df0:	431a      	orrs	r2, r3
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	061b      	lsls	r3, r3, #24
 8004df6:	431a      	orrs	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	071b      	lsls	r3, r3, #28
 8004dfc:	4925      	ldr	r1, [pc, #148]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d011      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	019a      	lsls	r2, r3, #6
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	041b      	lsls	r3, r3, #16
 8004e1c:	431a      	orrs	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	061b      	lsls	r3, r3, #24
 8004e24:	431a      	orrs	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	071b      	lsls	r3, r3, #28
 8004e2c:	4919      	ldr	r1, [pc, #100]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e34:	4b17      	ldr	r3, [pc, #92]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a16      	ldr	r2, [pc, #88]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e3a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e40:	f7fe fc36 	bl	80036b0 <HAL_GetTick>
 8004e44:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e46:	e008      	b.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e48:	f7fe fc32 	bl	80036b0 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b64      	cmp	r3, #100	@ 0x64
 8004e54:	d901      	bls.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e0d7      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d0f0      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	f040 80cd 	bne.w	8005008 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004e6e:	4b09      	ldr	r3, [pc, #36]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a08      	ldr	r2, [pc, #32]	@ (8004e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e7a:	f7fe fc19 	bl	80036b0 <HAL_GetTick>
 8004e7e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e80:	e00a      	b.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e82:	f7fe fc15 	bl	80036b0 <HAL_GetTick>
 8004e86:	4602      	mov	r2, r0
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	2b64      	cmp	r3, #100	@ 0x64
 8004e8e:	d903      	bls.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e90:	2303      	movs	r3, #3
 8004e92:	e0ba      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004e94:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e98:	4b5e      	ldr	r3, [pc, #376]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ea0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ea4:	d0ed      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d003      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d009      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d02e      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d12a      	bne.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004ece:	4b51      	ldr	r3, [pc, #324]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed4:	0c1b      	lsrs	r3, r3, #16
 8004ed6:	f003 0303 	and.w	r3, r3, #3
 8004eda:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004edc:	4b4d      	ldr	r3, [pc, #308]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ee2:	0f1b      	lsrs	r3, r3, #28
 8004ee4:	f003 0307 	and.w	r3, r3, #7
 8004ee8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	019a      	lsls	r2, r3, #6
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	041b      	lsls	r3, r3, #16
 8004ef4:	431a      	orrs	r2, r3
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	061b      	lsls	r3, r3, #24
 8004efc:	431a      	orrs	r2, r3
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	071b      	lsls	r3, r3, #28
 8004f02:	4944      	ldr	r1, [pc, #272]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f04:	4313      	orrs	r3, r2
 8004f06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004f0a:	4b42      	ldr	r3, [pc, #264]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f10:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	021b      	lsls	r3, r3, #8
 8004f1c:	493d      	ldr	r1, [pc, #244]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d022      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f38:	d11d      	bne.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f3a:	4b36      	ldr	r3, [pc, #216]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f40:	0e1b      	lsrs	r3, r3, #24
 8004f42:	f003 030f 	and.w	r3, r3, #15
 8004f46:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f48:	4b32      	ldr	r3, [pc, #200]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f4e:	0f1b      	lsrs	r3, r3, #28
 8004f50:	f003 0307 	and.w	r3, r3, #7
 8004f54:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	695b      	ldr	r3, [r3, #20]
 8004f5a:	019a      	lsls	r2, r3, #6
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a1b      	ldr	r3, [r3, #32]
 8004f60:	041b      	lsls	r3, r3, #16
 8004f62:	431a      	orrs	r2, r3
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	061b      	lsls	r3, r3, #24
 8004f68:	431a      	orrs	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	071b      	lsls	r3, r3, #28
 8004f6e:	4929      	ldr	r1, [pc, #164]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0308 	and.w	r3, r3, #8
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d028      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f82:	4b24      	ldr	r3, [pc, #144]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f88:	0e1b      	lsrs	r3, r3, #24
 8004f8a:	f003 030f 	and.w	r3, r3, #15
 8004f8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f90:	4b20      	ldr	r3, [pc, #128]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f96:	0c1b      	lsrs	r3, r3, #16
 8004f98:	f003 0303 	and.w	r3, r3, #3
 8004f9c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	019a      	lsls	r2, r3, #6
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	041b      	lsls	r3, r3, #16
 8004fa8:	431a      	orrs	r2, r3
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	061b      	lsls	r3, r3, #24
 8004fae:	431a      	orrs	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	69db      	ldr	r3, [r3, #28]
 8004fb4:	071b      	lsls	r3, r3, #28
 8004fb6:	4917      	ldr	r1, [pc, #92]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004fbe:	4b15      	ldr	r3, [pc, #84]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fc4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fcc:	4911      	ldr	r1, [pc, #68]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a0e      	ldr	r2, [pc, #56]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fe0:	f7fe fb66 	bl	80036b0 <HAL_GetTick>
 8004fe4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fe6:	e008      	b.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004fe8:	f7fe fb62 	bl	80036b0 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b64      	cmp	r3, #100	@ 0x64
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e007      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ffa:	4b06      	ldr	r3, [pc, #24]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005002:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005006:	d1ef      	bne.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3720      	adds	r7, #32
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	40023800 	.word	0x40023800

08005018 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e09d      	b.n	8005166 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502e:	2b00      	cmp	r3, #0
 8005030:	d108      	bne.n	8005044 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800503a:	d009      	beq.n	8005050 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	61da      	str	r2, [r3, #28]
 8005042:	e005      	b.n	8005050 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2b00      	cmp	r3, #0
 8005060:	d106      	bne.n	8005070 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f7fd fefc 	bl	8002e68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2202      	movs	r2, #2
 8005074:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005086:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005090:	d902      	bls.n	8005098 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005092:	2300      	movs	r3, #0
 8005094:	60fb      	str	r3, [r7, #12]
 8005096:	e002      	b.n	800509e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005098:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800509c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80050a6:	d007      	beq.n	80050b8 <HAL_SPI_Init+0xa0>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80050b0:	d002      	beq.n	80050b8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80050c8:	431a      	orrs	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	f003 0302 	and.w	r3, r3, #2
 80050d2:	431a      	orrs	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	695b      	ldr	r3, [r3, #20]
 80050d8:	f003 0301 	and.w	r3, r3, #1
 80050dc:	431a      	orrs	r2, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	69db      	ldr	r3, [r3, #28]
 80050ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050f0:	431a      	orrs	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6a1b      	ldr	r3, [r3, #32]
 80050f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050fa:	ea42 0103 	orr.w	r1, r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005102:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	0c1b      	lsrs	r3, r3, #16
 8005114:	f003 0204 	and.w	r2, r3, #4
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511c:	f003 0310 	and.w	r3, r3, #16
 8005120:	431a      	orrs	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005126:	f003 0308 	and.w	r3, r3, #8
 800512a:	431a      	orrs	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005134:	ea42 0103 	orr.w	r1, r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	430a      	orrs	r2, r1
 8005144:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	69da      	ldr	r2, [r3, #28]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005154:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800516e:	b580      	push	{r7, lr}
 8005170:	b088      	sub	sp, #32
 8005172:	af00      	add	r7, sp, #0
 8005174:	60f8      	str	r0, [r7, #12]
 8005176:	60b9      	str	r1, [r7, #8]
 8005178:	603b      	str	r3, [r7, #0]
 800517a:	4613      	mov	r3, r2
 800517c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800517e:	2300      	movs	r3, #0
 8005180:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005188:	2b01      	cmp	r3, #1
 800518a:	d101      	bne.n	8005190 <HAL_SPI_Transmit+0x22>
 800518c:	2302      	movs	r3, #2
 800518e:	e15f      	b.n	8005450 <HAL_SPI_Transmit+0x2e2>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005198:	f7fe fa8a 	bl	80036b0 <HAL_GetTick>
 800519c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800519e:	88fb      	ldrh	r3, [r7, #6]
 80051a0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d002      	beq.n	80051b4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80051ae:	2302      	movs	r3, #2
 80051b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80051b2:	e148      	b.n	8005446 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <HAL_SPI_Transmit+0x52>
 80051ba:	88fb      	ldrh	r3, [r7, #6]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d102      	bne.n	80051c6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80051c4:	e13f      	b.n	8005446 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2203      	movs	r2, #3
 80051ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2200      	movs	r2, #0
 80051d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	68ba      	ldr	r2, [r7, #8]
 80051d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	88fa      	ldrh	r2, [r7, #6]
 80051de:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	88fa      	ldrh	r2, [r7, #6]
 80051e4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2200      	movs	r2, #0
 80051ea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2200      	movs	r2, #0
 8005200:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005210:	d10f      	bne.n	8005232 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005220:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005230:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800523c:	2b40      	cmp	r3, #64	@ 0x40
 800523e:	d007      	beq.n	8005250 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800524e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005258:	d94f      	bls.n	80052fa <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d002      	beq.n	8005268 <HAL_SPI_Transmit+0xfa>
 8005262:	8afb      	ldrh	r3, [r7, #22]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d142      	bne.n	80052ee <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800526c:	881a      	ldrh	r2, [r3, #0]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005278:	1c9a      	adds	r2, r3, #2
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005282:	b29b      	uxth	r3, r3
 8005284:	3b01      	subs	r3, #1
 8005286:	b29a      	uxth	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800528c:	e02f      	b.n	80052ee <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	f003 0302 	and.w	r3, r3, #2
 8005298:	2b02      	cmp	r3, #2
 800529a:	d112      	bne.n	80052c2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052a0:	881a      	ldrh	r2, [r3, #0]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ac:	1c9a      	adds	r2, r3, #2
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	3b01      	subs	r3, #1
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80052c0:	e015      	b.n	80052ee <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052c2:	f7fe f9f5 	bl	80036b0 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	683a      	ldr	r2, [r7, #0]
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d803      	bhi.n	80052da <HAL_SPI_Transmit+0x16c>
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d8:	d102      	bne.n	80052e0 <HAL_SPI_Transmit+0x172>
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d106      	bne.n	80052ee <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80052ec:	e0ab      	b.n	8005446 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d1ca      	bne.n	800528e <HAL_SPI_Transmit+0x120>
 80052f8:	e080      	b.n	80053fc <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d002      	beq.n	8005308 <HAL_SPI_Transmit+0x19a>
 8005302:	8afb      	ldrh	r3, [r7, #22]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d174      	bne.n	80053f2 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800530c:	b29b      	uxth	r3, r3
 800530e:	2b01      	cmp	r3, #1
 8005310:	d912      	bls.n	8005338 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005316:	881a      	ldrh	r2, [r3, #0]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005322:	1c9a      	adds	r2, r3, #2
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800532c:	b29b      	uxth	r3, r3
 800532e:	3b02      	subs	r3, #2
 8005330:	b29a      	uxth	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005336:	e05c      	b.n	80053f2 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	330c      	adds	r3, #12
 8005342:	7812      	ldrb	r2, [r2, #0]
 8005344:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534a:	1c5a      	adds	r2, r3, #1
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005354:	b29b      	uxth	r3, r3
 8005356:	3b01      	subs	r3, #1
 8005358:	b29a      	uxth	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800535e:	e048      	b.n	80053f2 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f003 0302 	and.w	r3, r3, #2
 800536a:	2b02      	cmp	r3, #2
 800536c:	d12b      	bne.n	80053c6 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005372:	b29b      	uxth	r3, r3
 8005374:	2b01      	cmp	r3, #1
 8005376:	d912      	bls.n	800539e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800537c:	881a      	ldrh	r2, [r3, #0]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005388:	1c9a      	adds	r2, r3, #2
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005392:	b29b      	uxth	r3, r3
 8005394:	3b02      	subs	r3, #2
 8005396:	b29a      	uxth	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800539c:	e029      	b.n	80053f2 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	330c      	adds	r3, #12
 80053a8:	7812      	ldrb	r2, [r2, #0]
 80053aa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b0:	1c5a      	adds	r2, r3, #1
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	3b01      	subs	r3, #1
 80053be:	b29a      	uxth	r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80053c4:	e015      	b.n	80053f2 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053c6:	f7fe f973 	bl	80036b0 <HAL_GetTick>
 80053ca:	4602      	mov	r2, r0
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	1ad3      	subs	r3, r2, r3
 80053d0:	683a      	ldr	r2, [r7, #0]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d803      	bhi.n	80053de <HAL_SPI_Transmit+0x270>
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053dc:	d102      	bne.n	80053e4 <HAL_SPI_Transmit+0x276>
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d106      	bne.n	80053f2 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80053f0:	e029      	b.n	8005446 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1b1      	bne.n	8005360 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053fc:	69ba      	ldr	r2, [r7, #24]
 80053fe:	6839      	ldr	r1, [r7, #0]
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f000 fd1d 	bl	8005e40 <SPI_EndRxTxTransaction>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d002      	beq.n	8005412 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2220      	movs	r2, #32
 8005410:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d10a      	bne.n	8005430 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800541a:	2300      	movs	r3, #0
 800541c:	613b      	str	r3, [r7, #16]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	613b      	str	r3, [r7, #16]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	613b      	str	r3, [r7, #16]
 800542e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005434:	2b00      	cmp	r3, #0
 8005436:	d002      	beq.n	800543e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	77fb      	strb	r3, [r7, #31]
 800543c:	e003      	b.n	8005446 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800544e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005450:	4618      	mov	r0, r3
 8005452:	3720      	adds	r7, #32
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b088      	sub	sp, #32
 800545c:	af02      	add	r7, sp, #8
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	603b      	str	r3, [r7, #0]
 8005464:	4613      	mov	r3, r2
 8005466:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005468:	2300      	movs	r3, #0
 800546a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005472:	b2db      	uxtb	r3, r3
 8005474:	2b01      	cmp	r3, #1
 8005476:	d002      	beq.n	800547e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005478:	2302      	movs	r3, #2
 800547a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800547c:	e11a      	b.n	80056b4 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005486:	d112      	bne.n	80054ae <HAL_SPI_Receive+0x56>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d10e      	bne.n	80054ae <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2204      	movs	r2, #4
 8005494:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005498:	88fa      	ldrh	r2, [r7, #6]
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	9300      	str	r3, [sp, #0]
 800549e:	4613      	mov	r3, r2
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	68b9      	ldr	r1, [r7, #8]
 80054a4:	68f8      	ldr	r0, [r7, #12]
 80054a6:	f000 f90e 	bl	80056c6 <HAL_SPI_TransmitReceive>
 80054aa:	4603      	mov	r3, r0
 80054ac:	e107      	b.n	80056be <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d101      	bne.n	80054bc <HAL_SPI_Receive+0x64>
 80054b8:	2302      	movs	r3, #2
 80054ba:	e100      	b.n	80056be <HAL_SPI_Receive+0x266>
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054c4:	f7fe f8f4 	bl	80036b0 <HAL_GetTick>
 80054c8:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d002      	beq.n	80054d6 <HAL_SPI_Receive+0x7e>
 80054d0:	88fb      	ldrh	r3, [r7, #6]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d102      	bne.n	80054dc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80054da:	e0eb      	b.n	80056b4 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2204      	movs	r2, #4
 80054e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	88fa      	ldrh	r2, [r7, #6]
 80054f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	88fa      	ldrh	r2, [r7, #6]
 80054fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2200      	movs	r2, #0
 8005510:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005526:	d908      	bls.n	800553a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685a      	ldr	r2, [r3, #4]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005536:	605a      	str	r2, [r3, #4]
 8005538:	e007      	b.n	800554a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005548:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005552:	d10f      	bne.n	8005574 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005562:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005572:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800557e:	2b40      	cmp	r3, #64	@ 0x40
 8005580:	d007      	beq.n	8005592 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005590:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800559a:	d86f      	bhi.n	800567c <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800559c:	e034      	b.n	8005608 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	f003 0301 	and.w	r3, r3, #1
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d117      	bne.n	80055dc <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f103 020c 	add.w	r2, r3, #12
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b8:	7812      	ldrb	r2, [r2, #0]
 80055ba:	b2d2      	uxtb	r2, r2
 80055bc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c2:	1c5a      	adds	r2, r3, #1
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80055da:	e015      	b.n	8005608 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055dc:	f7fe f868 	bl	80036b0 <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	683a      	ldr	r2, [r7, #0]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d803      	bhi.n	80055f4 <HAL_SPI_Receive+0x19c>
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f2:	d102      	bne.n	80055fa <HAL_SPI_Receive+0x1a2>
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d106      	bne.n	8005608 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2201      	movs	r2, #1
 8005602:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005606:	e055      	b.n	80056b4 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800560e:	b29b      	uxth	r3, r3
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1c4      	bne.n	800559e <HAL_SPI_Receive+0x146>
 8005614:	e038      	b.n	8005688 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	f003 0301 	and.w	r3, r3, #1
 8005620:	2b01      	cmp	r3, #1
 8005622:	d115      	bne.n	8005650 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68da      	ldr	r2, [r3, #12]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562e:	b292      	uxth	r2, r2
 8005630:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005636:	1c9a      	adds	r2, r3, #2
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005642:	b29b      	uxth	r3, r3
 8005644:	3b01      	subs	r3, #1
 8005646:	b29a      	uxth	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800564e:	e015      	b.n	800567c <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005650:	f7fe f82e 	bl	80036b0 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	683a      	ldr	r2, [r7, #0]
 800565c:	429a      	cmp	r2, r3
 800565e:	d803      	bhi.n	8005668 <HAL_SPI_Receive+0x210>
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005666:	d102      	bne.n	800566e <HAL_SPI_Receive+0x216>
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d106      	bne.n	800567c <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2201      	movs	r2, #1
 8005676:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800567a:	e01b      	b.n	80056b4 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005682:	b29b      	uxth	r3, r3
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1c6      	bne.n	8005616 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005688:	693a      	ldr	r2, [r7, #16]
 800568a:	6839      	ldr	r1, [r7, #0]
 800568c:	68f8      	ldr	r0, [r7, #12]
 800568e:	f000 fb5b 	bl	8005d48 <SPI_EndRxTransaction>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d002      	beq.n	800569e <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2220      	movs	r2, #32
 800569c:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d002      	beq.n	80056ac <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	75fb      	strb	r3, [r7, #23]
 80056aa:	e003      	b.n	80056b4 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80056bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3718      	adds	r7, #24
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}

080056c6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80056c6:	b580      	push	{r7, lr}
 80056c8:	b08a      	sub	sp, #40	@ 0x28
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	60f8      	str	r0, [r7, #12]
 80056ce:	60b9      	str	r1, [r7, #8]
 80056d0:	607a      	str	r2, [r7, #4]
 80056d2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80056d4:	2301      	movs	r3, #1
 80056d6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80056d8:	2300      	movs	r3, #0
 80056da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d101      	bne.n	80056ec <HAL_SPI_TransmitReceive+0x26>
 80056e8:	2302      	movs	r3, #2
 80056ea:	e20a      	b.n	8005b02 <HAL_SPI_TransmitReceive+0x43c>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056f4:	f7fd ffdc 	bl	80036b0 <HAL_GetTick>
 80056f8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005700:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005708:	887b      	ldrh	r3, [r7, #2]
 800570a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800570c:	887b      	ldrh	r3, [r7, #2]
 800570e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005710:	7efb      	ldrb	r3, [r7, #27]
 8005712:	2b01      	cmp	r3, #1
 8005714:	d00e      	beq.n	8005734 <HAL_SPI_TransmitReceive+0x6e>
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800571c:	d106      	bne.n	800572c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d102      	bne.n	800572c <HAL_SPI_TransmitReceive+0x66>
 8005726:	7efb      	ldrb	r3, [r7, #27]
 8005728:	2b04      	cmp	r3, #4
 800572a:	d003      	beq.n	8005734 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800572c:	2302      	movs	r3, #2
 800572e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005732:	e1e0      	b.n	8005af6 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d005      	beq.n	8005746 <HAL_SPI_TransmitReceive+0x80>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d002      	beq.n	8005746 <HAL_SPI_TransmitReceive+0x80>
 8005740:	887b      	ldrh	r3, [r7, #2]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d103      	bne.n	800574e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800574c:	e1d3      	b.n	8005af6 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005754:	b2db      	uxtb	r3, r3
 8005756:	2b04      	cmp	r3, #4
 8005758:	d003      	beq.n	8005762 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2205      	movs	r2, #5
 800575e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	887a      	ldrh	r2, [r7, #2]
 8005772:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	887a      	ldrh	r2, [r7, #2]
 800577a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	887a      	ldrh	r2, [r7, #2]
 8005788:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	887a      	ldrh	r2, [r7, #2]
 800578e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057a4:	d802      	bhi.n	80057ac <HAL_SPI_TransmitReceive+0xe6>
 80057a6:	8a3b      	ldrh	r3, [r7, #16]
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d908      	bls.n	80057be <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80057ba:	605a      	str	r2, [r3, #4]
 80057bc:	e007      	b.n	80057ce <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80057cc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d8:	2b40      	cmp	r3, #64	@ 0x40
 80057da:	d007      	beq.n	80057ec <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057f4:	f240 8081 	bls.w	80058fa <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d002      	beq.n	8005806 <HAL_SPI_TransmitReceive+0x140>
 8005800:	8a7b      	ldrh	r3, [r7, #18]
 8005802:	2b01      	cmp	r3, #1
 8005804:	d16d      	bne.n	80058e2 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800580a:	881a      	ldrh	r2, [r3, #0]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005816:	1c9a      	adds	r2, r3, #2
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005820:	b29b      	uxth	r3, r3
 8005822:	3b01      	subs	r3, #1
 8005824:	b29a      	uxth	r2, r3
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800582a:	e05a      	b.n	80058e2 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b02      	cmp	r3, #2
 8005838:	d11b      	bne.n	8005872 <HAL_SPI_TransmitReceive+0x1ac>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800583e:	b29b      	uxth	r3, r3
 8005840:	2b00      	cmp	r3, #0
 8005842:	d016      	beq.n	8005872 <HAL_SPI_TransmitReceive+0x1ac>
 8005844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005846:	2b01      	cmp	r3, #1
 8005848:	d113      	bne.n	8005872 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800584e:	881a      	ldrh	r2, [r3, #0]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800585a:	1c9a      	adds	r2, r3, #2
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005864:	b29b      	uxth	r3, r3
 8005866:	3b01      	subs	r3, #1
 8005868:	b29a      	uxth	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800586e:	2300      	movs	r3, #0
 8005870:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	2b01      	cmp	r3, #1
 800587e:	d11c      	bne.n	80058ba <HAL_SPI_TransmitReceive+0x1f4>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005886:	b29b      	uxth	r3, r3
 8005888:	2b00      	cmp	r3, #0
 800588a:	d016      	beq.n	80058ba <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68da      	ldr	r2, [r3, #12]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005896:	b292      	uxth	r2, r2
 8005898:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589e:	1c9a      	adds	r2, r3, #2
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	3b01      	subs	r3, #1
 80058ae:	b29a      	uxth	r2, r3
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058b6:	2301      	movs	r3, #1
 80058b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80058ba:	f7fd fef9 	bl	80036b0 <HAL_GetTick>
 80058be:	4602      	mov	r2, r0
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d80b      	bhi.n	80058e2 <HAL_SPI_TransmitReceive+0x21c>
 80058ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d0:	d007      	beq.n	80058e2 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80058e0:	e109      	b.n	8005af6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d19f      	bne.n	800582c <HAL_SPI_TransmitReceive+0x166>
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d199      	bne.n	800582c <HAL_SPI_TransmitReceive+0x166>
 80058f8:	e0e3      	b.n	8005ac2 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d003      	beq.n	800590a <HAL_SPI_TransmitReceive+0x244>
 8005902:	8a7b      	ldrh	r3, [r7, #18]
 8005904:	2b01      	cmp	r3, #1
 8005906:	f040 80cf 	bne.w	8005aa8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800590e:	b29b      	uxth	r3, r3
 8005910:	2b01      	cmp	r3, #1
 8005912:	d912      	bls.n	800593a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005918:	881a      	ldrh	r2, [r3, #0]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005924:	1c9a      	adds	r2, r3, #2
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800592e:	b29b      	uxth	r3, r3
 8005930:	3b02      	subs	r3, #2
 8005932:	b29a      	uxth	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005938:	e0b6      	b.n	8005aa8 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	330c      	adds	r3, #12
 8005944:	7812      	ldrb	r2, [r2, #0]
 8005946:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800594c:	1c5a      	adds	r2, r3, #1
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005956:	b29b      	uxth	r3, r3
 8005958:	3b01      	subs	r3, #1
 800595a:	b29a      	uxth	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005960:	e0a2      	b.n	8005aa8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 0302 	and.w	r3, r3, #2
 800596c:	2b02      	cmp	r3, #2
 800596e:	d134      	bne.n	80059da <HAL_SPI_TransmitReceive+0x314>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005974:	b29b      	uxth	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d02f      	beq.n	80059da <HAL_SPI_TransmitReceive+0x314>
 800597a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597c:	2b01      	cmp	r3, #1
 800597e:	d12c      	bne.n	80059da <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005984:	b29b      	uxth	r3, r3
 8005986:	2b01      	cmp	r3, #1
 8005988:	d912      	bls.n	80059b0 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598e:	881a      	ldrh	r2, [r3, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599a:	1c9a      	adds	r2, r3, #2
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	3b02      	subs	r3, #2
 80059a8:	b29a      	uxth	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059ae:	e012      	b.n	80059d6 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	330c      	adds	r3, #12
 80059ba:	7812      	ldrb	r2, [r2, #0]
 80059bc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c2:	1c5a      	adds	r2, r3, #1
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	3b01      	subs	r3, #1
 80059d0:	b29a      	uxth	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059d6:	2300      	movs	r3, #0
 80059d8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f003 0301 	and.w	r3, r3, #1
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d148      	bne.n	8005a7a <HAL_SPI_TransmitReceive+0x3b4>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d042      	beq.n	8005a7a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d923      	bls.n	8005a48 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68da      	ldr	r2, [r3, #12]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0a:	b292      	uxth	r2, r2
 8005a0c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a12:	1c9a      	adds	r2, r3, #2
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	3b02      	subs	r3, #2
 8005a22:	b29a      	uxth	r2, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d81f      	bhi.n	8005a76 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	685a      	ldr	r2, [r3, #4]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005a44:	605a      	str	r2, [r3, #4]
 8005a46:	e016      	b.n	8005a76 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f103 020c 	add.w	r2, r3, #12
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a54:	7812      	ldrb	r2, [r2, #0]
 8005a56:	b2d2      	uxtb	r2, r2
 8005a58:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a5e:	1c5a      	adds	r2, r3, #1
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a76:	2301      	movs	r3, #1
 8005a78:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a7a:	f7fd fe19 	bl	80036b0 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d803      	bhi.n	8005a92 <HAL_SPI_TransmitReceive+0x3cc>
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a90:	d102      	bne.n	8005a98 <HAL_SPI_TransmitReceive+0x3d2>
 8005a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d107      	bne.n	8005aa8 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005a98:	2303      	movs	r3, #3
 8005a9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005aa6:	e026      	b.n	8005af6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	f47f af57 	bne.w	8005962 <HAL_SPI_TransmitReceive+0x29c>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	f47f af50 	bne.w	8005962 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ac2:	69fa      	ldr	r2, [r7, #28]
 8005ac4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f000 f9ba 	bl	8005e40 <SPI_EndRxTxTransaction>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d005      	beq.n	8005ade <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2220      	movs	r2, #32
 8005adc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d003      	beq.n	8005aee <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aec:	e003      	b.n	8005af6 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2201      	movs	r2, #1
 8005af2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005afe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3728      	adds	r7, #40	@ 0x28
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
	...

08005b0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b088      	sub	sp, #32
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	60f8      	str	r0, [r7, #12]
 8005b14:	60b9      	str	r1, [r7, #8]
 8005b16:	603b      	str	r3, [r7, #0]
 8005b18:	4613      	mov	r3, r2
 8005b1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005b1c:	f7fd fdc8 	bl	80036b0 <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b24:	1a9b      	subs	r3, r3, r2
 8005b26:	683a      	ldr	r2, [r7, #0]
 8005b28:	4413      	add	r3, r2
 8005b2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005b2c:	f7fd fdc0 	bl	80036b0 <HAL_GetTick>
 8005b30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005b32:	4b39      	ldr	r3, [pc, #228]	@ (8005c18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	015b      	lsls	r3, r3, #5
 8005b38:	0d1b      	lsrs	r3, r3, #20
 8005b3a:	69fa      	ldr	r2, [r7, #28]
 8005b3c:	fb02 f303 	mul.w	r3, r2, r3
 8005b40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b42:	e054      	b.n	8005bee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b4a:	d050      	beq.n	8005bee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b4c:	f7fd fdb0 	bl	80036b0 <HAL_GetTick>
 8005b50:	4602      	mov	r2, r0
 8005b52:	69bb      	ldr	r3, [r7, #24]
 8005b54:	1ad3      	subs	r3, r2, r3
 8005b56:	69fa      	ldr	r2, [r7, #28]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d902      	bls.n	8005b62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005b5c:	69fb      	ldr	r3, [r7, #28]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d13d      	bne.n	8005bde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	685a      	ldr	r2, [r3, #4]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005b70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b7a:	d111      	bne.n	8005ba0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b84:	d004      	beq.n	8005b90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b8e:	d107      	bne.n	8005ba0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ba4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ba8:	d10f      	bne.n	8005bca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005bb8:	601a      	str	r2, [r3, #0]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005bc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e017      	b.n	8005c0e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005be4:	2300      	movs	r3, #0
 8005be6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	3b01      	subs	r3, #1
 8005bec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	689a      	ldr	r2, [r3, #8]
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	68ba      	ldr	r2, [r7, #8]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	bf0c      	ite	eq
 8005bfe:	2301      	moveq	r3, #1
 8005c00:	2300      	movne	r3, #0
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	461a      	mov	r2, r3
 8005c06:	79fb      	ldrb	r3, [r7, #7]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d19b      	bne.n	8005b44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3720      	adds	r7, #32
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	20000078 	.word	0x20000078

08005c1c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b08a      	sub	sp, #40	@ 0x28
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
 8005c28:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005c2e:	f7fd fd3f 	bl	80036b0 <HAL_GetTick>
 8005c32:	4602      	mov	r2, r0
 8005c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c36:	1a9b      	subs	r3, r3, r2
 8005c38:	683a      	ldr	r2, [r7, #0]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005c3e:	f7fd fd37 	bl	80036b0 <HAL_GetTick>
 8005c42:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	330c      	adds	r3, #12
 8005c4a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005c4c:	4b3d      	ldr	r3, [pc, #244]	@ (8005d44 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	4613      	mov	r3, r2
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	4413      	add	r3, r2
 8005c56:	00da      	lsls	r2, r3, #3
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	0d1b      	lsrs	r3, r3, #20
 8005c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c5e:	fb02 f303 	mul.w	r3, r2, r3
 8005c62:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005c64:	e060      	b.n	8005d28 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005c6c:	d107      	bne.n	8005c7e <SPI_WaitFifoStateUntilTimeout+0x62>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d104      	bne.n	8005c7e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005c7c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c84:	d050      	beq.n	8005d28 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c86:	f7fd fd13 	bl	80036b0 <HAL_GetTick>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	6a3b      	ldr	r3, [r7, #32]
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d902      	bls.n	8005c9c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d13d      	bne.n	8005d18 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	685a      	ldr	r2, [r3, #4]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005caa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cb4:	d111      	bne.n	8005cda <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cbe:	d004      	beq.n	8005cca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cc8:	d107      	bne.n	8005cda <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cd8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ce2:	d10f      	bne.n	8005d04 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d02:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005d14:	2303      	movs	r3, #3
 8005d16:	e010      	b.n	8005d3a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	3b01      	subs	r3, #1
 8005d26:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689a      	ldr	r2, [r3, #8]
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	4013      	ands	r3, r2
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d196      	bne.n	8005c66 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3728      	adds	r7, #40	@ 0x28
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	20000078 	.word	0x20000078

08005d48 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b088      	sub	sp, #32
 8005d4c:	af02      	add	r7, sp, #8
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d5c:	d111      	bne.n	8005d82 <SPI_EndRxTransaction+0x3a>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d66:	d004      	beq.n	8005d72 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d70:	d107      	bne.n	8005d82 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d80:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d8a:	d112      	bne.n	8005db2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	9300      	str	r3, [sp, #0]
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	2200      	movs	r2, #0
 8005d94:	2180      	movs	r1, #128	@ 0x80
 8005d96:	68f8      	ldr	r0, [r7, #12]
 8005d98:	f7ff feb8 	bl	8005b0c <SPI_WaitFlagStateUntilTimeout>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d021      	beq.n	8005de6 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005da6:	f043 0220 	orr.w	r2, r3, #32
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e03d      	b.n	8005e2e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005db2:	4b21      	ldr	r3, [pc, #132]	@ (8005e38 <SPI_EndRxTransaction+0xf0>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a21      	ldr	r2, [pc, #132]	@ (8005e3c <SPI_EndRxTransaction+0xf4>)
 8005db8:	fba2 2303 	umull	r2, r3, r2, r3
 8005dbc:	0d5b      	lsrs	r3, r3, #21
 8005dbe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005dc2:	fb02 f303 	mul.w	r3, r2, r3
 8005dc6:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00a      	beq.n	8005de4 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	3b01      	subs	r3, #1
 8005dd2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dde:	2b80      	cmp	r3, #128	@ 0x80
 8005de0:	d0f2      	beq.n	8005dc8 <SPI_EndRxTransaction+0x80>
 8005de2:	e000      	b.n	8005de6 <SPI_EndRxTransaction+0x9e>
        break;
 8005de4:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005dee:	d11d      	bne.n	8005e2c <SPI_EndRxTransaction+0xe4>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005df8:	d004      	beq.n	8005e04 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e02:	d113      	bne.n	8005e2c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005e10:	68f8      	ldr	r0, [r7, #12]
 8005e12:	f7ff ff03 	bl	8005c1c <SPI_WaitFifoStateUntilTimeout>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d007      	beq.n	8005e2c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e20:	f043 0220 	orr.w	r2, r3, #32
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e000      	b.n	8005e2e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3718      	adds	r7, #24
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	20000078 	.word	0x20000078
 8005e3c:	165e9f81 	.word	0x165e9f81

08005e40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b088      	sub	sp, #32
 8005e44:	af02      	add	r7, sp, #8
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	9300      	str	r3, [sp, #0]
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005e58:	68f8      	ldr	r0, [r7, #12]
 8005e5a:	f7ff fedf 	bl	8005c1c <SPI_WaitFifoStateUntilTimeout>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d007      	beq.n	8005e74 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e68:	f043 0220 	orr.w	r2, r3, #32
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e046      	b.n	8005f02 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e74:	4b25      	ldr	r3, [pc, #148]	@ (8005f0c <SPI_EndRxTxTransaction+0xcc>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a25      	ldr	r2, [pc, #148]	@ (8005f10 <SPI_EndRxTxTransaction+0xd0>)
 8005e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e7e:	0d5b      	lsrs	r3, r3, #21
 8005e80:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005e84:	fb02 f303 	mul.w	r3, r2, r3
 8005e88:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e92:	d112      	bne.n	8005eba <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	9300      	str	r3, [sp, #0]
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	2180      	movs	r1, #128	@ 0x80
 8005e9e:	68f8      	ldr	r0, [r7, #12]
 8005ea0:	f7ff fe34 	bl	8005b0c <SPI_WaitFlagStateUntilTimeout>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d016      	beq.n	8005ed8 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eae:	f043 0220 	orr.w	r2, r3, #32
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e023      	b.n	8005f02 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00a      	beq.n	8005ed6 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	3b01      	subs	r3, #1
 8005ec4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ed0:	2b80      	cmp	r3, #128	@ 0x80
 8005ed2:	d0f2      	beq.n	8005eba <SPI_EndRxTxTransaction+0x7a>
 8005ed4:	e000      	b.n	8005ed8 <SPI_EndRxTxTransaction+0x98>
        break;
 8005ed6:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005ee4:	68f8      	ldr	r0, [r7, #12]
 8005ee6:	f7ff fe99 	bl	8005c1c <SPI_WaitFifoStateUntilTimeout>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d007      	beq.n	8005f00 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ef4:	f043 0220 	orr.w	r2, r3, #32
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e000      	b.n	8005f02 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005f00:	2300      	movs	r3, #0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3718      	adds	r7, #24
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	bf00      	nop
 8005f0c:	20000078 	.word	0x20000078
 8005f10:	165e9f81 	.word	0x165e9f81

08005f14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d101      	bne.n	8005f26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e049      	b.n	8005fba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d106      	bne.n	8005f40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f7fd f9fa 	bl	8003334 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2202      	movs	r2, #2
 8005f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	3304      	adds	r3, #4
 8005f50:	4619      	mov	r1, r3
 8005f52:	4610      	mov	r0, r2
 8005f54:	f000 fbd6 	bl	8006704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2201      	movs	r2, #1
 8005f94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3708      	adds	r7, #8
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
	...

08005fc4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b085      	sub	sp, #20
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d001      	beq.n	8005fdc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e04c      	b.n	8006076 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2202      	movs	r2, #2
 8005fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a26      	ldr	r2, [pc, #152]	@ (8006084 <HAL_TIM_Base_Start+0xc0>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d022      	beq.n	8006034 <HAL_TIM_Base_Start+0x70>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ff6:	d01d      	beq.n	8006034 <HAL_TIM_Base_Start+0x70>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a22      	ldr	r2, [pc, #136]	@ (8006088 <HAL_TIM_Base_Start+0xc4>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d018      	beq.n	8006034 <HAL_TIM_Base_Start+0x70>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a21      	ldr	r2, [pc, #132]	@ (800608c <HAL_TIM_Base_Start+0xc8>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d013      	beq.n	8006034 <HAL_TIM_Base_Start+0x70>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a1f      	ldr	r2, [pc, #124]	@ (8006090 <HAL_TIM_Base_Start+0xcc>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d00e      	beq.n	8006034 <HAL_TIM_Base_Start+0x70>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a1e      	ldr	r2, [pc, #120]	@ (8006094 <HAL_TIM_Base_Start+0xd0>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d009      	beq.n	8006034 <HAL_TIM_Base_Start+0x70>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a1c      	ldr	r2, [pc, #112]	@ (8006098 <HAL_TIM_Base_Start+0xd4>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d004      	beq.n	8006034 <HAL_TIM_Base_Start+0x70>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a1b      	ldr	r2, [pc, #108]	@ (800609c <HAL_TIM_Base_Start+0xd8>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d115      	bne.n	8006060 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	689a      	ldr	r2, [r3, #8]
 800603a:	4b19      	ldr	r3, [pc, #100]	@ (80060a0 <HAL_TIM_Base_Start+0xdc>)
 800603c:	4013      	ands	r3, r2
 800603e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2b06      	cmp	r3, #6
 8006044:	d015      	beq.n	8006072 <HAL_TIM_Base_Start+0xae>
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800604c:	d011      	beq.n	8006072 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f042 0201 	orr.w	r2, r2, #1
 800605c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800605e:	e008      	b.n	8006072 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f042 0201 	orr.w	r2, r2, #1
 800606e:	601a      	str	r2, [r3, #0]
 8006070:	e000      	b.n	8006074 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006072:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3714      	adds	r7, #20
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	40010000 	.word	0x40010000
 8006088:	40000400 	.word	0x40000400
 800608c:	40000800 	.word	0x40000800
 8006090:	40000c00 	.word	0x40000c00
 8006094:	40010400 	.word	0x40010400
 8006098:	40014000 	.word	0x40014000
 800609c:	40001800 	.word	0x40001800
 80060a0:	00010007 	.word	0x00010007

080060a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b082      	sub	sp, #8
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d101      	bne.n	80060b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	e049      	b.n	800614a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d106      	bne.n	80060d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f7fd f964 	bl	8003398 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	3304      	adds	r3, #4
 80060e0:	4619      	mov	r1, r3
 80060e2:	4610      	mov	r0, r2
 80060e4:	f000 fb0e 	bl	8006704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
	...

08006154 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d109      	bne.n	8006178 <HAL_TIM_PWM_Start+0x24>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800616a:	b2db      	uxtb	r3, r3
 800616c:	2b01      	cmp	r3, #1
 800616e:	bf14      	ite	ne
 8006170:	2301      	movne	r3, #1
 8006172:	2300      	moveq	r3, #0
 8006174:	b2db      	uxtb	r3, r3
 8006176:	e03c      	b.n	80061f2 <HAL_TIM_PWM_Start+0x9e>
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	2b04      	cmp	r3, #4
 800617c:	d109      	bne.n	8006192 <HAL_TIM_PWM_Start+0x3e>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006184:	b2db      	uxtb	r3, r3
 8006186:	2b01      	cmp	r3, #1
 8006188:	bf14      	ite	ne
 800618a:	2301      	movne	r3, #1
 800618c:	2300      	moveq	r3, #0
 800618e:	b2db      	uxtb	r3, r3
 8006190:	e02f      	b.n	80061f2 <HAL_TIM_PWM_Start+0x9e>
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	2b08      	cmp	r3, #8
 8006196:	d109      	bne.n	80061ac <HAL_TIM_PWM_Start+0x58>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	bf14      	ite	ne
 80061a4:	2301      	movne	r3, #1
 80061a6:	2300      	moveq	r3, #0
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	e022      	b.n	80061f2 <HAL_TIM_PWM_Start+0x9e>
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	2b0c      	cmp	r3, #12
 80061b0:	d109      	bne.n	80061c6 <HAL_TIM_PWM_Start+0x72>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	bf14      	ite	ne
 80061be:	2301      	movne	r3, #1
 80061c0:	2300      	moveq	r3, #0
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	e015      	b.n	80061f2 <HAL_TIM_PWM_Start+0x9e>
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	2b10      	cmp	r3, #16
 80061ca:	d109      	bne.n	80061e0 <HAL_TIM_PWM_Start+0x8c>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	bf14      	ite	ne
 80061d8:	2301      	movne	r3, #1
 80061da:	2300      	moveq	r3, #0
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	e008      	b.n	80061f2 <HAL_TIM_PWM_Start+0x9e>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	bf14      	ite	ne
 80061ec:	2301      	movne	r3, #1
 80061ee:	2300      	moveq	r3, #0
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d001      	beq.n	80061fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e092      	b.n	8006320 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d104      	bne.n	800620a <HAL_TIM_PWM_Start+0xb6>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2202      	movs	r2, #2
 8006204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006208:	e023      	b.n	8006252 <HAL_TIM_PWM_Start+0xfe>
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	2b04      	cmp	r3, #4
 800620e:	d104      	bne.n	800621a <HAL_TIM_PWM_Start+0xc6>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2202      	movs	r2, #2
 8006214:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006218:	e01b      	b.n	8006252 <HAL_TIM_PWM_Start+0xfe>
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	2b08      	cmp	r3, #8
 800621e:	d104      	bne.n	800622a <HAL_TIM_PWM_Start+0xd6>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2202      	movs	r2, #2
 8006224:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006228:	e013      	b.n	8006252 <HAL_TIM_PWM_Start+0xfe>
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2b0c      	cmp	r3, #12
 800622e:	d104      	bne.n	800623a <HAL_TIM_PWM_Start+0xe6>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2202      	movs	r2, #2
 8006234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006238:	e00b      	b.n	8006252 <HAL_TIM_PWM_Start+0xfe>
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b10      	cmp	r3, #16
 800623e:	d104      	bne.n	800624a <HAL_TIM_PWM_Start+0xf6>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2202      	movs	r2, #2
 8006244:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006248:	e003      	b.n	8006252 <HAL_TIM_PWM_Start+0xfe>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2202      	movs	r2, #2
 800624e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2201      	movs	r2, #1
 8006258:	6839      	ldr	r1, [r7, #0]
 800625a:	4618      	mov	r0, r3
 800625c:	f000 fdf6 	bl	8006e4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a30      	ldr	r2, [pc, #192]	@ (8006328 <HAL_TIM_PWM_Start+0x1d4>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d004      	beq.n	8006274 <HAL_TIM_PWM_Start+0x120>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a2f      	ldr	r2, [pc, #188]	@ (800632c <HAL_TIM_PWM_Start+0x1d8>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d101      	bne.n	8006278 <HAL_TIM_PWM_Start+0x124>
 8006274:	2301      	movs	r3, #1
 8006276:	e000      	b.n	800627a <HAL_TIM_PWM_Start+0x126>
 8006278:	2300      	movs	r3, #0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d007      	beq.n	800628e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800628c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a25      	ldr	r2, [pc, #148]	@ (8006328 <HAL_TIM_PWM_Start+0x1d4>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d022      	beq.n	80062de <HAL_TIM_PWM_Start+0x18a>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062a0:	d01d      	beq.n	80062de <HAL_TIM_PWM_Start+0x18a>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a22      	ldr	r2, [pc, #136]	@ (8006330 <HAL_TIM_PWM_Start+0x1dc>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d018      	beq.n	80062de <HAL_TIM_PWM_Start+0x18a>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a20      	ldr	r2, [pc, #128]	@ (8006334 <HAL_TIM_PWM_Start+0x1e0>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d013      	beq.n	80062de <HAL_TIM_PWM_Start+0x18a>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a1f      	ldr	r2, [pc, #124]	@ (8006338 <HAL_TIM_PWM_Start+0x1e4>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d00e      	beq.n	80062de <HAL_TIM_PWM_Start+0x18a>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a19      	ldr	r2, [pc, #100]	@ (800632c <HAL_TIM_PWM_Start+0x1d8>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d009      	beq.n	80062de <HAL_TIM_PWM_Start+0x18a>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a1b      	ldr	r2, [pc, #108]	@ (800633c <HAL_TIM_PWM_Start+0x1e8>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d004      	beq.n	80062de <HAL_TIM_PWM_Start+0x18a>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a19      	ldr	r2, [pc, #100]	@ (8006340 <HAL_TIM_PWM_Start+0x1ec>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d115      	bne.n	800630a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	689a      	ldr	r2, [r3, #8]
 80062e4:	4b17      	ldr	r3, [pc, #92]	@ (8006344 <HAL_TIM_PWM_Start+0x1f0>)
 80062e6:	4013      	ands	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2b06      	cmp	r3, #6
 80062ee:	d015      	beq.n	800631c <HAL_TIM_PWM_Start+0x1c8>
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062f6:	d011      	beq.n	800631c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f042 0201 	orr.w	r2, r2, #1
 8006306:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006308:	e008      	b.n	800631c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f042 0201 	orr.w	r2, r2, #1
 8006318:	601a      	str	r2, [r3, #0]
 800631a:	e000      	b.n	800631e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800631c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3710      	adds	r7, #16
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}
 8006328:	40010000 	.word	0x40010000
 800632c:	40010400 	.word	0x40010400
 8006330:	40000400 	.word	0x40000400
 8006334:	40000800 	.word	0x40000800
 8006338:	40000c00 	.word	0x40000c00
 800633c:	40014000 	.word	0x40014000
 8006340:	40001800 	.word	0x40001800
 8006344:	00010007 	.word	0x00010007

08006348 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006354:	2300      	movs	r3, #0
 8006356:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800635e:	2b01      	cmp	r3, #1
 8006360:	d101      	bne.n	8006366 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006362:	2302      	movs	r3, #2
 8006364:	e0ff      	b.n	8006566 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2201      	movs	r2, #1
 800636a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2b14      	cmp	r3, #20
 8006372:	f200 80f0 	bhi.w	8006556 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006376:	a201      	add	r2, pc, #4	@ (adr r2, 800637c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800637c:	080063d1 	.word	0x080063d1
 8006380:	08006557 	.word	0x08006557
 8006384:	08006557 	.word	0x08006557
 8006388:	08006557 	.word	0x08006557
 800638c:	08006411 	.word	0x08006411
 8006390:	08006557 	.word	0x08006557
 8006394:	08006557 	.word	0x08006557
 8006398:	08006557 	.word	0x08006557
 800639c:	08006453 	.word	0x08006453
 80063a0:	08006557 	.word	0x08006557
 80063a4:	08006557 	.word	0x08006557
 80063a8:	08006557 	.word	0x08006557
 80063ac:	08006493 	.word	0x08006493
 80063b0:	08006557 	.word	0x08006557
 80063b4:	08006557 	.word	0x08006557
 80063b8:	08006557 	.word	0x08006557
 80063bc:	080064d5 	.word	0x080064d5
 80063c0:	08006557 	.word	0x08006557
 80063c4:	08006557 	.word	0x08006557
 80063c8:	08006557 	.word	0x08006557
 80063cc:	08006515 	.word	0x08006515
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68b9      	ldr	r1, [r7, #8]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f000 fa40 	bl	800685c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	699a      	ldr	r2, [r3, #24]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f042 0208 	orr.w	r2, r2, #8
 80063ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	699a      	ldr	r2, [r3, #24]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f022 0204 	bic.w	r2, r2, #4
 80063fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6999      	ldr	r1, [r3, #24]
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	691a      	ldr	r2, [r3, #16]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	430a      	orrs	r2, r1
 800640c:	619a      	str	r2, [r3, #24]
      break;
 800640e:	e0a5      	b.n	800655c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68b9      	ldr	r1, [r7, #8]
 8006416:	4618      	mov	r0, r3
 8006418:	f000 fa92 	bl	8006940 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	699a      	ldr	r2, [r3, #24]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800642a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	699a      	ldr	r2, [r3, #24]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800643a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	6999      	ldr	r1, [r3, #24]
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	021a      	lsls	r2, r3, #8
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	430a      	orrs	r2, r1
 800644e:	619a      	str	r2, [r3, #24]
      break;
 8006450:	e084      	b.n	800655c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68b9      	ldr	r1, [r7, #8]
 8006458:	4618      	mov	r0, r3
 800645a:	f000 fae9 	bl	8006a30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	69da      	ldr	r2, [r3, #28]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f042 0208 	orr.w	r2, r2, #8
 800646c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	69da      	ldr	r2, [r3, #28]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f022 0204 	bic.w	r2, r2, #4
 800647c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	69d9      	ldr	r1, [r3, #28]
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	691a      	ldr	r2, [r3, #16]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	430a      	orrs	r2, r1
 800648e:	61da      	str	r2, [r3, #28]
      break;
 8006490:	e064      	b.n	800655c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68b9      	ldr	r1, [r7, #8]
 8006498:	4618      	mov	r0, r3
 800649a:	f000 fb3f 	bl	8006b1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	69da      	ldr	r2, [r3, #28]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	69da      	ldr	r2, [r3, #28]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	69d9      	ldr	r1, [r3, #28]
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	691b      	ldr	r3, [r3, #16]
 80064c8:	021a      	lsls	r2, r3, #8
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	61da      	str	r2, [r3, #28]
      break;
 80064d2:	e043      	b.n	800655c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68b9      	ldr	r1, [r7, #8]
 80064da:	4618      	mov	r0, r3
 80064dc:	f000 fb76 	bl	8006bcc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f042 0208 	orr.w	r2, r2, #8
 80064ee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f022 0204 	bic.w	r2, r2, #4
 80064fe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	691a      	ldr	r2, [r3, #16]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	430a      	orrs	r2, r1
 8006510:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006512:	e023      	b.n	800655c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68b9      	ldr	r1, [r7, #8]
 800651a:	4618      	mov	r0, r3
 800651c:	f000 fba8 	bl	8006c70 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800652e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800653e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	021a      	lsls	r2, r3, #8
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	430a      	orrs	r2, r1
 8006552:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006554:	e002      	b.n	800655c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	75fb      	strb	r3, [r7, #23]
      break;
 800655a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006564:	7dfb      	ldrb	r3, [r7, #23]
}
 8006566:	4618      	mov	r0, r3
 8006568:	3718      	adds	r7, #24
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
 800656e:	bf00      	nop

08006570 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b084      	sub	sp, #16
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800657a:	2300      	movs	r3, #0
 800657c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006584:	2b01      	cmp	r3, #1
 8006586:	d101      	bne.n	800658c <HAL_TIM_ConfigClockSource+0x1c>
 8006588:	2302      	movs	r3, #2
 800658a:	e0b4      	b.n	80066f6 <HAL_TIM_ConfigClockSource+0x186>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2202      	movs	r2, #2
 8006598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065a4:	68ba      	ldr	r2, [r7, #8]
 80065a6:	4b56      	ldr	r3, [pc, #344]	@ (8006700 <HAL_TIM_ConfigClockSource+0x190>)
 80065a8:	4013      	ands	r3, r2
 80065aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80065b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68ba      	ldr	r2, [r7, #8]
 80065ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065c4:	d03e      	beq.n	8006644 <HAL_TIM_ConfigClockSource+0xd4>
 80065c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065ca:	f200 8087 	bhi.w	80066dc <HAL_TIM_ConfigClockSource+0x16c>
 80065ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065d2:	f000 8086 	beq.w	80066e2 <HAL_TIM_ConfigClockSource+0x172>
 80065d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065da:	d87f      	bhi.n	80066dc <HAL_TIM_ConfigClockSource+0x16c>
 80065dc:	2b70      	cmp	r3, #112	@ 0x70
 80065de:	d01a      	beq.n	8006616 <HAL_TIM_ConfigClockSource+0xa6>
 80065e0:	2b70      	cmp	r3, #112	@ 0x70
 80065e2:	d87b      	bhi.n	80066dc <HAL_TIM_ConfigClockSource+0x16c>
 80065e4:	2b60      	cmp	r3, #96	@ 0x60
 80065e6:	d050      	beq.n	800668a <HAL_TIM_ConfigClockSource+0x11a>
 80065e8:	2b60      	cmp	r3, #96	@ 0x60
 80065ea:	d877      	bhi.n	80066dc <HAL_TIM_ConfigClockSource+0x16c>
 80065ec:	2b50      	cmp	r3, #80	@ 0x50
 80065ee:	d03c      	beq.n	800666a <HAL_TIM_ConfigClockSource+0xfa>
 80065f0:	2b50      	cmp	r3, #80	@ 0x50
 80065f2:	d873      	bhi.n	80066dc <HAL_TIM_ConfigClockSource+0x16c>
 80065f4:	2b40      	cmp	r3, #64	@ 0x40
 80065f6:	d058      	beq.n	80066aa <HAL_TIM_ConfigClockSource+0x13a>
 80065f8:	2b40      	cmp	r3, #64	@ 0x40
 80065fa:	d86f      	bhi.n	80066dc <HAL_TIM_ConfigClockSource+0x16c>
 80065fc:	2b30      	cmp	r3, #48	@ 0x30
 80065fe:	d064      	beq.n	80066ca <HAL_TIM_ConfigClockSource+0x15a>
 8006600:	2b30      	cmp	r3, #48	@ 0x30
 8006602:	d86b      	bhi.n	80066dc <HAL_TIM_ConfigClockSource+0x16c>
 8006604:	2b20      	cmp	r3, #32
 8006606:	d060      	beq.n	80066ca <HAL_TIM_ConfigClockSource+0x15a>
 8006608:	2b20      	cmp	r3, #32
 800660a:	d867      	bhi.n	80066dc <HAL_TIM_ConfigClockSource+0x16c>
 800660c:	2b00      	cmp	r3, #0
 800660e:	d05c      	beq.n	80066ca <HAL_TIM_ConfigClockSource+0x15a>
 8006610:	2b10      	cmp	r3, #16
 8006612:	d05a      	beq.n	80066ca <HAL_TIM_ConfigClockSource+0x15a>
 8006614:	e062      	b.n	80066dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006626:	f000 fbf1 	bl	8006e0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006638:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68ba      	ldr	r2, [r7, #8]
 8006640:	609a      	str	r2, [r3, #8]
      break;
 8006642:	e04f      	b.n	80066e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006654:	f000 fbda 	bl	8006e0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	689a      	ldr	r2, [r3, #8]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006666:	609a      	str	r2, [r3, #8]
      break;
 8006668:	e03c      	b.n	80066e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006676:	461a      	mov	r2, r3
 8006678:	f000 fb4e 	bl	8006d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2150      	movs	r1, #80	@ 0x50
 8006682:	4618      	mov	r0, r3
 8006684:	f000 fba7 	bl	8006dd6 <TIM_ITRx_SetConfig>
      break;
 8006688:	e02c      	b.n	80066e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006696:	461a      	mov	r2, r3
 8006698:	f000 fb6d 	bl	8006d76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2160      	movs	r1, #96	@ 0x60
 80066a2:	4618      	mov	r0, r3
 80066a4:	f000 fb97 	bl	8006dd6 <TIM_ITRx_SetConfig>
      break;
 80066a8:	e01c      	b.n	80066e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066b6:	461a      	mov	r2, r3
 80066b8:	f000 fb2e 	bl	8006d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2140      	movs	r1, #64	@ 0x40
 80066c2:	4618      	mov	r0, r3
 80066c4:	f000 fb87 	bl	8006dd6 <TIM_ITRx_SetConfig>
      break;
 80066c8:	e00c      	b.n	80066e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4619      	mov	r1, r3
 80066d4:	4610      	mov	r0, r2
 80066d6:	f000 fb7e 	bl	8006dd6 <TIM_ITRx_SetConfig>
      break;
 80066da:	e003      	b.n	80066e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	73fb      	strb	r3, [r7, #15]
      break;
 80066e0:	e000      	b.n	80066e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80066e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3710      	adds	r7, #16
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	fffeff88 	.word	0xfffeff88

08006704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006704:	b480      	push	{r7}
 8006706:	b085      	sub	sp, #20
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a46      	ldr	r2, [pc, #280]	@ (8006830 <TIM_Base_SetConfig+0x12c>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d013      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006722:	d00f      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a43      	ldr	r2, [pc, #268]	@ (8006834 <TIM_Base_SetConfig+0x130>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d00b      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a42      	ldr	r2, [pc, #264]	@ (8006838 <TIM_Base_SetConfig+0x134>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d007      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a41      	ldr	r2, [pc, #260]	@ (800683c <TIM_Base_SetConfig+0x138>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d003      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a40      	ldr	r2, [pc, #256]	@ (8006840 <TIM_Base_SetConfig+0x13c>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d108      	bne.n	8006756 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800674a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	4313      	orrs	r3, r2
 8006754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a35      	ldr	r2, [pc, #212]	@ (8006830 <TIM_Base_SetConfig+0x12c>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d02b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006764:	d027      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a32      	ldr	r2, [pc, #200]	@ (8006834 <TIM_Base_SetConfig+0x130>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d023      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a31      	ldr	r2, [pc, #196]	@ (8006838 <TIM_Base_SetConfig+0x134>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d01f      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a30      	ldr	r2, [pc, #192]	@ (800683c <TIM_Base_SetConfig+0x138>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d01b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4a2f      	ldr	r2, [pc, #188]	@ (8006840 <TIM_Base_SetConfig+0x13c>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d017      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a2e      	ldr	r2, [pc, #184]	@ (8006844 <TIM_Base_SetConfig+0x140>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d013      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a2d      	ldr	r2, [pc, #180]	@ (8006848 <TIM_Base_SetConfig+0x144>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d00f      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a2c      	ldr	r2, [pc, #176]	@ (800684c <TIM_Base_SetConfig+0x148>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d00b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a2b      	ldr	r2, [pc, #172]	@ (8006850 <TIM_Base_SetConfig+0x14c>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d007      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a2a      	ldr	r2, [pc, #168]	@ (8006854 <TIM_Base_SetConfig+0x150>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d003      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a29      	ldr	r2, [pc, #164]	@ (8006858 <TIM_Base_SetConfig+0x154>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d108      	bne.n	80067c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	68fa      	ldr	r2, [r7, #12]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	689a      	ldr	r2, [r3, #8]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a10      	ldr	r2, [pc, #64]	@ (8006830 <TIM_Base_SetConfig+0x12c>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d003      	beq.n	80067fc <TIM_Base_SetConfig+0xf8>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a12      	ldr	r2, [pc, #72]	@ (8006840 <TIM_Base_SetConfig+0x13c>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d103      	bne.n	8006804 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	691a      	ldr	r2, [r3, #16]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	f003 0301 	and.w	r3, r3, #1
 8006812:	2b01      	cmp	r3, #1
 8006814:	d105      	bne.n	8006822 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	f023 0201 	bic.w	r2, r3, #1
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	611a      	str	r2, [r3, #16]
  }
}
 8006822:	bf00      	nop
 8006824:	3714      	adds	r7, #20
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr
 800682e:	bf00      	nop
 8006830:	40010000 	.word	0x40010000
 8006834:	40000400 	.word	0x40000400
 8006838:	40000800 	.word	0x40000800
 800683c:	40000c00 	.word	0x40000c00
 8006840:	40010400 	.word	0x40010400
 8006844:	40014000 	.word	0x40014000
 8006848:	40014400 	.word	0x40014400
 800684c:	40014800 	.word	0x40014800
 8006850:	40001800 	.word	0x40001800
 8006854:	40001c00 	.word	0x40001c00
 8006858:	40002000 	.word	0x40002000

0800685c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800685c:	b480      	push	{r7}
 800685e:	b087      	sub	sp, #28
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
 8006864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6a1b      	ldr	r3, [r3, #32]
 8006870:	f023 0201 	bic.w	r2, r3, #1
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006884:	68fa      	ldr	r2, [r7, #12]
 8006886:	4b2b      	ldr	r3, [pc, #172]	@ (8006934 <TIM_OC1_SetConfig+0xd8>)
 8006888:	4013      	ands	r3, r2
 800688a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f023 0303 	bic.w	r3, r3, #3
 8006892:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68fa      	ldr	r2, [r7, #12]
 800689a:	4313      	orrs	r3, r2
 800689c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f023 0302 	bic.w	r3, r3, #2
 80068a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	4313      	orrs	r3, r2
 80068ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	4a21      	ldr	r2, [pc, #132]	@ (8006938 <TIM_OC1_SetConfig+0xdc>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d003      	beq.n	80068c0 <TIM_OC1_SetConfig+0x64>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a20      	ldr	r2, [pc, #128]	@ (800693c <TIM_OC1_SetConfig+0xe0>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d10c      	bne.n	80068da <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	f023 0308 	bic.w	r3, r3, #8
 80068c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	697a      	ldr	r2, [r7, #20]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	f023 0304 	bic.w	r3, r3, #4
 80068d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4a16      	ldr	r2, [pc, #88]	@ (8006938 <TIM_OC1_SetConfig+0xdc>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d003      	beq.n	80068ea <TIM_OC1_SetConfig+0x8e>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4a15      	ldr	r2, [pc, #84]	@ (800693c <TIM_OC1_SetConfig+0xe0>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d111      	bne.n	800690e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80068f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	695b      	ldr	r3, [r3, #20]
 80068fe:	693a      	ldr	r2, [r7, #16]
 8006900:	4313      	orrs	r3, r2
 8006902:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	699b      	ldr	r3, [r3, #24]
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	4313      	orrs	r3, r2
 800690c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	693a      	ldr	r2, [r7, #16]
 8006912:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	68fa      	ldr	r2, [r7, #12]
 8006918:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	685a      	ldr	r2, [r3, #4]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	697a      	ldr	r2, [r7, #20]
 8006926:	621a      	str	r2, [r3, #32]
}
 8006928:	bf00      	nop
 800692a:	371c      	adds	r7, #28
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr
 8006934:	fffeff8f 	.word	0xfffeff8f
 8006938:	40010000 	.word	0x40010000
 800693c:	40010400 	.word	0x40010400

08006940 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006940:	b480      	push	{r7}
 8006942:	b087      	sub	sp, #28
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a1b      	ldr	r3, [r3, #32]
 800694e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a1b      	ldr	r3, [r3, #32]
 8006954:	f023 0210 	bic.w	r2, r3, #16
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	699b      	ldr	r3, [r3, #24]
 8006966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006968:	68fa      	ldr	r2, [r7, #12]
 800696a:	4b2e      	ldr	r3, [pc, #184]	@ (8006a24 <TIM_OC2_SetConfig+0xe4>)
 800696c:	4013      	ands	r3, r2
 800696e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006976:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	021b      	lsls	r3, r3, #8
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	4313      	orrs	r3, r2
 8006982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	f023 0320 	bic.w	r3, r3, #32
 800698a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	011b      	lsls	r3, r3, #4
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	4313      	orrs	r3, r2
 8006996:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4a23      	ldr	r2, [pc, #140]	@ (8006a28 <TIM_OC2_SetConfig+0xe8>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d003      	beq.n	80069a8 <TIM_OC2_SetConfig+0x68>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	4a22      	ldr	r2, [pc, #136]	@ (8006a2c <TIM_OC2_SetConfig+0xec>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d10d      	bne.n	80069c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	011b      	lsls	r3, r3, #4
 80069b6:	697a      	ldr	r2, [r7, #20]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a18      	ldr	r2, [pc, #96]	@ (8006a28 <TIM_OC2_SetConfig+0xe8>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d003      	beq.n	80069d4 <TIM_OC2_SetConfig+0x94>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a17      	ldr	r2, [pc, #92]	@ (8006a2c <TIM_OC2_SetConfig+0xec>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d113      	bne.n	80069fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80069da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80069e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	695b      	ldr	r3, [r3, #20]
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	68fa      	ldr	r2, [r7, #12]
 8006a06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	685a      	ldr	r2, [r3, #4]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	621a      	str	r2, [r3, #32]
}
 8006a16:	bf00      	nop
 8006a18:	371c      	adds	r7, #28
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr
 8006a22:	bf00      	nop
 8006a24:	feff8fff 	.word	0xfeff8fff
 8006a28:	40010000 	.word	0x40010000
 8006a2c:	40010400 	.word	0x40010400

08006a30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b087      	sub	sp, #28
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
 8006a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6a1b      	ldr	r3, [r3, #32]
 8006a44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	69db      	ldr	r3, [r3, #28]
 8006a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	4b2d      	ldr	r3, [pc, #180]	@ (8006b10 <TIM_OC3_SetConfig+0xe0>)
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f023 0303 	bic.w	r3, r3, #3
 8006a66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	68fa      	ldr	r2, [r7, #12]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	021b      	lsls	r3, r3, #8
 8006a80:	697a      	ldr	r2, [r7, #20]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a22      	ldr	r2, [pc, #136]	@ (8006b14 <TIM_OC3_SetConfig+0xe4>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d003      	beq.n	8006a96 <TIM_OC3_SetConfig+0x66>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a21      	ldr	r2, [pc, #132]	@ (8006b18 <TIM_OC3_SetConfig+0xe8>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d10d      	bne.n	8006ab2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	021b      	lsls	r3, r3, #8
 8006aa4:	697a      	ldr	r2, [r7, #20]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ab0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a17      	ldr	r2, [pc, #92]	@ (8006b14 <TIM_OC3_SetConfig+0xe4>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d003      	beq.n	8006ac2 <TIM_OC3_SetConfig+0x92>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a16      	ldr	r2, [pc, #88]	@ (8006b18 <TIM_OC3_SetConfig+0xe8>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d113      	bne.n	8006aea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ac8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	011b      	lsls	r3, r3, #4
 8006ad8:	693a      	ldr	r2, [r7, #16]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	699b      	ldr	r3, [r3, #24]
 8006ae2:	011b      	lsls	r3, r3, #4
 8006ae4:	693a      	ldr	r2, [r7, #16]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	693a      	ldr	r2, [r7, #16]
 8006aee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	685a      	ldr	r2, [r3, #4]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	621a      	str	r2, [r3, #32]
}
 8006b04:	bf00      	nop
 8006b06:	371c      	adds	r7, #28
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr
 8006b10:	fffeff8f 	.word	0xfffeff8f
 8006b14:	40010000 	.word	0x40010000
 8006b18:	40010400 	.word	0x40010400

08006b1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b087      	sub	sp, #28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a1b      	ldr	r3, [r3, #32]
 8006b2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6a1b      	ldr	r3, [r3, #32]
 8006b30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	69db      	ldr	r3, [r3, #28]
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	4b1e      	ldr	r3, [pc, #120]	@ (8006bc0 <TIM_OC4_SetConfig+0xa4>)
 8006b48:	4013      	ands	r3, r2
 8006b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	021b      	lsls	r3, r3, #8
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	031b      	lsls	r3, r3, #12
 8006b6e:	693a      	ldr	r2, [r7, #16]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a13      	ldr	r2, [pc, #76]	@ (8006bc4 <TIM_OC4_SetConfig+0xa8>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d003      	beq.n	8006b84 <TIM_OC4_SetConfig+0x68>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a12      	ldr	r2, [pc, #72]	@ (8006bc8 <TIM_OC4_SetConfig+0xac>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d109      	bne.n	8006b98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	695b      	ldr	r3, [r3, #20]
 8006b90:	019b      	lsls	r3, r3, #6
 8006b92:	697a      	ldr	r2, [r7, #20]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	697a      	ldr	r2, [r7, #20]
 8006b9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	68fa      	ldr	r2, [r7, #12]
 8006ba2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	685a      	ldr	r2, [r3, #4]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	693a      	ldr	r2, [r7, #16]
 8006bb0:	621a      	str	r2, [r3, #32]
}
 8006bb2:	bf00      	nop
 8006bb4:	371c      	adds	r7, #28
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbc:	4770      	bx	lr
 8006bbe:	bf00      	nop
 8006bc0:	feff8fff 	.word	0xfeff8fff
 8006bc4:	40010000 	.word	0x40010000
 8006bc8:	40010400 	.word	0x40010400

08006bcc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b087      	sub	sp, #28
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6a1b      	ldr	r3, [r3, #32]
 8006be0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006bf4:	68fa      	ldr	r2, [r7, #12]
 8006bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8006c64 <TIM_OC5_SetConfig+0x98>)
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006c0c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	041b      	lsls	r3, r3, #16
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a12      	ldr	r2, [pc, #72]	@ (8006c68 <TIM_OC5_SetConfig+0x9c>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d003      	beq.n	8006c2a <TIM_OC5_SetConfig+0x5e>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a11      	ldr	r2, [pc, #68]	@ (8006c6c <TIM_OC5_SetConfig+0xa0>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d109      	bne.n	8006c3e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c30:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	021b      	lsls	r3, r3, #8
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	68fa      	ldr	r2, [r7, #12]
 8006c48:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	685a      	ldr	r2, [r3, #4]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	693a      	ldr	r2, [r7, #16]
 8006c56:	621a      	str	r2, [r3, #32]
}
 8006c58:	bf00      	nop
 8006c5a:	371c      	adds	r7, #28
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr
 8006c64:	fffeff8f 	.word	0xfffeff8f
 8006c68:	40010000 	.word	0x40010000
 8006c6c:	40010400 	.word	0x40010400

08006c70 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b087      	sub	sp, #28
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a1b      	ldr	r3, [r3, #32]
 8006c7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6a1b      	ldr	r3, [r3, #32]
 8006c84:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c98:	68fa      	ldr	r2, [r7, #12]
 8006c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8006d0c <TIM_OC6_SetConfig+0x9c>)
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	021b      	lsls	r3, r3, #8
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006cb2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	051b      	lsls	r3, r3, #20
 8006cba:	693a      	ldr	r2, [r7, #16]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	4a13      	ldr	r2, [pc, #76]	@ (8006d10 <TIM_OC6_SetConfig+0xa0>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d003      	beq.n	8006cd0 <TIM_OC6_SetConfig+0x60>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	4a12      	ldr	r2, [pc, #72]	@ (8006d14 <TIM_OC6_SetConfig+0xa4>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d109      	bne.n	8006ce4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006cd6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	695b      	ldr	r3, [r3, #20]
 8006cdc:	029b      	lsls	r3, r3, #10
 8006cde:	697a      	ldr	r2, [r7, #20]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	68fa      	ldr	r2, [r7, #12]
 8006cee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	685a      	ldr	r2, [r3, #4]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	621a      	str	r2, [r3, #32]
}
 8006cfe:	bf00      	nop
 8006d00:	371c      	adds	r7, #28
 8006d02:	46bd      	mov	sp, r7
 8006d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d08:	4770      	bx	lr
 8006d0a:	bf00      	nop
 8006d0c:	feff8fff 	.word	0xfeff8fff
 8006d10:	40010000 	.word	0x40010000
 8006d14:	40010400 	.word	0x40010400

08006d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b087      	sub	sp, #28
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	60b9      	str	r1, [r7, #8]
 8006d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6a1b      	ldr	r3, [r3, #32]
 8006d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6a1b      	ldr	r3, [r3, #32]
 8006d2e:	f023 0201 	bic.w	r2, r3, #1
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	699b      	ldr	r3, [r3, #24]
 8006d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	011b      	lsls	r3, r3, #4
 8006d48:	693a      	ldr	r2, [r7, #16]
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	f023 030a 	bic.w	r3, r3, #10
 8006d54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	693a      	ldr	r2, [r7, #16]
 8006d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	697a      	ldr	r2, [r7, #20]
 8006d68:	621a      	str	r2, [r3, #32]
}
 8006d6a:	bf00      	nop
 8006d6c:	371c      	adds	r7, #28
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr

08006d76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d76:	b480      	push	{r7}
 8006d78:	b087      	sub	sp, #28
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	60f8      	str	r0, [r7, #12]
 8006d7e:	60b9      	str	r1, [r7, #8]
 8006d80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6a1b      	ldr	r3, [r3, #32]
 8006d86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6a1b      	ldr	r3, [r3, #32]
 8006d8c:	f023 0210 	bic.w	r2, r3, #16
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	699b      	ldr	r3, [r3, #24]
 8006d98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006da0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	031b      	lsls	r3, r3, #12
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006db2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	011b      	lsls	r3, r3, #4
 8006db8:	697a      	ldr	r2, [r7, #20]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	697a      	ldr	r2, [r7, #20]
 8006dc8:	621a      	str	r2, [r3, #32]
}
 8006dca:	bf00      	nop
 8006dcc:	371c      	adds	r7, #28
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr

08006dd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dd6:	b480      	push	{r7}
 8006dd8:	b085      	sub	sp, #20
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
 8006dde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006dee:	683a      	ldr	r2, [r7, #0]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	f043 0307 	orr.w	r3, r3, #7
 8006df8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	609a      	str	r2, [r3, #8]
}
 8006e00:	bf00      	nop
 8006e02:	3714      	adds	r7, #20
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b087      	sub	sp, #28
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
 8006e18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	021a      	lsls	r2, r3, #8
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	431a      	orrs	r2, r3
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	609a      	str	r2, [r3, #8]
}
 8006e40:	bf00      	nop
 8006e42:	371c      	adds	r7, #28
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b087      	sub	sp, #28
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	f003 031f 	and.w	r3, r3, #31
 8006e5e:	2201      	movs	r2, #1
 8006e60:	fa02 f303 	lsl.w	r3, r2, r3
 8006e64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6a1a      	ldr	r2, [r3, #32]
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	43db      	mvns	r3, r3
 8006e6e:	401a      	ands	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6a1a      	ldr	r2, [r3, #32]
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	f003 031f 	and.w	r3, r3, #31
 8006e7e:	6879      	ldr	r1, [r7, #4]
 8006e80:	fa01 f303 	lsl.w	r3, r1, r3
 8006e84:	431a      	orrs	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	621a      	str	r2, [r3, #32]
}
 8006e8a:	bf00      	nop
 8006e8c:	371c      	adds	r7, #28
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
	...

08006e98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b085      	sub	sp, #20
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d101      	bne.n	8006eb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006eac:	2302      	movs	r3, #2
 8006eae:	e06d      	b.n	8006f8c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2202      	movs	r2, #2
 8006ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a30      	ldr	r2, [pc, #192]	@ (8006f98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d004      	beq.n	8006ee4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a2f      	ldr	r2, [pc, #188]	@ (8006f9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d108      	bne.n	8006ef6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006eea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006efc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68fa      	ldr	r2, [r7, #12]
 8006f0e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a20      	ldr	r2, [pc, #128]	@ (8006f98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d022      	beq.n	8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f22:	d01d      	beq.n	8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a1d      	ldr	r2, [pc, #116]	@ (8006fa0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d018      	beq.n	8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a1c      	ldr	r2, [pc, #112]	@ (8006fa4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d013      	beq.n	8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a1a      	ldr	r2, [pc, #104]	@ (8006fa8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d00e      	beq.n	8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a15      	ldr	r2, [pc, #84]	@ (8006f9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d009      	beq.n	8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a16      	ldr	r2, [pc, #88]	@ (8006fac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d004      	beq.n	8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a15      	ldr	r2, [pc, #84]	@ (8006fb0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d10c      	bne.n	8006f7a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f66:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	68ba      	ldr	r2, [r7, #8]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	68ba      	ldr	r2, [r7, #8]
 8006f78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f8a:	2300      	movs	r3, #0
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3714      	adds	r7, #20
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr
 8006f98:	40010000 	.word	0x40010000
 8006f9c:	40010400 	.word	0x40010400
 8006fa0:	40000400 	.word	0x40000400
 8006fa4:	40000800 	.word	0x40000800
 8006fa8:	40000c00 	.word	0x40000c00
 8006fac:	40014000 	.word	0x40014000
 8006fb0:	40001800 	.word	0x40001800

08006fb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b082      	sub	sp, #8
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d101      	bne.n	8006fc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e040      	b.n	8007048 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d106      	bne.n	8006fdc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f7fc fa88 	bl	80034ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2224      	movs	r2, #36	@ 0x24
 8006fe0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f022 0201 	bic.w	r2, r2, #1
 8006ff0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d002      	beq.n	8007000 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 fe4c 	bl	8007c98 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f000 fbe5 	bl	80077d0 <UART_SetConfig>
 8007006:	4603      	mov	r3, r0
 8007008:	2b01      	cmp	r3, #1
 800700a:	d101      	bne.n	8007010 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	e01b      	b.n	8007048 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	685a      	ldr	r2, [r3, #4]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800701e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	689a      	ldr	r2, [r3, #8]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800702e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f042 0201 	orr.w	r2, r2, #1
 800703e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 fecb 	bl	8007ddc <UART_CheckIdleState>
 8007046:	4603      	mov	r3, r0
}
 8007048:	4618      	mov	r0, r3
 800704a:	3708      	adds	r7, #8
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b08a      	sub	sp, #40	@ 0x28
 8007054:	af02      	add	r7, sp, #8
 8007056:	60f8      	str	r0, [r7, #12]
 8007058:	60b9      	str	r1, [r7, #8]
 800705a:	603b      	str	r3, [r7, #0]
 800705c:	4613      	mov	r3, r2
 800705e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007064:	2b20      	cmp	r3, #32
 8007066:	d177      	bne.n	8007158 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d002      	beq.n	8007074 <HAL_UART_Transmit+0x24>
 800706e:	88fb      	ldrh	r3, [r7, #6]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d101      	bne.n	8007078 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	e070      	b.n	800715a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2221      	movs	r2, #33	@ 0x21
 8007084:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007086:	f7fc fb13 	bl	80036b0 <HAL_GetTick>
 800708a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	88fa      	ldrh	r2, [r7, #6]
 8007090:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	88fa      	ldrh	r2, [r7, #6]
 8007098:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070a4:	d108      	bne.n	80070b8 <HAL_UART_Transmit+0x68>
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d104      	bne.n	80070b8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80070ae:	2300      	movs	r3, #0
 80070b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	61bb      	str	r3, [r7, #24]
 80070b6:	e003      	b.n	80070c0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070bc:	2300      	movs	r3, #0
 80070be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80070c0:	e02f      	b.n	8007122 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	9300      	str	r3, [sp, #0]
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	2200      	movs	r2, #0
 80070ca:	2180      	movs	r1, #128	@ 0x80
 80070cc:	68f8      	ldr	r0, [r7, #12]
 80070ce:	f000 fedc 	bl	8007e8a <UART_WaitOnFlagUntilTimeout>
 80070d2:	4603      	mov	r3, r0
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d004      	beq.n	80070e2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2220      	movs	r2, #32
 80070dc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e03b      	b.n	800715a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80070e2:	69fb      	ldr	r3, [r7, #28]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d10b      	bne.n	8007100 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80070e8:	69bb      	ldr	r3, [r7, #24]
 80070ea:	881b      	ldrh	r3, [r3, #0]
 80070ec:	461a      	mov	r2, r3
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	3302      	adds	r3, #2
 80070fc:	61bb      	str	r3, [r7, #24]
 80070fe:	e007      	b.n	8007110 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	781a      	ldrb	r2, [r3, #0]
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800710a:	69fb      	ldr	r3, [r7, #28]
 800710c:	3301      	adds	r3, #1
 800710e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007116:	b29b      	uxth	r3, r3
 8007118:	3b01      	subs	r3, #1
 800711a:	b29a      	uxth	r2, r3
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007128:	b29b      	uxth	r3, r3
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1c9      	bne.n	80070c2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	9300      	str	r3, [sp, #0]
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	2200      	movs	r2, #0
 8007136:	2140      	movs	r1, #64	@ 0x40
 8007138:	68f8      	ldr	r0, [r7, #12]
 800713a:	f000 fea6 	bl	8007e8a <UART_WaitOnFlagUntilTimeout>
 800713e:	4603      	mov	r3, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d004      	beq.n	800714e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2220      	movs	r2, #32
 8007148:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800714a:	2303      	movs	r3, #3
 800714c:	e005      	b.n	800715a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2220      	movs	r2, #32
 8007152:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007154:	2300      	movs	r3, #0
 8007156:	e000      	b.n	800715a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007158:	2302      	movs	r3, #2
  }
}
 800715a:	4618      	mov	r0, r3
 800715c:	3720      	adds	r7, #32
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}

08007162 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007162:	b580      	push	{r7, lr}
 8007164:	b08a      	sub	sp, #40	@ 0x28
 8007166:	af00      	add	r7, sp, #0
 8007168:	60f8      	str	r0, [r7, #12]
 800716a:	60b9      	str	r1, [r7, #8]
 800716c:	4613      	mov	r3, r2
 800716e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007176:	2b20      	cmp	r3, #32
 8007178:	d132      	bne.n	80071e0 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d002      	beq.n	8007186 <HAL_UART_Receive_IT+0x24>
 8007180:	88fb      	ldrh	r3, [r7, #6]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d101      	bne.n	800718a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e02b      	b.n	80071e2 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2200      	movs	r2, #0
 800718e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800719a:	2b00      	cmp	r3, #0
 800719c:	d018      	beq.n	80071d0 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	e853 3f00 	ldrex	r3, [r3]
 80071aa:	613b      	str	r3, [r7, #16]
   return(result);
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80071b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	461a      	mov	r2, r3
 80071ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071bc:	623b      	str	r3, [r7, #32]
 80071be:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c0:	69f9      	ldr	r1, [r7, #28]
 80071c2:	6a3a      	ldr	r2, [r7, #32]
 80071c4:	e841 2300 	strex	r3, r2, [r1]
 80071c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d1e6      	bne.n	800719e <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80071d0:	88fb      	ldrh	r3, [r7, #6]
 80071d2:	461a      	mov	r2, r3
 80071d4:	68b9      	ldr	r1, [r7, #8]
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f000 fec4 	bl	8007f64 <UART_Start_Receive_IT>
 80071dc:	4603      	mov	r3, r0
 80071de:	e000      	b.n	80071e2 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80071e0:	2302      	movs	r3, #2
  }
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3728      	adds	r7, #40	@ 0x28
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
	...

080071ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b0ba      	sub	sp, #232	@ 0xe8
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	69db      	ldr	r3, [r3, #28]
 80071fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007212:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007216:	f640 030f 	movw	r3, #2063	@ 0x80f
 800721a:	4013      	ands	r3, r2
 800721c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007220:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007224:	2b00      	cmp	r3, #0
 8007226:	d115      	bne.n	8007254 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007228:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800722c:	f003 0320 	and.w	r3, r3, #32
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00f      	beq.n	8007254 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007234:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007238:	f003 0320 	and.w	r3, r3, #32
 800723c:	2b00      	cmp	r3, #0
 800723e:	d009      	beq.n	8007254 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007244:	2b00      	cmp	r3, #0
 8007246:	f000 8297 	beq.w	8007778 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	4798      	blx	r3
      }
      return;
 8007252:	e291      	b.n	8007778 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007254:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 8117 	beq.w	800748c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800725e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	2b00      	cmp	r3, #0
 8007268:	d106      	bne.n	8007278 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800726a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800726e:	4b85      	ldr	r3, [pc, #532]	@ (8007484 <HAL_UART_IRQHandler+0x298>)
 8007270:	4013      	ands	r3, r2
 8007272:	2b00      	cmp	r3, #0
 8007274:	f000 810a 	beq.w	800748c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800727c:	f003 0301 	and.w	r3, r3, #1
 8007280:	2b00      	cmp	r3, #0
 8007282:	d011      	beq.n	80072a8 <HAL_UART_IRQHandler+0xbc>
 8007284:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800728c:	2b00      	cmp	r3, #0
 800728e:	d00b      	beq.n	80072a8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2201      	movs	r2, #1
 8007296:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800729e:	f043 0201 	orr.w	r2, r3, #1
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ac:	f003 0302 	and.w	r3, r3, #2
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d011      	beq.n	80072d8 <HAL_UART_IRQHandler+0xec>
 80072b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072b8:	f003 0301 	and.w	r3, r3, #1
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00b      	beq.n	80072d8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	2202      	movs	r2, #2
 80072c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072ce:	f043 0204 	orr.w	r2, r3, #4
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072dc:	f003 0304 	and.w	r3, r3, #4
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d011      	beq.n	8007308 <HAL_UART_IRQHandler+0x11c>
 80072e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072e8:	f003 0301 	and.w	r3, r3, #1
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00b      	beq.n	8007308 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2204      	movs	r2, #4
 80072f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072fe:	f043 0202 	orr.w	r2, r3, #2
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007308:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800730c:	f003 0308 	and.w	r3, r3, #8
 8007310:	2b00      	cmp	r3, #0
 8007312:	d017      	beq.n	8007344 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007318:	f003 0320 	and.w	r3, r3, #32
 800731c:	2b00      	cmp	r3, #0
 800731e:	d105      	bne.n	800732c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007320:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007324:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00b      	beq.n	8007344 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2208      	movs	r2, #8
 8007332:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800733a:	f043 0208 	orr.w	r2, r3, #8
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007348:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800734c:	2b00      	cmp	r3, #0
 800734e:	d012      	beq.n	8007376 <HAL_UART_IRQHandler+0x18a>
 8007350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007354:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d00c      	beq.n	8007376 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007364:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800736c:	f043 0220 	orr.w	r2, r3, #32
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800737c:	2b00      	cmp	r3, #0
 800737e:	f000 81fd 	beq.w	800777c <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007386:	f003 0320 	and.w	r3, r3, #32
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00d      	beq.n	80073aa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800738e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007392:	f003 0320 	and.w	r3, r3, #32
 8007396:	2b00      	cmp	r3, #0
 8007398:	d007      	beq.n	80073aa <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d003      	beq.n	80073aa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073be:	2b40      	cmp	r3, #64	@ 0x40
 80073c0:	d005      	beq.n	80073ce <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80073c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d04f      	beq.n	800746e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 fe8e 	bl	80080f0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073de:	2b40      	cmp	r3, #64	@ 0x40
 80073e0:	d141      	bne.n	8007466 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	3308      	adds	r3, #8
 80073e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80073f0:	e853 3f00 	ldrex	r3, [r3]
 80073f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80073f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80073fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007400:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	3308      	adds	r3, #8
 800740a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800740e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007412:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007416:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800741a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800741e:	e841 2300 	strex	r3, r2, [r1]
 8007422:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007426:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1d9      	bne.n	80073e2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007432:	2b00      	cmp	r3, #0
 8007434:	d013      	beq.n	800745e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800743a:	4a13      	ldr	r2, [pc, #76]	@ (8007488 <HAL_UART_IRQHandler+0x29c>)
 800743c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007442:	4618      	mov	r0, r3
 8007444:	f7fc fae5 	bl	8003a12 <HAL_DMA_Abort_IT>
 8007448:	4603      	mov	r3, r0
 800744a:	2b00      	cmp	r3, #0
 800744c:	d017      	beq.n	800747e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007452:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007454:	687a      	ldr	r2, [r7, #4]
 8007456:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007458:	4610      	mov	r0, r2
 800745a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800745c:	e00f      	b.n	800747e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f000 f9a0 	bl	80077a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007464:	e00b      	b.n	800747e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 f99c 	bl	80077a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800746c:	e007      	b.n	800747e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 f998 	bl	80077a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800747c:	e17e      	b.n	800777c <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800747e:	bf00      	nop
    return;
 8007480:	e17c      	b.n	800777c <HAL_UART_IRQHandler+0x590>
 8007482:	bf00      	nop
 8007484:	04000120 	.word	0x04000120
 8007488:	080081b9 	.word	0x080081b9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007490:	2b01      	cmp	r3, #1
 8007492:	f040 814c 	bne.w	800772e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800749a:	f003 0310 	and.w	r3, r3, #16
 800749e:	2b00      	cmp	r3, #0
 80074a0:	f000 8145 	beq.w	800772e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80074a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074a8:	f003 0310 	and.w	r3, r3, #16
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	f000 813e 	beq.w	800772e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	2210      	movs	r2, #16
 80074b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074c4:	2b40      	cmp	r3, #64	@ 0x40
 80074c6:	f040 80b6 	bne.w	8007636 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80074d6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80074da:	2b00      	cmp	r3, #0
 80074dc:	f000 8150 	beq.w	8007780 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80074e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074ea:	429a      	cmp	r2, r3
 80074ec:	f080 8148 	bcs.w	8007780 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074fe:	69db      	ldr	r3, [r3, #28]
 8007500:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007504:	f000 8086 	beq.w	8007614 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007510:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007514:	e853 3f00 	ldrex	r3, [r3]
 8007518:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800751c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007520:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007524:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	461a      	mov	r2, r3
 800752e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007532:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007536:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800753a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800753e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007542:	e841 2300 	strex	r3, r2, [r1]
 8007546:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800754a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1da      	bne.n	8007508 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	3308      	adds	r3, #8
 8007558:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800755c:	e853 3f00 	ldrex	r3, [r3]
 8007560:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007562:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007564:	f023 0301 	bic.w	r3, r3, #1
 8007568:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	3308      	adds	r3, #8
 8007572:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007576:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800757a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800757e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007582:	e841 2300 	strex	r3, r2, [r1]
 8007586:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007588:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1e1      	bne.n	8007552 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	3308      	adds	r3, #8
 8007594:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007596:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007598:	e853 3f00 	ldrex	r3, [r3]
 800759c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800759e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	3308      	adds	r3, #8
 80075ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80075b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80075b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80075b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075ba:	e841 2300 	strex	r3, r2, [r1]
 80075be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80075c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d1e3      	bne.n	800758e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2220      	movs	r2, #32
 80075ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075dc:	e853 3f00 	ldrex	r3, [r3]
 80075e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80075e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075e4:	f023 0310 	bic.w	r3, r3, #16
 80075e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	461a      	mov	r2, r3
 80075f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80075f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80075fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80075fe:	e841 2300 	strex	r3, r2, [r1]
 8007602:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007604:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007606:	2b00      	cmp	r3, #0
 8007608:	d1e4      	bne.n	80075d4 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800760e:	4618      	mov	r0, r3
 8007610:	f7fc f98f 	bl	8003932 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2202      	movs	r2, #2
 8007618:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007626:	b29b      	uxth	r3, r3
 8007628:	1ad3      	subs	r3, r2, r3
 800762a:	b29b      	uxth	r3, r3
 800762c:	4619      	mov	r1, r3
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f000 f8c2 	bl	80077b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007634:	e0a4      	b.n	8007780 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007642:	b29b      	uxth	r3, r3
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007650:	b29b      	uxth	r3, r3
 8007652:	2b00      	cmp	r3, #0
 8007654:	f000 8096 	beq.w	8007784 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8007658:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800765c:	2b00      	cmp	r3, #0
 800765e:	f000 8091 	beq.w	8007784 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800766a:	e853 3f00 	ldrex	r3, [r3]
 800766e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007672:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007676:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	461a      	mov	r2, r3
 8007680:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007684:	647b      	str	r3, [r7, #68]	@ 0x44
 8007686:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007688:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800768a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800768c:	e841 2300 	strex	r3, r2, [r1]
 8007690:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007694:	2b00      	cmp	r3, #0
 8007696:	d1e4      	bne.n	8007662 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	3308      	adds	r3, #8
 800769e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a2:	e853 3f00 	ldrex	r3, [r3]
 80076a6:	623b      	str	r3, [r7, #32]
   return(result);
 80076a8:	6a3b      	ldr	r3, [r7, #32]
 80076aa:	f023 0301 	bic.w	r3, r3, #1
 80076ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	3308      	adds	r3, #8
 80076b8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80076bc:	633a      	str	r2, [r7, #48]	@ 0x30
 80076be:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076c4:	e841 2300 	strex	r3, r2, [r1]
 80076c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1e3      	bne.n	8007698 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2220      	movs	r2, #32
 80076d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2200      	movs	r2, #0
 80076dc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	f023 0310 	bic.w	r3, r3, #16
 80076f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	461a      	mov	r2, r3
 8007702:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007706:	61fb      	str	r3, [r7, #28]
 8007708:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770a:	69b9      	ldr	r1, [r7, #24]
 800770c:	69fa      	ldr	r2, [r7, #28]
 800770e:	e841 2300 	strex	r3, r2, [r1]
 8007712:	617b      	str	r3, [r7, #20]
   return(result);
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d1e4      	bne.n	80076e4 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2202      	movs	r2, #2
 800771e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007720:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007724:	4619      	mov	r1, r3
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 f846 	bl	80077b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800772c:	e02a      	b.n	8007784 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800772e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00e      	beq.n	8007758 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800773a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800773e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007742:	2b00      	cmp	r3, #0
 8007744:	d008      	beq.n	8007758 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800774a:	2b00      	cmp	r3, #0
 800774c:	d01c      	beq.n	8007788 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	4798      	blx	r3
    }
    return;
 8007756:	e017      	b.n	8007788 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800775c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007760:	2b00      	cmp	r3, #0
 8007762:	d012      	beq.n	800778a <HAL_UART_IRQHandler+0x59e>
 8007764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800776c:	2b00      	cmp	r3, #0
 800776e:	d00c      	beq.n	800778a <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f000 fd37 	bl	80081e4 <UART_EndTransmit_IT>
    return;
 8007776:	e008      	b.n	800778a <HAL_UART_IRQHandler+0x59e>
      return;
 8007778:	bf00      	nop
 800777a:	e006      	b.n	800778a <HAL_UART_IRQHandler+0x59e>
    return;
 800777c:	bf00      	nop
 800777e:	e004      	b.n	800778a <HAL_UART_IRQHandler+0x59e>
      return;
 8007780:	bf00      	nop
 8007782:	e002      	b.n	800778a <HAL_UART_IRQHandler+0x59e>
      return;
 8007784:	bf00      	nop
 8007786:	e000      	b.n	800778a <HAL_UART_IRQHandler+0x59e>
    return;
 8007788:	bf00      	nop
  }

}
 800778a:	37e8      	adds	r7, #232	@ 0xe8
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007798:	bf00      	nop
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	460b      	mov	r3, r1
 80077c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80077c4:	bf00      	nop
 80077c6:	370c      	adds	r7, #12
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b088      	sub	sp, #32
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077d8:	2300      	movs	r3, #0
 80077da:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	689a      	ldr	r2, [r3, #8]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	691b      	ldr	r3, [r3, #16]
 80077e4:	431a      	orrs	r2, r3
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	695b      	ldr	r3, [r3, #20]
 80077ea:	431a      	orrs	r2, r3
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	69db      	ldr	r3, [r3, #28]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681a      	ldr	r2, [r3, #0]
 80077fa:	4ba6      	ldr	r3, [pc, #664]	@ (8007a94 <UART_SetConfig+0x2c4>)
 80077fc:	4013      	ands	r3, r2
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	6812      	ldr	r2, [r2, #0]
 8007802:	6979      	ldr	r1, [r7, #20]
 8007804:	430b      	orrs	r3, r1
 8007806:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	68da      	ldr	r2, [r3, #12]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	430a      	orrs	r2, r1
 800781c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	699b      	ldr	r3, [r3, #24]
 8007822:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6a1b      	ldr	r3, [r3, #32]
 8007828:	697a      	ldr	r2, [r7, #20]
 800782a:	4313      	orrs	r3, r2
 800782c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	697a      	ldr	r2, [r7, #20]
 800783e:	430a      	orrs	r2, r1
 8007840:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a94      	ldr	r2, [pc, #592]	@ (8007a98 <UART_SetConfig+0x2c8>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d120      	bne.n	800788e <UART_SetConfig+0xbe>
 800784c:	4b93      	ldr	r3, [pc, #588]	@ (8007a9c <UART_SetConfig+0x2cc>)
 800784e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007852:	f003 0303 	and.w	r3, r3, #3
 8007856:	2b03      	cmp	r3, #3
 8007858:	d816      	bhi.n	8007888 <UART_SetConfig+0xb8>
 800785a:	a201      	add	r2, pc, #4	@ (adr r2, 8007860 <UART_SetConfig+0x90>)
 800785c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007860:	08007871 	.word	0x08007871
 8007864:	0800787d 	.word	0x0800787d
 8007868:	08007877 	.word	0x08007877
 800786c:	08007883 	.word	0x08007883
 8007870:	2301      	movs	r3, #1
 8007872:	77fb      	strb	r3, [r7, #31]
 8007874:	e150      	b.n	8007b18 <UART_SetConfig+0x348>
 8007876:	2302      	movs	r3, #2
 8007878:	77fb      	strb	r3, [r7, #31]
 800787a:	e14d      	b.n	8007b18 <UART_SetConfig+0x348>
 800787c:	2304      	movs	r3, #4
 800787e:	77fb      	strb	r3, [r7, #31]
 8007880:	e14a      	b.n	8007b18 <UART_SetConfig+0x348>
 8007882:	2308      	movs	r3, #8
 8007884:	77fb      	strb	r3, [r7, #31]
 8007886:	e147      	b.n	8007b18 <UART_SetConfig+0x348>
 8007888:	2310      	movs	r3, #16
 800788a:	77fb      	strb	r3, [r7, #31]
 800788c:	e144      	b.n	8007b18 <UART_SetConfig+0x348>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a83      	ldr	r2, [pc, #524]	@ (8007aa0 <UART_SetConfig+0x2d0>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d132      	bne.n	80078fe <UART_SetConfig+0x12e>
 8007898:	4b80      	ldr	r3, [pc, #512]	@ (8007a9c <UART_SetConfig+0x2cc>)
 800789a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800789e:	f003 030c 	and.w	r3, r3, #12
 80078a2:	2b0c      	cmp	r3, #12
 80078a4:	d828      	bhi.n	80078f8 <UART_SetConfig+0x128>
 80078a6:	a201      	add	r2, pc, #4	@ (adr r2, 80078ac <UART_SetConfig+0xdc>)
 80078a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ac:	080078e1 	.word	0x080078e1
 80078b0:	080078f9 	.word	0x080078f9
 80078b4:	080078f9 	.word	0x080078f9
 80078b8:	080078f9 	.word	0x080078f9
 80078bc:	080078ed 	.word	0x080078ed
 80078c0:	080078f9 	.word	0x080078f9
 80078c4:	080078f9 	.word	0x080078f9
 80078c8:	080078f9 	.word	0x080078f9
 80078cc:	080078e7 	.word	0x080078e7
 80078d0:	080078f9 	.word	0x080078f9
 80078d4:	080078f9 	.word	0x080078f9
 80078d8:	080078f9 	.word	0x080078f9
 80078dc:	080078f3 	.word	0x080078f3
 80078e0:	2300      	movs	r3, #0
 80078e2:	77fb      	strb	r3, [r7, #31]
 80078e4:	e118      	b.n	8007b18 <UART_SetConfig+0x348>
 80078e6:	2302      	movs	r3, #2
 80078e8:	77fb      	strb	r3, [r7, #31]
 80078ea:	e115      	b.n	8007b18 <UART_SetConfig+0x348>
 80078ec:	2304      	movs	r3, #4
 80078ee:	77fb      	strb	r3, [r7, #31]
 80078f0:	e112      	b.n	8007b18 <UART_SetConfig+0x348>
 80078f2:	2308      	movs	r3, #8
 80078f4:	77fb      	strb	r3, [r7, #31]
 80078f6:	e10f      	b.n	8007b18 <UART_SetConfig+0x348>
 80078f8:	2310      	movs	r3, #16
 80078fa:	77fb      	strb	r3, [r7, #31]
 80078fc:	e10c      	b.n	8007b18 <UART_SetConfig+0x348>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a68      	ldr	r2, [pc, #416]	@ (8007aa4 <UART_SetConfig+0x2d4>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d120      	bne.n	800794a <UART_SetConfig+0x17a>
 8007908:	4b64      	ldr	r3, [pc, #400]	@ (8007a9c <UART_SetConfig+0x2cc>)
 800790a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800790e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007912:	2b30      	cmp	r3, #48	@ 0x30
 8007914:	d013      	beq.n	800793e <UART_SetConfig+0x16e>
 8007916:	2b30      	cmp	r3, #48	@ 0x30
 8007918:	d814      	bhi.n	8007944 <UART_SetConfig+0x174>
 800791a:	2b20      	cmp	r3, #32
 800791c:	d009      	beq.n	8007932 <UART_SetConfig+0x162>
 800791e:	2b20      	cmp	r3, #32
 8007920:	d810      	bhi.n	8007944 <UART_SetConfig+0x174>
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <UART_SetConfig+0x15c>
 8007926:	2b10      	cmp	r3, #16
 8007928:	d006      	beq.n	8007938 <UART_SetConfig+0x168>
 800792a:	e00b      	b.n	8007944 <UART_SetConfig+0x174>
 800792c:	2300      	movs	r3, #0
 800792e:	77fb      	strb	r3, [r7, #31]
 8007930:	e0f2      	b.n	8007b18 <UART_SetConfig+0x348>
 8007932:	2302      	movs	r3, #2
 8007934:	77fb      	strb	r3, [r7, #31]
 8007936:	e0ef      	b.n	8007b18 <UART_SetConfig+0x348>
 8007938:	2304      	movs	r3, #4
 800793a:	77fb      	strb	r3, [r7, #31]
 800793c:	e0ec      	b.n	8007b18 <UART_SetConfig+0x348>
 800793e:	2308      	movs	r3, #8
 8007940:	77fb      	strb	r3, [r7, #31]
 8007942:	e0e9      	b.n	8007b18 <UART_SetConfig+0x348>
 8007944:	2310      	movs	r3, #16
 8007946:	77fb      	strb	r3, [r7, #31]
 8007948:	e0e6      	b.n	8007b18 <UART_SetConfig+0x348>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a56      	ldr	r2, [pc, #344]	@ (8007aa8 <UART_SetConfig+0x2d8>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d120      	bne.n	8007996 <UART_SetConfig+0x1c6>
 8007954:	4b51      	ldr	r3, [pc, #324]	@ (8007a9c <UART_SetConfig+0x2cc>)
 8007956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800795a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800795e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007960:	d013      	beq.n	800798a <UART_SetConfig+0x1ba>
 8007962:	2bc0      	cmp	r3, #192	@ 0xc0
 8007964:	d814      	bhi.n	8007990 <UART_SetConfig+0x1c0>
 8007966:	2b80      	cmp	r3, #128	@ 0x80
 8007968:	d009      	beq.n	800797e <UART_SetConfig+0x1ae>
 800796a:	2b80      	cmp	r3, #128	@ 0x80
 800796c:	d810      	bhi.n	8007990 <UART_SetConfig+0x1c0>
 800796e:	2b00      	cmp	r3, #0
 8007970:	d002      	beq.n	8007978 <UART_SetConfig+0x1a8>
 8007972:	2b40      	cmp	r3, #64	@ 0x40
 8007974:	d006      	beq.n	8007984 <UART_SetConfig+0x1b4>
 8007976:	e00b      	b.n	8007990 <UART_SetConfig+0x1c0>
 8007978:	2300      	movs	r3, #0
 800797a:	77fb      	strb	r3, [r7, #31]
 800797c:	e0cc      	b.n	8007b18 <UART_SetConfig+0x348>
 800797e:	2302      	movs	r3, #2
 8007980:	77fb      	strb	r3, [r7, #31]
 8007982:	e0c9      	b.n	8007b18 <UART_SetConfig+0x348>
 8007984:	2304      	movs	r3, #4
 8007986:	77fb      	strb	r3, [r7, #31]
 8007988:	e0c6      	b.n	8007b18 <UART_SetConfig+0x348>
 800798a:	2308      	movs	r3, #8
 800798c:	77fb      	strb	r3, [r7, #31]
 800798e:	e0c3      	b.n	8007b18 <UART_SetConfig+0x348>
 8007990:	2310      	movs	r3, #16
 8007992:	77fb      	strb	r3, [r7, #31]
 8007994:	e0c0      	b.n	8007b18 <UART_SetConfig+0x348>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a44      	ldr	r2, [pc, #272]	@ (8007aac <UART_SetConfig+0x2dc>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d125      	bne.n	80079ec <UART_SetConfig+0x21c>
 80079a0:	4b3e      	ldr	r3, [pc, #248]	@ (8007a9c <UART_SetConfig+0x2cc>)
 80079a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079ae:	d017      	beq.n	80079e0 <UART_SetConfig+0x210>
 80079b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079b4:	d817      	bhi.n	80079e6 <UART_SetConfig+0x216>
 80079b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079ba:	d00b      	beq.n	80079d4 <UART_SetConfig+0x204>
 80079bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079c0:	d811      	bhi.n	80079e6 <UART_SetConfig+0x216>
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d003      	beq.n	80079ce <UART_SetConfig+0x1fe>
 80079c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079ca:	d006      	beq.n	80079da <UART_SetConfig+0x20a>
 80079cc:	e00b      	b.n	80079e6 <UART_SetConfig+0x216>
 80079ce:	2300      	movs	r3, #0
 80079d0:	77fb      	strb	r3, [r7, #31]
 80079d2:	e0a1      	b.n	8007b18 <UART_SetConfig+0x348>
 80079d4:	2302      	movs	r3, #2
 80079d6:	77fb      	strb	r3, [r7, #31]
 80079d8:	e09e      	b.n	8007b18 <UART_SetConfig+0x348>
 80079da:	2304      	movs	r3, #4
 80079dc:	77fb      	strb	r3, [r7, #31]
 80079de:	e09b      	b.n	8007b18 <UART_SetConfig+0x348>
 80079e0:	2308      	movs	r3, #8
 80079e2:	77fb      	strb	r3, [r7, #31]
 80079e4:	e098      	b.n	8007b18 <UART_SetConfig+0x348>
 80079e6:	2310      	movs	r3, #16
 80079e8:	77fb      	strb	r3, [r7, #31]
 80079ea:	e095      	b.n	8007b18 <UART_SetConfig+0x348>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a2f      	ldr	r2, [pc, #188]	@ (8007ab0 <UART_SetConfig+0x2e0>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d125      	bne.n	8007a42 <UART_SetConfig+0x272>
 80079f6:	4b29      	ldr	r3, [pc, #164]	@ (8007a9c <UART_SetConfig+0x2cc>)
 80079f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007a00:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a04:	d017      	beq.n	8007a36 <UART_SetConfig+0x266>
 8007a06:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a0a:	d817      	bhi.n	8007a3c <UART_SetConfig+0x26c>
 8007a0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a10:	d00b      	beq.n	8007a2a <UART_SetConfig+0x25a>
 8007a12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a16:	d811      	bhi.n	8007a3c <UART_SetConfig+0x26c>
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d003      	beq.n	8007a24 <UART_SetConfig+0x254>
 8007a1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a20:	d006      	beq.n	8007a30 <UART_SetConfig+0x260>
 8007a22:	e00b      	b.n	8007a3c <UART_SetConfig+0x26c>
 8007a24:	2301      	movs	r3, #1
 8007a26:	77fb      	strb	r3, [r7, #31]
 8007a28:	e076      	b.n	8007b18 <UART_SetConfig+0x348>
 8007a2a:	2302      	movs	r3, #2
 8007a2c:	77fb      	strb	r3, [r7, #31]
 8007a2e:	e073      	b.n	8007b18 <UART_SetConfig+0x348>
 8007a30:	2304      	movs	r3, #4
 8007a32:	77fb      	strb	r3, [r7, #31]
 8007a34:	e070      	b.n	8007b18 <UART_SetConfig+0x348>
 8007a36:	2308      	movs	r3, #8
 8007a38:	77fb      	strb	r3, [r7, #31]
 8007a3a:	e06d      	b.n	8007b18 <UART_SetConfig+0x348>
 8007a3c:	2310      	movs	r3, #16
 8007a3e:	77fb      	strb	r3, [r7, #31]
 8007a40:	e06a      	b.n	8007b18 <UART_SetConfig+0x348>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a1b      	ldr	r2, [pc, #108]	@ (8007ab4 <UART_SetConfig+0x2e4>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d138      	bne.n	8007abe <UART_SetConfig+0x2ee>
 8007a4c:	4b13      	ldr	r3, [pc, #76]	@ (8007a9c <UART_SetConfig+0x2cc>)
 8007a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a52:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007a56:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a5a:	d017      	beq.n	8007a8c <UART_SetConfig+0x2bc>
 8007a5c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a60:	d82a      	bhi.n	8007ab8 <UART_SetConfig+0x2e8>
 8007a62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a66:	d00b      	beq.n	8007a80 <UART_SetConfig+0x2b0>
 8007a68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a6c:	d824      	bhi.n	8007ab8 <UART_SetConfig+0x2e8>
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d003      	beq.n	8007a7a <UART_SetConfig+0x2aa>
 8007a72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a76:	d006      	beq.n	8007a86 <UART_SetConfig+0x2b6>
 8007a78:	e01e      	b.n	8007ab8 <UART_SetConfig+0x2e8>
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	77fb      	strb	r3, [r7, #31]
 8007a7e:	e04b      	b.n	8007b18 <UART_SetConfig+0x348>
 8007a80:	2302      	movs	r3, #2
 8007a82:	77fb      	strb	r3, [r7, #31]
 8007a84:	e048      	b.n	8007b18 <UART_SetConfig+0x348>
 8007a86:	2304      	movs	r3, #4
 8007a88:	77fb      	strb	r3, [r7, #31]
 8007a8a:	e045      	b.n	8007b18 <UART_SetConfig+0x348>
 8007a8c:	2308      	movs	r3, #8
 8007a8e:	77fb      	strb	r3, [r7, #31]
 8007a90:	e042      	b.n	8007b18 <UART_SetConfig+0x348>
 8007a92:	bf00      	nop
 8007a94:	efff69f3 	.word	0xefff69f3
 8007a98:	40011000 	.word	0x40011000
 8007a9c:	40023800 	.word	0x40023800
 8007aa0:	40004400 	.word	0x40004400
 8007aa4:	40004800 	.word	0x40004800
 8007aa8:	40004c00 	.word	0x40004c00
 8007aac:	40005000 	.word	0x40005000
 8007ab0:	40011400 	.word	0x40011400
 8007ab4:	40007800 	.word	0x40007800
 8007ab8:	2310      	movs	r3, #16
 8007aba:	77fb      	strb	r3, [r7, #31]
 8007abc:	e02c      	b.n	8007b18 <UART_SetConfig+0x348>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a72      	ldr	r2, [pc, #456]	@ (8007c8c <UART_SetConfig+0x4bc>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d125      	bne.n	8007b14 <UART_SetConfig+0x344>
 8007ac8:	4b71      	ldr	r3, [pc, #452]	@ (8007c90 <UART_SetConfig+0x4c0>)
 8007aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ace:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007ad2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007ad6:	d017      	beq.n	8007b08 <UART_SetConfig+0x338>
 8007ad8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007adc:	d817      	bhi.n	8007b0e <UART_SetConfig+0x33e>
 8007ade:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ae2:	d00b      	beq.n	8007afc <UART_SetConfig+0x32c>
 8007ae4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ae8:	d811      	bhi.n	8007b0e <UART_SetConfig+0x33e>
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d003      	beq.n	8007af6 <UART_SetConfig+0x326>
 8007aee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007af2:	d006      	beq.n	8007b02 <UART_SetConfig+0x332>
 8007af4:	e00b      	b.n	8007b0e <UART_SetConfig+0x33e>
 8007af6:	2300      	movs	r3, #0
 8007af8:	77fb      	strb	r3, [r7, #31]
 8007afa:	e00d      	b.n	8007b18 <UART_SetConfig+0x348>
 8007afc:	2302      	movs	r3, #2
 8007afe:	77fb      	strb	r3, [r7, #31]
 8007b00:	e00a      	b.n	8007b18 <UART_SetConfig+0x348>
 8007b02:	2304      	movs	r3, #4
 8007b04:	77fb      	strb	r3, [r7, #31]
 8007b06:	e007      	b.n	8007b18 <UART_SetConfig+0x348>
 8007b08:	2308      	movs	r3, #8
 8007b0a:	77fb      	strb	r3, [r7, #31]
 8007b0c:	e004      	b.n	8007b18 <UART_SetConfig+0x348>
 8007b0e:	2310      	movs	r3, #16
 8007b10:	77fb      	strb	r3, [r7, #31]
 8007b12:	e001      	b.n	8007b18 <UART_SetConfig+0x348>
 8007b14:	2310      	movs	r3, #16
 8007b16:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	69db      	ldr	r3, [r3, #28]
 8007b1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b20:	d15b      	bne.n	8007bda <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007b22:	7ffb      	ldrb	r3, [r7, #31]
 8007b24:	2b08      	cmp	r3, #8
 8007b26:	d828      	bhi.n	8007b7a <UART_SetConfig+0x3aa>
 8007b28:	a201      	add	r2, pc, #4	@ (adr r2, 8007b30 <UART_SetConfig+0x360>)
 8007b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b2e:	bf00      	nop
 8007b30:	08007b55 	.word	0x08007b55
 8007b34:	08007b5d 	.word	0x08007b5d
 8007b38:	08007b65 	.word	0x08007b65
 8007b3c:	08007b7b 	.word	0x08007b7b
 8007b40:	08007b6b 	.word	0x08007b6b
 8007b44:	08007b7b 	.word	0x08007b7b
 8007b48:	08007b7b 	.word	0x08007b7b
 8007b4c:	08007b7b 	.word	0x08007b7b
 8007b50:	08007b73 	.word	0x08007b73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b54:	f7fc fe48 	bl	80047e8 <HAL_RCC_GetPCLK1Freq>
 8007b58:	61b8      	str	r0, [r7, #24]
        break;
 8007b5a:	e013      	b.n	8007b84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b5c:	f7fc fe58 	bl	8004810 <HAL_RCC_GetPCLK2Freq>
 8007b60:	61b8      	str	r0, [r7, #24]
        break;
 8007b62:	e00f      	b.n	8007b84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b64:	4b4b      	ldr	r3, [pc, #300]	@ (8007c94 <UART_SetConfig+0x4c4>)
 8007b66:	61bb      	str	r3, [r7, #24]
        break;
 8007b68:	e00c      	b.n	8007b84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b6a:	f7fc fd2b 	bl	80045c4 <HAL_RCC_GetSysClockFreq>
 8007b6e:	61b8      	str	r0, [r7, #24]
        break;
 8007b70:	e008      	b.n	8007b84 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b76:	61bb      	str	r3, [r7, #24]
        break;
 8007b78:	e004      	b.n	8007b84 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	77bb      	strb	r3, [r7, #30]
        break;
 8007b82:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b84:	69bb      	ldr	r3, [r7, #24]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d074      	beq.n	8007c74 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b8a:	69bb      	ldr	r3, [r7, #24]
 8007b8c:	005a      	lsls	r2, r3, #1
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	085b      	lsrs	r3, r3, #1
 8007b94:	441a      	add	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b9e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	2b0f      	cmp	r3, #15
 8007ba4:	d916      	bls.n	8007bd4 <UART_SetConfig+0x404>
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bac:	d212      	bcs.n	8007bd4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	f023 030f 	bic.w	r3, r3, #15
 8007bb6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	085b      	lsrs	r3, r3, #1
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	f003 0307 	and.w	r3, r3, #7
 8007bc2:	b29a      	uxth	r2, r3
 8007bc4:	89fb      	ldrh	r3, [r7, #14]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	89fa      	ldrh	r2, [r7, #14]
 8007bd0:	60da      	str	r2, [r3, #12]
 8007bd2:	e04f      	b.n	8007c74 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	77bb      	strb	r3, [r7, #30]
 8007bd8:	e04c      	b.n	8007c74 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007bda:	7ffb      	ldrb	r3, [r7, #31]
 8007bdc:	2b08      	cmp	r3, #8
 8007bde:	d828      	bhi.n	8007c32 <UART_SetConfig+0x462>
 8007be0:	a201      	add	r2, pc, #4	@ (adr r2, 8007be8 <UART_SetConfig+0x418>)
 8007be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007be6:	bf00      	nop
 8007be8:	08007c0d 	.word	0x08007c0d
 8007bec:	08007c15 	.word	0x08007c15
 8007bf0:	08007c1d 	.word	0x08007c1d
 8007bf4:	08007c33 	.word	0x08007c33
 8007bf8:	08007c23 	.word	0x08007c23
 8007bfc:	08007c33 	.word	0x08007c33
 8007c00:	08007c33 	.word	0x08007c33
 8007c04:	08007c33 	.word	0x08007c33
 8007c08:	08007c2b 	.word	0x08007c2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c0c:	f7fc fdec 	bl	80047e8 <HAL_RCC_GetPCLK1Freq>
 8007c10:	61b8      	str	r0, [r7, #24]
        break;
 8007c12:	e013      	b.n	8007c3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c14:	f7fc fdfc 	bl	8004810 <HAL_RCC_GetPCLK2Freq>
 8007c18:	61b8      	str	r0, [r7, #24]
        break;
 8007c1a:	e00f      	b.n	8007c3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8007c94 <UART_SetConfig+0x4c4>)
 8007c1e:	61bb      	str	r3, [r7, #24]
        break;
 8007c20:	e00c      	b.n	8007c3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c22:	f7fc fccf 	bl	80045c4 <HAL_RCC_GetSysClockFreq>
 8007c26:	61b8      	str	r0, [r7, #24]
        break;
 8007c28:	e008      	b.n	8007c3c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c2e:	61bb      	str	r3, [r7, #24]
        break;
 8007c30:	e004      	b.n	8007c3c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007c32:	2300      	movs	r3, #0
 8007c34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	77bb      	strb	r3, [r7, #30]
        break;
 8007c3a:	bf00      	nop
    }

    if (pclk != 0U)
 8007c3c:	69bb      	ldr	r3, [r7, #24]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d018      	beq.n	8007c74 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	085a      	lsrs	r2, r3, #1
 8007c48:	69bb      	ldr	r3, [r7, #24]
 8007c4a:	441a      	add	r2, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c54:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	2b0f      	cmp	r3, #15
 8007c5a:	d909      	bls.n	8007c70 <UART_SetConfig+0x4a0>
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c62:	d205      	bcs.n	8007c70 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	b29a      	uxth	r2, r3
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	60da      	str	r2, [r3, #12]
 8007c6e:	e001      	b.n	8007c74 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007c80:	7fbb      	ldrb	r3, [r7, #30]
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3720      	adds	r7, #32
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}
 8007c8a:	bf00      	nop
 8007c8c:	40007c00 	.word	0x40007c00
 8007c90:	40023800 	.word	0x40023800
 8007c94:	00f42400 	.word	0x00f42400

08007c98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca4:	f003 0308 	and.w	r3, r3, #8
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d00a      	beq.n	8007cc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	430a      	orrs	r2, r1
 8007cc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d00a      	beq.n	8007ce4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	430a      	orrs	r2, r1
 8007ce2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ce8:	f003 0302 	and.w	r3, r3, #2
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d00a      	beq.n	8007d06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	430a      	orrs	r2, r1
 8007d04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d0a:	f003 0304 	and.w	r3, r3, #4
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d00a      	beq.n	8007d28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	430a      	orrs	r2, r1
 8007d26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d2c:	f003 0310 	and.w	r3, r3, #16
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00a      	beq.n	8007d4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	430a      	orrs	r2, r1
 8007d48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d4e:	f003 0320 	and.w	r3, r3, #32
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00a      	beq.n	8007d6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	430a      	orrs	r2, r1
 8007d6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d01a      	beq.n	8007dae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	430a      	orrs	r2, r1
 8007d8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d96:	d10a      	bne.n	8007dae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	430a      	orrs	r2, r1
 8007dac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d00a      	beq.n	8007dd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	430a      	orrs	r2, r1
 8007dce:	605a      	str	r2, [r3, #4]
  }
}
 8007dd0:	bf00      	nop
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr

08007ddc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b08c      	sub	sp, #48	@ 0x30
 8007de0:	af02      	add	r7, sp, #8
 8007de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2200      	movs	r2, #0
 8007de8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007dec:	f7fb fc60 	bl	80036b0 <HAL_GetTick>
 8007df0:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 0308 	and.w	r3, r3, #8
 8007dfc:	2b08      	cmp	r3, #8
 8007dfe:	d12e      	bne.n	8007e5e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e04:	9300      	str	r3, [sp, #0]
 8007e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 f83b 	bl	8007e8a <UART_WaitOnFlagUntilTimeout>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d021      	beq.n	8007e5e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	e853 3f00 	ldrex	r3, [r3]
 8007e26:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e2e:	623b      	str	r3, [r7, #32]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	461a      	mov	r2, r3
 8007e36:	6a3b      	ldr	r3, [r7, #32]
 8007e38:	61fb      	str	r3, [r7, #28]
 8007e3a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e3c:	69b9      	ldr	r1, [r7, #24]
 8007e3e:	69fa      	ldr	r2, [r7, #28]
 8007e40:	e841 2300 	strex	r3, r2, [r1]
 8007e44:	617b      	str	r3, [r7, #20]
   return(result);
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d1e6      	bne.n	8007e1a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2220      	movs	r2, #32
 8007e50:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e5a:	2303      	movs	r3, #3
 8007e5c:	e011      	b.n	8007e82 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2220      	movs	r2, #32
 8007e62:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2220      	movs	r2, #32
 8007e68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007e80:	2300      	movs	r3, #0
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3728      	adds	r7, #40	@ 0x28
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}

08007e8a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e8a:	b580      	push	{r7, lr}
 8007e8c:	b084      	sub	sp, #16
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	60f8      	str	r0, [r7, #12]
 8007e92:	60b9      	str	r1, [r7, #8]
 8007e94:	603b      	str	r3, [r7, #0]
 8007e96:	4613      	mov	r3, r2
 8007e98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e9a:	e04f      	b.n	8007f3c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e9c:	69bb      	ldr	r3, [r7, #24]
 8007e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ea2:	d04b      	beq.n	8007f3c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ea4:	f7fb fc04 	bl	80036b0 <HAL_GetTick>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	1ad3      	subs	r3, r2, r3
 8007eae:	69ba      	ldr	r2, [r7, #24]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d302      	bcc.n	8007eba <UART_WaitOnFlagUntilTimeout+0x30>
 8007eb4:	69bb      	ldr	r3, [r7, #24]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d101      	bne.n	8007ebe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007eba:	2303      	movs	r3, #3
 8007ebc:	e04e      	b.n	8007f5c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f003 0304 	and.w	r3, r3, #4
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d037      	beq.n	8007f3c <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	2b80      	cmp	r3, #128	@ 0x80
 8007ed0:	d034      	beq.n	8007f3c <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	2b40      	cmp	r3, #64	@ 0x40
 8007ed6:	d031      	beq.n	8007f3c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	69db      	ldr	r3, [r3, #28]
 8007ede:	f003 0308 	and.w	r3, r3, #8
 8007ee2:	2b08      	cmp	r3, #8
 8007ee4:	d110      	bne.n	8007f08 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	2208      	movs	r2, #8
 8007eec:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007eee:	68f8      	ldr	r0, [r7, #12]
 8007ef0:	f000 f8fe 	bl	80080f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2208      	movs	r2, #8
 8007ef8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2200      	movs	r2, #0
 8007f00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e029      	b.n	8007f5c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	69db      	ldr	r3, [r3, #28]
 8007f0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f16:	d111      	bne.n	8007f3c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f20:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f22:	68f8      	ldr	r0, [r7, #12]
 8007f24:	f000 f8e4 	bl	80080f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2220      	movs	r2, #32
 8007f2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007f38:	2303      	movs	r3, #3
 8007f3a:	e00f      	b.n	8007f5c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	69da      	ldr	r2, [r3, #28]
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	4013      	ands	r3, r2
 8007f46:	68ba      	ldr	r2, [r7, #8]
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	bf0c      	ite	eq
 8007f4c:	2301      	moveq	r3, #1
 8007f4e:	2300      	movne	r3, #0
 8007f50:	b2db      	uxtb	r3, r3
 8007f52:	461a      	mov	r2, r3
 8007f54:	79fb      	ldrb	r3, [r7, #7]
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d0a0      	beq.n	8007e9c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f5a:	2300      	movs	r3, #0
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3710      	adds	r7, #16
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b097      	sub	sp, #92	@ 0x5c
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	4613      	mov	r3, r2
 8007f70:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	68ba      	ldr	r2, [r7, #8]
 8007f76:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	88fa      	ldrh	r2, [r7, #6]
 8007f7c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	88fa      	ldrh	r2, [r7, #6]
 8007f84:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	689b      	ldr	r3, [r3, #8]
 8007f92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f96:	d10e      	bne.n	8007fb6 <UART_Start_Receive_IT+0x52>
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d105      	bne.n	8007fac <UART_Start_Receive_IT+0x48>
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007fa6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007faa:	e02d      	b.n	8008008 <UART_Start_Receive_IT+0xa4>
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	22ff      	movs	r2, #255	@ 0xff
 8007fb0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007fb4:	e028      	b.n	8008008 <UART_Start_Receive_IT+0xa4>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d10d      	bne.n	8007fda <UART_Start_Receive_IT+0x76>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	691b      	ldr	r3, [r3, #16]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d104      	bne.n	8007fd0 <UART_Start_Receive_IT+0x6c>
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	22ff      	movs	r2, #255	@ 0xff
 8007fca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007fce:	e01b      	b.n	8008008 <UART_Start_Receive_IT+0xa4>
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	227f      	movs	r2, #127	@ 0x7f
 8007fd4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007fd8:	e016      	b.n	8008008 <UART_Start_Receive_IT+0xa4>
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	689b      	ldr	r3, [r3, #8]
 8007fde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fe2:	d10d      	bne.n	8008000 <UART_Start_Receive_IT+0x9c>
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	691b      	ldr	r3, [r3, #16]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d104      	bne.n	8007ff6 <UART_Start_Receive_IT+0x92>
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	227f      	movs	r2, #127	@ 0x7f
 8007ff0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007ff4:	e008      	b.n	8008008 <UART_Start_Receive_IT+0xa4>
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	223f      	movs	r2, #63	@ 0x3f
 8007ffa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007ffe:	e003      	b.n	8008008 <UART_Start_Receive_IT+0xa4>
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2200      	movs	r2, #0
 8008004:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2200      	movs	r2, #0
 800800c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2222      	movs	r2, #34	@ 0x22
 8008014:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	3308      	adds	r3, #8
 800801e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008020:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008022:	e853 3f00 	ldrex	r3, [r3]
 8008026:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802a:	f043 0301 	orr.w	r3, r3, #1
 800802e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	3308      	adds	r3, #8
 8008036:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008038:	64ba      	str	r2, [r7, #72]	@ 0x48
 800803a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800803c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800803e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008040:	e841 2300 	strex	r3, r2, [r1]
 8008044:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008048:	2b00      	cmp	r3, #0
 800804a:	d1e5      	bne.n	8008018 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	689b      	ldr	r3, [r3, #8]
 8008050:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008054:	d107      	bne.n	8008066 <UART_Start_Receive_IT+0x102>
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d103      	bne.n	8008066 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	4a21      	ldr	r2, [pc, #132]	@ (80080e8 <UART_Start_Receive_IT+0x184>)
 8008062:	669a      	str	r2, [r3, #104]	@ 0x68
 8008064:	e002      	b.n	800806c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	4a20      	ldr	r2, [pc, #128]	@ (80080ec <UART_Start_Receive_IT+0x188>)
 800806a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d019      	beq.n	80080a8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800807c:	e853 3f00 	ldrex	r3, [r3]
 8008080:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008084:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008088:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	461a      	mov	r2, r3
 8008090:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008092:	637b      	str	r3, [r7, #52]	@ 0x34
 8008094:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008096:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008098:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800809a:	e841 2300 	strex	r3, r2, [r1]
 800809e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80080a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1e6      	bne.n	8008074 <UART_Start_Receive_IT+0x110>
 80080a6:	e018      	b.n	80080da <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	e853 3f00 	ldrex	r3, [r3]
 80080b4:	613b      	str	r3, [r7, #16]
   return(result);
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	f043 0320 	orr.w	r3, r3, #32
 80080bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	461a      	mov	r2, r3
 80080c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80080c6:	623b      	str	r3, [r7, #32]
 80080c8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ca:	69f9      	ldr	r1, [r7, #28]
 80080cc:	6a3a      	ldr	r2, [r7, #32]
 80080ce:	e841 2300 	strex	r3, r2, [r1]
 80080d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1e6      	bne.n	80080a8 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	4618      	mov	r0, r3
 80080de:	375c      	adds	r7, #92	@ 0x5c
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr
 80080e8:	080083e1 	.word	0x080083e1
 80080ec:	08008239 	.word	0x08008239

080080f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b095      	sub	sp, #84	@ 0x54
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008100:	e853 3f00 	ldrex	r3, [r3]
 8008104:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008108:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800810c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	461a      	mov	r2, r3
 8008114:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008116:	643b      	str	r3, [r7, #64]	@ 0x40
 8008118:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800811c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800811e:	e841 2300 	strex	r3, r2, [r1]
 8008122:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008126:	2b00      	cmp	r3, #0
 8008128:	d1e6      	bne.n	80080f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	3308      	adds	r3, #8
 8008130:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008132:	6a3b      	ldr	r3, [r7, #32]
 8008134:	e853 3f00 	ldrex	r3, [r3]
 8008138:	61fb      	str	r3, [r7, #28]
   return(result);
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	f023 0301 	bic.w	r3, r3, #1
 8008140:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	3308      	adds	r3, #8
 8008148:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800814a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800814c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008150:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008152:	e841 2300 	strex	r3, r2, [r1]
 8008156:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815a:	2b00      	cmp	r3, #0
 800815c:	d1e5      	bne.n	800812a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008162:	2b01      	cmp	r3, #1
 8008164:	d118      	bne.n	8008198 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	e853 3f00 	ldrex	r3, [r3]
 8008172:	60bb      	str	r3, [r7, #8]
   return(result);
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	f023 0310 	bic.w	r3, r3, #16
 800817a:	647b      	str	r3, [r7, #68]	@ 0x44
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	461a      	mov	r2, r3
 8008182:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008184:	61bb      	str	r3, [r7, #24]
 8008186:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008188:	6979      	ldr	r1, [r7, #20]
 800818a:	69ba      	ldr	r2, [r7, #24]
 800818c:	e841 2300 	strex	r3, r2, [r1]
 8008190:	613b      	str	r3, [r7, #16]
   return(result);
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d1e6      	bne.n	8008166 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2220      	movs	r2, #32
 800819c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2200      	movs	r2, #0
 80081a4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80081ac:	bf00      	nop
 80081ae:	3754      	adds	r7, #84	@ 0x54
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr

080081b8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2200      	movs	r2, #0
 80081d2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80081d6:	68f8      	ldr	r0, [r7, #12]
 80081d8:	f7ff fae4 	bl	80077a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081dc:	bf00      	nop
 80081de:	3710      	adds	r7, #16
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}

080081e4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b088      	sub	sp, #32
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	e853 3f00 	ldrex	r3, [r3]
 80081f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008200:	61fb      	str	r3, [r7, #28]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	461a      	mov	r2, r3
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	61bb      	str	r3, [r7, #24]
 800820c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800820e:	6979      	ldr	r1, [r7, #20]
 8008210:	69ba      	ldr	r2, [r7, #24]
 8008212:	e841 2300 	strex	r3, r2, [r1]
 8008216:	613b      	str	r3, [r7, #16]
   return(result);
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d1e6      	bne.n	80081ec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2220      	movs	r2, #32
 8008222:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2200      	movs	r2, #0
 8008228:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f7ff fab0 	bl	8007790 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008230:	bf00      	nop
 8008232:	3720      	adds	r7, #32
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b09c      	sub	sp, #112	@ 0x70
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008246:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008250:	2b22      	cmp	r3, #34	@ 0x22
 8008252:	f040 80b9 	bne.w	80083c8 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800825c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008260:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008264:	b2d9      	uxtb	r1, r3
 8008266:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800826a:	b2da      	uxtb	r2, r3
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008270:	400a      	ands	r2, r1
 8008272:	b2d2      	uxtb	r2, r2
 8008274:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800827a:	1c5a      	adds	r2, r3, #1
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008286:	b29b      	uxth	r3, r3
 8008288:	3b01      	subs	r3, #1
 800828a:	b29a      	uxth	r2, r3
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008298:	b29b      	uxth	r3, r3
 800829a:	2b00      	cmp	r3, #0
 800829c:	f040 809c 	bne.w	80083d8 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082a8:	e853 3f00 	ldrex	r3, [r3]
 80082ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80082ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80082b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	461a      	mov	r2, r3
 80082bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80082be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80082c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80082c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80082c6:	e841 2300 	strex	r3, r2, [r1]
 80082ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80082cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d1e6      	bne.n	80082a0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	3308      	adds	r3, #8
 80082d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082dc:	e853 3f00 	ldrex	r3, [r3]
 80082e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80082e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082e4:	f023 0301 	bic.w	r3, r3, #1
 80082e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	3308      	adds	r3, #8
 80082f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80082f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80082f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80082f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082fa:	e841 2300 	strex	r3, r2, [r1]
 80082fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008300:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008302:	2b00      	cmp	r3, #0
 8008304:	d1e5      	bne.n	80082d2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2220      	movs	r2, #32
 800830a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2200      	movs	r2, #0
 8008312:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2200      	movs	r2, #0
 8008318:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008324:	2b00      	cmp	r3, #0
 8008326:	d018      	beq.n	800835a <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800832e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008330:	e853 3f00 	ldrex	r3, [r3]
 8008334:	623b      	str	r3, [r7, #32]
   return(result);
 8008336:	6a3b      	ldr	r3, [r7, #32]
 8008338:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800833c:	663b      	str	r3, [r7, #96]	@ 0x60
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	461a      	mov	r2, r3
 8008344:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008346:	633b      	str	r3, [r7, #48]	@ 0x30
 8008348:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800834a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800834c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800834e:	e841 2300 	strex	r3, r2, [r1]
 8008352:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1e6      	bne.n	8008328 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800835e:	2b01      	cmp	r3, #1
 8008360:	d12e      	bne.n	80083c0 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2200      	movs	r2, #0
 8008366:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	e853 3f00 	ldrex	r3, [r3]
 8008374:	60fb      	str	r3, [r7, #12]
   return(result);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f023 0310 	bic.w	r3, r3, #16
 800837c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	461a      	mov	r2, r3
 8008384:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008386:	61fb      	str	r3, [r7, #28]
 8008388:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838a:	69b9      	ldr	r1, [r7, #24]
 800838c:	69fa      	ldr	r2, [r7, #28]
 800838e:	e841 2300 	strex	r3, r2, [r1]
 8008392:	617b      	str	r3, [r7, #20]
   return(result);
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1e6      	bne.n	8008368 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	69db      	ldr	r3, [r3, #28]
 80083a0:	f003 0310 	and.w	r3, r3, #16
 80083a4:	2b10      	cmp	r3, #16
 80083a6:	d103      	bne.n	80083b0 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2210      	movs	r2, #16
 80083ae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80083b6:	4619      	mov	r1, r3
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f7ff f9fd 	bl	80077b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80083be:	e00b      	b.n	80083d8 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f7fa f9af 	bl	8002724 <HAL_UART_RxCpltCallback>
}
 80083c6:	e007      	b.n	80083d8 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	699a      	ldr	r2, [r3, #24]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f042 0208 	orr.w	r2, r2, #8
 80083d6:	619a      	str	r2, [r3, #24]
}
 80083d8:	bf00      	nop
 80083da:	3770      	adds	r7, #112	@ 0x70
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b09c      	sub	sp, #112	@ 0x70
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80083ee:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083f8:	2b22      	cmp	r3, #34	@ 0x22
 80083fa:	f040 80b9 	bne.w	8008570 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008404:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800840c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800840e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008412:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008416:	4013      	ands	r3, r2
 8008418:	b29a      	uxth	r2, r3
 800841a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800841c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008422:	1c9a      	adds	r2, r3, #2
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800842e:	b29b      	uxth	r3, r3
 8008430:	3b01      	subs	r3, #1
 8008432:	b29a      	uxth	r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008440:	b29b      	uxth	r3, r3
 8008442:	2b00      	cmp	r3, #0
 8008444:	f040 809c 	bne.w	8008580 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008450:	e853 3f00 	ldrex	r3, [r3]
 8008454:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008456:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008458:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800845c:	667b      	str	r3, [r7, #100]	@ 0x64
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	461a      	mov	r2, r3
 8008464:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008466:	657b      	str	r3, [r7, #84]	@ 0x54
 8008468:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800846c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800846e:	e841 2300 	strex	r3, r2, [r1]
 8008472:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008474:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008476:	2b00      	cmp	r3, #0
 8008478:	d1e6      	bne.n	8008448 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	3308      	adds	r3, #8
 8008480:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008484:	e853 3f00 	ldrex	r3, [r3]
 8008488:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800848a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848c:	f023 0301 	bic.w	r3, r3, #1
 8008490:	663b      	str	r3, [r7, #96]	@ 0x60
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	3308      	adds	r3, #8
 8008498:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800849a:	643a      	str	r2, [r7, #64]	@ 0x40
 800849c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80084a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80084a2:	e841 2300 	strex	r3, r2, [r1]
 80084a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1e5      	bne.n	800847a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2220      	movs	r2, #32
 80084b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d018      	beq.n	8008502 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d6:	6a3b      	ldr	r3, [r7, #32]
 80084d8:	e853 3f00 	ldrex	r3, [r3]
 80084dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80084de:	69fb      	ldr	r3, [r7, #28]
 80084e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80084e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	461a      	mov	r2, r3
 80084ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084f0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084f6:	e841 2300 	strex	r3, r2, [r1]
 80084fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80084fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d1e6      	bne.n	80084d0 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008506:	2b01      	cmp	r3, #1
 8008508:	d12e      	bne.n	8008568 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	e853 3f00 	ldrex	r3, [r3]
 800851c:	60bb      	str	r3, [r7, #8]
   return(result);
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	f023 0310 	bic.w	r3, r3, #16
 8008524:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	461a      	mov	r2, r3
 800852c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800852e:	61bb      	str	r3, [r7, #24]
 8008530:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008532:	6979      	ldr	r1, [r7, #20]
 8008534:	69ba      	ldr	r2, [r7, #24]
 8008536:	e841 2300 	strex	r3, r2, [r1]
 800853a:	613b      	str	r3, [r7, #16]
   return(result);
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d1e6      	bne.n	8008510 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	69db      	ldr	r3, [r3, #28]
 8008548:	f003 0310 	and.w	r3, r3, #16
 800854c:	2b10      	cmp	r3, #16
 800854e:	d103      	bne.n	8008558 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2210      	movs	r2, #16
 8008556:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800855e:	4619      	mov	r1, r3
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f7ff f929 	bl	80077b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008566:	e00b      	b.n	8008580 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f7fa f8db 	bl	8002724 <HAL_UART_RxCpltCallback>
}
 800856e:	e007      	b.n	8008580 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	699a      	ldr	r2, [r3, #24]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f042 0208 	orr.w	r2, r2, #8
 800857e:	619a      	str	r2, [r3, #24]
}
 8008580:	bf00      	nop
 8008582:	3770      	adds	r7, #112	@ 0x70
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <srand>:
 8008588:	b538      	push	{r3, r4, r5, lr}
 800858a:	4b10      	ldr	r3, [pc, #64]	@ (80085cc <srand+0x44>)
 800858c:	681d      	ldr	r5, [r3, #0]
 800858e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8008590:	4604      	mov	r4, r0
 8008592:	b9b3      	cbnz	r3, 80085c2 <srand+0x3a>
 8008594:	2018      	movs	r0, #24
 8008596:	f002 f851 	bl	800a63c <malloc>
 800859a:	4602      	mov	r2, r0
 800859c:	6328      	str	r0, [r5, #48]	@ 0x30
 800859e:	b920      	cbnz	r0, 80085aa <srand+0x22>
 80085a0:	4b0b      	ldr	r3, [pc, #44]	@ (80085d0 <srand+0x48>)
 80085a2:	480c      	ldr	r0, [pc, #48]	@ (80085d4 <srand+0x4c>)
 80085a4:	2146      	movs	r1, #70	@ 0x46
 80085a6:	f001 f993 	bl	80098d0 <__assert_func>
 80085aa:	490b      	ldr	r1, [pc, #44]	@ (80085d8 <srand+0x50>)
 80085ac:	4b0b      	ldr	r3, [pc, #44]	@ (80085dc <srand+0x54>)
 80085ae:	e9c0 1300 	strd	r1, r3, [r0]
 80085b2:	4b0b      	ldr	r3, [pc, #44]	@ (80085e0 <srand+0x58>)
 80085b4:	6083      	str	r3, [r0, #8]
 80085b6:	230b      	movs	r3, #11
 80085b8:	8183      	strh	r3, [r0, #12]
 80085ba:	2100      	movs	r1, #0
 80085bc:	2001      	movs	r0, #1
 80085be:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80085c2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80085c4:	2200      	movs	r2, #0
 80085c6:	611c      	str	r4, [r3, #16]
 80085c8:	615a      	str	r2, [r3, #20]
 80085ca:	bd38      	pop	{r3, r4, r5, pc}
 80085cc:	20000090 	.word	0x20000090
 80085d0:	0800d86c 	.word	0x0800d86c
 80085d4:	0800d883 	.word	0x0800d883
 80085d8:	abcd330e 	.word	0xabcd330e
 80085dc:	e66d1234 	.word	0xe66d1234
 80085e0:	0005deec 	.word	0x0005deec

080085e4 <__cvt>:
 80085e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085e8:	ec57 6b10 	vmov	r6, r7, d0
 80085ec:	2f00      	cmp	r7, #0
 80085ee:	460c      	mov	r4, r1
 80085f0:	4619      	mov	r1, r3
 80085f2:	463b      	mov	r3, r7
 80085f4:	bfbb      	ittet	lt
 80085f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80085fa:	461f      	movlt	r7, r3
 80085fc:	2300      	movge	r3, #0
 80085fe:	232d      	movlt	r3, #45	@ 0x2d
 8008600:	700b      	strb	r3, [r1, #0]
 8008602:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008604:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008608:	4691      	mov	r9, r2
 800860a:	f023 0820 	bic.w	r8, r3, #32
 800860e:	bfbc      	itt	lt
 8008610:	4632      	movlt	r2, r6
 8008612:	4616      	movlt	r6, r2
 8008614:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008618:	d005      	beq.n	8008626 <__cvt+0x42>
 800861a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800861e:	d100      	bne.n	8008622 <__cvt+0x3e>
 8008620:	3401      	adds	r4, #1
 8008622:	2102      	movs	r1, #2
 8008624:	e000      	b.n	8008628 <__cvt+0x44>
 8008626:	2103      	movs	r1, #3
 8008628:	ab03      	add	r3, sp, #12
 800862a:	9301      	str	r3, [sp, #4]
 800862c:	ab02      	add	r3, sp, #8
 800862e:	9300      	str	r3, [sp, #0]
 8008630:	ec47 6b10 	vmov	d0, r6, r7
 8008634:	4653      	mov	r3, sl
 8008636:	4622      	mov	r2, r4
 8008638:	f001 f9f2 	bl	8009a20 <_dtoa_r>
 800863c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008640:	4605      	mov	r5, r0
 8008642:	d119      	bne.n	8008678 <__cvt+0x94>
 8008644:	f019 0f01 	tst.w	r9, #1
 8008648:	d00e      	beq.n	8008668 <__cvt+0x84>
 800864a:	eb00 0904 	add.w	r9, r0, r4
 800864e:	2200      	movs	r2, #0
 8008650:	2300      	movs	r3, #0
 8008652:	4630      	mov	r0, r6
 8008654:	4639      	mov	r1, r7
 8008656:	f7f8 fa57 	bl	8000b08 <__aeabi_dcmpeq>
 800865a:	b108      	cbz	r0, 8008660 <__cvt+0x7c>
 800865c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008660:	2230      	movs	r2, #48	@ 0x30
 8008662:	9b03      	ldr	r3, [sp, #12]
 8008664:	454b      	cmp	r3, r9
 8008666:	d31e      	bcc.n	80086a6 <__cvt+0xc2>
 8008668:	9b03      	ldr	r3, [sp, #12]
 800866a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800866c:	1b5b      	subs	r3, r3, r5
 800866e:	4628      	mov	r0, r5
 8008670:	6013      	str	r3, [r2, #0]
 8008672:	b004      	add	sp, #16
 8008674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008678:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800867c:	eb00 0904 	add.w	r9, r0, r4
 8008680:	d1e5      	bne.n	800864e <__cvt+0x6a>
 8008682:	7803      	ldrb	r3, [r0, #0]
 8008684:	2b30      	cmp	r3, #48	@ 0x30
 8008686:	d10a      	bne.n	800869e <__cvt+0xba>
 8008688:	2200      	movs	r2, #0
 800868a:	2300      	movs	r3, #0
 800868c:	4630      	mov	r0, r6
 800868e:	4639      	mov	r1, r7
 8008690:	f7f8 fa3a 	bl	8000b08 <__aeabi_dcmpeq>
 8008694:	b918      	cbnz	r0, 800869e <__cvt+0xba>
 8008696:	f1c4 0401 	rsb	r4, r4, #1
 800869a:	f8ca 4000 	str.w	r4, [sl]
 800869e:	f8da 3000 	ldr.w	r3, [sl]
 80086a2:	4499      	add	r9, r3
 80086a4:	e7d3      	b.n	800864e <__cvt+0x6a>
 80086a6:	1c59      	adds	r1, r3, #1
 80086a8:	9103      	str	r1, [sp, #12]
 80086aa:	701a      	strb	r2, [r3, #0]
 80086ac:	e7d9      	b.n	8008662 <__cvt+0x7e>

080086ae <__exponent>:
 80086ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086b0:	2900      	cmp	r1, #0
 80086b2:	bfba      	itte	lt
 80086b4:	4249      	neglt	r1, r1
 80086b6:	232d      	movlt	r3, #45	@ 0x2d
 80086b8:	232b      	movge	r3, #43	@ 0x2b
 80086ba:	2909      	cmp	r1, #9
 80086bc:	7002      	strb	r2, [r0, #0]
 80086be:	7043      	strb	r3, [r0, #1]
 80086c0:	dd29      	ble.n	8008716 <__exponent+0x68>
 80086c2:	f10d 0307 	add.w	r3, sp, #7
 80086c6:	461d      	mov	r5, r3
 80086c8:	270a      	movs	r7, #10
 80086ca:	461a      	mov	r2, r3
 80086cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80086d0:	fb07 1416 	mls	r4, r7, r6, r1
 80086d4:	3430      	adds	r4, #48	@ 0x30
 80086d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80086da:	460c      	mov	r4, r1
 80086dc:	2c63      	cmp	r4, #99	@ 0x63
 80086de:	f103 33ff 	add.w	r3, r3, #4294967295
 80086e2:	4631      	mov	r1, r6
 80086e4:	dcf1      	bgt.n	80086ca <__exponent+0x1c>
 80086e6:	3130      	adds	r1, #48	@ 0x30
 80086e8:	1e94      	subs	r4, r2, #2
 80086ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80086ee:	1c41      	adds	r1, r0, #1
 80086f0:	4623      	mov	r3, r4
 80086f2:	42ab      	cmp	r3, r5
 80086f4:	d30a      	bcc.n	800870c <__exponent+0x5e>
 80086f6:	f10d 0309 	add.w	r3, sp, #9
 80086fa:	1a9b      	subs	r3, r3, r2
 80086fc:	42ac      	cmp	r4, r5
 80086fe:	bf88      	it	hi
 8008700:	2300      	movhi	r3, #0
 8008702:	3302      	adds	r3, #2
 8008704:	4403      	add	r3, r0
 8008706:	1a18      	subs	r0, r3, r0
 8008708:	b003      	add	sp, #12
 800870a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800870c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008710:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008714:	e7ed      	b.n	80086f2 <__exponent+0x44>
 8008716:	2330      	movs	r3, #48	@ 0x30
 8008718:	3130      	adds	r1, #48	@ 0x30
 800871a:	7083      	strb	r3, [r0, #2]
 800871c:	70c1      	strb	r1, [r0, #3]
 800871e:	1d03      	adds	r3, r0, #4
 8008720:	e7f1      	b.n	8008706 <__exponent+0x58>
	...

08008724 <_printf_float>:
 8008724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008728:	b08d      	sub	sp, #52	@ 0x34
 800872a:	460c      	mov	r4, r1
 800872c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008730:	4616      	mov	r6, r2
 8008732:	461f      	mov	r7, r3
 8008734:	4605      	mov	r5, r0
 8008736:	f001 f83b 	bl	80097b0 <_localeconv_r>
 800873a:	6803      	ldr	r3, [r0, #0]
 800873c:	9304      	str	r3, [sp, #16]
 800873e:	4618      	mov	r0, r3
 8008740:	f7f7 fdb6 	bl	80002b0 <strlen>
 8008744:	2300      	movs	r3, #0
 8008746:	930a      	str	r3, [sp, #40]	@ 0x28
 8008748:	f8d8 3000 	ldr.w	r3, [r8]
 800874c:	9005      	str	r0, [sp, #20]
 800874e:	3307      	adds	r3, #7
 8008750:	f023 0307 	bic.w	r3, r3, #7
 8008754:	f103 0208 	add.w	r2, r3, #8
 8008758:	f894 a018 	ldrb.w	sl, [r4, #24]
 800875c:	f8d4 b000 	ldr.w	fp, [r4]
 8008760:	f8c8 2000 	str.w	r2, [r8]
 8008764:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008768:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800876c:	9307      	str	r3, [sp, #28]
 800876e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008772:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008776:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800877a:	4b9c      	ldr	r3, [pc, #624]	@ (80089ec <_printf_float+0x2c8>)
 800877c:	f04f 32ff 	mov.w	r2, #4294967295
 8008780:	f7f8 f9f4 	bl	8000b6c <__aeabi_dcmpun>
 8008784:	bb70      	cbnz	r0, 80087e4 <_printf_float+0xc0>
 8008786:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800878a:	4b98      	ldr	r3, [pc, #608]	@ (80089ec <_printf_float+0x2c8>)
 800878c:	f04f 32ff 	mov.w	r2, #4294967295
 8008790:	f7f8 f9ce 	bl	8000b30 <__aeabi_dcmple>
 8008794:	bb30      	cbnz	r0, 80087e4 <_printf_float+0xc0>
 8008796:	2200      	movs	r2, #0
 8008798:	2300      	movs	r3, #0
 800879a:	4640      	mov	r0, r8
 800879c:	4649      	mov	r1, r9
 800879e:	f7f8 f9bd 	bl	8000b1c <__aeabi_dcmplt>
 80087a2:	b110      	cbz	r0, 80087aa <_printf_float+0x86>
 80087a4:	232d      	movs	r3, #45	@ 0x2d
 80087a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087aa:	4a91      	ldr	r2, [pc, #580]	@ (80089f0 <_printf_float+0x2cc>)
 80087ac:	4b91      	ldr	r3, [pc, #580]	@ (80089f4 <_printf_float+0x2d0>)
 80087ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80087b2:	bf94      	ite	ls
 80087b4:	4690      	movls	r8, r2
 80087b6:	4698      	movhi	r8, r3
 80087b8:	2303      	movs	r3, #3
 80087ba:	6123      	str	r3, [r4, #16]
 80087bc:	f02b 0304 	bic.w	r3, fp, #4
 80087c0:	6023      	str	r3, [r4, #0]
 80087c2:	f04f 0900 	mov.w	r9, #0
 80087c6:	9700      	str	r7, [sp, #0]
 80087c8:	4633      	mov	r3, r6
 80087ca:	aa0b      	add	r2, sp, #44	@ 0x2c
 80087cc:	4621      	mov	r1, r4
 80087ce:	4628      	mov	r0, r5
 80087d0:	f000 f9d2 	bl	8008b78 <_printf_common>
 80087d4:	3001      	adds	r0, #1
 80087d6:	f040 808d 	bne.w	80088f4 <_printf_float+0x1d0>
 80087da:	f04f 30ff 	mov.w	r0, #4294967295
 80087de:	b00d      	add	sp, #52	@ 0x34
 80087e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087e4:	4642      	mov	r2, r8
 80087e6:	464b      	mov	r3, r9
 80087e8:	4640      	mov	r0, r8
 80087ea:	4649      	mov	r1, r9
 80087ec:	f7f8 f9be 	bl	8000b6c <__aeabi_dcmpun>
 80087f0:	b140      	cbz	r0, 8008804 <_printf_float+0xe0>
 80087f2:	464b      	mov	r3, r9
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	bfbc      	itt	lt
 80087f8:	232d      	movlt	r3, #45	@ 0x2d
 80087fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80087fe:	4a7e      	ldr	r2, [pc, #504]	@ (80089f8 <_printf_float+0x2d4>)
 8008800:	4b7e      	ldr	r3, [pc, #504]	@ (80089fc <_printf_float+0x2d8>)
 8008802:	e7d4      	b.n	80087ae <_printf_float+0x8a>
 8008804:	6863      	ldr	r3, [r4, #4]
 8008806:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800880a:	9206      	str	r2, [sp, #24]
 800880c:	1c5a      	adds	r2, r3, #1
 800880e:	d13b      	bne.n	8008888 <_printf_float+0x164>
 8008810:	2306      	movs	r3, #6
 8008812:	6063      	str	r3, [r4, #4]
 8008814:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008818:	2300      	movs	r3, #0
 800881a:	6022      	str	r2, [r4, #0]
 800881c:	9303      	str	r3, [sp, #12]
 800881e:	ab0a      	add	r3, sp, #40	@ 0x28
 8008820:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008824:	ab09      	add	r3, sp, #36	@ 0x24
 8008826:	9300      	str	r3, [sp, #0]
 8008828:	6861      	ldr	r1, [r4, #4]
 800882a:	ec49 8b10 	vmov	d0, r8, r9
 800882e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008832:	4628      	mov	r0, r5
 8008834:	f7ff fed6 	bl	80085e4 <__cvt>
 8008838:	9b06      	ldr	r3, [sp, #24]
 800883a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800883c:	2b47      	cmp	r3, #71	@ 0x47
 800883e:	4680      	mov	r8, r0
 8008840:	d129      	bne.n	8008896 <_printf_float+0x172>
 8008842:	1cc8      	adds	r0, r1, #3
 8008844:	db02      	blt.n	800884c <_printf_float+0x128>
 8008846:	6863      	ldr	r3, [r4, #4]
 8008848:	4299      	cmp	r1, r3
 800884a:	dd41      	ble.n	80088d0 <_printf_float+0x1ac>
 800884c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008850:	fa5f fa8a 	uxtb.w	sl, sl
 8008854:	3901      	subs	r1, #1
 8008856:	4652      	mov	r2, sl
 8008858:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800885c:	9109      	str	r1, [sp, #36]	@ 0x24
 800885e:	f7ff ff26 	bl	80086ae <__exponent>
 8008862:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008864:	1813      	adds	r3, r2, r0
 8008866:	2a01      	cmp	r2, #1
 8008868:	4681      	mov	r9, r0
 800886a:	6123      	str	r3, [r4, #16]
 800886c:	dc02      	bgt.n	8008874 <_printf_float+0x150>
 800886e:	6822      	ldr	r2, [r4, #0]
 8008870:	07d2      	lsls	r2, r2, #31
 8008872:	d501      	bpl.n	8008878 <_printf_float+0x154>
 8008874:	3301      	adds	r3, #1
 8008876:	6123      	str	r3, [r4, #16]
 8008878:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800887c:	2b00      	cmp	r3, #0
 800887e:	d0a2      	beq.n	80087c6 <_printf_float+0xa2>
 8008880:	232d      	movs	r3, #45	@ 0x2d
 8008882:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008886:	e79e      	b.n	80087c6 <_printf_float+0xa2>
 8008888:	9a06      	ldr	r2, [sp, #24]
 800888a:	2a47      	cmp	r2, #71	@ 0x47
 800888c:	d1c2      	bne.n	8008814 <_printf_float+0xf0>
 800888e:	2b00      	cmp	r3, #0
 8008890:	d1c0      	bne.n	8008814 <_printf_float+0xf0>
 8008892:	2301      	movs	r3, #1
 8008894:	e7bd      	b.n	8008812 <_printf_float+0xee>
 8008896:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800889a:	d9db      	bls.n	8008854 <_printf_float+0x130>
 800889c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80088a0:	d118      	bne.n	80088d4 <_printf_float+0x1b0>
 80088a2:	2900      	cmp	r1, #0
 80088a4:	6863      	ldr	r3, [r4, #4]
 80088a6:	dd0b      	ble.n	80088c0 <_printf_float+0x19c>
 80088a8:	6121      	str	r1, [r4, #16]
 80088aa:	b913      	cbnz	r3, 80088b2 <_printf_float+0x18e>
 80088ac:	6822      	ldr	r2, [r4, #0]
 80088ae:	07d0      	lsls	r0, r2, #31
 80088b0:	d502      	bpl.n	80088b8 <_printf_float+0x194>
 80088b2:	3301      	adds	r3, #1
 80088b4:	440b      	add	r3, r1
 80088b6:	6123      	str	r3, [r4, #16]
 80088b8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80088ba:	f04f 0900 	mov.w	r9, #0
 80088be:	e7db      	b.n	8008878 <_printf_float+0x154>
 80088c0:	b913      	cbnz	r3, 80088c8 <_printf_float+0x1a4>
 80088c2:	6822      	ldr	r2, [r4, #0]
 80088c4:	07d2      	lsls	r2, r2, #31
 80088c6:	d501      	bpl.n	80088cc <_printf_float+0x1a8>
 80088c8:	3302      	adds	r3, #2
 80088ca:	e7f4      	b.n	80088b6 <_printf_float+0x192>
 80088cc:	2301      	movs	r3, #1
 80088ce:	e7f2      	b.n	80088b6 <_printf_float+0x192>
 80088d0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80088d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088d6:	4299      	cmp	r1, r3
 80088d8:	db05      	blt.n	80088e6 <_printf_float+0x1c2>
 80088da:	6823      	ldr	r3, [r4, #0]
 80088dc:	6121      	str	r1, [r4, #16]
 80088de:	07d8      	lsls	r0, r3, #31
 80088e0:	d5ea      	bpl.n	80088b8 <_printf_float+0x194>
 80088e2:	1c4b      	adds	r3, r1, #1
 80088e4:	e7e7      	b.n	80088b6 <_printf_float+0x192>
 80088e6:	2900      	cmp	r1, #0
 80088e8:	bfd4      	ite	le
 80088ea:	f1c1 0202 	rsble	r2, r1, #2
 80088ee:	2201      	movgt	r2, #1
 80088f0:	4413      	add	r3, r2
 80088f2:	e7e0      	b.n	80088b6 <_printf_float+0x192>
 80088f4:	6823      	ldr	r3, [r4, #0]
 80088f6:	055a      	lsls	r2, r3, #21
 80088f8:	d407      	bmi.n	800890a <_printf_float+0x1e6>
 80088fa:	6923      	ldr	r3, [r4, #16]
 80088fc:	4642      	mov	r2, r8
 80088fe:	4631      	mov	r1, r6
 8008900:	4628      	mov	r0, r5
 8008902:	47b8      	blx	r7
 8008904:	3001      	adds	r0, #1
 8008906:	d12b      	bne.n	8008960 <_printf_float+0x23c>
 8008908:	e767      	b.n	80087da <_printf_float+0xb6>
 800890a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800890e:	f240 80dd 	bls.w	8008acc <_printf_float+0x3a8>
 8008912:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008916:	2200      	movs	r2, #0
 8008918:	2300      	movs	r3, #0
 800891a:	f7f8 f8f5 	bl	8000b08 <__aeabi_dcmpeq>
 800891e:	2800      	cmp	r0, #0
 8008920:	d033      	beq.n	800898a <_printf_float+0x266>
 8008922:	4a37      	ldr	r2, [pc, #220]	@ (8008a00 <_printf_float+0x2dc>)
 8008924:	2301      	movs	r3, #1
 8008926:	4631      	mov	r1, r6
 8008928:	4628      	mov	r0, r5
 800892a:	47b8      	blx	r7
 800892c:	3001      	adds	r0, #1
 800892e:	f43f af54 	beq.w	80087da <_printf_float+0xb6>
 8008932:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008936:	4543      	cmp	r3, r8
 8008938:	db02      	blt.n	8008940 <_printf_float+0x21c>
 800893a:	6823      	ldr	r3, [r4, #0]
 800893c:	07d8      	lsls	r0, r3, #31
 800893e:	d50f      	bpl.n	8008960 <_printf_float+0x23c>
 8008940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008944:	4631      	mov	r1, r6
 8008946:	4628      	mov	r0, r5
 8008948:	47b8      	blx	r7
 800894a:	3001      	adds	r0, #1
 800894c:	f43f af45 	beq.w	80087da <_printf_float+0xb6>
 8008950:	f04f 0900 	mov.w	r9, #0
 8008954:	f108 38ff 	add.w	r8, r8, #4294967295
 8008958:	f104 0a1a 	add.w	sl, r4, #26
 800895c:	45c8      	cmp	r8, r9
 800895e:	dc09      	bgt.n	8008974 <_printf_float+0x250>
 8008960:	6823      	ldr	r3, [r4, #0]
 8008962:	079b      	lsls	r3, r3, #30
 8008964:	f100 8103 	bmi.w	8008b6e <_printf_float+0x44a>
 8008968:	68e0      	ldr	r0, [r4, #12]
 800896a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800896c:	4298      	cmp	r0, r3
 800896e:	bfb8      	it	lt
 8008970:	4618      	movlt	r0, r3
 8008972:	e734      	b.n	80087de <_printf_float+0xba>
 8008974:	2301      	movs	r3, #1
 8008976:	4652      	mov	r2, sl
 8008978:	4631      	mov	r1, r6
 800897a:	4628      	mov	r0, r5
 800897c:	47b8      	blx	r7
 800897e:	3001      	adds	r0, #1
 8008980:	f43f af2b 	beq.w	80087da <_printf_float+0xb6>
 8008984:	f109 0901 	add.w	r9, r9, #1
 8008988:	e7e8      	b.n	800895c <_printf_float+0x238>
 800898a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800898c:	2b00      	cmp	r3, #0
 800898e:	dc39      	bgt.n	8008a04 <_printf_float+0x2e0>
 8008990:	4a1b      	ldr	r2, [pc, #108]	@ (8008a00 <_printf_float+0x2dc>)
 8008992:	2301      	movs	r3, #1
 8008994:	4631      	mov	r1, r6
 8008996:	4628      	mov	r0, r5
 8008998:	47b8      	blx	r7
 800899a:	3001      	adds	r0, #1
 800899c:	f43f af1d 	beq.w	80087da <_printf_float+0xb6>
 80089a0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80089a4:	ea59 0303 	orrs.w	r3, r9, r3
 80089a8:	d102      	bne.n	80089b0 <_printf_float+0x28c>
 80089aa:	6823      	ldr	r3, [r4, #0]
 80089ac:	07d9      	lsls	r1, r3, #31
 80089ae:	d5d7      	bpl.n	8008960 <_printf_float+0x23c>
 80089b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089b4:	4631      	mov	r1, r6
 80089b6:	4628      	mov	r0, r5
 80089b8:	47b8      	blx	r7
 80089ba:	3001      	adds	r0, #1
 80089bc:	f43f af0d 	beq.w	80087da <_printf_float+0xb6>
 80089c0:	f04f 0a00 	mov.w	sl, #0
 80089c4:	f104 0b1a 	add.w	fp, r4, #26
 80089c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089ca:	425b      	negs	r3, r3
 80089cc:	4553      	cmp	r3, sl
 80089ce:	dc01      	bgt.n	80089d4 <_printf_float+0x2b0>
 80089d0:	464b      	mov	r3, r9
 80089d2:	e793      	b.n	80088fc <_printf_float+0x1d8>
 80089d4:	2301      	movs	r3, #1
 80089d6:	465a      	mov	r2, fp
 80089d8:	4631      	mov	r1, r6
 80089da:	4628      	mov	r0, r5
 80089dc:	47b8      	blx	r7
 80089de:	3001      	adds	r0, #1
 80089e0:	f43f aefb 	beq.w	80087da <_printf_float+0xb6>
 80089e4:	f10a 0a01 	add.w	sl, sl, #1
 80089e8:	e7ee      	b.n	80089c8 <_printf_float+0x2a4>
 80089ea:	bf00      	nop
 80089ec:	7fefffff 	.word	0x7fefffff
 80089f0:	0800d8db 	.word	0x0800d8db
 80089f4:	0800d8df 	.word	0x0800d8df
 80089f8:	0800d8e3 	.word	0x0800d8e3
 80089fc:	0800d8e7 	.word	0x0800d8e7
 8008a00:	0800dca0 	.word	0x0800dca0
 8008a04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008a06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008a0a:	4553      	cmp	r3, sl
 8008a0c:	bfa8      	it	ge
 8008a0e:	4653      	movge	r3, sl
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	4699      	mov	r9, r3
 8008a14:	dc36      	bgt.n	8008a84 <_printf_float+0x360>
 8008a16:	f04f 0b00 	mov.w	fp, #0
 8008a1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a1e:	f104 021a 	add.w	r2, r4, #26
 8008a22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008a24:	9306      	str	r3, [sp, #24]
 8008a26:	eba3 0309 	sub.w	r3, r3, r9
 8008a2a:	455b      	cmp	r3, fp
 8008a2c:	dc31      	bgt.n	8008a92 <_printf_float+0x36e>
 8008a2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a30:	459a      	cmp	sl, r3
 8008a32:	dc3a      	bgt.n	8008aaa <_printf_float+0x386>
 8008a34:	6823      	ldr	r3, [r4, #0]
 8008a36:	07da      	lsls	r2, r3, #31
 8008a38:	d437      	bmi.n	8008aaa <_printf_float+0x386>
 8008a3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a3c:	ebaa 0903 	sub.w	r9, sl, r3
 8008a40:	9b06      	ldr	r3, [sp, #24]
 8008a42:	ebaa 0303 	sub.w	r3, sl, r3
 8008a46:	4599      	cmp	r9, r3
 8008a48:	bfa8      	it	ge
 8008a4a:	4699      	movge	r9, r3
 8008a4c:	f1b9 0f00 	cmp.w	r9, #0
 8008a50:	dc33      	bgt.n	8008aba <_printf_float+0x396>
 8008a52:	f04f 0800 	mov.w	r8, #0
 8008a56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a5a:	f104 0b1a 	add.w	fp, r4, #26
 8008a5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a60:	ebaa 0303 	sub.w	r3, sl, r3
 8008a64:	eba3 0309 	sub.w	r3, r3, r9
 8008a68:	4543      	cmp	r3, r8
 8008a6a:	f77f af79 	ble.w	8008960 <_printf_float+0x23c>
 8008a6e:	2301      	movs	r3, #1
 8008a70:	465a      	mov	r2, fp
 8008a72:	4631      	mov	r1, r6
 8008a74:	4628      	mov	r0, r5
 8008a76:	47b8      	blx	r7
 8008a78:	3001      	adds	r0, #1
 8008a7a:	f43f aeae 	beq.w	80087da <_printf_float+0xb6>
 8008a7e:	f108 0801 	add.w	r8, r8, #1
 8008a82:	e7ec      	b.n	8008a5e <_printf_float+0x33a>
 8008a84:	4642      	mov	r2, r8
 8008a86:	4631      	mov	r1, r6
 8008a88:	4628      	mov	r0, r5
 8008a8a:	47b8      	blx	r7
 8008a8c:	3001      	adds	r0, #1
 8008a8e:	d1c2      	bne.n	8008a16 <_printf_float+0x2f2>
 8008a90:	e6a3      	b.n	80087da <_printf_float+0xb6>
 8008a92:	2301      	movs	r3, #1
 8008a94:	4631      	mov	r1, r6
 8008a96:	4628      	mov	r0, r5
 8008a98:	9206      	str	r2, [sp, #24]
 8008a9a:	47b8      	blx	r7
 8008a9c:	3001      	adds	r0, #1
 8008a9e:	f43f ae9c 	beq.w	80087da <_printf_float+0xb6>
 8008aa2:	9a06      	ldr	r2, [sp, #24]
 8008aa4:	f10b 0b01 	add.w	fp, fp, #1
 8008aa8:	e7bb      	b.n	8008a22 <_printf_float+0x2fe>
 8008aaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008aae:	4631      	mov	r1, r6
 8008ab0:	4628      	mov	r0, r5
 8008ab2:	47b8      	blx	r7
 8008ab4:	3001      	adds	r0, #1
 8008ab6:	d1c0      	bne.n	8008a3a <_printf_float+0x316>
 8008ab8:	e68f      	b.n	80087da <_printf_float+0xb6>
 8008aba:	9a06      	ldr	r2, [sp, #24]
 8008abc:	464b      	mov	r3, r9
 8008abe:	4442      	add	r2, r8
 8008ac0:	4631      	mov	r1, r6
 8008ac2:	4628      	mov	r0, r5
 8008ac4:	47b8      	blx	r7
 8008ac6:	3001      	adds	r0, #1
 8008ac8:	d1c3      	bne.n	8008a52 <_printf_float+0x32e>
 8008aca:	e686      	b.n	80087da <_printf_float+0xb6>
 8008acc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008ad0:	f1ba 0f01 	cmp.w	sl, #1
 8008ad4:	dc01      	bgt.n	8008ada <_printf_float+0x3b6>
 8008ad6:	07db      	lsls	r3, r3, #31
 8008ad8:	d536      	bpl.n	8008b48 <_printf_float+0x424>
 8008ada:	2301      	movs	r3, #1
 8008adc:	4642      	mov	r2, r8
 8008ade:	4631      	mov	r1, r6
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	47b8      	blx	r7
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	f43f ae78 	beq.w	80087da <_printf_float+0xb6>
 8008aea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008aee:	4631      	mov	r1, r6
 8008af0:	4628      	mov	r0, r5
 8008af2:	47b8      	blx	r7
 8008af4:	3001      	adds	r0, #1
 8008af6:	f43f ae70 	beq.w	80087da <_printf_float+0xb6>
 8008afa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008afe:	2200      	movs	r2, #0
 8008b00:	2300      	movs	r3, #0
 8008b02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b06:	f7f7 ffff 	bl	8000b08 <__aeabi_dcmpeq>
 8008b0a:	b9c0      	cbnz	r0, 8008b3e <_printf_float+0x41a>
 8008b0c:	4653      	mov	r3, sl
 8008b0e:	f108 0201 	add.w	r2, r8, #1
 8008b12:	4631      	mov	r1, r6
 8008b14:	4628      	mov	r0, r5
 8008b16:	47b8      	blx	r7
 8008b18:	3001      	adds	r0, #1
 8008b1a:	d10c      	bne.n	8008b36 <_printf_float+0x412>
 8008b1c:	e65d      	b.n	80087da <_printf_float+0xb6>
 8008b1e:	2301      	movs	r3, #1
 8008b20:	465a      	mov	r2, fp
 8008b22:	4631      	mov	r1, r6
 8008b24:	4628      	mov	r0, r5
 8008b26:	47b8      	blx	r7
 8008b28:	3001      	adds	r0, #1
 8008b2a:	f43f ae56 	beq.w	80087da <_printf_float+0xb6>
 8008b2e:	f108 0801 	add.w	r8, r8, #1
 8008b32:	45d0      	cmp	r8, sl
 8008b34:	dbf3      	blt.n	8008b1e <_printf_float+0x3fa>
 8008b36:	464b      	mov	r3, r9
 8008b38:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008b3c:	e6df      	b.n	80088fe <_printf_float+0x1da>
 8008b3e:	f04f 0800 	mov.w	r8, #0
 8008b42:	f104 0b1a 	add.w	fp, r4, #26
 8008b46:	e7f4      	b.n	8008b32 <_printf_float+0x40e>
 8008b48:	2301      	movs	r3, #1
 8008b4a:	4642      	mov	r2, r8
 8008b4c:	e7e1      	b.n	8008b12 <_printf_float+0x3ee>
 8008b4e:	2301      	movs	r3, #1
 8008b50:	464a      	mov	r2, r9
 8008b52:	4631      	mov	r1, r6
 8008b54:	4628      	mov	r0, r5
 8008b56:	47b8      	blx	r7
 8008b58:	3001      	adds	r0, #1
 8008b5a:	f43f ae3e 	beq.w	80087da <_printf_float+0xb6>
 8008b5e:	f108 0801 	add.w	r8, r8, #1
 8008b62:	68e3      	ldr	r3, [r4, #12]
 8008b64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b66:	1a5b      	subs	r3, r3, r1
 8008b68:	4543      	cmp	r3, r8
 8008b6a:	dcf0      	bgt.n	8008b4e <_printf_float+0x42a>
 8008b6c:	e6fc      	b.n	8008968 <_printf_float+0x244>
 8008b6e:	f04f 0800 	mov.w	r8, #0
 8008b72:	f104 0919 	add.w	r9, r4, #25
 8008b76:	e7f4      	b.n	8008b62 <_printf_float+0x43e>

08008b78 <_printf_common>:
 8008b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b7c:	4616      	mov	r6, r2
 8008b7e:	4698      	mov	r8, r3
 8008b80:	688a      	ldr	r2, [r1, #8]
 8008b82:	690b      	ldr	r3, [r1, #16]
 8008b84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	bfb8      	it	lt
 8008b8c:	4613      	movlt	r3, r2
 8008b8e:	6033      	str	r3, [r6, #0]
 8008b90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008b94:	4607      	mov	r7, r0
 8008b96:	460c      	mov	r4, r1
 8008b98:	b10a      	cbz	r2, 8008b9e <_printf_common+0x26>
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	6033      	str	r3, [r6, #0]
 8008b9e:	6823      	ldr	r3, [r4, #0]
 8008ba0:	0699      	lsls	r1, r3, #26
 8008ba2:	bf42      	ittt	mi
 8008ba4:	6833      	ldrmi	r3, [r6, #0]
 8008ba6:	3302      	addmi	r3, #2
 8008ba8:	6033      	strmi	r3, [r6, #0]
 8008baa:	6825      	ldr	r5, [r4, #0]
 8008bac:	f015 0506 	ands.w	r5, r5, #6
 8008bb0:	d106      	bne.n	8008bc0 <_printf_common+0x48>
 8008bb2:	f104 0a19 	add.w	sl, r4, #25
 8008bb6:	68e3      	ldr	r3, [r4, #12]
 8008bb8:	6832      	ldr	r2, [r6, #0]
 8008bba:	1a9b      	subs	r3, r3, r2
 8008bbc:	42ab      	cmp	r3, r5
 8008bbe:	dc26      	bgt.n	8008c0e <_printf_common+0x96>
 8008bc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008bc4:	6822      	ldr	r2, [r4, #0]
 8008bc6:	3b00      	subs	r3, #0
 8008bc8:	bf18      	it	ne
 8008bca:	2301      	movne	r3, #1
 8008bcc:	0692      	lsls	r2, r2, #26
 8008bce:	d42b      	bmi.n	8008c28 <_printf_common+0xb0>
 8008bd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008bd4:	4641      	mov	r1, r8
 8008bd6:	4638      	mov	r0, r7
 8008bd8:	47c8      	blx	r9
 8008bda:	3001      	adds	r0, #1
 8008bdc:	d01e      	beq.n	8008c1c <_printf_common+0xa4>
 8008bde:	6823      	ldr	r3, [r4, #0]
 8008be0:	6922      	ldr	r2, [r4, #16]
 8008be2:	f003 0306 	and.w	r3, r3, #6
 8008be6:	2b04      	cmp	r3, #4
 8008be8:	bf02      	ittt	eq
 8008bea:	68e5      	ldreq	r5, [r4, #12]
 8008bec:	6833      	ldreq	r3, [r6, #0]
 8008bee:	1aed      	subeq	r5, r5, r3
 8008bf0:	68a3      	ldr	r3, [r4, #8]
 8008bf2:	bf0c      	ite	eq
 8008bf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008bf8:	2500      	movne	r5, #0
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	bfc4      	itt	gt
 8008bfe:	1a9b      	subgt	r3, r3, r2
 8008c00:	18ed      	addgt	r5, r5, r3
 8008c02:	2600      	movs	r6, #0
 8008c04:	341a      	adds	r4, #26
 8008c06:	42b5      	cmp	r5, r6
 8008c08:	d11a      	bne.n	8008c40 <_printf_common+0xc8>
 8008c0a:	2000      	movs	r0, #0
 8008c0c:	e008      	b.n	8008c20 <_printf_common+0xa8>
 8008c0e:	2301      	movs	r3, #1
 8008c10:	4652      	mov	r2, sl
 8008c12:	4641      	mov	r1, r8
 8008c14:	4638      	mov	r0, r7
 8008c16:	47c8      	blx	r9
 8008c18:	3001      	adds	r0, #1
 8008c1a:	d103      	bne.n	8008c24 <_printf_common+0xac>
 8008c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c24:	3501      	adds	r5, #1
 8008c26:	e7c6      	b.n	8008bb6 <_printf_common+0x3e>
 8008c28:	18e1      	adds	r1, r4, r3
 8008c2a:	1c5a      	adds	r2, r3, #1
 8008c2c:	2030      	movs	r0, #48	@ 0x30
 8008c2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c32:	4422      	add	r2, r4
 8008c34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c3c:	3302      	adds	r3, #2
 8008c3e:	e7c7      	b.n	8008bd0 <_printf_common+0x58>
 8008c40:	2301      	movs	r3, #1
 8008c42:	4622      	mov	r2, r4
 8008c44:	4641      	mov	r1, r8
 8008c46:	4638      	mov	r0, r7
 8008c48:	47c8      	blx	r9
 8008c4a:	3001      	adds	r0, #1
 8008c4c:	d0e6      	beq.n	8008c1c <_printf_common+0xa4>
 8008c4e:	3601      	adds	r6, #1
 8008c50:	e7d9      	b.n	8008c06 <_printf_common+0x8e>
	...

08008c54 <_printf_i>:
 8008c54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c58:	7e0f      	ldrb	r7, [r1, #24]
 8008c5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c5c:	2f78      	cmp	r7, #120	@ 0x78
 8008c5e:	4691      	mov	r9, r2
 8008c60:	4680      	mov	r8, r0
 8008c62:	460c      	mov	r4, r1
 8008c64:	469a      	mov	sl, r3
 8008c66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c6a:	d807      	bhi.n	8008c7c <_printf_i+0x28>
 8008c6c:	2f62      	cmp	r7, #98	@ 0x62
 8008c6e:	d80a      	bhi.n	8008c86 <_printf_i+0x32>
 8008c70:	2f00      	cmp	r7, #0
 8008c72:	f000 80d2 	beq.w	8008e1a <_printf_i+0x1c6>
 8008c76:	2f58      	cmp	r7, #88	@ 0x58
 8008c78:	f000 80b9 	beq.w	8008dee <_printf_i+0x19a>
 8008c7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008c84:	e03a      	b.n	8008cfc <_printf_i+0xa8>
 8008c86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008c8a:	2b15      	cmp	r3, #21
 8008c8c:	d8f6      	bhi.n	8008c7c <_printf_i+0x28>
 8008c8e:	a101      	add	r1, pc, #4	@ (adr r1, 8008c94 <_printf_i+0x40>)
 8008c90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c94:	08008ced 	.word	0x08008ced
 8008c98:	08008d01 	.word	0x08008d01
 8008c9c:	08008c7d 	.word	0x08008c7d
 8008ca0:	08008c7d 	.word	0x08008c7d
 8008ca4:	08008c7d 	.word	0x08008c7d
 8008ca8:	08008c7d 	.word	0x08008c7d
 8008cac:	08008d01 	.word	0x08008d01
 8008cb0:	08008c7d 	.word	0x08008c7d
 8008cb4:	08008c7d 	.word	0x08008c7d
 8008cb8:	08008c7d 	.word	0x08008c7d
 8008cbc:	08008c7d 	.word	0x08008c7d
 8008cc0:	08008e01 	.word	0x08008e01
 8008cc4:	08008d2b 	.word	0x08008d2b
 8008cc8:	08008dbb 	.word	0x08008dbb
 8008ccc:	08008c7d 	.word	0x08008c7d
 8008cd0:	08008c7d 	.word	0x08008c7d
 8008cd4:	08008e23 	.word	0x08008e23
 8008cd8:	08008c7d 	.word	0x08008c7d
 8008cdc:	08008d2b 	.word	0x08008d2b
 8008ce0:	08008c7d 	.word	0x08008c7d
 8008ce4:	08008c7d 	.word	0x08008c7d
 8008ce8:	08008dc3 	.word	0x08008dc3
 8008cec:	6833      	ldr	r3, [r6, #0]
 8008cee:	1d1a      	adds	r2, r3, #4
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	6032      	str	r2, [r6, #0]
 8008cf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008cf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	e09d      	b.n	8008e3c <_printf_i+0x1e8>
 8008d00:	6833      	ldr	r3, [r6, #0]
 8008d02:	6820      	ldr	r0, [r4, #0]
 8008d04:	1d19      	adds	r1, r3, #4
 8008d06:	6031      	str	r1, [r6, #0]
 8008d08:	0606      	lsls	r6, r0, #24
 8008d0a:	d501      	bpl.n	8008d10 <_printf_i+0xbc>
 8008d0c:	681d      	ldr	r5, [r3, #0]
 8008d0e:	e003      	b.n	8008d18 <_printf_i+0xc4>
 8008d10:	0645      	lsls	r5, r0, #25
 8008d12:	d5fb      	bpl.n	8008d0c <_printf_i+0xb8>
 8008d14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008d18:	2d00      	cmp	r5, #0
 8008d1a:	da03      	bge.n	8008d24 <_printf_i+0xd0>
 8008d1c:	232d      	movs	r3, #45	@ 0x2d
 8008d1e:	426d      	negs	r5, r5
 8008d20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d24:	4859      	ldr	r0, [pc, #356]	@ (8008e8c <_printf_i+0x238>)
 8008d26:	230a      	movs	r3, #10
 8008d28:	e011      	b.n	8008d4e <_printf_i+0xfa>
 8008d2a:	6821      	ldr	r1, [r4, #0]
 8008d2c:	6833      	ldr	r3, [r6, #0]
 8008d2e:	0608      	lsls	r0, r1, #24
 8008d30:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d34:	d402      	bmi.n	8008d3c <_printf_i+0xe8>
 8008d36:	0649      	lsls	r1, r1, #25
 8008d38:	bf48      	it	mi
 8008d3a:	b2ad      	uxthmi	r5, r5
 8008d3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d3e:	4853      	ldr	r0, [pc, #332]	@ (8008e8c <_printf_i+0x238>)
 8008d40:	6033      	str	r3, [r6, #0]
 8008d42:	bf14      	ite	ne
 8008d44:	230a      	movne	r3, #10
 8008d46:	2308      	moveq	r3, #8
 8008d48:	2100      	movs	r1, #0
 8008d4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d4e:	6866      	ldr	r6, [r4, #4]
 8008d50:	60a6      	str	r6, [r4, #8]
 8008d52:	2e00      	cmp	r6, #0
 8008d54:	bfa2      	ittt	ge
 8008d56:	6821      	ldrge	r1, [r4, #0]
 8008d58:	f021 0104 	bicge.w	r1, r1, #4
 8008d5c:	6021      	strge	r1, [r4, #0]
 8008d5e:	b90d      	cbnz	r5, 8008d64 <_printf_i+0x110>
 8008d60:	2e00      	cmp	r6, #0
 8008d62:	d04b      	beq.n	8008dfc <_printf_i+0x1a8>
 8008d64:	4616      	mov	r6, r2
 8008d66:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d6a:	fb03 5711 	mls	r7, r3, r1, r5
 8008d6e:	5dc7      	ldrb	r7, [r0, r7]
 8008d70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d74:	462f      	mov	r7, r5
 8008d76:	42bb      	cmp	r3, r7
 8008d78:	460d      	mov	r5, r1
 8008d7a:	d9f4      	bls.n	8008d66 <_printf_i+0x112>
 8008d7c:	2b08      	cmp	r3, #8
 8008d7e:	d10b      	bne.n	8008d98 <_printf_i+0x144>
 8008d80:	6823      	ldr	r3, [r4, #0]
 8008d82:	07df      	lsls	r7, r3, #31
 8008d84:	d508      	bpl.n	8008d98 <_printf_i+0x144>
 8008d86:	6923      	ldr	r3, [r4, #16]
 8008d88:	6861      	ldr	r1, [r4, #4]
 8008d8a:	4299      	cmp	r1, r3
 8008d8c:	bfde      	ittt	le
 8008d8e:	2330      	movle	r3, #48	@ 0x30
 8008d90:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d94:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d98:	1b92      	subs	r2, r2, r6
 8008d9a:	6122      	str	r2, [r4, #16]
 8008d9c:	f8cd a000 	str.w	sl, [sp]
 8008da0:	464b      	mov	r3, r9
 8008da2:	aa03      	add	r2, sp, #12
 8008da4:	4621      	mov	r1, r4
 8008da6:	4640      	mov	r0, r8
 8008da8:	f7ff fee6 	bl	8008b78 <_printf_common>
 8008dac:	3001      	adds	r0, #1
 8008dae:	d14a      	bne.n	8008e46 <_printf_i+0x1f2>
 8008db0:	f04f 30ff 	mov.w	r0, #4294967295
 8008db4:	b004      	add	sp, #16
 8008db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dba:	6823      	ldr	r3, [r4, #0]
 8008dbc:	f043 0320 	orr.w	r3, r3, #32
 8008dc0:	6023      	str	r3, [r4, #0]
 8008dc2:	4833      	ldr	r0, [pc, #204]	@ (8008e90 <_printf_i+0x23c>)
 8008dc4:	2778      	movs	r7, #120	@ 0x78
 8008dc6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008dca:	6823      	ldr	r3, [r4, #0]
 8008dcc:	6831      	ldr	r1, [r6, #0]
 8008dce:	061f      	lsls	r7, r3, #24
 8008dd0:	f851 5b04 	ldr.w	r5, [r1], #4
 8008dd4:	d402      	bmi.n	8008ddc <_printf_i+0x188>
 8008dd6:	065f      	lsls	r7, r3, #25
 8008dd8:	bf48      	it	mi
 8008dda:	b2ad      	uxthmi	r5, r5
 8008ddc:	6031      	str	r1, [r6, #0]
 8008dde:	07d9      	lsls	r1, r3, #31
 8008de0:	bf44      	itt	mi
 8008de2:	f043 0320 	orrmi.w	r3, r3, #32
 8008de6:	6023      	strmi	r3, [r4, #0]
 8008de8:	b11d      	cbz	r5, 8008df2 <_printf_i+0x19e>
 8008dea:	2310      	movs	r3, #16
 8008dec:	e7ac      	b.n	8008d48 <_printf_i+0xf4>
 8008dee:	4827      	ldr	r0, [pc, #156]	@ (8008e8c <_printf_i+0x238>)
 8008df0:	e7e9      	b.n	8008dc6 <_printf_i+0x172>
 8008df2:	6823      	ldr	r3, [r4, #0]
 8008df4:	f023 0320 	bic.w	r3, r3, #32
 8008df8:	6023      	str	r3, [r4, #0]
 8008dfa:	e7f6      	b.n	8008dea <_printf_i+0x196>
 8008dfc:	4616      	mov	r6, r2
 8008dfe:	e7bd      	b.n	8008d7c <_printf_i+0x128>
 8008e00:	6833      	ldr	r3, [r6, #0]
 8008e02:	6825      	ldr	r5, [r4, #0]
 8008e04:	6961      	ldr	r1, [r4, #20]
 8008e06:	1d18      	adds	r0, r3, #4
 8008e08:	6030      	str	r0, [r6, #0]
 8008e0a:	062e      	lsls	r6, r5, #24
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	d501      	bpl.n	8008e14 <_printf_i+0x1c0>
 8008e10:	6019      	str	r1, [r3, #0]
 8008e12:	e002      	b.n	8008e1a <_printf_i+0x1c6>
 8008e14:	0668      	lsls	r0, r5, #25
 8008e16:	d5fb      	bpl.n	8008e10 <_printf_i+0x1bc>
 8008e18:	8019      	strh	r1, [r3, #0]
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	6123      	str	r3, [r4, #16]
 8008e1e:	4616      	mov	r6, r2
 8008e20:	e7bc      	b.n	8008d9c <_printf_i+0x148>
 8008e22:	6833      	ldr	r3, [r6, #0]
 8008e24:	1d1a      	adds	r2, r3, #4
 8008e26:	6032      	str	r2, [r6, #0]
 8008e28:	681e      	ldr	r6, [r3, #0]
 8008e2a:	6862      	ldr	r2, [r4, #4]
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	4630      	mov	r0, r6
 8008e30:	f7f7 f9ee 	bl	8000210 <memchr>
 8008e34:	b108      	cbz	r0, 8008e3a <_printf_i+0x1e6>
 8008e36:	1b80      	subs	r0, r0, r6
 8008e38:	6060      	str	r0, [r4, #4]
 8008e3a:	6863      	ldr	r3, [r4, #4]
 8008e3c:	6123      	str	r3, [r4, #16]
 8008e3e:	2300      	movs	r3, #0
 8008e40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e44:	e7aa      	b.n	8008d9c <_printf_i+0x148>
 8008e46:	6923      	ldr	r3, [r4, #16]
 8008e48:	4632      	mov	r2, r6
 8008e4a:	4649      	mov	r1, r9
 8008e4c:	4640      	mov	r0, r8
 8008e4e:	47d0      	blx	sl
 8008e50:	3001      	adds	r0, #1
 8008e52:	d0ad      	beq.n	8008db0 <_printf_i+0x15c>
 8008e54:	6823      	ldr	r3, [r4, #0]
 8008e56:	079b      	lsls	r3, r3, #30
 8008e58:	d413      	bmi.n	8008e82 <_printf_i+0x22e>
 8008e5a:	68e0      	ldr	r0, [r4, #12]
 8008e5c:	9b03      	ldr	r3, [sp, #12]
 8008e5e:	4298      	cmp	r0, r3
 8008e60:	bfb8      	it	lt
 8008e62:	4618      	movlt	r0, r3
 8008e64:	e7a6      	b.n	8008db4 <_printf_i+0x160>
 8008e66:	2301      	movs	r3, #1
 8008e68:	4632      	mov	r2, r6
 8008e6a:	4649      	mov	r1, r9
 8008e6c:	4640      	mov	r0, r8
 8008e6e:	47d0      	blx	sl
 8008e70:	3001      	adds	r0, #1
 8008e72:	d09d      	beq.n	8008db0 <_printf_i+0x15c>
 8008e74:	3501      	adds	r5, #1
 8008e76:	68e3      	ldr	r3, [r4, #12]
 8008e78:	9903      	ldr	r1, [sp, #12]
 8008e7a:	1a5b      	subs	r3, r3, r1
 8008e7c:	42ab      	cmp	r3, r5
 8008e7e:	dcf2      	bgt.n	8008e66 <_printf_i+0x212>
 8008e80:	e7eb      	b.n	8008e5a <_printf_i+0x206>
 8008e82:	2500      	movs	r5, #0
 8008e84:	f104 0619 	add.w	r6, r4, #25
 8008e88:	e7f5      	b.n	8008e76 <_printf_i+0x222>
 8008e8a:	bf00      	nop
 8008e8c:	0800d8eb 	.word	0x0800d8eb
 8008e90:	0800d8fc 	.word	0x0800d8fc

08008e94 <_scanf_float>:
 8008e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e98:	b087      	sub	sp, #28
 8008e9a:	4617      	mov	r7, r2
 8008e9c:	9303      	str	r3, [sp, #12]
 8008e9e:	688b      	ldr	r3, [r1, #8]
 8008ea0:	1e5a      	subs	r2, r3, #1
 8008ea2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008ea6:	bf81      	itttt	hi
 8008ea8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008eac:	eb03 0b05 	addhi.w	fp, r3, r5
 8008eb0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008eb4:	608b      	strhi	r3, [r1, #8]
 8008eb6:	680b      	ldr	r3, [r1, #0]
 8008eb8:	460a      	mov	r2, r1
 8008eba:	f04f 0500 	mov.w	r5, #0
 8008ebe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008ec2:	f842 3b1c 	str.w	r3, [r2], #28
 8008ec6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008eca:	4680      	mov	r8, r0
 8008ecc:	460c      	mov	r4, r1
 8008ece:	bf98      	it	ls
 8008ed0:	f04f 0b00 	movls.w	fp, #0
 8008ed4:	9201      	str	r2, [sp, #4]
 8008ed6:	4616      	mov	r6, r2
 8008ed8:	46aa      	mov	sl, r5
 8008eda:	46a9      	mov	r9, r5
 8008edc:	9502      	str	r5, [sp, #8]
 8008ede:	68a2      	ldr	r2, [r4, #8]
 8008ee0:	b152      	cbz	r2, 8008ef8 <_scanf_float+0x64>
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	2b4e      	cmp	r3, #78	@ 0x4e
 8008ee8:	d864      	bhi.n	8008fb4 <_scanf_float+0x120>
 8008eea:	2b40      	cmp	r3, #64	@ 0x40
 8008eec:	d83c      	bhi.n	8008f68 <_scanf_float+0xd4>
 8008eee:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008ef2:	b2c8      	uxtb	r0, r1
 8008ef4:	280e      	cmp	r0, #14
 8008ef6:	d93a      	bls.n	8008f6e <_scanf_float+0xda>
 8008ef8:	f1b9 0f00 	cmp.w	r9, #0
 8008efc:	d003      	beq.n	8008f06 <_scanf_float+0x72>
 8008efe:	6823      	ldr	r3, [r4, #0]
 8008f00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f04:	6023      	str	r3, [r4, #0]
 8008f06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f0a:	f1ba 0f01 	cmp.w	sl, #1
 8008f0e:	f200 8117 	bhi.w	8009140 <_scanf_float+0x2ac>
 8008f12:	9b01      	ldr	r3, [sp, #4]
 8008f14:	429e      	cmp	r6, r3
 8008f16:	f200 8108 	bhi.w	800912a <_scanf_float+0x296>
 8008f1a:	2001      	movs	r0, #1
 8008f1c:	b007      	add	sp, #28
 8008f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f22:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008f26:	2a0d      	cmp	r2, #13
 8008f28:	d8e6      	bhi.n	8008ef8 <_scanf_float+0x64>
 8008f2a:	a101      	add	r1, pc, #4	@ (adr r1, 8008f30 <_scanf_float+0x9c>)
 8008f2c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008f30:	08009077 	.word	0x08009077
 8008f34:	08008ef9 	.word	0x08008ef9
 8008f38:	08008ef9 	.word	0x08008ef9
 8008f3c:	08008ef9 	.word	0x08008ef9
 8008f40:	080090d7 	.word	0x080090d7
 8008f44:	080090af 	.word	0x080090af
 8008f48:	08008ef9 	.word	0x08008ef9
 8008f4c:	08008ef9 	.word	0x08008ef9
 8008f50:	08009085 	.word	0x08009085
 8008f54:	08008ef9 	.word	0x08008ef9
 8008f58:	08008ef9 	.word	0x08008ef9
 8008f5c:	08008ef9 	.word	0x08008ef9
 8008f60:	08008ef9 	.word	0x08008ef9
 8008f64:	0800903d 	.word	0x0800903d
 8008f68:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008f6c:	e7db      	b.n	8008f26 <_scanf_float+0x92>
 8008f6e:	290e      	cmp	r1, #14
 8008f70:	d8c2      	bhi.n	8008ef8 <_scanf_float+0x64>
 8008f72:	a001      	add	r0, pc, #4	@ (adr r0, 8008f78 <_scanf_float+0xe4>)
 8008f74:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008f78:	0800902d 	.word	0x0800902d
 8008f7c:	08008ef9 	.word	0x08008ef9
 8008f80:	0800902d 	.word	0x0800902d
 8008f84:	080090c3 	.word	0x080090c3
 8008f88:	08008ef9 	.word	0x08008ef9
 8008f8c:	08008fd5 	.word	0x08008fd5
 8008f90:	08009013 	.word	0x08009013
 8008f94:	08009013 	.word	0x08009013
 8008f98:	08009013 	.word	0x08009013
 8008f9c:	08009013 	.word	0x08009013
 8008fa0:	08009013 	.word	0x08009013
 8008fa4:	08009013 	.word	0x08009013
 8008fa8:	08009013 	.word	0x08009013
 8008fac:	08009013 	.word	0x08009013
 8008fb0:	08009013 	.word	0x08009013
 8008fb4:	2b6e      	cmp	r3, #110	@ 0x6e
 8008fb6:	d809      	bhi.n	8008fcc <_scanf_float+0x138>
 8008fb8:	2b60      	cmp	r3, #96	@ 0x60
 8008fba:	d8b2      	bhi.n	8008f22 <_scanf_float+0x8e>
 8008fbc:	2b54      	cmp	r3, #84	@ 0x54
 8008fbe:	d07b      	beq.n	80090b8 <_scanf_float+0x224>
 8008fc0:	2b59      	cmp	r3, #89	@ 0x59
 8008fc2:	d199      	bne.n	8008ef8 <_scanf_float+0x64>
 8008fc4:	2d07      	cmp	r5, #7
 8008fc6:	d197      	bne.n	8008ef8 <_scanf_float+0x64>
 8008fc8:	2508      	movs	r5, #8
 8008fca:	e02c      	b.n	8009026 <_scanf_float+0x192>
 8008fcc:	2b74      	cmp	r3, #116	@ 0x74
 8008fce:	d073      	beq.n	80090b8 <_scanf_float+0x224>
 8008fd0:	2b79      	cmp	r3, #121	@ 0x79
 8008fd2:	e7f6      	b.n	8008fc2 <_scanf_float+0x12e>
 8008fd4:	6821      	ldr	r1, [r4, #0]
 8008fd6:	05c8      	lsls	r0, r1, #23
 8008fd8:	d51b      	bpl.n	8009012 <_scanf_float+0x17e>
 8008fda:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008fde:	6021      	str	r1, [r4, #0]
 8008fe0:	f109 0901 	add.w	r9, r9, #1
 8008fe4:	f1bb 0f00 	cmp.w	fp, #0
 8008fe8:	d003      	beq.n	8008ff2 <_scanf_float+0x15e>
 8008fea:	3201      	adds	r2, #1
 8008fec:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008ff0:	60a2      	str	r2, [r4, #8]
 8008ff2:	68a3      	ldr	r3, [r4, #8]
 8008ff4:	3b01      	subs	r3, #1
 8008ff6:	60a3      	str	r3, [r4, #8]
 8008ff8:	6923      	ldr	r3, [r4, #16]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	6123      	str	r3, [r4, #16]
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	3b01      	subs	r3, #1
 8009002:	2b00      	cmp	r3, #0
 8009004:	607b      	str	r3, [r7, #4]
 8009006:	f340 8087 	ble.w	8009118 <_scanf_float+0x284>
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	3301      	adds	r3, #1
 800900e:	603b      	str	r3, [r7, #0]
 8009010:	e765      	b.n	8008ede <_scanf_float+0x4a>
 8009012:	eb1a 0105 	adds.w	r1, sl, r5
 8009016:	f47f af6f 	bne.w	8008ef8 <_scanf_float+0x64>
 800901a:	6822      	ldr	r2, [r4, #0]
 800901c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009020:	6022      	str	r2, [r4, #0]
 8009022:	460d      	mov	r5, r1
 8009024:	468a      	mov	sl, r1
 8009026:	f806 3b01 	strb.w	r3, [r6], #1
 800902a:	e7e2      	b.n	8008ff2 <_scanf_float+0x15e>
 800902c:	6822      	ldr	r2, [r4, #0]
 800902e:	0610      	lsls	r0, r2, #24
 8009030:	f57f af62 	bpl.w	8008ef8 <_scanf_float+0x64>
 8009034:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009038:	6022      	str	r2, [r4, #0]
 800903a:	e7f4      	b.n	8009026 <_scanf_float+0x192>
 800903c:	f1ba 0f00 	cmp.w	sl, #0
 8009040:	d10e      	bne.n	8009060 <_scanf_float+0x1cc>
 8009042:	f1b9 0f00 	cmp.w	r9, #0
 8009046:	d10e      	bne.n	8009066 <_scanf_float+0x1d2>
 8009048:	6822      	ldr	r2, [r4, #0]
 800904a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800904e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009052:	d108      	bne.n	8009066 <_scanf_float+0x1d2>
 8009054:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009058:	6022      	str	r2, [r4, #0]
 800905a:	f04f 0a01 	mov.w	sl, #1
 800905e:	e7e2      	b.n	8009026 <_scanf_float+0x192>
 8009060:	f1ba 0f02 	cmp.w	sl, #2
 8009064:	d055      	beq.n	8009112 <_scanf_float+0x27e>
 8009066:	2d01      	cmp	r5, #1
 8009068:	d002      	beq.n	8009070 <_scanf_float+0x1dc>
 800906a:	2d04      	cmp	r5, #4
 800906c:	f47f af44 	bne.w	8008ef8 <_scanf_float+0x64>
 8009070:	3501      	adds	r5, #1
 8009072:	b2ed      	uxtb	r5, r5
 8009074:	e7d7      	b.n	8009026 <_scanf_float+0x192>
 8009076:	f1ba 0f01 	cmp.w	sl, #1
 800907a:	f47f af3d 	bne.w	8008ef8 <_scanf_float+0x64>
 800907e:	f04f 0a02 	mov.w	sl, #2
 8009082:	e7d0      	b.n	8009026 <_scanf_float+0x192>
 8009084:	b97d      	cbnz	r5, 80090a6 <_scanf_float+0x212>
 8009086:	f1b9 0f00 	cmp.w	r9, #0
 800908a:	f47f af38 	bne.w	8008efe <_scanf_float+0x6a>
 800908e:	6822      	ldr	r2, [r4, #0]
 8009090:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009094:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009098:	f040 8108 	bne.w	80092ac <_scanf_float+0x418>
 800909c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80090a0:	6022      	str	r2, [r4, #0]
 80090a2:	2501      	movs	r5, #1
 80090a4:	e7bf      	b.n	8009026 <_scanf_float+0x192>
 80090a6:	2d03      	cmp	r5, #3
 80090a8:	d0e2      	beq.n	8009070 <_scanf_float+0x1dc>
 80090aa:	2d05      	cmp	r5, #5
 80090ac:	e7de      	b.n	800906c <_scanf_float+0x1d8>
 80090ae:	2d02      	cmp	r5, #2
 80090b0:	f47f af22 	bne.w	8008ef8 <_scanf_float+0x64>
 80090b4:	2503      	movs	r5, #3
 80090b6:	e7b6      	b.n	8009026 <_scanf_float+0x192>
 80090b8:	2d06      	cmp	r5, #6
 80090ba:	f47f af1d 	bne.w	8008ef8 <_scanf_float+0x64>
 80090be:	2507      	movs	r5, #7
 80090c0:	e7b1      	b.n	8009026 <_scanf_float+0x192>
 80090c2:	6822      	ldr	r2, [r4, #0]
 80090c4:	0591      	lsls	r1, r2, #22
 80090c6:	f57f af17 	bpl.w	8008ef8 <_scanf_float+0x64>
 80090ca:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80090ce:	6022      	str	r2, [r4, #0]
 80090d0:	f8cd 9008 	str.w	r9, [sp, #8]
 80090d4:	e7a7      	b.n	8009026 <_scanf_float+0x192>
 80090d6:	6822      	ldr	r2, [r4, #0]
 80090d8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80090dc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80090e0:	d006      	beq.n	80090f0 <_scanf_float+0x25c>
 80090e2:	0550      	lsls	r0, r2, #21
 80090e4:	f57f af08 	bpl.w	8008ef8 <_scanf_float+0x64>
 80090e8:	f1b9 0f00 	cmp.w	r9, #0
 80090ec:	f000 80de 	beq.w	80092ac <_scanf_float+0x418>
 80090f0:	0591      	lsls	r1, r2, #22
 80090f2:	bf58      	it	pl
 80090f4:	9902      	ldrpl	r1, [sp, #8]
 80090f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80090fa:	bf58      	it	pl
 80090fc:	eba9 0101 	subpl.w	r1, r9, r1
 8009100:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009104:	bf58      	it	pl
 8009106:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800910a:	6022      	str	r2, [r4, #0]
 800910c:	f04f 0900 	mov.w	r9, #0
 8009110:	e789      	b.n	8009026 <_scanf_float+0x192>
 8009112:	f04f 0a03 	mov.w	sl, #3
 8009116:	e786      	b.n	8009026 <_scanf_float+0x192>
 8009118:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800911c:	4639      	mov	r1, r7
 800911e:	4640      	mov	r0, r8
 8009120:	4798      	blx	r3
 8009122:	2800      	cmp	r0, #0
 8009124:	f43f aedb 	beq.w	8008ede <_scanf_float+0x4a>
 8009128:	e6e6      	b.n	8008ef8 <_scanf_float+0x64>
 800912a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800912e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009132:	463a      	mov	r2, r7
 8009134:	4640      	mov	r0, r8
 8009136:	4798      	blx	r3
 8009138:	6923      	ldr	r3, [r4, #16]
 800913a:	3b01      	subs	r3, #1
 800913c:	6123      	str	r3, [r4, #16]
 800913e:	e6e8      	b.n	8008f12 <_scanf_float+0x7e>
 8009140:	1e6b      	subs	r3, r5, #1
 8009142:	2b06      	cmp	r3, #6
 8009144:	d824      	bhi.n	8009190 <_scanf_float+0x2fc>
 8009146:	2d02      	cmp	r5, #2
 8009148:	d836      	bhi.n	80091b8 <_scanf_float+0x324>
 800914a:	9b01      	ldr	r3, [sp, #4]
 800914c:	429e      	cmp	r6, r3
 800914e:	f67f aee4 	bls.w	8008f1a <_scanf_float+0x86>
 8009152:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009156:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800915a:	463a      	mov	r2, r7
 800915c:	4640      	mov	r0, r8
 800915e:	4798      	blx	r3
 8009160:	6923      	ldr	r3, [r4, #16]
 8009162:	3b01      	subs	r3, #1
 8009164:	6123      	str	r3, [r4, #16]
 8009166:	e7f0      	b.n	800914a <_scanf_float+0x2b6>
 8009168:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800916c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009170:	463a      	mov	r2, r7
 8009172:	4640      	mov	r0, r8
 8009174:	4798      	blx	r3
 8009176:	6923      	ldr	r3, [r4, #16]
 8009178:	3b01      	subs	r3, #1
 800917a:	6123      	str	r3, [r4, #16]
 800917c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009180:	fa5f fa8a 	uxtb.w	sl, sl
 8009184:	f1ba 0f02 	cmp.w	sl, #2
 8009188:	d1ee      	bne.n	8009168 <_scanf_float+0x2d4>
 800918a:	3d03      	subs	r5, #3
 800918c:	b2ed      	uxtb	r5, r5
 800918e:	1b76      	subs	r6, r6, r5
 8009190:	6823      	ldr	r3, [r4, #0]
 8009192:	05da      	lsls	r2, r3, #23
 8009194:	d530      	bpl.n	80091f8 <_scanf_float+0x364>
 8009196:	055b      	lsls	r3, r3, #21
 8009198:	d511      	bpl.n	80091be <_scanf_float+0x32a>
 800919a:	9b01      	ldr	r3, [sp, #4]
 800919c:	429e      	cmp	r6, r3
 800919e:	f67f aebc 	bls.w	8008f1a <_scanf_float+0x86>
 80091a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80091a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80091aa:	463a      	mov	r2, r7
 80091ac:	4640      	mov	r0, r8
 80091ae:	4798      	blx	r3
 80091b0:	6923      	ldr	r3, [r4, #16]
 80091b2:	3b01      	subs	r3, #1
 80091b4:	6123      	str	r3, [r4, #16]
 80091b6:	e7f0      	b.n	800919a <_scanf_float+0x306>
 80091b8:	46aa      	mov	sl, r5
 80091ba:	46b3      	mov	fp, r6
 80091bc:	e7de      	b.n	800917c <_scanf_float+0x2e8>
 80091be:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80091c2:	6923      	ldr	r3, [r4, #16]
 80091c4:	2965      	cmp	r1, #101	@ 0x65
 80091c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80091ca:	f106 35ff 	add.w	r5, r6, #4294967295
 80091ce:	6123      	str	r3, [r4, #16]
 80091d0:	d00c      	beq.n	80091ec <_scanf_float+0x358>
 80091d2:	2945      	cmp	r1, #69	@ 0x45
 80091d4:	d00a      	beq.n	80091ec <_scanf_float+0x358>
 80091d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80091da:	463a      	mov	r2, r7
 80091dc:	4640      	mov	r0, r8
 80091de:	4798      	blx	r3
 80091e0:	6923      	ldr	r3, [r4, #16]
 80091e2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80091e6:	3b01      	subs	r3, #1
 80091e8:	1eb5      	subs	r5, r6, #2
 80091ea:	6123      	str	r3, [r4, #16]
 80091ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80091f0:	463a      	mov	r2, r7
 80091f2:	4640      	mov	r0, r8
 80091f4:	4798      	blx	r3
 80091f6:	462e      	mov	r6, r5
 80091f8:	6822      	ldr	r2, [r4, #0]
 80091fa:	f012 0210 	ands.w	r2, r2, #16
 80091fe:	d001      	beq.n	8009204 <_scanf_float+0x370>
 8009200:	2000      	movs	r0, #0
 8009202:	e68b      	b.n	8008f1c <_scanf_float+0x88>
 8009204:	7032      	strb	r2, [r6, #0]
 8009206:	6823      	ldr	r3, [r4, #0]
 8009208:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800920c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009210:	d11c      	bne.n	800924c <_scanf_float+0x3b8>
 8009212:	9b02      	ldr	r3, [sp, #8]
 8009214:	454b      	cmp	r3, r9
 8009216:	eba3 0209 	sub.w	r2, r3, r9
 800921a:	d123      	bne.n	8009264 <_scanf_float+0x3d0>
 800921c:	9901      	ldr	r1, [sp, #4]
 800921e:	2200      	movs	r2, #0
 8009220:	4640      	mov	r0, r8
 8009222:	f002 fd75 	bl	800bd10 <_strtod_r>
 8009226:	9b03      	ldr	r3, [sp, #12]
 8009228:	6821      	ldr	r1, [r4, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f011 0f02 	tst.w	r1, #2
 8009230:	ec57 6b10 	vmov	r6, r7, d0
 8009234:	f103 0204 	add.w	r2, r3, #4
 8009238:	d01f      	beq.n	800927a <_scanf_float+0x3e6>
 800923a:	9903      	ldr	r1, [sp, #12]
 800923c:	600a      	str	r2, [r1, #0]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	e9c3 6700 	strd	r6, r7, [r3]
 8009244:	68e3      	ldr	r3, [r4, #12]
 8009246:	3301      	adds	r3, #1
 8009248:	60e3      	str	r3, [r4, #12]
 800924a:	e7d9      	b.n	8009200 <_scanf_float+0x36c>
 800924c:	9b04      	ldr	r3, [sp, #16]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d0e4      	beq.n	800921c <_scanf_float+0x388>
 8009252:	9905      	ldr	r1, [sp, #20]
 8009254:	230a      	movs	r3, #10
 8009256:	3101      	adds	r1, #1
 8009258:	4640      	mov	r0, r8
 800925a:	f002 fdd9 	bl	800be10 <_strtol_r>
 800925e:	9b04      	ldr	r3, [sp, #16]
 8009260:	9e05      	ldr	r6, [sp, #20]
 8009262:	1ac2      	subs	r2, r0, r3
 8009264:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009268:	429e      	cmp	r6, r3
 800926a:	bf28      	it	cs
 800926c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009270:	4910      	ldr	r1, [pc, #64]	@ (80092b4 <_scanf_float+0x420>)
 8009272:	4630      	mov	r0, r6
 8009274:	f000 f954 	bl	8009520 <siprintf>
 8009278:	e7d0      	b.n	800921c <_scanf_float+0x388>
 800927a:	f011 0f04 	tst.w	r1, #4
 800927e:	9903      	ldr	r1, [sp, #12]
 8009280:	600a      	str	r2, [r1, #0]
 8009282:	d1dc      	bne.n	800923e <_scanf_float+0x3aa>
 8009284:	681d      	ldr	r5, [r3, #0]
 8009286:	4632      	mov	r2, r6
 8009288:	463b      	mov	r3, r7
 800928a:	4630      	mov	r0, r6
 800928c:	4639      	mov	r1, r7
 800928e:	f7f7 fc6d 	bl	8000b6c <__aeabi_dcmpun>
 8009292:	b128      	cbz	r0, 80092a0 <_scanf_float+0x40c>
 8009294:	4808      	ldr	r0, [pc, #32]	@ (80092b8 <_scanf_float+0x424>)
 8009296:	f000 fb15 	bl	80098c4 <nanf>
 800929a:	ed85 0a00 	vstr	s0, [r5]
 800929e:	e7d1      	b.n	8009244 <_scanf_float+0x3b0>
 80092a0:	4630      	mov	r0, r6
 80092a2:	4639      	mov	r1, r7
 80092a4:	f7f7 fcc0 	bl	8000c28 <__aeabi_d2f>
 80092a8:	6028      	str	r0, [r5, #0]
 80092aa:	e7cb      	b.n	8009244 <_scanf_float+0x3b0>
 80092ac:	f04f 0900 	mov.w	r9, #0
 80092b0:	e629      	b.n	8008f06 <_scanf_float+0x72>
 80092b2:	bf00      	nop
 80092b4:	0800d90d 	.word	0x0800d90d
 80092b8:	0800d94d 	.word	0x0800d94d

080092bc <std>:
 80092bc:	2300      	movs	r3, #0
 80092be:	b510      	push	{r4, lr}
 80092c0:	4604      	mov	r4, r0
 80092c2:	e9c0 3300 	strd	r3, r3, [r0]
 80092c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092ca:	6083      	str	r3, [r0, #8]
 80092cc:	8181      	strh	r1, [r0, #12]
 80092ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80092d0:	81c2      	strh	r2, [r0, #14]
 80092d2:	6183      	str	r3, [r0, #24]
 80092d4:	4619      	mov	r1, r3
 80092d6:	2208      	movs	r2, #8
 80092d8:	305c      	adds	r0, #92	@ 0x5c
 80092da:	f000 fa45 	bl	8009768 <memset>
 80092de:	4b0d      	ldr	r3, [pc, #52]	@ (8009314 <std+0x58>)
 80092e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80092e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009318 <std+0x5c>)
 80092e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80092e6:	4b0d      	ldr	r3, [pc, #52]	@ (800931c <std+0x60>)
 80092e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80092ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009320 <std+0x64>)
 80092ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80092ee:	4b0d      	ldr	r3, [pc, #52]	@ (8009324 <std+0x68>)
 80092f0:	6224      	str	r4, [r4, #32]
 80092f2:	429c      	cmp	r4, r3
 80092f4:	d006      	beq.n	8009304 <std+0x48>
 80092f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80092fa:	4294      	cmp	r4, r2
 80092fc:	d002      	beq.n	8009304 <std+0x48>
 80092fe:	33d0      	adds	r3, #208	@ 0xd0
 8009300:	429c      	cmp	r4, r3
 8009302:	d105      	bne.n	8009310 <std+0x54>
 8009304:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800930c:	f000 bad6 	b.w	80098bc <__retarget_lock_init_recursive>
 8009310:	bd10      	pop	{r4, pc}
 8009312:	bf00      	nop
 8009314:	080095b5 	.word	0x080095b5
 8009318:	080095db 	.word	0x080095db
 800931c:	08009613 	.word	0x08009613
 8009320:	08009637 	.word	0x08009637
 8009324:	200004bc 	.word	0x200004bc

08009328 <stdio_exit_handler>:
 8009328:	4a02      	ldr	r2, [pc, #8]	@ (8009334 <stdio_exit_handler+0xc>)
 800932a:	4903      	ldr	r1, [pc, #12]	@ (8009338 <stdio_exit_handler+0x10>)
 800932c:	4803      	ldr	r0, [pc, #12]	@ (800933c <stdio_exit_handler+0x14>)
 800932e:	f000 b869 	b.w	8009404 <_fwalk_sglue>
 8009332:	bf00      	nop
 8009334:	20000084 	.word	0x20000084
 8009338:	0800ca85 	.word	0x0800ca85
 800933c:	20000094 	.word	0x20000094

08009340 <cleanup_stdio>:
 8009340:	6841      	ldr	r1, [r0, #4]
 8009342:	4b0c      	ldr	r3, [pc, #48]	@ (8009374 <cleanup_stdio+0x34>)
 8009344:	4299      	cmp	r1, r3
 8009346:	b510      	push	{r4, lr}
 8009348:	4604      	mov	r4, r0
 800934a:	d001      	beq.n	8009350 <cleanup_stdio+0x10>
 800934c:	f003 fb9a 	bl	800ca84 <_fflush_r>
 8009350:	68a1      	ldr	r1, [r4, #8]
 8009352:	4b09      	ldr	r3, [pc, #36]	@ (8009378 <cleanup_stdio+0x38>)
 8009354:	4299      	cmp	r1, r3
 8009356:	d002      	beq.n	800935e <cleanup_stdio+0x1e>
 8009358:	4620      	mov	r0, r4
 800935a:	f003 fb93 	bl	800ca84 <_fflush_r>
 800935e:	68e1      	ldr	r1, [r4, #12]
 8009360:	4b06      	ldr	r3, [pc, #24]	@ (800937c <cleanup_stdio+0x3c>)
 8009362:	4299      	cmp	r1, r3
 8009364:	d004      	beq.n	8009370 <cleanup_stdio+0x30>
 8009366:	4620      	mov	r0, r4
 8009368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800936c:	f003 bb8a 	b.w	800ca84 <_fflush_r>
 8009370:	bd10      	pop	{r4, pc}
 8009372:	bf00      	nop
 8009374:	200004bc 	.word	0x200004bc
 8009378:	20000524 	.word	0x20000524
 800937c:	2000058c 	.word	0x2000058c

08009380 <global_stdio_init.part.0>:
 8009380:	b510      	push	{r4, lr}
 8009382:	4b0b      	ldr	r3, [pc, #44]	@ (80093b0 <global_stdio_init.part.0+0x30>)
 8009384:	4c0b      	ldr	r4, [pc, #44]	@ (80093b4 <global_stdio_init.part.0+0x34>)
 8009386:	4a0c      	ldr	r2, [pc, #48]	@ (80093b8 <global_stdio_init.part.0+0x38>)
 8009388:	601a      	str	r2, [r3, #0]
 800938a:	4620      	mov	r0, r4
 800938c:	2200      	movs	r2, #0
 800938e:	2104      	movs	r1, #4
 8009390:	f7ff ff94 	bl	80092bc <std>
 8009394:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009398:	2201      	movs	r2, #1
 800939a:	2109      	movs	r1, #9
 800939c:	f7ff ff8e 	bl	80092bc <std>
 80093a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80093a4:	2202      	movs	r2, #2
 80093a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093aa:	2112      	movs	r1, #18
 80093ac:	f7ff bf86 	b.w	80092bc <std>
 80093b0:	200005f4 	.word	0x200005f4
 80093b4:	200004bc 	.word	0x200004bc
 80093b8:	08009329 	.word	0x08009329

080093bc <__sfp_lock_acquire>:
 80093bc:	4801      	ldr	r0, [pc, #4]	@ (80093c4 <__sfp_lock_acquire+0x8>)
 80093be:	f000 ba7e 	b.w	80098be <__retarget_lock_acquire_recursive>
 80093c2:	bf00      	nop
 80093c4:	200005fd 	.word	0x200005fd

080093c8 <__sfp_lock_release>:
 80093c8:	4801      	ldr	r0, [pc, #4]	@ (80093d0 <__sfp_lock_release+0x8>)
 80093ca:	f000 ba79 	b.w	80098c0 <__retarget_lock_release_recursive>
 80093ce:	bf00      	nop
 80093d0:	200005fd 	.word	0x200005fd

080093d4 <__sinit>:
 80093d4:	b510      	push	{r4, lr}
 80093d6:	4604      	mov	r4, r0
 80093d8:	f7ff fff0 	bl	80093bc <__sfp_lock_acquire>
 80093dc:	6a23      	ldr	r3, [r4, #32]
 80093de:	b11b      	cbz	r3, 80093e8 <__sinit+0x14>
 80093e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093e4:	f7ff bff0 	b.w	80093c8 <__sfp_lock_release>
 80093e8:	4b04      	ldr	r3, [pc, #16]	@ (80093fc <__sinit+0x28>)
 80093ea:	6223      	str	r3, [r4, #32]
 80093ec:	4b04      	ldr	r3, [pc, #16]	@ (8009400 <__sinit+0x2c>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d1f5      	bne.n	80093e0 <__sinit+0xc>
 80093f4:	f7ff ffc4 	bl	8009380 <global_stdio_init.part.0>
 80093f8:	e7f2      	b.n	80093e0 <__sinit+0xc>
 80093fa:	bf00      	nop
 80093fc:	08009341 	.word	0x08009341
 8009400:	200005f4 	.word	0x200005f4

08009404 <_fwalk_sglue>:
 8009404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009408:	4607      	mov	r7, r0
 800940a:	4688      	mov	r8, r1
 800940c:	4614      	mov	r4, r2
 800940e:	2600      	movs	r6, #0
 8009410:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009414:	f1b9 0901 	subs.w	r9, r9, #1
 8009418:	d505      	bpl.n	8009426 <_fwalk_sglue+0x22>
 800941a:	6824      	ldr	r4, [r4, #0]
 800941c:	2c00      	cmp	r4, #0
 800941e:	d1f7      	bne.n	8009410 <_fwalk_sglue+0xc>
 8009420:	4630      	mov	r0, r6
 8009422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009426:	89ab      	ldrh	r3, [r5, #12]
 8009428:	2b01      	cmp	r3, #1
 800942a:	d907      	bls.n	800943c <_fwalk_sglue+0x38>
 800942c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009430:	3301      	adds	r3, #1
 8009432:	d003      	beq.n	800943c <_fwalk_sglue+0x38>
 8009434:	4629      	mov	r1, r5
 8009436:	4638      	mov	r0, r7
 8009438:	47c0      	blx	r8
 800943a:	4306      	orrs	r6, r0
 800943c:	3568      	adds	r5, #104	@ 0x68
 800943e:	e7e9      	b.n	8009414 <_fwalk_sglue+0x10>

08009440 <iprintf>:
 8009440:	b40f      	push	{r0, r1, r2, r3}
 8009442:	b507      	push	{r0, r1, r2, lr}
 8009444:	4906      	ldr	r1, [pc, #24]	@ (8009460 <iprintf+0x20>)
 8009446:	ab04      	add	r3, sp, #16
 8009448:	6808      	ldr	r0, [r1, #0]
 800944a:	f853 2b04 	ldr.w	r2, [r3], #4
 800944e:	6881      	ldr	r1, [r0, #8]
 8009450:	9301      	str	r3, [sp, #4]
 8009452:	f003 f82d 	bl	800c4b0 <_vfiprintf_r>
 8009456:	b003      	add	sp, #12
 8009458:	f85d eb04 	ldr.w	lr, [sp], #4
 800945c:	b004      	add	sp, #16
 800945e:	4770      	bx	lr
 8009460:	20000090 	.word	0x20000090

08009464 <_puts_r>:
 8009464:	6a03      	ldr	r3, [r0, #32]
 8009466:	b570      	push	{r4, r5, r6, lr}
 8009468:	6884      	ldr	r4, [r0, #8]
 800946a:	4605      	mov	r5, r0
 800946c:	460e      	mov	r6, r1
 800946e:	b90b      	cbnz	r3, 8009474 <_puts_r+0x10>
 8009470:	f7ff ffb0 	bl	80093d4 <__sinit>
 8009474:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009476:	07db      	lsls	r3, r3, #31
 8009478:	d405      	bmi.n	8009486 <_puts_r+0x22>
 800947a:	89a3      	ldrh	r3, [r4, #12]
 800947c:	0598      	lsls	r0, r3, #22
 800947e:	d402      	bmi.n	8009486 <_puts_r+0x22>
 8009480:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009482:	f000 fa1c 	bl	80098be <__retarget_lock_acquire_recursive>
 8009486:	89a3      	ldrh	r3, [r4, #12]
 8009488:	0719      	lsls	r1, r3, #28
 800948a:	d502      	bpl.n	8009492 <_puts_r+0x2e>
 800948c:	6923      	ldr	r3, [r4, #16]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d135      	bne.n	80094fe <_puts_r+0x9a>
 8009492:	4621      	mov	r1, r4
 8009494:	4628      	mov	r0, r5
 8009496:	f000 f911 	bl	80096bc <__swsetup_r>
 800949a:	b380      	cbz	r0, 80094fe <_puts_r+0x9a>
 800949c:	f04f 35ff 	mov.w	r5, #4294967295
 80094a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80094a2:	07da      	lsls	r2, r3, #31
 80094a4:	d405      	bmi.n	80094b2 <_puts_r+0x4e>
 80094a6:	89a3      	ldrh	r3, [r4, #12]
 80094a8:	059b      	lsls	r3, r3, #22
 80094aa:	d402      	bmi.n	80094b2 <_puts_r+0x4e>
 80094ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80094ae:	f000 fa07 	bl	80098c0 <__retarget_lock_release_recursive>
 80094b2:	4628      	mov	r0, r5
 80094b4:	bd70      	pop	{r4, r5, r6, pc}
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	da04      	bge.n	80094c4 <_puts_r+0x60>
 80094ba:	69a2      	ldr	r2, [r4, #24]
 80094bc:	429a      	cmp	r2, r3
 80094be:	dc17      	bgt.n	80094f0 <_puts_r+0x8c>
 80094c0:	290a      	cmp	r1, #10
 80094c2:	d015      	beq.n	80094f0 <_puts_r+0x8c>
 80094c4:	6823      	ldr	r3, [r4, #0]
 80094c6:	1c5a      	adds	r2, r3, #1
 80094c8:	6022      	str	r2, [r4, #0]
 80094ca:	7019      	strb	r1, [r3, #0]
 80094cc:	68a3      	ldr	r3, [r4, #8]
 80094ce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80094d2:	3b01      	subs	r3, #1
 80094d4:	60a3      	str	r3, [r4, #8]
 80094d6:	2900      	cmp	r1, #0
 80094d8:	d1ed      	bne.n	80094b6 <_puts_r+0x52>
 80094da:	2b00      	cmp	r3, #0
 80094dc:	da11      	bge.n	8009502 <_puts_r+0x9e>
 80094de:	4622      	mov	r2, r4
 80094e0:	210a      	movs	r1, #10
 80094e2:	4628      	mov	r0, r5
 80094e4:	f000 f8ab 	bl	800963e <__swbuf_r>
 80094e8:	3001      	adds	r0, #1
 80094ea:	d0d7      	beq.n	800949c <_puts_r+0x38>
 80094ec:	250a      	movs	r5, #10
 80094ee:	e7d7      	b.n	80094a0 <_puts_r+0x3c>
 80094f0:	4622      	mov	r2, r4
 80094f2:	4628      	mov	r0, r5
 80094f4:	f000 f8a3 	bl	800963e <__swbuf_r>
 80094f8:	3001      	adds	r0, #1
 80094fa:	d1e7      	bne.n	80094cc <_puts_r+0x68>
 80094fc:	e7ce      	b.n	800949c <_puts_r+0x38>
 80094fe:	3e01      	subs	r6, #1
 8009500:	e7e4      	b.n	80094cc <_puts_r+0x68>
 8009502:	6823      	ldr	r3, [r4, #0]
 8009504:	1c5a      	adds	r2, r3, #1
 8009506:	6022      	str	r2, [r4, #0]
 8009508:	220a      	movs	r2, #10
 800950a:	701a      	strb	r2, [r3, #0]
 800950c:	e7ee      	b.n	80094ec <_puts_r+0x88>
	...

08009510 <puts>:
 8009510:	4b02      	ldr	r3, [pc, #8]	@ (800951c <puts+0xc>)
 8009512:	4601      	mov	r1, r0
 8009514:	6818      	ldr	r0, [r3, #0]
 8009516:	f7ff bfa5 	b.w	8009464 <_puts_r>
 800951a:	bf00      	nop
 800951c:	20000090 	.word	0x20000090

08009520 <siprintf>:
 8009520:	b40e      	push	{r1, r2, r3}
 8009522:	b500      	push	{lr}
 8009524:	b09c      	sub	sp, #112	@ 0x70
 8009526:	ab1d      	add	r3, sp, #116	@ 0x74
 8009528:	9002      	str	r0, [sp, #8]
 800952a:	9006      	str	r0, [sp, #24]
 800952c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009530:	4809      	ldr	r0, [pc, #36]	@ (8009558 <siprintf+0x38>)
 8009532:	9107      	str	r1, [sp, #28]
 8009534:	9104      	str	r1, [sp, #16]
 8009536:	4909      	ldr	r1, [pc, #36]	@ (800955c <siprintf+0x3c>)
 8009538:	f853 2b04 	ldr.w	r2, [r3], #4
 800953c:	9105      	str	r1, [sp, #20]
 800953e:	6800      	ldr	r0, [r0, #0]
 8009540:	9301      	str	r3, [sp, #4]
 8009542:	a902      	add	r1, sp, #8
 8009544:	f002 fcc2 	bl	800becc <_svfiprintf_r>
 8009548:	9b02      	ldr	r3, [sp, #8]
 800954a:	2200      	movs	r2, #0
 800954c:	701a      	strb	r2, [r3, #0]
 800954e:	b01c      	add	sp, #112	@ 0x70
 8009550:	f85d eb04 	ldr.w	lr, [sp], #4
 8009554:	b003      	add	sp, #12
 8009556:	4770      	bx	lr
 8009558:	20000090 	.word	0x20000090
 800955c:	ffff0208 	.word	0xffff0208

08009560 <siscanf>:
 8009560:	b40e      	push	{r1, r2, r3}
 8009562:	b530      	push	{r4, r5, lr}
 8009564:	b09c      	sub	sp, #112	@ 0x70
 8009566:	ac1f      	add	r4, sp, #124	@ 0x7c
 8009568:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800956c:	f854 5b04 	ldr.w	r5, [r4], #4
 8009570:	f8ad 2014 	strh.w	r2, [sp, #20]
 8009574:	9002      	str	r0, [sp, #8]
 8009576:	9006      	str	r0, [sp, #24]
 8009578:	f7f6 fe9a 	bl	80002b0 <strlen>
 800957c:	4b0b      	ldr	r3, [pc, #44]	@ (80095ac <siscanf+0x4c>)
 800957e:	9003      	str	r0, [sp, #12]
 8009580:	9007      	str	r0, [sp, #28]
 8009582:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009584:	480a      	ldr	r0, [pc, #40]	@ (80095b0 <siscanf+0x50>)
 8009586:	9401      	str	r4, [sp, #4]
 8009588:	2300      	movs	r3, #0
 800958a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800958c:	9314      	str	r3, [sp, #80]	@ 0x50
 800958e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009592:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009596:	462a      	mov	r2, r5
 8009598:	4623      	mov	r3, r4
 800959a:	a902      	add	r1, sp, #8
 800959c:	6800      	ldr	r0, [r0, #0]
 800959e:	f002 fde9 	bl	800c174 <__ssvfiscanf_r>
 80095a2:	b01c      	add	sp, #112	@ 0x70
 80095a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095a8:	b003      	add	sp, #12
 80095aa:	4770      	bx	lr
 80095ac:	080095d7 	.word	0x080095d7
 80095b0:	20000090 	.word	0x20000090

080095b4 <__sread>:
 80095b4:	b510      	push	{r4, lr}
 80095b6:	460c      	mov	r4, r1
 80095b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095bc:	f000 f930 	bl	8009820 <_read_r>
 80095c0:	2800      	cmp	r0, #0
 80095c2:	bfab      	itete	ge
 80095c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80095c6:	89a3      	ldrhlt	r3, [r4, #12]
 80095c8:	181b      	addge	r3, r3, r0
 80095ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80095ce:	bfac      	ite	ge
 80095d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80095d2:	81a3      	strhlt	r3, [r4, #12]
 80095d4:	bd10      	pop	{r4, pc}

080095d6 <__seofread>:
 80095d6:	2000      	movs	r0, #0
 80095d8:	4770      	bx	lr

080095da <__swrite>:
 80095da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095de:	461f      	mov	r7, r3
 80095e0:	898b      	ldrh	r3, [r1, #12]
 80095e2:	05db      	lsls	r3, r3, #23
 80095e4:	4605      	mov	r5, r0
 80095e6:	460c      	mov	r4, r1
 80095e8:	4616      	mov	r6, r2
 80095ea:	d505      	bpl.n	80095f8 <__swrite+0x1e>
 80095ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095f0:	2302      	movs	r3, #2
 80095f2:	2200      	movs	r2, #0
 80095f4:	f000 f902 	bl	80097fc <_lseek_r>
 80095f8:	89a3      	ldrh	r3, [r4, #12]
 80095fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009602:	81a3      	strh	r3, [r4, #12]
 8009604:	4632      	mov	r2, r6
 8009606:	463b      	mov	r3, r7
 8009608:	4628      	mov	r0, r5
 800960a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800960e:	f000 b919 	b.w	8009844 <_write_r>

08009612 <__sseek>:
 8009612:	b510      	push	{r4, lr}
 8009614:	460c      	mov	r4, r1
 8009616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800961a:	f000 f8ef 	bl	80097fc <_lseek_r>
 800961e:	1c43      	adds	r3, r0, #1
 8009620:	89a3      	ldrh	r3, [r4, #12]
 8009622:	bf15      	itete	ne
 8009624:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009626:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800962a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800962e:	81a3      	strheq	r3, [r4, #12]
 8009630:	bf18      	it	ne
 8009632:	81a3      	strhne	r3, [r4, #12]
 8009634:	bd10      	pop	{r4, pc}

08009636 <__sclose>:
 8009636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800963a:	f000 b8bd 	b.w	80097b8 <_close_r>

0800963e <__swbuf_r>:
 800963e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009640:	460e      	mov	r6, r1
 8009642:	4614      	mov	r4, r2
 8009644:	4605      	mov	r5, r0
 8009646:	b118      	cbz	r0, 8009650 <__swbuf_r+0x12>
 8009648:	6a03      	ldr	r3, [r0, #32]
 800964a:	b90b      	cbnz	r3, 8009650 <__swbuf_r+0x12>
 800964c:	f7ff fec2 	bl	80093d4 <__sinit>
 8009650:	69a3      	ldr	r3, [r4, #24]
 8009652:	60a3      	str	r3, [r4, #8]
 8009654:	89a3      	ldrh	r3, [r4, #12]
 8009656:	071a      	lsls	r2, r3, #28
 8009658:	d501      	bpl.n	800965e <__swbuf_r+0x20>
 800965a:	6923      	ldr	r3, [r4, #16]
 800965c:	b943      	cbnz	r3, 8009670 <__swbuf_r+0x32>
 800965e:	4621      	mov	r1, r4
 8009660:	4628      	mov	r0, r5
 8009662:	f000 f82b 	bl	80096bc <__swsetup_r>
 8009666:	b118      	cbz	r0, 8009670 <__swbuf_r+0x32>
 8009668:	f04f 37ff 	mov.w	r7, #4294967295
 800966c:	4638      	mov	r0, r7
 800966e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009670:	6823      	ldr	r3, [r4, #0]
 8009672:	6922      	ldr	r2, [r4, #16]
 8009674:	1a98      	subs	r0, r3, r2
 8009676:	6963      	ldr	r3, [r4, #20]
 8009678:	b2f6      	uxtb	r6, r6
 800967a:	4283      	cmp	r3, r0
 800967c:	4637      	mov	r7, r6
 800967e:	dc05      	bgt.n	800968c <__swbuf_r+0x4e>
 8009680:	4621      	mov	r1, r4
 8009682:	4628      	mov	r0, r5
 8009684:	f003 f9fe 	bl	800ca84 <_fflush_r>
 8009688:	2800      	cmp	r0, #0
 800968a:	d1ed      	bne.n	8009668 <__swbuf_r+0x2a>
 800968c:	68a3      	ldr	r3, [r4, #8]
 800968e:	3b01      	subs	r3, #1
 8009690:	60a3      	str	r3, [r4, #8]
 8009692:	6823      	ldr	r3, [r4, #0]
 8009694:	1c5a      	adds	r2, r3, #1
 8009696:	6022      	str	r2, [r4, #0]
 8009698:	701e      	strb	r6, [r3, #0]
 800969a:	6962      	ldr	r2, [r4, #20]
 800969c:	1c43      	adds	r3, r0, #1
 800969e:	429a      	cmp	r2, r3
 80096a0:	d004      	beq.n	80096ac <__swbuf_r+0x6e>
 80096a2:	89a3      	ldrh	r3, [r4, #12]
 80096a4:	07db      	lsls	r3, r3, #31
 80096a6:	d5e1      	bpl.n	800966c <__swbuf_r+0x2e>
 80096a8:	2e0a      	cmp	r6, #10
 80096aa:	d1df      	bne.n	800966c <__swbuf_r+0x2e>
 80096ac:	4621      	mov	r1, r4
 80096ae:	4628      	mov	r0, r5
 80096b0:	f003 f9e8 	bl	800ca84 <_fflush_r>
 80096b4:	2800      	cmp	r0, #0
 80096b6:	d0d9      	beq.n	800966c <__swbuf_r+0x2e>
 80096b8:	e7d6      	b.n	8009668 <__swbuf_r+0x2a>
	...

080096bc <__swsetup_r>:
 80096bc:	b538      	push	{r3, r4, r5, lr}
 80096be:	4b29      	ldr	r3, [pc, #164]	@ (8009764 <__swsetup_r+0xa8>)
 80096c0:	4605      	mov	r5, r0
 80096c2:	6818      	ldr	r0, [r3, #0]
 80096c4:	460c      	mov	r4, r1
 80096c6:	b118      	cbz	r0, 80096d0 <__swsetup_r+0x14>
 80096c8:	6a03      	ldr	r3, [r0, #32]
 80096ca:	b90b      	cbnz	r3, 80096d0 <__swsetup_r+0x14>
 80096cc:	f7ff fe82 	bl	80093d4 <__sinit>
 80096d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096d4:	0719      	lsls	r1, r3, #28
 80096d6:	d422      	bmi.n	800971e <__swsetup_r+0x62>
 80096d8:	06da      	lsls	r2, r3, #27
 80096da:	d407      	bmi.n	80096ec <__swsetup_r+0x30>
 80096dc:	2209      	movs	r2, #9
 80096de:	602a      	str	r2, [r5, #0]
 80096e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096e4:	81a3      	strh	r3, [r4, #12]
 80096e6:	f04f 30ff 	mov.w	r0, #4294967295
 80096ea:	e033      	b.n	8009754 <__swsetup_r+0x98>
 80096ec:	0758      	lsls	r0, r3, #29
 80096ee:	d512      	bpl.n	8009716 <__swsetup_r+0x5a>
 80096f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80096f2:	b141      	cbz	r1, 8009706 <__swsetup_r+0x4a>
 80096f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80096f8:	4299      	cmp	r1, r3
 80096fa:	d002      	beq.n	8009702 <__swsetup_r+0x46>
 80096fc:	4628      	mov	r0, r5
 80096fe:	f000 ff53 	bl	800a5a8 <_free_r>
 8009702:	2300      	movs	r3, #0
 8009704:	6363      	str	r3, [r4, #52]	@ 0x34
 8009706:	89a3      	ldrh	r3, [r4, #12]
 8009708:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800970c:	81a3      	strh	r3, [r4, #12]
 800970e:	2300      	movs	r3, #0
 8009710:	6063      	str	r3, [r4, #4]
 8009712:	6923      	ldr	r3, [r4, #16]
 8009714:	6023      	str	r3, [r4, #0]
 8009716:	89a3      	ldrh	r3, [r4, #12]
 8009718:	f043 0308 	orr.w	r3, r3, #8
 800971c:	81a3      	strh	r3, [r4, #12]
 800971e:	6923      	ldr	r3, [r4, #16]
 8009720:	b94b      	cbnz	r3, 8009736 <__swsetup_r+0x7a>
 8009722:	89a3      	ldrh	r3, [r4, #12]
 8009724:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800972c:	d003      	beq.n	8009736 <__swsetup_r+0x7a>
 800972e:	4621      	mov	r1, r4
 8009730:	4628      	mov	r0, r5
 8009732:	f003 fa07 	bl	800cb44 <__smakebuf_r>
 8009736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800973a:	f013 0201 	ands.w	r2, r3, #1
 800973e:	d00a      	beq.n	8009756 <__swsetup_r+0x9a>
 8009740:	2200      	movs	r2, #0
 8009742:	60a2      	str	r2, [r4, #8]
 8009744:	6962      	ldr	r2, [r4, #20]
 8009746:	4252      	negs	r2, r2
 8009748:	61a2      	str	r2, [r4, #24]
 800974a:	6922      	ldr	r2, [r4, #16]
 800974c:	b942      	cbnz	r2, 8009760 <__swsetup_r+0xa4>
 800974e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009752:	d1c5      	bne.n	80096e0 <__swsetup_r+0x24>
 8009754:	bd38      	pop	{r3, r4, r5, pc}
 8009756:	0799      	lsls	r1, r3, #30
 8009758:	bf58      	it	pl
 800975a:	6962      	ldrpl	r2, [r4, #20]
 800975c:	60a2      	str	r2, [r4, #8]
 800975e:	e7f4      	b.n	800974a <__swsetup_r+0x8e>
 8009760:	2000      	movs	r0, #0
 8009762:	e7f7      	b.n	8009754 <__swsetup_r+0x98>
 8009764:	20000090 	.word	0x20000090

08009768 <memset>:
 8009768:	4402      	add	r2, r0
 800976a:	4603      	mov	r3, r0
 800976c:	4293      	cmp	r3, r2
 800976e:	d100      	bne.n	8009772 <memset+0xa>
 8009770:	4770      	bx	lr
 8009772:	f803 1b01 	strb.w	r1, [r3], #1
 8009776:	e7f9      	b.n	800976c <memset+0x4>

08009778 <time>:
 8009778:	b5df      	push	{r0, r1, r2, r3, r4, r6, r7, lr}
 800977a:	4b0c      	ldr	r3, [pc, #48]	@ (80097ac <time+0x34>)
 800977c:	f04f 36ff 	mov.w	r6, #4294967295
 8009780:	f04f 37ff 	mov.w	r7, #4294967295
 8009784:	4669      	mov	r1, sp
 8009786:	4604      	mov	r4, r0
 8009788:	2200      	movs	r2, #0
 800978a:	6818      	ldr	r0, [r3, #0]
 800978c:	e9cd 6700 	strd	r6, r7, [sp]
 8009790:	f000 f822 	bl	80097d8 <_gettimeofday_r>
 8009794:	2800      	cmp	r0, #0
 8009796:	bfb8      	it	lt
 8009798:	e9cd 6700 	strdlt	r6, r7, [sp]
 800979c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80097a0:	b10c      	cbz	r4, 80097a6 <time+0x2e>
 80097a2:	e9c4 0100 	strd	r0, r1, [r4]
 80097a6:	b004      	add	sp, #16
 80097a8:	bdd0      	pop	{r4, r6, r7, pc}
 80097aa:	bf00      	nop
 80097ac:	20000090 	.word	0x20000090

080097b0 <_localeconv_r>:
 80097b0:	4800      	ldr	r0, [pc, #0]	@ (80097b4 <_localeconv_r+0x4>)
 80097b2:	4770      	bx	lr
 80097b4:	200001d0 	.word	0x200001d0

080097b8 <_close_r>:
 80097b8:	b538      	push	{r3, r4, r5, lr}
 80097ba:	4d06      	ldr	r5, [pc, #24]	@ (80097d4 <_close_r+0x1c>)
 80097bc:	2300      	movs	r3, #0
 80097be:	4604      	mov	r4, r0
 80097c0:	4608      	mov	r0, r1
 80097c2:	602b      	str	r3, [r5, #0]
 80097c4:	f7f9 fc32 	bl	800302c <_close>
 80097c8:	1c43      	adds	r3, r0, #1
 80097ca:	d102      	bne.n	80097d2 <_close_r+0x1a>
 80097cc:	682b      	ldr	r3, [r5, #0]
 80097ce:	b103      	cbz	r3, 80097d2 <_close_r+0x1a>
 80097d0:	6023      	str	r3, [r4, #0]
 80097d2:	bd38      	pop	{r3, r4, r5, pc}
 80097d4:	200005f8 	.word	0x200005f8

080097d8 <_gettimeofday_r>:
 80097d8:	b538      	push	{r3, r4, r5, lr}
 80097da:	4d07      	ldr	r5, [pc, #28]	@ (80097f8 <_gettimeofday_r+0x20>)
 80097dc:	2300      	movs	r3, #0
 80097de:	4604      	mov	r4, r0
 80097e0:	4608      	mov	r0, r1
 80097e2:	4611      	mov	r1, r2
 80097e4:	602b      	str	r3, [r5, #0]
 80097e6:	f003 ff87 	bl	800d6f8 <_gettimeofday>
 80097ea:	1c43      	adds	r3, r0, #1
 80097ec:	d102      	bne.n	80097f4 <_gettimeofday_r+0x1c>
 80097ee:	682b      	ldr	r3, [r5, #0]
 80097f0:	b103      	cbz	r3, 80097f4 <_gettimeofday_r+0x1c>
 80097f2:	6023      	str	r3, [r4, #0]
 80097f4:	bd38      	pop	{r3, r4, r5, pc}
 80097f6:	bf00      	nop
 80097f8:	200005f8 	.word	0x200005f8

080097fc <_lseek_r>:
 80097fc:	b538      	push	{r3, r4, r5, lr}
 80097fe:	4d07      	ldr	r5, [pc, #28]	@ (800981c <_lseek_r+0x20>)
 8009800:	4604      	mov	r4, r0
 8009802:	4608      	mov	r0, r1
 8009804:	4611      	mov	r1, r2
 8009806:	2200      	movs	r2, #0
 8009808:	602a      	str	r2, [r5, #0]
 800980a:	461a      	mov	r2, r3
 800980c:	f7f9 fc35 	bl	800307a <_lseek>
 8009810:	1c43      	adds	r3, r0, #1
 8009812:	d102      	bne.n	800981a <_lseek_r+0x1e>
 8009814:	682b      	ldr	r3, [r5, #0]
 8009816:	b103      	cbz	r3, 800981a <_lseek_r+0x1e>
 8009818:	6023      	str	r3, [r4, #0]
 800981a:	bd38      	pop	{r3, r4, r5, pc}
 800981c:	200005f8 	.word	0x200005f8

08009820 <_read_r>:
 8009820:	b538      	push	{r3, r4, r5, lr}
 8009822:	4d07      	ldr	r5, [pc, #28]	@ (8009840 <_read_r+0x20>)
 8009824:	4604      	mov	r4, r0
 8009826:	4608      	mov	r0, r1
 8009828:	4611      	mov	r1, r2
 800982a:	2200      	movs	r2, #0
 800982c:	602a      	str	r2, [r5, #0]
 800982e:	461a      	mov	r2, r3
 8009830:	f7f9 fbdf 	bl	8002ff2 <_read>
 8009834:	1c43      	adds	r3, r0, #1
 8009836:	d102      	bne.n	800983e <_read_r+0x1e>
 8009838:	682b      	ldr	r3, [r5, #0]
 800983a:	b103      	cbz	r3, 800983e <_read_r+0x1e>
 800983c:	6023      	str	r3, [r4, #0]
 800983e:	bd38      	pop	{r3, r4, r5, pc}
 8009840:	200005f8 	.word	0x200005f8

08009844 <_write_r>:
 8009844:	b538      	push	{r3, r4, r5, lr}
 8009846:	4d07      	ldr	r5, [pc, #28]	@ (8009864 <_write_r+0x20>)
 8009848:	4604      	mov	r4, r0
 800984a:	4608      	mov	r0, r1
 800984c:	4611      	mov	r1, r2
 800984e:	2200      	movs	r2, #0
 8009850:	602a      	str	r2, [r5, #0]
 8009852:	461a      	mov	r2, r3
 8009854:	f7f8 ff4a 	bl	80026ec <_write>
 8009858:	1c43      	adds	r3, r0, #1
 800985a:	d102      	bne.n	8009862 <_write_r+0x1e>
 800985c:	682b      	ldr	r3, [r5, #0]
 800985e:	b103      	cbz	r3, 8009862 <_write_r+0x1e>
 8009860:	6023      	str	r3, [r4, #0]
 8009862:	bd38      	pop	{r3, r4, r5, pc}
 8009864:	200005f8 	.word	0x200005f8

08009868 <__errno>:
 8009868:	4b01      	ldr	r3, [pc, #4]	@ (8009870 <__errno+0x8>)
 800986a:	6818      	ldr	r0, [r3, #0]
 800986c:	4770      	bx	lr
 800986e:	bf00      	nop
 8009870:	20000090 	.word	0x20000090

08009874 <__libc_init_array>:
 8009874:	b570      	push	{r4, r5, r6, lr}
 8009876:	4d0d      	ldr	r5, [pc, #52]	@ (80098ac <__libc_init_array+0x38>)
 8009878:	4c0d      	ldr	r4, [pc, #52]	@ (80098b0 <__libc_init_array+0x3c>)
 800987a:	1b64      	subs	r4, r4, r5
 800987c:	10a4      	asrs	r4, r4, #2
 800987e:	2600      	movs	r6, #0
 8009880:	42a6      	cmp	r6, r4
 8009882:	d109      	bne.n	8009898 <__libc_init_array+0x24>
 8009884:	4d0b      	ldr	r5, [pc, #44]	@ (80098b4 <__libc_init_array+0x40>)
 8009886:	4c0c      	ldr	r4, [pc, #48]	@ (80098b8 <__libc_init_array+0x44>)
 8009888:	f003 ff3e 	bl	800d708 <_init>
 800988c:	1b64      	subs	r4, r4, r5
 800988e:	10a4      	asrs	r4, r4, #2
 8009890:	2600      	movs	r6, #0
 8009892:	42a6      	cmp	r6, r4
 8009894:	d105      	bne.n	80098a2 <__libc_init_array+0x2e>
 8009896:	bd70      	pop	{r4, r5, r6, pc}
 8009898:	f855 3b04 	ldr.w	r3, [r5], #4
 800989c:	4798      	blx	r3
 800989e:	3601      	adds	r6, #1
 80098a0:	e7ee      	b.n	8009880 <__libc_init_array+0xc>
 80098a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80098a6:	4798      	blx	r3
 80098a8:	3601      	adds	r6, #1
 80098aa:	e7f2      	b.n	8009892 <__libc_init_array+0x1e>
 80098ac:	0800dd18 	.word	0x0800dd18
 80098b0:	0800dd18 	.word	0x0800dd18
 80098b4:	0800dd18 	.word	0x0800dd18
 80098b8:	0800dd1c 	.word	0x0800dd1c

080098bc <__retarget_lock_init_recursive>:
 80098bc:	4770      	bx	lr

080098be <__retarget_lock_acquire_recursive>:
 80098be:	4770      	bx	lr

080098c0 <__retarget_lock_release_recursive>:
 80098c0:	4770      	bx	lr
	...

080098c4 <nanf>:
 80098c4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80098cc <nanf+0x8>
 80098c8:	4770      	bx	lr
 80098ca:	bf00      	nop
 80098cc:	7fc00000 	.word	0x7fc00000

080098d0 <__assert_func>:
 80098d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098d2:	4614      	mov	r4, r2
 80098d4:	461a      	mov	r2, r3
 80098d6:	4b09      	ldr	r3, [pc, #36]	@ (80098fc <__assert_func+0x2c>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	4605      	mov	r5, r0
 80098dc:	68d8      	ldr	r0, [r3, #12]
 80098de:	b954      	cbnz	r4, 80098f6 <__assert_func+0x26>
 80098e0:	4b07      	ldr	r3, [pc, #28]	@ (8009900 <__assert_func+0x30>)
 80098e2:	461c      	mov	r4, r3
 80098e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098e8:	9100      	str	r1, [sp, #0]
 80098ea:	462b      	mov	r3, r5
 80098ec:	4905      	ldr	r1, [pc, #20]	@ (8009904 <__assert_func+0x34>)
 80098ee:	f003 f8f1 	bl	800cad4 <fiprintf>
 80098f2:	f003 fa4d 	bl	800cd90 <abort>
 80098f6:	4b04      	ldr	r3, [pc, #16]	@ (8009908 <__assert_func+0x38>)
 80098f8:	e7f4      	b.n	80098e4 <__assert_func+0x14>
 80098fa:	bf00      	nop
 80098fc:	20000090 	.word	0x20000090
 8009900:	0800d94d 	.word	0x0800d94d
 8009904:	0800d91f 	.word	0x0800d91f
 8009908:	0800d912 	.word	0x0800d912

0800990c <quorem>:
 800990c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009910:	6903      	ldr	r3, [r0, #16]
 8009912:	690c      	ldr	r4, [r1, #16]
 8009914:	42a3      	cmp	r3, r4
 8009916:	4607      	mov	r7, r0
 8009918:	db7e      	blt.n	8009a18 <quorem+0x10c>
 800991a:	3c01      	subs	r4, #1
 800991c:	f101 0814 	add.w	r8, r1, #20
 8009920:	00a3      	lsls	r3, r4, #2
 8009922:	f100 0514 	add.w	r5, r0, #20
 8009926:	9300      	str	r3, [sp, #0]
 8009928:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800992c:	9301      	str	r3, [sp, #4]
 800992e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009932:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009936:	3301      	adds	r3, #1
 8009938:	429a      	cmp	r2, r3
 800993a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800993e:	fbb2 f6f3 	udiv	r6, r2, r3
 8009942:	d32e      	bcc.n	80099a2 <quorem+0x96>
 8009944:	f04f 0a00 	mov.w	sl, #0
 8009948:	46c4      	mov	ip, r8
 800994a:	46ae      	mov	lr, r5
 800994c:	46d3      	mov	fp, sl
 800994e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009952:	b298      	uxth	r0, r3
 8009954:	fb06 a000 	mla	r0, r6, r0, sl
 8009958:	0c02      	lsrs	r2, r0, #16
 800995a:	0c1b      	lsrs	r3, r3, #16
 800995c:	fb06 2303 	mla	r3, r6, r3, r2
 8009960:	f8de 2000 	ldr.w	r2, [lr]
 8009964:	b280      	uxth	r0, r0
 8009966:	b292      	uxth	r2, r2
 8009968:	1a12      	subs	r2, r2, r0
 800996a:	445a      	add	r2, fp
 800996c:	f8de 0000 	ldr.w	r0, [lr]
 8009970:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009974:	b29b      	uxth	r3, r3
 8009976:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800997a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800997e:	b292      	uxth	r2, r2
 8009980:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009984:	45e1      	cmp	r9, ip
 8009986:	f84e 2b04 	str.w	r2, [lr], #4
 800998a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800998e:	d2de      	bcs.n	800994e <quorem+0x42>
 8009990:	9b00      	ldr	r3, [sp, #0]
 8009992:	58eb      	ldr	r3, [r5, r3]
 8009994:	b92b      	cbnz	r3, 80099a2 <quorem+0x96>
 8009996:	9b01      	ldr	r3, [sp, #4]
 8009998:	3b04      	subs	r3, #4
 800999a:	429d      	cmp	r5, r3
 800999c:	461a      	mov	r2, r3
 800999e:	d32f      	bcc.n	8009a00 <quorem+0xf4>
 80099a0:	613c      	str	r4, [r7, #16]
 80099a2:	4638      	mov	r0, r7
 80099a4:	f001 f9c4 	bl	800ad30 <__mcmp>
 80099a8:	2800      	cmp	r0, #0
 80099aa:	db25      	blt.n	80099f8 <quorem+0xec>
 80099ac:	4629      	mov	r1, r5
 80099ae:	2000      	movs	r0, #0
 80099b0:	f858 2b04 	ldr.w	r2, [r8], #4
 80099b4:	f8d1 c000 	ldr.w	ip, [r1]
 80099b8:	fa1f fe82 	uxth.w	lr, r2
 80099bc:	fa1f f38c 	uxth.w	r3, ip
 80099c0:	eba3 030e 	sub.w	r3, r3, lr
 80099c4:	4403      	add	r3, r0
 80099c6:	0c12      	lsrs	r2, r2, #16
 80099c8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80099cc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80099d0:	b29b      	uxth	r3, r3
 80099d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099d6:	45c1      	cmp	r9, r8
 80099d8:	f841 3b04 	str.w	r3, [r1], #4
 80099dc:	ea4f 4022 	mov.w	r0, r2, asr #16
 80099e0:	d2e6      	bcs.n	80099b0 <quorem+0xa4>
 80099e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80099e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80099ea:	b922      	cbnz	r2, 80099f6 <quorem+0xea>
 80099ec:	3b04      	subs	r3, #4
 80099ee:	429d      	cmp	r5, r3
 80099f0:	461a      	mov	r2, r3
 80099f2:	d30b      	bcc.n	8009a0c <quorem+0x100>
 80099f4:	613c      	str	r4, [r7, #16]
 80099f6:	3601      	adds	r6, #1
 80099f8:	4630      	mov	r0, r6
 80099fa:	b003      	add	sp, #12
 80099fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a00:	6812      	ldr	r2, [r2, #0]
 8009a02:	3b04      	subs	r3, #4
 8009a04:	2a00      	cmp	r2, #0
 8009a06:	d1cb      	bne.n	80099a0 <quorem+0x94>
 8009a08:	3c01      	subs	r4, #1
 8009a0a:	e7c6      	b.n	800999a <quorem+0x8e>
 8009a0c:	6812      	ldr	r2, [r2, #0]
 8009a0e:	3b04      	subs	r3, #4
 8009a10:	2a00      	cmp	r2, #0
 8009a12:	d1ef      	bne.n	80099f4 <quorem+0xe8>
 8009a14:	3c01      	subs	r4, #1
 8009a16:	e7ea      	b.n	80099ee <quorem+0xe2>
 8009a18:	2000      	movs	r0, #0
 8009a1a:	e7ee      	b.n	80099fa <quorem+0xee>
 8009a1c:	0000      	movs	r0, r0
	...

08009a20 <_dtoa_r>:
 8009a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a24:	69c7      	ldr	r7, [r0, #28]
 8009a26:	b099      	sub	sp, #100	@ 0x64
 8009a28:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009a2c:	ec55 4b10 	vmov	r4, r5, d0
 8009a30:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009a32:	9109      	str	r1, [sp, #36]	@ 0x24
 8009a34:	4683      	mov	fp, r0
 8009a36:	920e      	str	r2, [sp, #56]	@ 0x38
 8009a38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009a3a:	b97f      	cbnz	r7, 8009a5c <_dtoa_r+0x3c>
 8009a3c:	2010      	movs	r0, #16
 8009a3e:	f000 fdfd 	bl	800a63c <malloc>
 8009a42:	4602      	mov	r2, r0
 8009a44:	f8cb 001c 	str.w	r0, [fp, #28]
 8009a48:	b920      	cbnz	r0, 8009a54 <_dtoa_r+0x34>
 8009a4a:	4ba7      	ldr	r3, [pc, #668]	@ (8009ce8 <_dtoa_r+0x2c8>)
 8009a4c:	21ef      	movs	r1, #239	@ 0xef
 8009a4e:	48a7      	ldr	r0, [pc, #668]	@ (8009cec <_dtoa_r+0x2cc>)
 8009a50:	f7ff ff3e 	bl	80098d0 <__assert_func>
 8009a54:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009a58:	6007      	str	r7, [r0, #0]
 8009a5a:	60c7      	str	r7, [r0, #12]
 8009a5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009a60:	6819      	ldr	r1, [r3, #0]
 8009a62:	b159      	cbz	r1, 8009a7c <_dtoa_r+0x5c>
 8009a64:	685a      	ldr	r2, [r3, #4]
 8009a66:	604a      	str	r2, [r1, #4]
 8009a68:	2301      	movs	r3, #1
 8009a6a:	4093      	lsls	r3, r2
 8009a6c:	608b      	str	r3, [r1, #8]
 8009a6e:	4658      	mov	r0, fp
 8009a70:	f000 feda 	bl	800a828 <_Bfree>
 8009a74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	601a      	str	r2, [r3, #0]
 8009a7c:	1e2b      	subs	r3, r5, #0
 8009a7e:	bfb9      	ittee	lt
 8009a80:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009a84:	9303      	strlt	r3, [sp, #12]
 8009a86:	2300      	movge	r3, #0
 8009a88:	6033      	strge	r3, [r6, #0]
 8009a8a:	9f03      	ldr	r7, [sp, #12]
 8009a8c:	4b98      	ldr	r3, [pc, #608]	@ (8009cf0 <_dtoa_r+0x2d0>)
 8009a8e:	bfbc      	itt	lt
 8009a90:	2201      	movlt	r2, #1
 8009a92:	6032      	strlt	r2, [r6, #0]
 8009a94:	43bb      	bics	r3, r7
 8009a96:	d112      	bne.n	8009abe <_dtoa_r+0x9e>
 8009a98:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009a9a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009a9e:	6013      	str	r3, [r2, #0]
 8009aa0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009aa4:	4323      	orrs	r3, r4
 8009aa6:	f000 854d 	beq.w	800a544 <_dtoa_r+0xb24>
 8009aaa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009aac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009d04 <_dtoa_r+0x2e4>
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	f000 854f 	beq.w	800a554 <_dtoa_r+0xb34>
 8009ab6:	f10a 0303 	add.w	r3, sl, #3
 8009aba:	f000 bd49 	b.w	800a550 <_dtoa_r+0xb30>
 8009abe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	ec51 0b17 	vmov	r0, r1, d7
 8009ac8:	2300      	movs	r3, #0
 8009aca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009ace:	f7f7 f81b 	bl	8000b08 <__aeabi_dcmpeq>
 8009ad2:	4680      	mov	r8, r0
 8009ad4:	b158      	cbz	r0, 8009aee <_dtoa_r+0xce>
 8009ad6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009ad8:	2301      	movs	r3, #1
 8009ada:	6013      	str	r3, [r2, #0]
 8009adc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009ade:	b113      	cbz	r3, 8009ae6 <_dtoa_r+0xc6>
 8009ae0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009ae2:	4b84      	ldr	r3, [pc, #528]	@ (8009cf4 <_dtoa_r+0x2d4>)
 8009ae4:	6013      	str	r3, [r2, #0]
 8009ae6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009d08 <_dtoa_r+0x2e8>
 8009aea:	f000 bd33 	b.w	800a554 <_dtoa_r+0xb34>
 8009aee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009af2:	aa16      	add	r2, sp, #88	@ 0x58
 8009af4:	a917      	add	r1, sp, #92	@ 0x5c
 8009af6:	4658      	mov	r0, fp
 8009af8:	f001 fa3a 	bl	800af70 <__d2b>
 8009afc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009b00:	4681      	mov	r9, r0
 8009b02:	2e00      	cmp	r6, #0
 8009b04:	d077      	beq.n	8009bf6 <_dtoa_r+0x1d6>
 8009b06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b08:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009b0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009b14:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009b18:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009b1c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009b20:	4619      	mov	r1, r3
 8009b22:	2200      	movs	r2, #0
 8009b24:	4b74      	ldr	r3, [pc, #464]	@ (8009cf8 <_dtoa_r+0x2d8>)
 8009b26:	f7f6 fbcf 	bl	80002c8 <__aeabi_dsub>
 8009b2a:	a369      	add	r3, pc, #420	@ (adr r3, 8009cd0 <_dtoa_r+0x2b0>)
 8009b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b30:	f7f6 fd82 	bl	8000638 <__aeabi_dmul>
 8009b34:	a368      	add	r3, pc, #416	@ (adr r3, 8009cd8 <_dtoa_r+0x2b8>)
 8009b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3a:	f7f6 fbc7 	bl	80002cc <__adddf3>
 8009b3e:	4604      	mov	r4, r0
 8009b40:	4630      	mov	r0, r6
 8009b42:	460d      	mov	r5, r1
 8009b44:	f7f6 fd0e 	bl	8000564 <__aeabi_i2d>
 8009b48:	a365      	add	r3, pc, #404	@ (adr r3, 8009ce0 <_dtoa_r+0x2c0>)
 8009b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4e:	f7f6 fd73 	bl	8000638 <__aeabi_dmul>
 8009b52:	4602      	mov	r2, r0
 8009b54:	460b      	mov	r3, r1
 8009b56:	4620      	mov	r0, r4
 8009b58:	4629      	mov	r1, r5
 8009b5a:	f7f6 fbb7 	bl	80002cc <__adddf3>
 8009b5e:	4604      	mov	r4, r0
 8009b60:	460d      	mov	r5, r1
 8009b62:	f7f7 f819 	bl	8000b98 <__aeabi_d2iz>
 8009b66:	2200      	movs	r2, #0
 8009b68:	4607      	mov	r7, r0
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	4620      	mov	r0, r4
 8009b6e:	4629      	mov	r1, r5
 8009b70:	f7f6 ffd4 	bl	8000b1c <__aeabi_dcmplt>
 8009b74:	b140      	cbz	r0, 8009b88 <_dtoa_r+0x168>
 8009b76:	4638      	mov	r0, r7
 8009b78:	f7f6 fcf4 	bl	8000564 <__aeabi_i2d>
 8009b7c:	4622      	mov	r2, r4
 8009b7e:	462b      	mov	r3, r5
 8009b80:	f7f6 ffc2 	bl	8000b08 <__aeabi_dcmpeq>
 8009b84:	b900      	cbnz	r0, 8009b88 <_dtoa_r+0x168>
 8009b86:	3f01      	subs	r7, #1
 8009b88:	2f16      	cmp	r7, #22
 8009b8a:	d851      	bhi.n	8009c30 <_dtoa_r+0x210>
 8009b8c:	4b5b      	ldr	r3, [pc, #364]	@ (8009cfc <_dtoa_r+0x2dc>)
 8009b8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009b9a:	f7f6 ffbf 	bl	8000b1c <__aeabi_dcmplt>
 8009b9e:	2800      	cmp	r0, #0
 8009ba0:	d048      	beq.n	8009c34 <_dtoa_r+0x214>
 8009ba2:	3f01      	subs	r7, #1
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	9312      	str	r3, [sp, #72]	@ 0x48
 8009ba8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009baa:	1b9b      	subs	r3, r3, r6
 8009bac:	1e5a      	subs	r2, r3, #1
 8009bae:	bf44      	itt	mi
 8009bb0:	f1c3 0801 	rsbmi	r8, r3, #1
 8009bb4:	2300      	movmi	r3, #0
 8009bb6:	9208      	str	r2, [sp, #32]
 8009bb8:	bf54      	ite	pl
 8009bba:	f04f 0800 	movpl.w	r8, #0
 8009bbe:	9308      	strmi	r3, [sp, #32]
 8009bc0:	2f00      	cmp	r7, #0
 8009bc2:	db39      	blt.n	8009c38 <_dtoa_r+0x218>
 8009bc4:	9b08      	ldr	r3, [sp, #32]
 8009bc6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009bc8:	443b      	add	r3, r7
 8009bca:	9308      	str	r3, [sp, #32]
 8009bcc:	2300      	movs	r3, #0
 8009bce:	930a      	str	r3, [sp, #40]	@ 0x28
 8009bd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bd2:	2b09      	cmp	r3, #9
 8009bd4:	d864      	bhi.n	8009ca0 <_dtoa_r+0x280>
 8009bd6:	2b05      	cmp	r3, #5
 8009bd8:	bfc4      	itt	gt
 8009bda:	3b04      	subgt	r3, #4
 8009bdc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009bde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009be0:	f1a3 0302 	sub.w	r3, r3, #2
 8009be4:	bfcc      	ite	gt
 8009be6:	2400      	movgt	r4, #0
 8009be8:	2401      	movle	r4, #1
 8009bea:	2b03      	cmp	r3, #3
 8009bec:	d863      	bhi.n	8009cb6 <_dtoa_r+0x296>
 8009bee:	e8df f003 	tbb	[pc, r3]
 8009bf2:	372a      	.short	0x372a
 8009bf4:	5535      	.short	0x5535
 8009bf6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009bfa:	441e      	add	r6, r3
 8009bfc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009c00:	2b20      	cmp	r3, #32
 8009c02:	bfc1      	itttt	gt
 8009c04:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009c08:	409f      	lslgt	r7, r3
 8009c0a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009c0e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009c12:	bfd6      	itet	le
 8009c14:	f1c3 0320 	rsble	r3, r3, #32
 8009c18:	ea47 0003 	orrgt.w	r0, r7, r3
 8009c1c:	fa04 f003 	lslle.w	r0, r4, r3
 8009c20:	f7f6 fc90 	bl	8000544 <__aeabi_ui2d>
 8009c24:	2201      	movs	r2, #1
 8009c26:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009c2a:	3e01      	subs	r6, #1
 8009c2c:	9214      	str	r2, [sp, #80]	@ 0x50
 8009c2e:	e777      	b.n	8009b20 <_dtoa_r+0x100>
 8009c30:	2301      	movs	r3, #1
 8009c32:	e7b8      	b.n	8009ba6 <_dtoa_r+0x186>
 8009c34:	9012      	str	r0, [sp, #72]	@ 0x48
 8009c36:	e7b7      	b.n	8009ba8 <_dtoa_r+0x188>
 8009c38:	427b      	negs	r3, r7
 8009c3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	eba8 0807 	sub.w	r8, r8, r7
 8009c42:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009c44:	e7c4      	b.n	8009bd0 <_dtoa_r+0x1b0>
 8009c46:	2300      	movs	r3, #0
 8009c48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	dc35      	bgt.n	8009cbc <_dtoa_r+0x29c>
 8009c50:	2301      	movs	r3, #1
 8009c52:	9300      	str	r3, [sp, #0]
 8009c54:	9307      	str	r3, [sp, #28]
 8009c56:	461a      	mov	r2, r3
 8009c58:	920e      	str	r2, [sp, #56]	@ 0x38
 8009c5a:	e00b      	b.n	8009c74 <_dtoa_r+0x254>
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	e7f3      	b.n	8009c48 <_dtoa_r+0x228>
 8009c60:	2300      	movs	r3, #0
 8009c62:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c66:	18fb      	adds	r3, r7, r3
 8009c68:	9300      	str	r3, [sp, #0]
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	9307      	str	r3, [sp, #28]
 8009c70:	bfb8      	it	lt
 8009c72:	2301      	movlt	r3, #1
 8009c74:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009c78:	2100      	movs	r1, #0
 8009c7a:	2204      	movs	r2, #4
 8009c7c:	f102 0514 	add.w	r5, r2, #20
 8009c80:	429d      	cmp	r5, r3
 8009c82:	d91f      	bls.n	8009cc4 <_dtoa_r+0x2a4>
 8009c84:	6041      	str	r1, [r0, #4]
 8009c86:	4658      	mov	r0, fp
 8009c88:	f000 fd8e 	bl	800a7a8 <_Balloc>
 8009c8c:	4682      	mov	sl, r0
 8009c8e:	2800      	cmp	r0, #0
 8009c90:	d13c      	bne.n	8009d0c <_dtoa_r+0x2ec>
 8009c92:	4b1b      	ldr	r3, [pc, #108]	@ (8009d00 <_dtoa_r+0x2e0>)
 8009c94:	4602      	mov	r2, r0
 8009c96:	f240 11af 	movw	r1, #431	@ 0x1af
 8009c9a:	e6d8      	b.n	8009a4e <_dtoa_r+0x2e>
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	e7e0      	b.n	8009c62 <_dtoa_r+0x242>
 8009ca0:	2401      	movs	r4, #1
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ca6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8009cac:	9300      	str	r3, [sp, #0]
 8009cae:	9307      	str	r3, [sp, #28]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	2312      	movs	r3, #18
 8009cb4:	e7d0      	b.n	8009c58 <_dtoa_r+0x238>
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009cba:	e7f5      	b.n	8009ca8 <_dtoa_r+0x288>
 8009cbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cbe:	9300      	str	r3, [sp, #0]
 8009cc0:	9307      	str	r3, [sp, #28]
 8009cc2:	e7d7      	b.n	8009c74 <_dtoa_r+0x254>
 8009cc4:	3101      	adds	r1, #1
 8009cc6:	0052      	lsls	r2, r2, #1
 8009cc8:	e7d8      	b.n	8009c7c <_dtoa_r+0x25c>
 8009cca:	bf00      	nop
 8009ccc:	f3af 8000 	nop.w
 8009cd0:	636f4361 	.word	0x636f4361
 8009cd4:	3fd287a7 	.word	0x3fd287a7
 8009cd8:	8b60c8b3 	.word	0x8b60c8b3
 8009cdc:	3fc68a28 	.word	0x3fc68a28
 8009ce0:	509f79fb 	.word	0x509f79fb
 8009ce4:	3fd34413 	.word	0x3fd34413
 8009ce8:	0800d86c 	.word	0x0800d86c
 8009cec:	0800d95b 	.word	0x0800d95b
 8009cf0:	7ff00000 	.word	0x7ff00000
 8009cf4:	0800dca1 	.word	0x0800dca1
 8009cf8:	3ff80000 	.word	0x3ff80000
 8009cfc:	0800da58 	.word	0x0800da58
 8009d00:	0800d9b3 	.word	0x0800d9b3
 8009d04:	0800d957 	.word	0x0800d957
 8009d08:	0800dca0 	.word	0x0800dca0
 8009d0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009d10:	6018      	str	r0, [r3, #0]
 8009d12:	9b07      	ldr	r3, [sp, #28]
 8009d14:	2b0e      	cmp	r3, #14
 8009d16:	f200 80a4 	bhi.w	8009e62 <_dtoa_r+0x442>
 8009d1a:	2c00      	cmp	r4, #0
 8009d1c:	f000 80a1 	beq.w	8009e62 <_dtoa_r+0x442>
 8009d20:	2f00      	cmp	r7, #0
 8009d22:	dd33      	ble.n	8009d8c <_dtoa_r+0x36c>
 8009d24:	4bad      	ldr	r3, [pc, #692]	@ (8009fdc <_dtoa_r+0x5bc>)
 8009d26:	f007 020f 	and.w	r2, r7, #15
 8009d2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d2e:	ed93 7b00 	vldr	d7, [r3]
 8009d32:	05f8      	lsls	r0, r7, #23
 8009d34:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009d38:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009d3c:	d516      	bpl.n	8009d6c <_dtoa_r+0x34c>
 8009d3e:	4ba8      	ldr	r3, [pc, #672]	@ (8009fe0 <_dtoa_r+0x5c0>)
 8009d40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d48:	f7f6 fda0 	bl	800088c <__aeabi_ddiv>
 8009d4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d50:	f004 040f 	and.w	r4, r4, #15
 8009d54:	2603      	movs	r6, #3
 8009d56:	4da2      	ldr	r5, [pc, #648]	@ (8009fe0 <_dtoa_r+0x5c0>)
 8009d58:	b954      	cbnz	r4, 8009d70 <_dtoa_r+0x350>
 8009d5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d62:	f7f6 fd93 	bl	800088c <__aeabi_ddiv>
 8009d66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d6a:	e028      	b.n	8009dbe <_dtoa_r+0x39e>
 8009d6c:	2602      	movs	r6, #2
 8009d6e:	e7f2      	b.n	8009d56 <_dtoa_r+0x336>
 8009d70:	07e1      	lsls	r1, r4, #31
 8009d72:	d508      	bpl.n	8009d86 <_dtoa_r+0x366>
 8009d74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d78:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009d7c:	f7f6 fc5c 	bl	8000638 <__aeabi_dmul>
 8009d80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d84:	3601      	adds	r6, #1
 8009d86:	1064      	asrs	r4, r4, #1
 8009d88:	3508      	adds	r5, #8
 8009d8a:	e7e5      	b.n	8009d58 <_dtoa_r+0x338>
 8009d8c:	f000 80d2 	beq.w	8009f34 <_dtoa_r+0x514>
 8009d90:	427c      	negs	r4, r7
 8009d92:	4b92      	ldr	r3, [pc, #584]	@ (8009fdc <_dtoa_r+0x5bc>)
 8009d94:	4d92      	ldr	r5, [pc, #584]	@ (8009fe0 <_dtoa_r+0x5c0>)
 8009d96:	f004 020f 	and.w	r2, r4, #15
 8009d9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009da2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009da6:	f7f6 fc47 	bl	8000638 <__aeabi_dmul>
 8009daa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009dae:	1124      	asrs	r4, r4, #4
 8009db0:	2300      	movs	r3, #0
 8009db2:	2602      	movs	r6, #2
 8009db4:	2c00      	cmp	r4, #0
 8009db6:	f040 80b2 	bne.w	8009f1e <_dtoa_r+0x4fe>
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d1d3      	bne.n	8009d66 <_dtoa_r+0x346>
 8009dbe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009dc0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	f000 80b7 	beq.w	8009f38 <_dtoa_r+0x518>
 8009dca:	4b86      	ldr	r3, [pc, #536]	@ (8009fe4 <_dtoa_r+0x5c4>)
 8009dcc:	2200      	movs	r2, #0
 8009dce:	4620      	mov	r0, r4
 8009dd0:	4629      	mov	r1, r5
 8009dd2:	f7f6 fea3 	bl	8000b1c <__aeabi_dcmplt>
 8009dd6:	2800      	cmp	r0, #0
 8009dd8:	f000 80ae 	beq.w	8009f38 <_dtoa_r+0x518>
 8009ddc:	9b07      	ldr	r3, [sp, #28]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	f000 80aa 	beq.w	8009f38 <_dtoa_r+0x518>
 8009de4:	9b00      	ldr	r3, [sp, #0]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	dd37      	ble.n	8009e5a <_dtoa_r+0x43a>
 8009dea:	1e7b      	subs	r3, r7, #1
 8009dec:	9304      	str	r3, [sp, #16]
 8009dee:	4620      	mov	r0, r4
 8009df0:	4b7d      	ldr	r3, [pc, #500]	@ (8009fe8 <_dtoa_r+0x5c8>)
 8009df2:	2200      	movs	r2, #0
 8009df4:	4629      	mov	r1, r5
 8009df6:	f7f6 fc1f 	bl	8000638 <__aeabi_dmul>
 8009dfa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009dfe:	9c00      	ldr	r4, [sp, #0]
 8009e00:	3601      	adds	r6, #1
 8009e02:	4630      	mov	r0, r6
 8009e04:	f7f6 fbae 	bl	8000564 <__aeabi_i2d>
 8009e08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e0c:	f7f6 fc14 	bl	8000638 <__aeabi_dmul>
 8009e10:	4b76      	ldr	r3, [pc, #472]	@ (8009fec <_dtoa_r+0x5cc>)
 8009e12:	2200      	movs	r2, #0
 8009e14:	f7f6 fa5a 	bl	80002cc <__adddf3>
 8009e18:	4605      	mov	r5, r0
 8009e1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009e1e:	2c00      	cmp	r4, #0
 8009e20:	f040 808d 	bne.w	8009f3e <_dtoa_r+0x51e>
 8009e24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e28:	4b71      	ldr	r3, [pc, #452]	@ (8009ff0 <_dtoa_r+0x5d0>)
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	f7f6 fa4c 	bl	80002c8 <__aeabi_dsub>
 8009e30:	4602      	mov	r2, r0
 8009e32:	460b      	mov	r3, r1
 8009e34:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009e38:	462a      	mov	r2, r5
 8009e3a:	4633      	mov	r3, r6
 8009e3c:	f7f6 fe8c 	bl	8000b58 <__aeabi_dcmpgt>
 8009e40:	2800      	cmp	r0, #0
 8009e42:	f040 828b 	bne.w	800a35c <_dtoa_r+0x93c>
 8009e46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e4a:	462a      	mov	r2, r5
 8009e4c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009e50:	f7f6 fe64 	bl	8000b1c <__aeabi_dcmplt>
 8009e54:	2800      	cmp	r0, #0
 8009e56:	f040 8128 	bne.w	800a0aa <_dtoa_r+0x68a>
 8009e5a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009e5e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009e62:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	f2c0 815a 	blt.w	800a11e <_dtoa_r+0x6fe>
 8009e6a:	2f0e      	cmp	r7, #14
 8009e6c:	f300 8157 	bgt.w	800a11e <_dtoa_r+0x6fe>
 8009e70:	4b5a      	ldr	r3, [pc, #360]	@ (8009fdc <_dtoa_r+0x5bc>)
 8009e72:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009e76:	ed93 7b00 	vldr	d7, [r3]
 8009e7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	ed8d 7b00 	vstr	d7, [sp]
 8009e82:	da03      	bge.n	8009e8c <_dtoa_r+0x46c>
 8009e84:	9b07      	ldr	r3, [sp, #28]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	f340 8101 	ble.w	800a08e <_dtoa_r+0x66e>
 8009e8c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009e90:	4656      	mov	r6, sl
 8009e92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e96:	4620      	mov	r0, r4
 8009e98:	4629      	mov	r1, r5
 8009e9a:	f7f6 fcf7 	bl	800088c <__aeabi_ddiv>
 8009e9e:	f7f6 fe7b 	bl	8000b98 <__aeabi_d2iz>
 8009ea2:	4680      	mov	r8, r0
 8009ea4:	f7f6 fb5e 	bl	8000564 <__aeabi_i2d>
 8009ea8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009eac:	f7f6 fbc4 	bl	8000638 <__aeabi_dmul>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	460b      	mov	r3, r1
 8009eb4:	4620      	mov	r0, r4
 8009eb6:	4629      	mov	r1, r5
 8009eb8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009ebc:	f7f6 fa04 	bl	80002c8 <__aeabi_dsub>
 8009ec0:	f806 4b01 	strb.w	r4, [r6], #1
 8009ec4:	9d07      	ldr	r5, [sp, #28]
 8009ec6:	eba6 040a 	sub.w	r4, r6, sl
 8009eca:	42a5      	cmp	r5, r4
 8009ecc:	4602      	mov	r2, r0
 8009ece:	460b      	mov	r3, r1
 8009ed0:	f040 8117 	bne.w	800a102 <_dtoa_r+0x6e2>
 8009ed4:	f7f6 f9fa 	bl	80002cc <__adddf3>
 8009ed8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009edc:	4604      	mov	r4, r0
 8009ede:	460d      	mov	r5, r1
 8009ee0:	f7f6 fe3a 	bl	8000b58 <__aeabi_dcmpgt>
 8009ee4:	2800      	cmp	r0, #0
 8009ee6:	f040 80f9 	bne.w	800a0dc <_dtoa_r+0x6bc>
 8009eea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009eee:	4620      	mov	r0, r4
 8009ef0:	4629      	mov	r1, r5
 8009ef2:	f7f6 fe09 	bl	8000b08 <__aeabi_dcmpeq>
 8009ef6:	b118      	cbz	r0, 8009f00 <_dtoa_r+0x4e0>
 8009ef8:	f018 0f01 	tst.w	r8, #1
 8009efc:	f040 80ee 	bne.w	800a0dc <_dtoa_r+0x6bc>
 8009f00:	4649      	mov	r1, r9
 8009f02:	4658      	mov	r0, fp
 8009f04:	f000 fc90 	bl	800a828 <_Bfree>
 8009f08:	2300      	movs	r3, #0
 8009f0a:	7033      	strb	r3, [r6, #0]
 8009f0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f0e:	3701      	adds	r7, #1
 8009f10:	601f      	str	r7, [r3, #0]
 8009f12:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	f000 831d 	beq.w	800a554 <_dtoa_r+0xb34>
 8009f1a:	601e      	str	r6, [r3, #0]
 8009f1c:	e31a      	b.n	800a554 <_dtoa_r+0xb34>
 8009f1e:	07e2      	lsls	r2, r4, #31
 8009f20:	d505      	bpl.n	8009f2e <_dtoa_r+0x50e>
 8009f22:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009f26:	f7f6 fb87 	bl	8000638 <__aeabi_dmul>
 8009f2a:	3601      	adds	r6, #1
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	1064      	asrs	r4, r4, #1
 8009f30:	3508      	adds	r5, #8
 8009f32:	e73f      	b.n	8009db4 <_dtoa_r+0x394>
 8009f34:	2602      	movs	r6, #2
 8009f36:	e742      	b.n	8009dbe <_dtoa_r+0x39e>
 8009f38:	9c07      	ldr	r4, [sp, #28]
 8009f3a:	9704      	str	r7, [sp, #16]
 8009f3c:	e761      	b.n	8009e02 <_dtoa_r+0x3e2>
 8009f3e:	4b27      	ldr	r3, [pc, #156]	@ (8009fdc <_dtoa_r+0x5bc>)
 8009f40:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009f42:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009f46:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009f4a:	4454      	add	r4, sl
 8009f4c:	2900      	cmp	r1, #0
 8009f4e:	d053      	beq.n	8009ff8 <_dtoa_r+0x5d8>
 8009f50:	4928      	ldr	r1, [pc, #160]	@ (8009ff4 <_dtoa_r+0x5d4>)
 8009f52:	2000      	movs	r0, #0
 8009f54:	f7f6 fc9a 	bl	800088c <__aeabi_ddiv>
 8009f58:	4633      	mov	r3, r6
 8009f5a:	462a      	mov	r2, r5
 8009f5c:	f7f6 f9b4 	bl	80002c8 <__aeabi_dsub>
 8009f60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009f64:	4656      	mov	r6, sl
 8009f66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f6a:	f7f6 fe15 	bl	8000b98 <__aeabi_d2iz>
 8009f6e:	4605      	mov	r5, r0
 8009f70:	f7f6 faf8 	bl	8000564 <__aeabi_i2d>
 8009f74:	4602      	mov	r2, r0
 8009f76:	460b      	mov	r3, r1
 8009f78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f7c:	f7f6 f9a4 	bl	80002c8 <__aeabi_dsub>
 8009f80:	3530      	adds	r5, #48	@ 0x30
 8009f82:	4602      	mov	r2, r0
 8009f84:	460b      	mov	r3, r1
 8009f86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f8a:	f806 5b01 	strb.w	r5, [r6], #1
 8009f8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009f92:	f7f6 fdc3 	bl	8000b1c <__aeabi_dcmplt>
 8009f96:	2800      	cmp	r0, #0
 8009f98:	d171      	bne.n	800a07e <_dtoa_r+0x65e>
 8009f9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f9e:	4911      	ldr	r1, [pc, #68]	@ (8009fe4 <_dtoa_r+0x5c4>)
 8009fa0:	2000      	movs	r0, #0
 8009fa2:	f7f6 f991 	bl	80002c8 <__aeabi_dsub>
 8009fa6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009faa:	f7f6 fdb7 	bl	8000b1c <__aeabi_dcmplt>
 8009fae:	2800      	cmp	r0, #0
 8009fb0:	f040 8095 	bne.w	800a0de <_dtoa_r+0x6be>
 8009fb4:	42a6      	cmp	r6, r4
 8009fb6:	f43f af50 	beq.w	8009e5a <_dtoa_r+0x43a>
 8009fba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8009fe8 <_dtoa_r+0x5c8>)
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	f7f6 fb39 	bl	8000638 <__aeabi_dmul>
 8009fc6:	4b08      	ldr	r3, [pc, #32]	@ (8009fe8 <_dtoa_r+0x5c8>)
 8009fc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009fcc:	2200      	movs	r2, #0
 8009fce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009fd2:	f7f6 fb31 	bl	8000638 <__aeabi_dmul>
 8009fd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009fda:	e7c4      	b.n	8009f66 <_dtoa_r+0x546>
 8009fdc:	0800da58 	.word	0x0800da58
 8009fe0:	0800da30 	.word	0x0800da30
 8009fe4:	3ff00000 	.word	0x3ff00000
 8009fe8:	40240000 	.word	0x40240000
 8009fec:	401c0000 	.word	0x401c0000
 8009ff0:	40140000 	.word	0x40140000
 8009ff4:	3fe00000 	.word	0x3fe00000
 8009ff8:	4631      	mov	r1, r6
 8009ffa:	4628      	mov	r0, r5
 8009ffc:	f7f6 fb1c 	bl	8000638 <__aeabi_dmul>
 800a000:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a004:	9415      	str	r4, [sp, #84]	@ 0x54
 800a006:	4656      	mov	r6, sl
 800a008:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a00c:	f7f6 fdc4 	bl	8000b98 <__aeabi_d2iz>
 800a010:	4605      	mov	r5, r0
 800a012:	f7f6 faa7 	bl	8000564 <__aeabi_i2d>
 800a016:	4602      	mov	r2, r0
 800a018:	460b      	mov	r3, r1
 800a01a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a01e:	f7f6 f953 	bl	80002c8 <__aeabi_dsub>
 800a022:	3530      	adds	r5, #48	@ 0x30
 800a024:	f806 5b01 	strb.w	r5, [r6], #1
 800a028:	4602      	mov	r2, r0
 800a02a:	460b      	mov	r3, r1
 800a02c:	42a6      	cmp	r6, r4
 800a02e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a032:	f04f 0200 	mov.w	r2, #0
 800a036:	d124      	bne.n	800a082 <_dtoa_r+0x662>
 800a038:	4bac      	ldr	r3, [pc, #688]	@ (800a2ec <_dtoa_r+0x8cc>)
 800a03a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a03e:	f7f6 f945 	bl	80002cc <__adddf3>
 800a042:	4602      	mov	r2, r0
 800a044:	460b      	mov	r3, r1
 800a046:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a04a:	f7f6 fd85 	bl	8000b58 <__aeabi_dcmpgt>
 800a04e:	2800      	cmp	r0, #0
 800a050:	d145      	bne.n	800a0de <_dtoa_r+0x6be>
 800a052:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a056:	49a5      	ldr	r1, [pc, #660]	@ (800a2ec <_dtoa_r+0x8cc>)
 800a058:	2000      	movs	r0, #0
 800a05a:	f7f6 f935 	bl	80002c8 <__aeabi_dsub>
 800a05e:	4602      	mov	r2, r0
 800a060:	460b      	mov	r3, r1
 800a062:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a066:	f7f6 fd59 	bl	8000b1c <__aeabi_dcmplt>
 800a06a:	2800      	cmp	r0, #0
 800a06c:	f43f aef5 	beq.w	8009e5a <_dtoa_r+0x43a>
 800a070:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a072:	1e73      	subs	r3, r6, #1
 800a074:	9315      	str	r3, [sp, #84]	@ 0x54
 800a076:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a07a:	2b30      	cmp	r3, #48	@ 0x30
 800a07c:	d0f8      	beq.n	800a070 <_dtoa_r+0x650>
 800a07e:	9f04      	ldr	r7, [sp, #16]
 800a080:	e73e      	b.n	8009f00 <_dtoa_r+0x4e0>
 800a082:	4b9b      	ldr	r3, [pc, #620]	@ (800a2f0 <_dtoa_r+0x8d0>)
 800a084:	f7f6 fad8 	bl	8000638 <__aeabi_dmul>
 800a088:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a08c:	e7bc      	b.n	800a008 <_dtoa_r+0x5e8>
 800a08e:	d10c      	bne.n	800a0aa <_dtoa_r+0x68a>
 800a090:	4b98      	ldr	r3, [pc, #608]	@ (800a2f4 <_dtoa_r+0x8d4>)
 800a092:	2200      	movs	r2, #0
 800a094:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a098:	f7f6 face 	bl	8000638 <__aeabi_dmul>
 800a09c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0a0:	f7f6 fd50 	bl	8000b44 <__aeabi_dcmpge>
 800a0a4:	2800      	cmp	r0, #0
 800a0a6:	f000 8157 	beq.w	800a358 <_dtoa_r+0x938>
 800a0aa:	2400      	movs	r4, #0
 800a0ac:	4625      	mov	r5, r4
 800a0ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0b0:	43db      	mvns	r3, r3
 800a0b2:	9304      	str	r3, [sp, #16]
 800a0b4:	4656      	mov	r6, sl
 800a0b6:	2700      	movs	r7, #0
 800a0b8:	4621      	mov	r1, r4
 800a0ba:	4658      	mov	r0, fp
 800a0bc:	f000 fbb4 	bl	800a828 <_Bfree>
 800a0c0:	2d00      	cmp	r5, #0
 800a0c2:	d0dc      	beq.n	800a07e <_dtoa_r+0x65e>
 800a0c4:	b12f      	cbz	r7, 800a0d2 <_dtoa_r+0x6b2>
 800a0c6:	42af      	cmp	r7, r5
 800a0c8:	d003      	beq.n	800a0d2 <_dtoa_r+0x6b2>
 800a0ca:	4639      	mov	r1, r7
 800a0cc:	4658      	mov	r0, fp
 800a0ce:	f000 fbab 	bl	800a828 <_Bfree>
 800a0d2:	4629      	mov	r1, r5
 800a0d4:	4658      	mov	r0, fp
 800a0d6:	f000 fba7 	bl	800a828 <_Bfree>
 800a0da:	e7d0      	b.n	800a07e <_dtoa_r+0x65e>
 800a0dc:	9704      	str	r7, [sp, #16]
 800a0de:	4633      	mov	r3, r6
 800a0e0:	461e      	mov	r6, r3
 800a0e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0e6:	2a39      	cmp	r2, #57	@ 0x39
 800a0e8:	d107      	bne.n	800a0fa <_dtoa_r+0x6da>
 800a0ea:	459a      	cmp	sl, r3
 800a0ec:	d1f8      	bne.n	800a0e0 <_dtoa_r+0x6c0>
 800a0ee:	9a04      	ldr	r2, [sp, #16]
 800a0f0:	3201      	adds	r2, #1
 800a0f2:	9204      	str	r2, [sp, #16]
 800a0f4:	2230      	movs	r2, #48	@ 0x30
 800a0f6:	f88a 2000 	strb.w	r2, [sl]
 800a0fa:	781a      	ldrb	r2, [r3, #0]
 800a0fc:	3201      	adds	r2, #1
 800a0fe:	701a      	strb	r2, [r3, #0]
 800a100:	e7bd      	b.n	800a07e <_dtoa_r+0x65e>
 800a102:	4b7b      	ldr	r3, [pc, #492]	@ (800a2f0 <_dtoa_r+0x8d0>)
 800a104:	2200      	movs	r2, #0
 800a106:	f7f6 fa97 	bl	8000638 <__aeabi_dmul>
 800a10a:	2200      	movs	r2, #0
 800a10c:	2300      	movs	r3, #0
 800a10e:	4604      	mov	r4, r0
 800a110:	460d      	mov	r5, r1
 800a112:	f7f6 fcf9 	bl	8000b08 <__aeabi_dcmpeq>
 800a116:	2800      	cmp	r0, #0
 800a118:	f43f aebb 	beq.w	8009e92 <_dtoa_r+0x472>
 800a11c:	e6f0      	b.n	8009f00 <_dtoa_r+0x4e0>
 800a11e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a120:	2a00      	cmp	r2, #0
 800a122:	f000 80db 	beq.w	800a2dc <_dtoa_r+0x8bc>
 800a126:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a128:	2a01      	cmp	r2, #1
 800a12a:	f300 80bf 	bgt.w	800a2ac <_dtoa_r+0x88c>
 800a12e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a130:	2a00      	cmp	r2, #0
 800a132:	f000 80b7 	beq.w	800a2a4 <_dtoa_r+0x884>
 800a136:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a13a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a13c:	4646      	mov	r6, r8
 800a13e:	9a08      	ldr	r2, [sp, #32]
 800a140:	2101      	movs	r1, #1
 800a142:	441a      	add	r2, r3
 800a144:	4658      	mov	r0, fp
 800a146:	4498      	add	r8, r3
 800a148:	9208      	str	r2, [sp, #32]
 800a14a:	f000 fc6b 	bl	800aa24 <__i2b>
 800a14e:	4605      	mov	r5, r0
 800a150:	b15e      	cbz	r6, 800a16a <_dtoa_r+0x74a>
 800a152:	9b08      	ldr	r3, [sp, #32]
 800a154:	2b00      	cmp	r3, #0
 800a156:	dd08      	ble.n	800a16a <_dtoa_r+0x74a>
 800a158:	42b3      	cmp	r3, r6
 800a15a:	9a08      	ldr	r2, [sp, #32]
 800a15c:	bfa8      	it	ge
 800a15e:	4633      	movge	r3, r6
 800a160:	eba8 0803 	sub.w	r8, r8, r3
 800a164:	1af6      	subs	r6, r6, r3
 800a166:	1ad3      	subs	r3, r2, r3
 800a168:	9308      	str	r3, [sp, #32]
 800a16a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a16c:	b1f3      	cbz	r3, 800a1ac <_dtoa_r+0x78c>
 800a16e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a170:	2b00      	cmp	r3, #0
 800a172:	f000 80b7 	beq.w	800a2e4 <_dtoa_r+0x8c4>
 800a176:	b18c      	cbz	r4, 800a19c <_dtoa_r+0x77c>
 800a178:	4629      	mov	r1, r5
 800a17a:	4622      	mov	r2, r4
 800a17c:	4658      	mov	r0, fp
 800a17e:	f000 fd11 	bl	800aba4 <__pow5mult>
 800a182:	464a      	mov	r2, r9
 800a184:	4601      	mov	r1, r0
 800a186:	4605      	mov	r5, r0
 800a188:	4658      	mov	r0, fp
 800a18a:	f000 fc61 	bl	800aa50 <__multiply>
 800a18e:	4649      	mov	r1, r9
 800a190:	9004      	str	r0, [sp, #16]
 800a192:	4658      	mov	r0, fp
 800a194:	f000 fb48 	bl	800a828 <_Bfree>
 800a198:	9b04      	ldr	r3, [sp, #16]
 800a19a:	4699      	mov	r9, r3
 800a19c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a19e:	1b1a      	subs	r2, r3, r4
 800a1a0:	d004      	beq.n	800a1ac <_dtoa_r+0x78c>
 800a1a2:	4649      	mov	r1, r9
 800a1a4:	4658      	mov	r0, fp
 800a1a6:	f000 fcfd 	bl	800aba4 <__pow5mult>
 800a1aa:	4681      	mov	r9, r0
 800a1ac:	2101      	movs	r1, #1
 800a1ae:	4658      	mov	r0, fp
 800a1b0:	f000 fc38 	bl	800aa24 <__i2b>
 800a1b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1b6:	4604      	mov	r4, r0
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	f000 81cf 	beq.w	800a55c <_dtoa_r+0xb3c>
 800a1be:	461a      	mov	r2, r3
 800a1c0:	4601      	mov	r1, r0
 800a1c2:	4658      	mov	r0, fp
 800a1c4:	f000 fcee 	bl	800aba4 <__pow5mult>
 800a1c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1ca:	2b01      	cmp	r3, #1
 800a1cc:	4604      	mov	r4, r0
 800a1ce:	f300 8095 	bgt.w	800a2fc <_dtoa_r+0x8dc>
 800a1d2:	9b02      	ldr	r3, [sp, #8]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	f040 8087 	bne.w	800a2e8 <_dtoa_r+0x8c8>
 800a1da:	9b03      	ldr	r3, [sp, #12]
 800a1dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	f040 8089 	bne.w	800a2f8 <_dtoa_r+0x8d8>
 800a1e6:	9b03      	ldr	r3, [sp, #12]
 800a1e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a1ec:	0d1b      	lsrs	r3, r3, #20
 800a1ee:	051b      	lsls	r3, r3, #20
 800a1f0:	b12b      	cbz	r3, 800a1fe <_dtoa_r+0x7de>
 800a1f2:	9b08      	ldr	r3, [sp, #32]
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	9308      	str	r3, [sp, #32]
 800a1f8:	f108 0801 	add.w	r8, r8, #1
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800a200:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a202:	2b00      	cmp	r3, #0
 800a204:	f000 81b0 	beq.w	800a568 <_dtoa_r+0xb48>
 800a208:	6923      	ldr	r3, [r4, #16]
 800a20a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a20e:	6918      	ldr	r0, [r3, #16]
 800a210:	f000 fbbc 	bl	800a98c <__hi0bits>
 800a214:	f1c0 0020 	rsb	r0, r0, #32
 800a218:	9b08      	ldr	r3, [sp, #32]
 800a21a:	4418      	add	r0, r3
 800a21c:	f010 001f 	ands.w	r0, r0, #31
 800a220:	d077      	beq.n	800a312 <_dtoa_r+0x8f2>
 800a222:	f1c0 0320 	rsb	r3, r0, #32
 800a226:	2b04      	cmp	r3, #4
 800a228:	dd6b      	ble.n	800a302 <_dtoa_r+0x8e2>
 800a22a:	9b08      	ldr	r3, [sp, #32]
 800a22c:	f1c0 001c 	rsb	r0, r0, #28
 800a230:	4403      	add	r3, r0
 800a232:	4480      	add	r8, r0
 800a234:	4406      	add	r6, r0
 800a236:	9308      	str	r3, [sp, #32]
 800a238:	f1b8 0f00 	cmp.w	r8, #0
 800a23c:	dd05      	ble.n	800a24a <_dtoa_r+0x82a>
 800a23e:	4649      	mov	r1, r9
 800a240:	4642      	mov	r2, r8
 800a242:	4658      	mov	r0, fp
 800a244:	f000 fd08 	bl	800ac58 <__lshift>
 800a248:	4681      	mov	r9, r0
 800a24a:	9b08      	ldr	r3, [sp, #32]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	dd05      	ble.n	800a25c <_dtoa_r+0x83c>
 800a250:	4621      	mov	r1, r4
 800a252:	461a      	mov	r2, r3
 800a254:	4658      	mov	r0, fp
 800a256:	f000 fcff 	bl	800ac58 <__lshift>
 800a25a:	4604      	mov	r4, r0
 800a25c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d059      	beq.n	800a316 <_dtoa_r+0x8f6>
 800a262:	4621      	mov	r1, r4
 800a264:	4648      	mov	r0, r9
 800a266:	f000 fd63 	bl	800ad30 <__mcmp>
 800a26a:	2800      	cmp	r0, #0
 800a26c:	da53      	bge.n	800a316 <_dtoa_r+0x8f6>
 800a26e:	1e7b      	subs	r3, r7, #1
 800a270:	9304      	str	r3, [sp, #16]
 800a272:	4649      	mov	r1, r9
 800a274:	2300      	movs	r3, #0
 800a276:	220a      	movs	r2, #10
 800a278:	4658      	mov	r0, fp
 800a27a:	f000 faf7 	bl	800a86c <__multadd>
 800a27e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a280:	4681      	mov	r9, r0
 800a282:	2b00      	cmp	r3, #0
 800a284:	f000 8172 	beq.w	800a56c <_dtoa_r+0xb4c>
 800a288:	2300      	movs	r3, #0
 800a28a:	4629      	mov	r1, r5
 800a28c:	220a      	movs	r2, #10
 800a28e:	4658      	mov	r0, fp
 800a290:	f000 faec 	bl	800a86c <__multadd>
 800a294:	9b00      	ldr	r3, [sp, #0]
 800a296:	2b00      	cmp	r3, #0
 800a298:	4605      	mov	r5, r0
 800a29a:	dc67      	bgt.n	800a36c <_dtoa_r+0x94c>
 800a29c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a29e:	2b02      	cmp	r3, #2
 800a2a0:	dc41      	bgt.n	800a326 <_dtoa_r+0x906>
 800a2a2:	e063      	b.n	800a36c <_dtoa_r+0x94c>
 800a2a4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a2a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a2aa:	e746      	b.n	800a13a <_dtoa_r+0x71a>
 800a2ac:	9b07      	ldr	r3, [sp, #28]
 800a2ae:	1e5c      	subs	r4, r3, #1
 800a2b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2b2:	42a3      	cmp	r3, r4
 800a2b4:	bfbf      	itttt	lt
 800a2b6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a2b8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a2ba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a2bc:	1ae3      	sublt	r3, r4, r3
 800a2be:	bfb4      	ite	lt
 800a2c0:	18d2      	addlt	r2, r2, r3
 800a2c2:	1b1c      	subge	r4, r3, r4
 800a2c4:	9b07      	ldr	r3, [sp, #28]
 800a2c6:	bfbc      	itt	lt
 800a2c8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a2ca:	2400      	movlt	r4, #0
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	bfb5      	itete	lt
 800a2d0:	eba8 0603 	sublt.w	r6, r8, r3
 800a2d4:	9b07      	ldrge	r3, [sp, #28]
 800a2d6:	2300      	movlt	r3, #0
 800a2d8:	4646      	movge	r6, r8
 800a2da:	e730      	b.n	800a13e <_dtoa_r+0x71e>
 800a2dc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a2de:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a2e0:	4646      	mov	r6, r8
 800a2e2:	e735      	b.n	800a150 <_dtoa_r+0x730>
 800a2e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a2e6:	e75c      	b.n	800a1a2 <_dtoa_r+0x782>
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	e788      	b.n	800a1fe <_dtoa_r+0x7de>
 800a2ec:	3fe00000 	.word	0x3fe00000
 800a2f0:	40240000 	.word	0x40240000
 800a2f4:	40140000 	.word	0x40140000
 800a2f8:	9b02      	ldr	r3, [sp, #8]
 800a2fa:	e780      	b.n	800a1fe <_dtoa_r+0x7de>
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800a300:	e782      	b.n	800a208 <_dtoa_r+0x7e8>
 800a302:	d099      	beq.n	800a238 <_dtoa_r+0x818>
 800a304:	9a08      	ldr	r2, [sp, #32]
 800a306:	331c      	adds	r3, #28
 800a308:	441a      	add	r2, r3
 800a30a:	4498      	add	r8, r3
 800a30c:	441e      	add	r6, r3
 800a30e:	9208      	str	r2, [sp, #32]
 800a310:	e792      	b.n	800a238 <_dtoa_r+0x818>
 800a312:	4603      	mov	r3, r0
 800a314:	e7f6      	b.n	800a304 <_dtoa_r+0x8e4>
 800a316:	9b07      	ldr	r3, [sp, #28]
 800a318:	9704      	str	r7, [sp, #16]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	dc20      	bgt.n	800a360 <_dtoa_r+0x940>
 800a31e:	9300      	str	r3, [sp, #0]
 800a320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a322:	2b02      	cmp	r3, #2
 800a324:	dd1e      	ble.n	800a364 <_dtoa_r+0x944>
 800a326:	9b00      	ldr	r3, [sp, #0]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f47f aec0 	bne.w	800a0ae <_dtoa_r+0x68e>
 800a32e:	4621      	mov	r1, r4
 800a330:	2205      	movs	r2, #5
 800a332:	4658      	mov	r0, fp
 800a334:	f000 fa9a 	bl	800a86c <__multadd>
 800a338:	4601      	mov	r1, r0
 800a33a:	4604      	mov	r4, r0
 800a33c:	4648      	mov	r0, r9
 800a33e:	f000 fcf7 	bl	800ad30 <__mcmp>
 800a342:	2800      	cmp	r0, #0
 800a344:	f77f aeb3 	ble.w	800a0ae <_dtoa_r+0x68e>
 800a348:	4656      	mov	r6, sl
 800a34a:	2331      	movs	r3, #49	@ 0x31
 800a34c:	f806 3b01 	strb.w	r3, [r6], #1
 800a350:	9b04      	ldr	r3, [sp, #16]
 800a352:	3301      	adds	r3, #1
 800a354:	9304      	str	r3, [sp, #16]
 800a356:	e6ae      	b.n	800a0b6 <_dtoa_r+0x696>
 800a358:	9c07      	ldr	r4, [sp, #28]
 800a35a:	9704      	str	r7, [sp, #16]
 800a35c:	4625      	mov	r5, r4
 800a35e:	e7f3      	b.n	800a348 <_dtoa_r+0x928>
 800a360:	9b07      	ldr	r3, [sp, #28]
 800a362:	9300      	str	r3, [sp, #0]
 800a364:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a366:	2b00      	cmp	r3, #0
 800a368:	f000 8104 	beq.w	800a574 <_dtoa_r+0xb54>
 800a36c:	2e00      	cmp	r6, #0
 800a36e:	dd05      	ble.n	800a37c <_dtoa_r+0x95c>
 800a370:	4629      	mov	r1, r5
 800a372:	4632      	mov	r2, r6
 800a374:	4658      	mov	r0, fp
 800a376:	f000 fc6f 	bl	800ac58 <__lshift>
 800a37a:	4605      	mov	r5, r0
 800a37c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d05a      	beq.n	800a438 <_dtoa_r+0xa18>
 800a382:	6869      	ldr	r1, [r5, #4]
 800a384:	4658      	mov	r0, fp
 800a386:	f000 fa0f 	bl	800a7a8 <_Balloc>
 800a38a:	4606      	mov	r6, r0
 800a38c:	b928      	cbnz	r0, 800a39a <_dtoa_r+0x97a>
 800a38e:	4b84      	ldr	r3, [pc, #528]	@ (800a5a0 <_dtoa_r+0xb80>)
 800a390:	4602      	mov	r2, r0
 800a392:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a396:	f7ff bb5a 	b.w	8009a4e <_dtoa_r+0x2e>
 800a39a:	692a      	ldr	r2, [r5, #16]
 800a39c:	3202      	adds	r2, #2
 800a39e:	0092      	lsls	r2, r2, #2
 800a3a0:	f105 010c 	add.w	r1, r5, #12
 800a3a4:	300c      	adds	r0, #12
 800a3a6:	f002 fcdb 	bl	800cd60 <memcpy>
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	4631      	mov	r1, r6
 800a3ae:	4658      	mov	r0, fp
 800a3b0:	f000 fc52 	bl	800ac58 <__lshift>
 800a3b4:	f10a 0301 	add.w	r3, sl, #1
 800a3b8:	9307      	str	r3, [sp, #28]
 800a3ba:	9b00      	ldr	r3, [sp, #0]
 800a3bc:	4453      	add	r3, sl
 800a3be:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a3c0:	9b02      	ldr	r3, [sp, #8]
 800a3c2:	f003 0301 	and.w	r3, r3, #1
 800a3c6:	462f      	mov	r7, r5
 800a3c8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3ca:	4605      	mov	r5, r0
 800a3cc:	9b07      	ldr	r3, [sp, #28]
 800a3ce:	4621      	mov	r1, r4
 800a3d0:	3b01      	subs	r3, #1
 800a3d2:	4648      	mov	r0, r9
 800a3d4:	9300      	str	r3, [sp, #0]
 800a3d6:	f7ff fa99 	bl	800990c <quorem>
 800a3da:	4639      	mov	r1, r7
 800a3dc:	9002      	str	r0, [sp, #8]
 800a3de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a3e2:	4648      	mov	r0, r9
 800a3e4:	f000 fca4 	bl	800ad30 <__mcmp>
 800a3e8:	462a      	mov	r2, r5
 800a3ea:	9008      	str	r0, [sp, #32]
 800a3ec:	4621      	mov	r1, r4
 800a3ee:	4658      	mov	r0, fp
 800a3f0:	f000 fcba 	bl	800ad68 <__mdiff>
 800a3f4:	68c2      	ldr	r2, [r0, #12]
 800a3f6:	4606      	mov	r6, r0
 800a3f8:	bb02      	cbnz	r2, 800a43c <_dtoa_r+0xa1c>
 800a3fa:	4601      	mov	r1, r0
 800a3fc:	4648      	mov	r0, r9
 800a3fe:	f000 fc97 	bl	800ad30 <__mcmp>
 800a402:	4602      	mov	r2, r0
 800a404:	4631      	mov	r1, r6
 800a406:	4658      	mov	r0, fp
 800a408:	920e      	str	r2, [sp, #56]	@ 0x38
 800a40a:	f000 fa0d 	bl	800a828 <_Bfree>
 800a40e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a410:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a412:	9e07      	ldr	r6, [sp, #28]
 800a414:	ea43 0102 	orr.w	r1, r3, r2
 800a418:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a41a:	4319      	orrs	r1, r3
 800a41c:	d110      	bne.n	800a440 <_dtoa_r+0xa20>
 800a41e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a422:	d029      	beq.n	800a478 <_dtoa_r+0xa58>
 800a424:	9b08      	ldr	r3, [sp, #32]
 800a426:	2b00      	cmp	r3, #0
 800a428:	dd02      	ble.n	800a430 <_dtoa_r+0xa10>
 800a42a:	9b02      	ldr	r3, [sp, #8]
 800a42c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a430:	9b00      	ldr	r3, [sp, #0]
 800a432:	f883 8000 	strb.w	r8, [r3]
 800a436:	e63f      	b.n	800a0b8 <_dtoa_r+0x698>
 800a438:	4628      	mov	r0, r5
 800a43a:	e7bb      	b.n	800a3b4 <_dtoa_r+0x994>
 800a43c:	2201      	movs	r2, #1
 800a43e:	e7e1      	b.n	800a404 <_dtoa_r+0x9e4>
 800a440:	9b08      	ldr	r3, [sp, #32]
 800a442:	2b00      	cmp	r3, #0
 800a444:	db04      	blt.n	800a450 <_dtoa_r+0xa30>
 800a446:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a448:	430b      	orrs	r3, r1
 800a44a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a44c:	430b      	orrs	r3, r1
 800a44e:	d120      	bne.n	800a492 <_dtoa_r+0xa72>
 800a450:	2a00      	cmp	r2, #0
 800a452:	dded      	ble.n	800a430 <_dtoa_r+0xa10>
 800a454:	4649      	mov	r1, r9
 800a456:	2201      	movs	r2, #1
 800a458:	4658      	mov	r0, fp
 800a45a:	f000 fbfd 	bl	800ac58 <__lshift>
 800a45e:	4621      	mov	r1, r4
 800a460:	4681      	mov	r9, r0
 800a462:	f000 fc65 	bl	800ad30 <__mcmp>
 800a466:	2800      	cmp	r0, #0
 800a468:	dc03      	bgt.n	800a472 <_dtoa_r+0xa52>
 800a46a:	d1e1      	bne.n	800a430 <_dtoa_r+0xa10>
 800a46c:	f018 0f01 	tst.w	r8, #1
 800a470:	d0de      	beq.n	800a430 <_dtoa_r+0xa10>
 800a472:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a476:	d1d8      	bne.n	800a42a <_dtoa_r+0xa0a>
 800a478:	9a00      	ldr	r2, [sp, #0]
 800a47a:	2339      	movs	r3, #57	@ 0x39
 800a47c:	7013      	strb	r3, [r2, #0]
 800a47e:	4633      	mov	r3, r6
 800a480:	461e      	mov	r6, r3
 800a482:	3b01      	subs	r3, #1
 800a484:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a488:	2a39      	cmp	r2, #57	@ 0x39
 800a48a:	d052      	beq.n	800a532 <_dtoa_r+0xb12>
 800a48c:	3201      	adds	r2, #1
 800a48e:	701a      	strb	r2, [r3, #0]
 800a490:	e612      	b.n	800a0b8 <_dtoa_r+0x698>
 800a492:	2a00      	cmp	r2, #0
 800a494:	dd07      	ble.n	800a4a6 <_dtoa_r+0xa86>
 800a496:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a49a:	d0ed      	beq.n	800a478 <_dtoa_r+0xa58>
 800a49c:	9a00      	ldr	r2, [sp, #0]
 800a49e:	f108 0301 	add.w	r3, r8, #1
 800a4a2:	7013      	strb	r3, [r2, #0]
 800a4a4:	e608      	b.n	800a0b8 <_dtoa_r+0x698>
 800a4a6:	9b07      	ldr	r3, [sp, #28]
 800a4a8:	9a07      	ldr	r2, [sp, #28]
 800a4aa:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a4ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d028      	beq.n	800a506 <_dtoa_r+0xae6>
 800a4b4:	4649      	mov	r1, r9
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	220a      	movs	r2, #10
 800a4ba:	4658      	mov	r0, fp
 800a4bc:	f000 f9d6 	bl	800a86c <__multadd>
 800a4c0:	42af      	cmp	r7, r5
 800a4c2:	4681      	mov	r9, r0
 800a4c4:	f04f 0300 	mov.w	r3, #0
 800a4c8:	f04f 020a 	mov.w	r2, #10
 800a4cc:	4639      	mov	r1, r7
 800a4ce:	4658      	mov	r0, fp
 800a4d0:	d107      	bne.n	800a4e2 <_dtoa_r+0xac2>
 800a4d2:	f000 f9cb 	bl	800a86c <__multadd>
 800a4d6:	4607      	mov	r7, r0
 800a4d8:	4605      	mov	r5, r0
 800a4da:	9b07      	ldr	r3, [sp, #28]
 800a4dc:	3301      	adds	r3, #1
 800a4de:	9307      	str	r3, [sp, #28]
 800a4e0:	e774      	b.n	800a3cc <_dtoa_r+0x9ac>
 800a4e2:	f000 f9c3 	bl	800a86c <__multadd>
 800a4e6:	4629      	mov	r1, r5
 800a4e8:	4607      	mov	r7, r0
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	220a      	movs	r2, #10
 800a4ee:	4658      	mov	r0, fp
 800a4f0:	f000 f9bc 	bl	800a86c <__multadd>
 800a4f4:	4605      	mov	r5, r0
 800a4f6:	e7f0      	b.n	800a4da <_dtoa_r+0xaba>
 800a4f8:	9b00      	ldr	r3, [sp, #0]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	bfcc      	ite	gt
 800a4fe:	461e      	movgt	r6, r3
 800a500:	2601      	movle	r6, #1
 800a502:	4456      	add	r6, sl
 800a504:	2700      	movs	r7, #0
 800a506:	4649      	mov	r1, r9
 800a508:	2201      	movs	r2, #1
 800a50a:	4658      	mov	r0, fp
 800a50c:	f000 fba4 	bl	800ac58 <__lshift>
 800a510:	4621      	mov	r1, r4
 800a512:	4681      	mov	r9, r0
 800a514:	f000 fc0c 	bl	800ad30 <__mcmp>
 800a518:	2800      	cmp	r0, #0
 800a51a:	dcb0      	bgt.n	800a47e <_dtoa_r+0xa5e>
 800a51c:	d102      	bne.n	800a524 <_dtoa_r+0xb04>
 800a51e:	f018 0f01 	tst.w	r8, #1
 800a522:	d1ac      	bne.n	800a47e <_dtoa_r+0xa5e>
 800a524:	4633      	mov	r3, r6
 800a526:	461e      	mov	r6, r3
 800a528:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a52c:	2a30      	cmp	r2, #48	@ 0x30
 800a52e:	d0fa      	beq.n	800a526 <_dtoa_r+0xb06>
 800a530:	e5c2      	b.n	800a0b8 <_dtoa_r+0x698>
 800a532:	459a      	cmp	sl, r3
 800a534:	d1a4      	bne.n	800a480 <_dtoa_r+0xa60>
 800a536:	9b04      	ldr	r3, [sp, #16]
 800a538:	3301      	adds	r3, #1
 800a53a:	9304      	str	r3, [sp, #16]
 800a53c:	2331      	movs	r3, #49	@ 0x31
 800a53e:	f88a 3000 	strb.w	r3, [sl]
 800a542:	e5b9      	b.n	800a0b8 <_dtoa_r+0x698>
 800a544:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a546:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a5a4 <_dtoa_r+0xb84>
 800a54a:	b11b      	cbz	r3, 800a554 <_dtoa_r+0xb34>
 800a54c:	f10a 0308 	add.w	r3, sl, #8
 800a550:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a552:	6013      	str	r3, [r2, #0]
 800a554:	4650      	mov	r0, sl
 800a556:	b019      	add	sp, #100	@ 0x64
 800a558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a55c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a55e:	2b01      	cmp	r3, #1
 800a560:	f77f ae37 	ble.w	800a1d2 <_dtoa_r+0x7b2>
 800a564:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a566:	930a      	str	r3, [sp, #40]	@ 0x28
 800a568:	2001      	movs	r0, #1
 800a56a:	e655      	b.n	800a218 <_dtoa_r+0x7f8>
 800a56c:	9b00      	ldr	r3, [sp, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	f77f aed6 	ble.w	800a320 <_dtoa_r+0x900>
 800a574:	4656      	mov	r6, sl
 800a576:	4621      	mov	r1, r4
 800a578:	4648      	mov	r0, r9
 800a57a:	f7ff f9c7 	bl	800990c <quorem>
 800a57e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a582:	f806 8b01 	strb.w	r8, [r6], #1
 800a586:	9b00      	ldr	r3, [sp, #0]
 800a588:	eba6 020a 	sub.w	r2, r6, sl
 800a58c:	4293      	cmp	r3, r2
 800a58e:	ddb3      	ble.n	800a4f8 <_dtoa_r+0xad8>
 800a590:	4649      	mov	r1, r9
 800a592:	2300      	movs	r3, #0
 800a594:	220a      	movs	r2, #10
 800a596:	4658      	mov	r0, fp
 800a598:	f000 f968 	bl	800a86c <__multadd>
 800a59c:	4681      	mov	r9, r0
 800a59e:	e7ea      	b.n	800a576 <_dtoa_r+0xb56>
 800a5a0:	0800d9b3 	.word	0x0800d9b3
 800a5a4:	0800d94e 	.word	0x0800d94e

0800a5a8 <_free_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	4605      	mov	r5, r0
 800a5ac:	2900      	cmp	r1, #0
 800a5ae:	d041      	beq.n	800a634 <_free_r+0x8c>
 800a5b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5b4:	1f0c      	subs	r4, r1, #4
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	bfb8      	it	lt
 800a5ba:	18e4      	addlt	r4, r4, r3
 800a5bc:	f000 f8e8 	bl	800a790 <__malloc_lock>
 800a5c0:	4a1d      	ldr	r2, [pc, #116]	@ (800a638 <_free_r+0x90>)
 800a5c2:	6813      	ldr	r3, [r2, #0]
 800a5c4:	b933      	cbnz	r3, 800a5d4 <_free_r+0x2c>
 800a5c6:	6063      	str	r3, [r4, #4]
 800a5c8:	6014      	str	r4, [r2, #0]
 800a5ca:	4628      	mov	r0, r5
 800a5cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5d0:	f000 b8e4 	b.w	800a79c <__malloc_unlock>
 800a5d4:	42a3      	cmp	r3, r4
 800a5d6:	d908      	bls.n	800a5ea <_free_r+0x42>
 800a5d8:	6820      	ldr	r0, [r4, #0]
 800a5da:	1821      	adds	r1, r4, r0
 800a5dc:	428b      	cmp	r3, r1
 800a5de:	bf01      	itttt	eq
 800a5e0:	6819      	ldreq	r1, [r3, #0]
 800a5e2:	685b      	ldreq	r3, [r3, #4]
 800a5e4:	1809      	addeq	r1, r1, r0
 800a5e6:	6021      	streq	r1, [r4, #0]
 800a5e8:	e7ed      	b.n	800a5c6 <_free_r+0x1e>
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	b10b      	cbz	r3, 800a5f4 <_free_r+0x4c>
 800a5f0:	42a3      	cmp	r3, r4
 800a5f2:	d9fa      	bls.n	800a5ea <_free_r+0x42>
 800a5f4:	6811      	ldr	r1, [r2, #0]
 800a5f6:	1850      	adds	r0, r2, r1
 800a5f8:	42a0      	cmp	r0, r4
 800a5fa:	d10b      	bne.n	800a614 <_free_r+0x6c>
 800a5fc:	6820      	ldr	r0, [r4, #0]
 800a5fe:	4401      	add	r1, r0
 800a600:	1850      	adds	r0, r2, r1
 800a602:	4283      	cmp	r3, r0
 800a604:	6011      	str	r1, [r2, #0]
 800a606:	d1e0      	bne.n	800a5ca <_free_r+0x22>
 800a608:	6818      	ldr	r0, [r3, #0]
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	6053      	str	r3, [r2, #4]
 800a60e:	4408      	add	r0, r1
 800a610:	6010      	str	r0, [r2, #0]
 800a612:	e7da      	b.n	800a5ca <_free_r+0x22>
 800a614:	d902      	bls.n	800a61c <_free_r+0x74>
 800a616:	230c      	movs	r3, #12
 800a618:	602b      	str	r3, [r5, #0]
 800a61a:	e7d6      	b.n	800a5ca <_free_r+0x22>
 800a61c:	6820      	ldr	r0, [r4, #0]
 800a61e:	1821      	adds	r1, r4, r0
 800a620:	428b      	cmp	r3, r1
 800a622:	bf04      	itt	eq
 800a624:	6819      	ldreq	r1, [r3, #0]
 800a626:	685b      	ldreq	r3, [r3, #4]
 800a628:	6063      	str	r3, [r4, #4]
 800a62a:	bf04      	itt	eq
 800a62c:	1809      	addeq	r1, r1, r0
 800a62e:	6021      	streq	r1, [r4, #0]
 800a630:	6054      	str	r4, [r2, #4]
 800a632:	e7ca      	b.n	800a5ca <_free_r+0x22>
 800a634:	bd38      	pop	{r3, r4, r5, pc}
 800a636:	bf00      	nop
 800a638:	20000604 	.word	0x20000604

0800a63c <malloc>:
 800a63c:	4b02      	ldr	r3, [pc, #8]	@ (800a648 <malloc+0xc>)
 800a63e:	4601      	mov	r1, r0
 800a640:	6818      	ldr	r0, [r3, #0]
 800a642:	f000 b825 	b.w	800a690 <_malloc_r>
 800a646:	bf00      	nop
 800a648:	20000090 	.word	0x20000090

0800a64c <sbrk_aligned>:
 800a64c:	b570      	push	{r4, r5, r6, lr}
 800a64e:	4e0f      	ldr	r6, [pc, #60]	@ (800a68c <sbrk_aligned+0x40>)
 800a650:	460c      	mov	r4, r1
 800a652:	6831      	ldr	r1, [r6, #0]
 800a654:	4605      	mov	r5, r0
 800a656:	b911      	cbnz	r1, 800a65e <sbrk_aligned+0x12>
 800a658:	f002 fb72 	bl	800cd40 <_sbrk_r>
 800a65c:	6030      	str	r0, [r6, #0]
 800a65e:	4621      	mov	r1, r4
 800a660:	4628      	mov	r0, r5
 800a662:	f002 fb6d 	bl	800cd40 <_sbrk_r>
 800a666:	1c43      	adds	r3, r0, #1
 800a668:	d103      	bne.n	800a672 <sbrk_aligned+0x26>
 800a66a:	f04f 34ff 	mov.w	r4, #4294967295
 800a66e:	4620      	mov	r0, r4
 800a670:	bd70      	pop	{r4, r5, r6, pc}
 800a672:	1cc4      	adds	r4, r0, #3
 800a674:	f024 0403 	bic.w	r4, r4, #3
 800a678:	42a0      	cmp	r0, r4
 800a67a:	d0f8      	beq.n	800a66e <sbrk_aligned+0x22>
 800a67c:	1a21      	subs	r1, r4, r0
 800a67e:	4628      	mov	r0, r5
 800a680:	f002 fb5e 	bl	800cd40 <_sbrk_r>
 800a684:	3001      	adds	r0, #1
 800a686:	d1f2      	bne.n	800a66e <sbrk_aligned+0x22>
 800a688:	e7ef      	b.n	800a66a <sbrk_aligned+0x1e>
 800a68a:	bf00      	nop
 800a68c:	20000600 	.word	0x20000600

0800a690 <_malloc_r>:
 800a690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a694:	1ccd      	adds	r5, r1, #3
 800a696:	f025 0503 	bic.w	r5, r5, #3
 800a69a:	3508      	adds	r5, #8
 800a69c:	2d0c      	cmp	r5, #12
 800a69e:	bf38      	it	cc
 800a6a0:	250c      	movcc	r5, #12
 800a6a2:	2d00      	cmp	r5, #0
 800a6a4:	4606      	mov	r6, r0
 800a6a6:	db01      	blt.n	800a6ac <_malloc_r+0x1c>
 800a6a8:	42a9      	cmp	r1, r5
 800a6aa:	d904      	bls.n	800a6b6 <_malloc_r+0x26>
 800a6ac:	230c      	movs	r3, #12
 800a6ae:	6033      	str	r3, [r6, #0]
 800a6b0:	2000      	movs	r0, #0
 800a6b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a78c <_malloc_r+0xfc>
 800a6ba:	f000 f869 	bl	800a790 <__malloc_lock>
 800a6be:	f8d8 3000 	ldr.w	r3, [r8]
 800a6c2:	461c      	mov	r4, r3
 800a6c4:	bb44      	cbnz	r4, 800a718 <_malloc_r+0x88>
 800a6c6:	4629      	mov	r1, r5
 800a6c8:	4630      	mov	r0, r6
 800a6ca:	f7ff ffbf 	bl	800a64c <sbrk_aligned>
 800a6ce:	1c43      	adds	r3, r0, #1
 800a6d0:	4604      	mov	r4, r0
 800a6d2:	d158      	bne.n	800a786 <_malloc_r+0xf6>
 800a6d4:	f8d8 4000 	ldr.w	r4, [r8]
 800a6d8:	4627      	mov	r7, r4
 800a6da:	2f00      	cmp	r7, #0
 800a6dc:	d143      	bne.n	800a766 <_malloc_r+0xd6>
 800a6de:	2c00      	cmp	r4, #0
 800a6e0:	d04b      	beq.n	800a77a <_malloc_r+0xea>
 800a6e2:	6823      	ldr	r3, [r4, #0]
 800a6e4:	4639      	mov	r1, r7
 800a6e6:	4630      	mov	r0, r6
 800a6e8:	eb04 0903 	add.w	r9, r4, r3
 800a6ec:	f002 fb28 	bl	800cd40 <_sbrk_r>
 800a6f0:	4581      	cmp	r9, r0
 800a6f2:	d142      	bne.n	800a77a <_malloc_r+0xea>
 800a6f4:	6821      	ldr	r1, [r4, #0]
 800a6f6:	1a6d      	subs	r5, r5, r1
 800a6f8:	4629      	mov	r1, r5
 800a6fa:	4630      	mov	r0, r6
 800a6fc:	f7ff ffa6 	bl	800a64c <sbrk_aligned>
 800a700:	3001      	adds	r0, #1
 800a702:	d03a      	beq.n	800a77a <_malloc_r+0xea>
 800a704:	6823      	ldr	r3, [r4, #0]
 800a706:	442b      	add	r3, r5
 800a708:	6023      	str	r3, [r4, #0]
 800a70a:	f8d8 3000 	ldr.w	r3, [r8]
 800a70e:	685a      	ldr	r2, [r3, #4]
 800a710:	bb62      	cbnz	r2, 800a76c <_malloc_r+0xdc>
 800a712:	f8c8 7000 	str.w	r7, [r8]
 800a716:	e00f      	b.n	800a738 <_malloc_r+0xa8>
 800a718:	6822      	ldr	r2, [r4, #0]
 800a71a:	1b52      	subs	r2, r2, r5
 800a71c:	d420      	bmi.n	800a760 <_malloc_r+0xd0>
 800a71e:	2a0b      	cmp	r2, #11
 800a720:	d917      	bls.n	800a752 <_malloc_r+0xc2>
 800a722:	1961      	adds	r1, r4, r5
 800a724:	42a3      	cmp	r3, r4
 800a726:	6025      	str	r5, [r4, #0]
 800a728:	bf18      	it	ne
 800a72a:	6059      	strne	r1, [r3, #4]
 800a72c:	6863      	ldr	r3, [r4, #4]
 800a72e:	bf08      	it	eq
 800a730:	f8c8 1000 	streq.w	r1, [r8]
 800a734:	5162      	str	r2, [r4, r5]
 800a736:	604b      	str	r3, [r1, #4]
 800a738:	4630      	mov	r0, r6
 800a73a:	f000 f82f 	bl	800a79c <__malloc_unlock>
 800a73e:	f104 000b 	add.w	r0, r4, #11
 800a742:	1d23      	adds	r3, r4, #4
 800a744:	f020 0007 	bic.w	r0, r0, #7
 800a748:	1ac2      	subs	r2, r0, r3
 800a74a:	bf1c      	itt	ne
 800a74c:	1a1b      	subne	r3, r3, r0
 800a74e:	50a3      	strne	r3, [r4, r2]
 800a750:	e7af      	b.n	800a6b2 <_malloc_r+0x22>
 800a752:	6862      	ldr	r2, [r4, #4]
 800a754:	42a3      	cmp	r3, r4
 800a756:	bf0c      	ite	eq
 800a758:	f8c8 2000 	streq.w	r2, [r8]
 800a75c:	605a      	strne	r2, [r3, #4]
 800a75e:	e7eb      	b.n	800a738 <_malloc_r+0xa8>
 800a760:	4623      	mov	r3, r4
 800a762:	6864      	ldr	r4, [r4, #4]
 800a764:	e7ae      	b.n	800a6c4 <_malloc_r+0x34>
 800a766:	463c      	mov	r4, r7
 800a768:	687f      	ldr	r7, [r7, #4]
 800a76a:	e7b6      	b.n	800a6da <_malloc_r+0x4a>
 800a76c:	461a      	mov	r2, r3
 800a76e:	685b      	ldr	r3, [r3, #4]
 800a770:	42a3      	cmp	r3, r4
 800a772:	d1fb      	bne.n	800a76c <_malloc_r+0xdc>
 800a774:	2300      	movs	r3, #0
 800a776:	6053      	str	r3, [r2, #4]
 800a778:	e7de      	b.n	800a738 <_malloc_r+0xa8>
 800a77a:	230c      	movs	r3, #12
 800a77c:	6033      	str	r3, [r6, #0]
 800a77e:	4630      	mov	r0, r6
 800a780:	f000 f80c 	bl	800a79c <__malloc_unlock>
 800a784:	e794      	b.n	800a6b0 <_malloc_r+0x20>
 800a786:	6005      	str	r5, [r0, #0]
 800a788:	e7d6      	b.n	800a738 <_malloc_r+0xa8>
 800a78a:	bf00      	nop
 800a78c:	20000604 	.word	0x20000604

0800a790 <__malloc_lock>:
 800a790:	4801      	ldr	r0, [pc, #4]	@ (800a798 <__malloc_lock+0x8>)
 800a792:	f7ff b894 	b.w	80098be <__retarget_lock_acquire_recursive>
 800a796:	bf00      	nop
 800a798:	200005fc 	.word	0x200005fc

0800a79c <__malloc_unlock>:
 800a79c:	4801      	ldr	r0, [pc, #4]	@ (800a7a4 <__malloc_unlock+0x8>)
 800a79e:	f7ff b88f 	b.w	80098c0 <__retarget_lock_release_recursive>
 800a7a2:	bf00      	nop
 800a7a4:	200005fc 	.word	0x200005fc

0800a7a8 <_Balloc>:
 800a7a8:	b570      	push	{r4, r5, r6, lr}
 800a7aa:	69c6      	ldr	r6, [r0, #28]
 800a7ac:	4604      	mov	r4, r0
 800a7ae:	460d      	mov	r5, r1
 800a7b0:	b976      	cbnz	r6, 800a7d0 <_Balloc+0x28>
 800a7b2:	2010      	movs	r0, #16
 800a7b4:	f7ff ff42 	bl	800a63c <malloc>
 800a7b8:	4602      	mov	r2, r0
 800a7ba:	61e0      	str	r0, [r4, #28]
 800a7bc:	b920      	cbnz	r0, 800a7c8 <_Balloc+0x20>
 800a7be:	4b18      	ldr	r3, [pc, #96]	@ (800a820 <_Balloc+0x78>)
 800a7c0:	4818      	ldr	r0, [pc, #96]	@ (800a824 <_Balloc+0x7c>)
 800a7c2:	216b      	movs	r1, #107	@ 0x6b
 800a7c4:	f7ff f884 	bl	80098d0 <__assert_func>
 800a7c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a7cc:	6006      	str	r6, [r0, #0]
 800a7ce:	60c6      	str	r6, [r0, #12]
 800a7d0:	69e6      	ldr	r6, [r4, #28]
 800a7d2:	68f3      	ldr	r3, [r6, #12]
 800a7d4:	b183      	cbz	r3, 800a7f8 <_Balloc+0x50>
 800a7d6:	69e3      	ldr	r3, [r4, #28]
 800a7d8:	68db      	ldr	r3, [r3, #12]
 800a7da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a7de:	b9b8      	cbnz	r0, 800a810 <_Balloc+0x68>
 800a7e0:	2101      	movs	r1, #1
 800a7e2:	fa01 f605 	lsl.w	r6, r1, r5
 800a7e6:	1d72      	adds	r2, r6, #5
 800a7e8:	0092      	lsls	r2, r2, #2
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	f002 fad7 	bl	800cd9e <_calloc_r>
 800a7f0:	b160      	cbz	r0, 800a80c <_Balloc+0x64>
 800a7f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a7f6:	e00e      	b.n	800a816 <_Balloc+0x6e>
 800a7f8:	2221      	movs	r2, #33	@ 0x21
 800a7fa:	2104      	movs	r1, #4
 800a7fc:	4620      	mov	r0, r4
 800a7fe:	f002 face 	bl	800cd9e <_calloc_r>
 800a802:	69e3      	ldr	r3, [r4, #28]
 800a804:	60f0      	str	r0, [r6, #12]
 800a806:	68db      	ldr	r3, [r3, #12]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d1e4      	bne.n	800a7d6 <_Balloc+0x2e>
 800a80c:	2000      	movs	r0, #0
 800a80e:	bd70      	pop	{r4, r5, r6, pc}
 800a810:	6802      	ldr	r2, [r0, #0]
 800a812:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a816:	2300      	movs	r3, #0
 800a818:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a81c:	e7f7      	b.n	800a80e <_Balloc+0x66>
 800a81e:	bf00      	nop
 800a820:	0800d86c 	.word	0x0800d86c
 800a824:	0800d9c4 	.word	0x0800d9c4

0800a828 <_Bfree>:
 800a828:	b570      	push	{r4, r5, r6, lr}
 800a82a:	69c6      	ldr	r6, [r0, #28]
 800a82c:	4605      	mov	r5, r0
 800a82e:	460c      	mov	r4, r1
 800a830:	b976      	cbnz	r6, 800a850 <_Bfree+0x28>
 800a832:	2010      	movs	r0, #16
 800a834:	f7ff ff02 	bl	800a63c <malloc>
 800a838:	4602      	mov	r2, r0
 800a83a:	61e8      	str	r0, [r5, #28]
 800a83c:	b920      	cbnz	r0, 800a848 <_Bfree+0x20>
 800a83e:	4b09      	ldr	r3, [pc, #36]	@ (800a864 <_Bfree+0x3c>)
 800a840:	4809      	ldr	r0, [pc, #36]	@ (800a868 <_Bfree+0x40>)
 800a842:	218f      	movs	r1, #143	@ 0x8f
 800a844:	f7ff f844 	bl	80098d0 <__assert_func>
 800a848:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a84c:	6006      	str	r6, [r0, #0]
 800a84e:	60c6      	str	r6, [r0, #12]
 800a850:	b13c      	cbz	r4, 800a862 <_Bfree+0x3a>
 800a852:	69eb      	ldr	r3, [r5, #28]
 800a854:	6862      	ldr	r2, [r4, #4]
 800a856:	68db      	ldr	r3, [r3, #12]
 800a858:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a85c:	6021      	str	r1, [r4, #0]
 800a85e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a862:	bd70      	pop	{r4, r5, r6, pc}
 800a864:	0800d86c 	.word	0x0800d86c
 800a868:	0800d9c4 	.word	0x0800d9c4

0800a86c <__multadd>:
 800a86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a870:	690d      	ldr	r5, [r1, #16]
 800a872:	4607      	mov	r7, r0
 800a874:	460c      	mov	r4, r1
 800a876:	461e      	mov	r6, r3
 800a878:	f101 0c14 	add.w	ip, r1, #20
 800a87c:	2000      	movs	r0, #0
 800a87e:	f8dc 3000 	ldr.w	r3, [ip]
 800a882:	b299      	uxth	r1, r3
 800a884:	fb02 6101 	mla	r1, r2, r1, r6
 800a888:	0c1e      	lsrs	r6, r3, #16
 800a88a:	0c0b      	lsrs	r3, r1, #16
 800a88c:	fb02 3306 	mla	r3, r2, r6, r3
 800a890:	b289      	uxth	r1, r1
 800a892:	3001      	adds	r0, #1
 800a894:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a898:	4285      	cmp	r5, r0
 800a89a:	f84c 1b04 	str.w	r1, [ip], #4
 800a89e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a8a2:	dcec      	bgt.n	800a87e <__multadd+0x12>
 800a8a4:	b30e      	cbz	r6, 800a8ea <__multadd+0x7e>
 800a8a6:	68a3      	ldr	r3, [r4, #8]
 800a8a8:	42ab      	cmp	r3, r5
 800a8aa:	dc19      	bgt.n	800a8e0 <__multadd+0x74>
 800a8ac:	6861      	ldr	r1, [r4, #4]
 800a8ae:	4638      	mov	r0, r7
 800a8b0:	3101      	adds	r1, #1
 800a8b2:	f7ff ff79 	bl	800a7a8 <_Balloc>
 800a8b6:	4680      	mov	r8, r0
 800a8b8:	b928      	cbnz	r0, 800a8c6 <__multadd+0x5a>
 800a8ba:	4602      	mov	r2, r0
 800a8bc:	4b0c      	ldr	r3, [pc, #48]	@ (800a8f0 <__multadd+0x84>)
 800a8be:	480d      	ldr	r0, [pc, #52]	@ (800a8f4 <__multadd+0x88>)
 800a8c0:	21ba      	movs	r1, #186	@ 0xba
 800a8c2:	f7ff f805 	bl	80098d0 <__assert_func>
 800a8c6:	6922      	ldr	r2, [r4, #16]
 800a8c8:	3202      	adds	r2, #2
 800a8ca:	f104 010c 	add.w	r1, r4, #12
 800a8ce:	0092      	lsls	r2, r2, #2
 800a8d0:	300c      	adds	r0, #12
 800a8d2:	f002 fa45 	bl	800cd60 <memcpy>
 800a8d6:	4621      	mov	r1, r4
 800a8d8:	4638      	mov	r0, r7
 800a8da:	f7ff ffa5 	bl	800a828 <_Bfree>
 800a8de:	4644      	mov	r4, r8
 800a8e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a8e4:	3501      	adds	r5, #1
 800a8e6:	615e      	str	r6, [r3, #20]
 800a8e8:	6125      	str	r5, [r4, #16]
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8f0:	0800d9b3 	.word	0x0800d9b3
 800a8f4:	0800d9c4 	.word	0x0800d9c4

0800a8f8 <__s2b>:
 800a8f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8fc:	460c      	mov	r4, r1
 800a8fe:	4615      	mov	r5, r2
 800a900:	461f      	mov	r7, r3
 800a902:	2209      	movs	r2, #9
 800a904:	3308      	adds	r3, #8
 800a906:	4606      	mov	r6, r0
 800a908:	fb93 f3f2 	sdiv	r3, r3, r2
 800a90c:	2100      	movs	r1, #0
 800a90e:	2201      	movs	r2, #1
 800a910:	429a      	cmp	r2, r3
 800a912:	db09      	blt.n	800a928 <__s2b+0x30>
 800a914:	4630      	mov	r0, r6
 800a916:	f7ff ff47 	bl	800a7a8 <_Balloc>
 800a91a:	b940      	cbnz	r0, 800a92e <__s2b+0x36>
 800a91c:	4602      	mov	r2, r0
 800a91e:	4b19      	ldr	r3, [pc, #100]	@ (800a984 <__s2b+0x8c>)
 800a920:	4819      	ldr	r0, [pc, #100]	@ (800a988 <__s2b+0x90>)
 800a922:	21d3      	movs	r1, #211	@ 0xd3
 800a924:	f7fe ffd4 	bl	80098d0 <__assert_func>
 800a928:	0052      	lsls	r2, r2, #1
 800a92a:	3101      	adds	r1, #1
 800a92c:	e7f0      	b.n	800a910 <__s2b+0x18>
 800a92e:	9b08      	ldr	r3, [sp, #32]
 800a930:	6143      	str	r3, [r0, #20]
 800a932:	2d09      	cmp	r5, #9
 800a934:	f04f 0301 	mov.w	r3, #1
 800a938:	6103      	str	r3, [r0, #16]
 800a93a:	dd16      	ble.n	800a96a <__s2b+0x72>
 800a93c:	f104 0909 	add.w	r9, r4, #9
 800a940:	46c8      	mov	r8, r9
 800a942:	442c      	add	r4, r5
 800a944:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a948:	4601      	mov	r1, r0
 800a94a:	3b30      	subs	r3, #48	@ 0x30
 800a94c:	220a      	movs	r2, #10
 800a94e:	4630      	mov	r0, r6
 800a950:	f7ff ff8c 	bl	800a86c <__multadd>
 800a954:	45a0      	cmp	r8, r4
 800a956:	d1f5      	bne.n	800a944 <__s2b+0x4c>
 800a958:	f1a5 0408 	sub.w	r4, r5, #8
 800a95c:	444c      	add	r4, r9
 800a95e:	1b2d      	subs	r5, r5, r4
 800a960:	1963      	adds	r3, r4, r5
 800a962:	42bb      	cmp	r3, r7
 800a964:	db04      	blt.n	800a970 <__s2b+0x78>
 800a966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a96a:	340a      	adds	r4, #10
 800a96c:	2509      	movs	r5, #9
 800a96e:	e7f6      	b.n	800a95e <__s2b+0x66>
 800a970:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a974:	4601      	mov	r1, r0
 800a976:	3b30      	subs	r3, #48	@ 0x30
 800a978:	220a      	movs	r2, #10
 800a97a:	4630      	mov	r0, r6
 800a97c:	f7ff ff76 	bl	800a86c <__multadd>
 800a980:	e7ee      	b.n	800a960 <__s2b+0x68>
 800a982:	bf00      	nop
 800a984:	0800d9b3 	.word	0x0800d9b3
 800a988:	0800d9c4 	.word	0x0800d9c4

0800a98c <__hi0bits>:
 800a98c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a990:	4603      	mov	r3, r0
 800a992:	bf36      	itet	cc
 800a994:	0403      	lslcc	r3, r0, #16
 800a996:	2000      	movcs	r0, #0
 800a998:	2010      	movcc	r0, #16
 800a99a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a99e:	bf3c      	itt	cc
 800a9a0:	021b      	lslcc	r3, r3, #8
 800a9a2:	3008      	addcc	r0, #8
 800a9a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9a8:	bf3c      	itt	cc
 800a9aa:	011b      	lslcc	r3, r3, #4
 800a9ac:	3004      	addcc	r0, #4
 800a9ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9b2:	bf3c      	itt	cc
 800a9b4:	009b      	lslcc	r3, r3, #2
 800a9b6:	3002      	addcc	r0, #2
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	db05      	blt.n	800a9c8 <__hi0bits+0x3c>
 800a9bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a9c0:	f100 0001 	add.w	r0, r0, #1
 800a9c4:	bf08      	it	eq
 800a9c6:	2020      	moveq	r0, #32
 800a9c8:	4770      	bx	lr

0800a9ca <__lo0bits>:
 800a9ca:	6803      	ldr	r3, [r0, #0]
 800a9cc:	4602      	mov	r2, r0
 800a9ce:	f013 0007 	ands.w	r0, r3, #7
 800a9d2:	d00b      	beq.n	800a9ec <__lo0bits+0x22>
 800a9d4:	07d9      	lsls	r1, r3, #31
 800a9d6:	d421      	bmi.n	800aa1c <__lo0bits+0x52>
 800a9d8:	0798      	lsls	r0, r3, #30
 800a9da:	bf49      	itett	mi
 800a9dc:	085b      	lsrmi	r3, r3, #1
 800a9de:	089b      	lsrpl	r3, r3, #2
 800a9e0:	2001      	movmi	r0, #1
 800a9e2:	6013      	strmi	r3, [r2, #0]
 800a9e4:	bf5c      	itt	pl
 800a9e6:	6013      	strpl	r3, [r2, #0]
 800a9e8:	2002      	movpl	r0, #2
 800a9ea:	4770      	bx	lr
 800a9ec:	b299      	uxth	r1, r3
 800a9ee:	b909      	cbnz	r1, 800a9f4 <__lo0bits+0x2a>
 800a9f0:	0c1b      	lsrs	r3, r3, #16
 800a9f2:	2010      	movs	r0, #16
 800a9f4:	b2d9      	uxtb	r1, r3
 800a9f6:	b909      	cbnz	r1, 800a9fc <__lo0bits+0x32>
 800a9f8:	3008      	adds	r0, #8
 800a9fa:	0a1b      	lsrs	r3, r3, #8
 800a9fc:	0719      	lsls	r1, r3, #28
 800a9fe:	bf04      	itt	eq
 800aa00:	091b      	lsreq	r3, r3, #4
 800aa02:	3004      	addeq	r0, #4
 800aa04:	0799      	lsls	r1, r3, #30
 800aa06:	bf04      	itt	eq
 800aa08:	089b      	lsreq	r3, r3, #2
 800aa0a:	3002      	addeq	r0, #2
 800aa0c:	07d9      	lsls	r1, r3, #31
 800aa0e:	d403      	bmi.n	800aa18 <__lo0bits+0x4e>
 800aa10:	085b      	lsrs	r3, r3, #1
 800aa12:	f100 0001 	add.w	r0, r0, #1
 800aa16:	d003      	beq.n	800aa20 <__lo0bits+0x56>
 800aa18:	6013      	str	r3, [r2, #0]
 800aa1a:	4770      	bx	lr
 800aa1c:	2000      	movs	r0, #0
 800aa1e:	4770      	bx	lr
 800aa20:	2020      	movs	r0, #32
 800aa22:	4770      	bx	lr

0800aa24 <__i2b>:
 800aa24:	b510      	push	{r4, lr}
 800aa26:	460c      	mov	r4, r1
 800aa28:	2101      	movs	r1, #1
 800aa2a:	f7ff febd 	bl	800a7a8 <_Balloc>
 800aa2e:	4602      	mov	r2, r0
 800aa30:	b928      	cbnz	r0, 800aa3e <__i2b+0x1a>
 800aa32:	4b05      	ldr	r3, [pc, #20]	@ (800aa48 <__i2b+0x24>)
 800aa34:	4805      	ldr	r0, [pc, #20]	@ (800aa4c <__i2b+0x28>)
 800aa36:	f240 1145 	movw	r1, #325	@ 0x145
 800aa3a:	f7fe ff49 	bl	80098d0 <__assert_func>
 800aa3e:	2301      	movs	r3, #1
 800aa40:	6144      	str	r4, [r0, #20]
 800aa42:	6103      	str	r3, [r0, #16]
 800aa44:	bd10      	pop	{r4, pc}
 800aa46:	bf00      	nop
 800aa48:	0800d9b3 	.word	0x0800d9b3
 800aa4c:	0800d9c4 	.word	0x0800d9c4

0800aa50 <__multiply>:
 800aa50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa54:	4614      	mov	r4, r2
 800aa56:	690a      	ldr	r2, [r1, #16]
 800aa58:	6923      	ldr	r3, [r4, #16]
 800aa5a:	429a      	cmp	r2, r3
 800aa5c:	bfa8      	it	ge
 800aa5e:	4623      	movge	r3, r4
 800aa60:	460f      	mov	r7, r1
 800aa62:	bfa4      	itt	ge
 800aa64:	460c      	movge	r4, r1
 800aa66:	461f      	movge	r7, r3
 800aa68:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800aa6c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800aa70:	68a3      	ldr	r3, [r4, #8]
 800aa72:	6861      	ldr	r1, [r4, #4]
 800aa74:	eb0a 0609 	add.w	r6, sl, r9
 800aa78:	42b3      	cmp	r3, r6
 800aa7a:	b085      	sub	sp, #20
 800aa7c:	bfb8      	it	lt
 800aa7e:	3101      	addlt	r1, #1
 800aa80:	f7ff fe92 	bl	800a7a8 <_Balloc>
 800aa84:	b930      	cbnz	r0, 800aa94 <__multiply+0x44>
 800aa86:	4602      	mov	r2, r0
 800aa88:	4b44      	ldr	r3, [pc, #272]	@ (800ab9c <__multiply+0x14c>)
 800aa8a:	4845      	ldr	r0, [pc, #276]	@ (800aba0 <__multiply+0x150>)
 800aa8c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aa90:	f7fe ff1e 	bl	80098d0 <__assert_func>
 800aa94:	f100 0514 	add.w	r5, r0, #20
 800aa98:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800aa9c:	462b      	mov	r3, r5
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	4543      	cmp	r3, r8
 800aaa2:	d321      	bcc.n	800aae8 <__multiply+0x98>
 800aaa4:	f107 0114 	add.w	r1, r7, #20
 800aaa8:	f104 0214 	add.w	r2, r4, #20
 800aaac:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800aab0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800aab4:	9302      	str	r3, [sp, #8]
 800aab6:	1b13      	subs	r3, r2, r4
 800aab8:	3b15      	subs	r3, #21
 800aaba:	f023 0303 	bic.w	r3, r3, #3
 800aabe:	3304      	adds	r3, #4
 800aac0:	f104 0715 	add.w	r7, r4, #21
 800aac4:	42ba      	cmp	r2, r7
 800aac6:	bf38      	it	cc
 800aac8:	2304      	movcc	r3, #4
 800aaca:	9301      	str	r3, [sp, #4]
 800aacc:	9b02      	ldr	r3, [sp, #8]
 800aace:	9103      	str	r1, [sp, #12]
 800aad0:	428b      	cmp	r3, r1
 800aad2:	d80c      	bhi.n	800aaee <__multiply+0x9e>
 800aad4:	2e00      	cmp	r6, #0
 800aad6:	dd03      	ble.n	800aae0 <__multiply+0x90>
 800aad8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d05b      	beq.n	800ab98 <__multiply+0x148>
 800aae0:	6106      	str	r6, [r0, #16]
 800aae2:	b005      	add	sp, #20
 800aae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aae8:	f843 2b04 	str.w	r2, [r3], #4
 800aaec:	e7d8      	b.n	800aaa0 <__multiply+0x50>
 800aaee:	f8b1 a000 	ldrh.w	sl, [r1]
 800aaf2:	f1ba 0f00 	cmp.w	sl, #0
 800aaf6:	d024      	beq.n	800ab42 <__multiply+0xf2>
 800aaf8:	f104 0e14 	add.w	lr, r4, #20
 800aafc:	46a9      	mov	r9, r5
 800aafe:	f04f 0c00 	mov.w	ip, #0
 800ab02:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ab06:	f8d9 3000 	ldr.w	r3, [r9]
 800ab0a:	fa1f fb87 	uxth.w	fp, r7
 800ab0e:	b29b      	uxth	r3, r3
 800ab10:	fb0a 330b 	mla	r3, sl, fp, r3
 800ab14:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ab18:	f8d9 7000 	ldr.w	r7, [r9]
 800ab1c:	4463      	add	r3, ip
 800ab1e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ab22:	fb0a c70b 	mla	r7, sl, fp, ip
 800ab26:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ab2a:	b29b      	uxth	r3, r3
 800ab2c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ab30:	4572      	cmp	r2, lr
 800ab32:	f849 3b04 	str.w	r3, [r9], #4
 800ab36:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ab3a:	d8e2      	bhi.n	800ab02 <__multiply+0xb2>
 800ab3c:	9b01      	ldr	r3, [sp, #4]
 800ab3e:	f845 c003 	str.w	ip, [r5, r3]
 800ab42:	9b03      	ldr	r3, [sp, #12]
 800ab44:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ab48:	3104      	adds	r1, #4
 800ab4a:	f1b9 0f00 	cmp.w	r9, #0
 800ab4e:	d021      	beq.n	800ab94 <__multiply+0x144>
 800ab50:	682b      	ldr	r3, [r5, #0]
 800ab52:	f104 0c14 	add.w	ip, r4, #20
 800ab56:	46ae      	mov	lr, r5
 800ab58:	f04f 0a00 	mov.w	sl, #0
 800ab5c:	f8bc b000 	ldrh.w	fp, [ip]
 800ab60:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ab64:	fb09 770b 	mla	r7, r9, fp, r7
 800ab68:	4457      	add	r7, sl
 800ab6a:	b29b      	uxth	r3, r3
 800ab6c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ab70:	f84e 3b04 	str.w	r3, [lr], #4
 800ab74:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ab78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab7c:	f8be 3000 	ldrh.w	r3, [lr]
 800ab80:	fb09 330a 	mla	r3, r9, sl, r3
 800ab84:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ab88:	4562      	cmp	r2, ip
 800ab8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab8e:	d8e5      	bhi.n	800ab5c <__multiply+0x10c>
 800ab90:	9f01      	ldr	r7, [sp, #4]
 800ab92:	51eb      	str	r3, [r5, r7]
 800ab94:	3504      	adds	r5, #4
 800ab96:	e799      	b.n	800aacc <__multiply+0x7c>
 800ab98:	3e01      	subs	r6, #1
 800ab9a:	e79b      	b.n	800aad4 <__multiply+0x84>
 800ab9c:	0800d9b3 	.word	0x0800d9b3
 800aba0:	0800d9c4 	.word	0x0800d9c4

0800aba4 <__pow5mult>:
 800aba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aba8:	4615      	mov	r5, r2
 800abaa:	f012 0203 	ands.w	r2, r2, #3
 800abae:	4607      	mov	r7, r0
 800abb0:	460e      	mov	r6, r1
 800abb2:	d007      	beq.n	800abc4 <__pow5mult+0x20>
 800abb4:	4c25      	ldr	r4, [pc, #148]	@ (800ac4c <__pow5mult+0xa8>)
 800abb6:	3a01      	subs	r2, #1
 800abb8:	2300      	movs	r3, #0
 800abba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800abbe:	f7ff fe55 	bl	800a86c <__multadd>
 800abc2:	4606      	mov	r6, r0
 800abc4:	10ad      	asrs	r5, r5, #2
 800abc6:	d03d      	beq.n	800ac44 <__pow5mult+0xa0>
 800abc8:	69fc      	ldr	r4, [r7, #28]
 800abca:	b97c      	cbnz	r4, 800abec <__pow5mult+0x48>
 800abcc:	2010      	movs	r0, #16
 800abce:	f7ff fd35 	bl	800a63c <malloc>
 800abd2:	4602      	mov	r2, r0
 800abd4:	61f8      	str	r0, [r7, #28]
 800abd6:	b928      	cbnz	r0, 800abe4 <__pow5mult+0x40>
 800abd8:	4b1d      	ldr	r3, [pc, #116]	@ (800ac50 <__pow5mult+0xac>)
 800abda:	481e      	ldr	r0, [pc, #120]	@ (800ac54 <__pow5mult+0xb0>)
 800abdc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800abe0:	f7fe fe76 	bl	80098d0 <__assert_func>
 800abe4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800abe8:	6004      	str	r4, [r0, #0]
 800abea:	60c4      	str	r4, [r0, #12]
 800abec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800abf0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800abf4:	b94c      	cbnz	r4, 800ac0a <__pow5mult+0x66>
 800abf6:	f240 2171 	movw	r1, #625	@ 0x271
 800abfa:	4638      	mov	r0, r7
 800abfc:	f7ff ff12 	bl	800aa24 <__i2b>
 800ac00:	2300      	movs	r3, #0
 800ac02:	f8c8 0008 	str.w	r0, [r8, #8]
 800ac06:	4604      	mov	r4, r0
 800ac08:	6003      	str	r3, [r0, #0]
 800ac0a:	f04f 0900 	mov.w	r9, #0
 800ac0e:	07eb      	lsls	r3, r5, #31
 800ac10:	d50a      	bpl.n	800ac28 <__pow5mult+0x84>
 800ac12:	4631      	mov	r1, r6
 800ac14:	4622      	mov	r2, r4
 800ac16:	4638      	mov	r0, r7
 800ac18:	f7ff ff1a 	bl	800aa50 <__multiply>
 800ac1c:	4631      	mov	r1, r6
 800ac1e:	4680      	mov	r8, r0
 800ac20:	4638      	mov	r0, r7
 800ac22:	f7ff fe01 	bl	800a828 <_Bfree>
 800ac26:	4646      	mov	r6, r8
 800ac28:	106d      	asrs	r5, r5, #1
 800ac2a:	d00b      	beq.n	800ac44 <__pow5mult+0xa0>
 800ac2c:	6820      	ldr	r0, [r4, #0]
 800ac2e:	b938      	cbnz	r0, 800ac40 <__pow5mult+0x9c>
 800ac30:	4622      	mov	r2, r4
 800ac32:	4621      	mov	r1, r4
 800ac34:	4638      	mov	r0, r7
 800ac36:	f7ff ff0b 	bl	800aa50 <__multiply>
 800ac3a:	6020      	str	r0, [r4, #0]
 800ac3c:	f8c0 9000 	str.w	r9, [r0]
 800ac40:	4604      	mov	r4, r0
 800ac42:	e7e4      	b.n	800ac0e <__pow5mult+0x6a>
 800ac44:	4630      	mov	r0, r6
 800ac46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac4a:	bf00      	nop
 800ac4c:	0800da20 	.word	0x0800da20
 800ac50:	0800d86c 	.word	0x0800d86c
 800ac54:	0800d9c4 	.word	0x0800d9c4

0800ac58 <__lshift>:
 800ac58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac5c:	460c      	mov	r4, r1
 800ac5e:	6849      	ldr	r1, [r1, #4]
 800ac60:	6923      	ldr	r3, [r4, #16]
 800ac62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ac66:	68a3      	ldr	r3, [r4, #8]
 800ac68:	4607      	mov	r7, r0
 800ac6a:	4691      	mov	r9, r2
 800ac6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac70:	f108 0601 	add.w	r6, r8, #1
 800ac74:	42b3      	cmp	r3, r6
 800ac76:	db0b      	blt.n	800ac90 <__lshift+0x38>
 800ac78:	4638      	mov	r0, r7
 800ac7a:	f7ff fd95 	bl	800a7a8 <_Balloc>
 800ac7e:	4605      	mov	r5, r0
 800ac80:	b948      	cbnz	r0, 800ac96 <__lshift+0x3e>
 800ac82:	4602      	mov	r2, r0
 800ac84:	4b28      	ldr	r3, [pc, #160]	@ (800ad28 <__lshift+0xd0>)
 800ac86:	4829      	ldr	r0, [pc, #164]	@ (800ad2c <__lshift+0xd4>)
 800ac88:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ac8c:	f7fe fe20 	bl	80098d0 <__assert_func>
 800ac90:	3101      	adds	r1, #1
 800ac92:	005b      	lsls	r3, r3, #1
 800ac94:	e7ee      	b.n	800ac74 <__lshift+0x1c>
 800ac96:	2300      	movs	r3, #0
 800ac98:	f100 0114 	add.w	r1, r0, #20
 800ac9c:	f100 0210 	add.w	r2, r0, #16
 800aca0:	4618      	mov	r0, r3
 800aca2:	4553      	cmp	r3, sl
 800aca4:	db33      	blt.n	800ad0e <__lshift+0xb6>
 800aca6:	6920      	ldr	r0, [r4, #16]
 800aca8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800acac:	f104 0314 	add.w	r3, r4, #20
 800acb0:	f019 091f 	ands.w	r9, r9, #31
 800acb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800acb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800acbc:	d02b      	beq.n	800ad16 <__lshift+0xbe>
 800acbe:	f1c9 0e20 	rsb	lr, r9, #32
 800acc2:	468a      	mov	sl, r1
 800acc4:	2200      	movs	r2, #0
 800acc6:	6818      	ldr	r0, [r3, #0]
 800acc8:	fa00 f009 	lsl.w	r0, r0, r9
 800accc:	4310      	orrs	r0, r2
 800acce:	f84a 0b04 	str.w	r0, [sl], #4
 800acd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800acd6:	459c      	cmp	ip, r3
 800acd8:	fa22 f20e 	lsr.w	r2, r2, lr
 800acdc:	d8f3      	bhi.n	800acc6 <__lshift+0x6e>
 800acde:	ebac 0304 	sub.w	r3, ip, r4
 800ace2:	3b15      	subs	r3, #21
 800ace4:	f023 0303 	bic.w	r3, r3, #3
 800ace8:	3304      	adds	r3, #4
 800acea:	f104 0015 	add.w	r0, r4, #21
 800acee:	4584      	cmp	ip, r0
 800acf0:	bf38      	it	cc
 800acf2:	2304      	movcc	r3, #4
 800acf4:	50ca      	str	r2, [r1, r3]
 800acf6:	b10a      	cbz	r2, 800acfc <__lshift+0xa4>
 800acf8:	f108 0602 	add.w	r6, r8, #2
 800acfc:	3e01      	subs	r6, #1
 800acfe:	4638      	mov	r0, r7
 800ad00:	612e      	str	r6, [r5, #16]
 800ad02:	4621      	mov	r1, r4
 800ad04:	f7ff fd90 	bl	800a828 <_Bfree>
 800ad08:	4628      	mov	r0, r5
 800ad0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad0e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ad12:	3301      	adds	r3, #1
 800ad14:	e7c5      	b.n	800aca2 <__lshift+0x4a>
 800ad16:	3904      	subs	r1, #4
 800ad18:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad1c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ad20:	459c      	cmp	ip, r3
 800ad22:	d8f9      	bhi.n	800ad18 <__lshift+0xc0>
 800ad24:	e7ea      	b.n	800acfc <__lshift+0xa4>
 800ad26:	bf00      	nop
 800ad28:	0800d9b3 	.word	0x0800d9b3
 800ad2c:	0800d9c4 	.word	0x0800d9c4

0800ad30 <__mcmp>:
 800ad30:	690a      	ldr	r2, [r1, #16]
 800ad32:	4603      	mov	r3, r0
 800ad34:	6900      	ldr	r0, [r0, #16]
 800ad36:	1a80      	subs	r0, r0, r2
 800ad38:	b530      	push	{r4, r5, lr}
 800ad3a:	d10e      	bne.n	800ad5a <__mcmp+0x2a>
 800ad3c:	3314      	adds	r3, #20
 800ad3e:	3114      	adds	r1, #20
 800ad40:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ad44:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ad48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ad4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ad50:	4295      	cmp	r5, r2
 800ad52:	d003      	beq.n	800ad5c <__mcmp+0x2c>
 800ad54:	d205      	bcs.n	800ad62 <__mcmp+0x32>
 800ad56:	f04f 30ff 	mov.w	r0, #4294967295
 800ad5a:	bd30      	pop	{r4, r5, pc}
 800ad5c:	42a3      	cmp	r3, r4
 800ad5e:	d3f3      	bcc.n	800ad48 <__mcmp+0x18>
 800ad60:	e7fb      	b.n	800ad5a <__mcmp+0x2a>
 800ad62:	2001      	movs	r0, #1
 800ad64:	e7f9      	b.n	800ad5a <__mcmp+0x2a>
	...

0800ad68 <__mdiff>:
 800ad68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad6c:	4689      	mov	r9, r1
 800ad6e:	4606      	mov	r6, r0
 800ad70:	4611      	mov	r1, r2
 800ad72:	4648      	mov	r0, r9
 800ad74:	4614      	mov	r4, r2
 800ad76:	f7ff ffdb 	bl	800ad30 <__mcmp>
 800ad7a:	1e05      	subs	r5, r0, #0
 800ad7c:	d112      	bne.n	800ada4 <__mdiff+0x3c>
 800ad7e:	4629      	mov	r1, r5
 800ad80:	4630      	mov	r0, r6
 800ad82:	f7ff fd11 	bl	800a7a8 <_Balloc>
 800ad86:	4602      	mov	r2, r0
 800ad88:	b928      	cbnz	r0, 800ad96 <__mdiff+0x2e>
 800ad8a:	4b3f      	ldr	r3, [pc, #252]	@ (800ae88 <__mdiff+0x120>)
 800ad8c:	f240 2137 	movw	r1, #567	@ 0x237
 800ad90:	483e      	ldr	r0, [pc, #248]	@ (800ae8c <__mdiff+0x124>)
 800ad92:	f7fe fd9d 	bl	80098d0 <__assert_func>
 800ad96:	2301      	movs	r3, #1
 800ad98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ad9c:	4610      	mov	r0, r2
 800ad9e:	b003      	add	sp, #12
 800ada0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ada4:	bfbc      	itt	lt
 800ada6:	464b      	movlt	r3, r9
 800ada8:	46a1      	movlt	r9, r4
 800adaa:	4630      	mov	r0, r6
 800adac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800adb0:	bfba      	itte	lt
 800adb2:	461c      	movlt	r4, r3
 800adb4:	2501      	movlt	r5, #1
 800adb6:	2500      	movge	r5, #0
 800adb8:	f7ff fcf6 	bl	800a7a8 <_Balloc>
 800adbc:	4602      	mov	r2, r0
 800adbe:	b918      	cbnz	r0, 800adc8 <__mdiff+0x60>
 800adc0:	4b31      	ldr	r3, [pc, #196]	@ (800ae88 <__mdiff+0x120>)
 800adc2:	f240 2145 	movw	r1, #581	@ 0x245
 800adc6:	e7e3      	b.n	800ad90 <__mdiff+0x28>
 800adc8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800adcc:	6926      	ldr	r6, [r4, #16]
 800adce:	60c5      	str	r5, [r0, #12]
 800add0:	f109 0310 	add.w	r3, r9, #16
 800add4:	f109 0514 	add.w	r5, r9, #20
 800add8:	f104 0e14 	add.w	lr, r4, #20
 800addc:	f100 0b14 	add.w	fp, r0, #20
 800ade0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ade4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ade8:	9301      	str	r3, [sp, #4]
 800adea:	46d9      	mov	r9, fp
 800adec:	f04f 0c00 	mov.w	ip, #0
 800adf0:	9b01      	ldr	r3, [sp, #4]
 800adf2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800adf6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800adfa:	9301      	str	r3, [sp, #4]
 800adfc:	fa1f f38a 	uxth.w	r3, sl
 800ae00:	4619      	mov	r1, r3
 800ae02:	b283      	uxth	r3, r0
 800ae04:	1acb      	subs	r3, r1, r3
 800ae06:	0c00      	lsrs	r0, r0, #16
 800ae08:	4463      	add	r3, ip
 800ae0a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ae0e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ae12:	b29b      	uxth	r3, r3
 800ae14:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ae18:	4576      	cmp	r6, lr
 800ae1a:	f849 3b04 	str.w	r3, [r9], #4
 800ae1e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ae22:	d8e5      	bhi.n	800adf0 <__mdiff+0x88>
 800ae24:	1b33      	subs	r3, r6, r4
 800ae26:	3b15      	subs	r3, #21
 800ae28:	f023 0303 	bic.w	r3, r3, #3
 800ae2c:	3415      	adds	r4, #21
 800ae2e:	3304      	adds	r3, #4
 800ae30:	42a6      	cmp	r6, r4
 800ae32:	bf38      	it	cc
 800ae34:	2304      	movcc	r3, #4
 800ae36:	441d      	add	r5, r3
 800ae38:	445b      	add	r3, fp
 800ae3a:	461e      	mov	r6, r3
 800ae3c:	462c      	mov	r4, r5
 800ae3e:	4544      	cmp	r4, r8
 800ae40:	d30e      	bcc.n	800ae60 <__mdiff+0xf8>
 800ae42:	f108 0103 	add.w	r1, r8, #3
 800ae46:	1b49      	subs	r1, r1, r5
 800ae48:	f021 0103 	bic.w	r1, r1, #3
 800ae4c:	3d03      	subs	r5, #3
 800ae4e:	45a8      	cmp	r8, r5
 800ae50:	bf38      	it	cc
 800ae52:	2100      	movcc	r1, #0
 800ae54:	440b      	add	r3, r1
 800ae56:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ae5a:	b191      	cbz	r1, 800ae82 <__mdiff+0x11a>
 800ae5c:	6117      	str	r7, [r2, #16]
 800ae5e:	e79d      	b.n	800ad9c <__mdiff+0x34>
 800ae60:	f854 1b04 	ldr.w	r1, [r4], #4
 800ae64:	46e6      	mov	lr, ip
 800ae66:	0c08      	lsrs	r0, r1, #16
 800ae68:	fa1c fc81 	uxtah	ip, ip, r1
 800ae6c:	4471      	add	r1, lr
 800ae6e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ae72:	b289      	uxth	r1, r1
 800ae74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ae78:	f846 1b04 	str.w	r1, [r6], #4
 800ae7c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ae80:	e7dd      	b.n	800ae3e <__mdiff+0xd6>
 800ae82:	3f01      	subs	r7, #1
 800ae84:	e7e7      	b.n	800ae56 <__mdiff+0xee>
 800ae86:	bf00      	nop
 800ae88:	0800d9b3 	.word	0x0800d9b3
 800ae8c:	0800d9c4 	.word	0x0800d9c4

0800ae90 <__ulp>:
 800ae90:	b082      	sub	sp, #8
 800ae92:	ed8d 0b00 	vstr	d0, [sp]
 800ae96:	9a01      	ldr	r2, [sp, #4]
 800ae98:	4b0f      	ldr	r3, [pc, #60]	@ (800aed8 <__ulp+0x48>)
 800ae9a:	4013      	ands	r3, r2
 800ae9c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	dc08      	bgt.n	800aeb6 <__ulp+0x26>
 800aea4:	425b      	negs	r3, r3
 800aea6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800aeaa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800aeae:	da04      	bge.n	800aeba <__ulp+0x2a>
 800aeb0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aeb4:	4113      	asrs	r3, r2
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	e008      	b.n	800aecc <__ulp+0x3c>
 800aeba:	f1a2 0314 	sub.w	r3, r2, #20
 800aebe:	2b1e      	cmp	r3, #30
 800aec0:	bfda      	itte	le
 800aec2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800aec6:	40da      	lsrle	r2, r3
 800aec8:	2201      	movgt	r2, #1
 800aeca:	2300      	movs	r3, #0
 800aecc:	4619      	mov	r1, r3
 800aece:	4610      	mov	r0, r2
 800aed0:	ec41 0b10 	vmov	d0, r0, r1
 800aed4:	b002      	add	sp, #8
 800aed6:	4770      	bx	lr
 800aed8:	7ff00000 	.word	0x7ff00000

0800aedc <__b2d>:
 800aedc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aee0:	6906      	ldr	r6, [r0, #16]
 800aee2:	f100 0814 	add.w	r8, r0, #20
 800aee6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800aeea:	1f37      	subs	r7, r6, #4
 800aeec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aef0:	4610      	mov	r0, r2
 800aef2:	f7ff fd4b 	bl	800a98c <__hi0bits>
 800aef6:	f1c0 0320 	rsb	r3, r0, #32
 800aefa:	280a      	cmp	r0, #10
 800aefc:	600b      	str	r3, [r1, #0]
 800aefe:	491b      	ldr	r1, [pc, #108]	@ (800af6c <__b2d+0x90>)
 800af00:	dc15      	bgt.n	800af2e <__b2d+0x52>
 800af02:	f1c0 0c0b 	rsb	ip, r0, #11
 800af06:	fa22 f30c 	lsr.w	r3, r2, ip
 800af0a:	45b8      	cmp	r8, r7
 800af0c:	ea43 0501 	orr.w	r5, r3, r1
 800af10:	bf34      	ite	cc
 800af12:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800af16:	2300      	movcs	r3, #0
 800af18:	3015      	adds	r0, #21
 800af1a:	fa02 f000 	lsl.w	r0, r2, r0
 800af1e:	fa23 f30c 	lsr.w	r3, r3, ip
 800af22:	4303      	orrs	r3, r0
 800af24:	461c      	mov	r4, r3
 800af26:	ec45 4b10 	vmov	d0, r4, r5
 800af2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af2e:	45b8      	cmp	r8, r7
 800af30:	bf3a      	itte	cc
 800af32:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800af36:	f1a6 0708 	subcc.w	r7, r6, #8
 800af3a:	2300      	movcs	r3, #0
 800af3c:	380b      	subs	r0, #11
 800af3e:	d012      	beq.n	800af66 <__b2d+0x8a>
 800af40:	f1c0 0120 	rsb	r1, r0, #32
 800af44:	fa23 f401 	lsr.w	r4, r3, r1
 800af48:	4082      	lsls	r2, r0
 800af4a:	4322      	orrs	r2, r4
 800af4c:	4547      	cmp	r7, r8
 800af4e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800af52:	bf8c      	ite	hi
 800af54:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800af58:	2200      	movls	r2, #0
 800af5a:	4083      	lsls	r3, r0
 800af5c:	40ca      	lsrs	r2, r1
 800af5e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800af62:	4313      	orrs	r3, r2
 800af64:	e7de      	b.n	800af24 <__b2d+0x48>
 800af66:	ea42 0501 	orr.w	r5, r2, r1
 800af6a:	e7db      	b.n	800af24 <__b2d+0x48>
 800af6c:	3ff00000 	.word	0x3ff00000

0800af70 <__d2b>:
 800af70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af74:	460f      	mov	r7, r1
 800af76:	2101      	movs	r1, #1
 800af78:	ec59 8b10 	vmov	r8, r9, d0
 800af7c:	4616      	mov	r6, r2
 800af7e:	f7ff fc13 	bl	800a7a8 <_Balloc>
 800af82:	4604      	mov	r4, r0
 800af84:	b930      	cbnz	r0, 800af94 <__d2b+0x24>
 800af86:	4602      	mov	r2, r0
 800af88:	4b23      	ldr	r3, [pc, #140]	@ (800b018 <__d2b+0xa8>)
 800af8a:	4824      	ldr	r0, [pc, #144]	@ (800b01c <__d2b+0xac>)
 800af8c:	f240 310f 	movw	r1, #783	@ 0x30f
 800af90:	f7fe fc9e 	bl	80098d0 <__assert_func>
 800af94:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800af98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af9c:	b10d      	cbz	r5, 800afa2 <__d2b+0x32>
 800af9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800afa2:	9301      	str	r3, [sp, #4]
 800afa4:	f1b8 0300 	subs.w	r3, r8, #0
 800afa8:	d023      	beq.n	800aff2 <__d2b+0x82>
 800afaa:	4668      	mov	r0, sp
 800afac:	9300      	str	r3, [sp, #0]
 800afae:	f7ff fd0c 	bl	800a9ca <__lo0bits>
 800afb2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800afb6:	b1d0      	cbz	r0, 800afee <__d2b+0x7e>
 800afb8:	f1c0 0320 	rsb	r3, r0, #32
 800afbc:	fa02 f303 	lsl.w	r3, r2, r3
 800afc0:	430b      	orrs	r3, r1
 800afc2:	40c2      	lsrs	r2, r0
 800afc4:	6163      	str	r3, [r4, #20]
 800afc6:	9201      	str	r2, [sp, #4]
 800afc8:	9b01      	ldr	r3, [sp, #4]
 800afca:	61a3      	str	r3, [r4, #24]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	bf0c      	ite	eq
 800afd0:	2201      	moveq	r2, #1
 800afd2:	2202      	movne	r2, #2
 800afd4:	6122      	str	r2, [r4, #16]
 800afd6:	b1a5      	cbz	r5, 800b002 <__d2b+0x92>
 800afd8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800afdc:	4405      	add	r5, r0
 800afde:	603d      	str	r5, [r7, #0]
 800afe0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800afe4:	6030      	str	r0, [r6, #0]
 800afe6:	4620      	mov	r0, r4
 800afe8:	b003      	add	sp, #12
 800afea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afee:	6161      	str	r1, [r4, #20]
 800aff0:	e7ea      	b.n	800afc8 <__d2b+0x58>
 800aff2:	a801      	add	r0, sp, #4
 800aff4:	f7ff fce9 	bl	800a9ca <__lo0bits>
 800aff8:	9b01      	ldr	r3, [sp, #4]
 800affa:	6163      	str	r3, [r4, #20]
 800affc:	3020      	adds	r0, #32
 800affe:	2201      	movs	r2, #1
 800b000:	e7e8      	b.n	800afd4 <__d2b+0x64>
 800b002:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b006:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b00a:	6038      	str	r0, [r7, #0]
 800b00c:	6918      	ldr	r0, [r3, #16]
 800b00e:	f7ff fcbd 	bl	800a98c <__hi0bits>
 800b012:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b016:	e7e5      	b.n	800afe4 <__d2b+0x74>
 800b018:	0800d9b3 	.word	0x0800d9b3
 800b01c:	0800d9c4 	.word	0x0800d9c4

0800b020 <__ratio>:
 800b020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b024:	b085      	sub	sp, #20
 800b026:	e9cd 1000 	strd	r1, r0, [sp]
 800b02a:	a902      	add	r1, sp, #8
 800b02c:	f7ff ff56 	bl	800aedc <__b2d>
 800b030:	9800      	ldr	r0, [sp, #0]
 800b032:	a903      	add	r1, sp, #12
 800b034:	ec55 4b10 	vmov	r4, r5, d0
 800b038:	f7ff ff50 	bl	800aedc <__b2d>
 800b03c:	9b01      	ldr	r3, [sp, #4]
 800b03e:	6919      	ldr	r1, [r3, #16]
 800b040:	9b00      	ldr	r3, [sp, #0]
 800b042:	691b      	ldr	r3, [r3, #16]
 800b044:	1ac9      	subs	r1, r1, r3
 800b046:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b04a:	1a9b      	subs	r3, r3, r2
 800b04c:	ec5b ab10 	vmov	sl, fp, d0
 800b050:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b054:	2b00      	cmp	r3, #0
 800b056:	bfce      	itee	gt
 800b058:	462a      	movgt	r2, r5
 800b05a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b05e:	465a      	movle	r2, fp
 800b060:	462f      	mov	r7, r5
 800b062:	46d9      	mov	r9, fp
 800b064:	bfcc      	ite	gt
 800b066:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b06a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b06e:	464b      	mov	r3, r9
 800b070:	4652      	mov	r2, sl
 800b072:	4620      	mov	r0, r4
 800b074:	4639      	mov	r1, r7
 800b076:	f7f5 fc09 	bl	800088c <__aeabi_ddiv>
 800b07a:	ec41 0b10 	vmov	d0, r0, r1
 800b07e:	b005      	add	sp, #20
 800b080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b084 <__copybits>:
 800b084:	3901      	subs	r1, #1
 800b086:	b570      	push	{r4, r5, r6, lr}
 800b088:	1149      	asrs	r1, r1, #5
 800b08a:	6914      	ldr	r4, [r2, #16]
 800b08c:	3101      	adds	r1, #1
 800b08e:	f102 0314 	add.w	r3, r2, #20
 800b092:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b096:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b09a:	1f05      	subs	r5, r0, #4
 800b09c:	42a3      	cmp	r3, r4
 800b09e:	d30c      	bcc.n	800b0ba <__copybits+0x36>
 800b0a0:	1aa3      	subs	r3, r4, r2
 800b0a2:	3b11      	subs	r3, #17
 800b0a4:	f023 0303 	bic.w	r3, r3, #3
 800b0a8:	3211      	adds	r2, #17
 800b0aa:	42a2      	cmp	r2, r4
 800b0ac:	bf88      	it	hi
 800b0ae:	2300      	movhi	r3, #0
 800b0b0:	4418      	add	r0, r3
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	4288      	cmp	r0, r1
 800b0b6:	d305      	bcc.n	800b0c4 <__copybits+0x40>
 800b0b8:	bd70      	pop	{r4, r5, r6, pc}
 800b0ba:	f853 6b04 	ldr.w	r6, [r3], #4
 800b0be:	f845 6f04 	str.w	r6, [r5, #4]!
 800b0c2:	e7eb      	b.n	800b09c <__copybits+0x18>
 800b0c4:	f840 3b04 	str.w	r3, [r0], #4
 800b0c8:	e7f4      	b.n	800b0b4 <__copybits+0x30>

0800b0ca <__any_on>:
 800b0ca:	f100 0214 	add.w	r2, r0, #20
 800b0ce:	6900      	ldr	r0, [r0, #16]
 800b0d0:	114b      	asrs	r3, r1, #5
 800b0d2:	4298      	cmp	r0, r3
 800b0d4:	b510      	push	{r4, lr}
 800b0d6:	db11      	blt.n	800b0fc <__any_on+0x32>
 800b0d8:	dd0a      	ble.n	800b0f0 <__any_on+0x26>
 800b0da:	f011 011f 	ands.w	r1, r1, #31
 800b0de:	d007      	beq.n	800b0f0 <__any_on+0x26>
 800b0e0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b0e4:	fa24 f001 	lsr.w	r0, r4, r1
 800b0e8:	fa00 f101 	lsl.w	r1, r0, r1
 800b0ec:	428c      	cmp	r4, r1
 800b0ee:	d10b      	bne.n	800b108 <__any_on+0x3e>
 800b0f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b0f4:	4293      	cmp	r3, r2
 800b0f6:	d803      	bhi.n	800b100 <__any_on+0x36>
 800b0f8:	2000      	movs	r0, #0
 800b0fa:	bd10      	pop	{r4, pc}
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	e7f7      	b.n	800b0f0 <__any_on+0x26>
 800b100:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b104:	2900      	cmp	r1, #0
 800b106:	d0f5      	beq.n	800b0f4 <__any_on+0x2a>
 800b108:	2001      	movs	r0, #1
 800b10a:	e7f6      	b.n	800b0fa <__any_on+0x30>

0800b10c <sulp>:
 800b10c:	b570      	push	{r4, r5, r6, lr}
 800b10e:	4604      	mov	r4, r0
 800b110:	460d      	mov	r5, r1
 800b112:	ec45 4b10 	vmov	d0, r4, r5
 800b116:	4616      	mov	r6, r2
 800b118:	f7ff feba 	bl	800ae90 <__ulp>
 800b11c:	ec51 0b10 	vmov	r0, r1, d0
 800b120:	b17e      	cbz	r6, 800b142 <sulp+0x36>
 800b122:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b126:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	dd09      	ble.n	800b142 <sulp+0x36>
 800b12e:	051b      	lsls	r3, r3, #20
 800b130:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b134:	2400      	movs	r4, #0
 800b136:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b13a:	4622      	mov	r2, r4
 800b13c:	462b      	mov	r3, r5
 800b13e:	f7f5 fa7b 	bl	8000638 <__aeabi_dmul>
 800b142:	ec41 0b10 	vmov	d0, r0, r1
 800b146:	bd70      	pop	{r4, r5, r6, pc}

0800b148 <_strtod_l>:
 800b148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b14c:	b09f      	sub	sp, #124	@ 0x7c
 800b14e:	460c      	mov	r4, r1
 800b150:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b152:	2200      	movs	r2, #0
 800b154:	921a      	str	r2, [sp, #104]	@ 0x68
 800b156:	9005      	str	r0, [sp, #20]
 800b158:	f04f 0a00 	mov.w	sl, #0
 800b15c:	f04f 0b00 	mov.w	fp, #0
 800b160:	460a      	mov	r2, r1
 800b162:	9219      	str	r2, [sp, #100]	@ 0x64
 800b164:	7811      	ldrb	r1, [r2, #0]
 800b166:	292b      	cmp	r1, #43	@ 0x2b
 800b168:	d04a      	beq.n	800b200 <_strtod_l+0xb8>
 800b16a:	d838      	bhi.n	800b1de <_strtod_l+0x96>
 800b16c:	290d      	cmp	r1, #13
 800b16e:	d832      	bhi.n	800b1d6 <_strtod_l+0x8e>
 800b170:	2908      	cmp	r1, #8
 800b172:	d832      	bhi.n	800b1da <_strtod_l+0x92>
 800b174:	2900      	cmp	r1, #0
 800b176:	d03b      	beq.n	800b1f0 <_strtod_l+0xa8>
 800b178:	2200      	movs	r2, #0
 800b17a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b17c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b17e:	782a      	ldrb	r2, [r5, #0]
 800b180:	2a30      	cmp	r2, #48	@ 0x30
 800b182:	f040 80b3 	bne.w	800b2ec <_strtod_l+0x1a4>
 800b186:	786a      	ldrb	r2, [r5, #1]
 800b188:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b18c:	2a58      	cmp	r2, #88	@ 0x58
 800b18e:	d16e      	bne.n	800b26e <_strtod_l+0x126>
 800b190:	9302      	str	r3, [sp, #8]
 800b192:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b194:	9301      	str	r3, [sp, #4]
 800b196:	ab1a      	add	r3, sp, #104	@ 0x68
 800b198:	9300      	str	r3, [sp, #0]
 800b19a:	4a8e      	ldr	r2, [pc, #568]	@ (800b3d4 <_strtod_l+0x28c>)
 800b19c:	9805      	ldr	r0, [sp, #20]
 800b19e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b1a0:	a919      	add	r1, sp, #100	@ 0x64
 800b1a2:	f001 fe77 	bl	800ce94 <__gethex>
 800b1a6:	f010 060f 	ands.w	r6, r0, #15
 800b1aa:	4604      	mov	r4, r0
 800b1ac:	d005      	beq.n	800b1ba <_strtod_l+0x72>
 800b1ae:	2e06      	cmp	r6, #6
 800b1b0:	d128      	bne.n	800b204 <_strtod_l+0xbc>
 800b1b2:	3501      	adds	r5, #1
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	9519      	str	r5, [sp, #100]	@ 0x64
 800b1b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	f040 858e 	bne.w	800bcde <_strtod_l+0xb96>
 800b1c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1c4:	b1cb      	cbz	r3, 800b1fa <_strtod_l+0xb2>
 800b1c6:	4652      	mov	r2, sl
 800b1c8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b1cc:	ec43 2b10 	vmov	d0, r2, r3
 800b1d0:	b01f      	add	sp, #124	@ 0x7c
 800b1d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1d6:	2920      	cmp	r1, #32
 800b1d8:	d1ce      	bne.n	800b178 <_strtod_l+0x30>
 800b1da:	3201      	adds	r2, #1
 800b1dc:	e7c1      	b.n	800b162 <_strtod_l+0x1a>
 800b1de:	292d      	cmp	r1, #45	@ 0x2d
 800b1e0:	d1ca      	bne.n	800b178 <_strtod_l+0x30>
 800b1e2:	2101      	movs	r1, #1
 800b1e4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b1e6:	1c51      	adds	r1, r2, #1
 800b1e8:	9119      	str	r1, [sp, #100]	@ 0x64
 800b1ea:	7852      	ldrb	r2, [r2, #1]
 800b1ec:	2a00      	cmp	r2, #0
 800b1ee:	d1c5      	bne.n	800b17c <_strtod_l+0x34>
 800b1f0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b1f2:	9419      	str	r4, [sp, #100]	@ 0x64
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	f040 8570 	bne.w	800bcda <_strtod_l+0xb92>
 800b1fa:	4652      	mov	r2, sl
 800b1fc:	465b      	mov	r3, fp
 800b1fe:	e7e5      	b.n	800b1cc <_strtod_l+0x84>
 800b200:	2100      	movs	r1, #0
 800b202:	e7ef      	b.n	800b1e4 <_strtod_l+0x9c>
 800b204:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b206:	b13a      	cbz	r2, 800b218 <_strtod_l+0xd0>
 800b208:	2135      	movs	r1, #53	@ 0x35
 800b20a:	a81c      	add	r0, sp, #112	@ 0x70
 800b20c:	f7ff ff3a 	bl	800b084 <__copybits>
 800b210:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b212:	9805      	ldr	r0, [sp, #20]
 800b214:	f7ff fb08 	bl	800a828 <_Bfree>
 800b218:	3e01      	subs	r6, #1
 800b21a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b21c:	2e04      	cmp	r6, #4
 800b21e:	d806      	bhi.n	800b22e <_strtod_l+0xe6>
 800b220:	e8df f006 	tbb	[pc, r6]
 800b224:	201d0314 	.word	0x201d0314
 800b228:	14          	.byte	0x14
 800b229:	00          	.byte	0x00
 800b22a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b22e:	05e1      	lsls	r1, r4, #23
 800b230:	bf48      	it	mi
 800b232:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b236:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b23a:	0d1b      	lsrs	r3, r3, #20
 800b23c:	051b      	lsls	r3, r3, #20
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d1bb      	bne.n	800b1ba <_strtod_l+0x72>
 800b242:	f7fe fb11 	bl	8009868 <__errno>
 800b246:	2322      	movs	r3, #34	@ 0x22
 800b248:	6003      	str	r3, [r0, #0]
 800b24a:	e7b6      	b.n	800b1ba <_strtod_l+0x72>
 800b24c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b250:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b254:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b258:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b25c:	e7e7      	b.n	800b22e <_strtod_l+0xe6>
 800b25e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b3dc <_strtod_l+0x294>
 800b262:	e7e4      	b.n	800b22e <_strtod_l+0xe6>
 800b264:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b268:	f04f 3aff 	mov.w	sl, #4294967295
 800b26c:	e7df      	b.n	800b22e <_strtod_l+0xe6>
 800b26e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b270:	1c5a      	adds	r2, r3, #1
 800b272:	9219      	str	r2, [sp, #100]	@ 0x64
 800b274:	785b      	ldrb	r3, [r3, #1]
 800b276:	2b30      	cmp	r3, #48	@ 0x30
 800b278:	d0f9      	beq.n	800b26e <_strtod_l+0x126>
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d09d      	beq.n	800b1ba <_strtod_l+0x72>
 800b27e:	2301      	movs	r3, #1
 800b280:	9309      	str	r3, [sp, #36]	@ 0x24
 800b282:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b284:	930c      	str	r3, [sp, #48]	@ 0x30
 800b286:	2300      	movs	r3, #0
 800b288:	9308      	str	r3, [sp, #32]
 800b28a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b28c:	461f      	mov	r7, r3
 800b28e:	220a      	movs	r2, #10
 800b290:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b292:	7805      	ldrb	r5, [r0, #0]
 800b294:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b298:	b2d9      	uxtb	r1, r3
 800b29a:	2909      	cmp	r1, #9
 800b29c:	d928      	bls.n	800b2f0 <_strtod_l+0x1a8>
 800b29e:	494e      	ldr	r1, [pc, #312]	@ (800b3d8 <_strtod_l+0x290>)
 800b2a0:	2201      	movs	r2, #1
 800b2a2:	f001 fd18 	bl	800ccd6 <strncmp>
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	d032      	beq.n	800b310 <_strtod_l+0x1c8>
 800b2aa:	2000      	movs	r0, #0
 800b2ac:	462a      	mov	r2, r5
 800b2ae:	4681      	mov	r9, r0
 800b2b0:	463d      	mov	r5, r7
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	2a65      	cmp	r2, #101	@ 0x65
 800b2b6:	d001      	beq.n	800b2bc <_strtod_l+0x174>
 800b2b8:	2a45      	cmp	r2, #69	@ 0x45
 800b2ba:	d114      	bne.n	800b2e6 <_strtod_l+0x19e>
 800b2bc:	b91d      	cbnz	r5, 800b2c6 <_strtod_l+0x17e>
 800b2be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2c0:	4302      	orrs	r2, r0
 800b2c2:	d095      	beq.n	800b1f0 <_strtod_l+0xa8>
 800b2c4:	2500      	movs	r5, #0
 800b2c6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b2c8:	1c62      	adds	r2, r4, #1
 800b2ca:	9219      	str	r2, [sp, #100]	@ 0x64
 800b2cc:	7862      	ldrb	r2, [r4, #1]
 800b2ce:	2a2b      	cmp	r2, #43	@ 0x2b
 800b2d0:	d077      	beq.n	800b3c2 <_strtod_l+0x27a>
 800b2d2:	2a2d      	cmp	r2, #45	@ 0x2d
 800b2d4:	d07b      	beq.n	800b3ce <_strtod_l+0x286>
 800b2d6:	f04f 0c00 	mov.w	ip, #0
 800b2da:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b2de:	2909      	cmp	r1, #9
 800b2e0:	f240 8082 	bls.w	800b3e8 <_strtod_l+0x2a0>
 800b2e4:	9419      	str	r4, [sp, #100]	@ 0x64
 800b2e6:	f04f 0800 	mov.w	r8, #0
 800b2ea:	e0a2      	b.n	800b432 <_strtod_l+0x2ea>
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	e7c7      	b.n	800b280 <_strtod_l+0x138>
 800b2f0:	2f08      	cmp	r7, #8
 800b2f2:	bfd5      	itete	le
 800b2f4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b2f6:	9908      	ldrgt	r1, [sp, #32]
 800b2f8:	fb02 3301 	mlale	r3, r2, r1, r3
 800b2fc:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b300:	f100 0001 	add.w	r0, r0, #1
 800b304:	bfd4      	ite	le
 800b306:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b308:	9308      	strgt	r3, [sp, #32]
 800b30a:	3701      	adds	r7, #1
 800b30c:	9019      	str	r0, [sp, #100]	@ 0x64
 800b30e:	e7bf      	b.n	800b290 <_strtod_l+0x148>
 800b310:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b312:	1c5a      	adds	r2, r3, #1
 800b314:	9219      	str	r2, [sp, #100]	@ 0x64
 800b316:	785a      	ldrb	r2, [r3, #1]
 800b318:	b37f      	cbz	r7, 800b37a <_strtod_l+0x232>
 800b31a:	4681      	mov	r9, r0
 800b31c:	463d      	mov	r5, r7
 800b31e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b322:	2b09      	cmp	r3, #9
 800b324:	d912      	bls.n	800b34c <_strtod_l+0x204>
 800b326:	2301      	movs	r3, #1
 800b328:	e7c4      	b.n	800b2b4 <_strtod_l+0x16c>
 800b32a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b32c:	1c5a      	adds	r2, r3, #1
 800b32e:	9219      	str	r2, [sp, #100]	@ 0x64
 800b330:	785a      	ldrb	r2, [r3, #1]
 800b332:	3001      	adds	r0, #1
 800b334:	2a30      	cmp	r2, #48	@ 0x30
 800b336:	d0f8      	beq.n	800b32a <_strtod_l+0x1e2>
 800b338:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b33c:	2b08      	cmp	r3, #8
 800b33e:	f200 84d3 	bhi.w	800bce8 <_strtod_l+0xba0>
 800b342:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b344:	930c      	str	r3, [sp, #48]	@ 0x30
 800b346:	4681      	mov	r9, r0
 800b348:	2000      	movs	r0, #0
 800b34a:	4605      	mov	r5, r0
 800b34c:	3a30      	subs	r2, #48	@ 0x30
 800b34e:	f100 0301 	add.w	r3, r0, #1
 800b352:	d02a      	beq.n	800b3aa <_strtod_l+0x262>
 800b354:	4499      	add	r9, r3
 800b356:	eb00 0c05 	add.w	ip, r0, r5
 800b35a:	462b      	mov	r3, r5
 800b35c:	210a      	movs	r1, #10
 800b35e:	4563      	cmp	r3, ip
 800b360:	d10d      	bne.n	800b37e <_strtod_l+0x236>
 800b362:	1c69      	adds	r1, r5, #1
 800b364:	4401      	add	r1, r0
 800b366:	4428      	add	r0, r5
 800b368:	2808      	cmp	r0, #8
 800b36a:	dc16      	bgt.n	800b39a <_strtod_l+0x252>
 800b36c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b36e:	230a      	movs	r3, #10
 800b370:	fb03 2300 	mla	r3, r3, r0, r2
 800b374:	930a      	str	r3, [sp, #40]	@ 0x28
 800b376:	2300      	movs	r3, #0
 800b378:	e018      	b.n	800b3ac <_strtod_l+0x264>
 800b37a:	4638      	mov	r0, r7
 800b37c:	e7da      	b.n	800b334 <_strtod_l+0x1ec>
 800b37e:	2b08      	cmp	r3, #8
 800b380:	f103 0301 	add.w	r3, r3, #1
 800b384:	dc03      	bgt.n	800b38e <_strtod_l+0x246>
 800b386:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b388:	434e      	muls	r6, r1
 800b38a:	960a      	str	r6, [sp, #40]	@ 0x28
 800b38c:	e7e7      	b.n	800b35e <_strtod_l+0x216>
 800b38e:	2b10      	cmp	r3, #16
 800b390:	bfde      	ittt	le
 800b392:	9e08      	ldrle	r6, [sp, #32]
 800b394:	434e      	mulle	r6, r1
 800b396:	9608      	strle	r6, [sp, #32]
 800b398:	e7e1      	b.n	800b35e <_strtod_l+0x216>
 800b39a:	280f      	cmp	r0, #15
 800b39c:	dceb      	bgt.n	800b376 <_strtod_l+0x22e>
 800b39e:	9808      	ldr	r0, [sp, #32]
 800b3a0:	230a      	movs	r3, #10
 800b3a2:	fb03 2300 	mla	r3, r3, r0, r2
 800b3a6:	9308      	str	r3, [sp, #32]
 800b3a8:	e7e5      	b.n	800b376 <_strtod_l+0x22e>
 800b3aa:	4629      	mov	r1, r5
 800b3ac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b3ae:	1c50      	adds	r0, r2, #1
 800b3b0:	9019      	str	r0, [sp, #100]	@ 0x64
 800b3b2:	7852      	ldrb	r2, [r2, #1]
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	460d      	mov	r5, r1
 800b3b8:	e7b1      	b.n	800b31e <_strtod_l+0x1d6>
 800b3ba:	f04f 0900 	mov.w	r9, #0
 800b3be:	2301      	movs	r3, #1
 800b3c0:	e77d      	b.n	800b2be <_strtod_l+0x176>
 800b3c2:	f04f 0c00 	mov.w	ip, #0
 800b3c6:	1ca2      	adds	r2, r4, #2
 800b3c8:	9219      	str	r2, [sp, #100]	@ 0x64
 800b3ca:	78a2      	ldrb	r2, [r4, #2]
 800b3cc:	e785      	b.n	800b2da <_strtod_l+0x192>
 800b3ce:	f04f 0c01 	mov.w	ip, #1
 800b3d2:	e7f8      	b.n	800b3c6 <_strtod_l+0x27e>
 800b3d4:	0800db38 	.word	0x0800db38
 800b3d8:	0800db20 	.word	0x0800db20
 800b3dc:	7ff00000 	.word	0x7ff00000
 800b3e0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b3e2:	1c51      	adds	r1, r2, #1
 800b3e4:	9119      	str	r1, [sp, #100]	@ 0x64
 800b3e6:	7852      	ldrb	r2, [r2, #1]
 800b3e8:	2a30      	cmp	r2, #48	@ 0x30
 800b3ea:	d0f9      	beq.n	800b3e0 <_strtod_l+0x298>
 800b3ec:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b3f0:	2908      	cmp	r1, #8
 800b3f2:	f63f af78 	bhi.w	800b2e6 <_strtod_l+0x19e>
 800b3f6:	3a30      	subs	r2, #48	@ 0x30
 800b3f8:	920e      	str	r2, [sp, #56]	@ 0x38
 800b3fa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b3fc:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b3fe:	f04f 080a 	mov.w	r8, #10
 800b402:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b404:	1c56      	adds	r6, r2, #1
 800b406:	9619      	str	r6, [sp, #100]	@ 0x64
 800b408:	7852      	ldrb	r2, [r2, #1]
 800b40a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b40e:	f1be 0f09 	cmp.w	lr, #9
 800b412:	d939      	bls.n	800b488 <_strtod_l+0x340>
 800b414:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b416:	1a76      	subs	r6, r6, r1
 800b418:	2e08      	cmp	r6, #8
 800b41a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b41e:	dc03      	bgt.n	800b428 <_strtod_l+0x2e0>
 800b420:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b422:	4588      	cmp	r8, r1
 800b424:	bfa8      	it	ge
 800b426:	4688      	movge	r8, r1
 800b428:	f1bc 0f00 	cmp.w	ip, #0
 800b42c:	d001      	beq.n	800b432 <_strtod_l+0x2ea>
 800b42e:	f1c8 0800 	rsb	r8, r8, #0
 800b432:	2d00      	cmp	r5, #0
 800b434:	d14e      	bne.n	800b4d4 <_strtod_l+0x38c>
 800b436:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b438:	4308      	orrs	r0, r1
 800b43a:	f47f aebe 	bne.w	800b1ba <_strtod_l+0x72>
 800b43e:	2b00      	cmp	r3, #0
 800b440:	f47f aed6 	bne.w	800b1f0 <_strtod_l+0xa8>
 800b444:	2a69      	cmp	r2, #105	@ 0x69
 800b446:	d028      	beq.n	800b49a <_strtod_l+0x352>
 800b448:	dc25      	bgt.n	800b496 <_strtod_l+0x34e>
 800b44a:	2a49      	cmp	r2, #73	@ 0x49
 800b44c:	d025      	beq.n	800b49a <_strtod_l+0x352>
 800b44e:	2a4e      	cmp	r2, #78	@ 0x4e
 800b450:	f47f aece 	bne.w	800b1f0 <_strtod_l+0xa8>
 800b454:	499b      	ldr	r1, [pc, #620]	@ (800b6c4 <_strtod_l+0x57c>)
 800b456:	a819      	add	r0, sp, #100	@ 0x64
 800b458:	f001 ff3e 	bl	800d2d8 <__match>
 800b45c:	2800      	cmp	r0, #0
 800b45e:	f43f aec7 	beq.w	800b1f0 <_strtod_l+0xa8>
 800b462:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b464:	781b      	ldrb	r3, [r3, #0]
 800b466:	2b28      	cmp	r3, #40	@ 0x28
 800b468:	d12e      	bne.n	800b4c8 <_strtod_l+0x380>
 800b46a:	4997      	ldr	r1, [pc, #604]	@ (800b6c8 <_strtod_l+0x580>)
 800b46c:	aa1c      	add	r2, sp, #112	@ 0x70
 800b46e:	a819      	add	r0, sp, #100	@ 0x64
 800b470:	f001 ff46 	bl	800d300 <__hexnan>
 800b474:	2805      	cmp	r0, #5
 800b476:	d127      	bne.n	800b4c8 <_strtod_l+0x380>
 800b478:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b47a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b47e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b482:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b486:	e698      	b.n	800b1ba <_strtod_l+0x72>
 800b488:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b48a:	fb08 2101 	mla	r1, r8, r1, r2
 800b48e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b492:	920e      	str	r2, [sp, #56]	@ 0x38
 800b494:	e7b5      	b.n	800b402 <_strtod_l+0x2ba>
 800b496:	2a6e      	cmp	r2, #110	@ 0x6e
 800b498:	e7da      	b.n	800b450 <_strtod_l+0x308>
 800b49a:	498c      	ldr	r1, [pc, #560]	@ (800b6cc <_strtod_l+0x584>)
 800b49c:	a819      	add	r0, sp, #100	@ 0x64
 800b49e:	f001 ff1b 	bl	800d2d8 <__match>
 800b4a2:	2800      	cmp	r0, #0
 800b4a4:	f43f aea4 	beq.w	800b1f0 <_strtod_l+0xa8>
 800b4a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b4aa:	4989      	ldr	r1, [pc, #548]	@ (800b6d0 <_strtod_l+0x588>)
 800b4ac:	3b01      	subs	r3, #1
 800b4ae:	a819      	add	r0, sp, #100	@ 0x64
 800b4b0:	9319      	str	r3, [sp, #100]	@ 0x64
 800b4b2:	f001 ff11 	bl	800d2d8 <__match>
 800b4b6:	b910      	cbnz	r0, 800b4be <_strtod_l+0x376>
 800b4b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	9319      	str	r3, [sp, #100]	@ 0x64
 800b4be:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b6e0 <_strtod_l+0x598>
 800b4c2:	f04f 0a00 	mov.w	sl, #0
 800b4c6:	e678      	b.n	800b1ba <_strtod_l+0x72>
 800b4c8:	4882      	ldr	r0, [pc, #520]	@ (800b6d4 <_strtod_l+0x58c>)
 800b4ca:	f001 fc59 	bl	800cd80 <nan>
 800b4ce:	ec5b ab10 	vmov	sl, fp, d0
 800b4d2:	e672      	b.n	800b1ba <_strtod_l+0x72>
 800b4d4:	eba8 0309 	sub.w	r3, r8, r9
 800b4d8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b4da:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4dc:	2f00      	cmp	r7, #0
 800b4de:	bf08      	it	eq
 800b4e0:	462f      	moveq	r7, r5
 800b4e2:	2d10      	cmp	r5, #16
 800b4e4:	462c      	mov	r4, r5
 800b4e6:	bfa8      	it	ge
 800b4e8:	2410      	movge	r4, #16
 800b4ea:	f7f5 f82b 	bl	8000544 <__aeabi_ui2d>
 800b4ee:	2d09      	cmp	r5, #9
 800b4f0:	4682      	mov	sl, r0
 800b4f2:	468b      	mov	fp, r1
 800b4f4:	dc13      	bgt.n	800b51e <_strtod_l+0x3d6>
 800b4f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	f43f ae5e 	beq.w	800b1ba <_strtod_l+0x72>
 800b4fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b500:	dd78      	ble.n	800b5f4 <_strtod_l+0x4ac>
 800b502:	2b16      	cmp	r3, #22
 800b504:	dc5f      	bgt.n	800b5c6 <_strtod_l+0x47e>
 800b506:	4974      	ldr	r1, [pc, #464]	@ (800b6d8 <_strtod_l+0x590>)
 800b508:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b50c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b510:	4652      	mov	r2, sl
 800b512:	465b      	mov	r3, fp
 800b514:	f7f5 f890 	bl	8000638 <__aeabi_dmul>
 800b518:	4682      	mov	sl, r0
 800b51a:	468b      	mov	fp, r1
 800b51c:	e64d      	b.n	800b1ba <_strtod_l+0x72>
 800b51e:	4b6e      	ldr	r3, [pc, #440]	@ (800b6d8 <_strtod_l+0x590>)
 800b520:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b524:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b528:	f7f5 f886 	bl	8000638 <__aeabi_dmul>
 800b52c:	4682      	mov	sl, r0
 800b52e:	9808      	ldr	r0, [sp, #32]
 800b530:	468b      	mov	fp, r1
 800b532:	f7f5 f807 	bl	8000544 <__aeabi_ui2d>
 800b536:	4602      	mov	r2, r0
 800b538:	460b      	mov	r3, r1
 800b53a:	4650      	mov	r0, sl
 800b53c:	4659      	mov	r1, fp
 800b53e:	f7f4 fec5 	bl	80002cc <__adddf3>
 800b542:	2d0f      	cmp	r5, #15
 800b544:	4682      	mov	sl, r0
 800b546:	468b      	mov	fp, r1
 800b548:	ddd5      	ble.n	800b4f6 <_strtod_l+0x3ae>
 800b54a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b54c:	1b2c      	subs	r4, r5, r4
 800b54e:	441c      	add	r4, r3
 800b550:	2c00      	cmp	r4, #0
 800b552:	f340 8096 	ble.w	800b682 <_strtod_l+0x53a>
 800b556:	f014 030f 	ands.w	r3, r4, #15
 800b55a:	d00a      	beq.n	800b572 <_strtod_l+0x42a>
 800b55c:	495e      	ldr	r1, [pc, #376]	@ (800b6d8 <_strtod_l+0x590>)
 800b55e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b562:	4652      	mov	r2, sl
 800b564:	465b      	mov	r3, fp
 800b566:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b56a:	f7f5 f865 	bl	8000638 <__aeabi_dmul>
 800b56e:	4682      	mov	sl, r0
 800b570:	468b      	mov	fp, r1
 800b572:	f034 040f 	bics.w	r4, r4, #15
 800b576:	d073      	beq.n	800b660 <_strtod_l+0x518>
 800b578:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b57c:	dd48      	ble.n	800b610 <_strtod_l+0x4c8>
 800b57e:	2400      	movs	r4, #0
 800b580:	46a0      	mov	r8, r4
 800b582:	940a      	str	r4, [sp, #40]	@ 0x28
 800b584:	46a1      	mov	r9, r4
 800b586:	9a05      	ldr	r2, [sp, #20]
 800b588:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b6e0 <_strtod_l+0x598>
 800b58c:	2322      	movs	r3, #34	@ 0x22
 800b58e:	6013      	str	r3, [r2, #0]
 800b590:	f04f 0a00 	mov.w	sl, #0
 800b594:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b596:	2b00      	cmp	r3, #0
 800b598:	f43f ae0f 	beq.w	800b1ba <_strtod_l+0x72>
 800b59c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b59e:	9805      	ldr	r0, [sp, #20]
 800b5a0:	f7ff f942 	bl	800a828 <_Bfree>
 800b5a4:	9805      	ldr	r0, [sp, #20]
 800b5a6:	4649      	mov	r1, r9
 800b5a8:	f7ff f93e 	bl	800a828 <_Bfree>
 800b5ac:	9805      	ldr	r0, [sp, #20]
 800b5ae:	4641      	mov	r1, r8
 800b5b0:	f7ff f93a 	bl	800a828 <_Bfree>
 800b5b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5b6:	9805      	ldr	r0, [sp, #20]
 800b5b8:	f7ff f936 	bl	800a828 <_Bfree>
 800b5bc:	9805      	ldr	r0, [sp, #20]
 800b5be:	4621      	mov	r1, r4
 800b5c0:	f7ff f932 	bl	800a828 <_Bfree>
 800b5c4:	e5f9      	b.n	800b1ba <_strtod_l+0x72>
 800b5c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5c8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b5cc:	4293      	cmp	r3, r2
 800b5ce:	dbbc      	blt.n	800b54a <_strtod_l+0x402>
 800b5d0:	4c41      	ldr	r4, [pc, #260]	@ (800b6d8 <_strtod_l+0x590>)
 800b5d2:	f1c5 050f 	rsb	r5, r5, #15
 800b5d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b5da:	4652      	mov	r2, sl
 800b5dc:	465b      	mov	r3, fp
 800b5de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5e2:	f7f5 f829 	bl	8000638 <__aeabi_dmul>
 800b5e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5e8:	1b5d      	subs	r5, r3, r5
 800b5ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b5ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b5f2:	e78f      	b.n	800b514 <_strtod_l+0x3cc>
 800b5f4:	3316      	adds	r3, #22
 800b5f6:	dba8      	blt.n	800b54a <_strtod_l+0x402>
 800b5f8:	4b37      	ldr	r3, [pc, #220]	@ (800b6d8 <_strtod_l+0x590>)
 800b5fa:	eba9 0808 	sub.w	r8, r9, r8
 800b5fe:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b602:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b606:	4650      	mov	r0, sl
 800b608:	4659      	mov	r1, fp
 800b60a:	f7f5 f93f 	bl	800088c <__aeabi_ddiv>
 800b60e:	e783      	b.n	800b518 <_strtod_l+0x3d0>
 800b610:	4b32      	ldr	r3, [pc, #200]	@ (800b6dc <_strtod_l+0x594>)
 800b612:	9308      	str	r3, [sp, #32]
 800b614:	2300      	movs	r3, #0
 800b616:	1124      	asrs	r4, r4, #4
 800b618:	4650      	mov	r0, sl
 800b61a:	4659      	mov	r1, fp
 800b61c:	461e      	mov	r6, r3
 800b61e:	2c01      	cmp	r4, #1
 800b620:	dc21      	bgt.n	800b666 <_strtod_l+0x51e>
 800b622:	b10b      	cbz	r3, 800b628 <_strtod_l+0x4e0>
 800b624:	4682      	mov	sl, r0
 800b626:	468b      	mov	fp, r1
 800b628:	492c      	ldr	r1, [pc, #176]	@ (800b6dc <_strtod_l+0x594>)
 800b62a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b62e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b632:	4652      	mov	r2, sl
 800b634:	465b      	mov	r3, fp
 800b636:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b63a:	f7f4 fffd 	bl	8000638 <__aeabi_dmul>
 800b63e:	4b28      	ldr	r3, [pc, #160]	@ (800b6e0 <_strtod_l+0x598>)
 800b640:	460a      	mov	r2, r1
 800b642:	400b      	ands	r3, r1
 800b644:	4927      	ldr	r1, [pc, #156]	@ (800b6e4 <_strtod_l+0x59c>)
 800b646:	428b      	cmp	r3, r1
 800b648:	4682      	mov	sl, r0
 800b64a:	d898      	bhi.n	800b57e <_strtod_l+0x436>
 800b64c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b650:	428b      	cmp	r3, r1
 800b652:	bf86      	itte	hi
 800b654:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b6e8 <_strtod_l+0x5a0>
 800b658:	f04f 3aff 	movhi.w	sl, #4294967295
 800b65c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b660:	2300      	movs	r3, #0
 800b662:	9308      	str	r3, [sp, #32]
 800b664:	e07a      	b.n	800b75c <_strtod_l+0x614>
 800b666:	07e2      	lsls	r2, r4, #31
 800b668:	d505      	bpl.n	800b676 <_strtod_l+0x52e>
 800b66a:	9b08      	ldr	r3, [sp, #32]
 800b66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b670:	f7f4 ffe2 	bl	8000638 <__aeabi_dmul>
 800b674:	2301      	movs	r3, #1
 800b676:	9a08      	ldr	r2, [sp, #32]
 800b678:	3208      	adds	r2, #8
 800b67a:	3601      	adds	r6, #1
 800b67c:	1064      	asrs	r4, r4, #1
 800b67e:	9208      	str	r2, [sp, #32]
 800b680:	e7cd      	b.n	800b61e <_strtod_l+0x4d6>
 800b682:	d0ed      	beq.n	800b660 <_strtod_l+0x518>
 800b684:	4264      	negs	r4, r4
 800b686:	f014 020f 	ands.w	r2, r4, #15
 800b68a:	d00a      	beq.n	800b6a2 <_strtod_l+0x55a>
 800b68c:	4b12      	ldr	r3, [pc, #72]	@ (800b6d8 <_strtod_l+0x590>)
 800b68e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b692:	4650      	mov	r0, sl
 800b694:	4659      	mov	r1, fp
 800b696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b69a:	f7f5 f8f7 	bl	800088c <__aeabi_ddiv>
 800b69e:	4682      	mov	sl, r0
 800b6a0:	468b      	mov	fp, r1
 800b6a2:	1124      	asrs	r4, r4, #4
 800b6a4:	d0dc      	beq.n	800b660 <_strtod_l+0x518>
 800b6a6:	2c1f      	cmp	r4, #31
 800b6a8:	dd20      	ble.n	800b6ec <_strtod_l+0x5a4>
 800b6aa:	2400      	movs	r4, #0
 800b6ac:	46a0      	mov	r8, r4
 800b6ae:	940a      	str	r4, [sp, #40]	@ 0x28
 800b6b0:	46a1      	mov	r9, r4
 800b6b2:	9a05      	ldr	r2, [sp, #20]
 800b6b4:	2322      	movs	r3, #34	@ 0x22
 800b6b6:	f04f 0a00 	mov.w	sl, #0
 800b6ba:	f04f 0b00 	mov.w	fp, #0
 800b6be:	6013      	str	r3, [r2, #0]
 800b6c0:	e768      	b.n	800b594 <_strtod_l+0x44c>
 800b6c2:	bf00      	nop
 800b6c4:	0800d8e8 	.word	0x0800d8e8
 800b6c8:	0800db24 	.word	0x0800db24
 800b6cc:	0800d8e0 	.word	0x0800d8e0
 800b6d0:	0800d951 	.word	0x0800d951
 800b6d4:	0800d94d 	.word	0x0800d94d
 800b6d8:	0800da58 	.word	0x0800da58
 800b6dc:	0800da30 	.word	0x0800da30
 800b6e0:	7ff00000 	.word	0x7ff00000
 800b6e4:	7ca00000 	.word	0x7ca00000
 800b6e8:	7fefffff 	.word	0x7fefffff
 800b6ec:	f014 0310 	ands.w	r3, r4, #16
 800b6f0:	bf18      	it	ne
 800b6f2:	236a      	movne	r3, #106	@ 0x6a
 800b6f4:	4ea9      	ldr	r6, [pc, #676]	@ (800b99c <_strtod_l+0x854>)
 800b6f6:	9308      	str	r3, [sp, #32]
 800b6f8:	4650      	mov	r0, sl
 800b6fa:	4659      	mov	r1, fp
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	07e2      	lsls	r2, r4, #31
 800b700:	d504      	bpl.n	800b70c <_strtod_l+0x5c4>
 800b702:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b706:	f7f4 ff97 	bl	8000638 <__aeabi_dmul>
 800b70a:	2301      	movs	r3, #1
 800b70c:	1064      	asrs	r4, r4, #1
 800b70e:	f106 0608 	add.w	r6, r6, #8
 800b712:	d1f4      	bne.n	800b6fe <_strtod_l+0x5b6>
 800b714:	b10b      	cbz	r3, 800b71a <_strtod_l+0x5d2>
 800b716:	4682      	mov	sl, r0
 800b718:	468b      	mov	fp, r1
 800b71a:	9b08      	ldr	r3, [sp, #32]
 800b71c:	b1b3      	cbz	r3, 800b74c <_strtod_l+0x604>
 800b71e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b722:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b726:	2b00      	cmp	r3, #0
 800b728:	4659      	mov	r1, fp
 800b72a:	dd0f      	ble.n	800b74c <_strtod_l+0x604>
 800b72c:	2b1f      	cmp	r3, #31
 800b72e:	dd55      	ble.n	800b7dc <_strtod_l+0x694>
 800b730:	2b34      	cmp	r3, #52	@ 0x34
 800b732:	bfde      	ittt	le
 800b734:	f04f 33ff 	movle.w	r3, #4294967295
 800b738:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b73c:	4093      	lslle	r3, r2
 800b73e:	f04f 0a00 	mov.w	sl, #0
 800b742:	bfcc      	ite	gt
 800b744:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b748:	ea03 0b01 	andle.w	fp, r3, r1
 800b74c:	2200      	movs	r2, #0
 800b74e:	2300      	movs	r3, #0
 800b750:	4650      	mov	r0, sl
 800b752:	4659      	mov	r1, fp
 800b754:	f7f5 f9d8 	bl	8000b08 <__aeabi_dcmpeq>
 800b758:	2800      	cmp	r0, #0
 800b75a:	d1a6      	bne.n	800b6aa <_strtod_l+0x562>
 800b75c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b75e:	9300      	str	r3, [sp, #0]
 800b760:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b762:	9805      	ldr	r0, [sp, #20]
 800b764:	462b      	mov	r3, r5
 800b766:	463a      	mov	r2, r7
 800b768:	f7ff f8c6 	bl	800a8f8 <__s2b>
 800b76c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b76e:	2800      	cmp	r0, #0
 800b770:	f43f af05 	beq.w	800b57e <_strtod_l+0x436>
 800b774:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b776:	2a00      	cmp	r2, #0
 800b778:	eba9 0308 	sub.w	r3, r9, r8
 800b77c:	bfa8      	it	ge
 800b77e:	2300      	movge	r3, #0
 800b780:	9312      	str	r3, [sp, #72]	@ 0x48
 800b782:	2400      	movs	r4, #0
 800b784:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b788:	9316      	str	r3, [sp, #88]	@ 0x58
 800b78a:	46a0      	mov	r8, r4
 800b78c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b78e:	9805      	ldr	r0, [sp, #20]
 800b790:	6859      	ldr	r1, [r3, #4]
 800b792:	f7ff f809 	bl	800a7a8 <_Balloc>
 800b796:	4681      	mov	r9, r0
 800b798:	2800      	cmp	r0, #0
 800b79a:	f43f aef4 	beq.w	800b586 <_strtod_l+0x43e>
 800b79e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7a0:	691a      	ldr	r2, [r3, #16]
 800b7a2:	3202      	adds	r2, #2
 800b7a4:	f103 010c 	add.w	r1, r3, #12
 800b7a8:	0092      	lsls	r2, r2, #2
 800b7aa:	300c      	adds	r0, #12
 800b7ac:	f001 fad8 	bl	800cd60 <memcpy>
 800b7b0:	ec4b ab10 	vmov	d0, sl, fp
 800b7b4:	9805      	ldr	r0, [sp, #20]
 800b7b6:	aa1c      	add	r2, sp, #112	@ 0x70
 800b7b8:	a91b      	add	r1, sp, #108	@ 0x6c
 800b7ba:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b7be:	f7ff fbd7 	bl	800af70 <__d2b>
 800b7c2:	901a      	str	r0, [sp, #104]	@ 0x68
 800b7c4:	2800      	cmp	r0, #0
 800b7c6:	f43f aede 	beq.w	800b586 <_strtod_l+0x43e>
 800b7ca:	9805      	ldr	r0, [sp, #20]
 800b7cc:	2101      	movs	r1, #1
 800b7ce:	f7ff f929 	bl	800aa24 <__i2b>
 800b7d2:	4680      	mov	r8, r0
 800b7d4:	b948      	cbnz	r0, 800b7ea <_strtod_l+0x6a2>
 800b7d6:	f04f 0800 	mov.w	r8, #0
 800b7da:	e6d4      	b.n	800b586 <_strtod_l+0x43e>
 800b7dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b7e0:	fa02 f303 	lsl.w	r3, r2, r3
 800b7e4:	ea03 0a0a 	and.w	sl, r3, sl
 800b7e8:	e7b0      	b.n	800b74c <_strtod_l+0x604>
 800b7ea:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b7ec:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b7ee:	2d00      	cmp	r5, #0
 800b7f0:	bfab      	itete	ge
 800b7f2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b7f4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b7f6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b7f8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b7fa:	bfac      	ite	ge
 800b7fc:	18ef      	addge	r7, r5, r3
 800b7fe:	1b5e      	sublt	r6, r3, r5
 800b800:	9b08      	ldr	r3, [sp, #32]
 800b802:	1aed      	subs	r5, r5, r3
 800b804:	4415      	add	r5, r2
 800b806:	4b66      	ldr	r3, [pc, #408]	@ (800b9a0 <_strtod_l+0x858>)
 800b808:	3d01      	subs	r5, #1
 800b80a:	429d      	cmp	r5, r3
 800b80c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b810:	da50      	bge.n	800b8b4 <_strtod_l+0x76c>
 800b812:	1b5b      	subs	r3, r3, r5
 800b814:	2b1f      	cmp	r3, #31
 800b816:	eba2 0203 	sub.w	r2, r2, r3
 800b81a:	f04f 0101 	mov.w	r1, #1
 800b81e:	dc3d      	bgt.n	800b89c <_strtod_l+0x754>
 800b820:	fa01 f303 	lsl.w	r3, r1, r3
 800b824:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b826:	2300      	movs	r3, #0
 800b828:	9310      	str	r3, [sp, #64]	@ 0x40
 800b82a:	18bd      	adds	r5, r7, r2
 800b82c:	9b08      	ldr	r3, [sp, #32]
 800b82e:	42af      	cmp	r7, r5
 800b830:	4416      	add	r6, r2
 800b832:	441e      	add	r6, r3
 800b834:	463b      	mov	r3, r7
 800b836:	bfa8      	it	ge
 800b838:	462b      	movge	r3, r5
 800b83a:	42b3      	cmp	r3, r6
 800b83c:	bfa8      	it	ge
 800b83e:	4633      	movge	r3, r6
 800b840:	2b00      	cmp	r3, #0
 800b842:	bfc2      	ittt	gt
 800b844:	1aed      	subgt	r5, r5, r3
 800b846:	1af6      	subgt	r6, r6, r3
 800b848:	1aff      	subgt	r7, r7, r3
 800b84a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	dd16      	ble.n	800b87e <_strtod_l+0x736>
 800b850:	4641      	mov	r1, r8
 800b852:	9805      	ldr	r0, [sp, #20]
 800b854:	461a      	mov	r2, r3
 800b856:	f7ff f9a5 	bl	800aba4 <__pow5mult>
 800b85a:	4680      	mov	r8, r0
 800b85c:	2800      	cmp	r0, #0
 800b85e:	d0ba      	beq.n	800b7d6 <_strtod_l+0x68e>
 800b860:	4601      	mov	r1, r0
 800b862:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b864:	9805      	ldr	r0, [sp, #20]
 800b866:	f7ff f8f3 	bl	800aa50 <__multiply>
 800b86a:	900e      	str	r0, [sp, #56]	@ 0x38
 800b86c:	2800      	cmp	r0, #0
 800b86e:	f43f ae8a 	beq.w	800b586 <_strtod_l+0x43e>
 800b872:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b874:	9805      	ldr	r0, [sp, #20]
 800b876:	f7fe ffd7 	bl	800a828 <_Bfree>
 800b87a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b87c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b87e:	2d00      	cmp	r5, #0
 800b880:	dc1d      	bgt.n	800b8be <_strtod_l+0x776>
 800b882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b884:	2b00      	cmp	r3, #0
 800b886:	dd23      	ble.n	800b8d0 <_strtod_l+0x788>
 800b888:	4649      	mov	r1, r9
 800b88a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b88c:	9805      	ldr	r0, [sp, #20]
 800b88e:	f7ff f989 	bl	800aba4 <__pow5mult>
 800b892:	4681      	mov	r9, r0
 800b894:	b9e0      	cbnz	r0, 800b8d0 <_strtod_l+0x788>
 800b896:	f04f 0900 	mov.w	r9, #0
 800b89a:	e674      	b.n	800b586 <_strtod_l+0x43e>
 800b89c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b8a0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b8a4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b8a8:	35e2      	adds	r5, #226	@ 0xe2
 800b8aa:	fa01 f305 	lsl.w	r3, r1, r5
 800b8ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800b8b0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b8b2:	e7ba      	b.n	800b82a <_strtod_l+0x6e2>
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b8b8:	2301      	movs	r3, #1
 800b8ba:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b8bc:	e7b5      	b.n	800b82a <_strtod_l+0x6e2>
 800b8be:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b8c0:	9805      	ldr	r0, [sp, #20]
 800b8c2:	462a      	mov	r2, r5
 800b8c4:	f7ff f9c8 	bl	800ac58 <__lshift>
 800b8c8:	901a      	str	r0, [sp, #104]	@ 0x68
 800b8ca:	2800      	cmp	r0, #0
 800b8cc:	d1d9      	bne.n	800b882 <_strtod_l+0x73a>
 800b8ce:	e65a      	b.n	800b586 <_strtod_l+0x43e>
 800b8d0:	2e00      	cmp	r6, #0
 800b8d2:	dd07      	ble.n	800b8e4 <_strtod_l+0x79c>
 800b8d4:	4649      	mov	r1, r9
 800b8d6:	9805      	ldr	r0, [sp, #20]
 800b8d8:	4632      	mov	r2, r6
 800b8da:	f7ff f9bd 	bl	800ac58 <__lshift>
 800b8de:	4681      	mov	r9, r0
 800b8e0:	2800      	cmp	r0, #0
 800b8e2:	d0d8      	beq.n	800b896 <_strtod_l+0x74e>
 800b8e4:	2f00      	cmp	r7, #0
 800b8e6:	dd08      	ble.n	800b8fa <_strtod_l+0x7b2>
 800b8e8:	4641      	mov	r1, r8
 800b8ea:	9805      	ldr	r0, [sp, #20]
 800b8ec:	463a      	mov	r2, r7
 800b8ee:	f7ff f9b3 	bl	800ac58 <__lshift>
 800b8f2:	4680      	mov	r8, r0
 800b8f4:	2800      	cmp	r0, #0
 800b8f6:	f43f ae46 	beq.w	800b586 <_strtod_l+0x43e>
 800b8fa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b8fc:	9805      	ldr	r0, [sp, #20]
 800b8fe:	464a      	mov	r2, r9
 800b900:	f7ff fa32 	bl	800ad68 <__mdiff>
 800b904:	4604      	mov	r4, r0
 800b906:	2800      	cmp	r0, #0
 800b908:	f43f ae3d 	beq.w	800b586 <_strtod_l+0x43e>
 800b90c:	68c3      	ldr	r3, [r0, #12]
 800b90e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b910:	2300      	movs	r3, #0
 800b912:	60c3      	str	r3, [r0, #12]
 800b914:	4641      	mov	r1, r8
 800b916:	f7ff fa0b 	bl	800ad30 <__mcmp>
 800b91a:	2800      	cmp	r0, #0
 800b91c:	da46      	bge.n	800b9ac <_strtod_l+0x864>
 800b91e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b920:	ea53 030a 	orrs.w	r3, r3, sl
 800b924:	d16c      	bne.n	800ba00 <_strtod_l+0x8b8>
 800b926:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d168      	bne.n	800ba00 <_strtod_l+0x8b8>
 800b92e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b932:	0d1b      	lsrs	r3, r3, #20
 800b934:	051b      	lsls	r3, r3, #20
 800b936:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b93a:	d961      	bls.n	800ba00 <_strtod_l+0x8b8>
 800b93c:	6963      	ldr	r3, [r4, #20]
 800b93e:	b913      	cbnz	r3, 800b946 <_strtod_l+0x7fe>
 800b940:	6923      	ldr	r3, [r4, #16]
 800b942:	2b01      	cmp	r3, #1
 800b944:	dd5c      	ble.n	800ba00 <_strtod_l+0x8b8>
 800b946:	4621      	mov	r1, r4
 800b948:	2201      	movs	r2, #1
 800b94a:	9805      	ldr	r0, [sp, #20]
 800b94c:	f7ff f984 	bl	800ac58 <__lshift>
 800b950:	4641      	mov	r1, r8
 800b952:	4604      	mov	r4, r0
 800b954:	f7ff f9ec 	bl	800ad30 <__mcmp>
 800b958:	2800      	cmp	r0, #0
 800b95a:	dd51      	ble.n	800ba00 <_strtod_l+0x8b8>
 800b95c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b960:	9a08      	ldr	r2, [sp, #32]
 800b962:	0d1b      	lsrs	r3, r3, #20
 800b964:	051b      	lsls	r3, r3, #20
 800b966:	2a00      	cmp	r2, #0
 800b968:	d06b      	beq.n	800ba42 <_strtod_l+0x8fa>
 800b96a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b96e:	d868      	bhi.n	800ba42 <_strtod_l+0x8fa>
 800b970:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b974:	f67f ae9d 	bls.w	800b6b2 <_strtod_l+0x56a>
 800b978:	4b0a      	ldr	r3, [pc, #40]	@ (800b9a4 <_strtod_l+0x85c>)
 800b97a:	4650      	mov	r0, sl
 800b97c:	4659      	mov	r1, fp
 800b97e:	2200      	movs	r2, #0
 800b980:	f7f4 fe5a 	bl	8000638 <__aeabi_dmul>
 800b984:	4b08      	ldr	r3, [pc, #32]	@ (800b9a8 <_strtod_l+0x860>)
 800b986:	400b      	ands	r3, r1
 800b988:	4682      	mov	sl, r0
 800b98a:	468b      	mov	fp, r1
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	f47f ae05 	bne.w	800b59c <_strtod_l+0x454>
 800b992:	9a05      	ldr	r2, [sp, #20]
 800b994:	2322      	movs	r3, #34	@ 0x22
 800b996:	6013      	str	r3, [r2, #0]
 800b998:	e600      	b.n	800b59c <_strtod_l+0x454>
 800b99a:	bf00      	nop
 800b99c:	0800db50 	.word	0x0800db50
 800b9a0:	fffffc02 	.word	0xfffffc02
 800b9a4:	39500000 	.word	0x39500000
 800b9a8:	7ff00000 	.word	0x7ff00000
 800b9ac:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b9b0:	d165      	bne.n	800ba7e <_strtod_l+0x936>
 800b9b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b9b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b9b8:	b35a      	cbz	r2, 800ba12 <_strtod_l+0x8ca>
 800b9ba:	4a9f      	ldr	r2, [pc, #636]	@ (800bc38 <_strtod_l+0xaf0>)
 800b9bc:	4293      	cmp	r3, r2
 800b9be:	d12b      	bne.n	800ba18 <_strtod_l+0x8d0>
 800b9c0:	9b08      	ldr	r3, [sp, #32]
 800b9c2:	4651      	mov	r1, sl
 800b9c4:	b303      	cbz	r3, 800ba08 <_strtod_l+0x8c0>
 800b9c6:	4b9d      	ldr	r3, [pc, #628]	@ (800bc3c <_strtod_l+0xaf4>)
 800b9c8:	465a      	mov	r2, fp
 800b9ca:	4013      	ands	r3, r2
 800b9cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b9d0:	f04f 32ff 	mov.w	r2, #4294967295
 800b9d4:	d81b      	bhi.n	800ba0e <_strtod_l+0x8c6>
 800b9d6:	0d1b      	lsrs	r3, r3, #20
 800b9d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b9dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b9e0:	4299      	cmp	r1, r3
 800b9e2:	d119      	bne.n	800ba18 <_strtod_l+0x8d0>
 800b9e4:	4b96      	ldr	r3, [pc, #600]	@ (800bc40 <_strtod_l+0xaf8>)
 800b9e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9e8:	429a      	cmp	r2, r3
 800b9ea:	d102      	bne.n	800b9f2 <_strtod_l+0x8aa>
 800b9ec:	3101      	adds	r1, #1
 800b9ee:	f43f adca 	beq.w	800b586 <_strtod_l+0x43e>
 800b9f2:	4b92      	ldr	r3, [pc, #584]	@ (800bc3c <_strtod_l+0xaf4>)
 800b9f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9f6:	401a      	ands	r2, r3
 800b9f8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b9fc:	f04f 0a00 	mov.w	sl, #0
 800ba00:	9b08      	ldr	r3, [sp, #32]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d1b8      	bne.n	800b978 <_strtod_l+0x830>
 800ba06:	e5c9      	b.n	800b59c <_strtod_l+0x454>
 800ba08:	f04f 33ff 	mov.w	r3, #4294967295
 800ba0c:	e7e8      	b.n	800b9e0 <_strtod_l+0x898>
 800ba0e:	4613      	mov	r3, r2
 800ba10:	e7e6      	b.n	800b9e0 <_strtod_l+0x898>
 800ba12:	ea53 030a 	orrs.w	r3, r3, sl
 800ba16:	d0a1      	beq.n	800b95c <_strtod_l+0x814>
 800ba18:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ba1a:	b1db      	cbz	r3, 800ba54 <_strtod_l+0x90c>
 800ba1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba1e:	4213      	tst	r3, r2
 800ba20:	d0ee      	beq.n	800ba00 <_strtod_l+0x8b8>
 800ba22:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba24:	9a08      	ldr	r2, [sp, #32]
 800ba26:	4650      	mov	r0, sl
 800ba28:	4659      	mov	r1, fp
 800ba2a:	b1bb      	cbz	r3, 800ba5c <_strtod_l+0x914>
 800ba2c:	f7ff fb6e 	bl	800b10c <sulp>
 800ba30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba34:	ec53 2b10 	vmov	r2, r3, d0
 800ba38:	f7f4 fc48 	bl	80002cc <__adddf3>
 800ba3c:	4682      	mov	sl, r0
 800ba3e:	468b      	mov	fp, r1
 800ba40:	e7de      	b.n	800ba00 <_strtod_l+0x8b8>
 800ba42:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ba46:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ba4a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ba4e:	f04f 3aff 	mov.w	sl, #4294967295
 800ba52:	e7d5      	b.n	800ba00 <_strtod_l+0x8b8>
 800ba54:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ba56:	ea13 0f0a 	tst.w	r3, sl
 800ba5a:	e7e1      	b.n	800ba20 <_strtod_l+0x8d8>
 800ba5c:	f7ff fb56 	bl	800b10c <sulp>
 800ba60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba64:	ec53 2b10 	vmov	r2, r3, d0
 800ba68:	f7f4 fc2e 	bl	80002c8 <__aeabi_dsub>
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	2300      	movs	r3, #0
 800ba70:	4682      	mov	sl, r0
 800ba72:	468b      	mov	fp, r1
 800ba74:	f7f5 f848 	bl	8000b08 <__aeabi_dcmpeq>
 800ba78:	2800      	cmp	r0, #0
 800ba7a:	d0c1      	beq.n	800ba00 <_strtod_l+0x8b8>
 800ba7c:	e619      	b.n	800b6b2 <_strtod_l+0x56a>
 800ba7e:	4641      	mov	r1, r8
 800ba80:	4620      	mov	r0, r4
 800ba82:	f7ff facd 	bl	800b020 <__ratio>
 800ba86:	ec57 6b10 	vmov	r6, r7, d0
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ba90:	4630      	mov	r0, r6
 800ba92:	4639      	mov	r1, r7
 800ba94:	f7f5 f84c 	bl	8000b30 <__aeabi_dcmple>
 800ba98:	2800      	cmp	r0, #0
 800ba9a:	d06f      	beq.n	800bb7c <_strtod_l+0xa34>
 800ba9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d17a      	bne.n	800bb98 <_strtod_l+0xa50>
 800baa2:	f1ba 0f00 	cmp.w	sl, #0
 800baa6:	d158      	bne.n	800bb5a <_strtod_l+0xa12>
 800baa8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800baaa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d15a      	bne.n	800bb68 <_strtod_l+0xa20>
 800bab2:	4b64      	ldr	r3, [pc, #400]	@ (800bc44 <_strtod_l+0xafc>)
 800bab4:	2200      	movs	r2, #0
 800bab6:	4630      	mov	r0, r6
 800bab8:	4639      	mov	r1, r7
 800baba:	f7f5 f82f 	bl	8000b1c <__aeabi_dcmplt>
 800babe:	2800      	cmp	r0, #0
 800bac0:	d159      	bne.n	800bb76 <_strtod_l+0xa2e>
 800bac2:	4630      	mov	r0, r6
 800bac4:	4639      	mov	r1, r7
 800bac6:	4b60      	ldr	r3, [pc, #384]	@ (800bc48 <_strtod_l+0xb00>)
 800bac8:	2200      	movs	r2, #0
 800baca:	f7f4 fdb5 	bl	8000638 <__aeabi_dmul>
 800bace:	4606      	mov	r6, r0
 800bad0:	460f      	mov	r7, r1
 800bad2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bad6:	9606      	str	r6, [sp, #24]
 800bad8:	9307      	str	r3, [sp, #28]
 800bada:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bade:	4d57      	ldr	r5, [pc, #348]	@ (800bc3c <_strtod_l+0xaf4>)
 800bae0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bae4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bae6:	401d      	ands	r5, r3
 800bae8:	4b58      	ldr	r3, [pc, #352]	@ (800bc4c <_strtod_l+0xb04>)
 800baea:	429d      	cmp	r5, r3
 800baec:	f040 80b2 	bne.w	800bc54 <_strtod_l+0xb0c>
 800baf0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800baf2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800baf6:	ec4b ab10 	vmov	d0, sl, fp
 800bafa:	f7ff f9c9 	bl	800ae90 <__ulp>
 800bafe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bb02:	ec51 0b10 	vmov	r0, r1, d0
 800bb06:	f7f4 fd97 	bl	8000638 <__aeabi_dmul>
 800bb0a:	4652      	mov	r2, sl
 800bb0c:	465b      	mov	r3, fp
 800bb0e:	f7f4 fbdd 	bl	80002cc <__adddf3>
 800bb12:	460b      	mov	r3, r1
 800bb14:	4949      	ldr	r1, [pc, #292]	@ (800bc3c <_strtod_l+0xaf4>)
 800bb16:	4a4e      	ldr	r2, [pc, #312]	@ (800bc50 <_strtod_l+0xb08>)
 800bb18:	4019      	ands	r1, r3
 800bb1a:	4291      	cmp	r1, r2
 800bb1c:	4682      	mov	sl, r0
 800bb1e:	d942      	bls.n	800bba6 <_strtod_l+0xa5e>
 800bb20:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bb22:	4b47      	ldr	r3, [pc, #284]	@ (800bc40 <_strtod_l+0xaf8>)
 800bb24:	429a      	cmp	r2, r3
 800bb26:	d103      	bne.n	800bb30 <_strtod_l+0x9e8>
 800bb28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb2a:	3301      	adds	r3, #1
 800bb2c:	f43f ad2b 	beq.w	800b586 <_strtod_l+0x43e>
 800bb30:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800bc40 <_strtod_l+0xaf8>
 800bb34:	f04f 3aff 	mov.w	sl, #4294967295
 800bb38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bb3a:	9805      	ldr	r0, [sp, #20]
 800bb3c:	f7fe fe74 	bl	800a828 <_Bfree>
 800bb40:	9805      	ldr	r0, [sp, #20]
 800bb42:	4649      	mov	r1, r9
 800bb44:	f7fe fe70 	bl	800a828 <_Bfree>
 800bb48:	9805      	ldr	r0, [sp, #20]
 800bb4a:	4641      	mov	r1, r8
 800bb4c:	f7fe fe6c 	bl	800a828 <_Bfree>
 800bb50:	9805      	ldr	r0, [sp, #20]
 800bb52:	4621      	mov	r1, r4
 800bb54:	f7fe fe68 	bl	800a828 <_Bfree>
 800bb58:	e618      	b.n	800b78c <_strtod_l+0x644>
 800bb5a:	f1ba 0f01 	cmp.w	sl, #1
 800bb5e:	d103      	bne.n	800bb68 <_strtod_l+0xa20>
 800bb60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	f43f ada5 	beq.w	800b6b2 <_strtod_l+0x56a>
 800bb68:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800bc18 <_strtod_l+0xad0>
 800bb6c:	4f35      	ldr	r7, [pc, #212]	@ (800bc44 <_strtod_l+0xafc>)
 800bb6e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bb72:	2600      	movs	r6, #0
 800bb74:	e7b1      	b.n	800bada <_strtod_l+0x992>
 800bb76:	4f34      	ldr	r7, [pc, #208]	@ (800bc48 <_strtod_l+0xb00>)
 800bb78:	2600      	movs	r6, #0
 800bb7a:	e7aa      	b.n	800bad2 <_strtod_l+0x98a>
 800bb7c:	4b32      	ldr	r3, [pc, #200]	@ (800bc48 <_strtod_l+0xb00>)
 800bb7e:	4630      	mov	r0, r6
 800bb80:	4639      	mov	r1, r7
 800bb82:	2200      	movs	r2, #0
 800bb84:	f7f4 fd58 	bl	8000638 <__aeabi_dmul>
 800bb88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb8a:	4606      	mov	r6, r0
 800bb8c:	460f      	mov	r7, r1
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d09f      	beq.n	800bad2 <_strtod_l+0x98a>
 800bb92:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bb96:	e7a0      	b.n	800bada <_strtod_l+0x992>
 800bb98:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800bc20 <_strtod_l+0xad8>
 800bb9c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bba0:	ec57 6b17 	vmov	r6, r7, d7
 800bba4:	e799      	b.n	800bada <_strtod_l+0x992>
 800bba6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800bbaa:	9b08      	ldr	r3, [sp, #32]
 800bbac:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d1c1      	bne.n	800bb38 <_strtod_l+0x9f0>
 800bbb4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bbb8:	0d1b      	lsrs	r3, r3, #20
 800bbba:	051b      	lsls	r3, r3, #20
 800bbbc:	429d      	cmp	r5, r3
 800bbbe:	d1bb      	bne.n	800bb38 <_strtod_l+0x9f0>
 800bbc0:	4630      	mov	r0, r6
 800bbc2:	4639      	mov	r1, r7
 800bbc4:	f7f5 f898 	bl	8000cf8 <__aeabi_d2lz>
 800bbc8:	f7f4 fd08 	bl	80005dc <__aeabi_l2d>
 800bbcc:	4602      	mov	r2, r0
 800bbce:	460b      	mov	r3, r1
 800bbd0:	4630      	mov	r0, r6
 800bbd2:	4639      	mov	r1, r7
 800bbd4:	f7f4 fb78 	bl	80002c8 <__aeabi_dsub>
 800bbd8:	460b      	mov	r3, r1
 800bbda:	4602      	mov	r2, r0
 800bbdc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bbe0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800bbe4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbe6:	ea46 060a 	orr.w	r6, r6, sl
 800bbea:	431e      	orrs	r6, r3
 800bbec:	d06f      	beq.n	800bcce <_strtod_l+0xb86>
 800bbee:	a30e      	add	r3, pc, #56	@ (adr r3, 800bc28 <_strtod_l+0xae0>)
 800bbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf4:	f7f4 ff92 	bl	8000b1c <__aeabi_dcmplt>
 800bbf8:	2800      	cmp	r0, #0
 800bbfa:	f47f accf 	bne.w	800b59c <_strtod_l+0x454>
 800bbfe:	a30c      	add	r3, pc, #48	@ (adr r3, 800bc30 <_strtod_l+0xae8>)
 800bc00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc08:	f7f4 ffa6 	bl	8000b58 <__aeabi_dcmpgt>
 800bc0c:	2800      	cmp	r0, #0
 800bc0e:	d093      	beq.n	800bb38 <_strtod_l+0x9f0>
 800bc10:	e4c4      	b.n	800b59c <_strtod_l+0x454>
 800bc12:	bf00      	nop
 800bc14:	f3af 8000 	nop.w
 800bc18:	00000000 	.word	0x00000000
 800bc1c:	bff00000 	.word	0xbff00000
 800bc20:	00000000 	.word	0x00000000
 800bc24:	3ff00000 	.word	0x3ff00000
 800bc28:	94a03595 	.word	0x94a03595
 800bc2c:	3fdfffff 	.word	0x3fdfffff
 800bc30:	35afe535 	.word	0x35afe535
 800bc34:	3fe00000 	.word	0x3fe00000
 800bc38:	000fffff 	.word	0x000fffff
 800bc3c:	7ff00000 	.word	0x7ff00000
 800bc40:	7fefffff 	.word	0x7fefffff
 800bc44:	3ff00000 	.word	0x3ff00000
 800bc48:	3fe00000 	.word	0x3fe00000
 800bc4c:	7fe00000 	.word	0x7fe00000
 800bc50:	7c9fffff 	.word	0x7c9fffff
 800bc54:	9b08      	ldr	r3, [sp, #32]
 800bc56:	b323      	cbz	r3, 800bca2 <_strtod_l+0xb5a>
 800bc58:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800bc5c:	d821      	bhi.n	800bca2 <_strtod_l+0xb5a>
 800bc5e:	a328      	add	r3, pc, #160	@ (adr r3, 800bd00 <_strtod_l+0xbb8>)
 800bc60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc64:	4630      	mov	r0, r6
 800bc66:	4639      	mov	r1, r7
 800bc68:	f7f4 ff62 	bl	8000b30 <__aeabi_dcmple>
 800bc6c:	b1a0      	cbz	r0, 800bc98 <_strtod_l+0xb50>
 800bc6e:	4639      	mov	r1, r7
 800bc70:	4630      	mov	r0, r6
 800bc72:	f7f4 ffb9 	bl	8000be8 <__aeabi_d2uiz>
 800bc76:	2801      	cmp	r0, #1
 800bc78:	bf38      	it	cc
 800bc7a:	2001      	movcc	r0, #1
 800bc7c:	f7f4 fc62 	bl	8000544 <__aeabi_ui2d>
 800bc80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc82:	4606      	mov	r6, r0
 800bc84:	460f      	mov	r7, r1
 800bc86:	b9fb      	cbnz	r3, 800bcc8 <_strtod_l+0xb80>
 800bc88:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bc8c:	9014      	str	r0, [sp, #80]	@ 0x50
 800bc8e:	9315      	str	r3, [sp, #84]	@ 0x54
 800bc90:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800bc94:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bc98:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bc9a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800bc9e:	1b5b      	subs	r3, r3, r5
 800bca0:	9311      	str	r3, [sp, #68]	@ 0x44
 800bca2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bca6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800bcaa:	f7ff f8f1 	bl	800ae90 <__ulp>
 800bcae:	4650      	mov	r0, sl
 800bcb0:	ec53 2b10 	vmov	r2, r3, d0
 800bcb4:	4659      	mov	r1, fp
 800bcb6:	f7f4 fcbf 	bl	8000638 <__aeabi_dmul>
 800bcba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bcbe:	f7f4 fb05 	bl	80002cc <__adddf3>
 800bcc2:	4682      	mov	sl, r0
 800bcc4:	468b      	mov	fp, r1
 800bcc6:	e770      	b.n	800bbaa <_strtod_l+0xa62>
 800bcc8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800bccc:	e7e0      	b.n	800bc90 <_strtod_l+0xb48>
 800bcce:	a30e      	add	r3, pc, #56	@ (adr r3, 800bd08 <_strtod_l+0xbc0>)
 800bcd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd4:	f7f4 ff22 	bl	8000b1c <__aeabi_dcmplt>
 800bcd8:	e798      	b.n	800bc0c <_strtod_l+0xac4>
 800bcda:	2300      	movs	r3, #0
 800bcdc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bcde:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bce0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bce2:	6013      	str	r3, [r2, #0]
 800bce4:	f7ff ba6d 	b.w	800b1c2 <_strtod_l+0x7a>
 800bce8:	2a65      	cmp	r2, #101	@ 0x65
 800bcea:	f43f ab66 	beq.w	800b3ba <_strtod_l+0x272>
 800bcee:	2a45      	cmp	r2, #69	@ 0x45
 800bcf0:	f43f ab63 	beq.w	800b3ba <_strtod_l+0x272>
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	f7ff bb9e 	b.w	800b436 <_strtod_l+0x2ee>
 800bcfa:	bf00      	nop
 800bcfc:	f3af 8000 	nop.w
 800bd00:	ffc00000 	.word	0xffc00000
 800bd04:	41dfffff 	.word	0x41dfffff
 800bd08:	94a03595 	.word	0x94a03595
 800bd0c:	3fcfffff 	.word	0x3fcfffff

0800bd10 <_strtod_r>:
 800bd10:	4b01      	ldr	r3, [pc, #4]	@ (800bd18 <_strtod_r+0x8>)
 800bd12:	f7ff ba19 	b.w	800b148 <_strtod_l>
 800bd16:	bf00      	nop
 800bd18:	200000e0 	.word	0x200000e0

0800bd1c <_strtol_l.constprop.0>:
 800bd1c:	2b24      	cmp	r3, #36	@ 0x24
 800bd1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd22:	4686      	mov	lr, r0
 800bd24:	4690      	mov	r8, r2
 800bd26:	d801      	bhi.n	800bd2c <_strtol_l.constprop.0+0x10>
 800bd28:	2b01      	cmp	r3, #1
 800bd2a:	d106      	bne.n	800bd3a <_strtol_l.constprop.0+0x1e>
 800bd2c:	f7fd fd9c 	bl	8009868 <__errno>
 800bd30:	2316      	movs	r3, #22
 800bd32:	6003      	str	r3, [r0, #0]
 800bd34:	2000      	movs	r0, #0
 800bd36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd3a:	4834      	ldr	r0, [pc, #208]	@ (800be0c <_strtol_l.constprop.0+0xf0>)
 800bd3c:	460d      	mov	r5, r1
 800bd3e:	462a      	mov	r2, r5
 800bd40:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bd44:	5d06      	ldrb	r6, [r0, r4]
 800bd46:	f016 0608 	ands.w	r6, r6, #8
 800bd4a:	d1f8      	bne.n	800bd3e <_strtol_l.constprop.0+0x22>
 800bd4c:	2c2d      	cmp	r4, #45	@ 0x2d
 800bd4e:	d12d      	bne.n	800bdac <_strtol_l.constprop.0+0x90>
 800bd50:	782c      	ldrb	r4, [r5, #0]
 800bd52:	2601      	movs	r6, #1
 800bd54:	1c95      	adds	r5, r2, #2
 800bd56:	f033 0210 	bics.w	r2, r3, #16
 800bd5a:	d109      	bne.n	800bd70 <_strtol_l.constprop.0+0x54>
 800bd5c:	2c30      	cmp	r4, #48	@ 0x30
 800bd5e:	d12a      	bne.n	800bdb6 <_strtol_l.constprop.0+0x9a>
 800bd60:	782a      	ldrb	r2, [r5, #0]
 800bd62:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bd66:	2a58      	cmp	r2, #88	@ 0x58
 800bd68:	d125      	bne.n	800bdb6 <_strtol_l.constprop.0+0x9a>
 800bd6a:	786c      	ldrb	r4, [r5, #1]
 800bd6c:	2310      	movs	r3, #16
 800bd6e:	3502      	adds	r5, #2
 800bd70:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bd74:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bd78:	2200      	movs	r2, #0
 800bd7a:	fbbc f9f3 	udiv	r9, ip, r3
 800bd7e:	4610      	mov	r0, r2
 800bd80:	fb03 ca19 	mls	sl, r3, r9, ip
 800bd84:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bd88:	2f09      	cmp	r7, #9
 800bd8a:	d81b      	bhi.n	800bdc4 <_strtol_l.constprop.0+0xa8>
 800bd8c:	463c      	mov	r4, r7
 800bd8e:	42a3      	cmp	r3, r4
 800bd90:	dd27      	ble.n	800bde2 <_strtol_l.constprop.0+0xc6>
 800bd92:	1c57      	adds	r7, r2, #1
 800bd94:	d007      	beq.n	800bda6 <_strtol_l.constprop.0+0x8a>
 800bd96:	4581      	cmp	r9, r0
 800bd98:	d320      	bcc.n	800bddc <_strtol_l.constprop.0+0xc0>
 800bd9a:	d101      	bne.n	800bda0 <_strtol_l.constprop.0+0x84>
 800bd9c:	45a2      	cmp	sl, r4
 800bd9e:	db1d      	blt.n	800bddc <_strtol_l.constprop.0+0xc0>
 800bda0:	fb00 4003 	mla	r0, r0, r3, r4
 800bda4:	2201      	movs	r2, #1
 800bda6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bdaa:	e7eb      	b.n	800bd84 <_strtol_l.constprop.0+0x68>
 800bdac:	2c2b      	cmp	r4, #43	@ 0x2b
 800bdae:	bf04      	itt	eq
 800bdb0:	782c      	ldrbeq	r4, [r5, #0]
 800bdb2:	1c95      	addeq	r5, r2, #2
 800bdb4:	e7cf      	b.n	800bd56 <_strtol_l.constprop.0+0x3a>
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d1da      	bne.n	800bd70 <_strtol_l.constprop.0+0x54>
 800bdba:	2c30      	cmp	r4, #48	@ 0x30
 800bdbc:	bf0c      	ite	eq
 800bdbe:	2308      	moveq	r3, #8
 800bdc0:	230a      	movne	r3, #10
 800bdc2:	e7d5      	b.n	800bd70 <_strtol_l.constprop.0+0x54>
 800bdc4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bdc8:	2f19      	cmp	r7, #25
 800bdca:	d801      	bhi.n	800bdd0 <_strtol_l.constprop.0+0xb4>
 800bdcc:	3c37      	subs	r4, #55	@ 0x37
 800bdce:	e7de      	b.n	800bd8e <_strtol_l.constprop.0+0x72>
 800bdd0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bdd4:	2f19      	cmp	r7, #25
 800bdd6:	d804      	bhi.n	800bde2 <_strtol_l.constprop.0+0xc6>
 800bdd8:	3c57      	subs	r4, #87	@ 0x57
 800bdda:	e7d8      	b.n	800bd8e <_strtol_l.constprop.0+0x72>
 800bddc:	f04f 32ff 	mov.w	r2, #4294967295
 800bde0:	e7e1      	b.n	800bda6 <_strtol_l.constprop.0+0x8a>
 800bde2:	1c53      	adds	r3, r2, #1
 800bde4:	d108      	bne.n	800bdf8 <_strtol_l.constprop.0+0xdc>
 800bde6:	2322      	movs	r3, #34	@ 0x22
 800bde8:	f8ce 3000 	str.w	r3, [lr]
 800bdec:	4660      	mov	r0, ip
 800bdee:	f1b8 0f00 	cmp.w	r8, #0
 800bdf2:	d0a0      	beq.n	800bd36 <_strtol_l.constprop.0+0x1a>
 800bdf4:	1e69      	subs	r1, r5, #1
 800bdf6:	e006      	b.n	800be06 <_strtol_l.constprop.0+0xea>
 800bdf8:	b106      	cbz	r6, 800bdfc <_strtol_l.constprop.0+0xe0>
 800bdfa:	4240      	negs	r0, r0
 800bdfc:	f1b8 0f00 	cmp.w	r8, #0
 800be00:	d099      	beq.n	800bd36 <_strtol_l.constprop.0+0x1a>
 800be02:	2a00      	cmp	r2, #0
 800be04:	d1f6      	bne.n	800bdf4 <_strtol_l.constprop.0+0xd8>
 800be06:	f8c8 1000 	str.w	r1, [r8]
 800be0a:	e794      	b.n	800bd36 <_strtol_l.constprop.0+0x1a>
 800be0c:	0800db79 	.word	0x0800db79

0800be10 <_strtol_r>:
 800be10:	f7ff bf84 	b.w	800bd1c <_strtol_l.constprop.0>

0800be14 <__ssputs_r>:
 800be14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be18:	688e      	ldr	r6, [r1, #8]
 800be1a:	461f      	mov	r7, r3
 800be1c:	42be      	cmp	r6, r7
 800be1e:	680b      	ldr	r3, [r1, #0]
 800be20:	4682      	mov	sl, r0
 800be22:	460c      	mov	r4, r1
 800be24:	4690      	mov	r8, r2
 800be26:	d82d      	bhi.n	800be84 <__ssputs_r+0x70>
 800be28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800be2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800be30:	d026      	beq.n	800be80 <__ssputs_r+0x6c>
 800be32:	6965      	ldr	r5, [r4, #20]
 800be34:	6909      	ldr	r1, [r1, #16]
 800be36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800be3a:	eba3 0901 	sub.w	r9, r3, r1
 800be3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800be42:	1c7b      	adds	r3, r7, #1
 800be44:	444b      	add	r3, r9
 800be46:	106d      	asrs	r5, r5, #1
 800be48:	429d      	cmp	r5, r3
 800be4a:	bf38      	it	cc
 800be4c:	461d      	movcc	r5, r3
 800be4e:	0553      	lsls	r3, r2, #21
 800be50:	d527      	bpl.n	800bea2 <__ssputs_r+0x8e>
 800be52:	4629      	mov	r1, r5
 800be54:	f7fe fc1c 	bl	800a690 <_malloc_r>
 800be58:	4606      	mov	r6, r0
 800be5a:	b360      	cbz	r0, 800beb6 <__ssputs_r+0xa2>
 800be5c:	6921      	ldr	r1, [r4, #16]
 800be5e:	464a      	mov	r2, r9
 800be60:	f000 ff7e 	bl	800cd60 <memcpy>
 800be64:	89a3      	ldrh	r3, [r4, #12]
 800be66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800be6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be6e:	81a3      	strh	r3, [r4, #12]
 800be70:	6126      	str	r6, [r4, #16]
 800be72:	6165      	str	r5, [r4, #20]
 800be74:	444e      	add	r6, r9
 800be76:	eba5 0509 	sub.w	r5, r5, r9
 800be7a:	6026      	str	r6, [r4, #0]
 800be7c:	60a5      	str	r5, [r4, #8]
 800be7e:	463e      	mov	r6, r7
 800be80:	42be      	cmp	r6, r7
 800be82:	d900      	bls.n	800be86 <__ssputs_r+0x72>
 800be84:	463e      	mov	r6, r7
 800be86:	6820      	ldr	r0, [r4, #0]
 800be88:	4632      	mov	r2, r6
 800be8a:	4641      	mov	r1, r8
 800be8c:	f000 ff09 	bl	800cca2 <memmove>
 800be90:	68a3      	ldr	r3, [r4, #8]
 800be92:	1b9b      	subs	r3, r3, r6
 800be94:	60a3      	str	r3, [r4, #8]
 800be96:	6823      	ldr	r3, [r4, #0]
 800be98:	4433      	add	r3, r6
 800be9a:	6023      	str	r3, [r4, #0]
 800be9c:	2000      	movs	r0, #0
 800be9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bea2:	462a      	mov	r2, r5
 800bea4:	f001 fad9 	bl	800d45a <_realloc_r>
 800bea8:	4606      	mov	r6, r0
 800beaa:	2800      	cmp	r0, #0
 800beac:	d1e0      	bne.n	800be70 <__ssputs_r+0x5c>
 800beae:	6921      	ldr	r1, [r4, #16]
 800beb0:	4650      	mov	r0, sl
 800beb2:	f7fe fb79 	bl	800a5a8 <_free_r>
 800beb6:	230c      	movs	r3, #12
 800beb8:	f8ca 3000 	str.w	r3, [sl]
 800bebc:	89a3      	ldrh	r3, [r4, #12]
 800bebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bec2:	81a3      	strh	r3, [r4, #12]
 800bec4:	f04f 30ff 	mov.w	r0, #4294967295
 800bec8:	e7e9      	b.n	800be9e <__ssputs_r+0x8a>
	...

0800becc <_svfiprintf_r>:
 800becc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bed0:	4698      	mov	r8, r3
 800bed2:	898b      	ldrh	r3, [r1, #12]
 800bed4:	061b      	lsls	r3, r3, #24
 800bed6:	b09d      	sub	sp, #116	@ 0x74
 800bed8:	4607      	mov	r7, r0
 800beda:	460d      	mov	r5, r1
 800bedc:	4614      	mov	r4, r2
 800bede:	d510      	bpl.n	800bf02 <_svfiprintf_r+0x36>
 800bee0:	690b      	ldr	r3, [r1, #16]
 800bee2:	b973      	cbnz	r3, 800bf02 <_svfiprintf_r+0x36>
 800bee4:	2140      	movs	r1, #64	@ 0x40
 800bee6:	f7fe fbd3 	bl	800a690 <_malloc_r>
 800beea:	6028      	str	r0, [r5, #0]
 800beec:	6128      	str	r0, [r5, #16]
 800beee:	b930      	cbnz	r0, 800befe <_svfiprintf_r+0x32>
 800bef0:	230c      	movs	r3, #12
 800bef2:	603b      	str	r3, [r7, #0]
 800bef4:	f04f 30ff 	mov.w	r0, #4294967295
 800bef8:	b01d      	add	sp, #116	@ 0x74
 800befa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800befe:	2340      	movs	r3, #64	@ 0x40
 800bf00:	616b      	str	r3, [r5, #20]
 800bf02:	2300      	movs	r3, #0
 800bf04:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf06:	2320      	movs	r3, #32
 800bf08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf0c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf10:	2330      	movs	r3, #48	@ 0x30
 800bf12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c0b0 <_svfiprintf_r+0x1e4>
 800bf16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf1a:	f04f 0901 	mov.w	r9, #1
 800bf1e:	4623      	mov	r3, r4
 800bf20:	469a      	mov	sl, r3
 800bf22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf26:	b10a      	cbz	r2, 800bf2c <_svfiprintf_r+0x60>
 800bf28:	2a25      	cmp	r2, #37	@ 0x25
 800bf2a:	d1f9      	bne.n	800bf20 <_svfiprintf_r+0x54>
 800bf2c:	ebba 0b04 	subs.w	fp, sl, r4
 800bf30:	d00b      	beq.n	800bf4a <_svfiprintf_r+0x7e>
 800bf32:	465b      	mov	r3, fp
 800bf34:	4622      	mov	r2, r4
 800bf36:	4629      	mov	r1, r5
 800bf38:	4638      	mov	r0, r7
 800bf3a:	f7ff ff6b 	bl	800be14 <__ssputs_r>
 800bf3e:	3001      	adds	r0, #1
 800bf40:	f000 80a7 	beq.w	800c092 <_svfiprintf_r+0x1c6>
 800bf44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf46:	445a      	add	r2, fp
 800bf48:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf4a:	f89a 3000 	ldrb.w	r3, [sl]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	f000 809f 	beq.w	800c092 <_svfiprintf_r+0x1c6>
 800bf54:	2300      	movs	r3, #0
 800bf56:	f04f 32ff 	mov.w	r2, #4294967295
 800bf5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf5e:	f10a 0a01 	add.w	sl, sl, #1
 800bf62:	9304      	str	r3, [sp, #16]
 800bf64:	9307      	str	r3, [sp, #28]
 800bf66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bf6a:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf6c:	4654      	mov	r4, sl
 800bf6e:	2205      	movs	r2, #5
 800bf70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf74:	484e      	ldr	r0, [pc, #312]	@ (800c0b0 <_svfiprintf_r+0x1e4>)
 800bf76:	f7f4 f94b 	bl	8000210 <memchr>
 800bf7a:	9a04      	ldr	r2, [sp, #16]
 800bf7c:	b9d8      	cbnz	r0, 800bfb6 <_svfiprintf_r+0xea>
 800bf7e:	06d0      	lsls	r0, r2, #27
 800bf80:	bf44      	itt	mi
 800bf82:	2320      	movmi	r3, #32
 800bf84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf88:	0711      	lsls	r1, r2, #28
 800bf8a:	bf44      	itt	mi
 800bf8c:	232b      	movmi	r3, #43	@ 0x2b
 800bf8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf92:	f89a 3000 	ldrb.w	r3, [sl]
 800bf96:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf98:	d015      	beq.n	800bfc6 <_svfiprintf_r+0xfa>
 800bf9a:	9a07      	ldr	r2, [sp, #28]
 800bf9c:	4654      	mov	r4, sl
 800bf9e:	2000      	movs	r0, #0
 800bfa0:	f04f 0c0a 	mov.w	ip, #10
 800bfa4:	4621      	mov	r1, r4
 800bfa6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfaa:	3b30      	subs	r3, #48	@ 0x30
 800bfac:	2b09      	cmp	r3, #9
 800bfae:	d94b      	bls.n	800c048 <_svfiprintf_r+0x17c>
 800bfb0:	b1b0      	cbz	r0, 800bfe0 <_svfiprintf_r+0x114>
 800bfb2:	9207      	str	r2, [sp, #28]
 800bfb4:	e014      	b.n	800bfe0 <_svfiprintf_r+0x114>
 800bfb6:	eba0 0308 	sub.w	r3, r0, r8
 800bfba:	fa09 f303 	lsl.w	r3, r9, r3
 800bfbe:	4313      	orrs	r3, r2
 800bfc0:	9304      	str	r3, [sp, #16]
 800bfc2:	46a2      	mov	sl, r4
 800bfc4:	e7d2      	b.n	800bf6c <_svfiprintf_r+0xa0>
 800bfc6:	9b03      	ldr	r3, [sp, #12]
 800bfc8:	1d19      	adds	r1, r3, #4
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	9103      	str	r1, [sp, #12]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	bfbb      	ittet	lt
 800bfd2:	425b      	neglt	r3, r3
 800bfd4:	f042 0202 	orrlt.w	r2, r2, #2
 800bfd8:	9307      	strge	r3, [sp, #28]
 800bfda:	9307      	strlt	r3, [sp, #28]
 800bfdc:	bfb8      	it	lt
 800bfde:	9204      	strlt	r2, [sp, #16]
 800bfe0:	7823      	ldrb	r3, [r4, #0]
 800bfe2:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfe4:	d10a      	bne.n	800bffc <_svfiprintf_r+0x130>
 800bfe6:	7863      	ldrb	r3, [r4, #1]
 800bfe8:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfea:	d132      	bne.n	800c052 <_svfiprintf_r+0x186>
 800bfec:	9b03      	ldr	r3, [sp, #12]
 800bfee:	1d1a      	adds	r2, r3, #4
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	9203      	str	r2, [sp, #12]
 800bff4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bff8:	3402      	adds	r4, #2
 800bffa:	9305      	str	r3, [sp, #20]
 800bffc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c0c0 <_svfiprintf_r+0x1f4>
 800c000:	7821      	ldrb	r1, [r4, #0]
 800c002:	2203      	movs	r2, #3
 800c004:	4650      	mov	r0, sl
 800c006:	f7f4 f903 	bl	8000210 <memchr>
 800c00a:	b138      	cbz	r0, 800c01c <_svfiprintf_r+0x150>
 800c00c:	9b04      	ldr	r3, [sp, #16]
 800c00e:	eba0 000a 	sub.w	r0, r0, sl
 800c012:	2240      	movs	r2, #64	@ 0x40
 800c014:	4082      	lsls	r2, r0
 800c016:	4313      	orrs	r3, r2
 800c018:	3401      	adds	r4, #1
 800c01a:	9304      	str	r3, [sp, #16]
 800c01c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c020:	4824      	ldr	r0, [pc, #144]	@ (800c0b4 <_svfiprintf_r+0x1e8>)
 800c022:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c026:	2206      	movs	r2, #6
 800c028:	f7f4 f8f2 	bl	8000210 <memchr>
 800c02c:	2800      	cmp	r0, #0
 800c02e:	d036      	beq.n	800c09e <_svfiprintf_r+0x1d2>
 800c030:	4b21      	ldr	r3, [pc, #132]	@ (800c0b8 <_svfiprintf_r+0x1ec>)
 800c032:	bb1b      	cbnz	r3, 800c07c <_svfiprintf_r+0x1b0>
 800c034:	9b03      	ldr	r3, [sp, #12]
 800c036:	3307      	adds	r3, #7
 800c038:	f023 0307 	bic.w	r3, r3, #7
 800c03c:	3308      	adds	r3, #8
 800c03e:	9303      	str	r3, [sp, #12]
 800c040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c042:	4433      	add	r3, r6
 800c044:	9309      	str	r3, [sp, #36]	@ 0x24
 800c046:	e76a      	b.n	800bf1e <_svfiprintf_r+0x52>
 800c048:	fb0c 3202 	mla	r2, ip, r2, r3
 800c04c:	460c      	mov	r4, r1
 800c04e:	2001      	movs	r0, #1
 800c050:	e7a8      	b.n	800bfa4 <_svfiprintf_r+0xd8>
 800c052:	2300      	movs	r3, #0
 800c054:	3401      	adds	r4, #1
 800c056:	9305      	str	r3, [sp, #20]
 800c058:	4619      	mov	r1, r3
 800c05a:	f04f 0c0a 	mov.w	ip, #10
 800c05e:	4620      	mov	r0, r4
 800c060:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c064:	3a30      	subs	r2, #48	@ 0x30
 800c066:	2a09      	cmp	r2, #9
 800c068:	d903      	bls.n	800c072 <_svfiprintf_r+0x1a6>
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d0c6      	beq.n	800bffc <_svfiprintf_r+0x130>
 800c06e:	9105      	str	r1, [sp, #20]
 800c070:	e7c4      	b.n	800bffc <_svfiprintf_r+0x130>
 800c072:	fb0c 2101 	mla	r1, ip, r1, r2
 800c076:	4604      	mov	r4, r0
 800c078:	2301      	movs	r3, #1
 800c07a:	e7f0      	b.n	800c05e <_svfiprintf_r+0x192>
 800c07c:	ab03      	add	r3, sp, #12
 800c07e:	9300      	str	r3, [sp, #0]
 800c080:	462a      	mov	r2, r5
 800c082:	4b0e      	ldr	r3, [pc, #56]	@ (800c0bc <_svfiprintf_r+0x1f0>)
 800c084:	a904      	add	r1, sp, #16
 800c086:	4638      	mov	r0, r7
 800c088:	f7fc fb4c 	bl	8008724 <_printf_float>
 800c08c:	1c42      	adds	r2, r0, #1
 800c08e:	4606      	mov	r6, r0
 800c090:	d1d6      	bne.n	800c040 <_svfiprintf_r+0x174>
 800c092:	89ab      	ldrh	r3, [r5, #12]
 800c094:	065b      	lsls	r3, r3, #25
 800c096:	f53f af2d 	bmi.w	800bef4 <_svfiprintf_r+0x28>
 800c09a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c09c:	e72c      	b.n	800bef8 <_svfiprintf_r+0x2c>
 800c09e:	ab03      	add	r3, sp, #12
 800c0a0:	9300      	str	r3, [sp, #0]
 800c0a2:	462a      	mov	r2, r5
 800c0a4:	4b05      	ldr	r3, [pc, #20]	@ (800c0bc <_svfiprintf_r+0x1f0>)
 800c0a6:	a904      	add	r1, sp, #16
 800c0a8:	4638      	mov	r0, r7
 800c0aa:	f7fc fdd3 	bl	8008c54 <_printf_i>
 800c0ae:	e7ed      	b.n	800c08c <_svfiprintf_r+0x1c0>
 800c0b0:	0800dc79 	.word	0x0800dc79
 800c0b4:	0800dc83 	.word	0x0800dc83
 800c0b8:	08008725 	.word	0x08008725
 800c0bc:	0800be15 	.word	0x0800be15
 800c0c0:	0800dc7f 	.word	0x0800dc7f

0800c0c4 <_sungetc_r>:
 800c0c4:	b538      	push	{r3, r4, r5, lr}
 800c0c6:	1c4b      	adds	r3, r1, #1
 800c0c8:	4614      	mov	r4, r2
 800c0ca:	d103      	bne.n	800c0d4 <_sungetc_r+0x10>
 800c0cc:	f04f 35ff 	mov.w	r5, #4294967295
 800c0d0:	4628      	mov	r0, r5
 800c0d2:	bd38      	pop	{r3, r4, r5, pc}
 800c0d4:	8993      	ldrh	r3, [r2, #12]
 800c0d6:	f023 0320 	bic.w	r3, r3, #32
 800c0da:	8193      	strh	r3, [r2, #12]
 800c0dc:	6853      	ldr	r3, [r2, #4]
 800c0de:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c0e0:	b2cd      	uxtb	r5, r1
 800c0e2:	b18a      	cbz	r2, 800c108 <_sungetc_r+0x44>
 800c0e4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800c0e6:	429a      	cmp	r2, r3
 800c0e8:	dd08      	ble.n	800c0fc <_sungetc_r+0x38>
 800c0ea:	6823      	ldr	r3, [r4, #0]
 800c0ec:	1e5a      	subs	r2, r3, #1
 800c0ee:	6022      	str	r2, [r4, #0]
 800c0f0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c0f4:	6863      	ldr	r3, [r4, #4]
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	6063      	str	r3, [r4, #4]
 800c0fa:	e7e9      	b.n	800c0d0 <_sungetc_r+0xc>
 800c0fc:	4621      	mov	r1, r4
 800c0fe:	f000 fd96 	bl	800cc2e <__submore>
 800c102:	2800      	cmp	r0, #0
 800c104:	d0f1      	beq.n	800c0ea <_sungetc_r+0x26>
 800c106:	e7e1      	b.n	800c0cc <_sungetc_r+0x8>
 800c108:	6921      	ldr	r1, [r4, #16]
 800c10a:	6822      	ldr	r2, [r4, #0]
 800c10c:	b141      	cbz	r1, 800c120 <_sungetc_r+0x5c>
 800c10e:	4291      	cmp	r1, r2
 800c110:	d206      	bcs.n	800c120 <_sungetc_r+0x5c>
 800c112:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800c116:	42a9      	cmp	r1, r5
 800c118:	d102      	bne.n	800c120 <_sungetc_r+0x5c>
 800c11a:	3a01      	subs	r2, #1
 800c11c:	6022      	str	r2, [r4, #0]
 800c11e:	e7ea      	b.n	800c0f6 <_sungetc_r+0x32>
 800c120:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800c124:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c128:	6363      	str	r3, [r4, #52]	@ 0x34
 800c12a:	2303      	movs	r3, #3
 800c12c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c12e:	4623      	mov	r3, r4
 800c130:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c134:	6023      	str	r3, [r4, #0]
 800c136:	2301      	movs	r3, #1
 800c138:	e7de      	b.n	800c0f8 <_sungetc_r+0x34>

0800c13a <__ssrefill_r>:
 800c13a:	b510      	push	{r4, lr}
 800c13c:	460c      	mov	r4, r1
 800c13e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c140:	b169      	cbz	r1, 800c15e <__ssrefill_r+0x24>
 800c142:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c146:	4299      	cmp	r1, r3
 800c148:	d001      	beq.n	800c14e <__ssrefill_r+0x14>
 800c14a:	f7fe fa2d 	bl	800a5a8 <_free_r>
 800c14e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c150:	6063      	str	r3, [r4, #4]
 800c152:	2000      	movs	r0, #0
 800c154:	6360      	str	r0, [r4, #52]	@ 0x34
 800c156:	b113      	cbz	r3, 800c15e <__ssrefill_r+0x24>
 800c158:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800c15a:	6023      	str	r3, [r4, #0]
 800c15c:	bd10      	pop	{r4, pc}
 800c15e:	6923      	ldr	r3, [r4, #16]
 800c160:	6023      	str	r3, [r4, #0]
 800c162:	2300      	movs	r3, #0
 800c164:	6063      	str	r3, [r4, #4]
 800c166:	89a3      	ldrh	r3, [r4, #12]
 800c168:	f043 0320 	orr.w	r3, r3, #32
 800c16c:	81a3      	strh	r3, [r4, #12]
 800c16e:	f04f 30ff 	mov.w	r0, #4294967295
 800c172:	e7f3      	b.n	800c15c <__ssrefill_r+0x22>

0800c174 <__ssvfiscanf_r>:
 800c174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c178:	460c      	mov	r4, r1
 800c17a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800c17e:	2100      	movs	r1, #0
 800c180:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800c184:	49a5      	ldr	r1, [pc, #660]	@ (800c41c <__ssvfiscanf_r+0x2a8>)
 800c186:	91a0      	str	r1, [sp, #640]	@ 0x280
 800c188:	f10d 0804 	add.w	r8, sp, #4
 800c18c:	49a4      	ldr	r1, [pc, #656]	@ (800c420 <__ssvfiscanf_r+0x2ac>)
 800c18e:	4fa5      	ldr	r7, [pc, #660]	@ (800c424 <__ssvfiscanf_r+0x2b0>)
 800c190:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800c194:	4606      	mov	r6, r0
 800c196:	91a1      	str	r1, [sp, #644]	@ 0x284
 800c198:	9300      	str	r3, [sp, #0]
 800c19a:	7813      	ldrb	r3, [r2, #0]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	f000 8158 	beq.w	800c452 <__ssvfiscanf_r+0x2de>
 800c1a2:	5cf9      	ldrb	r1, [r7, r3]
 800c1a4:	f011 0108 	ands.w	r1, r1, #8
 800c1a8:	f102 0501 	add.w	r5, r2, #1
 800c1ac:	d019      	beq.n	800c1e2 <__ssvfiscanf_r+0x6e>
 800c1ae:	6863      	ldr	r3, [r4, #4]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	dd0f      	ble.n	800c1d4 <__ssvfiscanf_r+0x60>
 800c1b4:	6823      	ldr	r3, [r4, #0]
 800c1b6:	781a      	ldrb	r2, [r3, #0]
 800c1b8:	5cba      	ldrb	r2, [r7, r2]
 800c1ba:	0712      	lsls	r2, r2, #28
 800c1bc:	d401      	bmi.n	800c1c2 <__ssvfiscanf_r+0x4e>
 800c1be:	462a      	mov	r2, r5
 800c1c0:	e7eb      	b.n	800c19a <__ssvfiscanf_r+0x26>
 800c1c2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c1c4:	3201      	adds	r2, #1
 800c1c6:	9245      	str	r2, [sp, #276]	@ 0x114
 800c1c8:	6862      	ldr	r2, [r4, #4]
 800c1ca:	3301      	adds	r3, #1
 800c1cc:	3a01      	subs	r2, #1
 800c1ce:	6062      	str	r2, [r4, #4]
 800c1d0:	6023      	str	r3, [r4, #0]
 800c1d2:	e7ec      	b.n	800c1ae <__ssvfiscanf_r+0x3a>
 800c1d4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c1d6:	4621      	mov	r1, r4
 800c1d8:	4630      	mov	r0, r6
 800c1da:	4798      	blx	r3
 800c1dc:	2800      	cmp	r0, #0
 800c1de:	d0e9      	beq.n	800c1b4 <__ssvfiscanf_r+0x40>
 800c1e0:	e7ed      	b.n	800c1be <__ssvfiscanf_r+0x4a>
 800c1e2:	2b25      	cmp	r3, #37	@ 0x25
 800c1e4:	d012      	beq.n	800c20c <__ssvfiscanf_r+0x98>
 800c1e6:	4699      	mov	r9, r3
 800c1e8:	6863      	ldr	r3, [r4, #4]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	f340 8093 	ble.w	800c316 <__ssvfiscanf_r+0x1a2>
 800c1f0:	6822      	ldr	r2, [r4, #0]
 800c1f2:	7813      	ldrb	r3, [r2, #0]
 800c1f4:	454b      	cmp	r3, r9
 800c1f6:	f040 812c 	bne.w	800c452 <__ssvfiscanf_r+0x2de>
 800c1fa:	6863      	ldr	r3, [r4, #4]
 800c1fc:	3b01      	subs	r3, #1
 800c1fe:	6063      	str	r3, [r4, #4]
 800c200:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800c202:	3201      	adds	r2, #1
 800c204:	3301      	adds	r3, #1
 800c206:	6022      	str	r2, [r4, #0]
 800c208:	9345      	str	r3, [sp, #276]	@ 0x114
 800c20a:	e7d8      	b.n	800c1be <__ssvfiscanf_r+0x4a>
 800c20c:	9141      	str	r1, [sp, #260]	@ 0x104
 800c20e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800c210:	7853      	ldrb	r3, [r2, #1]
 800c212:	2b2a      	cmp	r3, #42	@ 0x2a
 800c214:	bf02      	ittt	eq
 800c216:	2310      	moveq	r3, #16
 800c218:	1c95      	addeq	r5, r2, #2
 800c21a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800c21c:	220a      	movs	r2, #10
 800c21e:	46a9      	mov	r9, r5
 800c220:	f819 1b01 	ldrb.w	r1, [r9], #1
 800c224:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800c228:	2b09      	cmp	r3, #9
 800c22a:	d91e      	bls.n	800c26a <__ssvfiscanf_r+0xf6>
 800c22c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800c428 <__ssvfiscanf_r+0x2b4>
 800c230:	2203      	movs	r2, #3
 800c232:	4650      	mov	r0, sl
 800c234:	f7f3 ffec 	bl	8000210 <memchr>
 800c238:	b138      	cbz	r0, 800c24a <__ssvfiscanf_r+0xd6>
 800c23a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c23c:	eba0 000a 	sub.w	r0, r0, sl
 800c240:	2301      	movs	r3, #1
 800c242:	4083      	lsls	r3, r0
 800c244:	4313      	orrs	r3, r2
 800c246:	9341      	str	r3, [sp, #260]	@ 0x104
 800c248:	464d      	mov	r5, r9
 800c24a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c24e:	2b78      	cmp	r3, #120	@ 0x78
 800c250:	d806      	bhi.n	800c260 <__ssvfiscanf_r+0xec>
 800c252:	2b57      	cmp	r3, #87	@ 0x57
 800c254:	d810      	bhi.n	800c278 <__ssvfiscanf_r+0x104>
 800c256:	2b25      	cmp	r3, #37	@ 0x25
 800c258:	d0c5      	beq.n	800c1e6 <__ssvfiscanf_r+0x72>
 800c25a:	d857      	bhi.n	800c30c <__ssvfiscanf_r+0x198>
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d065      	beq.n	800c32c <__ssvfiscanf_r+0x1b8>
 800c260:	2303      	movs	r3, #3
 800c262:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c264:	230a      	movs	r3, #10
 800c266:	9342      	str	r3, [sp, #264]	@ 0x108
 800c268:	e078      	b.n	800c35c <__ssvfiscanf_r+0x1e8>
 800c26a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800c26c:	fb02 1103 	mla	r1, r2, r3, r1
 800c270:	3930      	subs	r1, #48	@ 0x30
 800c272:	9143      	str	r1, [sp, #268]	@ 0x10c
 800c274:	464d      	mov	r5, r9
 800c276:	e7d2      	b.n	800c21e <__ssvfiscanf_r+0xaa>
 800c278:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800c27c:	2a20      	cmp	r2, #32
 800c27e:	d8ef      	bhi.n	800c260 <__ssvfiscanf_r+0xec>
 800c280:	a101      	add	r1, pc, #4	@ (adr r1, 800c288 <__ssvfiscanf_r+0x114>)
 800c282:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c286:	bf00      	nop
 800c288:	0800c33b 	.word	0x0800c33b
 800c28c:	0800c261 	.word	0x0800c261
 800c290:	0800c261 	.word	0x0800c261
 800c294:	0800c395 	.word	0x0800c395
 800c298:	0800c261 	.word	0x0800c261
 800c29c:	0800c261 	.word	0x0800c261
 800c2a0:	0800c261 	.word	0x0800c261
 800c2a4:	0800c261 	.word	0x0800c261
 800c2a8:	0800c261 	.word	0x0800c261
 800c2ac:	0800c261 	.word	0x0800c261
 800c2b0:	0800c261 	.word	0x0800c261
 800c2b4:	0800c3ab 	.word	0x0800c3ab
 800c2b8:	0800c391 	.word	0x0800c391
 800c2bc:	0800c313 	.word	0x0800c313
 800c2c0:	0800c313 	.word	0x0800c313
 800c2c4:	0800c313 	.word	0x0800c313
 800c2c8:	0800c261 	.word	0x0800c261
 800c2cc:	0800c34d 	.word	0x0800c34d
 800c2d0:	0800c261 	.word	0x0800c261
 800c2d4:	0800c261 	.word	0x0800c261
 800c2d8:	0800c261 	.word	0x0800c261
 800c2dc:	0800c261 	.word	0x0800c261
 800c2e0:	0800c3bb 	.word	0x0800c3bb
 800c2e4:	0800c355 	.word	0x0800c355
 800c2e8:	0800c333 	.word	0x0800c333
 800c2ec:	0800c261 	.word	0x0800c261
 800c2f0:	0800c261 	.word	0x0800c261
 800c2f4:	0800c3b7 	.word	0x0800c3b7
 800c2f8:	0800c261 	.word	0x0800c261
 800c2fc:	0800c391 	.word	0x0800c391
 800c300:	0800c261 	.word	0x0800c261
 800c304:	0800c261 	.word	0x0800c261
 800c308:	0800c33b 	.word	0x0800c33b
 800c30c:	3b45      	subs	r3, #69	@ 0x45
 800c30e:	2b02      	cmp	r3, #2
 800c310:	d8a6      	bhi.n	800c260 <__ssvfiscanf_r+0xec>
 800c312:	2305      	movs	r3, #5
 800c314:	e021      	b.n	800c35a <__ssvfiscanf_r+0x1e6>
 800c316:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c318:	4621      	mov	r1, r4
 800c31a:	4630      	mov	r0, r6
 800c31c:	4798      	blx	r3
 800c31e:	2800      	cmp	r0, #0
 800c320:	f43f af66 	beq.w	800c1f0 <__ssvfiscanf_r+0x7c>
 800c324:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c326:	2800      	cmp	r0, #0
 800c328:	f040 808b 	bne.w	800c442 <__ssvfiscanf_r+0x2ce>
 800c32c:	f04f 30ff 	mov.w	r0, #4294967295
 800c330:	e08b      	b.n	800c44a <__ssvfiscanf_r+0x2d6>
 800c332:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c334:	f042 0220 	orr.w	r2, r2, #32
 800c338:	9241      	str	r2, [sp, #260]	@ 0x104
 800c33a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c33c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c340:	9241      	str	r2, [sp, #260]	@ 0x104
 800c342:	2210      	movs	r2, #16
 800c344:	2b6e      	cmp	r3, #110	@ 0x6e
 800c346:	9242      	str	r2, [sp, #264]	@ 0x108
 800c348:	d902      	bls.n	800c350 <__ssvfiscanf_r+0x1dc>
 800c34a:	e005      	b.n	800c358 <__ssvfiscanf_r+0x1e4>
 800c34c:	2300      	movs	r3, #0
 800c34e:	9342      	str	r3, [sp, #264]	@ 0x108
 800c350:	2303      	movs	r3, #3
 800c352:	e002      	b.n	800c35a <__ssvfiscanf_r+0x1e6>
 800c354:	2308      	movs	r3, #8
 800c356:	9342      	str	r3, [sp, #264]	@ 0x108
 800c358:	2304      	movs	r3, #4
 800c35a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c35c:	6863      	ldr	r3, [r4, #4]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	dd39      	ble.n	800c3d6 <__ssvfiscanf_r+0x262>
 800c362:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c364:	0659      	lsls	r1, r3, #25
 800c366:	d404      	bmi.n	800c372 <__ssvfiscanf_r+0x1fe>
 800c368:	6823      	ldr	r3, [r4, #0]
 800c36a:	781a      	ldrb	r2, [r3, #0]
 800c36c:	5cba      	ldrb	r2, [r7, r2]
 800c36e:	0712      	lsls	r2, r2, #28
 800c370:	d438      	bmi.n	800c3e4 <__ssvfiscanf_r+0x270>
 800c372:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c374:	2b02      	cmp	r3, #2
 800c376:	dc47      	bgt.n	800c408 <__ssvfiscanf_r+0x294>
 800c378:	466b      	mov	r3, sp
 800c37a:	4622      	mov	r2, r4
 800c37c:	a941      	add	r1, sp, #260	@ 0x104
 800c37e:	4630      	mov	r0, r6
 800c380:	f000 f9ae 	bl	800c6e0 <_scanf_chars>
 800c384:	2801      	cmp	r0, #1
 800c386:	d064      	beq.n	800c452 <__ssvfiscanf_r+0x2de>
 800c388:	2802      	cmp	r0, #2
 800c38a:	f47f af18 	bne.w	800c1be <__ssvfiscanf_r+0x4a>
 800c38e:	e7c9      	b.n	800c324 <__ssvfiscanf_r+0x1b0>
 800c390:	220a      	movs	r2, #10
 800c392:	e7d7      	b.n	800c344 <__ssvfiscanf_r+0x1d0>
 800c394:	4629      	mov	r1, r5
 800c396:	4640      	mov	r0, r8
 800c398:	f000 fc10 	bl	800cbbc <__sccl>
 800c39c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c39e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3a2:	9341      	str	r3, [sp, #260]	@ 0x104
 800c3a4:	4605      	mov	r5, r0
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	e7d7      	b.n	800c35a <__ssvfiscanf_r+0x1e6>
 800c3aa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c3ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3b0:	9341      	str	r3, [sp, #260]	@ 0x104
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	e7d1      	b.n	800c35a <__ssvfiscanf_r+0x1e6>
 800c3b6:	2302      	movs	r3, #2
 800c3b8:	e7cf      	b.n	800c35a <__ssvfiscanf_r+0x1e6>
 800c3ba:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c3bc:	06c3      	lsls	r3, r0, #27
 800c3be:	f53f aefe 	bmi.w	800c1be <__ssvfiscanf_r+0x4a>
 800c3c2:	9b00      	ldr	r3, [sp, #0]
 800c3c4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c3c6:	1d19      	adds	r1, r3, #4
 800c3c8:	9100      	str	r1, [sp, #0]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	07c0      	lsls	r0, r0, #31
 800c3ce:	bf4c      	ite	mi
 800c3d0:	801a      	strhmi	r2, [r3, #0]
 800c3d2:	601a      	strpl	r2, [r3, #0]
 800c3d4:	e6f3      	b.n	800c1be <__ssvfiscanf_r+0x4a>
 800c3d6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c3d8:	4621      	mov	r1, r4
 800c3da:	4630      	mov	r0, r6
 800c3dc:	4798      	blx	r3
 800c3de:	2800      	cmp	r0, #0
 800c3e0:	d0bf      	beq.n	800c362 <__ssvfiscanf_r+0x1ee>
 800c3e2:	e79f      	b.n	800c324 <__ssvfiscanf_r+0x1b0>
 800c3e4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c3e6:	3201      	adds	r2, #1
 800c3e8:	9245      	str	r2, [sp, #276]	@ 0x114
 800c3ea:	6862      	ldr	r2, [r4, #4]
 800c3ec:	3a01      	subs	r2, #1
 800c3ee:	2a00      	cmp	r2, #0
 800c3f0:	6062      	str	r2, [r4, #4]
 800c3f2:	dd02      	ble.n	800c3fa <__ssvfiscanf_r+0x286>
 800c3f4:	3301      	adds	r3, #1
 800c3f6:	6023      	str	r3, [r4, #0]
 800c3f8:	e7b6      	b.n	800c368 <__ssvfiscanf_r+0x1f4>
 800c3fa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c3fc:	4621      	mov	r1, r4
 800c3fe:	4630      	mov	r0, r6
 800c400:	4798      	blx	r3
 800c402:	2800      	cmp	r0, #0
 800c404:	d0b0      	beq.n	800c368 <__ssvfiscanf_r+0x1f4>
 800c406:	e78d      	b.n	800c324 <__ssvfiscanf_r+0x1b0>
 800c408:	2b04      	cmp	r3, #4
 800c40a:	dc0f      	bgt.n	800c42c <__ssvfiscanf_r+0x2b8>
 800c40c:	466b      	mov	r3, sp
 800c40e:	4622      	mov	r2, r4
 800c410:	a941      	add	r1, sp, #260	@ 0x104
 800c412:	4630      	mov	r0, r6
 800c414:	f000 f9be 	bl	800c794 <_scanf_i>
 800c418:	e7b4      	b.n	800c384 <__ssvfiscanf_r+0x210>
 800c41a:	bf00      	nop
 800c41c:	0800c0c5 	.word	0x0800c0c5
 800c420:	0800c13b 	.word	0x0800c13b
 800c424:	0800db79 	.word	0x0800db79
 800c428:	0800dc7f 	.word	0x0800dc7f
 800c42c:	4b0a      	ldr	r3, [pc, #40]	@ (800c458 <__ssvfiscanf_r+0x2e4>)
 800c42e:	2b00      	cmp	r3, #0
 800c430:	f43f aec5 	beq.w	800c1be <__ssvfiscanf_r+0x4a>
 800c434:	466b      	mov	r3, sp
 800c436:	4622      	mov	r2, r4
 800c438:	a941      	add	r1, sp, #260	@ 0x104
 800c43a:	4630      	mov	r0, r6
 800c43c:	f7fc fd2a 	bl	8008e94 <_scanf_float>
 800c440:	e7a0      	b.n	800c384 <__ssvfiscanf_r+0x210>
 800c442:	89a3      	ldrh	r3, [r4, #12]
 800c444:	065b      	lsls	r3, r3, #25
 800c446:	f53f af71 	bmi.w	800c32c <__ssvfiscanf_r+0x1b8>
 800c44a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800c44e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c452:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c454:	e7f9      	b.n	800c44a <__ssvfiscanf_r+0x2d6>
 800c456:	bf00      	nop
 800c458:	08008e95 	.word	0x08008e95

0800c45c <__sfputc_r>:
 800c45c:	6893      	ldr	r3, [r2, #8]
 800c45e:	3b01      	subs	r3, #1
 800c460:	2b00      	cmp	r3, #0
 800c462:	b410      	push	{r4}
 800c464:	6093      	str	r3, [r2, #8]
 800c466:	da08      	bge.n	800c47a <__sfputc_r+0x1e>
 800c468:	6994      	ldr	r4, [r2, #24]
 800c46a:	42a3      	cmp	r3, r4
 800c46c:	db01      	blt.n	800c472 <__sfputc_r+0x16>
 800c46e:	290a      	cmp	r1, #10
 800c470:	d103      	bne.n	800c47a <__sfputc_r+0x1e>
 800c472:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c476:	f7fd b8e2 	b.w	800963e <__swbuf_r>
 800c47a:	6813      	ldr	r3, [r2, #0]
 800c47c:	1c58      	adds	r0, r3, #1
 800c47e:	6010      	str	r0, [r2, #0]
 800c480:	7019      	strb	r1, [r3, #0]
 800c482:	4608      	mov	r0, r1
 800c484:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c488:	4770      	bx	lr

0800c48a <__sfputs_r>:
 800c48a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c48c:	4606      	mov	r6, r0
 800c48e:	460f      	mov	r7, r1
 800c490:	4614      	mov	r4, r2
 800c492:	18d5      	adds	r5, r2, r3
 800c494:	42ac      	cmp	r4, r5
 800c496:	d101      	bne.n	800c49c <__sfputs_r+0x12>
 800c498:	2000      	movs	r0, #0
 800c49a:	e007      	b.n	800c4ac <__sfputs_r+0x22>
 800c49c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4a0:	463a      	mov	r2, r7
 800c4a2:	4630      	mov	r0, r6
 800c4a4:	f7ff ffda 	bl	800c45c <__sfputc_r>
 800c4a8:	1c43      	adds	r3, r0, #1
 800c4aa:	d1f3      	bne.n	800c494 <__sfputs_r+0xa>
 800c4ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c4b0 <_vfiprintf_r>:
 800c4b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4b4:	460d      	mov	r5, r1
 800c4b6:	b09d      	sub	sp, #116	@ 0x74
 800c4b8:	4614      	mov	r4, r2
 800c4ba:	4698      	mov	r8, r3
 800c4bc:	4606      	mov	r6, r0
 800c4be:	b118      	cbz	r0, 800c4c8 <_vfiprintf_r+0x18>
 800c4c0:	6a03      	ldr	r3, [r0, #32]
 800c4c2:	b90b      	cbnz	r3, 800c4c8 <_vfiprintf_r+0x18>
 800c4c4:	f7fc ff86 	bl	80093d4 <__sinit>
 800c4c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c4ca:	07d9      	lsls	r1, r3, #31
 800c4cc:	d405      	bmi.n	800c4da <_vfiprintf_r+0x2a>
 800c4ce:	89ab      	ldrh	r3, [r5, #12]
 800c4d0:	059a      	lsls	r2, r3, #22
 800c4d2:	d402      	bmi.n	800c4da <_vfiprintf_r+0x2a>
 800c4d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c4d6:	f7fd f9f2 	bl	80098be <__retarget_lock_acquire_recursive>
 800c4da:	89ab      	ldrh	r3, [r5, #12]
 800c4dc:	071b      	lsls	r3, r3, #28
 800c4de:	d501      	bpl.n	800c4e4 <_vfiprintf_r+0x34>
 800c4e0:	692b      	ldr	r3, [r5, #16]
 800c4e2:	b99b      	cbnz	r3, 800c50c <_vfiprintf_r+0x5c>
 800c4e4:	4629      	mov	r1, r5
 800c4e6:	4630      	mov	r0, r6
 800c4e8:	f7fd f8e8 	bl	80096bc <__swsetup_r>
 800c4ec:	b170      	cbz	r0, 800c50c <_vfiprintf_r+0x5c>
 800c4ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c4f0:	07dc      	lsls	r4, r3, #31
 800c4f2:	d504      	bpl.n	800c4fe <_vfiprintf_r+0x4e>
 800c4f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c4f8:	b01d      	add	sp, #116	@ 0x74
 800c4fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4fe:	89ab      	ldrh	r3, [r5, #12]
 800c500:	0598      	lsls	r0, r3, #22
 800c502:	d4f7      	bmi.n	800c4f4 <_vfiprintf_r+0x44>
 800c504:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c506:	f7fd f9db 	bl	80098c0 <__retarget_lock_release_recursive>
 800c50a:	e7f3      	b.n	800c4f4 <_vfiprintf_r+0x44>
 800c50c:	2300      	movs	r3, #0
 800c50e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c510:	2320      	movs	r3, #32
 800c512:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c516:	f8cd 800c 	str.w	r8, [sp, #12]
 800c51a:	2330      	movs	r3, #48	@ 0x30
 800c51c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c6cc <_vfiprintf_r+0x21c>
 800c520:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c524:	f04f 0901 	mov.w	r9, #1
 800c528:	4623      	mov	r3, r4
 800c52a:	469a      	mov	sl, r3
 800c52c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c530:	b10a      	cbz	r2, 800c536 <_vfiprintf_r+0x86>
 800c532:	2a25      	cmp	r2, #37	@ 0x25
 800c534:	d1f9      	bne.n	800c52a <_vfiprintf_r+0x7a>
 800c536:	ebba 0b04 	subs.w	fp, sl, r4
 800c53a:	d00b      	beq.n	800c554 <_vfiprintf_r+0xa4>
 800c53c:	465b      	mov	r3, fp
 800c53e:	4622      	mov	r2, r4
 800c540:	4629      	mov	r1, r5
 800c542:	4630      	mov	r0, r6
 800c544:	f7ff ffa1 	bl	800c48a <__sfputs_r>
 800c548:	3001      	adds	r0, #1
 800c54a:	f000 80a7 	beq.w	800c69c <_vfiprintf_r+0x1ec>
 800c54e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c550:	445a      	add	r2, fp
 800c552:	9209      	str	r2, [sp, #36]	@ 0x24
 800c554:	f89a 3000 	ldrb.w	r3, [sl]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	f000 809f 	beq.w	800c69c <_vfiprintf_r+0x1ec>
 800c55e:	2300      	movs	r3, #0
 800c560:	f04f 32ff 	mov.w	r2, #4294967295
 800c564:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c568:	f10a 0a01 	add.w	sl, sl, #1
 800c56c:	9304      	str	r3, [sp, #16]
 800c56e:	9307      	str	r3, [sp, #28]
 800c570:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c574:	931a      	str	r3, [sp, #104]	@ 0x68
 800c576:	4654      	mov	r4, sl
 800c578:	2205      	movs	r2, #5
 800c57a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c57e:	4853      	ldr	r0, [pc, #332]	@ (800c6cc <_vfiprintf_r+0x21c>)
 800c580:	f7f3 fe46 	bl	8000210 <memchr>
 800c584:	9a04      	ldr	r2, [sp, #16]
 800c586:	b9d8      	cbnz	r0, 800c5c0 <_vfiprintf_r+0x110>
 800c588:	06d1      	lsls	r1, r2, #27
 800c58a:	bf44      	itt	mi
 800c58c:	2320      	movmi	r3, #32
 800c58e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c592:	0713      	lsls	r3, r2, #28
 800c594:	bf44      	itt	mi
 800c596:	232b      	movmi	r3, #43	@ 0x2b
 800c598:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c59c:	f89a 3000 	ldrb.w	r3, [sl]
 800c5a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5a2:	d015      	beq.n	800c5d0 <_vfiprintf_r+0x120>
 800c5a4:	9a07      	ldr	r2, [sp, #28]
 800c5a6:	4654      	mov	r4, sl
 800c5a8:	2000      	movs	r0, #0
 800c5aa:	f04f 0c0a 	mov.w	ip, #10
 800c5ae:	4621      	mov	r1, r4
 800c5b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5b4:	3b30      	subs	r3, #48	@ 0x30
 800c5b6:	2b09      	cmp	r3, #9
 800c5b8:	d94b      	bls.n	800c652 <_vfiprintf_r+0x1a2>
 800c5ba:	b1b0      	cbz	r0, 800c5ea <_vfiprintf_r+0x13a>
 800c5bc:	9207      	str	r2, [sp, #28]
 800c5be:	e014      	b.n	800c5ea <_vfiprintf_r+0x13a>
 800c5c0:	eba0 0308 	sub.w	r3, r0, r8
 800c5c4:	fa09 f303 	lsl.w	r3, r9, r3
 800c5c8:	4313      	orrs	r3, r2
 800c5ca:	9304      	str	r3, [sp, #16]
 800c5cc:	46a2      	mov	sl, r4
 800c5ce:	e7d2      	b.n	800c576 <_vfiprintf_r+0xc6>
 800c5d0:	9b03      	ldr	r3, [sp, #12]
 800c5d2:	1d19      	adds	r1, r3, #4
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	9103      	str	r1, [sp, #12]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	bfbb      	ittet	lt
 800c5dc:	425b      	neglt	r3, r3
 800c5de:	f042 0202 	orrlt.w	r2, r2, #2
 800c5e2:	9307      	strge	r3, [sp, #28]
 800c5e4:	9307      	strlt	r3, [sp, #28]
 800c5e6:	bfb8      	it	lt
 800c5e8:	9204      	strlt	r2, [sp, #16]
 800c5ea:	7823      	ldrb	r3, [r4, #0]
 800c5ec:	2b2e      	cmp	r3, #46	@ 0x2e
 800c5ee:	d10a      	bne.n	800c606 <_vfiprintf_r+0x156>
 800c5f0:	7863      	ldrb	r3, [r4, #1]
 800c5f2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5f4:	d132      	bne.n	800c65c <_vfiprintf_r+0x1ac>
 800c5f6:	9b03      	ldr	r3, [sp, #12]
 800c5f8:	1d1a      	adds	r2, r3, #4
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	9203      	str	r2, [sp, #12]
 800c5fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c602:	3402      	adds	r4, #2
 800c604:	9305      	str	r3, [sp, #20]
 800c606:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c6dc <_vfiprintf_r+0x22c>
 800c60a:	7821      	ldrb	r1, [r4, #0]
 800c60c:	2203      	movs	r2, #3
 800c60e:	4650      	mov	r0, sl
 800c610:	f7f3 fdfe 	bl	8000210 <memchr>
 800c614:	b138      	cbz	r0, 800c626 <_vfiprintf_r+0x176>
 800c616:	9b04      	ldr	r3, [sp, #16]
 800c618:	eba0 000a 	sub.w	r0, r0, sl
 800c61c:	2240      	movs	r2, #64	@ 0x40
 800c61e:	4082      	lsls	r2, r0
 800c620:	4313      	orrs	r3, r2
 800c622:	3401      	adds	r4, #1
 800c624:	9304      	str	r3, [sp, #16]
 800c626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c62a:	4829      	ldr	r0, [pc, #164]	@ (800c6d0 <_vfiprintf_r+0x220>)
 800c62c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c630:	2206      	movs	r2, #6
 800c632:	f7f3 fded 	bl	8000210 <memchr>
 800c636:	2800      	cmp	r0, #0
 800c638:	d03f      	beq.n	800c6ba <_vfiprintf_r+0x20a>
 800c63a:	4b26      	ldr	r3, [pc, #152]	@ (800c6d4 <_vfiprintf_r+0x224>)
 800c63c:	bb1b      	cbnz	r3, 800c686 <_vfiprintf_r+0x1d6>
 800c63e:	9b03      	ldr	r3, [sp, #12]
 800c640:	3307      	adds	r3, #7
 800c642:	f023 0307 	bic.w	r3, r3, #7
 800c646:	3308      	adds	r3, #8
 800c648:	9303      	str	r3, [sp, #12]
 800c64a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c64c:	443b      	add	r3, r7
 800c64e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c650:	e76a      	b.n	800c528 <_vfiprintf_r+0x78>
 800c652:	fb0c 3202 	mla	r2, ip, r2, r3
 800c656:	460c      	mov	r4, r1
 800c658:	2001      	movs	r0, #1
 800c65a:	e7a8      	b.n	800c5ae <_vfiprintf_r+0xfe>
 800c65c:	2300      	movs	r3, #0
 800c65e:	3401      	adds	r4, #1
 800c660:	9305      	str	r3, [sp, #20]
 800c662:	4619      	mov	r1, r3
 800c664:	f04f 0c0a 	mov.w	ip, #10
 800c668:	4620      	mov	r0, r4
 800c66a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c66e:	3a30      	subs	r2, #48	@ 0x30
 800c670:	2a09      	cmp	r2, #9
 800c672:	d903      	bls.n	800c67c <_vfiprintf_r+0x1cc>
 800c674:	2b00      	cmp	r3, #0
 800c676:	d0c6      	beq.n	800c606 <_vfiprintf_r+0x156>
 800c678:	9105      	str	r1, [sp, #20]
 800c67a:	e7c4      	b.n	800c606 <_vfiprintf_r+0x156>
 800c67c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c680:	4604      	mov	r4, r0
 800c682:	2301      	movs	r3, #1
 800c684:	e7f0      	b.n	800c668 <_vfiprintf_r+0x1b8>
 800c686:	ab03      	add	r3, sp, #12
 800c688:	9300      	str	r3, [sp, #0]
 800c68a:	462a      	mov	r2, r5
 800c68c:	4b12      	ldr	r3, [pc, #72]	@ (800c6d8 <_vfiprintf_r+0x228>)
 800c68e:	a904      	add	r1, sp, #16
 800c690:	4630      	mov	r0, r6
 800c692:	f7fc f847 	bl	8008724 <_printf_float>
 800c696:	4607      	mov	r7, r0
 800c698:	1c78      	adds	r0, r7, #1
 800c69a:	d1d6      	bne.n	800c64a <_vfiprintf_r+0x19a>
 800c69c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c69e:	07d9      	lsls	r1, r3, #31
 800c6a0:	d405      	bmi.n	800c6ae <_vfiprintf_r+0x1fe>
 800c6a2:	89ab      	ldrh	r3, [r5, #12]
 800c6a4:	059a      	lsls	r2, r3, #22
 800c6a6:	d402      	bmi.n	800c6ae <_vfiprintf_r+0x1fe>
 800c6a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c6aa:	f7fd f909 	bl	80098c0 <__retarget_lock_release_recursive>
 800c6ae:	89ab      	ldrh	r3, [r5, #12]
 800c6b0:	065b      	lsls	r3, r3, #25
 800c6b2:	f53f af1f 	bmi.w	800c4f4 <_vfiprintf_r+0x44>
 800c6b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c6b8:	e71e      	b.n	800c4f8 <_vfiprintf_r+0x48>
 800c6ba:	ab03      	add	r3, sp, #12
 800c6bc:	9300      	str	r3, [sp, #0]
 800c6be:	462a      	mov	r2, r5
 800c6c0:	4b05      	ldr	r3, [pc, #20]	@ (800c6d8 <_vfiprintf_r+0x228>)
 800c6c2:	a904      	add	r1, sp, #16
 800c6c4:	4630      	mov	r0, r6
 800c6c6:	f7fc fac5 	bl	8008c54 <_printf_i>
 800c6ca:	e7e4      	b.n	800c696 <_vfiprintf_r+0x1e6>
 800c6cc:	0800dc79 	.word	0x0800dc79
 800c6d0:	0800dc83 	.word	0x0800dc83
 800c6d4:	08008725 	.word	0x08008725
 800c6d8:	0800c48b 	.word	0x0800c48b
 800c6dc:	0800dc7f 	.word	0x0800dc7f

0800c6e0 <_scanf_chars>:
 800c6e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6e4:	4615      	mov	r5, r2
 800c6e6:	688a      	ldr	r2, [r1, #8]
 800c6e8:	4680      	mov	r8, r0
 800c6ea:	460c      	mov	r4, r1
 800c6ec:	b932      	cbnz	r2, 800c6fc <_scanf_chars+0x1c>
 800c6ee:	698a      	ldr	r2, [r1, #24]
 800c6f0:	2a00      	cmp	r2, #0
 800c6f2:	bf14      	ite	ne
 800c6f4:	f04f 32ff 	movne.w	r2, #4294967295
 800c6f8:	2201      	moveq	r2, #1
 800c6fa:	608a      	str	r2, [r1, #8]
 800c6fc:	6822      	ldr	r2, [r4, #0]
 800c6fe:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800c790 <_scanf_chars+0xb0>
 800c702:	06d1      	lsls	r1, r2, #27
 800c704:	bf5f      	itttt	pl
 800c706:	681a      	ldrpl	r2, [r3, #0]
 800c708:	1d11      	addpl	r1, r2, #4
 800c70a:	6019      	strpl	r1, [r3, #0]
 800c70c:	6816      	ldrpl	r6, [r2, #0]
 800c70e:	2700      	movs	r7, #0
 800c710:	69a0      	ldr	r0, [r4, #24]
 800c712:	b188      	cbz	r0, 800c738 <_scanf_chars+0x58>
 800c714:	2801      	cmp	r0, #1
 800c716:	d107      	bne.n	800c728 <_scanf_chars+0x48>
 800c718:	682b      	ldr	r3, [r5, #0]
 800c71a:	781a      	ldrb	r2, [r3, #0]
 800c71c:	6963      	ldr	r3, [r4, #20]
 800c71e:	5c9b      	ldrb	r3, [r3, r2]
 800c720:	b953      	cbnz	r3, 800c738 <_scanf_chars+0x58>
 800c722:	2f00      	cmp	r7, #0
 800c724:	d031      	beq.n	800c78a <_scanf_chars+0xaa>
 800c726:	e022      	b.n	800c76e <_scanf_chars+0x8e>
 800c728:	2802      	cmp	r0, #2
 800c72a:	d120      	bne.n	800c76e <_scanf_chars+0x8e>
 800c72c:	682b      	ldr	r3, [r5, #0]
 800c72e:	781b      	ldrb	r3, [r3, #0]
 800c730:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c734:	071b      	lsls	r3, r3, #28
 800c736:	d41a      	bmi.n	800c76e <_scanf_chars+0x8e>
 800c738:	6823      	ldr	r3, [r4, #0]
 800c73a:	06da      	lsls	r2, r3, #27
 800c73c:	bf5e      	ittt	pl
 800c73e:	682b      	ldrpl	r3, [r5, #0]
 800c740:	781b      	ldrbpl	r3, [r3, #0]
 800c742:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c746:	682a      	ldr	r2, [r5, #0]
 800c748:	686b      	ldr	r3, [r5, #4]
 800c74a:	3201      	adds	r2, #1
 800c74c:	602a      	str	r2, [r5, #0]
 800c74e:	68a2      	ldr	r2, [r4, #8]
 800c750:	3b01      	subs	r3, #1
 800c752:	3a01      	subs	r2, #1
 800c754:	606b      	str	r3, [r5, #4]
 800c756:	3701      	adds	r7, #1
 800c758:	60a2      	str	r2, [r4, #8]
 800c75a:	b142      	cbz	r2, 800c76e <_scanf_chars+0x8e>
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	dcd7      	bgt.n	800c710 <_scanf_chars+0x30>
 800c760:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c764:	4629      	mov	r1, r5
 800c766:	4640      	mov	r0, r8
 800c768:	4798      	blx	r3
 800c76a:	2800      	cmp	r0, #0
 800c76c:	d0d0      	beq.n	800c710 <_scanf_chars+0x30>
 800c76e:	6823      	ldr	r3, [r4, #0]
 800c770:	f013 0310 	ands.w	r3, r3, #16
 800c774:	d105      	bne.n	800c782 <_scanf_chars+0xa2>
 800c776:	68e2      	ldr	r2, [r4, #12]
 800c778:	3201      	adds	r2, #1
 800c77a:	60e2      	str	r2, [r4, #12]
 800c77c:	69a2      	ldr	r2, [r4, #24]
 800c77e:	b102      	cbz	r2, 800c782 <_scanf_chars+0xa2>
 800c780:	7033      	strb	r3, [r6, #0]
 800c782:	6923      	ldr	r3, [r4, #16]
 800c784:	443b      	add	r3, r7
 800c786:	6123      	str	r3, [r4, #16]
 800c788:	2000      	movs	r0, #0
 800c78a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c78e:	bf00      	nop
 800c790:	0800db79 	.word	0x0800db79

0800c794 <_scanf_i>:
 800c794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c798:	4698      	mov	r8, r3
 800c79a:	4b74      	ldr	r3, [pc, #464]	@ (800c96c <_scanf_i+0x1d8>)
 800c79c:	460c      	mov	r4, r1
 800c79e:	4682      	mov	sl, r0
 800c7a0:	4616      	mov	r6, r2
 800c7a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c7a6:	b087      	sub	sp, #28
 800c7a8:	ab03      	add	r3, sp, #12
 800c7aa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c7ae:	4b70      	ldr	r3, [pc, #448]	@ (800c970 <_scanf_i+0x1dc>)
 800c7b0:	69a1      	ldr	r1, [r4, #24]
 800c7b2:	4a70      	ldr	r2, [pc, #448]	@ (800c974 <_scanf_i+0x1e0>)
 800c7b4:	2903      	cmp	r1, #3
 800c7b6:	bf08      	it	eq
 800c7b8:	461a      	moveq	r2, r3
 800c7ba:	68a3      	ldr	r3, [r4, #8]
 800c7bc:	9201      	str	r2, [sp, #4]
 800c7be:	1e5a      	subs	r2, r3, #1
 800c7c0:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c7c4:	bf88      	it	hi
 800c7c6:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c7ca:	4627      	mov	r7, r4
 800c7cc:	bf82      	ittt	hi
 800c7ce:	eb03 0905 	addhi.w	r9, r3, r5
 800c7d2:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c7d6:	60a3      	strhi	r3, [r4, #8]
 800c7d8:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c7dc:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800c7e0:	bf98      	it	ls
 800c7e2:	f04f 0900 	movls.w	r9, #0
 800c7e6:	6023      	str	r3, [r4, #0]
 800c7e8:	463d      	mov	r5, r7
 800c7ea:	f04f 0b00 	mov.w	fp, #0
 800c7ee:	6831      	ldr	r1, [r6, #0]
 800c7f0:	ab03      	add	r3, sp, #12
 800c7f2:	7809      	ldrb	r1, [r1, #0]
 800c7f4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c7f8:	2202      	movs	r2, #2
 800c7fa:	f7f3 fd09 	bl	8000210 <memchr>
 800c7fe:	b328      	cbz	r0, 800c84c <_scanf_i+0xb8>
 800c800:	f1bb 0f01 	cmp.w	fp, #1
 800c804:	d159      	bne.n	800c8ba <_scanf_i+0x126>
 800c806:	6862      	ldr	r2, [r4, #4]
 800c808:	b92a      	cbnz	r2, 800c816 <_scanf_i+0x82>
 800c80a:	6822      	ldr	r2, [r4, #0]
 800c80c:	2108      	movs	r1, #8
 800c80e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c812:	6061      	str	r1, [r4, #4]
 800c814:	6022      	str	r2, [r4, #0]
 800c816:	6822      	ldr	r2, [r4, #0]
 800c818:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800c81c:	6022      	str	r2, [r4, #0]
 800c81e:	68a2      	ldr	r2, [r4, #8]
 800c820:	1e51      	subs	r1, r2, #1
 800c822:	60a1      	str	r1, [r4, #8]
 800c824:	b192      	cbz	r2, 800c84c <_scanf_i+0xb8>
 800c826:	6832      	ldr	r2, [r6, #0]
 800c828:	1c51      	adds	r1, r2, #1
 800c82a:	6031      	str	r1, [r6, #0]
 800c82c:	7812      	ldrb	r2, [r2, #0]
 800c82e:	f805 2b01 	strb.w	r2, [r5], #1
 800c832:	6872      	ldr	r2, [r6, #4]
 800c834:	3a01      	subs	r2, #1
 800c836:	2a00      	cmp	r2, #0
 800c838:	6072      	str	r2, [r6, #4]
 800c83a:	dc07      	bgt.n	800c84c <_scanf_i+0xb8>
 800c83c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800c840:	4631      	mov	r1, r6
 800c842:	4650      	mov	r0, sl
 800c844:	4790      	blx	r2
 800c846:	2800      	cmp	r0, #0
 800c848:	f040 8085 	bne.w	800c956 <_scanf_i+0x1c2>
 800c84c:	f10b 0b01 	add.w	fp, fp, #1
 800c850:	f1bb 0f03 	cmp.w	fp, #3
 800c854:	d1cb      	bne.n	800c7ee <_scanf_i+0x5a>
 800c856:	6863      	ldr	r3, [r4, #4]
 800c858:	b90b      	cbnz	r3, 800c85e <_scanf_i+0xca>
 800c85a:	230a      	movs	r3, #10
 800c85c:	6063      	str	r3, [r4, #4]
 800c85e:	6863      	ldr	r3, [r4, #4]
 800c860:	4945      	ldr	r1, [pc, #276]	@ (800c978 <_scanf_i+0x1e4>)
 800c862:	6960      	ldr	r0, [r4, #20]
 800c864:	1ac9      	subs	r1, r1, r3
 800c866:	f000 f9a9 	bl	800cbbc <__sccl>
 800c86a:	f04f 0b00 	mov.w	fp, #0
 800c86e:	68a3      	ldr	r3, [r4, #8]
 800c870:	6822      	ldr	r2, [r4, #0]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d03d      	beq.n	800c8f2 <_scanf_i+0x15e>
 800c876:	6831      	ldr	r1, [r6, #0]
 800c878:	6960      	ldr	r0, [r4, #20]
 800c87a:	f891 c000 	ldrb.w	ip, [r1]
 800c87e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c882:	2800      	cmp	r0, #0
 800c884:	d035      	beq.n	800c8f2 <_scanf_i+0x15e>
 800c886:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800c88a:	d124      	bne.n	800c8d6 <_scanf_i+0x142>
 800c88c:	0510      	lsls	r0, r2, #20
 800c88e:	d522      	bpl.n	800c8d6 <_scanf_i+0x142>
 800c890:	f10b 0b01 	add.w	fp, fp, #1
 800c894:	f1b9 0f00 	cmp.w	r9, #0
 800c898:	d003      	beq.n	800c8a2 <_scanf_i+0x10e>
 800c89a:	3301      	adds	r3, #1
 800c89c:	f109 39ff 	add.w	r9, r9, #4294967295
 800c8a0:	60a3      	str	r3, [r4, #8]
 800c8a2:	6873      	ldr	r3, [r6, #4]
 800c8a4:	3b01      	subs	r3, #1
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	6073      	str	r3, [r6, #4]
 800c8aa:	dd1b      	ble.n	800c8e4 <_scanf_i+0x150>
 800c8ac:	6833      	ldr	r3, [r6, #0]
 800c8ae:	3301      	adds	r3, #1
 800c8b0:	6033      	str	r3, [r6, #0]
 800c8b2:	68a3      	ldr	r3, [r4, #8]
 800c8b4:	3b01      	subs	r3, #1
 800c8b6:	60a3      	str	r3, [r4, #8]
 800c8b8:	e7d9      	b.n	800c86e <_scanf_i+0xda>
 800c8ba:	f1bb 0f02 	cmp.w	fp, #2
 800c8be:	d1ae      	bne.n	800c81e <_scanf_i+0x8a>
 800c8c0:	6822      	ldr	r2, [r4, #0]
 800c8c2:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800c8c6:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800c8ca:	d1bf      	bne.n	800c84c <_scanf_i+0xb8>
 800c8cc:	2110      	movs	r1, #16
 800c8ce:	6061      	str	r1, [r4, #4]
 800c8d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c8d4:	e7a2      	b.n	800c81c <_scanf_i+0x88>
 800c8d6:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800c8da:	6022      	str	r2, [r4, #0]
 800c8dc:	780b      	ldrb	r3, [r1, #0]
 800c8de:	f805 3b01 	strb.w	r3, [r5], #1
 800c8e2:	e7de      	b.n	800c8a2 <_scanf_i+0x10e>
 800c8e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c8e8:	4631      	mov	r1, r6
 800c8ea:	4650      	mov	r0, sl
 800c8ec:	4798      	blx	r3
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	d0df      	beq.n	800c8b2 <_scanf_i+0x11e>
 800c8f2:	6823      	ldr	r3, [r4, #0]
 800c8f4:	05d9      	lsls	r1, r3, #23
 800c8f6:	d50d      	bpl.n	800c914 <_scanf_i+0x180>
 800c8f8:	42bd      	cmp	r5, r7
 800c8fa:	d909      	bls.n	800c910 <_scanf_i+0x17c>
 800c8fc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c900:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c904:	4632      	mov	r2, r6
 800c906:	4650      	mov	r0, sl
 800c908:	4798      	blx	r3
 800c90a:	f105 39ff 	add.w	r9, r5, #4294967295
 800c90e:	464d      	mov	r5, r9
 800c910:	42bd      	cmp	r5, r7
 800c912:	d028      	beq.n	800c966 <_scanf_i+0x1d2>
 800c914:	6822      	ldr	r2, [r4, #0]
 800c916:	f012 0210 	ands.w	r2, r2, #16
 800c91a:	d113      	bne.n	800c944 <_scanf_i+0x1b0>
 800c91c:	702a      	strb	r2, [r5, #0]
 800c91e:	6863      	ldr	r3, [r4, #4]
 800c920:	9e01      	ldr	r6, [sp, #4]
 800c922:	4639      	mov	r1, r7
 800c924:	4650      	mov	r0, sl
 800c926:	47b0      	blx	r6
 800c928:	f8d8 3000 	ldr.w	r3, [r8]
 800c92c:	6821      	ldr	r1, [r4, #0]
 800c92e:	1d1a      	adds	r2, r3, #4
 800c930:	f8c8 2000 	str.w	r2, [r8]
 800c934:	f011 0f20 	tst.w	r1, #32
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	d00f      	beq.n	800c95c <_scanf_i+0x1c8>
 800c93c:	6018      	str	r0, [r3, #0]
 800c93e:	68e3      	ldr	r3, [r4, #12]
 800c940:	3301      	adds	r3, #1
 800c942:	60e3      	str	r3, [r4, #12]
 800c944:	6923      	ldr	r3, [r4, #16]
 800c946:	1bed      	subs	r5, r5, r7
 800c948:	445d      	add	r5, fp
 800c94a:	442b      	add	r3, r5
 800c94c:	6123      	str	r3, [r4, #16]
 800c94e:	2000      	movs	r0, #0
 800c950:	b007      	add	sp, #28
 800c952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c956:	f04f 0b00 	mov.w	fp, #0
 800c95a:	e7ca      	b.n	800c8f2 <_scanf_i+0x15e>
 800c95c:	07ca      	lsls	r2, r1, #31
 800c95e:	bf4c      	ite	mi
 800c960:	8018      	strhmi	r0, [r3, #0]
 800c962:	6018      	strpl	r0, [r3, #0]
 800c964:	e7eb      	b.n	800c93e <_scanf_i+0x1aa>
 800c966:	2001      	movs	r0, #1
 800c968:	e7f2      	b.n	800c950 <_scanf_i+0x1bc>
 800c96a:	bf00      	nop
 800c96c:	0800d848 	.word	0x0800d848
 800c970:	0800be11 	.word	0x0800be11
 800c974:	0800d595 	.word	0x0800d595
 800c978:	0800dc9a 	.word	0x0800dc9a

0800c97c <__sflush_r>:
 800c97c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c984:	0716      	lsls	r6, r2, #28
 800c986:	4605      	mov	r5, r0
 800c988:	460c      	mov	r4, r1
 800c98a:	d454      	bmi.n	800ca36 <__sflush_r+0xba>
 800c98c:	684b      	ldr	r3, [r1, #4]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	dc02      	bgt.n	800c998 <__sflush_r+0x1c>
 800c992:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c994:	2b00      	cmp	r3, #0
 800c996:	dd48      	ble.n	800ca2a <__sflush_r+0xae>
 800c998:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c99a:	2e00      	cmp	r6, #0
 800c99c:	d045      	beq.n	800ca2a <__sflush_r+0xae>
 800c99e:	2300      	movs	r3, #0
 800c9a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c9a4:	682f      	ldr	r7, [r5, #0]
 800c9a6:	6a21      	ldr	r1, [r4, #32]
 800c9a8:	602b      	str	r3, [r5, #0]
 800c9aa:	d030      	beq.n	800ca0e <__sflush_r+0x92>
 800c9ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c9ae:	89a3      	ldrh	r3, [r4, #12]
 800c9b0:	0759      	lsls	r1, r3, #29
 800c9b2:	d505      	bpl.n	800c9c0 <__sflush_r+0x44>
 800c9b4:	6863      	ldr	r3, [r4, #4]
 800c9b6:	1ad2      	subs	r2, r2, r3
 800c9b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c9ba:	b10b      	cbz	r3, 800c9c0 <__sflush_r+0x44>
 800c9bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c9be:	1ad2      	subs	r2, r2, r3
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c9c4:	6a21      	ldr	r1, [r4, #32]
 800c9c6:	4628      	mov	r0, r5
 800c9c8:	47b0      	blx	r6
 800c9ca:	1c43      	adds	r3, r0, #1
 800c9cc:	89a3      	ldrh	r3, [r4, #12]
 800c9ce:	d106      	bne.n	800c9de <__sflush_r+0x62>
 800c9d0:	6829      	ldr	r1, [r5, #0]
 800c9d2:	291d      	cmp	r1, #29
 800c9d4:	d82b      	bhi.n	800ca2e <__sflush_r+0xb2>
 800c9d6:	4a2a      	ldr	r2, [pc, #168]	@ (800ca80 <__sflush_r+0x104>)
 800c9d8:	410a      	asrs	r2, r1
 800c9da:	07d6      	lsls	r6, r2, #31
 800c9dc:	d427      	bmi.n	800ca2e <__sflush_r+0xb2>
 800c9de:	2200      	movs	r2, #0
 800c9e0:	6062      	str	r2, [r4, #4]
 800c9e2:	04d9      	lsls	r1, r3, #19
 800c9e4:	6922      	ldr	r2, [r4, #16]
 800c9e6:	6022      	str	r2, [r4, #0]
 800c9e8:	d504      	bpl.n	800c9f4 <__sflush_r+0x78>
 800c9ea:	1c42      	adds	r2, r0, #1
 800c9ec:	d101      	bne.n	800c9f2 <__sflush_r+0x76>
 800c9ee:	682b      	ldr	r3, [r5, #0]
 800c9f0:	b903      	cbnz	r3, 800c9f4 <__sflush_r+0x78>
 800c9f2:	6560      	str	r0, [r4, #84]	@ 0x54
 800c9f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c9f6:	602f      	str	r7, [r5, #0]
 800c9f8:	b1b9      	cbz	r1, 800ca2a <__sflush_r+0xae>
 800c9fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c9fe:	4299      	cmp	r1, r3
 800ca00:	d002      	beq.n	800ca08 <__sflush_r+0x8c>
 800ca02:	4628      	mov	r0, r5
 800ca04:	f7fd fdd0 	bl	800a5a8 <_free_r>
 800ca08:	2300      	movs	r3, #0
 800ca0a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca0c:	e00d      	b.n	800ca2a <__sflush_r+0xae>
 800ca0e:	2301      	movs	r3, #1
 800ca10:	4628      	mov	r0, r5
 800ca12:	47b0      	blx	r6
 800ca14:	4602      	mov	r2, r0
 800ca16:	1c50      	adds	r0, r2, #1
 800ca18:	d1c9      	bne.n	800c9ae <__sflush_r+0x32>
 800ca1a:	682b      	ldr	r3, [r5, #0]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d0c6      	beq.n	800c9ae <__sflush_r+0x32>
 800ca20:	2b1d      	cmp	r3, #29
 800ca22:	d001      	beq.n	800ca28 <__sflush_r+0xac>
 800ca24:	2b16      	cmp	r3, #22
 800ca26:	d11e      	bne.n	800ca66 <__sflush_r+0xea>
 800ca28:	602f      	str	r7, [r5, #0]
 800ca2a:	2000      	movs	r0, #0
 800ca2c:	e022      	b.n	800ca74 <__sflush_r+0xf8>
 800ca2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca32:	b21b      	sxth	r3, r3
 800ca34:	e01b      	b.n	800ca6e <__sflush_r+0xf2>
 800ca36:	690f      	ldr	r7, [r1, #16]
 800ca38:	2f00      	cmp	r7, #0
 800ca3a:	d0f6      	beq.n	800ca2a <__sflush_r+0xae>
 800ca3c:	0793      	lsls	r3, r2, #30
 800ca3e:	680e      	ldr	r6, [r1, #0]
 800ca40:	bf08      	it	eq
 800ca42:	694b      	ldreq	r3, [r1, #20]
 800ca44:	600f      	str	r7, [r1, #0]
 800ca46:	bf18      	it	ne
 800ca48:	2300      	movne	r3, #0
 800ca4a:	eba6 0807 	sub.w	r8, r6, r7
 800ca4e:	608b      	str	r3, [r1, #8]
 800ca50:	f1b8 0f00 	cmp.w	r8, #0
 800ca54:	dde9      	ble.n	800ca2a <__sflush_r+0xae>
 800ca56:	6a21      	ldr	r1, [r4, #32]
 800ca58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ca5a:	4643      	mov	r3, r8
 800ca5c:	463a      	mov	r2, r7
 800ca5e:	4628      	mov	r0, r5
 800ca60:	47b0      	blx	r6
 800ca62:	2800      	cmp	r0, #0
 800ca64:	dc08      	bgt.n	800ca78 <__sflush_r+0xfc>
 800ca66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca6e:	81a3      	strh	r3, [r4, #12]
 800ca70:	f04f 30ff 	mov.w	r0, #4294967295
 800ca74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca78:	4407      	add	r7, r0
 800ca7a:	eba8 0800 	sub.w	r8, r8, r0
 800ca7e:	e7e7      	b.n	800ca50 <__sflush_r+0xd4>
 800ca80:	dfbffffe 	.word	0xdfbffffe

0800ca84 <_fflush_r>:
 800ca84:	b538      	push	{r3, r4, r5, lr}
 800ca86:	690b      	ldr	r3, [r1, #16]
 800ca88:	4605      	mov	r5, r0
 800ca8a:	460c      	mov	r4, r1
 800ca8c:	b913      	cbnz	r3, 800ca94 <_fflush_r+0x10>
 800ca8e:	2500      	movs	r5, #0
 800ca90:	4628      	mov	r0, r5
 800ca92:	bd38      	pop	{r3, r4, r5, pc}
 800ca94:	b118      	cbz	r0, 800ca9e <_fflush_r+0x1a>
 800ca96:	6a03      	ldr	r3, [r0, #32]
 800ca98:	b90b      	cbnz	r3, 800ca9e <_fflush_r+0x1a>
 800ca9a:	f7fc fc9b 	bl	80093d4 <__sinit>
 800ca9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d0f3      	beq.n	800ca8e <_fflush_r+0xa>
 800caa6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800caa8:	07d0      	lsls	r0, r2, #31
 800caaa:	d404      	bmi.n	800cab6 <_fflush_r+0x32>
 800caac:	0599      	lsls	r1, r3, #22
 800caae:	d402      	bmi.n	800cab6 <_fflush_r+0x32>
 800cab0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cab2:	f7fc ff04 	bl	80098be <__retarget_lock_acquire_recursive>
 800cab6:	4628      	mov	r0, r5
 800cab8:	4621      	mov	r1, r4
 800caba:	f7ff ff5f 	bl	800c97c <__sflush_r>
 800cabe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cac0:	07da      	lsls	r2, r3, #31
 800cac2:	4605      	mov	r5, r0
 800cac4:	d4e4      	bmi.n	800ca90 <_fflush_r+0xc>
 800cac6:	89a3      	ldrh	r3, [r4, #12]
 800cac8:	059b      	lsls	r3, r3, #22
 800caca:	d4e1      	bmi.n	800ca90 <_fflush_r+0xc>
 800cacc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cace:	f7fc fef7 	bl	80098c0 <__retarget_lock_release_recursive>
 800cad2:	e7dd      	b.n	800ca90 <_fflush_r+0xc>

0800cad4 <fiprintf>:
 800cad4:	b40e      	push	{r1, r2, r3}
 800cad6:	b503      	push	{r0, r1, lr}
 800cad8:	4601      	mov	r1, r0
 800cada:	ab03      	add	r3, sp, #12
 800cadc:	4805      	ldr	r0, [pc, #20]	@ (800caf4 <fiprintf+0x20>)
 800cade:	f853 2b04 	ldr.w	r2, [r3], #4
 800cae2:	6800      	ldr	r0, [r0, #0]
 800cae4:	9301      	str	r3, [sp, #4]
 800cae6:	f7ff fce3 	bl	800c4b0 <_vfiprintf_r>
 800caea:	b002      	add	sp, #8
 800caec:	f85d eb04 	ldr.w	lr, [sp], #4
 800caf0:	b003      	add	sp, #12
 800caf2:	4770      	bx	lr
 800caf4:	20000090 	.word	0x20000090

0800caf8 <__swhatbuf_r>:
 800caf8:	b570      	push	{r4, r5, r6, lr}
 800cafa:	460c      	mov	r4, r1
 800cafc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb00:	2900      	cmp	r1, #0
 800cb02:	b096      	sub	sp, #88	@ 0x58
 800cb04:	4615      	mov	r5, r2
 800cb06:	461e      	mov	r6, r3
 800cb08:	da0d      	bge.n	800cb26 <__swhatbuf_r+0x2e>
 800cb0a:	89a3      	ldrh	r3, [r4, #12]
 800cb0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cb10:	f04f 0100 	mov.w	r1, #0
 800cb14:	bf14      	ite	ne
 800cb16:	2340      	movne	r3, #64	@ 0x40
 800cb18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cb1c:	2000      	movs	r0, #0
 800cb1e:	6031      	str	r1, [r6, #0]
 800cb20:	602b      	str	r3, [r5, #0]
 800cb22:	b016      	add	sp, #88	@ 0x58
 800cb24:	bd70      	pop	{r4, r5, r6, pc}
 800cb26:	466a      	mov	r2, sp
 800cb28:	f000 f8e8 	bl	800ccfc <_fstat_r>
 800cb2c:	2800      	cmp	r0, #0
 800cb2e:	dbec      	blt.n	800cb0a <__swhatbuf_r+0x12>
 800cb30:	9901      	ldr	r1, [sp, #4]
 800cb32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cb36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cb3a:	4259      	negs	r1, r3
 800cb3c:	4159      	adcs	r1, r3
 800cb3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cb42:	e7eb      	b.n	800cb1c <__swhatbuf_r+0x24>

0800cb44 <__smakebuf_r>:
 800cb44:	898b      	ldrh	r3, [r1, #12]
 800cb46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb48:	079d      	lsls	r5, r3, #30
 800cb4a:	4606      	mov	r6, r0
 800cb4c:	460c      	mov	r4, r1
 800cb4e:	d507      	bpl.n	800cb60 <__smakebuf_r+0x1c>
 800cb50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cb54:	6023      	str	r3, [r4, #0]
 800cb56:	6123      	str	r3, [r4, #16]
 800cb58:	2301      	movs	r3, #1
 800cb5a:	6163      	str	r3, [r4, #20]
 800cb5c:	b003      	add	sp, #12
 800cb5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb60:	ab01      	add	r3, sp, #4
 800cb62:	466a      	mov	r2, sp
 800cb64:	f7ff ffc8 	bl	800caf8 <__swhatbuf_r>
 800cb68:	9f00      	ldr	r7, [sp, #0]
 800cb6a:	4605      	mov	r5, r0
 800cb6c:	4639      	mov	r1, r7
 800cb6e:	4630      	mov	r0, r6
 800cb70:	f7fd fd8e 	bl	800a690 <_malloc_r>
 800cb74:	b948      	cbnz	r0, 800cb8a <__smakebuf_r+0x46>
 800cb76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb7a:	059a      	lsls	r2, r3, #22
 800cb7c:	d4ee      	bmi.n	800cb5c <__smakebuf_r+0x18>
 800cb7e:	f023 0303 	bic.w	r3, r3, #3
 800cb82:	f043 0302 	orr.w	r3, r3, #2
 800cb86:	81a3      	strh	r3, [r4, #12]
 800cb88:	e7e2      	b.n	800cb50 <__smakebuf_r+0xc>
 800cb8a:	89a3      	ldrh	r3, [r4, #12]
 800cb8c:	6020      	str	r0, [r4, #0]
 800cb8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb92:	81a3      	strh	r3, [r4, #12]
 800cb94:	9b01      	ldr	r3, [sp, #4]
 800cb96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cb9a:	b15b      	cbz	r3, 800cbb4 <__smakebuf_r+0x70>
 800cb9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cba0:	4630      	mov	r0, r6
 800cba2:	f000 f8bd 	bl	800cd20 <_isatty_r>
 800cba6:	b128      	cbz	r0, 800cbb4 <__smakebuf_r+0x70>
 800cba8:	89a3      	ldrh	r3, [r4, #12]
 800cbaa:	f023 0303 	bic.w	r3, r3, #3
 800cbae:	f043 0301 	orr.w	r3, r3, #1
 800cbb2:	81a3      	strh	r3, [r4, #12]
 800cbb4:	89a3      	ldrh	r3, [r4, #12]
 800cbb6:	431d      	orrs	r5, r3
 800cbb8:	81a5      	strh	r5, [r4, #12]
 800cbba:	e7cf      	b.n	800cb5c <__smakebuf_r+0x18>

0800cbbc <__sccl>:
 800cbbc:	b570      	push	{r4, r5, r6, lr}
 800cbbe:	780b      	ldrb	r3, [r1, #0]
 800cbc0:	4604      	mov	r4, r0
 800cbc2:	2b5e      	cmp	r3, #94	@ 0x5e
 800cbc4:	bf0b      	itete	eq
 800cbc6:	784b      	ldrbeq	r3, [r1, #1]
 800cbc8:	1c4a      	addne	r2, r1, #1
 800cbca:	1c8a      	addeq	r2, r1, #2
 800cbcc:	2100      	movne	r1, #0
 800cbce:	bf08      	it	eq
 800cbd0:	2101      	moveq	r1, #1
 800cbd2:	3801      	subs	r0, #1
 800cbd4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800cbd8:	f800 1f01 	strb.w	r1, [r0, #1]!
 800cbdc:	42a8      	cmp	r0, r5
 800cbde:	d1fb      	bne.n	800cbd8 <__sccl+0x1c>
 800cbe0:	b90b      	cbnz	r3, 800cbe6 <__sccl+0x2a>
 800cbe2:	1e50      	subs	r0, r2, #1
 800cbe4:	bd70      	pop	{r4, r5, r6, pc}
 800cbe6:	f081 0101 	eor.w	r1, r1, #1
 800cbea:	54e1      	strb	r1, [r4, r3]
 800cbec:	4610      	mov	r0, r2
 800cbee:	4602      	mov	r2, r0
 800cbf0:	f812 5b01 	ldrb.w	r5, [r2], #1
 800cbf4:	2d2d      	cmp	r5, #45	@ 0x2d
 800cbf6:	d005      	beq.n	800cc04 <__sccl+0x48>
 800cbf8:	2d5d      	cmp	r5, #93	@ 0x5d
 800cbfa:	d016      	beq.n	800cc2a <__sccl+0x6e>
 800cbfc:	2d00      	cmp	r5, #0
 800cbfe:	d0f1      	beq.n	800cbe4 <__sccl+0x28>
 800cc00:	462b      	mov	r3, r5
 800cc02:	e7f2      	b.n	800cbea <__sccl+0x2e>
 800cc04:	7846      	ldrb	r6, [r0, #1]
 800cc06:	2e5d      	cmp	r6, #93	@ 0x5d
 800cc08:	d0fa      	beq.n	800cc00 <__sccl+0x44>
 800cc0a:	42b3      	cmp	r3, r6
 800cc0c:	dcf8      	bgt.n	800cc00 <__sccl+0x44>
 800cc0e:	3002      	adds	r0, #2
 800cc10:	461a      	mov	r2, r3
 800cc12:	3201      	adds	r2, #1
 800cc14:	4296      	cmp	r6, r2
 800cc16:	54a1      	strb	r1, [r4, r2]
 800cc18:	dcfb      	bgt.n	800cc12 <__sccl+0x56>
 800cc1a:	1af2      	subs	r2, r6, r3
 800cc1c:	3a01      	subs	r2, #1
 800cc1e:	1c5d      	adds	r5, r3, #1
 800cc20:	42b3      	cmp	r3, r6
 800cc22:	bfa8      	it	ge
 800cc24:	2200      	movge	r2, #0
 800cc26:	18ab      	adds	r3, r5, r2
 800cc28:	e7e1      	b.n	800cbee <__sccl+0x32>
 800cc2a:	4610      	mov	r0, r2
 800cc2c:	e7da      	b.n	800cbe4 <__sccl+0x28>

0800cc2e <__submore>:
 800cc2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc32:	460c      	mov	r4, r1
 800cc34:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800cc36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cc3a:	4299      	cmp	r1, r3
 800cc3c:	d11d      	bne.n	800cc7a <__submore+0x4c>
 800cc3e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800cc42:	f7fd fd25 	bl	800a690 <_malloc_r>
 800cc46:	b918      	cbnz	r0, 800cc50 <__submore+0x22>
 800cc48:	f04f 30ff 	mov.w	r0, #4294967295
 800cc4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cc54:	63a3      	str	r3, [r4, #56]	@ 0x38
 800cc56:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800cc5a:	6360      	str	r0, [r4, #52]	@ 0x34
 800cc5c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800cc60:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800cc64:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800cc68:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800cc6c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800cc70:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800cc74:	6020      	str	r0, [r4, #0]
 800cc76:	2000      	movs	r0, #0
 800cc78:	e7e8      	b.n	800cc4c <__submore+0x1e>
 800cc7a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800cc7c:	0077      	lsls	r7, r6, #1
 800cc7e:	463a      	mov	r2, r7
 800cc80:	f000 fbeb 	bl	800d45a <_realloc_r>
 800cc84:	4605      	mov	r5, r0
 800cc86:	2800      	cmp	r0, #0
 800cc88:	d0de      	beq.n	800cc48 <__submore+0x1a>
 800cc8a:	eb00 0806 	add.w	r8, r0, r6
 800cc8e:	4601      	mov	r1, r0
 800cc90:	4632      	mov	r2, r6
 800cc92:	4640      	mov	r0, r8
 800cc94:	f000 f864 	bl	800cd60 <memcpy>
 800cc98:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800cc9c:	f8c4 8000 	str.w	r8, [r4]
 800cca0:	e7e9      	b.n	800cc76 <__submore+0x48>

0800cca2 <memmove>:
 800cca2:	4288      	cmp	r0, r1
 800cca4:	b510      	push	{r4, lr}
 800cca6:	eb01 0402 	add.w	r4, r1, r2
 800ccaa:	d902      	bls.n	800ccb2 <memmove+0x10>
 800ccac:	4284      	cmp	r4, r0
 800ccae:	4623      	mov	r3, r4
 800ccb0:	d807      	bhi.n	800ccc2 <memmove+0x20>
 800ccb2:	1e43      	subs	r3, r0, #1
 800ccb4:	42a1      	cmp	r1, r4
 800ccb6:	d008      	beq.n	800ccca <memmove+0x28>
 800ccb8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ccbc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ccc0:	e7f8      	b.n	800ccb4 <memmove+0x12>
 800ccc2:	4402      	add	r2, r0
 800ccc4:	4601      	mov	r1, r0
 800ccc6:	428a      	cmp	r2, r1
 800ccc8:	d100      	bne.n	800cccc <memmove+0x2a>
 800ccca:	bd10      	pop	{r4, pc}
 800cccc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ccd0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ccd4:	e7f7      	b.n	800ccc6 <memmove+0x24>

0800ccd6 <strncmp>:
 800ccd6:	b510      	push	{r4, lr}
 800ccd8:	b16a      	cbz	r2, 800ccf6 <strncmp+0x20>
 800ccda:	3901      	subs	r1, #1
 800ccdc:	1884      	adds	r4, r0, r2
 800ccde:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cce2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800cce6:	429a      	cmp	r2, r3
 800cce8:	d103      	bne.n	800ccf2 <strncmp+0x1c>
 800ccea:	42a0      	cmp	r0, r4
 800ccec:	d001      	beq.n	800ccf2 <strncmp+0x1c>
 800ccee:	2a00      	cmp	r2, #0
 800ccf0:	d1f5      	bne.n	800ccde <strncmp+0x8>
 800ccf2:	1ad0      	subs	r0, r2, r3
 800ccf4:	bd10      	pop	{r4, pc}
 800ccf6:	4610      	mov	r0, r2
 800ccf8:	e7fc      	b.n	800ccf4 <strncmp+0x1e>
	...

0800ccfc <_fstat_r>:
 800ccfc:	b538      	push	{r3, r4, r5, lr}
 800ccfe:	4d07      	ldr	r5, [pc, #28]	@ (800cd1c <_fstat_r+0x20>)
 800cd00:	2300      	movs	r3, #0
 800cd02:	4604      	mov	r4, r0
 800cd04:	4608      	mov	r0, r1
 800cd06:	4611      	mov	r1, r2
 800cd08:	602b      	str	r3, [r5, #0]
 800cd0a:	f7f6 f99b 	bl	8003044 <_fstat>
 800cd0e:	1c43      	adds	r3, r0, #1
 800cd10:	d102      	bne.n	800cd18 <_fstat_r+0x1c>
 800cd12:	682b      	ldr	r3, [r5, #0]
 800cd14:	b103      	cbz	r3, 800cd18 <_fstat_r+0x1c>
 800cd16:	6023      	str	r3, [r4, #0]
 800cd18:	bd38      	pop	{r3, r4, r5, pc}
 800cd1a:	bf00      	nop
 800cd1c:	200005f8 	.word	0x200005f8

0800cd20 <_isatty_r>:
 800cd20:	b538      	push	{r3, r4, r5, lr}
 800cd22:	4d06      	ldr	r5, [pc, #24]	@ (800cd3c <_isatty_r+0x1c>)
 800cd24:	2300      	movs	r3, #0
 800cd26:	4604      	mov	r4, r0
 800cd28:	4608      	mov	r0, r1
 800cd2a:	602b      	str	r3, [r5, #0]
 800cd2c:	f7f6 f99a 	bl	8003064 <_isatty>
 800cd30:	1c43      	adds	r3, r0, #1
 800cd32:	d102      	bne.n	800cd3a <_isatty_r+0x1a>
 800cd34:	682b      	ldr	r3, [r5, #0]
 800cd36:	b103      	cbz	r3, 800cd3a <_isatty_r+0x1a>
 800cd38:	6023      	str	r3, [r4, #0]
 800cd3a:	bd38      	pop	{r3, r4, r5, pc}
 800cd3c:	200005f8 	.word	0x200005f8

0800cd40 <_sbrk_r>:
 800cd40:	b538      	push	{r3, r4, r5, lr}
 800cd42:	4d06      	ldr	r5, [pc, #24]	@ (800cd5c <_sbrk_r+0x1c>)
 800cd44:	2300      	movs	r3, #0
 800cd46:	4604      	mov	r4, r0
 800cd48:	4608      	mov	r0, r1
 800cd4a:	602b      	str	r3, [r5, #0]
 800cd4c:	f7f6 f9a2 	bl	8003094 <_sbrk>
 800cd50:	1c43      	adds	r3, r0, #1
 800cd52:	d102      	bne.n	800cd5a <_sbrk_r+0x1a>
 800cd54:	682b      	ldr	r3, [r5, #0]
 800cd56:	b103      	cbz	r3, 800cd5a <_sbrk_r+0x1a>
 800cd58:	6023      	str	r3, [r4, #0]
 800cd5a:	bd38      	pop	{r3, r4, r5, pc}
 800cd5c:	200005f8 	.word	0x200005f8

0800cd60 <memcpy>:
 800cd60:	440a      	add	r2, r1
 800cd62:	4291      	cmp	r1, r2
 800cd64:	f100 33ff 	add.w	r3, r0, #4294967295
 800cd68:	d100      	bne.n	800cd6c <memcpy+0xc>
 800cd6a:	4770      	bx	lr
 800cd6c:	b510      	push	{r4, lr}
 800cd6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd72:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd76:	4291      	cmp	r1, r2
 800cd78:	d1f9      	bne.n	800cd6e <memcpy+0xe>
 800cd7a:	bd10      	pop	{r4, pc}
 800cd7c:	0000      	movs	r0, r0
	...

0800cd80 <nan>:
 800cd80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cd88 <nan+0x8>
 800cd84:	4770      	bx	lr
 800cd86:	bf00      	nop
 800cd88:	00000000 	.word	0x00000000
 800cd8c:	7ff80000 	.word	0x7ff80000

0800cd90 <abort>:
 800cd90:	b508      	push	{r3, lr}
 800cd92:	2006      	movs	r0, #6
 800cd94:	f000 fc36 	bl	800d604 <raise>
 800cd98:	2001      	movs	r0, #1
 800cd9a:	f7f6 f91f 	bl	8002fdc <_exit>

0800cd9e <_calloc_r>:
 800cd9e:	b570      	push	{r4, r5, r6, lr}
 800cda0:	fba1 5402 	umull	r5, r4, r1, r2
 800cda4:	b93c      	cbnz	r4, 800cdb6 <_calloc_r+0x18>
 800cda6:	4629      	mov	r1, r5
 800cda8:	f7fd fc72 	bl	800a690 <_malloc_r>
 800cdac:	4606      	mov	r6, r0
 800cdae:	b928      	cbnz	r0, 800cdbc <_calloc_r+0x1e>
 800cdb0:	2600      	movs	r6, #0
 800cdb2:	4630      	mov	r0, r6
 800cdb4:	bd70      	pop	{r4, r5, r6, pc}
 800cdb6:	220c      	movs	r2, #12
 800cdb8:	6002      	str	r2, [r0, #0]
 800cdba:	e7f9      	b.n	800cdb0 <_calloc_r+0x12>
 800cdbc:	462a      	mov	r2, r5
 800cdbe:	4621      	mov	r1, r4
 800cdc0:	f7fc fcd2 	bl	8009768 <memset>
 800cdc4:	e7f5      	b.n	800cdb2 <_calloc_r+0x14>

0800cdc6 <rshift>:
 800cdc6:	6903      	ldr	r3, [r0, #16]
 800cdc8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cdcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cdd0:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cdd4:	f100 0414 	add.w	r4, r0, #20
 800cdd8:	dd45      	ble.n	800ce66 <rshift+0xa0>
 800cdda:	f011 011f 	ands.w	r1, r1, #31
 800cdde:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cde2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cde6:	d10c      	bne.n	800ce02 <rshift+0x3c>
 800cde8:	f100 0710 	add.w	r7, r0, #16
 800cdec:	4629      	mov	r1, r5
 800cdee:	42b1      	cmp	r1, r6
 800cdf0:	d334      	bcc.n	800ce5c <rshift+0x96>
 800cdf2:	1a9b      	subs	r3, r3, r2
 800cdf4:	009b      	lsls	r3, r3, #2
 800cdf6:	1eea      	subs	r2, r5, #3
 800cdf8:	4296      	cmp	r6, r2
 800cdfa:	bf38      	it	cc
 800cdfc:	2300      	movcc	r3, #0
 800cdfe:	4423      	add	r3, r4
 800ce00:	e015      	b.n	800ce2e <rshift+0x68>
 800ce02:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ce06:	f1c1 0820 	rsb	r8, r1, #32
 800ce0a:	40cf      	lsrs	r7, r1
 800ce0c:	f105 0e04 	add.w	lr, r5, #4
 800ce10:	46a1      	mov	r9, r4
 800ce12:	4576      	cmp	r6, lr
 800ce14:	46f4      	mov	ip, lr
 800ce16:	d815      	bhi.n	800ce44 <rshift+0x7e>
 800ce18:	1a9a      	subs	r2, r3, r2
 800ce1a:	0092      	lsls	r2, r2, #2
 800ce1c:	3a04      	subs	r2, #4
 800ce1e:	3501      	adds	r5, #1
 800ce20:	42ae      	cmp	r6, r5
 800ce22:	bf38      	it	cc
 800ce24:	2200      	movcc	r2, #0
 800ce26:	18a3      	adds	r3, r4, r2
 800ce28:	50a7      	str	r7, [r4, r2]
 800ce2a:	b107      	cbz	r7, 800ce2e <rshift+0x68>
 800ce2c:	3304      	adds	r3, #4
 800ce2e:	1b1a      	subs	r2, r3, r4
 800ce30:	42a3      	cmp	r3, r4
 800ce32:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ce36:	bf08      	it	eq
 800ce38:	2300      	moveq	r3, #0
 800ce3a:	6102      	str	r2, [r0, #16]
 800ce3c:	bf08      	it	eq
 800ce3e:	6143      	streq	r3, [r0, #20]
 800ce40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce44:	f8dc c000 	ldr.w	ip, [ip]
 800ce48:	fa0c fc08 	lsl.w	ip, ip, r8
 800ce4c:	ea4c 0707 	orr.w	r7, ip, r7
 800ce50:	f849 7b04 	str.w	r7, [r9], #4
 800ce54:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ce58:	40cf      	lsrs	r7, r1
 800ce5a:	e7da      	b.n	800ce12 <rshift+0x4c>
 800ce5c:	f851 cb04 	ldr.w	ip, [r1], #4
 800ce60:	f847 cf04 	str.w	ip, [r7, #4]!
 800ce64:	e7c3      	b.n	800cdee <rshift+0x28>
 800ce66:	4623      	mov	r3, r4
 800ce68:	e7e1      	b.n	800ce2e <rshift+0x68>

0800ce6a <__hexdig_fun>:
 800ce6a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ce6e:	2b09      	cmp	r3, #9
 800ce70:	d802      	bhi.n	800ce78 <__hexdig_fun+0xe>
 800ce72:	3820      	subs	r0, #32
 800ce74:	b2c0      	uxtb	r0, r0
 800ce76:	4770      	bx	lr
 800ce78:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ce7c:	2b05      	cmp	r3, #5
 800ce7e:	d801      	bhi.n	800ce84 <__hexdig_fun+0x1a>
 800ce80:	3847      	subs	r0, #71	@ 0x47
 800ce82:	e7f7      	b.n	800ce74 <__hexdig_fun+0xa>
 800ce84:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ce88:	2b05      	cmp	r3, #5
 800ce8a:	d801      	bhi.n	800ce90 <__hexdig_fun+0x26>
 800ce8c:	3827      	subs	r0, #39	@ 0x27
 800ce8e:	e7f1      	b.n	800ce74 <__hexdig_fun+0xa>
 800ce90:	2000      	movs	r0, #0
 800ce92:	4770      	bx	lr

0800ce94 <__gethex>:
 800ce94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce98:	b085      	sub	sp, #20
 800ce9a:	468a      	mov	sl, r1
 800ce9c:	9302      	str	r3, [sp, #8]
 800ce9e:	680b      	ldr	r3, [r1, #0]
 800cea0:	9001      	str	r0, [sp, #4]
 800cea2:	4690      	mov	r8, r2
 800cea4:	1c9c      	adds	r4, r3, #2
 800cea6:	46a1      	mov	r9, r4
 800cea8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ceac:	2830      	cmp	r0, #48	@ 0x30
 800ceae:	d0fa      	beq.n	800cea6 <__gethex+0x12>
 800ceb0:	eba9 0303 	sub.w	r3, r9, r3
 800ceb4:	f1a3 0b02 	sub.w	fp, r3, #2
 800ceb8:	f7ff ffd7 	bl	800ce6a <__hexdig_fun>
 800cebc:	4605      	mov	r5, r0
 800cebe:	2800      	cmp	r0, #0
 800cec0:	d168      	bne.n	800cf94 <__gethex+0x100>
 800cec2:	49a0      	ldr	r1, [pc, #640]	@ (800d144 <__gethex+0x2b0>)
 800cec4:	2201      	movs	r2, #1
 800cec6:	4648      	mov	r0, r9
 800cec8:	f7ff ff05 	bl	800ccd6 <strncmp>
 800cecc:	4607      	mov	r7, r0
 800cece:	2800      	cmp	r0, #0
 800ced0:	d167      	bne.n	800cfa2 <__gethex+0x10e>
 800ced2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ced6:	4626      	mov	r6, r4
 800ced8:	f7ff ffc7 	bl	800ce6a <__hexdig_fun>
 800cedc:	2800      	cmp	r0, #0
 800cede:	d062      	beq.n	800cfa6 <__gethex+0x112>
 800cee0:	4623      	mov	r3, r4
 800cee2:	7818      	ldrb	r0, [r3, #0]
 800cee4:	2830      	cmp	r0, #48	@ 0x30
 800cee6:	4699      	mov	r9, r3
 800cee8:	f103 0301 	add.w	r3, r3, #1
 800ceec:	d0f9      	beq.n	800cee2 <__gethex+0x4e>
 800ceee:	f7ff ffbc 	bl	800ce6a <__hexdig_fun>
 800cef2:	fab0 f580 	clz	r5, r0
 800cef6:	096d      	lsrs	r5, r5, #5
 800cef8:	f04f 0b01 	mov.w	fp, #1
 800cefc:	464a      	mov	r2, r9
 800cefe:	4616      	mov	r6, r2
 800cf00:	3201      	adds	r2, #1
 800cf02:	7830      	ldrb	r0, [r6, #0]
 800cf04:	f7ff ffb1 	bl	800ce6a <__hexdig_fun>
 800cf08:	2800      	cmp	r0, #0
 800cf0a:	d1f8      	bne.n	800cefe <__gethex+0x6a>
 800cf0c:	498d      	ldr	r1, [pc, #564]	@ (800d144 <__gethex+0x2b0>)
 800cf0e:	2201      	movs	r2, #1
 800cf10:	4630      	mov	r0, r6
 800cf12:	f7ff fee0 	bl	800ccd6 <strncmp>
 800cf16:	2800      	cmp	r0, #0
 800cf18:	d13f      	bne.n	800cf9a <__gethex+0x106>
 800cf1a:	b944      	cbnz	r4, 800cf2e <__gethex+0x9a>
 800cf1c:	1c74      	adds	r4, r6, #1
 800cf1e:	4622      	mov	r2, r4
 800cf20:	4616      	mov	r6, r2
 800cf22:	3201      	adds	r2, #1
 800cf24:	7830      	ldrb	r0, [r6, #0]
 800cf26:	f7ff ffa0 	bl	800ce6a <__hexdig_fun>
 800cf2a:	2800      	cmp	r0, #0
 800cf2c:	d1f8      	bne.n	800cf20 <__gethex+0x8c>
 800cf2e:	1ba4      	subs	r4, r4, r6
 800cf30:	00a7      	lsls	r7, r4, #2
 800cf32:	7833      	ldrb	r3, [r6, #0]
 800cf34:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cf38:	2b50      	cmp	r3, #80	@ 0x50
 800cf3a:	d13e      	bne.n	800cfba <__gethex+0x126>
 800cf3c:	7873      	ldrb	r3, [r6, #1]
 800cf3e:	2b2b      	cmp	r3, #43	@ 0x2b
 800cf40:	d033      	beq.n	800cfaa <__gethex+0x116>
 800cf42:	2b2d      	cmp	r3, #45	@ 0x2d
 800cf44:	d034      	beq.n	800cfb0 <__gethex+0x11c>
 800cf46:	1c71      	adds	r1, r6, #1
 800cf48:	2400      	movs	r4, #0
 800cf4a:	7808      	ldrb	r0, [r1, #0]
 800cf4c:	f7ff ff8d 	bl	800ce6a <__hexdig_fun>
 800cf50:	1e43      	subs	r3, r0, #1
 800cf52:	b2db      	uxtb	r3, r3
 800cf54:	2b18      	cmp	r3, #24
 800cf56:	d830      	bhi.n	800cfba <__gethex+0x126>
 800cf58:	f1a0 0210 	sub.w	r2, r0, #16
 800cf5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cf60:	f7ff ff83 	bl	800ce6a <__hexdig_fun>
 800cf64:	f100 3cff 	add.w	ip, r0, #4294967295
 800cf68:	fa5f fc8c 	uxtb.w	ip, ip
 800cf6c:	f1bc 0f18 	cmp.w	ip, #24
 800cf70:	f04f 030a 	mov.w	r3, #10
 800cf74:	d91e      	bls.n	800cfb4 <__gethex+0x120>
 800cf76:	b104      	cbz	r4, 800cf7a <__gethex+0xe6>
 800cf78:	4252      	negs	r2, r2
 800cf7a:	4417      	add	r7, r2
 800cf7c:	f8ca 1000 	str.w	r1, [sl]
 800cf80:	b1ed      	cbz	r5, 800cfbe <__gethex+0x12a>
 800cf82:	f1bb 0f00 	cmp.w	fp, #0
 800cf86:	bf0c      	ite	eq
 800cf88:	2506      	moveq	r5, #6
 800cf8a:	2500      	movne	r5, #0
 800cf8c:	4628      	mov	r0, r5
 800cf8e:	b005      	add	sp, #20
 800cf90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf94:	2500      	movs	r5, #0
 800cf96:	462c      	mov	r4, r5
 800cf98:	e7b0      	b.n	800cefc <__gethex+0x68>
 800cf9a:	2c00      	cmp	r4, #0
 800cf9c:	d1c7      	bne.n	800cf2e <__gethex+0x9a>
 800cf9e:	4627      	mov	r7, r4
 800cfa0:	e7c7      	b.n	800cf32 <__gethex+0x9e>
 800cfa2:	464e      	mov	r6, r9
 800cfa4:	462f      	mov	r7, r5
 800cfa6:	2501      	movs	r5, #1
 800cfa8:	e7c3      	b.n	800cf32 <__gethex+0x9e>
 800cfaa:	2400      	movs	r4, #0
 800cfac:	1cb1      	adds	r1, r6, #2
 800cfae:	e7cc      	b.n	800cf4a <__gethex+0xb6>
 800cfb0:	2401      	movs	r4, #1
 800cfb2:	e7fb      	b.n	800cfac <__gethex+0x118>
 800cfb4:	fb03 0002 	mla	r0, r3, r2, r0
 800cfb8:	e7ce      	b.n	800cf58 <__gethex+0xc4>
 800cfba:	4631      	mov	r1, r6
 800cfbc:	e7de      	b.n	800cf7c <__gethex+0xe8>
 800cfbe:	eba6 0309 	sub.w	r3, r6, r9
 800cfc2:	3b01      	subs	r3, #1
 800cfc4:	4629      	mov	r1, r5
 800cfc6:	2b07      	cmp	r3, #7
 800cfc8:	dc0a      	bgt.n	800cfe0 <__gethex+0x14c>
 800cfca:	9801      	ldr	r0, [sp, #4]
 800cfcc:	f7fd fbec 	bl	800a7a8 <_Balloc>
 800cfd0:	4604      	mov	r4, r0
 800cfd2:	b940      	cbnz	r0, 800cfe6 <__gethex+0x152>
 800cfd4:	4b5c      	ldr	r3, [pc, #368]	@ (800d148 <__gethex+0x2b4>)
 800cfd6:	4602      	mov	r2, r0
 800cfd8:	21e4      	movs	r1, #228	@ 0xe4
 800cfda:	485c      	ldr	r0, [pc, #368]	@ (800d14c <__gethex+0x2b8>)
 800cfdc:	f7fc fc78 	bl	80098d0 <__assert_func>
 800cfe0:	3101      	adds	r1, #1
 800cfe2:	105b      	asrs	r3, r3, #1
 800cfe4:	e7ef      	b.n	800cfc6 <__gethex+0x132>
 800cfe6:	f100 0a14 	add.w	sl, r0, #20
 800cfea:	2300      	movs	r3, #0
 800cfec:	4655      	mov	r5, sl
 800cfee:	469b      	mov	fp, r3
 800cff0:	45b1      	cmp	r9, r6
 800cff2:	d337      	bcc.n	800d064 <__gethex+0x1d0>
 800cff4:	f845 bb04 	str.w	fp, [r5], #4
 800cff8:	eba5 050a 	sub.w	r5, r5, sl
 800cffc:	10ad      	asrs	r5, r5, #2
 800cffe:	6125      	str	r5, [r4, #16]
 800d000:	4658      	mov	r0, fp
 800d002:	f7fd fcc3 	bl	800a98c <__hi0bits>
 800d006:	016d      	lsls	r5, r5, #5
 800d008:	f8d8 6000 	ldr.w	r6, [r8]
 800d00c:	1a2d      	subs	r5, r5, r0
 800d00e:	42b5      	cmp	r5, r6
 800d010:	dd54      	ble.n	800d0bc <__gethex+0x228>
 800d012:	1bad      	subs	r5, r5, r6
 800d014:	4629      	mov	r1, r5
 800d016:	4620      	mov	r0, r4
 800d018:	f7fe f857 	bl	800b0ca <__any_on>
 800d01c:	4681      	mov	r9, r0
 800d01e:	b178      	cbz	r0, 800d040 <__gethex+0x1ac>
 800d020:	1e6b      	subs	r3, r5, #1
 800d022:	1159      	asrs	r1, r3, #5
 800d024:	f003 021f 	and.w	r2, r3, #31
 800d028:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d02c:	f04f 0901 	mov.w	r9, #1
 800d030:	fa09 f202 	lsl.w	r2, r9, r2
 800d034:	420a      	tst	r2, r1
 800d036:	d003      	beq.n	800d040 <__gethex+0x1ac>
 800d038:	454b      	cmp	r3, r9
 800d03a:	dc36      	bgt.n	800d0aa <__gethex+0x216>
 800d03c:	f04f 0902 	mov.w	r9, #2
 800d040:	4629      	mov	r1, r5
 800d042:	4620      	mov	r0, r4
 800d044:	f7ff febf 	bl	800cdc6 <rshift>
 800d048:	442f      	add	r7, r5
 800d04a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d04e:	42bb      	cmp	r3, r7
 800d050:	da42      	bge.n	800d0d8 <__gethex+0x244>
 800d052:	9801      	ldr	r0, [sp, #4]
 800d054:	4621      	mov	r1, r4
 800d056:	f7fd fbe7 	bl	800a828 <_Bfree>
 800d05a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d05c:	2300      	movs	r3, #0
 800d05e:	6013      	str	r3, [r2, #0]
 800d060:	25a3      	movs	r5, #163	@ 0xa3
 800d062:	e793      	b.n	800cf8c <__gethex+0xf8>
 800d064:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d068:	2a2e      	cmp	r2, #46	@ 0x2e
 800d06a:	d012      	beq.n	800d092 <__gethex+0x1fe>
 800d06c:	2b20      	cmp	r3, #32
 800d06e:	d104      	bne.n	800d07a <__gethex+0x1e6>
 800d070:	f845 bb04 	str.w	fp, [r5], #4
 800d074:	f04f 0b00 	mov.w	fp, #0
 800d078:	465b      	mov	r3, fp
 800d07a:	7830      	ldrb	r0, [r6, #0]
 800d07c:	9303      	str	r3, [sp, #12]
 800d07e:	f7ff fef4 	bl	800ce6a <__hexdig_fun>
 800d082:	9b03      	ldr	r3, [sp, #12]
 800d084:	f000 000f 	and.w	r0, r0, #15
 800d088:	4098      	lsls	r0, r3
 800d08a:	ea4b 0b00 	orr.w	fp, fp, r0
 800d08e:	3304      	adds	r3, #4
 800d090:	e7ae      	b.n	800cff0 <__gethex+0x15c>
 800d092:	45b1      	cmp	r9, r6
 800d094:	d8ea      	bhi.n	800d06c <__gethex+0x1d8>
 800d096:	492b      	ldr	r1, [pc, #172]	@ (800d144 <__gethex+0x2b0>)
 800d098:	9303      	str	r3, [sp, #12]
 800d09a:	2201      	movs	r2, #1
 800d09c:	4630      	mov	r0, r6
 800d09e:	f7ff fe1a 	bl	800ccd6 <strncmp>
 800d0a2:	9b03      	ldr	r3, [sp, #12]
 800d0a4:	2800      	cmp	r0, #0
 800d0a6:	d1e1      	bne.n	800d06c <__gethex+0x1d8>
 800d0a8:	e7a2      	b.n	800cff0 <__gethex+0x15c>
 800d0aa:	1ea9      	subs	r1, r5, #2
 800d0ac:	4620      	mov	r0, r4
 800d0ae:	f7fe f80c 	bl	800b0ca <__any_on>
 800d0b2:	2800      	cmp	r0, #0
 800d0b4:	d0c2      	beq.n	800d03c <__gethex+0x1a8>
 800d0b6:	f04f 0903 	mov.w	r9, #3
 800d0ba:	e7c1      	b.n	800d040 <__gethex+0x1ac>
 800d0bc:	da09      	bge.n	800d0d2 <__gethex+0x23e>
 800d0be:	1b75      	subs	r5, r6, r5
 800d0c0:	4621      	mov	r1, r4
 800d0c2:	9801      	ldr	r0, [sp, #4]
 800d0c4:	462a      	mov	r2, r5
 800d0c6:	f7fd fdc7 	bl	800ac58 <__lshift>
 800d0ca:	1b7f      	subs	r7, r7, r5
 800d0cc:	4604      	mov	r4, r0
 800d0ce:	f100 0a14 	add.w	sl, r0, #20
 800d0d2:	f04f 0900 	mov.w	r9, #0
 800d0d6:	e7b8      	b.n	800d04a <__gethex+0x1b6>
 800d0d8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d0dc:	42bd      	cmp	r5, r7
 800d0de:	dd6f      	ble.n	800d1c0 <__gethex+0x32c>
 800d0e0:	1bed      	subs	r5, r5, r7
 800d0e2:	42ae      	cmp	r6, r5
 800d0e4:	dc34      	bgt.n	800d150 <__gethex+0x2bc>
 800d0e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d0ea:	2b02      	cmp	r3, #2
 800d0ec:	d022      	beq.n	800d134 <__gethex+0x2a0>
 800d0ee:	2b03      	cmp	r3, #3
 800d0f0:	d024      	beq.n	800d13c <__gethex+0x2a8>
 800d0f2:	2b01      	cmp	r3, #1
 800d0f4:	d115      	bne.n	800d122 <__gethex+0x28e>
 800d0f6:	42ae      	cmp	r6, r5
 800d0f8:	d113      	bne.n	800d122 <__gethex+0x28e>
 800d0fa:	2e01      	cmp	r6, #1
 800d0fc:	d10b      	bne.n	800d116 <__gethex+0x282>
 800d0fe:	9a02      	ldr	r2, [sp, #8]
 800d100:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d104:	6013      	str	r3, [r2, #0]
 800d106:	2301      	movs	r3, #1
 800d108:	6123      	str	r3, [r4, #16]
 800d10a:	f8ca 3000 	str.w	r3, [sl]
 800d10e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d110:	2562      	movs	r5, #98	@ 0x62
 800d112:	601c      	str	r4, [r3, #0]
 800d114:	e73a      	b.n	800cf8c <__gethex+0xf8>
 800d116:	1e71      	subs	r1, r6, #1
 800d118:	4620      	mov	r0, r4
 800d11a:	f7fd ffd6 	bl	800b0ca <__any_on>
 800d11e:	2800      	cmp	r0, #0
 800d120:	d1ed      	bne.n	800d0fe <__gethex+0x26a>
 800d122:	9801      	ldr	r0, [sp, #4]
 800d124:	4621      	mov	r1, r4
 800d126:	f7fd fb7f 	bl	800a828 <_Bfree>
 800d12a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d12c:	2300      	movs	r3, #0
 800d12e:	6013      	str	r3, [r2, #0]
 800d130:	2550      	movs	r5, #80	@ 0x50
 800d132:	e72b      	b.n	800cf8c <__gethex+0xf8>
 800d134:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d136:	2b00      	cmp	r3, #0
 800d138:	d1f3      	bne.n	800d122 <__gethex+0x28e>
 800d13a:	e7e0      	b.n	800d0fe <__gethex+0x26a>
 800d13c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d1dd      	bne.n	800d0fe <__gethex+0x26a>
 800d142:	e7ee      	b.n	800d122 <__gethex+0x28e>
 800d144:	0800db20 	.word	0x0800db20
 800d148:	0800d9b3 	.word	0x0800d9b3
 800d14c:	0800dcad 	.word	0x0800dcad
 800d150:	1e6f      	subs	r7, r5, #1
 800d152:	f1b9 0f00 	cmp.w	r9, #0
 800d156:	d130      	bne.n	800d1ba <__gethex+0x326>
 800d158:	b127      	cbz	r7, 800d164 <__gethex+0x2d0>
 800d15a:	4639      	mov	r1, r7
 800d15c:	4620      	mov	r0, r4
 800d15e:	f7fd ffb4 	bl	800b0ca <__any_on>
 800d162:	4681      	mov	r9, r0
 800d164:	117a      	asrs	r2, r7, #5
 800d166:	2301      	movs	r3, #1
 800d168:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d16c:	f007 071f 	and.w	r7, r7, #31
 800d170:	40bb      	lsls	r3, r7
 800d172:	4213      	tst	r3, r2
 800d174:	4629      	mov	r1, r5
 800d176:	4620      	mov	r0, r4
 800d178:	bf18      	it	ne
 800d17a:	f049 0902 	orrne.w	r9, r9, #2
 800d17e:	f7ff fe22 	bl	800cdc6 <rshift>
 800d182:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d186:	1b76      	subs	r6, r6, r5
 800d188:	2502      	movs	r5, #2
 800d18a:	f1b9 0f00 	cmp.w	r9, #0
 800d18e:	d047      	beq.n	800d220 <__gethex+0x38c>
 800d190:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d194:	2b02      	cmp	r3, #2
 800d196:	d015      	beq.n	800d1c4 <__gethex+0x330>
 800d198:	2b03      	cmp	r3, #3
 800d19a:	d017      	beq.n	800d1cc <__gethex+0x338>
 800d19c:	2b01      	cmp	r3, #1
 800d19e:	d109      	bne.n	800d1b4 <__gethex+0x320>
 800d1a0:	f019 0f02 	tst.w	r9, #2
 800d1a4:	d006      	beq.n	800d1b4 <__gethex+0x320>
 800d1a6:	f8da 3000 	ldr.w	r3, [sl]
 800d1aa:	ea49 0903 	orr.w	r9, r9, r3
 800d1ae:	f019 0f01 	tst.w	r9, #1
 800d1b2:	d10e      	bne.n	800d1d2 <__gethex+0x33e>
 800d1b4:	f045 0510 	orr.w	r5, r5, #16
 800d1b8:	e032      	b.n	800d220 <__gethex+0x38c>
 800d1ba:	f04f 0901 	mov.w	r9, #1
 800d1be:	e7d1      	b.n	800d164 <__gethex+0x2d0>
 800d1c0:	2501      	movs	r5, #1
 800d1c2:	e7e2      	b.n	800d18a <__gethex+0x2f6>
 800d1c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1c6:	f1c3 0301 	rsb	r3, r3, #1
 800d1ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d1cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d0f0      	beq.n	800d1b4 <__gethex+0x320>
 800d1d2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d1d6:	f104 0314 	add.w	r3, r4, #20
 800d1da:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d1de:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d1e2:	f04f 0c00 	mov.w	ip, #0
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1ec:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d1f0:	d01b      	beq.n	800d22a <__gethex+0x396>
 800d1f2:	3201      	adds	r2, #1
 800d1f4:	6002      	str	r2, [r0, #0]
 800d1f6:	2d02      	cmp	r5, #2
 800d1f8:	f104 0314 	add.w	r3, r4, #20
 800d1fc:	d13c      	bne.n	800d278 <__gethex+0x3e4>
 800d1fe:	f8d8 2000 	ldr.w	r2, [r8]
 800d202:	3a01      	subs	r2, #1
 800d204:	42b2      	cmp	r2, r6
 800d206:	d109      	bne.n	800d21c <__gethex+0x388>
 800d208:	1171      	asrs	r1, r6, #5
 800d20a:	2201      	movs	r2, #1
 800d20c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d210:	f006 061f 	and.w	r6, r6, #31
 800d214:	fa02 f606 	lsl.w	r6, r2, r6
 800d218:	421e      	tst	r6, r3
 800d21a:	d13a      	bne.n	800d292 <__gethex+0x3fe>
 800d21c:	f045 0520 	orr.w	r5, r5, #32
 800d220:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d222:	601c      	str	r4, [r3, #0]
 800d224:	9b02      	ldr	r3, [sp, #8]
 800d226:	601f      	str	r7, [r3, #0]
 800d228:	e6b0      	b.n	800cf8c <__gethex+0xf8>
 800d22a:	4299      	cmp	r1, r3
 800d22c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d230:	d8d9      	bhi.n	800d1e6 <__gethex+0x352>
 800d232:	68a3      	ldr	r3, [r4, #8]
 800d234:	459b      	cmp	fp, r3
 800d236:	db17      	blt.n	800d268 <__gethex+0x3d4>
 800d238:	6861      	ldr	r1, [r4, #4]
 800d23a:	9801      	ldr	r0, [sp, #4]
 800d23c:	3101      	adds	r1, #1
 800d23e:	f7fd fab3 	bl	800a7a8 <_Balloc>
 800d242:	4681      	mov	r9, r0
 800d244:	b918      	cbnz	r0, 800d24e <__gethex+0x3ba>
 800d246:	4b1a      	ldr	r3, [pc, #104]	@ (800d2b0 <__gethex+0x41c>)
 800d248:	4602      	mov	r2, r0
 800d24a:	2184      	movs	r1, #132	@ 0x84
 800d24c:	e6c5      	b.n	800cfda <__gethex+0x146>
 800d24e:	6922      	ldr	r2, [r4, #16]
 800d250:	3202      	adds	r2, #2
 800d252:	f104 010c 	add.w	r1, r4, #12
 800d256:	0092      	lsls	r2, r2, #2
 800d258:	300c      	adds	r0, #12
 800d25a:	f7ff fd81 	bl	800cd60 <memcpy>
 800d25e:	4621      	mov	r1, r4
 800d260:	9801      	ldr	r0, [sp, #4]
 800d262:	f7fd fae1 	bl	800a828 <_Bfree>
 800d266:	464c      	mov	r4, r9
 800d268:	6923      	ldr	r3, [r4, #16]
 800d26a:	1c5a      	adds	r2, r3, #1
 800d26c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d270:	6122      	str	r2, [r4, #16]
 800d272:	2201      	movs	r2, #1
 800d274:	615a      	str	r2, [r3, #20]
 800d276:	e7be      	b.n	800d1f6 <__gethex+0x362>
 800d278:	6922      	ldr	r2, [r4, #16]
 800d27a:	455a      	cmp	r2, fp
 800d27c:	dd0b      	ble.n	800d296 <__gethex+0x402>
 800d27e:	2101      	movs	r1, #1
 800d280:	4620      	mov	r0, r4
 800d282:	f7ff fda0 	bl	800cdc6 <rshift>
 800d286:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d28a:	3701      	adds	r7, #1
 800d28c:	42bb      	cmp	r3, r7
 800d28e:	f6ff aee0 	blt.w	800d052 <__gethex+0x1be>
 800d292:	2501      	movs	r5, #1
 800d294:	e7c2      	b.n	800d21c <__gethex+0x388>
 800d296:	f016 061f 	ands.w	r6, r6, #31
 800d29a:	d0fa      	beq.n	800d292 <__gethex+0x3fe>
 800d29c:	4453      	add	r3, sl
 800d29e:	f1c6 0620 	rsb	r6, r6, #32
 800d2a2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d2a6:	f7fd fb71 	bl	800a98c <__hi0bits>
 800d2aa:	42b0      	cmp	r0, r6
 800d2ac:	dbe7      	blt.n	800d27e <__gethex+0x3ea>
 800d2ae:	e7f0      	b.n	800d292 <__gethex+0x3fe>
 800d2b0:	0800d9b3 	.word	0x0800d9b3

0800d2b4 <L_shift>:
 800d2b4:	f1c2 0208 	rsb	r2, r2, #8
 800d2b8:	0092      	lsls	r2, r2, #2
 800d2ba:	b570      	push	{r4, r5, r6, lr}
 800d2bc:	f1c2 0620 	rsb	r6, r2, #32
 800d2c0:	6843      	ldr	r3, [r0, #4]
 800d2c2:	6804      	ldr	r4, [r0, #0]
 800d2c4:	fa03 f506 	lsl.w	r5, r3, r6
 800d2c8:	432c      	orrs	r4, r5
 800d2ca:	40d3      	lsrs	r3, r2
 800d2cc:	6004      	str	r4, [r0, #0]
 800d2ce:	f840 3f04 	str.w	r3, [r0, #4]!
 800d2d2:	4288      	cmp	r0, r1
 800d2d4:	d3f4      	bcc.n	800d2c0 <L_shift+0xc>
 800d2d6:	bd70      	pop	{r4, r5, r6, pc}

0800d2d8 <__match>:
 800d2d8:	b530      	push	{r4, r5, lr}
 800d2da:	6803      	ldr	r3, [r0, #0]
 800d2dc:	3301      	adds	r3, #1
 800d2de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2e2:	b914      	cbnz	r4, 800d2ea <__match+0x12>
 800d2e4:	6003      	str	r3, [r0, #0]
 800d2e6:	2001      	movs	r0, #1
 800d2e8:	bd30      	pop	{r4, r5, pc}
 800d2ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2ee:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d2f2:	2d19      	cmp	r5, #25
 800d2f4:	bf98      	it	ls
 800d2f6:	3220      	addls	r2, #32
 800d2f8:	42a2      	cmp	r2, r4
 800d2fa:	d0f0      	beq.n	800d2de <__match+0x6>
 800d2fc:	2000      	movs	r0, #0
 800d2fe:	e7f3      	b.n	800d2e8 <__match+0x10>

0800d300 <__hexnan>:
 800d300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d304:	680b      	ldr	r3, [r1, #0]
 800d306:	6801      	ldr	r1, [r0, #0]
 800d308:	115e      	asrs	r6, r3, #5
 800d30a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d30e:	f013 031f 	ands.w	r3, r3, #31
 800d312:	b087      	sub	sp, #28
 800d314:	bf18      	it	ne
 800d316:	3604      	addne	r6, #4
 800d318:	2500      	movs	r5, #0
 800d31a:	1f37      	subs	r7, r6, #4
 800d31c:	4682      	mov	sl, r0
 800d31e:	4690      	mov	r8, r2
 800d320:	9301      	str	r3, [sp, #4]
 800d322:	f846 5c04 	str.w	r5, [r6, #-4]
 800d326:	46b9      	mov	r9, r7
 800d328:	463c      	mov	r4, r7
 800d32a:	9502      	str	r5, [sp, #8]
 800d32c:	46ab      	mov	fp, r5
 800d32e:	784a      	ldrb	r2, [r1, #1]
 800d330:	1c4b      	adds	r3, r1, #1
 800d332:	9303      	str	r3, [sp, #12]
 800d334:	b342      	cbz	r2, 800d388 <__hexnan+0x88>
 800d336:	4610      	mov	r0, r2
 800d338:	9105      	str	r1, [sp, #20]
 800d33a:	9204      	str	r2, [sp, #16]
 800d33c:	f7ff fd95 	bl	800ce6a <__hexdig_fun>
 800d340:	2800      	cmp	r0, #0
 800d342:	d151      	bne.n	800d3e8 <__hexnan+0xe8>
 800d344:	9a04      	ldr	r2, [sp, #16]
 800d346:	9905      	ldr	r1, [sp, #20]
 800d348:	2a20      	cmp	r2, #32
 800d34a:	d818      	bhi.n	800d37e <__hexnan+0x7e>
 800d34c:	9b02      	ldr	r3, [sp, #8]
 800d34e:	459b      	cmp	fp, r3
 800d350:	dd13      	ble.n	800d37a <__hexnan+0x7a>
 800d352:	454c      	cmp	r4, r9
 800d354:	d206      	bcs.n	800d364 <__hexnan+0x64>
 800d356:	2d07      	cmp	r5, #7
 800d358:	dc04      	bgt.n	800d364 <__hexnan+0x64>
 800d35a:	462a      	mov	r2, r5
 800d35c:	4649      	mov	r1, r9
 800d35e:	4620      	mov	r0, r4
 800d360:	f7ff ffa8 	bl	800d2b4 <L_shift>
 800d364:	4544      	cmp	r4, r8
 800d366:	d952      	bls.n	800d40e <__hexnan+0x10e>
 800d368:	2300      	movs	r3, #0
 800d36a:	f1a4 0904 	sub.w	r9, r4, #4
 800d36e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d372:	f8cd b008 	str.w	fp, [sp, #8]
 800d376:	464c      	mov	r4, r9
 800d378:	461d      	mov	r5, r3
 800d37a:	9903      	ldr	r1, [sp, #12]
 800d37c:	e7d7      	b.n	800d32e <__hexnan+0x2e>
 800d37e:	2a29      	cmp	r2, #41	@ 0x29
 800d380:	d157      	bne.n	800d432 <__hexnan+0x132>
 800d382:	3102      	adds	r1, #2
 800d384:	f8ca 1000 	str.w	r1, [sl]
 800d388:	f1bb 0f00 	cmp.w	fp, #0
 800d38c:	d051      	beq.n	800d432 <__hexnan+0x132>
 800d38e:	454c      	cmp	r4, r9
 800d390:	d206      	bcs.n	800d3a0 <__hexnan+0xa0>
 800d392:	2d07      	cmp	r5, #7
 800d394:	dc04      	bgt.n	800d3a0 <__hexnan+0xa0>
 800d396:	462a      	mov	r2, r5
 800d398:	4649      	mov	r1, r9
 800d39a:	4620      	mov	r0, r4
 800d39c:	f7ff ff8a 	bl	800d2b4 <L_shift>
 800d3a0:	4544      	cmp	r4, r8
 800d3a2:	d936      	bls.n	800d412 <__hexnan+0x112>
 800d3a4:	f1a8 0204 	sub.w	r2, r8, #4
 800d3a8:	4623      	mov	r3, r4
 800d3aa:	f853 1b04 	ldr.w	r1, [r3], #4
 800d3ae:	f842 1f04 	str.w	r1, [r2, #4]!
 800d3b2:	429f      	cmp	r7, r3
 800d3b4:	d2f9      	bcs.n	800d3aa <__hexnan+0xaa>
 800d3b6:	1b3b      	subs	r3, r7, r4
 800d3b8:	f023 0303 	bic.w	r3, r3, #3
 800d3bc:	3304      	adds	r3, #4
 800d3be:	3401      	adds	r4, #1
 800d3c0:	3e03      	subs	r6, #3
 800d3c2:	42b4      	cmp	r4, r6
 800d3c4:	bf88      	it	hi
 800d3c6:	2304      	movhi	r3, #4
 800d3c8:	4443      	add	r3, r8
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	f843 2b04 	str.w	r2, [r3], #4
 800d3d0:	429f      	cmp	r7, r3
 800d3d2:	d2fb      	bcs.n	800d3cc <__hexnan+0xcc>
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	b91b      	cbnz	r3, 800d3e0 <__hexnan+0xe0>
 800d3d8:	4547      	cmp	r7, r8
 800d3da:	d128      	bne.n	800d42e <__hexnan+0x12e>
 800d3dc:	2301      	movs	r3, #1
 800d3de:	603b      	str	r3, [r7, #0]
 800d3e0:	2005      	movs	r0, #5
 800d3e2:	b007      	add	sp, #28
 800d3e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3e8:	3501      	adds	r5, #1
 800d3ea:	2d08      	cmp	r5, #8
 800d3ec:	f10b 0b01 	add.w	fp, fp, #1
 800d3f0:	dd06      	ble.n	800d400 <__hexnan+0x100>
 800d3f2:	4544      	cmp	r4, r8
 800d3f4:	d9c1      	bls.n	800d37a <__hexnan+0x7a>
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	f844 3c04 	str.w	r3, [r4, #-4]
 800d3fc:	2501      	movs	r5, #1
 800d3fe:	3c04      	subs	r4, #4
 800d400:	6822      	ldr	r2, [r4, #0]
 800d402:	f000 000f 	and.w	r0, r0, #15
 800d406:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d40a:	6020      	str	r0, [r4, #0]
 800d40c:	e7b5      	b.n	800d37a <__hexnan+0x7a>
 800d40e:	2508      	movs	r5, #8
 800d410:	e7b3      	b.n	800d37a <__hexnan+0x7a>
 800d412:	9b01      	ldr	r3, [sp, #4]
 800d414:	2b00      	cmp	r3, #0
 800d416:	d0dd      	beq.n	800d3d4 <__hexnan+0xd4>
 800d418:	f1c3 0320 	rsb	r3, r3, #32
 800d41c:	f04f 32ff 	mov.w	r2, #4294967295
 800d420:	40da      	lsrs	r2, r3
 800d422:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d426:	4013      	ands	r3, r2
 800d428:	f846 3c04 	str.w	r3, [r6, #-4]
 800d42c:	e7d2      	b.n	800d3d4 <__hexnan+0xd4>
 800d42e:	3f04      	subs	r7, #4
 800d430:	e7d0      	b.n	800d3d4 <__hexnan+0xd4>
 800d432:	2004      	movs	r0, #4
 800d434:	e7d5      	b.n	800d3e2 <__hexnan+0xe2>

0800d436 <__ascii_mbtowc>:
 800d436:	b082      	sub	sp, #8
 800d438:	b901      	cbnz	r1, 800d43c <__ascii_mbtowc+0x6>
 800d43a:	a901      	add	r1, sp, #4
 800d43c:	b142      	cbz	r2, 800d450 <__ascii_mbtowc+0x1a>
 800d43e:	b14b      	cbz	r3, 800d454 <__ascii_mbtowc+0x1e>
 800d440:	7813      	ldrb	r3, [r2, #0]
 800d442:	600b      	str	r3, [r1, #0]
 800d444:	7812      	ldrb	r2, [r2, #0]
 800d446:	1e10      	subs	r0, r2, #0
 800d448:	bf18      	it	ne
 800d44a:	2001      	movne	r0, #1
 800d44c:	b002      	add	sp, #8
 800d44e:	4770      	bx	lr
 800d450:	4610      	mov	r0, r2
 800d452:	e7fb      	b.n	800d44c <__ascii_mbtowc+0x16>
 800d454:	f06f 0001 	mvn.w	r0, #1
 800d458:	e7f8      	b.n	800d44c <__ascii_mbtowc+0x16>

0800d45a <_realloc_r>:
 800d45a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d45e:	4680      	mov	r8, r0
 800d460:	4615      	mov	r5, r2
 800d462:	460c      	mov	r4, r1
 800d464:	b921      	cbnz	r1, 800d470 <_realloc_r+0x16>
 800d466:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d46a:	4611      	mov	r1, r2
 800d46c:	f7fd b910 	b.w	800a690 <_malloc_r>
 800d470:	b92a      	cbnz	r2, 800d47e <_realloc_r+0x24>
 800d472:	f7fd f899 	bl	800a5a8 <_free_r>
 800d476:	2400      	movs	r4, #0
 800d478:	4620      	mov	r0, r4
 800d47a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d47e:	f000 f8dd 	bl	800d63c <_malloc_usable_size_r>
 800d482:	4285      	cmp	r5, r0
 800d484:	4606      	mov	r6, r0
 800d486:	d802      	bhi.n	800d48e <_realloc_r+0x34>
 800d488:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d48c:	d8f4      	bhi.n	800d478 <_realloc_r+0x1e>
 800d48e:	4629      	mov	r1, r5
 800d490:	4640      	mov	r0, r8
 800d492:	f7fd f8fd 	bl	800a690 <_malloc_r>
 800d496:	4607      	mov	r7, r0
 800d498:	2800      	cmp	r0, #0
 800d49a:	d0ec      	beq.n	800d476 <_realloc_r+0x1c>
 800d49c:	42b5      	cmp	r5, r6
 800d49e:	462a      	mov	r2, r5
 800d4a0:	4621      	mov	r1, r4
 800d4a2:	bf28      	it	cs
 800d4a4:	4632      	movcs	r2, r6
 800d4a6:	f7ff fc5b 	bl	800cd60 <memcpy>
 800d4aa:	4621      	mov	r1, r4
 800d4ac:	4640      	mov	r0, r8
 800d4ae:	f7fd f87b 	bl	800a5a8 <_free_r>
 800d4b2:	463c      	mov	r4, r7
 800d4b4:	e7e0      	b.n	800d478 <_realloc_r+0x1e>
	...

0800d4b8 <_strtoul_l.constprop.0>:
 800d4b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d4bc:	4e34      	ldr	r6, [pc, #208]	@ (800d590 <_strtoul_l.constprop.0+0xd8>)
 800d4be:	4686      	mov	lr, r0
 800d4c0:	460d      	mov	r5, r1
 800d4c2:	4628      	mov	r0, r5
 800d4c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d4c8:	5d37      	ldrb	r7, [r6, r4]
 800d4ca:	f017 0708 	ands.w	r7, r7, #8
 800d4ce:	d1f8      	bne.n	800d4c2 <_strtoul_l.constprop.0+0xa>
 800d4d0:	2c2d      	cmp	r4, #45	@ 0x2d
 800d4d2:	d12f      	bne.n	800d534 <_strtoul_l.constprop.0+0x7c>
 800d4d4:	782c      	ldrb	r4, [r5, #0]
 800d4d6:	2701      	movs	r7, #1
 800d4d8:	1c85      	adds	r5, r0, #2
 800d4da:	f033 0010 	bics.w	r0, r3, #16
 800d4de:	d109      	bne.n	800d4f4 <_strtoul_l.constprop.0+0x3c>
 800d4e0:	2c30      	cmp	r4, #48	@ 0x30
 800d4e2:	d12c      	bne.n	800d53e <_strtoul_l.constprop.0+0x86>
 800d4e4:	7828      	ldrb	r0, [r5, #0]
 800d4e6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d4ea:	2858      	cmp	r0, #88	@ 0x58
 800d4ec:	d127      	bne.n	800d53e <_strtoul_l.constprop.0+0x86>
 800d4ee:	786c      	ldrb	r4, [r5, #1]
 800d4f0:	2310      	movs	r3, #16
 800d4f2:	3502      	adds	r5, #2
 800d4f4:	f04f 38ff 	mov.w	r8, #4294967295
 800d4f8:	2600      	movs	r6, #0
 800d4fa:	fbb8 f8f3 	udiv	r8, r8, r3
 800d4fe:	fb03 f908 	mul.w	r9, r3, r8
 800d502:	ea6f 0909 	mvn.w	r9, r9
 800d506:	4630      	mov	r0, r6
 800d508:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d50c:	f1bc 0f09 	cmp.w	ip, #9
 800d510:	d81c      	bhi.n	800d54c <_strtoul_l.constprop.0+0x94>
 800d512:	4664      	mov	r4, ip
 800d514:	42a3      	cmp	r3, r4
 800d516:	dd2a      	ble.n	800d56e <_strtoul_l.constprop.0+0xb6>
 800d518:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d51c:	d007      	beq.n	800d52e <_strtoul_l.constprop.0+0x76>
 800d51e:	4580      	cmp	r8, r0
 800d520:	d322      	bcc.n	800d568 <_strtoul_l.constprop.0+0xb0>
 800d522:	d101      	bne.n	800d528 <_strtoul_l.constprop.0+0x70>
 800d524:	45a1      	cmp	r9, r4
 800d526:	db1f      	blt.n	800d568 <_strtoul_l.constprop.0+0xb0>
 800d528:	fb00 4003 	mla	r0, r0, r3, r4
 800d52c:	2601      	movs	r6, #1
 800d52e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d532:	e7e9      	b.n	800d508 <_strtoul_l.constprop.0+0x50>
 800d534:	2c2b      	cmp	r4, #43	@ 0x2b
 800d536:	bf04      	itt	eq
 800d538:	782c      	ldrbeq	r4, [r5, #0]
 800d53a:	1c85      	addeq	r5, r0, #2
 800d53c:	e7cd      	b.n	800d4da <_strtoul_l.constprop.0+0x22>
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d1d8      	bne.n	800d4f4 <_strtoul_l.constprop.0+0x3c>
 800d542:	2c30      	cmp	r4, #48	@ 0x30
 800d544:	bf0c      	ite	eq
 800d546:	2308      	moveq	r3, #8
 800d548:	230a      	movne	r3, #10
 800d54a:	e7d3      	b.n	800d4f4 <_strtoul_l.constprop.0+0x3c>
 800d54c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d550:	f1bc 0f19 	cmp.w	ip, #25
 800d554:	d801      	bhi.n	800d55a <_strtoul_l.constprop.0+0xa2>
 800d556:	3c37      	subs	r4, #55	@ 0x37
 800d558:	e7dc      	b.n	800d514 <_strtoul_l.constprop.0+0x5c>
 800d55a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d55e:	f1bc 0f19 	cmp.w	ip, #25
 800d562:	d804      	bhi.n	800d56e <_strtoul_l.constprop.0+0xb6>
 800d564:	3c57      	subs	r4, #87	@ 0x57
 800d566:	e7d5      	b.n	800d514 <_strtoul_l.constprop.0+0x5c>
 800d568:	f04f 36ff 	mov.w	r6, #4294967295
 800d56c:	e7df      	b.n	800d52e <_strtoul_l.constprop.0+0x76>
 800d56e:	1c73      	adds	r3, r6, #1
 800d570:	d106      	bne.n	800d580 <_strtoul_l.constprop.0+0xc8>
 800d572:	2322      	movs	r3, #34	@ 0x22
 800d574:	f8ce 3000 	str.w	r3, [lr]
 800d578:	4630      	mov	r0, r6
 800d57a:	b932      	cbnz	r2, 800d58a <_strtoul_l.constprop.0+0xd2>
 800d57c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d580:	b107      	cbz	r7, 800d584 <_strtoul_l.constprop.0+0xcc>
 800d582:	4240      	negs	r0, r0
 800d584:	2a00      	cmp	r2, #0
 800d586:	d0f9      	beq.n	800d57c <_strtoul_l.constprop.0+0xc4>
 800d588:	b106      	cbz	r6, 800d58c <_strtoul_l.constprop.0+0xd4>
 800d58a:	1e69      	subs	r1, r5, #1
 800d58c:	6011      	str	r1, [r2, #0]
 800d58e:	e7f5      	b.n	800d57c <_strtoul_l.constprop.0+0xc4>
 800d590:	0800db79 	.word	0x0800db79

0800d594 <_strtoul_r>:
 800d594:	f7ff bf90 	b.w	800d4b8 <_strtoul_l.constprop.0>

0800d598 <__ascii_wctomb>:
 800d598:	4603      	mov	r3, r0
 800d59a:	4608      	mov	r0, r1
 800d59c:	b141      	cbz	r1, 800d5b0 <__ascii_wctomb+0x18>
 800d59e:	2aff      	cmp	r2, #255	@ 0xff
 800d5a0:	d904      	bls.n	800d5ac <__ascii_wctomb+0x14>
 800d5a2:	228a      	movs	r2, #138	@ 0x8a
 800d5a4:	601a      	str	r2, [r3, #0]
 800d5a6:	f04f 30ff 	mov.w	r0, #4294967295
 800d5aa:	4770      	bx	lr
 800d5ac:	700a      	strb	r2, [r1, #0]
 800d5ae:	2001      	movs	r0, #1
 800d5b0:	4770      	bx	lr

0800d5b2 <_raise_r>:
 800d5b2:	291f      	cmp	r1, #31
 800d5b4:	b538      	push	{r3, r4, r5, lr}
 800d5b6:	4605      	mov	r5, r0
 800d5b8:	460c      	mov	r4, r1
 800d5ba:	d904      	bls.n	800d5c6 <_raise_r+0x14>
 800d5bc:	2316      	movs	r3, #22
 800d5be:	6003      	str	r3, [r0, #0]
 800d5c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d5c4:	bd38      	pop	{r3, r4, r5, pc}
 800d5c6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d5c8:	b112      	cbz	r2, 800d5d0 <_raise_r+0x1e>
 800d5ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d5ce:	b94b      	cbnz	r3, 800d5e4 <_raise_r+0x32>
 800d5d0:	4628      	mov	r0, r5
 800d5d2:	f000 f831 	bl	800d638 <_getpid_r>
 800d5d6:	4622      	mov	r2, r4
 800d5d8:	4601      	mov	r1, r0
 800d5da:	4628      	mov	r0, r5
 800d5dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d5e0:	f000 b818 	b.w	800d614 <_kill_r>
 800d5e4:	2b01      	cmp	r3, #1
 800d5e6:	d00a      	beq.n	800d5fe <_raise_r+0x4c>
 800d5e8:	1c59      	adds	r1, r3, #1
 800d5ea:	d103      	bne.n	800d5f4 <_raise_r+0x42>
 800d5ec:	2316      	movs	r3, #22
 800d5ee:	6003      	str	r3, [r0, #0]
 800d5f0:	2001      	movs	r0, #1
 800d5f2:	e7e7      	b.n	800d5c4 <_raise_r+0x12>
 800d5f4:	2100      	movs	r1, #0
 800d5f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d5fa:	4620      	mov	r0, r4
 800d5fc:	4798      	blx	r3
 800d5fe:	2000      	movs	r0, #0
 800d600:	e7e0      	b.n	800d5c4 <_raise_r+0x12>
	...

0800d604 <raise>:
 800d604:	4b02      	ldr	r3, [pc, #8]	@ (800d610 <raise+0xc>)
 800d606:	4601      	mov	r1, r0
 800d608:	6818      	ldr	r0, [r3, #0]
 800d60a:	f7ff bfd2 	b.w	800d5b2 <_raise_r>
 800d60e:	bf00      	nop
 800d610:	20000090 	.word	0x20000090

0800d614 <_kill_r>:
 800d614:	b538      	push	{r3, r4, r5, lr}
 800d616:	4d07      	ldr	r5, [pc, #28]	@ (800d634 <_kill_r+0x20>)
 800d618:	2300      	movs	r3, #0
 800d61a:	4604      	mov	r4, r0
 800d61c:	4608      	mov	r0, r1
 800d61e:	4611      	mov	r1, r2
 800d620:	602b      	str	r3, [r5, #0]
 800d622:	f7f5 fccb 	bl	8002fbc <_kill>
 800d626:	1c43      	adds	r3, r0, #1
 800d628:	d102      	bne.n	800d630 <_kill_r+0x1c>
 800d62a:	682b      	ldr	r3, [r5, #0]
 800d62c:	b103      	cbz	r3, 800d630 <_kill_r+0x1c>
 800d62e:	6023      	str	r3, [r4, #0]
 800d630:	bd38      	pop	{r3, r4, r5, pc}
 800d632:	bf00      	nop
 800d634:	200005f8 	.word	0x200005f8

0800d638 <_getpid_r>:
 800d638:	f7f5 bcb8 	b.w	8002fac <_getpid>

0800d63c <_malloc_usable_size_r>:
 800d63c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d640:	1f18      	subs	r0, r3, #4
 800d642:	2b00      	cmp	r3, #0
 800d644:	bfbc      	itt	lt
 800d646:	580b      	ldrlt	r3, [r1, r0]
 800d648:	18c0      	addlt	r0, r0, r3
 800d64a:	4770      	bx	lr

0800d64c <fmaxf>:
 800d64c:	b508      	push	{r3, lr}
 800d64e:	ed2d 8b02 	vpush	{d8}
 800d652:	eeb0 8a40 	vmov.f32	s16, s0
 800d656:	eef0 8a60 	vmov.f32	s17, s1
 800d65a:	f000 f831 	bl	800d6c0 <__fpclassifyf>
 800d65e:	b930      	cbnz	r0, 800d66e <fmaxf+0x22>
 800d660:	eeb0 8a68 	vmov.f32	s16, s17
 800d664:	eeb0 0a48 	vmov.f32	s0, s16
 800d668:	ecbd 8b02 	vpop	{d8}
 800d66c:	bd08      	pop	{r3, pc}
 800d66e:	eeb0 0a68 	vmov.f32	s0, s17
 800d672:	f000 f825 	bl	800d6c0 <__fpclassifyf>
 800d676:	2800      	cmp	r0, #0
 800d678:	d0f4      	beq.n	800d664 <fmaxf+0x18>
 800d67a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d67e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d682:	dded      	ble.n	800d660 <fmaxf+0x14>
 800d684:	e7ee      	b.n	800d664 <fmaxf+0x18>

0800d686 <fminf>:
 800d686:	b508      	push	{r3, lr}
 800d688:	ed2d 8b02 	vpush	{d8}
 800d68c:	eeb0 8a40 	vmov.f32	s16, s0
 800d690:	eef0 8a60 	vmov.f32	s17, s1
 800d694:	f000 f814 	bl	800d6c0 <__fpclassifyf>
 800d698:	b930      	cbnz	r0, 800d6a8 <fminf+0x22>
 800d69a:	eeb0 8a68 	vmov.f32	s16, s17
 800d69e:	eeb0 0a48 	vmov.f32	s0, s16
 800d6a2:	ecbd 8b02 	vpop	{d8}
 800d6a6:	bd08      	pop	{r3, pc}
 800d6a8:	eeb0 0a68 	vmov.f32	s0, s17
 800d6ac:	f000 f808 	bl	800d6c0 <__fpclassifyf>
 800d6b0:	2800      	cmp	r0, #0
 800d6b2:	d0f4      	beq.n	800d69e <fminf+0x18>
 800d6b4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d6b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6bc:	d5ed      	bpl.n	800d69a <fminf+0x14>
 800d6be:	e7ee      	b.n	800d69e <fminf+0x18>

0800d6c0 <__fpclassifyf>:
 800d6c0:	ee10 3a10 	vmov	r3, s0
 800d6c4:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800d6c8:	d00d      	beq.n	800d6e6 <__fpclassifyf+0x26>
 800d6ca:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800d6ce:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800d6d2:	d30a      	bcc.n	800d6ea <__fpclassifyf+0x2a>
 800d6d4:	4b07      	ldr	r3, [pc, #28]	@ (800d6f4 <__fpclassifyf+0x34>)
 800d6d6:	1e42      	subs	r2, r0, #1
 800d6d8:	429a      	cmp	r2, r3
 800d6da:	d908      	bls.n	800d6ee <__fpclassifyf+0x2e>
 800d6dc:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800d6e0:	4258      	negs	r0, r3
 800d6e2:	4158      	adcs	r0, r3
 800d6e4:	4770      	bx	lr
 800d6e6:	2002      	movs	r0, #2
 800d6e8:	4770      	bx	lr
 800d6ea:	2004      	movs	r0, #4
 800d6ec:	4770      	bx	lr
 800d6ee:	2003      	movs	r0, #3
 800d6f0:	4770      	bx	lr
 800d6f2:	bf00      	nop
 800d6f4:	007ffffe 	.word	0x007ffffe

0800d6f8 <_gettimeofday>:
 800d6f8:	4b02      	ldr	r3, [pc, #8]	@ (800d704 <_gettimeofday+0xc>)
 800d6fa:	2258      	movs	r2, #88	@ 0x58
 800d6fc:	601a      	str	r2, [r3, #0]
 800d6fe:	f04f 30ff 	mov.w	r0, #4294967295
 800d702:	4770      	bx	lr
 800d704:	200005f8 	.word	0x200005f8

0800d708 <_init>:
 800d708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d70a:	bf00      	nop
 800d70c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d70e:	bc08      	pop	{r3}
 800d710:	469e      	mov	lr, r3
 800d712:	4770      	bx	lr

0800d714 <_fini>:
 800d714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d716:	bf00      	nop
 800d718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d71a:	bc08      	pop	{r3}
 800d71c:	469e      	mov	lr, r3
 800d71e:	4770      	bx	lr
