# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do edge_detector_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/ailr16/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/ailr16/fpga-training/verilog/edge_detector {/home/ailr16/fpga-training/verilog/edge_detector/edge_detector.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:17:57 on Aug 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ailr16/fpga-training/verilog/edge_detector" /home/ailr16/fpga-training/verilog/edge_detector/edge_detector.v 
# -- Compiling module edge_detector
# -- Compiling module freq_divider
# 
# Top level modules:
# 	edge_detector
# End time: 13:17:57 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/ailr16/fpga-training/verilog/edge_detector {/home/ailr16/fpga-training/verilog/edge_detector/edge_detector_testbench.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:17:57 on Aug 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ailr16/fpga-training/verilog/edge_detector" /home/ailr16/fpga-training/verilog/edge_detector/edge_detector_testbench.v 
# -- Compiling module edge_detector_testbench
# 
# Top level modules:
# 	edge_detector_testbench
# End time: 13:17:57 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  edge_detector_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" edge_detector_testbench 
# Start time: 13:17:58 on Aug 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.edge_detector_testbench(fast)
# Loading work.edge_detector(fast)
# Loading work.freq_divider(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 13:18:18 on Aug 23,2023, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
