{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 14:29:15 2011 " "Info: Processing started: Mon May 16 14:29:15 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg4bit -c reg4bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reg4bit -c reg4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1bit-arq_reg1bit " "Info: Found design unit 1: reg1bit-arq_reg1bit" {  } { { "reg1bit.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/CD2_reg4bit/reg1bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Info: Found entity 1: reg1bit" {  } { { "reg1bit.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/CD2_reg4bit/reg1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bit-arq_reg4bit " "Info: Found design unit 1: reg4bit-arq_reg4bit" {  } { { "reg4bit.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/CD2_reg4bit/reg4bit.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg4bit " "Info: Found entity 1: reg4bit" {  } { { "reg4bit.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/CD2_reg4bit/reg4bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "d std_logic reg4bit.vhd(21) " "Error (10476): VHDL error at reg4bit.vhd(21): type of identifier \"d\" does not agree with its usage as \"std_logic\" type" {  } { { "reg4bit.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/CD2_reg4bit/reg4bit.vhd" 21 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "q std_logic reg4bit.vhd(21) " "Error (10476): VHDL error at reg4bit.vhd(21): type of identifier \"q\" does not agree with its usage as \"std_logic\" type" {  } { { "reg4bit.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/CD2_reg4bit/reg4bit.vhd" 21 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out q reg4bit.vhd(21) " "Error (10558): VHDL error at reg4bit.vhd(21): cannot associate formal port \"q\" of mode \"out\" with an expression" {  } { { "reg4bit.vhd" "" { Text "D:/UFPEL/Circuitos Digitais 2/Projetos/CD2_reg4bit/reg4bit.vhd" 21 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Error: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 16 14:29:17 2011 " "Error: Processing ended: Mon May 16 14:29:17 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
