xst -intstyle ise -ifn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.xst" -ofn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.syr" 
xst -intstyle ise -ifn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.xst" -ofn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.syr" 
xst -intstyle ise -ifn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.xst" -ofn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.syr" 
xst -intstyle ise -ifn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.xst" -ofn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.syr" 
xst -intstyle ise -ifn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.xst" -ofn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.syr" 
xst -intstyle ise -ifn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.xst" -ofn "/home/udagawa/projects/FPGA/ISE/kadai/T_ROT_7SEG.syr" 
