INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/OneDrive/Desktop/Reti_logiche/RL_progetto/test_prova_finale/test_prova_finale.srcs/sim_1/new/tb_example2023.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
