// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

module PEG_Xvec_PEG_Xvec_Pipeline_computation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_aXvec_din,
        fifo_aXvec_full_n,
        fifo_aXvec_write,
        start_32_3,
        end_32,
        fifo_A_s_dout,
        fifo_A_s_empty_n,
        fifo_A_s_read,
        local_X_address0,
        local_X_ce0,
        local_X_q0,
        local_X_address1,
        local_X_ce1,
        local_X_q1,
        local_X_1_address0,
        local_X_1_ce0,
        local_X_1_q0,
        local_X_1_address1,
        local_X_1_ce1,
        local_X_1_q1,
        local_X_2_address0,
        local_X_2_ce0,
        local_X_2_q0,
        local_X_2_address1,
        local_X_2_ce1,
        local_X_2_q1,
        local_X_3_address0,
        local_X_3_ce0,
        local_X_3_q0,
        local_X_3_address1,
        local_X_3_ce1,
        local_X_3_q1,
        local_X_4_address0,
        local_X_4_ce0,
        local_X_4_q0,
        local_X_4_address1,
        local_X_4_ce1,
        local_X_4_q1,
        local_X_5_address0,
        local_X_5_ce0,
        local_X_5_q0,
        local_X_5_address1,
        local_X_5_ce1,
        local_X_5_q1,
        local_X_6_address0,
        local_X_6_ce0,
        local_X_6_q0,
        local_X_6_address1,
        local_X_6_ce1,
        local_X_6_q1,
        local_X_7_address0,
        local_X_7_ce0,
        local_X_7_q0,
        local_X_7_address1,
        local_X_7_ce1,
        local_X_7_q1,
        local_X_8_address0,
        local_X_8_ce0,
        local_X_8_q0,
        local_X_8_address1,
        local_X_8_ce1,
        local_X_8_q1,
        local_X_9_address0,
        local_X_9_ce0,
        local_X_9_q0,
        local_X_9_address1,
        local_X_9_ce1,
        local_X_9_q1,
        local_X_10_address0,
        local_X_10_ce0,
        local_X_10_q0,
        local_X_10_address1,
        local_X_10_ce1,
        local_X_10_q1,
        local_X_11_address0,
        local_X_11_ce0,
        local_X_11_q0,
        local_X_11_address1,
        local_X_11_ce1,
        local_X_11_q1,
        local_X_12_address0,
        local_X_12_ce0,
        local_X_12_q0,
        local_X_12_address1,
        local_X_12_ce1,
        local_X_12_q1,
        local_X_13_address0,
        local_X_13_ce0,
        local_X_13_q0,
        local_X_13_address1,
        local_X_13_ce1,
        local_X_13_q1,
        local_X_14_address0,
        local_X_14_ce0,
        local_X_14_q0,
        local_X_14_address1,
        local_X_14_ce1,
        local_X_14_q1,
        local_X_15_address0,
        local_X_15_ce0,
        local_X_15_q0,
        local_X_15_address1,
        local_X_15_ce1,
        local_X_15_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [656:0] fifo_aXvec_din;
input   fifo_aXvec_full_n;
output   fifo_aXvec_write;
input  [31:0] start_32_3;
input  [31:0] end_32;
input  [512:0] fifo_A_s_dout;
input   fifo_A_s_empty_n;
output   fifo_A_s_read;
output  [9:0] local_X_address0;
output   local_X_ce0;
input  [63:0] local_X_q0;
output  [9:0] local_X_address1;
output   local_X_ce1;
input  [63:0] local_X_q1;
output  [9:0] local_X_1_address0;
output   local_X_1_ce0;
input  [63:0] local_X_1_q0;
output  [9:0] local_X_1_address1;
output   local_X_1_ce1;
input  [63:0] local_X_1_q1;
output  [9:0] local_X_2_address0;
output   local_X_2_ce0;
input  [63:0] local_X_2_q0;
output  [9:0] local_X_2_address1;
output   local_X_2_ce1;
input  [63:0] local_X_2_q1;
output  [9:0] local_X_3_address0;
output   local_X_3_ce0;
input  [63:0] local_X_3_q0;
output  [9:0] local_X_3_address1;
output   local_X_3_ce1;
input  [63:0] local_X_3_q1;
output  [9:0] local_X_4_address0;
output   local_X_4_ce0;
input  [63:0] local_X_4_q0;
output  [9:0] local_X_4_address1;
output   local_X_4_ce1;
input  [63:0] local_X_4_q1;
output  [9:0] local_X_5_address0;
output   local_X_5_ce0;
input  [63:0] local_X_5_q0;
output  [9:0] local_X_5_address1;
output   local_X_5_ce1;
input  [63:0] local_X_5_q1;
output  [9:0] local_X_6_address0;
output   local_X_6_ce0;
input  [63:0] local_X_6_q0;
output  [9:0] local_X_6_address1;
output   local_X_6_ce1;
input  [63:0] local_X_6_q1;
output  [9:0] local_X_7_address0;
output   local_X_7_ce0;
input  [63:0] local_X_7_q0;
output  [9:0] local_X_7_address1;
output   local_X_7_ce1;
input  [63:0] local_X_7_q1;
output  [9:0] local_X_8_address0;
output   local_X_8_ce0;
input  [63:0] local_X_8_q0;
output  [9:0] local_X_8_address1;
output   local_X_8_ce1;
input  [63:0] local_X_8_q1;
output  [9:0] local_X_9_address0;
output   local_X_9_ce0;
input  [63:0] local_X_9_q0;
output  [9:0] local_X_9_address1;
output   local_X_9_ce1;
input  [63:0] local_X_9_q1;
output  [9:0] local_X_10_address0;
output   local_X_10_ce0;
input  [63:0] local_X_10_q0;
output  [9:0] local_X_10_address1;
output   local_X_10_ce1;
input  [63:0] local_X_10_q1;
output  [9:0] local_X_11_address0;
output   local_X_11_ce0;
input  [63:0] local_X_11_q0;
output  [9:0] local_X_11_address1;
output   local_X_11_ce1;
input  [63:0] local_X_11_q1;
output  [9:0] local_X_12_address0;
output   local_X_12_ce0;
input  [63:0] local_X_12_q0;
output  [9:0] local_X_12_address1;
output   local_X_12_ce1;
input  [63:0] local_X_12_q1;
output  [9:0] local_X_13_address0;
output   local_X_13_ce0;
input  [63:0] local_X_13_q0;
output  [9:0] local_X_13_address1;
output   local_X_13_ce1;
input  [63:0] local_X_13_q1;
output  [9:0] local_X_14_address0;
output   local_X_14_ce0;
input  [63:0] local_X_14_q0;
output  [9:0] local_X_14_address1;
output   local_X_14_ce1;
input  [63:0] local_X_14_q1;
output  [9:0] local_X_15_address0;
output   local_X_15_ce0;
input  [63:0] local_X_15_q0;
output  [9:0] local_X_15_address1;
output   local_X_15_ce1;
input  [63:0] local_X_15_q1;

reg ap_idle;
reg fifo_aXvec_write;
reg fifo_A_s_read;
reg local_X_ce0;
reg local_X_ce1;
reg local_X_1_ce0;
reg local_X_1_ce1;
reg local_X_2_ce0;
reg local_X_2_ce1;
reg local_X_3_ce0;
reg local_X_3_ce1;
reg local_X_4_ce0;
reg local_X_4_ce1;
reg local_X_5_ce0;
reg local_X_5_ce1;
reg local_X_6_ce0;
reg local_X_6_ce1;
reg local_X_7_ce0;
reg local_X_7_ce1;
reg local_X_8_ce0;
reg local_X_8_ce1;
reg local_X_9_ce0;
reg local_X_9_ce1;
reg local_X_10_ce0;
reg local_X_10_ce1;
reg local_X_11_ce0;
reg local_X_11_ce1;
reg local_X_12_ce0;
reg local_X_12_ce1;
reg local_X_13_ce0;
reg local_X_13_ce1;
reg local_X_14_ce0;
reg local_X_14_ce1;
reg local_X_15_ce0;
reg local_X_15_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
reg   [0:0] tmp_s_reg_1552;
reg   [0:0] tmp_s_reg_1552_pp0_iter9_reg;
reg    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln362_fu_762_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    fifo_aXvec_blk_n;
wire    ap_block_pp0_stage0;
reg   [127:0] reg_750;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_s_reg_1552_pp0_iter8_reg;
reg   [0:0] p_Result_4_reg_1682;
reg   [0:0] p_Result_4_reg_1682_pp0_iter8_reg;
wire   [0:0] tmp_s_nbreadreq_fu_264_p3;
reg   [0:0] tmp_s_reg_1552_pp0_iter1_reg;
reg   [0:0] tmp_s_reg_1552_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_1552_pp0_iter3_reg;
reg   [0:0] tmp_s_reg_1552_pp0_iter4_reg;
reg   [0:0] tmp_s_reg_1552_pp0_iter5_reg;
reg   [0:0] tmp_s_reg_1552_pp0_iter6_reg;
reg   [0:0] tmp_s_reg_1552_pp0_iter7_reg;
reg   [512:0] p_s_reg_1556;
reg   [512:0] p_s_reg_1556_pp0_iter1_reg;
reg   [512:0] p_s_reg_1556_pp0_iter2_reg;
reg   [512:0] p_s_reg_1556_pp0_iter3_reg;
reg   [512:0] p_s_reg_1556_pp0_iter4_reg;
reg   [512:0] p_s_reg_1556_pp0_iter5_reg;
reg   [512:0] p_s_reg_1556_pp0_iter6_reg;
reg   [512:0] p_s_reg_1556_pp0_iter7_reg;
reg   [512:0] p_s_reg_1556_pp0_iter8_reg;
reg   [17:0] a_row_V_reg_1562;
reg   [17:0] a_row_V_reg_1562_pp0_iter1_reg;
reg   [17:0] a_row_V_reg_1562_pp0_iter2_reg;
reg   [17:0] a_row_V_reg_1562_pp0_iter3_reg;
reg   [17:0] a_row_V_reg_1562_pp0_iter4_reg;
reg   [17:0] a_row_V_reg_1562_pp0_iter5_reg;
reg   [17:0] a_row_V_reg_1562_pp0_iter6_reg;
reg   [17:0] a_row_V_reg_1562_pp0_iter7_reg;
reg   [17:0] a_row_V_reg_1562_pp0_iter8_reg;
reg   [17:0] a_row_V_reg_1562_pp0_iter9_reg;
wire   [31:0] a_val_V_fu_782_p1;
reg   [31:0] a_val_V_reg_1567;
reg   [9:0] lshr_ln_reg_1572;
reg   [1:0] trunc_ln1_reg_1577;
reg   [1:0] trunc_ln1_reg_1577_pp0_iter1_reg;
reg   [17:0] a_row_V_1_reg_1582;
reg   [17:0] a_row_V_1_reg_1582_pp0_iter1_reg;
reg   [17:0] a_row_V_1_reg_1582_pp0_iter2_reg;
reg   [17:0] a_row_V_1_reg_1582_pp0_iter3_reg;
reg   [17:0] a_row_V_1_reg_1582_pp0_iter4_reg;
reg   [17:0] a_row_V_1_reg_1582_pp0_iter5_reg;
reg   [17:0] a_row_V_1_reg_1582_pp0_iter6_reg;
reg   [17:0] a_row_V_1_reg_1582_pp0_iter7_reg;
reg   [17:0] a_row_V_1_reg_1582_pp0_iter8_reg;
reg   [17:0] a_row_V_1_reg_1582_pp0_iter9_reg;
reg   [31:0] a_val_V_1_reg_1587;
reg   [9:0] lshr_ln377_1_reg_1592;
reg   [1:0] trunc_ln377_1_reg_1597;
reg   [1:0] trunc_ln377_1_reg_1597_pp0_iter1_reg;
reg   [17:0] a_row_V_2_reg_1602;
reg   [17:0] a_row_V_2_reg_1602_pp0_iter1_reg;
reg   [17:0] a_row_V_2_reg_1602_pp0_iter2_reg;
reg   [17:0] a_row_V_2_reg_1602_pp0_iter3_reg;
reg   [17:0] a_row_V_2_reg_1602_pp0_iter4_reg;
reg   [17:0] a_row_V_2_reg_1602_pp0_iter5_reg;
reg   [17:0] a_row_V_2_reg_1602_pp0_iter6_reg;
reg   [17:0] a_row_V_2_reg_1602_pp0_iter7_reg;
reg   [17:0] a_row_V_2_reg_1602_pp0_iter8_reg;
reg   [17:0] a_row_V_2_reg_1602_pp0_iter9_reg;
reg   [31:0] a_val_V_2_reg_1607;
reg   [9:0] lshr_ln377_2_reg_1612;
reg   [1:0] trunc_ln377_2_reg_1617;
reg   [1:0] trunc_ln377_2_reg_1617_pp0_iter1_reg;
reg   [17:0] a_row_V_3_reg_1622;
reg   [17:0] a_row_V_3_reg_1622_pp0_iter1_reg;
reg   [17:0] a_row_V_3_reg_1622_pp0_iter2_reg;
reg   [17:0] a_row_V_3_reg_1622_pp0_iter3_reg;
reg   [17:0] a_row_V_3_reg_1622_pp0_iter4_reg;
reg   [17:0] a_row_V_3_reg_1622_pp0_iter5_reg;
reg   [17:0] a_row_V_3_reg_1622_pp0_iter6_reg;
reg   [17:0] a_row_V_3_reg_1622_pp0_iter7_reg;
reg   [17:0] a_row_V_3_reg_1622_pp0_iter8_reg;
reg   [17:0] a_row_V_3_reg_1622_pp0_iter9_reg;
reg   [31:0] a_val_V_3_reg_1627;
reg   [0:0] p_Result_2_reg_1632;
reg   [0:0] p_Result_2_reg_1632_pp0_iter1_reg;
reg   [0:0] p_Result_2_reg_1632_pp0_iter2_reg;
reg   [0:0] p_Result_2_reg_1632_pp0_iter3_reg;
reg   [0:0] p_Result_2_reg_1632_pp0_iter4_reg;
reg   [0:0] p_Result_2_reg_1632_pp0_iter5_reg;
reg   [0:0] p_Result_2_reg_1632_pp0_iter6_reg;
reg   [0:0] p_Result_2_reg_1632_pp0_iter7_reg;
reg   [0:0] p_Result_2_reg_1632_pp0_iter8_reg;
reg   [9:0] lshr_ln377_3_reg_1637;
reg   [1:0] trunc_ln377_3_reg_1642;
reg   [1:0] trunc_ln377_3_reg_1642_pp0_iter1_reg;
reg   [17:0] a_row_V_4_reg_1647;
reg   [17:0] a_row_V_4_reg_1647_pp0_iter1_reg;
reg   [17:0] a_row_V_4_reg_1647_pp0_iter2_reg;
reg   [17:0] a_row_V_4_reg_1647_pp0_iter3_reg;
reg   [17:0] a_row_V_4_reg_1647_pp0_iter4_reg;
reg   [17:0] a_row_V_4_reg_1647_pp0_iter5_reg;
reg   [17:0] a_row_V_4_reg_1647_pp0_iter6_reg;
reg   [17:0] a_row_V_4_reg_1647_pp0_iter7_reg;
reg   [17:0] a_row_V_4_reg_1647_pp0_iter8_reg;
reg   [17:0] a_row_V_4_reg_1647_pp0_iter9_reg;
reg   [31:0] a_val_V_4_reg_1652;
reg   [0:0] p_Result_3_reg_1657;
reg   [0:0] p_Result_3_reg_1657_pp0_iter1_reg;
reg   [0:0] p_Result_3_reg_1657_pp0_iter2_reg;
reg   [0:0] p_Result_3_reg_1657_pp0_iter3_reg;
reg   [0:0] p_Result_3_reg_1657_pp0_iter4_reg;
reg   [0:0] p_Result_3_reg_1657_pp0_iter5_reg;
reg   [0:0] p_Result_3_reg_1657_pp0_iter6_reg;
reg   [0:0] p_Result_3_reg_1657_pp0_iter7_reg;
reg   [0:0] p_Result_3_reg_1657_pp0_iter8_reg;
reg   [9:0] lshr_ln377_4_reg_1662;
reg   [1:0] trunc_ln377_4_reg_1667;
reg   [1:0] trunc_ln377_4_reg_1667_pp0_iter1_reg;
reg   [17:0] a_row_V_5_reg_1672;
reg   [17:0] a_row_V_5_reg_1672_pp0_iter1_reg;
reg   [17:0] a_row_V_5_reg_1672_pp0_iter2_reg;
reg   [17:0] a_row_V_5_reg_1672_pp0_iter3_reg;
reg   [17:0] a_row_V_5_reg_1672_pp0_iter4_reg;
reg   [17:0] a_row_V_5_reg_1672_pp0_iter5_reg;
reg   [17:0] a_row_V_5_reg_1672_pp0_iter6_reg;
reg   [17:0] a_row_V_5_reg_1672_pp0_iter7_reg;
reg   [17:0] a_row_V_5_reg_1672_pp0_iter8_reg;
reg   [17:0] a_row_V_5_reg_1672_pp0_iter9_reg;
reg   [31:0] a_val_V_5_reg_1677;
reg   [31:0] a_val_V_5_reg_1677_pp0_iter1_reg;
reg   [0:0] p_Result_4_reg_1682_pp0_iter1_reg;
reg   [0:0] p_Result_4_reg_1682_pp0_iter2_reg;
reg   [0:0] p_Result_4_reg_1682_pp0_iter3_reg;
reg   [0:0] p_Result_4_reg_1682_pp0_iter4_reg;
reg   [0:0] p_Result_4_reg_1682_pp0_iter5_reg;
reg   [0:0] p_Result_4_reg_1682_pp0_iter6_reg;
reg   [0:0] p_Result_4_reg_1682_pp0_iter7_reg;
reg   [0:0] p_Result_4_reg_1682_pp0_iter9_reg;
reg   [9:0] lshr_ln377_5_reg_1687;
reg   [9:0] lshr_ln377_5_reg_1687_pp0_iter1_reg;
reg   [1:0] trunc_ln377_5_reg_1692;
reg   [1:0] trunc_ln377_5_reg_1692_pp0_iter1_reg;
reg   [1:0] trunc_ln377_5_reg_1692_pp0_iter2_reg;
reg   [17:0] a_row_V_6_reg_1697;
reg   [17:0] a_row_V_6_reg_1697_pp0_iter1_reg;
reg   [17:0] a_row_V_6_reg_1697_pp0_iter2_reg;
reg   [17:0] a_row_V_6_reg_1697_pp0_iter3_reg;
reg   [17:0] a_row_V_6_reg_1697_pp0_iter4_reg;
reg   [17:0] a_row_V_6_reg_1697_pp0_iter5_reg;
reg   [17:0] a_row_V_6_reg_1697_pp0_iter6_reg;
reg   [17:0] a_row_V_6_reg_1697_pp0_iter7_reg;
reg   [17:0] a_row_V_6_reg_1697_pp0_iter8_reg;
reg   [17:0] a_row_V_6_reg_1697_pp0_iter9_reg;
reg   [31:0] a_val_V_6_reg_1702;
reg   [31:0] a_val_V_6_reg_1702_pp0_iter1_reg;
reg   [0:0] p_Result_5_reg_1707;
reg   [0:0] p_Result_5_reg_1707_pp0_iter1_reg;
reg   [0:0] p_Result_5_reg_1707_pp0_iter2_reg;
reg   [0:0] p_Result_5_reg_1707_pp0_iter3_reg;
reg   [0:0] p_Result_5_reg_1707_pp0_iter4_reg;
reg   [0:0] p_Result_5_reg_1707_pp0_iter5_reg;
reg   [0:0] p_Result_5_reg_1707_pp0_iter6_reg;
reg   [0:0] p_Result_5_reg_1707_pp0_iter7_reg;
reg   [0:0] p_Result_5_reg_1707_pp0_iter8_reg;
reg   [0:0] p_Result_5_reg_1707_pp0_iter9_reg;
reg   [9:0] lshr_ln377_6_reg_1712;
reg   [9:0] lshr_ln377_6_reg_1712_pp0_iter1_reg;
reg   [1:0] trunc_ln377_6_reg_1717;
reg   [1:0] trunc_ln377_6_reg_1717_pp0_iter1_reg;
reg   [1:0] trunc_ln377_6_reg_1717_pp0_iter2_reg;
reg   [17:0] a_row_V_7_reg_1722;
reg   [17:0] a_row_V_7_reg_1722_pp0_iter1_reg;
reg   [17:0] a_row_V_7_reg_1722_pp0_iter2_reg;
reg   [17:0] a_row_V_7_reg_1722_pp0_iter3_reg;
reg   [17:0] a_row_V_7_reg_1722_pp0_iter4_reg;
reg   [17:0] a_row_V_7_reg_1722_pp0_iter5_reg;
reg   [17:0] a_row_V_7_reg_1722_pp0_iter6_reg;
reg   [17:0] a_row_V_7_reg_1722_pp0_iter7_reg;
reg   [17:0] a_row_V_7_reg_1722_pp0_iter8_reg;
reg   [17:0] a_row_V_7_reg_1722_pp0_iter9_reg;
reg   [31:0] a_val_V_7_reg_1727;
reg   [31:0] a_val_V_7_reg_1727_pp0_iter1_reg;
reg   [0:0] p_Result_6_reg_1732;
reg   [0:0] p_Result_6_reg_1732_pp0_iter1_reg;
reg   [0:0] p_Result_6_reg_1732_pp0_iter2_reg;
reg   [0:0] p_Result_6_reg_1732_pp0_iter3_reg;
reg   [0:0] p_Result_6_reg_1732_pp0_iter4_reg;
reg   [0:0] p_Result_6_reg_1732_pp0_iter5_reg;
reg   [0:0] p_Result_6_reg_1732_pp0_iter6_reg;
reg   [0:0] p_Result_6_reg_1732_pp0_iter7_reg;
reg   [0:0] p_Result_6_reg_1732_pp0_iter8_reg;
reg   [0:0] p_Result_6_reg_1732_pp0_iter9_reg;
reg   [9:0] lshr_ln377_7_reg_1737;
reg   [9:0] lshr_ln377_7_reg_1737_pp0_iter1_reg;
reg   [1:0] trunc_ln377_7_reg_1742;
reg   [1:0] trunc_ln377_7_reg_1742_pp0_iter1_reg;
reg   [1:0] trunc_ln377_7_reg_1742_pp0_iter2_reg;
wire   [63:0] grp_fu_685_p1;
reg   [63:0] a_val_f64_reg_1872;
wire   [63:0] tmp_5_fu_1192_p6;
reg   [63:0] tmp_5_reg_1877;
wire   [63:0] grp_fu_688_p1;
reg   [63:0] a_val_f64_1_reg_1882;
wire   [63:0] tmp_6_fu_1205_p6;
reg   [63:0] tmp_6_reg_1887;
wire   [63:0] grp_fu_691_p1;
reg   [63:0] a_val_f64_2_reg_1892;
wire   [63:0] tmp_7_fu_1218_p6;
reg   [63:0] tmp_7_reg_1897;
wire   [63:0] grp_fu_694_p1;
reg   [63:0] a_val_f64_3_reg_1902;
wire   [63:0] tmp_8_fu_1231_p6;
reg   [63:0] tmp_8_reg_1907;
wire   [63:0] grp_fu_697_p1;
reg   [63:0] a_val_f64_4_reg_1912;
wire   [63:0] tmp_12_fu_1244_p6;
reg   [63:0] tmp_12_reg_1917;
wire   [63:0] grp_fu_700_p1;
reg   [63:0] a_val_f64_5_reg_1997;
wire   [63:0] tmp_13_fu_1290_p6;
reg   [63:0] tmp_13_reg_2002;
wire   [63:0] grp_fu_703_p1;
reg   [63:0] a_val_f64_6_reg_2007;
wire   [63:0] tmp_14_fu_1303_p6;
reg   [63:0] tmp_14_reg_2012;
wire   [63:0] grp_fu_706_p1;
reg   [63:0] a_val_f64_7_reg_2017;
wire   [63:0] tmp_15_fu_1316_p6;
reg   [63:0] tmp_15_reg_2022;
wire   [63:0] grp_fu_709_p2;
reg   [63:0] mul1_reg_2027;
wire   [63:0] grp_fu_713_p2;
reg   [63:0] mul100_1_reg_2032;
wire   [63:0] grp_fu_717_p2;
reg   [63:0] mul100_2_reg_2037;
wire   [63:0] grp_fu_721_p2;
reg   [63:0] mul100_3_reg_2042;
wire   [63:0] grp_fu_725_p2;
reg   [63:0] mul100_4_reg_2047;
wire   [63:0] bitcast_ln377_fu_1329_p1;
reg   [63:0] bitcast_ln377_reg_2052;
reg   [63:0] tmp_11_reg_2057;
wire   [63:0] select_ln779_3_fu_1440_p3;
reg   [63:0] select_ln779_3_reg_2063;
wire   [63:0] grp_fu_729_p2;
reg   [63:0] mul100_5_reg_2069;
wire   [63:0] grp_fu_733_p2;
reg   [63:0] mul100_6_reg_2074;
wire   [63:0] grp_fu_737_p2;
reg   [63:0] mul100_7_reg_2079;
wire   [63:0] zext_ln377_fu_1141_p1;
wire   [63:0] zext_ln377_1_fu_1152_p1;
wire   [63:0] zext_ln377_2_fu_1163_p1;
wire   [63:0] zext_ln377_3_fu_1174_p1;
wire   [63:0] zext_ln377_4_fu_1185_p1;
wire   [63:0] zext_ln377_5_fu_1261_p1;
wire   [63:0] zext_ln377_6_fu_1272_p1;
wire   [63:0] zext_ln377_7_fu_1283_p1;
reg   [31:0] j_fu_248;
wire   [31:0] j_4_fu_1126_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_j_3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_685_p0;
wire   [31:0] grp_fu_688_p0;
wire   [31:0] grp_fu_691_p0;
wire   [31:0] grp_fu_694_p0;
wire   [31:0] grp_fu_697_p0;
wire   [31:0] grp_fu_700_p0;
wire   [31:0] grp_fu_703_p0;
wire   [31:0] grp_fu_706_p0;
wire   [191:0] or_ln779_fu_1420_p2;
wire   [63:0] bitcast_ln377_1_fu_1339_p1;
wire   [0:0] p_Result_s_fu_1332_p3;
wire   [127:0] shl_ln1_fu_1342_p3;
wire   [63:0] bitcast_ln377_3_fu_1368_p1;
wire   [255:0] shl_ln377_2_fu_1371_p3;
wire   [0:0] p_Result_1_fu_1358_p3;
wire   [63:0] bitcast_ln377_2_fu_1365_p1;
wire   [63:0] select_ln779_2_fu_1386_p3;
wire   [127:0] select_ln779_fu_1350_p3;
wire   [255:0] select_ln779_1_fu_1379_p3;
wire   [127:0] tmp_9_fu_1402_p4;
wire   [191:0] tmp_10_fu_1412_p3;
wire   [191:0] tmp8_fu_1394_p3;
wire   [63:0] bitcast_ln377_4_fu_1437_p1;
wire   [255:0] tmp_1_fu_1456_p4;
wire   [63:0] bitcast_ln377_5_fu_1447_p1;
wire   [319:0] zext_ln151_1_fu_1464_p1;
wire   [319:0] tmp_3_fu_1468_p5;
wire   [319:0] select_ln779_4_fu_1478_p3;
wire   [63:0] bitcast_ln377_6_fu_1450_p1;
wire   [383:0] zext_ln151_2_fu_1485_p1;
wire   [383:0] tmp_4_fu_1489_p3;
wire   [383:0] select_ln779_5_fu_1497_p3;
wire   [63:0] bitcast_ln377_7_fu_1453_p1;
wire   [447:0] zext_ln151_fu_1504_p1;
wire   [447:0] tmp_16_fu_1508_p3;
wire   [447:0] select_ln779_6_fu_1516_p3;
reg    grp_fu_685_ce;
reg    grp_fu_688_ce;
reg    grp_fu_691_ce;
reg    grp_fu_694_ce;
reg    grp_fu_697_ce;
reg    grp_fu_700_ce;
reg    grp_fu_703_ce;
reg    grp_fu_706_ce;
reg    grp_fu_709_ce;
reg    grp_fu_713_ce;
reg    grp_fu_717_ce;
reg    grp_fu_721_ce;
reg    grp_fu_725_ce;
reg    grp_fu_729_ce;
reg    grp_fu_733_ce;
reg    grp_fu_737_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1603;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_done_reg = 1'b0;
end

PEG_Xvec_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_685_p0),
    .ce(grp_fu_685_ce),
    .dout(grp_fu_685_p1)
);

PEG_Xvec_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_688_p0),
    .ce(grp_fu_688_ce),
    .dout(grp_fu_688_p1)
);

PEG_Xvec_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_691_p0),
    .ce(grp_fu_691_ce),
    .dout(grp_fu_691_p1)
);

PEG_Xvec_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_694_p0),
    .ce(grp_fu_694_ce),
    .dout(grp_fu_694_p1)
);

PEG_Xvec_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_697_p0),
    .ce(grp_fu_697_ce),
    .dout(grp_fu_697_p1)
);

PEG_Xvec_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_700_p0),
    .ce(grp_fu_700_ce),
    .dout(grp_fu_700_p1)
);

PEG_Xvec_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_703_p0),
    .ce(grp_fu_703_ce),
    .dout(grp_fu_703_p1)
);

PEG_Xvec_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_706_p0),
    .ce(grp_fu_706_ce),
    .dout(grp_fu_706_p1)
);

PEG_Xvec_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_val_f64_reg_1872),
    .din1(tmp_5_reg_1877),
    .ce(grp_fu_709_ce),
    .dout(grp_fu_709_p2)
);

PEG_Xvec_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_val_f64_1_reg_1882),
    .din1(tmp_6_reg_1887),
    .ce(grp_fu_713_ce),
    .dout(grp_fu_713_p2)
);

PEG_Xvec_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_val_f64_2_reg_1892),
    .din1(tmp_7_reg_1897),
    .ce(grp_fu_717_ce),
    .dout(grp_fu_717_p2)
);

PEG_Xvec_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_val_f64_3_reg_1902),
    .din1(tmp_8_reg_1907),
    .ce(grp_fu_721_ce),
    .dout(grp_fu_721_p2)
);

PEG_Xvec_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_val_f64_4_reg_1912),
    .din1(tmp_12_reg_1917),
    .ce(grp_fu_725_ce),
    .dout(grp_fu_725_p2)
);

PEG_Xvec_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_val_f64_5_reg_1997),
    .din1(tmp_13_reg_2002),
    .ce(grp_fu_729_ce),
    .dout(grp_fu_729_p2)
);

PEG_Xvec_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_val_f64_6_reg_2007),
    .din1(tmp_14_reg_2012),
    .ce(grp_fu_733_ce),
    .dout(grp_fu_733_p2)
);

PEG_Xvec_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_val_f64_7_reg_2017),
    .din1(tmp_15_reg_2022),
    .ce(grp_fu_737_ce),
    .dout(grp_fu_737_p2)
);

PEG_Xvec_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U36(
    .din0(local_X_q1),
    .din1(local_X_1_q1),
    .din2(local_X_2_q1),
    .din3(local_X_3_q1),
    .din4(trunc_ln1_reg_1577_pp0_iter1_reg),
    .dout(tmp_5_fu_1192_p6)
);

PEG_Xvec_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U37(
    .din0(local_X_q0),
    .din1(local_X_1_q0),
    .din2(local_X_2_q0),
    .din3(local_X_3_q0),
    .din4(trunc_ln377_1_reg_1597_pp0_iter1_reg),
    .dout(tmp_6_fu_1205_p6)
);

PEG_Xvec_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U38(
    .din0(local_X_4_q1),
    .din1(local_X_5_q1),
    .din2(local_X_6_q1),
    .din3(local_X_7_q1),
    .din4(trunc_ln377_2_reg_1617_pp0_iter1_reg),
    .dout(tmp_7_fu_1218_p6)
);

PEG_Xvec_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U39(
    .din0(local_X_4_q0),
    .din1(local_X_5_q0),
    .din2(local_X_6_q0),
    .din3(local_X_7_q0),
    .din4(trunc_ln377_3_reg_1642_pp0_iter1_reg),
    .dout(tmp_8_fu_1231_p6)
);

PEG_Xvec_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U40(
    .din0(local_X_8_q1),
    .din1(local_X_9_q1),
    .din2(local_X_10_q1),
    .din3(local_X_11_q1),
    .din4(trunc_ln377_4_reg_1667_pp0_iter1_reg),
    .dout(tmp_12_fu_1244_p6)
);

PEG_Xvec_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U41(
    .din0(local_X_8_q0),
    .din1(local_X_9_q0),
    .din2(local_X_10_q0),
    .din3(local_X_11_q0),
    .din4(trunc_ln377_5_reg_1692_pp0_iter2_reg),
    .dout(tmp_13_fu_1290_p6)
);

PEG_Xvec_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U42(
    .din0(local_X_12_q1),
    .din1(local_X_13_q1),
    .din2(local_X_14_q1),
    .din3(local_X_15_q1),
    .din4(trunc_ln377_6_reg_1717_pp0_iter2_reg),
    .dout(tmp_14_fu_1303_p6)
);

PEG_Xvec_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U43(
    .din0(local_X_12_q0),
    .din1(local_X_13_q0),
    .din2(local_X_14_q0),
    .din3(local_X_15_q0),
    .din4(trunc_ln377_7_reg_1742_pp0_iter2_reg),
    .dout(tmp_15_fu_1316_p6)
);

PEG_Xvec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_1603)) begin
            j_fu_248 <= j_4_fu_1126_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_248 <= start_32_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln362_fu_762_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_nbreadreq_fu_264_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_V_1_reg_1582 <= {{fifo_A_s_dout[113:96]}};
        a_row_V_2_reg_1602 <= {{fifo_A_s_dout[177:160]}};
        a_row_V_3_reg_1622 <= {{fifo_A_s_dout[241:224]}};
        a_row_V_4_reg_1647 <= {{fifo_A_s_dout[305:288]}};
        a_row_V_5_reg_1672 <= {{fifo_A_s_dout[369:352]}};
        a_row_V_6_reg_1697 <= {{fifo_A_s_dout[433:416]}};
        a_row_V_7_reg_1722 <= {{fifo_A_s_dout[497:480]}};
        a_row_V_reg_1562 <= {{fifo_A_s_dout[49:32]}};
        a_val_V_1_reg_1587 <= {{fifo_A_s_dout[95:64]}};
        a_val_V_2_reg_1607 <= {{fifo_A_s_dout[159:128]}};
        a_val_V_3_reg_1627 <= {{fifo_A_s_dout[223:192]}};
        a_val_V_4_reg_1652 <= {{fifo_A_s_dout[287:256]}};
        a_val_V_5_reg_1677 <= {{fifo_A_s_dout[351:320]}};
        a_val_V_6_reg_1702 <= {{fifo_A_s_dout[415:384]}};
        a_val_V_7_reg_1727 <= {{fifo_A_s_dout[479:448]}};
        a_val_V_reg_1567 <= a_val_V_fu_782_p1;
        lshr_ln377_1_reg_1592 <= {{fifo_A_s_dout[125:116]}};
        lshr_ln377_2_reg_1612 <= {{fifo_A_s_dout[189:180]}};
        lshr_ln377_3_reg_1637 <= {{fifo_A_s_dout[253:244]}};
        lshr_ln377_4_reg_1662 <= {{fifo_A_s_dout[317:308]}};
        lshr_ln377_5_reg_1687 <= {{fifo_A_s_dout[381:372]}};
        lshr_ln377_6_reg_1712 <= {{fifo_A_s_dout[445:436]}};
        lshr_ln377_7_reg_1737 <= {{fifo_A_s_dout[509:500]}};
        lshr_ln_reg_1572 <= {{fifo_A_s_dout[61:52]}};
        p_Result_2_reg_1632 <= fifo_A_s_dout[32'd241];
        p_Result_3_reg_1657 <= fifo_A_s_dout[32'd305];
        p_Result_4_reg_1682 <= fifo_A_s_dout[32'd369];
        p_Result_5_reg_1707 <= fifo_A_s_dout[32'd433];
        p_Result_6_reg_1732 <= fifo_A_s_dout[32'd497];
        p_s_reg_1556 <= fifo_A_s_dout;
        trunc_ln1_reg_1577 <= {{fifo_A_s_dout[51:50]}};
        trunc_ln377_1_reg_1597 <= {{fifo_A_s_dout[115:114]}};
        trunc_ln377_2_reg_1617 <= {{fifo_A_s_dout[179:178]}};
        trunc_ln377_3_reg_1642 <= {{fifo_A_s_dout[243:242]}};
        trunc_ln377_4_reg_1667 <= {{fifo_A_s_dout[307:306]}};
        trunc_ln377_5_reg_1692 <= {{fifo_A_s_dout[371:370]}};
        trunc_ln377_6_reg_1717 <= {{fifo_A_s_dout[435:434]}};
        trunc_ln377_7_reg_1742 <= {{fifo_A_s_dout[499:498]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_V_1_reg_1582_pp0_iter1_reg <= a_row_V_1_reg_1582;
        a_row_V_2_reg_1602_pp0_iter1_reg <= a_row_V_2_reg_1602;
        a_row_V_3_reg_1622_pp0_iter1_reg <= a_row_V_3_reg_1622;
        a_row_V_4_reg_1647_pp0_iter1_reg <= a_row_V_4_reg_1647;
        a_row_V_5_reg_1672_pp0_iter1_reg <= a_row_V_5_reg_1672;
        a_row_V_6_reg_1697_pp0_iter1_reg <= a_row_V_6_reg_1697;
        a_row_V_7_reg_1722_pp0_iter1_reg <= a_row_V_7_reg_1722;
        a_row_V_reg_1562_pp0_iter1_reg <= a_row_V_reg_1562;
        a_val_V_5_reg_1677_pp0_iter1_reg <= a_val_V_5_reg_1677;
        a_val_V_6_reg_1702_pp0_iter1_reg <= a_val_V_6_reg_1702;
        a_val_V_7_reg_1727_pp0_iter1_reg <= a_val_V_7_reg_1727;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        lshr_ln377_5_reg_1687_pp0_iter1_reg <= lshr_ln377_5_reg_1687;
        lshr_ln377_6_reg_1712_pp0_iter1_reg <= lshr_ln377_6_reg_1712;
        lshr_ln377_7_reg_1737_pp0_iter1_reg <= lshr_ln377_7_reg_1737;
        p_Result_2_reg_1632_pp0_iter1_reg <= p_Result_2_reg_1632;
        p_Result_3_reg_1657_pp0_iter1_reg <= p_Result_3_reg_1657;
        p_Result_4_reg_1682_pp0_iter1_reg <= p_Result_4_reg_1682;
        p_Result_5_reg_1707_pp0_iter1_reg <= p_Result_5_reg_1707;
        p_Result_6_reg_1732_pp0_iter1_reg <= p_Result_6_reg_1732;
        p_s_reg_1556_pp0_iter1_reg <= p_s_reg_1556;
        tmp_s_reg_1552_pp0_iter1_reg <= tmp_s_reg_1552;
        trunc_ln1_reg_1577_pp0_iter1_reg <= trunc_ln1_reg_1577;
        trunc_ln377_1_reg_1597_pp0_iter1_reg <= trunc_ln377_1_reg_1597;
        trunc_ln377_2_reg_1617_pp0_iter1_reg <= trunc_ln377_2_reg_1617;
        trunc_ln377_3_reg_1642_pp0_iter1_reg <= trunc_ln377_3_reg_1642;
        trunc_ln377_4_reg_1667_pp0_iter1_reg <= trunc_ln377_4_reg_1667;
        trunc_ln377_5_reg_1692_pp0_iter1_reg <= trunc_ln377_5_reg_1692;
        trunc_ln377_6_reg_1717_pp0_iter1_reg <= trunc_ln377_6_reg_1717;
        trunc_ln377_7_reg_1742_pp0_iter1_reg <= trunc_ln377_7_reg_1742;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a_row_V_1_reg_1582_pp0_iter2_reg <= a_row_V_1_reg_1582_pp0_iter1_reg;
        a_row_V_1_reg_1582_pp0_iter3_reg <= a_row_V_1_reg_1582_pp0_iter2_reg;
        a_row_V_1_reg_1582_pp0_iter4_reg <= a_row_V_1_reg_1582_pp0_iter3_reg;
        a_row_V_1_reg_1582_pp0_iter5_reg <= a_row_V_1_reg_1582_pp0_iter4_reg;
        a_row_V_1_reg_1582_pp0_iter6_reg <= a_row_V_1_reg_1582_pp0_iter5_reg;
        a_row_V_1_reg_1582_pp0_iter7_reg <= a_row_V_1_reg_1582_pp0_iter6_reg;
        a_row_V_1_reg_1582_pp0_iter8_reg <= a_row_V_1_reg_1582_pp0_iter7_reg;
        a_row_V_1_reg_1582_pp0_iter9_reg <= a_row_V_1_reg_1582_pp0_iter8_reg;
        a_row_V_2_reg_1602_pp0_iter2_reg <= a_row_V_2_reg_1602_pp0_iter1_reg;
        a_row_V_2_reg_1602_pp0_iter3_reg <= a_row_V_2_reg_1602_pp0_iter2_reg;
        a_row_V_2_reg_1602_pp0_iter4_reg <= a_row_V_2_reg_1602_pp0_iter3_reg;
        a_row_V_2_reg_1602_pp0_iter5_reg <= a_row_V_2_reg_1602_pp0_iter4_reg;
        a_row_V_2_reg_1602_pp0_iter6_reg <= a_row_V_2_reg_1602_pp0_iter5_reg;
        a_row_V_2_reg_1602_pp0_iter7_reg <= a_row_V_2_reg_1602_pp0_iter6_reg;
        a_row_V_2_reg_1602_pp0_iter8_reg <= a_row_V_2_reg_1602_pp0_iter7_reg;
        a_row_V_2_reg_1602_pp0_iter9_reg <= a_row_V_2_reg_1602_pp0_iter8_reg;
        a_row_V_3_reg_1622_pp0_iter2_reg <= a_row_V_3_reg_1622_pp0_iter1_reg;
        a_row_V_3_reg_1622_pp0_iter3_reg <= a_row_V_3_reg_1622_pp0_iter2_reg;
        a_row_V_3_reg_1622_pp0_iter4_reg <= a_row_V_3_reg_1622_pp0_iter3_reg;
        a_row_V_3_reg_1622_pp0_iter5_reg <= a_row_V_3_reg_1622_pp0_iter4_reg;
        a_row_V_3_reg_1622_pp0_iter6_reg <= a_row_V_3_reg_1622_pp0_iter5_reg;
        a_row_V_3_reg_1622_pp0_iter7_reg <= a_row_V_3_reg_1622_pp0_iter6_reg;
        a_row_V_3_reg_1622_pp0_iter8_reg <= a_row_V_3_reg_1622_pp0_iter7_reg;
        a_row_V_3_reg_1622_pp0_iter9_reg <= a_row_V_3_reg_1622_pp0_iter8_reg;
        a_row_V_4_reg_1647_pp0_iter2_reg <= a_row_V_4_reg_1647_pp0_iter1_reg;
        a_row_V_4_reg_1647_pp0_iter3_reg <= a_row_V_4_reg_1647_pp0_iter2_reg;
        a_row_V_4_reg_1647_pp0_iter4_reg <= a_row_V_4_reg_1647_pp0_iter3_reg;
        a_row_V_4_reg_1647_pp0_iter5_reg <= a_row_V_4_reg_1647_pp0_iter4_reg;
        a_row_V_4_reg_1647_pp0_iter6_reg <= a_row_V_4_reg_1647_pp0_iter5_reg;
        a_row_V_4_reg_1647_pp0_iter7_reg <= a_row_V_4_reg_1647_pp0_iter6_reg;
        a_row_V_4_reg_1647_pp0_iter8_reg <= a_row_V_4_reg_1647_pp0_iter7_reg;
        a_row_V_4_reg_1647_pp0_iter9_reg <= a_row_V_4_reg_1647_pp0_iter8_reg;
        a_row_V_5_reg_1672_pp0_iter2_reg <= a_row_V_5_reg_1672_pp0_iter1_reg;
        a_row_V_5_reg_1672_pp0_iter3_reg <= a_row_V_5_reg_1672_pp0_iter2_reg;
        a_row_V_5_reg_1672_pp0_iter4_reg <= a_row_V_5_reg_1672_pp0_iter3_reg;
        a_row_V_5_reg_1672_pp0_iter5_reg <= a_row_V_5_reg_1672_pp0_iter4_reg;
        a_row_V_5_reg_1672_pp0_iter6_reg <= a_row_V_5_reg_1672_pp0_iter5_reg;
        a_row_V_5_reg_1672_pp0_iter7_reg <= a_row_V_5_reg_1672_pp0_iter6_reg;
        a_row_V_5_reg_1672_pp0_iter8_reg <= a_row_V_5_reg_1672_pp0_iter7_reg;
        a_row_V_5_reg_1672_pp0_iter9_reg <= a_row_V_5_reg_1672_pp0_iter8_reg;
        a_row_V_6_reg_1697_pp0_iter2_reg <= a_row_V_6_reg_1697_pp0_iter1_reg;
        a_row_V_6_reg_1697_pp0_iter3_reg <= a_row_V_6_reg_1697_pp0_iter2_reg;
        a_row_V_6_reg_1697_pp0_iter4_reg <= a_row_V_6_reg_1697_pp0_iter3_reg;
        a_row_V_6_reg_1697_pp0_iter5_reg <= a_row_V_6_reg_1697_pp0_iter4_reg;
        a_row_V_6_reg_1697_pp0_iter6_reg <= a_row_V_6_reg_1697_pp0_iter5_reg;
        a_row_V_6_reg_1697_pp0_iter7_reg <= a_row_V_6_reg_1697_pp0_iter6_reg;
        a_row_V_6_reg_1697_pp0_iter8_reg <= a_row_V_6_reg_1697_pp0_iter7_reg;
        a_row_V_6_reg_1697_pp0_iter9_reg <= a_row_V_6_reg_1697_pp0_iter8_reg;
        a_row_V_7_reg_1722_pp0_iter2_reg <= a_row_V_7_reg_1722_pp0_iter1_reg;
        a_row_V_7_reg_1722_pp0_iter3_reg <= a_row_V_7_reg_1722_pp0_iter2_reg;
        a_row_V_7_reg_1722_pp0_iter4_reg <= a_row_V_7_reg_1722_pp0_iter3_reg;
        a_row_V_7_reg_1722_pp0_iter5_reg <= a_row_V_7_reg_1722_pp0_iter4_reg;
        a_row_V_7_reg_1722_pp0_iter6_reg <= a_row_V_7_reg_1722_pp0_iter5_reg;
        a_row_V_7_reg_1722_pp0_iter7_reg <= a_row_V_7_reg_1722_pp0_iter6_reg;
        a_row_V_7_reg_1722_pp0_iter8_reg <= a_row_V_7_reg_1722_pp0_iter7_reg;
        a_row_V_7_reg_1722_pp0_iter9_reg <= a_row_V_7_reg_1722_pp0_iter8_reg;
        a_row_V_reg_1562_pp0_iter2_reg <= a_row_V_reg_1562_pp0_iter1_reg;
        a_row_V_reg_1562_pp0_iter3_reg <= a_row_V_reg_1562_pp0_iter2_reg;
        a_row_V_reg_1562_pp0_iter4_reg <= a_row_V_reg_1562_pp0_iter3_reg;
        a_row_V_reg_1562_pp0_iter5_reg <= a_row_V_reg_1562_pp0_iter4_reg;
        a_row_V_reg_1562_pp0_iter6_reg <= a_row_V_reg_1562_pp0_iter5_reg;
        a_row_V_reg_1562_pp0_iter7_reg <= a_row_V_reg_1562_pp0_iter6_reg;
        a_row_V_reg_1562_pp0_iter8_reg <= a_row_V_reg_1562_pp0_iter7_reg;
        a_row_V_reg_1562_pp0_iter9_reg <= a_row_V_reg_1562_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        p_Result_2_reg_1632_pp0_iter2_reg <= p_Result_2_reg_1632_pp0_iter1_reg;
        p_Result_2_reg_1632_pp0_iter3_reg <= p_Result_2_reg_1632_pp0_iter2_reg;
        p_Result_2_reg_1632_pp0_iter4_reg <= p_Result_2_reg_1632_pp0_iter3_reg;
        p_Result_2_reg_1632_pp0_iter5_reg <= p_Result_2_reg_1632_pp0_iter4_reg;
        p_Result_2_reg_1632_pp0_iter6_reg <= p_Result_2_reg_1632_pp0_iter5_reg;
        p_Result_2_reg_1632_pp0_iter7_reg <= p_Result_2_reg_1632_pp0_iter6_reg;
        p_Result_2_reg_1632_pp0_iter8_reg <= p_Result_2_reg_1632_pp0_iter7_reg;
        p_Result_3_reg_1657_pp0_iter2_reg <= p_Result_3_reg_1657_pp0_iter1_reg;
        p_Result_3_reg_1657_pp0_iter3_reg <= p_Result_3_reg_1657_pp0_iter2_reg;
        p_Result_3_reg_1657_pp0_iter4_reg <= p_Result_3_reg_1657_pp0_iter3_reg;
        p_Result_3_reg_1657_pp0_iter5_reg <= p_Result_3_reg_1657_pp0_iter4_reg;
        p_Result_3_reg_1657_pp0_iter6_reg <= p_Result_3_reg_1657_pp0_iter5_reg;
        p_Result_3_reg_1657_pp0_iter7_reg <= p_Result_3_reg_1657_pp0_iter6_reg;
        p_Result_3_reg_1657_pp0_iter8_reg <= p_Result_3_reg_1657_pp0_iter7_reg;
        p_Result_4_reg_1682_pp0_iter2_reg <= p_Result_4_reg_1682_pp0_iter1_reg;
        p_Result_4_reg_1682_pp0_iter3_reg <= p_Result_4_reg_1682_pp0_iter2_reg;
        p_Result_4_reg_1682_pp0_iter4_reg <= p_Result_4_reg_1682_pp0_iter3_reg;
        p_Result_4_reg_1682_pp0_iter5_reg <= p_Result_4_reg_1682_pp0_iter4_reg;
        p_Result_4_reg_1682_pp0_iter6_reg <= p_Result_4_reg_1682_pp0_iter5_reg;
        p_Result_4_reg_1682_pp0_iter7_reg <= p_Result_4_reg_1682_pp0_iter6_reg;
        p_Result_4_reg_1682_pp0_iter8_reg <= p_Result_4_reg_1682_pp0_iter7_reg;
        p_Result_4_reg_1682_pp0_iter9_reg <= p_Result_4_reg_1682_pp0_iter8_reg;
        p_Result_5_reg_1707_pp0_iter2_reg <= p_Result_5_reg_1707_pp0_iter1_reg;
        p_Result_5_reg_1707_pp0_iter3_reg <= p_Result_5_reg_1707_pp0_iter2_reg;
        p_Result_5_reg_1707_pp0_iter4_reg <= p_Result_5_reg_1707_pp0_iter3_reg;
        p_Result_5_reg_1707_pp0_iter5_reg <= p_Result_5_reg_1707_pp0_iter4_reg;
        p_Result_5_reg_1707_pp0_iter6_reg <= p_Result_5_reg_1707_pp0_iter5_reg;
        p_Result_5_reg_1707_pp0_iter7_reg <= p_Result_5_reg_1707_pp0_iter6_reg;
        p_Result_5_reg_1707_pp0_iter8_reg <= p_Result_5_reg_1707_pp0_iter7_reg;
        p_Result_5_reg_1707_pp0_iter9_reg <= p_Result_5_reg_1707_pp0_iter8_reg;
        p_Result_6_reg_1732_pp0_iter2_reg <= p_Result_6_reg_1732_pp0_iter1_reg;
        p_Result_6_reg_1732_pp0_iter3_reg <= p_Result_6_reg_1732_pp0_iter2_reg;
        p_Result_6_reg_1732_pp0_iter4_reg <= p_Result_6_reg_1732_pp0_iter3_reg;
        p_Result_6_reg_1732_pp0_iter5_reg <= p_Result_6_reg_1732_pp0_iter4_reg;
        p_Result_6_reg_1732_pp0_iter6_reg <= p_Result_6_reg_1732_pp0_iter5_reg;
        p_Result_6_reg_1732_pp0_iter7_reg <= p_Result_6_reg_1732_pp0_iter6_reg;
        p_Result_6_reg_1732_pp0_iter8_reg <= p_Result_6_reg_1732_pp0_iter7_reg;
        p_Result_6_reg_1732_pp0_iter9_reg <= p_Result_6_reg_1732_pp0_iter8_reg;
        p_s_reg_1556_pp0_iter2_reg <= p_s_reg_1556_pp0_iter1_reg;
        p_s_reg_1556_pp0_iter3_reg <= p_s_reg_1556_pp0_iter2_reg;
        p_s_reg_1556_pp0_iter4_reg <= p_s_reg_1556_pp0_iter3_reg;
        p_s_reg_1556_pp0_iter5_reg <= p_s_reg_1556_pp0_iter4_reg;
        p_s_reg_1556_pp0_iter6_reg <= p_s_reg_1556_pp0_iter5_reg;
        p_s_reg_1556_pp0_iter7_reg <= p_s_reg_1556_pp0_iter6_reg;
        p_s_reg_1556_pp0_iter8_reg <= p_s_reg_1556_pp0_iter7_reg;
        tmp_s_reg_1552_pp0_iter2_reg <= tmp_s_reg_1552_pp0_iter1_reg;
        tmp_s_reg_1552_pp0_iter3_reg <= tmp_s_reg_1552_pp0_iter2_reg;
        tmp_s_reg_1552_pp0_iter4_reg <= tmp_s_reg_1552_pp0_iter3_reg;
        tmp_s_reg_1552_pp0_iter5_reg <= tmp_s_reg_1552_pp0_iter4_reg;
        tmp_s_reg_1552_pp0_iter6_reg <= tmp_s_reg_1552_pp0_iter5_reg;
        tmp_s_reg_1552_pp0_iter7_reg <= tmp_s_reg_1552_pp0_iter6_reg;
        tmp_s_reg_1552_pp0_iter8_reg <= tmp_s_reg_1552_pp0_iter7_reg;
        tmp_s_reg_1552_pp0_iter9_reg <= tmp_s_reg_1552_pp0_iter8_reg;
        trunc_ln377_5_reg_1692_pp0_iter2_reg <= trunc_ln377_5_reg_1692_pp0_iter1_reg;
        trunc_ln377_6_reg_1717_pp0_iter2_reg <= trunc_ln377_6_reg_1717_pp0_iter1_reg;
        trunc_ln377_7_reg_1742_pp0_iter2_reg <= trunc_ln377_7_reg_1742_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1552_pp0_iter1_reg == 1'd1))) begin
        a_val_f64_1_reg_1882 <= grp_fu_688_p1;
        a_val_f64_2_reg_1892 <= grp_fu_691_p1;
        a_val_f64_reg_1872 <= grp_fu_685_p1;
        tmp_5_reg_1877 <= tmp_5_fu_1192_p6;
        tmp_6_reg_1887 <= tmp_6_fu_1205_p6;
        tmp_7_reg_1897 <= tmp_7_fu_1218_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_2_reg_1632_pp0_iter1_reg == 1'd0) & (tmp_s_reg_1552_pp0_iter1_reg == 1'd1))) begin
        a_val_f64_3_reg_1902 <= grp_fu_694_p1;
        tmp_8_reg_1907 <= tmp_8_fu_1231_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_3_reg_1657_pp0_iter1_reg == 1'd0) & (tmp_s_reg_1552_pp0_iter1_reg == 1'd1))) begin
        a_val_f64_4_reg_1912 <= grp_fu_697_p1;
        tmp_12_reg_1917 <= tmp_12_fu_1244_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_4_reg_1682_pp0_iter2_reg == 1'd0) & (tmp_s_reg_1552_pp0_iter2_reg == 1'd1))) begin
        a_val_f64_5_reg_1997 <= grp_fu_700_p1;
        tmp_13_reg_2002 <= tmp_13_fu_1290_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_5_reg_1707_pp0_iter2_reg == 1'd0) & (tmp_s_reg_1552_pp0_iter2_reg == 1'd1))) begin
        a_val_f64_6_reg_2007 <= grp_fu_703_p1;
        tmp_14_reg_2012 <= tmp_14_fu_1303_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_6_reg_1732_pp0_iter2_reg == 1'd0) & (tmp_s_reg_1552_pp0_iter2_reg == 1'd1))) begin
        a_val_f64_7_reg_2017 <= grp_fu_706_p1;
        tmp_15_reg_2022 <= tmp_15_fu_1316_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1552_pp0_iter8_reg == 1'd1))) begin
        bitcast_ln377_reg_2052 <= bitcast_ln377_fu_1329_p1;
        select_ln779_3_reg_2063 <= select_ln779_3_fu_1440_p3;
        tmp_11_reg_2057 <= {{select_ln779_1_fu_1379_p3[255:192]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1552_pp0_iter7_reg == 1'd1))) begin
        mul100_1_reg_2032 <= grp_fu_713_p2;
        mul100_2_reg_2037 <= grp_fu_717_p2;
        mul1_reg_2027 <= grp_fu_709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_2_reg_1632_pp0_iter7_reg == 1'd0) & (tmp_s_reg_1552_pp0_iter7_reg == 1'd1))) begin
        mul100_3_reg_2042 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_3_reg_1657_pp0_iter7_reg == 1'd0) & (tmp_s_reg_1552_pp0_iter7_reg == 1'd1))) begin
        mul100_4_reg_2047 <= grp_fu_725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_4_reg_1682_pp0_iter8_reg == 1'd0) & (tmp_s_reg_1552_pp0_iter8_reg == 1'd1))) begin
        mul100_5_reg_2069 <= grp_fu_729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_5_reg_1707_pp0_iter8_reg == 1'd0) & (tmp_s_reg_1552_pp0_iter8_reg == 1'd1))) begin
        mul100_6_reg_2074 <= grp_fu_733_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_6_reg_1732_pp0_iter8_reg == 1'd0) & (tmp_s_reg_1552_pp0_iter8_reg == 1'd1))) begin
        mul100_7_reg_2079 <= grp_fu_737_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (p_Result_4_reg_1682_pp0_iter8_reg == 1'd0) & (tmp_s_reg_1552_pp0_iter8_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (p_Result_4_reg_1682_pp0_iter8_reg == 1'd1) & (tmp_s_reg_1552_pp0_iter8_reg == 1'd1)))) begin
        reg_750 <= {{or_ln779_fu_1420_p2[191:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln362_fu_762_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_1552 <= tmp_s_nbreadreq_fu_264_p3;
    end
end

always @ (*) begin
    if (((icmp_ln362_fu_762_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_3 = start_32_3;
    end else begin
        ap_sig_allocacmp_j_3 = j_fu_248;
    end
end

always @ (*) begin
    if (((fifo_A_s_empty_n == 1'b1) & (icmp_ln362_fu_762_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_nbreadreq_fu_264_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_A_s_read = 1'b1;
    end else begin
        fifo_A_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_s_reg_1552_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        fifo_aXvec_blk_n = fifo_aXvec_full_n;
    end else begin
        fifo_aXvec_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1552_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        fifo_aXvec_write = 1'b1;
    end else begin
        fifo_aXvec_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_685_ce = 1'b1;
    end else begin
        grp_fu_685_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_688_ce = 1'b1;
    end else begin
        grp_fu_688_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_691_ce = 1'b1;
    end else begin
        grp_fu_691_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_694_ce = 1'b1;
    end else begin
        grp_fu_694_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_697_ce = 1'b1;
    end else begin
        grp_fu_697_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_700_ce = 1'b1;
    end else begin
        grp_fu_700_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_703_ce = 1'b1;
    end else begin
        grp_fu_703_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_706_ce = 1'b1;
    end else begin
        grp_fu_706_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_709_ce = 1'b1;
    end else begin
        grp_fu_709_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_713_ce = 1'b1;
    end else begin
        grp_fu_713_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_717_ce = 1'b1;
    end else begin
        grp_fu_717_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_721_ce = 1'b1;
    end else begin
        grp_fu_721_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_725_ce = 1'b1;
    end else begin
        grp_fu_725_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_729_ce = 1'b1;
    end else begin
        grp_fu_729_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_733_ce = 1'b1;
    end else begin
        grp_fu_733_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_737_ce = 1'b1;
    end else begin
        grp_fu_737_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_10_ce0 = 1'b1;
    end else begin
        local_X_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_10_ce1 = 1'b1;
    end else begin
        local_X_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_11_ce0 = 1'b1;
    end else begin
        local_X_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_11_ce1 = 1'b1;
    end else begin
        local_X_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_12_ce0 = 1'b1;
    end else begin
        local_X_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_12_ce1 = 1'b1;
    end else begin
        local_X_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_13_ce0 = 1'b1;
    end else begin
        local_X_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_13_ce1 = 1'b1;
    end else begin
        local_X_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_14_ce0 = 1'b1;
    end else begin
        local_X_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_14_ce1 = 1'b1;
    end else begin
        local_X_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_15_ce0 = 1'b1;
    end else begin
        local_X_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_15_ce1 = 1'b1;
    end else begin
        local_X_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_1_ce0 = 1'b1;
    end else begin
        local_X_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_1_ce1 = 1'b1;
    end else begin
        local_X_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_2_ce0 = 1'b1;
    end else begin
        local_X_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_2_ce1 = 1'b1;
    end else begin
        local_X_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_3_ce0 = 1'b1;
    end else begin
        local_X_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_3_ce1 = 1'b1;
    end else begin
        local_X_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_4_ce0 = 1'b1;
    end else begin
        local_X_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_4_ce1 = 1'b1;
    end else begin
        local_X_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_5_ce0 = 1'b1;
    end else begin
        local_X_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_5_ce1 = 1'b1;
    end else begin
        local_X_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_6_ce0 = 1'b1;
    end else begin
        local_X_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_6_ce1 = 1'b1;
    end else begin
        local_X_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_7_ce0 = 1'b1;
    end else begin
        local_X_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_7_ce1 = 1'b1;
    end else begin
        local_X_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_8_ce0 = 1'b1;
    end else begin
        local_X_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_8_ce1 = 1'b1;
    end else begin
        local_X_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_X_9_ce0 = 1'b1;
    end else begin
        local_X_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_9_ce1 = 1'b1;
    end else begin
        local_X_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_ce0 = 1'b1;
    end else begin
        local_X_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_X_ce1 = 1'b1;
    end else begin
        local_X_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_val_V_fu_782_p1 = fifo_A_s_dout[31:0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((tmp_s_reg_1552_pp0_iter9_reg == 1'd1) & (fifo_aXvec_full_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((tmp_s_reg_1552_pp0_iter9_reg == 1'd1) & (fifo_aXvec_full_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((tmp_s_reg_1552_pp0_iter9_reg == 1'd1) & (fifo_aXvec_full_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10 = ((tmp_s_reg_1552_pp0_iter9_reg == 1'd1) & (fifo_aXvec_full_n == 1'b0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1603 = ((icmp_ln362_fu_762_p2 == 1'd1) & (tmp_s_nbreadreq_fu_264_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln377_1_fu_1339_p1 = mul100_1_reg_2032;

assign bitcast_ln377_2_fu_1365_p1 = mul100_2_reg_2037;

assign bitcast_ln377_3_fu_1368_p1 = mul100_3_reg_2042;

assign bitcast_ln377_4_fu_1437_p1 = mul100_4_reg_2047;

assign bitcast_ln377_5_fu_1447_p1 = mul100_5_reg_2069;

assign bitcast_ln377_6_fu_1450_p1 = mul100_6_reg_2074;

assign bitcast_ln377_7_fu_1453_p1 = mul100_7_reg_2079;

assign bitcast_ln377_fu_1329_p1 = mul1_reg_2027;

assign fifo_aXvec_din = {{{{{{{{{{{{{{{{{{{{1'd0}, {select_ln779_6_fu_1516_p3}}}, {bitcast_ln377_reg_2052}}}, {a_row_V_7_reg_1722_pp0_iter9_reg}}}, {a_row_V_6_reg_1697_pp0_iter9_reg}}}, {a_row_V_5_reg_1672_pp0_iter9_reg}}}, {a_row_V_4_reg_1647_pp0_iter9_reg}}}, {a_row_V_3_reg_1622_pp0_iter9_reg}}}, {a_row_V_2_reg_1602_pp0_iter9_reg}}}, {a_row_V_1_reg_1582_pp0_iter9_reg}}}, {a_row_V_reg_1562_pp0_iter9_reg}};

assign grp_fu_685_p0 = a_val_V_reg_1567;

assign grp_fu_688_p0 = a_val_V_1_reg_1587;

assign grp_fu_691_p0 = a_val_V_2_reg_1607;

assign grp_fu_694_p0 = a_val_V_3_reg_1627;

assign grp_fu_697_p0 = a_val_V_4_reg_1652;

assign grp_fu_700_p0 = a_val_V_5_reg_1677_pp0_iter1_reg;

assign grp_fu_703_p0 = a_val_V_6_reg_1702_pp0_iter1_reg;

assign grp_fu_706_p0 = a_val_V_7_reg_1727_pp0_iter1_reg;

assign icmp_ln362_fu_762_p2 = (($signed(ap_sig_allocacmp_j_3) < $signed(end_32)) ? 1'b1 : 1'b0);

assign j_4_fu_1126_p2 = (ap_sig_allocacmp_j_3 + 32'd1);

assign local_X_10_address0 = zext_ln377_5_fu_1261_p1;

assign local_X_10_address1 = zext_ln377_4_fu_1185_p1;

assign local_X_11_address0 = zext_ln377_5_fu_1261_p1;

assign local_X_11_address1 = zext_ln377_4_fu_1185_p1;

assign local_X_12_address0 = zext_ln377_7_fu_1283_p1;

assign local_X_12_address1 = zext_ln377_6_fu_1272_p1;

assign local_X_13_address0 = zext_ln377_7_fu_1283_p1;

assign local_X_13_address1 = zext_ln377_6_fu_1272_p1;

assign local_X_14_address0 = zext_ln377_7_fu_1283_p1;

assign local_X_14_address1 = zext_ln377_6_fu_1272_p1;

assign local_X_15_address0 = zext_ln377_7_fu_1283_p1;

assign local_X_15_address1 = zext_ln377_6_fu_1272_p1;

assign local_X_1_address0 = zext_ln377_1_fu_1152_p1;

assign local_X_1_address1 = zext_ln377_fu_1141_p1;

assign local_X_2_address0 = zext_ln377_1_fu_1152_p1;

assign local_X_2_address1 = zext_ln377_fu_1141_p1;

assign local_X_3_address0 = zext_ln377_1_fu_1152_p1;

assign local_X_3_address1 = zext_ln377_fu_1141_p1;

assign local_X_4_address0 = zext_ln377_3_fu_1174_p1;

assign local_X_4_address1 = zext_ln377_2_fu_1163_p1;

assign local_X_5_address0 = zext_ln377_3_fu_1174_p1;

assign local_X_5_address1 = zext_ln377_2_fu_1163_p1;

assign local_X_6_address0 = zext_ln377_3_fu_1174_p1;

assign local_X_6_address1 = zext_ln377_2_fu_1163_p1;

assign local_X_7_address0 = zext_ln377_3_fu_1174_p1;

assign local_X_7_address1 = zext_ln377_2_fu_1163_p1;

assign local_X_8_address0 = zext_ln377_5_fu_1261_p1;

assign local_X_8_address1 = zext_ln377_4_fu_1185_p1;

assign local_X_9_address0 = zext_ln377_5_fu_1261_p1;

assign local_X_9_address1 = zext_ln377_4_fu_1185_p1;

assign local_X_address0 = zext_ln377_1_fu_1152_p1;

assign local_X_address1 = zext_ln377_fu_1141_p1;

assign or_ln779_fu_1420_p2 = (tmp_10_fu_1412_p3 | tmp8_fu_1394_p3);

assign p_Result_1_fu_1358_p3 = p_s_reg_1556_pp0_iter8_reg[32'd177];

assign p_Result_s_fu_1332_p3 = p_s_reg_1556_pp0_iter8_reg[32'd113];

assign select_ln779_1_fu_1379_p3 = ((p_Result_2_reg_1632_pp0_iter8_reg[0:0] == 1'b1) ? 256'd0 : shl_ln377_2_fu_1371_p3);

assign select_ln779_2_fu_1386_p3 = ((p_Result_1_fu_1358_p3[0:0] == 1'b1) ? 64'd0 : bitcast_ln377_2_fu_1365_p1);

assign select_ln779_3_fu_1440_p3 = ((p_Result_3_reg_1657_pp0_iter8_reg[0:0] == 1'b1) ? 64'd0 : bitcast_ln377_4_fu_1437_p1);

assign select_ln779_4_fu_1478_p3 = ((p_Result_4_reg_1682_pp0_iter9_reg[0:0] == 1'b1) ? zext_ln151_1_fu_1464_p1 : tmp_3_fu_1468_p5);

assign select_ln779_5_fu_1497_p3 = ((p_Result_5_reg_1707_pp0_iter9_reg[0:0] == 1'b1) ? zext_ln151_2_fu_1485_p1 : tmp_4_fu_1489_p3);

assign select_ln779_6_fu_1516_p3 = ((p_Result_6_reg_1732_pp0_iter9_reg[0:0] == 1'b1) ? zext_ln151_fu_1504_p1 : tmp_16_fu_1508_p3);

assign select_ln779_fu_1350_p3 = ((p_Result_s_fu_1332_p3[0:0] == 1'b1) ? 128'd0 : shl_ln1_fu_1342_p3);

assign shl_ln1_fu_1342_p3 = {{bitcast_ln377_1_fu_1339_p1}, {64'd0}};

assign shl_ln377_2_fu_1371_p3 = {{bitcast_ln377_3_fu_1368_p1}, {192'd0}};

assign tmp8_fu_1394_p3 = {{select_ln779_2_fu_1386_p3}, {select_ln779_fu_1350_p3}};

assign tmp_10_fu_1412_p3 = {{tmp_9_fu_1402_p4}, {bitcast_ln377_fu_1329_p1}};

assign tmp_16_fu_1508_p3 = {{bitcast_ln377_7_fu_1453_p1}, {select_ln779_5_fu_1497_p3}};

assign tmp_1_fu_1456_p4 = {{{select_ln779_3_reg_2063}, {tmp_11_reg_2057}}, {reg_750}};

assign tmp_3_fu_1468_p5 = {{{{bitcast_ln377_5_fu_1447_p1}, {select_ln779_3_reg_2063}}, {tmp_11_reg_2057}}, {reg_750}};

assign tmp_4_fu_1489_p3 = {{bitcast_ln377_6_fu_1450_p1}, {select_ln779_4_fu_1478_p3}};

assign tmp_9_fu_1402_p4 = {{select_ln779_1_fu_1379_p3[191:64]}};

assign tmp_s_nbreadreq_fu_264_p3 = fifo_A_s_empty_n;

assign zext_ln151_1_fu_1464_p1 = tmp_1_fu_1456_p4;

assign zext_ln151_2_fu_1485_p1 = select_ln779_4_fu_1478_p3;

assign zext_ln151_fu_1504_p1 = select_ln779_5_fu_1497_p3;

assign zext_ln377_1_fu_1152_p1 = lshr_ln377_1_reg_1592;

assign zext_ln377_2_fu_1163_p1 = lshr_ln377_2_reg_1612;

assign zext_ln377_3_fu_1174_p1 = lshr_ln377_3_reg_1637;

assign zext_ln377_4_fu_1185_p1 = lshr_ln377_4_reg_1662;

assign zext_ln377_5_fu_1261_p1 = lshr_ln377_5_reg_1687_pp0_iter1_reg;

assign zext_ln377_6_fu_1272_p1 = lshr_ln377_6_reg_1712_pp0_iter1_reg;

assign zext_ln377_7_fu_1283_p1 = lshr_ln377_7_reg_1737_pp0_iter1_reg;

assign zext_ln377_fu_1141_p1 = lshr_ln_reg_1572;

endmodule //PEG_Xvec_PEG_Xvec_Pipeline_computation
