{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716128217204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716128217205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 22:16:57 2024 " "Processing started: Sun May 19 22:16:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716128217205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716128217205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map add -c add --generate_functional_sim_netlist " "Command: quartus_map add -c add --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716128217205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1716128217329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v5_1.v 1 1 " "Found 1 design units, including 1 entities, in source file v5_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 v5_1 " "Found entity 1: v5_1" {  } { { "v5_1.v" "" { Text "D:/code/git/ditgal/project/1/v5_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217352 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic why.v(25) " "Verilog HDL Declaration warning at why.v(25): \"logic\" is SystemVerilog-2005 keyword" {  } { { "why.v" "" { Text "D:/code/git/ditgal/project/1/why.v" 25 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1716128217375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "why.v 2 2 " "Found 2 design units, including 2 entities, in source file why.v" { { "Info" "ISGN_ENTITY_NAME" "1 why " "Found entity 1: why" {  } { { "why.v" "" { Text "D:/code/git/ditgal/project/1/why.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217376 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_clk " "Found entity 2: my_clk" {  } { { "why.v" "" { Text "D:/code/git/ditgal/project/1/why.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_5 " "Found entity 1: 4_5" {  } { { "4_5.bdf" "" { Schematic "D:/code/git/ditgal/project/1/4_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exa4_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exa4_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exa4_3-fwm " "Found design unit 1: exa4_3-fwm" {  } { { "exa4_3.vhd" "" { Text "D:/code/git/ditgal/project/1/exa4_3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217622 ""} { "Info" "ISGN_ENTITY_NAME" "1 exa4_3 " "Found entity 1: exa4_3" {  } { { "exa4_3.vhd" "" { Text "D:/code/git/ditgal/project/1/exa4_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exa4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exa4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exa4_1-fwm " "Found design unit 1: exa4_1-fwm" {  } { { "exa4_1.vhd" "" { Text "D:/code/git/ditgal/project/1/exa4_1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217624 ""} { "Info" "ISGN_ENTITY_NAME" "1 exa4_1 " "Found entity 1: exa4_1" {  } { { "exa4_1.vhd" "" { Text "D:/code/git/ditgal/project/1/exa4_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lec3_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lec3_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lec3_2 " "Found entity 1: Lec3_2" {  } { { "Lec3_2.bdf" "" { Schematic "D:/code/git/ditgal/project/1/Lec3_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3-3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3-3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3-3 " "Found entity 1: 3-3" {  } { { "3-3.bdf" "" { Schematic "D:/code/git/ditgal/project/1/3-3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2_3 " "Found entity 1: 2_3" {  } { { "2_3.bdf" "" { Schematic "D:/code/git/ditgal/project/1/2_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.bdf" "" { Schematic "D:/code/git/ditgal/project/1/add.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2_1 " "Found entity 1: 2_1" {  } { { "2_1.bdf" "" { Schematic "D:/code/git/ditgal/project/1/2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2_2 " "Found entity 1: 2_2" {  } { { "2_2.bdf" "" { Schematic "D:/code/git/ditgal/project/1/2_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "D:/code/git/ditgal/project/1/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217637 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "D:/code/git/ditgal/project/1/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_1 " "Found entity 1: 3_1" {  } { { "3_1.bdf" "" { Schematic "D:/code/git/ditgal/project/1/3_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_2 " "Found entity 1: 3_2" {  } { { "3_2.bdf" "" { Schematic "D:/code/git/ditgal/project/1/3_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3-2-0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3-2-0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3-2-0 " "Found entity 1: 3-2-0" {  } { { "3-2-0.bdf" "" { Schematic "D:/code/git/ditgal/project/1/3-2-0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exa4_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exa4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exa4_2-fwm " "Found design unit 1: exa4_2-fwm" {  } { { "exa4_2.vhd" "" { Text "D:/code/git/ditgal/project/1/exa4_2.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217640 ""} { "Info" "ISGN_ENTITY_NAME" "1 exa4_2 " "Found entity 1: exa4_2" {  } { { "exa4_2.vhd" "" { Text "D:/code/git/ditgal/project/1/exa4_2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exa4_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exa4_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exa4_4-fwm " "Found design unit 1: exa4_4-fwm" {  } { { "exa4_4.vhd" "" { Text "D:/code/git/ditgal/project/1/exa4_4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217641 ""} { "Info" "ISGN_ENTITY_NAME" "1 exa4_4 " "Found entity 1: exa4_4" {  } { { "exa4_4.vhd" "" { Text "D:/code/git/ditgal/project/1/exa4_4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Rom.v" "" { Text "D:/code/git/ditgal/project/1/Rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716128217651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716128217651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "2_3 " "Elaborating entity \"2_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716128217664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7420 7420:S2 " "Elaborating entity \"7420\" for hierarchy \"7420:S2\"" {  } { { "2_3.bdf" "S2" { Schematic "D:/code/git/ditgal/project/1/2_3.bdf" { { 728 376 448 792 "S2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716128217672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7420:S2 " "Elaborated megafunction instantiation \"7420:S2\"" {  } { { "2_3.bdf" "" { Schematic "D:/code/git/ditgal/project/1/2_3.bdf" { { 728 376 448 792 "S2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716128217673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst1321 " "Elaborating entity \"74138\" for hierarchy \"74138:inst1321\"" {  } { { "2_3.bdf" "inst1321" { Schematic "D:/code/git/ditgal/project/1/2_3.bdf" { { 800 96 216 960 "inst1321" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716128217677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst1321 " "Elaborated megafunction instantiation \"74138:inst1321\"" {  } { { "2_3.bdf" "" { Schematic "D:/code/git/ditgal/project/1/2_3.bdf" { { 800 96 216 960 "inst1321" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716128217679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716128217743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 22:16:57 2024 " "Processing ended: Sun May 19 22:16:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716128217743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716128217743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716128217743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716128217743 ""}
