0.7
2020.2
Nov 18 2020
09:47:47
D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/Exp4.sim/sim_1/behav/xsim/glbl.v,1701185127,verilog,,,,glbl,,,,,,,,
D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/addr_define.vh,1701185127,verilog,,,,,,,,,,,,
D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/cache.v,1701878999,verilog,,D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/cmu.v,D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/addr_define.vh,cache,,,../../../../code/auxillary;../../../../code/cache,,,,,
D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/cmu.v,1701878264,verilog,,D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/sim/cmu_sim.v,D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/addr_define.vh,cmu,,,../../../../code/auxillary;../../../../code/cache,,,,,
D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/sim/cmu_sim.v,1701185127,verilog,,D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/sim/data_ram.v,,cmu_sim,,,../../../../code/auxillary;../../../../code/cache,,,,,
D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/sim/data_ram.v,1701185127,verilog,,D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/sim/inst.v,,data_ram,,,../../../../code/auxillary;../../../../code/cache,,,,,
D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/sim/inst.v,1701185127,verilog,,D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/sim/sim_top.v,,inst,,,../../../../code/auxillary;../../../../code/cache,,,,,
D:/Projects/arch-fa23/src/lab4/Exp4_NEXYS_A7/code/cache/sim/sim_top.v,1701185127,verilog,,,,sim_top,,,../../../../code/auxillary;../../../../code/cache,,,,,
