# Copyright (c) 2025 Renesas Electronics Corporation
# SPDX-License-Identifier: Apache-2.0

if SOC_SERIES_RZN2L

config NUM_IRQS
	default 480

config SYS_CLOCK_HW_CYCLES_PER_SEC
	default $(dt_node_int_prop_int,/osc,clock-frequency)

config FPU
	default y

DT_CHOSEN_IMAGE_ZEPHYR = zephyr,code-partition

config BUILD_OUTPUT_ADJUST_LMA
	default "($(dt_chosen_reg_addr_hex,$(DT_CHOSEN_IMAGE_ZEPHYR)) + \
	$(dt_chosen_reg_addr_hex,$(DT_CHOSEN_Z_FLASH)))"

config BUILD_OUTPUT_ADJUST_LMA_SECTIONS
	default "*;!.loader"

endif # SOC_SERIES_RZN2L
