<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu11p-flga2577-1-e</Part>
        <TopModelName>cnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.409</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>36041</Best-caseLatency>
            <Average-caseLatency>36041</Average-caseLatency>
            <Worst-caseLatency>36041</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.360 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.360 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.360 ms</Worst-caseRealTimeLatency>
            <Interval-min>36042</Interval-min>
            <Interval-max>36042</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>cnn.cpp:93</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>14</BRAM_18K>
            <DSP>329</DSP>
            <FF>14815</FF>
            <LUT>57131</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9216</DSP>
            <FF>2592000</FF>
            <LUT>1296000</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_address0</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_ce0</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_q0</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_address1</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_ce1</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernel_q1</name>
            <Object>kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_address0</name>
            <Object>bias</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_ce0</name>
            <Object>bias</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_q0</name>
            <Object>bias</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W1_address0</name>
            <Object>W1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W1_ce0</name>
            <Object>W1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W1_q0</name>
            <Object>W1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b1_address0</name>
            <Object>b1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b1_ce0</name>
            <Object>b1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b1_q0</name>
            <Object>b1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W2_address0</name>
            <Object>W2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W2_ce0</name>
            <Object>W2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W2_q0</name>
            <Object>W2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W2_address1</name>
            <Object>W2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W2_ce1</name>
            <Object>W2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W2_q1</name>
            <Object>W2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b2_address0</name>
            <Object>b2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b2_ce0</name>
            <Object>b2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b2_q0</name>
            <Object>b2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b2_address1</name>
            <Object>b2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b2_ce1</name>
            <Object>b2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b2_q1</name>
            <Object>b2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W3_address0</name>
            <Object>W3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W3_ce0</name>
            <Object>W3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W3_q0</name>
            <Object>W3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W3_address1</name>
            <Object>W3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W3_ce1</name>
            <Object>W3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>W3_q1</name>
            <Object>W3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b3_address0</name>
            <Object>b3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b3_ce0</name>
            <Object>b3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b3_q0</name>
            <Object>b3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b3_address1</name>
            <Object>b3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b3_ce1</name>
            <Object>b3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b3_q1</name>
            <Object>b3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_fc3_address0</name>
            <Object>output_fc3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_fc3_ce0</name>
            <Object>output_fc3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_fc3_we0</name>
            <Object>output_fc3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_fc3_d0</name>
            <Object>output_fc3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_fc3_address1</name>
            <Object>output_fc3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_fc3_ce1</name>
            <Object>output_fc3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_fc3_we1</name>
            <Object>output_fc3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_fc3_d1</name>
            <Object>output_fc3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>cnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_2_fu_4640</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4640</ID>
                    <BindInstances>add_ln21_fu_580_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_21_fu_4702</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4702</ID>
                    <BindInstances>add_ln23_fu_581_p2 add_ln21_fu_592_p2 add_ln23_1_fu_608_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_22_fu_4736</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4736</ID>
                    <BindInstances>add_ln23_2_fu_583_p2 add_ln21_fu_594_p2 add_ln23_3_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_23_fu_4770</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4770</ID>
                    <BindInstances>add_ln23_4_fu_583_p2 add_ln21_fu_594_p2 add_ln23_5_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_24_fu_4804</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4804</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_5_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_25_fu_4838</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4838</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_4_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_26_fu_4872</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4872</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_3_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_27_fu_4906</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4906</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_598_p2 add_ln23_2_fu_614_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_28_fu_4940</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4940</ID>
                    <BindInstances>add_ln21_fu_598_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_29_fu_4974</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4974</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_1_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_210_fu_5008</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_210</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5008</ID>
                    <BindInstances>add_ln23_16_fu_583_p2 add_ln21_fu_594_p2 add_ln23_17_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_211_fu_5042</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_211</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5042</ID>
                    <BindInstances>add_ln23_18_fu_583_p2 add_ln21_fu_594_p2 add_ln23_19_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_212_fu_5076</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_212</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5076</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_19_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_213_fu_5110</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_213</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5110</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_18_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_214_fu_5144</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_214</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5144</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_598_p2 add_ln23_17_fu_614_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_215_fu_5178</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_215</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5178</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_598_p2 add_ln23_16_fu_614_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_216_fu_5212</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_216</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5212</ID>
                    <BindInstances>add_ln21_fu_598_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_217_fu_5246</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_217</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5246</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_598_p2 add_ln23_15_fu_614_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_218_fu_5280</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_218</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5280</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_14_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_219_fu_5314</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_219</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5314</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_13_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_220_fu_5348</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_220</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5348</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_12_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_221_fu_5382</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_221</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5382</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_11_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_222_fu_5416</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_222</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5416</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_10_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_223_fu_5450</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_223</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5450</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_9_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_224_fu_5484</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_224</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5484</ID>
                    <BindInstances>add_ln21_fu_594_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_225_fu_5518</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_225</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5518</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_8_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_226_fu_5552</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_226</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5552</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_7_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_21_227_fu_5586</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_21_227</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5586</ID>
                    <BindInstances>add_ln23_fu_583_p2 add_ln21_fu_594_p2 add_ln23_6_fu_610_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_28_3_fu_5620</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_28_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5620</ID>
                    <BindInstances>add_ln28_fu_1527_p2 add_ln28_1_fu_1554_p2 add_ln28_2_fu_1668_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7_fu_5714</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5714</ID>
                    <BindInstances>add_ln45_7_fu_3845_p2 add_ln45_6_fu_3871_p2 add_ln45_8_fu_3877_p2 add_ln45_fu_3950_p2 mul_5ns_7ns_11_1_1_U908 mul_5ns_7ns_11_1_1_U907 mul_5ns_7ns_11_1_1_U909 add_ln48_fu_3925_p2 mac_muladd_16s_16s_22ns_22_4_1_U937 mac_muladd_16s_16s_22ns_22_4_1_U937 mac_muladd_16s_16s_22ns_22_4_1_U938 mac_muladd_16s_16s_22ns_22_4_1_U938 mac_muladd_16s_16s_22ns_22_4_1_U939 mac_muladd_16s_16s_22ns_22_4_1_U939 mac_muladd_16s_16s_22ns_22_4_1_U940 mac_muladd_16s_16s_22ns_22_4_1_U940 mac_muladd_16s_16s_22ns_22_4_1_U941 mac_muladd_16s_16s_22ns_22_4_1_U941 mac_muladd_16s_16s_22ns_22_4_1_U942 mac_muladd_16s_16s_22ns_22_4_1_U942 mac_muladd_16s_16s_22ns_22_4_1_U943 mac_muladd_16s_16s_22ns_22_4_1_U943 mac_muladd_16s_16s_22ns_22_4_1_U944 mac_muladd_16s_16s_22ns_22_4_1_U944 mac_muladd_16s_16s_22ns_22_4_1_U945 mac_muladd_16s_16s_22ns_22_4_1_U945</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728_fu_5846</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5846</ID>
                    <BindInstances>add_ln45_fu_3845_p2 add_ln45_4_fu_3871_p2 add_ln45_5_fu_3877_p2 add_ln45_2_fu_3950_p2 mul_5ns_7ns_11_1_1_U1086 mul_5ns_7ns_11_1_1_U1085 mul_5ns_7ns_11_1_1_U1087 add_ln48_fu_3925_p2 mac_muladd_16s_16s_22ns_22_4_1_U1115 mac_muladd_16s_16s_22ns_22_4_1_U1115 mac_muladd_16s_16s_22ns_22_4_1_U1116 mac_muladd_16s_16s_22ns_22_4_1_U1116 mac_muladd_16s_16s_22ns_22_4_1_U1117 mac_muladd_16s_16s_22ns_22_4_1_U1117 mac_muladd_16s_16s_22ns_22_4_1_U1118 mac_muladd_16s_16s_22ns_22_4_1_U1118 mac_muladd_16s_16s_22ns_22_4_1_U1119 mac_muladd_16s_16s_22ns_22_4_1_U1119 mac_muladd_16s_16s_22ns_22_4_1_U1120 mac_muladd_16s_16s_22ns_22_4_1_U1120 mac_muladd_16s_16s_22ns_22_4_1_U1121 mac_muladd_16s_16s_22ns_22_4_1_U1121 mac_muladd_16s_16s_22ns_22_4_1_U1122 mac_muladd_16s_16s_22ns_22_4_1_U1122 mac_muladd_16s_16s_22ns_22_4_1_U1123 mac_muladd_16s_16s_22ns_22_4_1_U1123</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_67_11_fu_5978</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_67_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5978</ID>
                    <BindInstances>add_ln67_fu_894_p2 add_ln67_2_fu_989_p2 add_ln67_3_fu_995_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729_fu_6024</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6024</ID>
                    <BindInstances>add_ln45_fu_3845_p2 add_ln45_1_fu_3871_p2 add_ln45_2_fu_3877_p2 add_ln45_3_fu_3950_p2 mul_5ns_7ns_11_1_1_U1257 mul_5ns_7ns_11_1_1_U1256 mul_5ns_7ns_11_1_1_U1258 add_ln48_fu_3925_p2 mac_muladd_16s_16s_22ns_22_4_1_U1286 mac_muladd_16s_16s_22ns_22_4_1_U1286 mac_muladd_16s_16s_22ns_22_4_1_U1287 mac_muladd_16s_16s_22ns_22_4_1_U1287 mac_muladd_16s_16s_22ns_22_4_1_U1288 mac_muladd_16s_16s_22ns_22_4_1_U1288 mac_muladd_16s_16s_22ns_22_4_1_U1289 mac_muladd_16s_16s_22ns_22_4_1_U1289 mac_muladd_16s_16s_22ns_22_4_1_U1290 mac_muladd_16s_16s_22ns_22_4_1_U1290 mac_muladd_16s_16s_22ns_22_4_1_U1291 mac_muladd_16s_16s_22ns_22_4_1_U1291 mac_muladd_16s_16s_22ns_22_4_1_U1292 mac_muladd_16s_16s_22ns_22_4_1_U1292 mac_muladd_16s_16s_22ns_22_4_1_U1293 mac_muladd_16s_16s_22ns_22_4_1_U1293 mac_muladd_16s_16s_22ns_22_4_1_U1294 mac_muladd_16s_16s_22ns_22_4_1_U1294</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_67_1130_fu_6158</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_67_1130</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6158</ID>
                    <BindInstances>add_ln67_1_fu_885_p2 add_ln67_fu_973_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_67_1131_fu_6204</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_67_1131</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6204</ID>
                    <BindInstances>add_ln67_fu_885_p2 add_ln67_1_fu_973_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_14_fu_6250</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6250</ID>
                    <BindInstances>add_ln80_fu_375_p2 add_ln80_8_fu_436_p2 add_ln79_fu_389_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1550 mac_muladd_15ns_16s_22ns_22_4_1_U1550</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1432_fu_6273</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1432</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6273</ID>
                    <BindInstances>add_ln80_1_fu_377_p2 add_ln80_fu_448_p2 add_ln81_fu_390_p2 add_ln79_fu_401_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1571 mac_muladd_15ns_16s_22ns_22_4_1_U1571</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1433_fu_6296</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1433</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6296</ID>
                    <BindInstances>add_ln80_2_fu_377_p2 add_ln80_fu_448_p2 add_ln81_fu_390_p2 add_ln79_fu_401_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1590 mac_muladd_15ns_16s_22ns_22_4_1_U1590</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1434_fu_6319</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1434</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6319</ID>
                    <BindInstances>add_ln80_3_fu_377_p2 add_ln80_fu_448_p2 add_ln81_fu_390_p2 add_ln79_fu_401_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1609 mac_muladd_15ns_16s_22ns_22_4_1_U1609</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1435_fu_6342</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1435</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6342</ID>
                    <BindInstances>add_ln80_4_fu_377_p2 add_ln80_fu_448_p2 add_ln81_fu_390_p2 add_ln79_fu_401_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1628 mac_muladd_15ns_16s_22ns_22_4_1_U1628</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1436_fu_6365</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1436</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6365</ID>
                    <BindInstances>add_ln80_5_fu_377_p2 add_ln80_fu_448_p2 add_ln81_fu_390_p2 add_ln79_fu_401_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1647 mac_muladd_15ns_16s_22ns_22_4_1_U1647</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1437_fu_6388</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1437</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6388</ID>
                    <BindInstances>add_ln80_6_fu_377_p2 add_ln80_fu_448_p2 add_ln81_fu_390_p2 add_ln79_fu_401_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1666 mac_muladd_15ns_16s_22ns_22_4_1_U1666</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1438_fu_6411</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1438</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6411</ID>
                    <BindInstances>add_ln80_fu_377_p2 add_ln80_7_fu_448_p2 add_ln81_fu_390_p2 add_ln79_fu_401_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1685 mac_muladd_15ns_16s_22ns_22_4_1_U1685</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1439_fu_6434</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1439</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6434</ID>
                    <BindInstances>add_ln80_fu_377_p2 add_ln80_6_fu_448_p2 add_ln81_fu_390_p2 add_ln79_fu_401_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1704 mac_muladd_15ns_16s_22ns_22_4_1_U1704</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1440_fu_6457</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1440</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6457</ID>
                    <BindInstances>add_ln80_fu_377_p2 add_ln80_5_fu_448_p2 add_ln81_fu_390_p2 add_ln79_fu_401_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1723 mac_muladd_15ns_16s_22ns_22_4_1_U1723</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1441_fu_6480</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1441</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6480</ID>
                    <BindInstances>add_ln80_fu_377_p2 add_ln80_4_fu_448_p2 add_ln81_fu_390_p2 add_ln79_fu_401_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1742 mac_muladd_15ns_16s_22ns_22_4_1_U1742</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1442_fu_6503</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1442</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6503</ID>
                    <BindInstances>add_ln80_fu_377_p2 add_ln80_3_fu_452_p2 add_ln81_fu_390_p2 add_ln79_fu_405_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1761 mac_muladd_15ns_16s_22ns_22_4_1_U1761</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1443_fu_6526</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1443</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6526</ID>
                    <BindInstances>add_ln80_fu_377_p2 add_ln80_2_fu_452_p2 add_ln81_fu_390_p2 add_ln79_fu_405_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1780 mac_muladd_15ns_16s_22ns_22_4_1_U1780</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_VITIS_LOOP_80_1444_fu_6549</InstName>
                    <ModuleName>cnn_Pipeline_VITIS_LOOP_80_1444</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6549</ID>
                    <BindInstances>add_ln80_fu_377_p2 add_ln80_1_fu_448_p2 add_ln81_fu_390_p2 add_ln79_fu_401_p2 mac_muladd_15ns_16s_22ns_22_4_1_U1799 mac_muladd_15ns_16s_22ns_22_4_1_U1799</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>local_input_U local_input_1_U local_input_2_U local_input_3_U local_input_4_U local_input_5_U local_input_6_U local_input_7_U local_input_8_U local_input_9_U local_input_10_U local_input_11_U local_input_12_U local_input_13_U local_input_14_U local_input_15_U local_input_16_U local_input_17_U local_input_18_U local_input_19_U local_input_20_U local_input_21_U local_input_22_U local_input_23_U local_input_24_U local_input_25_U local_input_26_U local_input_27_U local_input_28_U local_input_29_U local_input_30_U local_input_31_U local_input_32_U local_input_33_U local_input_34_U local_input_35_U local_input_36_U local_input_37_U local_input_38_U local_input_39_U local_input_40_U local_input_41_U local_input_42_U local_input_43_U local_input_44_U local_input_45_U local_input_46_U local_input_47_U local_input_48_U local_input_49_U local_input_50_U local_input_51_U local_input_52_U local_input_53_U local_input_54_U local_input_55_U local_input_56_U local_input_57_U local_input_58_U local_input_59_U local_input_60_U local_input_61_U local_input_62_U local_input_63_U local_input_64_U local_input_65_U local_input_66_U local_input_67_U local_input_68_U local_input_69_U local_input_70_U local_input_71_U local_input_72_U local_input_73_U local_input_74_U local_input_75_U local_input_76_U local_input_77_U local_input_78_U local_input_79_U local_input_80_U local_input_81_U local_input_82_U local_input_83_U local_input_84_U local_input_85_U local_input_86_U local_input_87_U local_input_88_U local_input_89_U output_conv_0_U output_conv_1_U output_conv_2_U output_conv_0_1_U output_conv_1_1_U output_conv_2_1_U output_conv_0_2_U output_conv_1_2_U output_conv_2_2_U output_conv_0_3_U output_conv_1_3_U output_conv_2_3_U output_conv_0_4_U output_conv_1_4_U output_conv_2_4_U output_conv_0_5_U output_conv_1_5_U output_conv_2_5_U output_conv_0_6_U output_conv_1_6_U output_conv_2_6_U output_conv_0_7_U output_conv_1_7_U output_conv_2_7_U output_conv_0_8_U output_conv_1_8_U output_conv_2_8_U output_conv_0_9_U output_conv_1_9_U output_conv_2_9_U output_conv_0_10_U output_conv_1_10_U output_conv_2_10_U output_conv_0_11_U output_conv_1_11_U output_conv_2_11_U output_conv_0_12_U output_conv_1_12_U output_conv_2_12_U output_conv_0_13_U output_conv_1_13_U output_conv_2_13_U output_conv_0_14_U output_conv_1_14_U output_conv_2_14_U output_conv_0_15_U output_conv_1_15_U output_conv_2_15_U output_conv_0_16_U output_conv_1_16_U output_conv_2_16_U output_conv_0_17_U output_conv_1_17_U output_conv_2_17_U output_conv_0_18_U output_conv_1_18_U output_conv_2_18_U output_conv_0_19_U output_conv_1_19_U output_conv_2_19_U output_conv_0_20_U output_conv_1_20_U output_conv_2_20_U output_conv_0_21_U output_conv_1_21_U output_conv_2_21_U output_conv_0_22_U output_conv_1_22_U output_conv_2_22_U output_conv_0_23_U output_conv_1_23_U output_conv_2_23_U output_conv_0_24_U output_conv_1_24_U output_conv_2_24_U output_conv_0_25_U output_conv_1_25_U output_conv_2_25_U output_conv_0_26_U output_conv_1_26_U output_conv_2_26_U output_conv_0_27_U output_conv_1_27_U output_conv_2_27_U flattened_output_U flattened_output_1_U flattened_output_2_U flattened_output_3_U flattened_output_4_U flattened_output_5_U flattened_output_6_U flattened_output_7_U flattened_output_8_U flattened_output_9_U flattened_output_10_U flattened_output_11_U flattened_output_12_U flattened_output_13_U mac_muladd_16s_15ns_22ns_22_4_1_U1817 mac_muladd_16s_15ns_22ns_22_4_1_U1817 mac_muladd_16s_15ns_22ns_22_4_1_U1827 mac_muladd_16s_15ns_22ns_22_4_1_U1827 mac_muladd_16s_15ns_22ns_22_4_1_U1841 mac_muladd_16s_15ns_22ns_22_4_1_U1841 mac_muladd_16s_15ns_22ns_22_4_1_U1853 mac_muladd_16s_15ns_22ns_22_4_1_U1853 mac_muladd_16s_15ns_22ns_22_4_1_U1864 mac_muladd_16s_15ns_22ns_22_4_1_U1864 mac_muladd_16s_15ns_22ns_22_4_1_U1876 mac_muladd_16s_15ns_22ns_22_4_1_U1876 mac_muladd_16s_15ns_22ns_22_4_1_U1886 mac_muladd_16s_15ns_22ns_22_4_1_U1886 mac_muladd_16s_15ns_22ns_22_4_1_U1896 mac_muladd_16s_15ns_22ns_22_4_1_U1896 mac_muladd_16s_15ns_22ns_22_4_1_U1907 mac_muladd_16s_15ns_22ns_22_4_1_U1907 mac_muladd_16s_15ns_22ns_22_4_1_U1916 mac_muladd_16s_15ns_22ns_22_4_1_U1916 mac_muladd_16s_15ns_22ns_22_4_1_U1927 mac_muladd_16s_15ns_22ns_22_4_1_U1927 mac_muladd_16s_15ns_22ns_22_4_1_U1936 mac_muladd_16s_15ns_22ns_22_4_1_U1936 mac_muladd_16s_15ns_22ns_22_4_1_U1946 mac_muladd_16s_15ns_22ns_22_4_1_U1946 mac_muladd_16s_15ns_22ns_22_4_1_U1956 mac_muladd_16s_15ns_22ns_22_4_1_U1956 mac_muladd_16s_15ns_22ns_22_4_1_U1818 mac_muladd_16s_15ns_22ns_22_4_1_U1818 mac_muladd_16s_15ns_22ns_22_4_1_U1828 mac_muladd_16s_15ns_22ns_22_4_1_U1828 mac_muladd_16s_15ns_22ns_22_4_1_U1842 mac_muladd_16s_15ns_22ns_22_4_1_U1842 mac_muladd_16s_15ns_22ns_22_4_1_U1854 mac_muladd_16s_15ns_22ns_22_4_1_U1854 mac_muladd_16s_15ns_22ns_22_4_1_U1865 mac_muladd_16s_15ns_22ns_22_4_1_U1865 mac_muladd_16s_15ns_22ns_22_4_1_U1877 mac_muladd_16s_15ns_22ns_22_4_1_U1877 mac_muladd_16s_15ns_22ns_22_4_1_U1887 mac_muladd_16s_15ns_22ns_22_4_1_U1887 mac_muladd_16s_15ns_22ns_22_4_1_U1897 mac_muladd_16s_15ns_22ns_22_4_1_U1897 mac_muladd_16s_15ns_22ns_22_4_1_U1908 mac_muladd_16s_15ns_22ns_22_4_1_U1908 mac_muladd_16s_15ns_22ns_22_4_1_U1917 mac_muladd_16s_15ns_22ns_22_4_1_U1917 mac_muladd_16s_15ns_22ns_22_4_1_U1928 mac_muladd_16s_15ns_22ns_22_4_1_U1928 mac_muladd_16s_15ns_22ns_22_4_1_U1937 mac_muladd_16s_15ns_22ns_22_4_1_U1937 mac_muladd_16s_15ns_22ns_22_4_1_U1947 mac_muladd_16s_15ns_22ns_22_4_1_U1947 mac_muladd_16s_15ns_22ns_22_4_1_U1957 mac_muladd_16s_15ns_22ns_22_4_1_U1957 mac_muladd_16s_15ns_22ns_22_4_1_U1819 mac_muladd_16s_15ns_22ns_22_4_1_U1819 mac_muladd_16s_15ns_22ns_22_4_1_U1829 mac_muladd_16s_15ns_22ns_22_4_1_U1829 mac_muladd_16s_15ns_22ns_22_4_1_U1843 mac_muladd_16s_15ns_22ns_22_4_1_U1843 mac_muladd_16s_15ns_22ns_22_4_1_U1855 mac_muladd_16s_15ns_22ns_22_4_1_U1855 mac_muladd_16s_15ns_22ns_22_4_1_U1866 mac_muladd_16s_15ns_22ns_22_4_1_U1866 mac_muladd_16s_15ns_22ns_22_4_1_U1878 mac_muladd_16s_15ns_22ns_22_4_1_U1878 mac_muladd_16s_15ns_22ns_22_4_1_U1888 mac_muladd_16s_15ns_22ns_22_4_1_U1888 mac_muladd_16s_15ns_22ns_22_4_1_U1898 mac_muladd_16s_15ns_22ns_22_4_1_U1898 mac_muladd_16s_15ns_22ns_22_4_1_U1909 mac_muladd_16s_15ns_22ns_22_4_1_U1909 mac_muladd_16s_15ns_22ns_22_4_1_U1918 mac_muladd_16s_15ns_22ns_22_4_1_U1918 mac_muladd_16s_15ns_22ns_22_4_1_U1929 mac_muladd_16s_15ns_22ns_22_4_1_U1929 mac_muladd_16s_15ns_22ns_22_4_1_U1938 mac_muladd_16s_15ns_22ns_22_4_1_U1938 mac_muladd_16s_15ns_22ns_22_4_1_U1948 mac_muladd_16s_15ns_22ns_22_4_1_U1948 mac_muladd_16s_15ns_22ns_22_4_1_U1958 mac_muladd_16s_15ns_22ns_22_4_1_U1958 mac_muladd_16s_15ns_22ns_22_4_1_U1820 mac_muladd_16s_15ns_22ns_22_4_1_U1820 mac_muladd_16s_15ns_22ns_22_4_1_U1830 mac_muladd_16s_15ns_22ns_22_4_1_U1830 mac_muladd_16s_15ns_22ns_22_4_1_U1844 mac_muladd_16s_15ns_22ns_22_4_1_U1844 mac_muladd_16s_15ns_22ns_22_4_1_U1856 mac_muladd_16s_15ns_22ns_22_4_1_U1856 mac_muladd_16s_15ns_22ns_22_4_1_U1867 mac_muladd_16s_15ns_22ns_22_4_1_U1867 mac_muladd_16s_15ns_22ns_22_4_1_U1879 mac_muladd_16s_15ns_22ns_22_4_1_U1879 mac_muladd_16s_15ns_22ns_22_4_1_U1889 mac_muladd_16s_15ns_22ns_22_4_1_U1889 mac_muladd_16s_15ns_22ns_22_4_1_U1899 mac_muladd_16s_15ns_22ns_22_4_1_U1899 mac_muladd_16s_15ns_22ns_22_4_1_U1910 mac_muladd_16s_15ns_22ns_22_4_1_U1910 mac_muladd_16s_15ns_22ns_22_4_1_U1919 mac_muladd_16s_15ns_22ns_22_4_1_U1919 mac_muladd_16s_15ns_22ns_22_4_1_U1930 mac_muladd_16s_15ns_22ns_22_4_1_U1930 mac_muladd_16s_15ns_22ns_22_4_1_U1939 mac_muladd_16s_15ns_22ns_22_4_1_U1939 mac_muladd_16s_15ns_22ns_22_4_1_U1949 mac_muladd_16s_15ns_22ns_22_4_1_U1949 mac_muladd_16s_15ns_22ns_22_4_1_U1959 mac_muladd_16s_15ns_22ns_22_4_1_U1959 mac_muladd_16s_15ns_22ns_22_4_1_U1821 mac_muladd_16s_15ns_22ns_22_4_1_U1821 mac_muladd_16s_15ns_22ns_22_4_1_U1831 mac_muladd_16s_15ns_22ns_22_4_1_U1831 mac_muladd_16s_15ns_22ns_22_4_1_U1845 mac_muladd_16s_15ns_22ns_22_4_1_U1845 mac_muladd_16s_15ns_22ns_22_4_1_U1857 mac_muladd_16s_15ns_22ns_22_4_1_U1857 mac_muladd_16s_15ns_22ns_22_4_1_U1868 mac_muladd_16s_15ns_22ns_22_4_1_U1868 mac_muladd_16s_15ns_22ns_22_4_1_U1880 mac_muladd_16s_15ns_22ns_22_4_1_U1880 mac_muladd_16s_15ns_22ns_22_4_1_U1890 mac_muladd_16s_15ns_22ns_22_4_1_U1890 mac_muladd_16s_15ns_22ns_22_4_1_U1900 mac_muladd_16s_15ns_22ns_22_4_1_U1900 mac_muladd_16s_15ns_22ns_22_4_1_U1911 mac_muladd_16s_15ns_22ns_22_4_1_U1911 mac_muladd_16s_15ns_22ns_22_4_1_U1920 mac_muladd_16s_15ns_22ns_22_4_1_U1920 mac_muladd_16s_15ns_22ns_22_4_1_U1931 mac_muladd_16s_15ns_22ns_22_4_1_U1931 mac_muladd_16s_15ns_22ns_22_4_1_U1940 mac_muladd_16s_15ns_22ns_22_4_1_U1940 mac_muladd_16s_15ns_22ns_22_4_1_U1950 mac_muladd_16s_15ns_22ns_22_4_1_U1950 mac_muladd_16s_15ns_22ns_22_4_1_U1960 mac_muladd_16s_15ns_22ns_22_4_1_U1960 mac_muladd_16s_15ns_22ns_22_4_1_U1822 mac_muladd_16s_15ns_22ns_22_4_1_U1822 mac_muladd_16s_15ns_22ns_22_4_1_U1832 mac_muladd_16s_15ns_22ns_22_4_1_U1832 mac_muladd_16s_15ns_22ns_22_4_1_U1846 mac_muladd_16s_15ns_22ns_22_4_1_U1846 mac_muladd_16s_15ns_22ns_22_4_1_U1858 mac_muladd_16s_15ns_22ns_22_4_1_U1858 mac_muladd_16s_15ns_22ns_22_4_1_U1869 mac_muladd_16s_15ns_22ns_22_4_1_U1869 mac_muladd_16s_15ns_22ns_22_4_1_U1881 mac_muladd_16s_15ns_22ns_22_4_1_U1881 mac_muladd_16s_15ns_22ns_22_4_1_U1891 mac_muladd_16s_15ns_22ns_22_4_1_U1891 mac_muladd_16s_15ns_22ns_22_4_1_U1901 mac_muladd_16s_15ns_22ns_22_4_1_U1901 mac_muladd_16s_15ns_22ns_22_4_1_U1912 mac_muladd_16s_15ns_22ns_22_4_1_U1912 mac_muladd_16s_15ns_22ns_22_4_1_U1921 mac_muladd_16s_15ns_22ns_22_4_1_U1921 mac_muladd_16s_15ns_22ns_22_4_1_U1932 mac_muladd_16s_15ns_22ns_22_4_1_U1932 mac_muladd_16s_15ns_22ns_22_4_1_U1941 mac_muladd_16s_15ns_22ns_22_4_1_U1941 mac_muladd_16s_15ns_22ns_22_4_1_U1951 mac_muladd_16s_15ns_22ns_22_4_1_U1951 mac_muladd_16s_15ns_22ns_22_4_1_U1961 mac_muladd_16s_15ns_22ns_22_4_1_U1961 mac_muladd_16s_15ns_22ns_22_4_1_U1823 mac_muladd_16s_15ns_22ns_22_4_1_U1823 mac_muladd_16s_15ns_22ns_22_4_1_U1833 mac_muladd_16s_15ns_22ns_22_4_1_U1833 mac_muladd_16s_15ns_22ns_22_4_1_U1847 mac_muladd_16s_15ns_22ns_22_4_1_U1847 mac_muladd_16s_15ns_22ns_22_4_1_U1859 mac_muladd_16s_15ns_22ns_22_4_1_U1859 mac_muladd_16s_15ns_22ns_22_4_1_U1870 mac_muladd_16s_15ns_22ns_22_4_1_U1870 mac_muladd_16s_15ns_22ns_22_4_1_U1882 mac_muladd_16s_15ns_22ns_22_4_1_U1882 mac_muladd_16s_15ns_22ns_22_4_1_U1892 mac_muladd_16s_15ns_22ns_22_4_1_U1892 mac_muladd_16s_15ns_22ns_22_4_1_U1902 mac_muladd_16s_15ns_22ns_22_4_1_U1902 mac_muladd_16s_15ns_22ns_22_4_1_U1913 mac_muladd_16s_15ns_22ns_22_4_1_U1913 mac_muladd_16s_15ns_22ns_22_4_1_U1922 mac_muladd_16s_15ns_22ns_22_4_1_U1922 mac_muladd_16s_15ns_22ns_22_4_1_U1933 mac_muladd_16s_15ns_22ns_22_4_1_U1933 mac_muladd_16s_15ns_22ns_22_4_1_U1942 mac_muladd_16s_15ns_22ns_22_4_1_U1942 mac_muladd_16s_15ns_22ns_22_4_1_U1952 mac_muladd_16s_15ns_22ns_22_4_1_U1952 mac_muladd_16s_15ns_22ns_22_4_1_U1964 mac_muladd_16s_15ns_22ns_22_4_1_U1964 mac_muladd_16s_15ns_22ns_22_4_1_U1824 mac_muladd_16s_15ns_22ns_22_4_1_U1824 mac_muladd_16s_15ns_22ns_22_4_1_U1834 mac_muladd_16s_15ns_22ns_22_4_1_U1834 mac_muladd_16s_15ns_22ns_22_4_1_U1848 mac_muladd_16s_15ns_22ns_22_4_1_U1848 mac_muladd_16s_15ns_22ns_22_4_1_U1860 mac_muladd_16s_15ns_22ns_22_4_1_U1860 mac_muladd_16s_15ns_22ns_22_4_1_U1871 mac_muladd_16s_15ns_22ns_22_4_1_U1871 mac_muladd_16s_15ns_22ns_22_4_1_U1883 mac_muladd_16s_15ns_22ns_22_4_1_U1883 mac_muladd_16s_15ns_22ns_22_4_1_U1893 mac_muladd_16s_15ns_22ns_22_4_1_U1893 mac_muladd_16s_15ns_22ns_22_4_1_U1903 mac_muladd_16s_15ns_22ns_22_4_1_U1903 mac_muladd_16s_15ns_22ns_22_4_1_U1914 mac_muladd_16s_15ns_22ns_22_4_1_U1914 mac_muladd_16s_15ns_22ns_22_4_1_U1923 mac_muladd_16s_15ns_22ns_22_4_1_U1923 mac_muladd_16s_15ns_22ns_22_4_1_U1934 mac_muladd_16s_15ns_22ns_22_4_1_U1934 mac_muladd_16s_15ns_22ns_22_4_1_U1953 mac_muladd_16s_15ns_22ns_22_4_1_U1953 mac_muladd_16s_15ns_22ns_22_4_1_U1965 mac_muladd_16s_15ns_22ns_22_4_1_U1965 mac_muladd_16s_15ns_22ns_22_4_1_U1980 mac_muladd_16s_15ns_22ns_22_4_1_U1980 mac_muladd_16s_15ns_22ns_22_4_1_U1825 mac_muladd_16s_15ns_22ns_22_4_1_U1825 mac_muladd_16s_15ns_22ns_22_4_1_U1835 mac_muladd_16s_15ns_22ns_22_4_1_U1835 mac_muladd_16s_15ns_22ns_22_4_1_U1849 mac_muladd_16s_15ns_22ns_22_4_1_U1849 mac_muladd_16s_15ns_22ns_22_4_1_U1861 mac_muladd_16s_15ns_22ns_22_4_1_U1861 mac_muladd_16s_15ns_22ns_22_4_1_U1872 mac_muladd_16s_15ns_22ns_22_4_1_U1872 mac_muladd_16s_15ns_22ns_22_4_1_U1884 mac_muladd_16s_15ns_22ns_22_4_1_U1884 mac_muladd_16s_15ns_22ns_22_4_1_U1894 mac_muladd_16s_15ns_22ns_22_4_1_U1894 mac_muladd_16s_15ns_22ns_22_4_1_U1904 mac_muladd_16s_15ns_22ns_22_4_1_U1904 mac_muladd_16s_15ns_22ns_22_4_1_U1915 mac_muladd_16s_15ns_22ns_22_4_1_U1915 mac_muladd_16s_15ns_22ns_22_4_1_U1935 mac_muladd_16s_15ns_22ns_22_4_1_U1935 mac_muladd_16s_15ns_22ns_22_4_1_U1954 mac_muladd_16s_15ns_22ns_22_4_1_U1954 mac_muladd_16s_15ns_22ns_22_4_1_U1966 mac_muladd_16s_15ns_22ns_22_4_1_U1966 mac_muladd_16s_15ns_22ns_22_4_1_U1981 mac_muladd_16s_15ns_22ns_22_4_1_U1981 mac_muladd_16s_15ns_22ns_22_4_1_U2004 mac_muladd_16s_15ns_22ns_22_4_1_U2004 mac_muladd_16s_15ns_22ns_22_4_1_U1826 mac_muladd_16s_15ns_22ns_22_4_1_U1826 mac_muladd_16s_15ns_22ns_22_4_1_U1836 mac_muladd_16s_15ns_22ns_22_4_1_U1836 mac_muladd_16s_15ns_22ns_22_4_1_U1850 mac_muladd_16s_15ns_22ns_22_4_1_U1850 mac_muladd_16s_15ns_22ns_22_4_1_U1862 mac_muladd_16s_15ns_22ns_22_4_1_U1862 mac_muladd_16s_15ns_22ns_22_4_1_U1873 mac_muladd_16s_15ns_22ns_22_4_1_U1873 mac_muladd_16s_15ns_22ns_22_4_1_U1885 mac_muladd_16s_15ns_22ns_22_4_1_U1885 mac_muladd_16s_15ns_22ns_22_4_1_U1895 mac_muladd_16s_15ns_22ns_22_4_1_U1895 mac_muladd_16s_15ns_22ns_22_4_1_U1924 mac_muladd_16s_15ns_22ns_22_4_1_U1924 mac_muladd_16s_15ns_22ns_22_4_1_U1943 mac_muladd_16s_15ns_22ns_22_4_1_U1943 mac_muladd_16s_15ns_22ns_22_4_1_U1955 mac_muladd_16s_15ns_22ns_22_4_1_U1955 mac_muladd_16s_15ns_22ns_22_4_1_U1967 mac_muladd_16s_15ns_22ns_22_4_1_U1967 mac_muladd_16s_15ns_22ns_22_4_1_U1992 mac_muladd_16s_15ns_22ns_22_4_1_U1992 mac_muladd_16s_15ns_22ns_22_4_1_U2016 mac_muladd_16s_15ns_22ns_22_4_1_U2016 mac_muladd_16s_15ns_22ns_22_4_1_U2028 mac_muladd_16s_15ns_22ns_22_4_1_U2028 mac_muladd_16s_15ns_22ns_22_4_1_U1837 mac_muladd_16s_15ns_22ns_22_4_1_U1837 mac_muladd_16s_15ns_22ns_22_4_1_U1839 mac_muladd_16s_15ns_22ns_22_4_1_U1839 mac_muladd_16s_15ns_22ns_22_4_1_U1851 mac_muladd_16s_15ns_22ns_22_4_1_U1851 mac_muladd_16s_15ns_22ns_22_4_1_U1863 mac_muladd_16s_15ns_22ns_22_4_1_U1863 mac_muladd_16s_15ns_22ns_22_4_1_U1874 mac_muladd_16s_15ns_22ns_22_4_1_U1874 mac_muladd_16s_15ns_22ns_22_4_1_U1905 mac_muladd_16s_15ns_22ns_22_4_1_U1905 mac_muladd_16s_15ns_22ns_22_4_1_U1925 mac_muladd_16s_15ns_22ns_22_4_1_U1925 mac_muladd_16s_15ns_22ns_22_4_1_U1944 mac_muladd_16s_15ns_22ns_22_4_1_U1944 mac_muladd_16s_15ns_22ns_22_4_1_U1962 mac_muladd_16s_15ns_22ns_22_4_1_U1962 mac_muladd_16s_15ns_22ns_22_4_1_U1968 mac_muladd_16s_15ns_22ns_22_4_1_U1968 mac_muladd_16s_15ns_22ns_22_4_1_U1993 mac_muladd_16s_15ns_22ns_22_4_1_U1993 mac_muladd_16s_15ns_22ns_22_4_1_U2017 mac_muladd_16s_15ns_22ns_22_4_1_U2017 mac_muladd_16s_15ns_22ns_22_4_1_U2040 mac_muladd_16s_15ns_22ns_22_4_1_U2040 mac_muladd_16s_15ns_22ns_22_4_1_U2052 mac_muladd_16s_15ns_22ns_22_4_1_U2052 mac_muladd_16s_15ns_22ns_22_4_1_U1838 mac_muladd_16s_15ns_22ns_22_4_1_U1838 mac_muladd_16s_15ns_22ns_22_4_1_U1840 mac_muladd_16s_15ns_22ns_22_4_1_U1840 mac_muladd_16s_15ns_22ns_22_4_1_U1852 mac_muladd_16s_15ns_22ns_22_4_1_U1852 mac_muladd_16s_15ns_22ns_22_4_1_U1875 mac_muladd_16s_15ns_22ns_22_4_1_U1875 mac_muladd_16s_15ns_22ns_22_4_1_U1906 mac_muladd_16s_15ns_22ns_22_4_1_U1906 mac_muladd_16s_15ns_22ns_22_4_1_U1926 mac_muladd_16s_15ns_22ns_22_4_1_U1926 mac_muladd_16s_15ns_22ns_22_4_1_U1945 mac_muladd_16s_15ns_22ns_22_4_1_U1945 mac_muladd_16s_15ns_22ns_22_4_1_U1963 mac_muladd_16s_15ns_22ns_22_4_1_U1963 mac_muladd_16s_15ns_22ns_22_4_1_U1969 mac_muladd_16s_15ns_22ns_22_4_1_U1969 mac_muladd_16s_15ns_22ns_22_4_1_U2005 mac_muladd_16s_15ns_22ns_22_4_1_U2005 mac_muladd_16s_15ns_22ns_22_4_1_U2029 mac_muladd_16s_15ns_22ns_22_4_1_U2029 mac_muladd_16s_15ns_22ns_22_4_1_U2041 mac_muladd_16s_15ns_22ns_22_4_1_U2041 mac_muladd_16s_15ns_22ns_22_4_1_U2053 mac_muladd_16s_15ns_22ns_22_4_1_U2053 mac_muladd_16s_15ns_22ns_22_4_1_U2064 mac_muladd_16s_15ns_22ns_22_4_1_U2064 mac_muladd_16s_15ns_22ns_22_4_1_U1970 mac_muladd_16s_15ns_22ns_22_4_1_U1970 mac_muladd_16s_15ns_22ns_22_4_1_U1982 mac_muladd_16s_15ns_22ns_22_4_1_U1982 mac_muladd_16s_15ns_22ns_22_4_1_U1994 mac_muladd_16s_15ns_22ns_22_4_1_U1994 mac_muladd_16s_15ns_22ns_22_4_1_U2006 mac_muladd_16s_15ns_22ns_22_4_1_U2006 mac_muladd_16s_15ns_22ns_22_4_1_U2018 mac_muladd_16s_15ns_22ns_22_4_1_U2018 mac_muladd_16s_15ns_22ns_22_4_1_U2030 mac_muladd_16s_15ns_22ns_22_4_1_U2030 mac_muladd_16s_15ns_22ns_22_4_1_U2042 mac_muladd_16s_15ns_22ns_22_4_1_U2042 mac_muladd_16s_15ns_22ns_22_4_1_U2054 mac_muladd_16s_15ns_22ns_22_4_1_U2054 mac_muladd_16s_15ns_22ns_22_4_1_U2065 mac_muladd_16s_15ns_22ns_22_4_1_U2065 mac_muladd_16s_15ns_22ns_22_4_1_U2075 mac_muladd_16s_15ns_22ns_22_4_1_U2075 mac_muladd_16s_15ns_22ns_22_4_1_U2085 mac_muladd_16s_15ns_22ns_22_4_1_U2085 mac_muladd_15ns_16s_22ns_22_4_1_U2095 mac_muladd_15ns_16s_22ns_22_4_1_U2095 mac_muladd_16s_15ns_22ns_22_4_1_U1971 mac_muladd_16s_15ns_22ns_22_4_1_U1971 mac_muladd_16s_15ns_22ns_22_4_1_U1983 mac_muladd_16s_15ns_22ns_22_4_1_U1983 mac_muladd_16s_15ns_22ns_22_4_1_U1995 mac_muladd_16s_15ns_22ns_22_4_1_U1995 mac_muladd_16s_15ns_22ns_22_4_1_U2007 mac_muladd_16s_15ns_22ns_22_4_1_U2007 mac_muladd_16s_15ns_22ns_22_4_1_U2019 mac_muladd_16s_15ns_22ns_22_4_1_U2019 mac_muladd_16s_15ns_22ns_22_4_1_U2031 mac_muladd_16s_15ns_22ns_22_4_1_U2031 mac_muladd_16s_15ns_22ns_22_4_1_U2043 mac_muladd_16s_15ns_22ns_22_4_1_U2043 mac_muladd_16s_15ns_22ns_22_4_1_U2055 mac_muladd_16s_15ns_22ns_22_4_1_U2055 mac_muladd_16s_15ns_22ns_22_4_1_U2066 mac_muladd_16s_15ns_22ns_22_4_1_U2066 mac_muladd_16s_15ns_22ns_22_4_1_U2076 mac_muladd_16s_15ns_22ns_22_4_1_U2076 mac_muladd_16s_15ns_22ns_22_4_1_U2086 mac_muladd_16s_15ns_22ns_22_4_1_U2086 mac_muladd_16s_15ns_22ns_22_4_1_U2096 mac_muladd_16s_15ns_22ns_22_4_1_U2096 mac_muladd_16s_15ns_22ns_22_4_1_U1972 mac_muladd_16s_15ns_22ns_22_4_1_U1972 mac_muladd_16s_15ns_22ns_22_4_1_U1984 mac_muladd_16s_15ns_22ns_22_4_1_U1984 mac_muladd_16s_15ns_22ns_22_4_1_U1996 mac_muladd_16s_15ns_22ns_22_4_1_U1996 mac_muladd_16s_15ns_22ns_22_4_1_U2008 mac_muladd_16s_15ns_22ns_22_4_1_U2008 mac_muladd_16s_15ns_22ns_22_4_1_U2020 mac_muladd_16s_15ns_22ns_22_4_1_U2020 mac_muladd_16s_15ns_22ns_22_4_1_U2032 mac_muladd_16s_15ns_22ns_22_4_1_U2032 mac_muladd_16s_15ns_22ns_22_4_1_U2044 mac_muladd_16s_15ns_22ns_22_4_1_U2044 mac_muladd_16s_15ns_22ns_22_4_1_U2056 mac_muladd_16s_15ns_22ns_22_4_1_U2056 mac_muladd_16s_15ns_22ns_22_4_1_U2067 mac_muladd_16s_15ns_22ns_22_4_1_U2067 mac_muladd_16s_15ns_22ns_22_4_1_U2077 mac_muladd_16s_15ns_22ns_22_4_1_U2077 mac_muladd_16s_15ns_22ns_22_4_1_U2087 mac_muladd_16s_15ns_22ns_22_4_1_U2087 mac_muladd_16s_15ns_22ns_22_4_1_U2097 mac_muladd_16s_15ns_22ns_22_4_1_U2097 mac_muladd_16s_15ns_22ns_22_4_1_U1973 mac_muladd_16s_15ns_22ns_22_4_1_U1973 mac_muladd_16s_15ns_22ns_22_4_1_U1985 mac_muladd_16s_15ns_22ns_22_4_1_U1985 mac_muladd_16s_15ns_22ns_22_4_1_U1997 mac_muladd_16s_15ns_22ns_22_4_1_U1997 mac_muladd_16s_15ns_22ns_22_4_1_U2009 mac_muladd_16s_15ns_22ns_22_4_1_U2009 mac_muladd_16s_15ns_22ns_22_4_1_U2021 mac_muladd_16s_15ns_22ns_22_4_1_U2021 mac_muladd_16s_15ns_22ns_22_4_1_U2033 mac_muladd_16s_15ns_22ns_22_4_1_U2033 mac_muladd_16s_15ns_22ns_22_4_1_U2045 mac_muladd_16s_15ns_22ns_22_4_1_U2045 mac_muladd_16s_15ns_22ns_22_4_1_U2057 mac_muladd_16s_15ns_22ns_22_4_1_U2057 mac_muladd_16s_15ns_22ns_22_4_1_U2068 mac_muladd_16s_15ns_22ns_22_4_1_U2068 mac_muladd_16s_15ns_22ns_22_4_1_U2078 mac_muladd_16s_15ns_22ns_22_4_1_U2078 mac_muladd_16s_15ns_22ns_22_4_1_U2088 mac_muladd_16s_15ns_22ns_22_4_1_U2088 mac_muladd_16s_15ns_22ns_22_4_1_U2098 mac_muladd_16s_15ns_22ns_22_4_1_U2098 mac_muladd_16s_15ns_22ns_22_4_1_U1974 mac_muladd_16s_15ns_22ns_22_4_1_U1974 mac_muladd_16s_15ns_22ns_22_4_1_U1986 mac_muladd_16s_15ns_22ns_22_4_1_U1986 mac_muladd_16s_15ns_22ns_22_4_1_U1998 mac_muladd_16s_15ns_22ns_22_4_1_U1998 mac_muladd_16s_15ns_22ns_22_4_1_U2010 mac_muladd_16s_15ns_22ns_22_4_1_U2010 mac_muladd_16s_15ns_22ns_22_4_1_U2022 mac_muladd_16s_15ns_22ns_22_4_1_U2022 mac_muladd_16s_15ns_22ns_22_4_1_U2034 mac_muladd_16s_15ns_22ns_22_4_1_U2034 mac_muladd_16s_15ns_22ns_22_4_1_U2046 mac_muladd_16s_15ns_22ns_22_4_1_U2046 mac_muladd_16s_15ns_22ns_22_4_1_U2058 mac_muladd_16s_15ns_22ns_22_4_1_U2058 mac_muladd_16s_15ns_22ns_22_4_1_U2069 mac_muladd_16s_15ns_22ns_22_4_1_U2069 mac_muladd_16s_15ns_22ns_22_4_1_U2079 mac_muladd_16s_15ns_22ns_22_4_1_U2079 mac_muladd_16s_15ns_22ns_22_4_1_U2089 mac_muladd_16s_15ns_22ns_22_4_1_U2089 mac_muladd_16s_15ns_22ns_22_4_1_U2099 mac_muladd_16s_15ns_22ns_22_4_1_U2099 mac_muladd_16s_15ns_22ns_22_4_1_U1975 mac_muladd_16s_15ns_22ns_22_4_1_U1975 mac_muladd_16s_15ns_22ns_22_4_1_U1987 mac_muladd_16s_15ns_22ns_22_4_1_U1987 mac_muladd_16s_15ns_22ns_22_4_1_U1999 mac_muladd_16s_15ns_22ns_22_4_1_U1999 mac_muladd_16s_15ns_22ns_22_4_1_U2011 mac_muladd_16s_15ns_22ns_22_4_1_U2011 mac_muladd_16s_15ns_22ns_22_4_1_U2023 mac_muladd_16s_15ns_22ns_22_4_1_U2023 mac_muladd_16s_15ns_22ns_22_4_1_U2035 mac_muladd_16s_15ns_22ns_22_4_1_U2035 mac_muladd_16s_15ns_22ns_22_4_1_U2047 mac_muladd_16s_15ns_22ns_22_4_1_U2047 mac_muladd_16s_15ns_22ns_22_4_1_U2059 mac_muladd_16s_15ns_22ns_22_4_1_U2059 mac_muladd_16s_15ns_22ns_22_4_1_U2070 mac_muladd_16s_15ns_22ns_22_4_1_U2070 mac_muladd_16s_15ns_22ns_22_4_1_U2080 mac_muladd_16s_15ns_22ns_22_4_1_U2080 mac_muladd_16s_15ns_22ns_22_4_1_U2090 mac_muladd_16s_15ns_22ns_22_4_1_U2090 mac_muladd_16s_15ns_22ns_22_4_1_U2100 mac_muladd_16s_15ns_22ns_22_4_1_U2100 mac_muladd_16s_15ns_22ns_22_4_1_U1976 mac_muladd_16s_15ns_22ns_22_4_1_U1976 mac_muladd_16s_15ns_22ns_22_4_1_U1988 mac_muladd_16s_15ns_22ns_22_4_1_U1988 mac_muladd_16s_15ns_22ns_22_4_1_U2000 mac_muladd_16s_15ns_22ns_22_4_1_U2000 mac_muladd_16s_15ns_22ns_22_4_1_U2012 mac_muladd_16s_15ns_22ns_22_4_1_U2012 mac_muladd_16s_15ns_22ns_22_4_1_U2024 mac_muladd_16s_15ns_22ns_22_4_1_U2024 mac_muladd_16s_15ns_22ns_22_4_1_U2036 mac_muladd_16s_15ns_22ns_22_4_1_U2036 mac_muladd_16s_15ns_22ns_22_4_1_U2048 mac_muladd_16s_15ns_22ns_22_4_1_U2048 mac_muladd_16s_15ns_22ns_22_4_1_U2060 mac_muladd_16s_15ns_22ns_22_4_1_U2060 mac_muladd_16s_15ns_22ns_22_4_1_U2071 mac_muladd_16s_15ns_22ns_22_4_1_U2071 mac_muladd_16s_15ns_22ns_22_4_1_U2081 mac_muladd_16s_15ns_22ns_22_4_1_U2081 mac_muladd_16s_15ns_22ns_22_4_1_U2091 mac_muladd_16s_15ns_22ns_22_4_1_U2091 mac_muladd_16s_15ns_22ns_22_4_1_U2101 mac_muladd_16s_15ns_22ns_22_4_1_U2101 mac_muladd_16s_15ns_22ns_22_4_1_U1977 mac_muladd_16s_15ns_22ns_22_4_1_U1977 mac_muladd_16s_15ns_22ns_22_4_1_U1989 mac_muladd_16s_15ns_22ns_22_4_1_U1989 mac_muladd_16s_15ns_22ns_22_4_1_U2001 mac_muladd_16s_15ns_22ns_22_4_1_U2001 mac_muladd_16s_15ns_22ns_22_4_1_U2013 mac_muladd_16s_15ns_22ns_22_4_1_U2013 mac_muladd_16s_15ns_22ns_22_4_1_U2025 mac_muladd_16s_15ns_22ns_22_4_1_U2025 mac_muladd_16s_15ns_22ns_22_4_1_U2037 mac_muladd_16s_15ns_22ns_22_4_1_U2037 mac_muladd_16s_15ns_22ns_22_4_1_U2049 mac_muladd_16s_15ns_22ns_22_4_1_U2049 mac_muladd_16s_15ns_22ns_22_4_1_U2061 mac_muladd_16s_15ns_22ns_22_4_1_U2061 mac_muladd_16s_15ns_22ns_22_4_1_U2072 mac_muladd_16s_15ns_22ns_22_4_1_U2072 mac_muladd_16s_15ns_22ns_22_4_1_U2082 mac_muladd_16s_15ns_22ns_22_4_1_U2082 mac_muladd_16s_15ns_22ns_22_4_1_U2092 mac_muladd_16s_15ns_22ns_22_4_1_U2092 mac_muladd_16s_15ns_22ns_22_4_1_U2102 mac_muladd_16s_15ns_22ns_22_4_1_U2102 mac_muladd_16s_15ns_22ns_22_4_1_U1978 mac_muladd_16s_15ns_22ns_22_4_1_U1978 mac_muladd_16s_15ns_22ns_22_4_1_U1990 mac_muladd_16s_15ns_22ns_22_4_1_U1990 mac_muladd_16s_15ns_22ns_22_4_1_U2002 mac_muladd_16s_15ns_22ns_22_4_1_U2002 mac_muladd_16s_15ns_22ns_22_4_1_U2014 mac_muladd_16s_15ns_22ns_22_4_1_U2014 mac_muladd_16s_15ns_22ns_22_4_1_U2026 mac_muladd_16s_15ns_22ns_22_4_1_U2026 mac_muladd_16s_15ns_22ns_22_4_1_U2038 mac_muladd_16s_15ns_22ns_22_4_1_U2038 mac_muladd_16s_15ns_22ns_22_4_1_U2050 mac_muladd_16s_15ns_22ns_22_4_1_U2050 mac_muladd_16s_15ns_22ns_22_4_1_U2062 mac_muladd_16s_15ns_22ns_22_4_1_U2062 mac_muladd_16s_15ns_22ns_22_4_1_U2073 mac_muladd_16s_15ns_22ns_22_4_1_U2073 mac_muladd_16s_15ns_22ns_22_4_1_U2083 mac_muladd_16s_15ns_22ns_22_4_1_U2083 mac_muladd_16s_15ns_22ns_22_4_1_U2093 mac_muladd_16s_15ns_22ns_22_4_1_U2093 mac_muladd_16s_15ns_22ns_22_4_1_U2103 mac_muladd_16s_15ns_22ns_22_4_1_U2103 mac_muladd_16s_15ns_22ns_22_4_1_U1979 mac_muladd_16s_15ns_22ns_22_4_1_U1979 mac_muladd_16s_15ns_22ns_22_4_1_U1991 mac_muladd_16s_15ns_22ns_22_4_1_U1991 mac_muladd_16s_15ns_22ns_22_4_1_U2003 mac_muladd_16s_15ns_22ns_22_4_1_U2003 mac_muladd_16s_15ns_22ns_22_4_1_U2015 mac_muladd_16s_15ns_22ns_22_4_1_U2015 mac_muladd_16s_15ns_22ns_22_4_1_U2027 mac_muladd_16s_15ns_22ns_22_4_1_U2027 mac_muladd_16s_15ns_22ns_22_4_1_U2039 mac_muladd_16s_15ns_22ns_22_4_1_U2039 mac_muladd_16s_15ns_22ns_22_4_1_U2051 mac_muladd_16s_15ns_22ns_22_4_1_U2051 mac_muladd_16s_15ns_22ns_22_4_1_U2063 mac_muladd_16s_15ns_22ns_22_4_1_U2063 mac_muladd_16s_15ns_22ns_22_4_1_U2074 mac_muladd_16s_15ns_22ns_22_4_1_U2074 mac_muladd_16s_15ns_22ns_22_4_1_U2084 mac_muladd_16s_15ns_22ns_22_4_1_U2084 mac_muladd_16s_15ns_22ns_22_4_1_U2094 mac_muladd_16s_15ns_22ns_22_4_1_U2094 mac_muladd_16s_15ns_22ns_22_4_1_U2104 mac_muladd_16s_15ns_22ns_22_4_1_U2104</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_2</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_580_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_21</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.597</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_581_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_592_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_608_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_22</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_2_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_3_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_23</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_4_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_5_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_24</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.628</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_5_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_25</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.628</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_4_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_26</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.628</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_3_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_27</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_598_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_2_fu_614_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_28</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_598_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_29</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.659</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_210</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.659</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_16_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_17_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_211</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.659</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_18_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_19_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_212</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.659</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_19_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_213</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.659</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_18_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_214</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.628</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_598_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_17_fu_614_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_215</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.628</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_598_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_16_fu_614_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_216</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_598_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_217</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_598_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_15_fu_614_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_218</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.691</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_14_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_219</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.691</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_13_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_220</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.691</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_12_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_221</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.691</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_11_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_222</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.691</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_10_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_223</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.691</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_9_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_224</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_225</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.691</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_8_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_226</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.691</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_7_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_21_227</Name>
            <Loops>
                <VITIS_LOOP_21_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.691</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_583_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_594_p2" SOURCE="cnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_6_fu_610_p2" SOURCE="cnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_28_3</Name>
            <Loops>
                <VITIS_LOOP_28_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.914</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>32</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.320 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.320 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_28_3>
                        <Name>VITIS_LOOP_28_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30</TripCount>
                        <Latency>30</Latency>
                        <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_28_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_28_3>
                            <Name>VITIS_LOOP_28_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:28</SourceLocation>
                        </VITIS_LOOP_28_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_1527_p2" SOURCE="cnn.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_1554_p2" SOURCE="cnn.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_2_fu_1668_p2" SOURCE="cnn.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7</Name>
            <Loops>
                <VITIS_LOOP_45_6_VITIS_LOOP_47_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>806</Best-caseLatency>
                    <Average-caseLatency>806</Average-caseLatency>
                    <Worst-caseLatency>806</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>806</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                        <Name>VITIS_LOOP_45_6_VITIS_LOOP_47_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>804</Latency>
                        <AbsoluteTimeLatency>8.040 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                            <Name>VITIS_LOOP_45_6_VITIS_LOOP_47_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:45</SourceLocation>
                        </VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1125</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5482</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_7_fu_3845_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_6_fu_3871_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_8_fu_3877_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_3950_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U908" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U907" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U909" SOURCE="cnn.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_3925_p2" SOURCE="cnn.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U937" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U937" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U938" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U938" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U939" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U939" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U940" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U940" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U941" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U941" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U942" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U942" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U943" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U943" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U944" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U944" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U945" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U945" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728</Name>
            <Loops>
                <VITIS_LOOP_45_6_VITIS_LOOP_47_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>806</Best-caseLatency>
                    <Average-caseLatency>806</Average-caseLatency>
                    <Worst-caseLatency>806</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>806</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                        <Name>VITIS_LOOP_45_6_VITIS_LOOP_47_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>804</Latency>
                        <AbsoluteTimeLatency>8.040 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                            <Name>VITIS_LOOP_45_6_VITIS_LOOP_47_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:45</SourceLocation>
                        </VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1125</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5482</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_3845_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_4_fu_3871_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_5_fu_3877_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_3950_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U1086" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U1085" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U1087" SOURCE="cnn.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_3925_p2" SOURCE="cnn.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1115" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1115" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1116" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1116" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1117" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1117" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1118" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1118" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1119" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1119" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1120" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1120" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1121" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1121" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1122" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1122" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1123" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1123" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729</Name>
            <Loops>
                <VITIS_LOOP_45_6_VITIS_LOOP_47_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>806</Best-caseLatency>
                    <Average-caseLatency>806</Average-caseLatency>
                    <Worst-caseLatency>806</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>806</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                        <Name>VITIS_LOOP_45_6_VITIS_LOOP_47_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>804</Latency>
                        <AbsoluteTimeLatency>8.040 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                            <Name>VITIS_LOOP_45_6_VITIS_LOOP_47_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:45</SourceLocation>
                        </VITIS_LOOP_45_6_VITIS_LOOP_47_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1125</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5482</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_3845_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_3871_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_3877_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_3_fu_3950_p2" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U1257" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U1256" SOURCE="cnn.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U1258" SOURCE="cnn.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_3925_p2" SOURCE="cnn.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1286" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1286" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1287" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1287" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1288" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1288" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1289" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1289" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1290" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1290" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1291" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1291" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1292" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1292" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1293" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1293" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1294" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_6_VITIS_LOOP_47_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_22ns_22_4_1_U1294" SOURCE="cnn.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_67_11</Name>
            <Loops>
                <VITIS_LOOP_67_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_67_11>
                        <Name>VITIS_LOOP_67_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_67_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_67_11>
                            <Name>VITIS_LOOP_67_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:67</SourceLocation>
                        </VITIS_LOOP_67_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_894_p2" SOURCE="cnn.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_2_fu_989_p2" SOURCE="cnn.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_3_fu_995_p2" SOURCE="cnn.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_67_1130</Name>
            <Loops>
                <VITIS_LOOP_67_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_67_11>
                        <Name>VITIS_LOOP_67_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_67_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_67_11>
                            <Name>VITIS_LOOP_67_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:67</SourceLocation>
                        </VITIS_LOOP_67_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_885_p2" SOURCE="cnn.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_973_p2" SOURCE="cnn.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_67_1131</Name>
            <Loops>
                <VITIS_LOOP_67_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_67_11>
                        <Name>VITIS_LOOP_67_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_67_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_67_11>
                            <Name>VITIS_LOOP_67_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:67</SourceLocation>
                        </VITIS_LOOP_67_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_885_p2" SOURCE="cnn.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_973_p2" SOURCE="cnn.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_14</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>290</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_375_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_8_fu_436_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_389_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1550" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1550" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1432</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>310</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_448_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_401_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1571" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1571" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1433</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>310</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_2_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_448_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_401_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1590" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1590" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1434</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>311</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_3_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_448_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_401_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1609" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1609" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1435</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>311</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_4_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_448_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_401_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1628" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1628" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1436</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>311</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_5_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_448_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_401_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1647" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1647" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1437</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>312</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_6_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_448_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_401_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1666" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1666" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1438</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>312</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_7_fu_448_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_401_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1685" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1685" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1439</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>312</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_6_fu_448_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_401_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1704" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1704" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1440</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>312</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_5_fu_448_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_401_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1723" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1723" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1441</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>312</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_4_fu_448_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_401_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1742" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1742" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1442</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>311</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_3_fu_452_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_405_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1761" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1761" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1443</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>311</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_2_fu_452_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_405_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1780" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1780" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_80_1444</Name>
            <Loops>
                <VITIS_LOOP_80_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2357</Best-caseLatency>
                    <Average-caseLatency>2357</Average-caseLatency>
                    <Worst-caseLatency>2357</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2357</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_14>
                        <Name>VITIS_LOOP_80_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2352</TripCount>
                        <Latency>2355</Latency>
                        <AbsoluteTimeLatency>23.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_14>
                            <Name>VITIS_LOOP_80_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>139</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_377_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_448_p2" SOURCE="cnn.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_390_p2" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_401_p2" SOURCE="cnn.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1799" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_80_14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U1799" SOURCE="cnn.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36041</Best-caseLatency>
                    <Average-caseLatency>36041</Average-caseLatency>
                    <Worst-caseLatency>36041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36042</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:93</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>14</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>329</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>14815</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57131</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_U" SOURCE="cnn.cpp:17" STORAGESIZE="1 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_1_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_2_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_3_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_4_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_5_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_6_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_7_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_8_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_9_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_10_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_11_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_12_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_13_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_14_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_15_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_16_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_17_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_18_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_19_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_20_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_21_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_22_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_23_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_24_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_25_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_26_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_27_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_28_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_29_U" SOURCE="cnn.cpp:17" STORAGESIZE="1 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_30_U" SOURCE="cnn.cpp:17" STORAGESIZE="1 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_31_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_32_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_33_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_34_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_35_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_36_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_37_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_38_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_39_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_40_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_41_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_42_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_43_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_44_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_45_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_46_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_47_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_48_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_49_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_50_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_51_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_52_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_53_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_54_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_55_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_56_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_57_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_58_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_59_U" SOURCE="cnn.cpp:17" STORAGESIZE="1 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_60_U" SOURCE="cnn.cpp:17" STORAGESIZE="1 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_61_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_62_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_63_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_64_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_65_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_66_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_67_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_68_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_69_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_70_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_71_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_72_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_73_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_74_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_75_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_76_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_77_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_78_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_79_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_80_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_81_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_82_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_83_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_84_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_85_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_86_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_87_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_88_U" SOURCE="cnn.cpp:17" STORAGESIZE="16 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_input_89_U" SOURCE="cnn.cpp:17" STORAGESIZE="1 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_input_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_1_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_1_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_1_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_2_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_2_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_2_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_3_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_3_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_3_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_4_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_4_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_4_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_5_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_5_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_5_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_6_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_6_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_6_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_7_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_7_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_7_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_8_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_8_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_8_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_9_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_9_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_9_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_10_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_10_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_10_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_11_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_11_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_11_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_12_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_12_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_12_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_13_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_13_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_13_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_14_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_14_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_14_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_15_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_15_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_15_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_16_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_16_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_16_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_17_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_17_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_17_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_18_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_18_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_18_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_19_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_19_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_19_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_20_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_20_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_20_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_21_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_21_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_21_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_22_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_22_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_22_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_23_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_23_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_23_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_24_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_24_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_24_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_25_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_25_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_25_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_26_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_26_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_26_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_0_27_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_1_27_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_conv_2_27_U" SOURCE="cnn.cpp:38" STORAGESIZE="15 28 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_conv_2_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_1_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_2_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_3_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_4_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_5_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_6_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_7_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_8_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_9_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_10_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_11_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_12_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="flattened_output_13_U" SOURCE="cnn.cpp:63" STORAGESIZE="15 168 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="flattened_output_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1817" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1817" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1827" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1827" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1841" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1841" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1853" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1853" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1864" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1864" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1876" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1876" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1886" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1886" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1896" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1896" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1907" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1907" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1916" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1916" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1927" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1927" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1936" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1936" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1946" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1946" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1956" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1956" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1818" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1818" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1828" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1828" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1842" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1842" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1854" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1854" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1865" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1865" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1877" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1877" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1887" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1887" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1897" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1897" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1908" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1908" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1917" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1917" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1928" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1928" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1937" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1937" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1947" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1947" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1957" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1957" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1819" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1819" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1829" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1829" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1843" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1843" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1855" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1855" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1866" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1866" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1878" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1878" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1888" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1888" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1898" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1898" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1909" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1909" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1918" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1918" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1929" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1929" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1938" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1938" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1948" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1948" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1958" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1958" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1820" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1820" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1830" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1830" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1844" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1844" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1856" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1856" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1867" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1867" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1879" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1879" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1889" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1889" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1899" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1899" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1910" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1910" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1919" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1919" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1930" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1930" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1939" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1939" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1949" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1949" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1959" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1959" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1821" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1821" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1831" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1831" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1845" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1845" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1857" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1857" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1868" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1868" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1880" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1880" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1890" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1890" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1900" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1900" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1911" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1911" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1920" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1920" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1931" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1931" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1940" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1940" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1950" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1950" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1960" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1960" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1822" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1822" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1832" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1832" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1846" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1846" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1858" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1858" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1869" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1869" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1881" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1881" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1891" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1891" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1901" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1901" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1912" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1912" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1921" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1921" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1932" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1932" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1941" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1941" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1951" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1951" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1961" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1961" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1823" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1823" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1833" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1833" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1847" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1847" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1859" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1859" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1870" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1870" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1882" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1882" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1892" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1892" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1902" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1902" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1913" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1913" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1922" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1922" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1933" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1933" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1942" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1942" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1952" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1952" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1964" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1964" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1824" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1824" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1834" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1834" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1848" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1848" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1860" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1860" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1871" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1871" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1883" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1883" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1893" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1893" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1903" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1903" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1914" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1914" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1923" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1923" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1934" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1934" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1953" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1953" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1965" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1965" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1980" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1980" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1825" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1825" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1835" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1835" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1849" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1849" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1861" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1861" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1872" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1872" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1884" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1884" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1894" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1894" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1904" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1904" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1915" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1915" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1935" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1935" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1954" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1954" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1966" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1966" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1981" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1981" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2004" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2004" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1826" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1826" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1836" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1836" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1850" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1850" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1862" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1862" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1873" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1873" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1885" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1885" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1895" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1895" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1924" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1924" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1943" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1943" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1955" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1955" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1967" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1967" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1992" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1992" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2016" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2016" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2028" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2028" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1837" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1837" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1839" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1839" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1851" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1851" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1863" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1863" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1874" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1874" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1905" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1905" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1925" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1925" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1944" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1944" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1962" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1962" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1968" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1968" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1993" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1993" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2017" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2017" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2040" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2040" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2052" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2052" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1838" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1838" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1840" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1840" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1852" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1852" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1875" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1875" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1906" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1906" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1926" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1926" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1945" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1945" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1963" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1963" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1969" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1969" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2005" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2005" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2029" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2029" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2041" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2041" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2053" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2053" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2064" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2064" SOURCE="cnn.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1970" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1970" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1982" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1982" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1994" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1994" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2006" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2006" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2018" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2018" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2030" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2030" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2042" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2042" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2054" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2054" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2065" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2065" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2075" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2075" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2085" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2085" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U2095" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_16s_22ns_22_4_1_U2095" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1971" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1971" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1983" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1983" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1995" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1995" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2007" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2007" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2019" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2019" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2031" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2031" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2043" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2043" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2055" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2055" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2066" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2066" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2076" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2076" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2086" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2086" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2096" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2096" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1972" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1972" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1984" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1984" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1996" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1996" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2008" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2008" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2020" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2020" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2032" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2032" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2044" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2044" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2056" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2056" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2067" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2067" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2077" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2077" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2087" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2087" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2097" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2097" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1973" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1973" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1985" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1985" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1997" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1997" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2009" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2009" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2021" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2021" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2033" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2033" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2045" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2045" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2057" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2057" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2068" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2068" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2078" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2078" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2088" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2088" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2098" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2098" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1974" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1974" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1986" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1986" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1998" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1998" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2010" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2010" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2022" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2022" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2034" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2034" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2046" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2046" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2058" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2058" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2069" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2069" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2079" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2079" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2089" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2089" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2099" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2099" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1975" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1975" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1987" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1987" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1999" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1999" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2011" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2011" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2023" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2023" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2035" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2035" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2047" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2047" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2059" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2059" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2070" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2070" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2080" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2080" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2090" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2090" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2100" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2100" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1976" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1976" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1988" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1988" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2000" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2000" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2012" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2012" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2024" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2024" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2036" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2036" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2048" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2048" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2060" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2060" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2071" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2071" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2081" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2081" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2091" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2091" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2101" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2101" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1977" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1977" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1989" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1989" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2001" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2001" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2013" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2013" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2025" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2025" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2037" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2037" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2049" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2049" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2061" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2061" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2072" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2072" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2082" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2082" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2092" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2092" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2102" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2102" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1978" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1978" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1990" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1990" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2002" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2002" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2014" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2014" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2026" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2026" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2038" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2038" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2050" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2050" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2062" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2062" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2073" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2073" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2083" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2083" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2093" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2093" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2103" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2103" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1979" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1979" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1991" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U1991" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2003" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2003" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2015" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2015" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2027" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2027" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2039" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2039" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2051" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2051" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2063" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2063" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2074" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2074" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2084" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2084" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2094" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2094" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2104" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_22ns_22_4_1_U2104" SOURCE="cnn.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_119"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_r_address1" name="input_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce1" name="input_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q1" name="input_r_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel" index="1" direction="in" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="kernel_address0" name="kernel_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="kernel_ce0" name="kernel_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="kernel_q0" name="kernel_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="kernel_address1" name="kernel_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="kernel_ce1" name="kernel_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="kernel_q1" name="kernel_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="2" direction="in" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="bias_address0" name="bias_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bias_ce0" name="bias_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bias_q0" name="bias_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W1" index="3" direction="in" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="W1_address0" name="W1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="W1_ce0" name="W1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="W1_q0" name="W1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b1" index="4" direction="in" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="b1_address0" name="b1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="b1_ce0" name="b1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="b1_q0" name="b1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W2" index="5" direction="in" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="W2_address0" name="W2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="W2_ce0" name="W2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="W2_q0" name="W2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="W2_address1" name="W2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="W2_ce1" name="W2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="W2_q1" name="W2_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b2" index="6" direction="in" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="b2_address0" name="b2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="b2_ce0" name="b2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="b2_q0" name="b2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="b2_address1" name="b2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="b2_ce1" name="b2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="b2_q1" name="b2_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W3" index="7" direction="in" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="W3_address0" name="W3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="W3_ce0" name="W3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="W3_q0" name="W3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="W3_address1" name="W3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="W3_ce1" name="W3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="W3_q1" name="W3_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b3" index="8" direction="in" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="b3_address0" name="b3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="b3_ce0" name="b3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="b3_q0" name="b3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="b3_address1" name="b3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="b3_ce1" name="b3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="b3_q1" name="b3_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_fc3" index="9" direction="out" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="output_fc3_address0" name="output_fc3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_fc3_ce0" name="output_fc3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_fc3_we0" name="output_fc3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_fc3_d0" name="output_fc3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_fc3_address1" name="output_fc3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_fc3_ce1" name="output_fc3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_fc3_we1" name="output_fc3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_fc3_d1" name="output_fc3_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="input_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="kernel_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kernel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="kernel_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kernel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="kernel_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kernel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernel_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="kernel_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernel_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kernel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="bias_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="bias_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="W1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="W1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>W1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="W1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="W1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="W1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>W1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="W1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="b1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="b1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="W2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="W2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>W2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="W2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="W2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="W2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>W2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="W2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="W2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="W2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>W2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="W2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="W2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="W2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>W2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="W2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="b2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="b2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="b2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="b2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="W3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="W3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>W3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="W3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="W3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="W3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>W3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="W3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="W3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="W3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>W3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="W3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="W3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="W3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>W3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="W3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="b3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="b3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="b3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="b3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_fc3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="output_fc3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_fc3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_fc3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_fc3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_fc3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_fc3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_fc3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_fc3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="output_fc3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_fc3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_fc3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_fc3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_fc3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_fc3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_fc3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="W1_address0">out, 16</column>
                    <column name="W1_q0">in, 16</column>
                    <column name="W2_address0">out, 8</column>
                    <column name="W2_address1">out, 8</column>
                    <column name="W2_q0">in, 16</column>
                    <column name="W2_q1">in, 16</column>
                    <column name="W3_address0">out, 7</column>
                    <column name="W3_address1">out, 7</column>
                    <column name="W3_q0">in, 16</column>
                    <column name="W3_q1">in, 16</column>
                    <column name="b1_address0">out, 4</column>
                    <column name="b1_q0">in, 16</column>
                    <column name="b2_address0">out, 4</column>
                    <column name="b2_address1">out, 4</column>
                    <column name="b2_q0">in, 16</column>
                    <column name="b2_q1">in, 16</column>
                    <column name="b3_address0">out, 4</column>
                    <column name="b3_address1">out, 4</column>
                    <column name="b3_q0">in, 16</column>
                    <column name="b3_q1">in, 16</column>
                    <column name="bias_address0">out, 2</column>
                    <column name="bias_q0">in, 16</column>
                    <column name="input_r_address0">out, 10</column>
                    <column name="input_r_address1">out, 10</column>
                    <column name="input_r_q0">in, 16</column>
                    <column name="input_r_q1">in, 16</column>
                    <column name="kernel_address0">out, 5</column>
                    <column name="kernel_address1">out, 5</column>
                    <column name="kernel_q0">in, 16</column>
                    <column name="kernel_q1">in, 16</column>
                    <column name="output_fc3_address0">out, 4</column>
                    <column name="output_fc3_address1">out, 4</column>
                    <column name="output_fc3_d0">out, 16</column>
                    <column name="output_fc3_d1">out, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="kernel">in, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="bias">in, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="W1">in, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="b1">in, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="W2">in, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="b2">in, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="W3">in, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="b3">in, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output_fc3">out, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset</column>
                    <column name="input">input_r_ce0, port, </column>
                    <column name="input">input_r_q0, port, </column>
                    <column name="input">input_r_address1, port, offset</column>
                    <column name="input">input_r_ce1, port, </column>
                    <column name="input">input_r_q1, port, </column>
                    <column name="kernel">kernel_address0, port, offset</column>
                    <column name="kernel">kernel_ce0, port, </column>
                    <column name="kernel">kernel_q0, port, </column>
                    <column name="kernel">kernel_address1, port, offset</column>
                    <column name="kernel">kernel_ce1, port, </column>
                    <column name="kernel">kernel_q1, port, </column>
                    <column name="bias">bias_address0, port, offset</column>
                    <column name="bias">bias_ce0, port, </column>
                    <column name="bias">bias_q0, port, </column>
                    <column name="W1">W1_address0, port, offset</column>
                    <column name="W1">W1_ce0, port, </column>
                    <column name="W1">W1_q0, port, </column>
                    <column name="b1">b1_address0, port, offset</column>
                    <column name="b1">b1_ce0, port, </column>
                    <column name="b1">b1_q0, port, </column>
                    <column name="W2">W2_address0, port, offset</column>
                    <column name="W2">W2_ce0, port, </column>
                    <column name="W2">W2_q0, port, </column>
                    <column name="W2">W2_address1, port, offset</column>
                    <column name="W2">W2_ce1, port, </column>
                    <column name="W2">W2_q1, port, </column>
                    <column name="b2">b2_address0, port, offset</column>
                    <column name="b2">b2_ce0, port, </column>
                    <column name="b2">b2_q0, port, </column>
                    <column name="b2">b2_address1, port, offset</column>
                    <column name="b2">b2_ce1, port, </column>
                    <column name="b2">b2_q1, port, </column>
                    <column name="W3">W3_address0, port, offset</column>
                    <column name="W3">W3_ce0, port, </column>
                    <column name="W3">W3_q0, port, </column>
                    <column name="W3">W3_address1, port, offset</column>
                    <column name="W3">W3_ce1, port, </column>
                    <column name="W3">W3_q1, port, </column>
                    <column name="b3">b3_address0, port, offset</column>
                    <column name="b3">b3_ce0, port, </column>
                    <column name="b3">b3_q0, port, </column>
                    <column name="b3">b3_address1, port, offset</column>
                    <column name="b3">b3_ce1, port, </column>
                    <column name="b3">b3_q1, port, </column>
                    <column name="output_fc3">output_fc3_address0, port, offset</column>
                    <column name="output_fc3">output_fc3_ce0, port, </column>
                    <column name="output_fc3">output_fc3_we0, port, </column>
                    <column name="output_fc3">output_fc3_d0, port, </column>
                    <column name="output_fc3">output_fc3_address1, port, offset</column>
                    <column name="output_fc3">output_fc3_ce1, port, </column>
                    <column name="output_fc3">output_fc3_we1, port, </column>
                    <column name="output_fc3">output_fc3_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="unroll" location="cnn.cpp:20" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:22" status="valid" parentFunction="cnn" variable="" isDirective="0" options="factor = 2"/>
        <Pragma type="unroll" location="cnn.cpp:30" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:41" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:50" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:52" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:66" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:69" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:78" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:89" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:92" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:100" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:103" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport/>
</profile>

