# Copyright (C) 2024, Advanced Micro Devices, Inc. All rights reserved.
#
# This file is subject to the Xilinx Design License Agreement located
# in the LICENSE.md file in the root directory of this repository.
#
# This file contains confidential and proprietary information of Xilinx, Inc.
# and is protected under U.S. and international copyright and other
# intellectual property laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any rights to the materials
# distributed herewith. Except as otherwise provided in a valid license issued to
# you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE
# MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY
# DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY,
# INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT, OR
# FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether
# in contract or tort, including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature related to, arising
# under or in connection with these materials, including for any direct, or any
# indirect, special, incidental, or consequential loss or damage (including loss
# of data, profits, goodwill, or any type of loss or damage suffered as a result
# of any action brought by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the possibility of the
# same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-safe, or for use in
# any application requiring failsafe performance, such as life-support or safety
# devices or systems, Class III medical devices, nuclear facilities, applications
# related to the deployment of airbags, or any other applications that could lead
# to death, personal injury, or severe property or environmental damage
# (individually and collectively, "Critical Applications"). Customer assumes the
# sole risk and liability of any use of Xilinx products in Critical Applications,
# subject only to applicable laws and regulations governing limitations on product
# liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
import os
import sys

partition_name = sys.argv[1] # Partition name
start_delim_repo = "set_property ip_repo_paths [list $::env(FINN_ROOT)/finn-rtllib/memstream"
end_delim_repo = "] [current_project]"
start_delim_bd = "create_bd_design"
end_delim_bd = "validate_bd_design"

input_file_path = "${GEN_FINN_PATH}/output_gen_ip_" + partition_name + "/stitched_ip/make_project.tcl"
output_file_path = "${CMAKE_BINARY_DIR}/make_bd_" + partition_name + ".tcl"

with open(input_file_path, 'r') as file:
    content = file.read()

    # Repo
start_index = content.find(start_delim_repo)
start_index += len(start_delim_repo)
end_index = content.find(end_delim_repo, start_index)

extracted_string = "set ip_repo_lcl { "
extracted_string += content[start_index:end_index] + " }\n"
extracted_string += "set ip_repo_get [get_property ip_repo_paths [current_project]]\n"
extracted_string += "set ip_repo_get [concat $ip_repo_get $ip_repo_lcl]\n"
extracted_string += "set_property ip_repo_paths $ip_repo_get [current_project]\n"
extracted_string += "update_ip_catalog\n"

# BD
start_index = content.find(start_delim_bd)
end_index = content.find(end_delim_bd, start_index)
end_index += len(end_delim_bd)

extracted_string += content[start_index:end_index]
extracted_string += "\n save_bd_design\n"

with open(output_file_path, 'w') as output_file:
    output_file.write(extracted_string)