# system info finalproject on 2023.04.11.22:33:22
system_info:
name,value
DEVICE,10M50DAF484C7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1681277556
#
#
# Files generated for finalproject on 2023.04.11.22:33:22
files:
filepath,kind,attributes,module,is_top
simulation/finalproject.vhd,VHDL,,finalproject,true
simulation/finalproject_rst_controller.vhd,VHDL,,finalproject,false
simulation/finalproject_rst_controller_001.vhd,VHDL,,finalproject,false
simulation/submodules/finalproject.sv,SYSTEM_VERILOG,,finalproject_VGA_text_mode_controller_0,false
simulation/submodules/finalproject_hex_digits_pio.vhd,VHDL,,finalproject_hex_digits_pio,false
simulation/submodules/finalproject_jtag_uart_0.vhd,VHDL,,finalproject_jtag_uart_0,false
simulation/submodules/finalproject_key.vhd,VHDL,,finalproject_key,false
simulation/submodules/finalproject_keycode.vhd,VHDL,,finalproject_keycode,false
simulation/submodules/finalproject_leds_pio.vhd,VHDL,,finalproject_leds_pio,false
simulation/submodules/finalproject_nios2_gen2_0.v,VERILOG,,finalproject_nios2_gen2_0,false
simulation/submodules/finalproject_sdram.vhd,VHDL,,finalproject_sdram,false
simulation/submodules/finalproject_sdram_pll.vho,VHDL,,finalproject_sdram_pll,false
simulation/submodules/finalproject_spi_0.vhd,VHDL,,finalproject_spi_0,false
simulation/submodules/finalproject_sysid_qsys_0.v,VERILOG,,finalproject_sysid_qsys_0,false
simulation/submodules/finalproject_timer_0.vhd,VHDL,,finalproject_timer_0,false
simulation/submodules/finalproject_usb_gpx.vhd,VHDL,,finalproject_usb_gpx,false
simulation/submodules/finalproject_usb_rst.vhd,VHDL,,finalproject_usb_rst,false
simulation/submodules/finalproject_mm_interconnect_0.v,VERILOG,,finalproject_mm_interconnect_0,false
simulation/submodules/finalproject_irq_mapper.sv,SYSTEM_VERILOG,,finalproject_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/finalproject_nios2_gen2_0_cpu.sdc,SDC,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu.v,VERILOG,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v,VERILOG,,finalproject_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/finalproject_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,finalproject_mm_interconnect_0_router,false
simulation/submodules/finalproject_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,finalproject_mm_interconnect_0_router_002,false
simulation/submodules/finalproject_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,finalproject_mm_interconnect_0_router_007,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/finalproject_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,finalproject_mm_interconnect_0_cmd_demux,false
simulation/submodules/finalproject_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,finalproject_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,finalproject_mm_interconnect_0_cmd_mux,false
simulation/submodules/finalproject_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,finalproject_mm_interconnect_0_rsp_demux,false
simulation/submodules/finalproject_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,finalproject_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,finalproject_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,finalproject_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_005.vhd,VHDL,,finalproject_mm_interconnect_0_avalon_st_adapter_005,false
simulation/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv,SYSTEM_VERILOG,,finalproject_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
finalproject.VGA_text_mode_controller_0,finalproject_VGA_text_mode_controller_0
finalproject.hex_digits_pio,finalproject_hex_digits_pio
finalproject.jtag_uart_0,finalproject_jtag_uart_0
finalproject.key,finalproject_key
finalproject.keycode,finalproject_keycode
finalproject.leds_pio,finalproject_leds_pio
finalproject.nios2_gen2_0,finalproject_nios2_gen2_0
finalproject.nios2_gen2_0.cpu,finalproject_nios2_gen2_0_cpu
finalproject.sdram,finalproject_sdram
finalproject.sdram_pll,finalproject_sdram_pll
finalproject.spi_0,finalproject_spi_0
finalproject.sysid_qsys_0,finalproject_sysid_qsys_0
finalproject.timer_0,finalproject_timer_0
finalproject.usb_gpx,finalproject_usb_gpx
finalproject.usb_irq,finalproject_usb_gpx
finalproject.usb_rst,finalproject_usb_rst
finalproject.mm_interconnect_0,finalproject_mm_interconnect_0
finalproject.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
finalproject.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
finalproject.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.VGA_text_mode_controller_0_avalon_mm_slave_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.sdram_pll_pll_slave_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.keycode_s1_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.usb_irq_s1_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.usb_gpx_s1_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.usb_rst_s1_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.hex_digits_pio_s1_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.leds_pio_s1_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.key_s1_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.spi_0_spi_control_port_translator,altera_merlin_slave_translator
finalproject.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
finalproject.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
finalproject.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.VGA_text_mode_controller_0_avalon_mm_slave_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.sdram_pll_pll_slave_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.keycode_s1_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.usb_irq_s1_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.usb_gpx_s1_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.usb_rst_s1_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.hex_digits_pio_s1_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.leds_pio_s1_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.key_s1_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.spi_0_spi_control_port_agent,altera_merlin_slave_agent
finalproject.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.VGA_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.sdram_pll_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.keycode_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.usb_irq_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.usb_gpx_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.usb_rst_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.hex_digits_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.leds_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.spi_0_spi_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
finalproject.mm_interconnect_0.router,finalproject_mm_interconnect_0_router
finalproject.mm_interconnect_0.router_001,finalproject_mm_interconnect_0_router
finalproject.mm_interconnect_0.router_002,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_003,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_004,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_005,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_006,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_008,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_009,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_010,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_011,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_012,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_013,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_014,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_015,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_016,finalproject_mm_interconnect_0_router_002
finalproject.mm_interconnect_0.router_007,finalproject_mm_interconnect_0_router_007
finalproject.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
finalproject.mm_interconnect_0.cmd_demux,finalproject_mm_interconnect_0_cmd_demux
finalproject.mm_interconnect_0.cmd_demux_001,finalproject_mm_interconnect_0_cmd_demux
finalproject.mm_interconnect_0.cmd_mux,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_001,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_002,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_003,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_004,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_005,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_006,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_007,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_008,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_009,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_010,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_011,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_012,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_013,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.cmd_mux_014,finalproject_mm_interconnect_0_cmd_mux
finalproject.mm_interconnect_0.rsp_demux,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_001,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_002,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_003,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_004,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_005,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_006,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_007,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_008,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_009,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_010,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_011,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_012,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_013,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_demux_014,finalproject_mm_interconnect_0_rsp_demux
finalproject.mm_interconnect_0.rsp_mux,finalproject_mm_interconnect_0_rsp_mux
finalproject.mm_interconnect_0.rsp_mux_001,finalproject_mm_interconnect_0_rsp_mux
finalproject.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
finalproject.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
finalproject.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
finalproject.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
finalproject.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
finalproject.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
finalproject.mm_interconnect_0.avalon_st_adapter,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_001,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_002,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_003,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_004,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_006,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_007,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_008,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_009,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_010,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_011,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_012,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_013,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_014,finalproject_mm_interconnect_0_avalon_st_adapter
finalproject.mm_interconnect_0.avalon_st_adapter_014.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproject.mm_interconnect_0.avalon_st_adapter_005,finalproject_mm_interconnect_0_avalon_st_adapter_005
finalproject.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,finalproject_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
finalproject.irq_mapper,finalproject_irq_mapper
finalproject.rst_controller,altera_reset_controller
finalproject.rst_controller_001,altera_reset_controller
finalproject.rst_controller,altera_reset_controller
finalproject.rst_controller_001,altera_reset_controller
