--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml main_REC.twx main_REC.ncd -o main_REC.twr main_REC.pcf -ucf
main_REC.ucf

Design file:              main_REC.ncd
Physical constraint file: main_REC.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X47Y92.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.338ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.303ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.AQ      Tcklo                 0.581   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y92.D4      net (fanout=2)        0.534   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y92.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X47Y92.A2      net (fanout=1)        0.957   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X47Y92.A       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X47Y92.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X47Y92.CLK     Tas                   0.373   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.669ns logic, 1.634ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X45Y92.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.983ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.AQ      Tcklo                 0.581   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y92.A2      net (fanout=2)        0.737   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y92.A       Tilo                  0.254   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X45Y92.AX      net (fanout=1)        0.262   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X45Y92.CLK     Tdick                 0.114   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.948ns (0.949ns logic, 0.999ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y92.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.692ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.AQ      Tcklo                 0.581   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y92.A2      net (fanout=2)        0.737   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y92.CLK     Tas                   0.339   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.657ns (0.920ns logic, 0.737ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y92.A2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.801ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.836ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.AQ      Tcklo                 0.277   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y92.A2      net (fanout=2)        0.362   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y92.CLK     Tah         (-Th)    -0.197   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.474ns logic, 0.362ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X45Y92.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.906ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.AQ      Tcklo                 0.277   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y92.A2      net (fanout=2)        0.362   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y92.A       Tilo                  0.156   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X45Y92.AX      net (fanout=1)        0.087   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X45Y92.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.492ns logic, 0.449ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X47Y92.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.541ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.576ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.AQ      Tcklo                 0.277   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X44Y92.D4      net (fanout=2)        0.226   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X44Y92.CMUX    Topdc                 0.245   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X47Y92.A2      net (fanout=1)        0.446   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X47Y92.A       Tilo                  0.156   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X47Y92.B6      net (fanout=1)        0.011   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X47Y92.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (0.893ns logic, 0.683ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X44Y94.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.047ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.047ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X48Y107.D4     net (fanout=1)        0.968   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X48Y107.DMUX   Tilo                  0.326   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X41Y96.D4      net (fanout=10)       2.798   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X44Y94.CLK     net (fanout=4)        1.171   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.047ns (1.110ns logic, 4.937ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.994ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.994ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y93.BQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X45Y93.A1      net (fanout=4)        1.539   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X45Y93.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X41Y96.D3      net (fanout=10)       1.241   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X44Y94.CLK     net (fanout=4)        1.171   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.994ns (1.043ns logic, 3.951ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.426ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.426ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X47Y93.D2      net (fanout=8)        1.221   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X47Y93.DMUX    Tilo                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X41Y96.D6      net (fanout=1)        1.008   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X44Y94.CLK     net (fanout=4)        1.171   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (1.026ns logic, 3.400ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X44Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.869ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.590ns (Levels of Logic = 0)
  Clock Path Skew:      -1.244ns (3.211 - 4.455)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y98.DQ      Tcko                  0.525   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X44Y94.SR      net (fanout=11)       0.863   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X44Y94.CLK     Trck                  0.202   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.727ns logic, 0.863ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X44Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.961ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.761ns (Levels of Logic = 0)
  Clock Path Skew:      1.687ns (3.420 - 1.733)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y98.DQ      Tcko                  0.234   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X44Y94.SR      net (fanout=11)       0.442   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X44Y94.CLK     Tremck      (-Th)    -0.085   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.319ns logic, 0.442ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3481 paths analyzed, 621 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.178ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X45Y91.B4), 733 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.143ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             2.100   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    SLICE_X24Y36.D1      net (fanout=1)        1.624   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<167>
    SLICE_X24Y36.D       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1920
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1920
    SLICE_X24Y36.B1      net (fanout=1)        0.543   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1920
    SLICE_X24Y36.B       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1920
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145
    SLICE_X53Y41.B2      net (fanout=1)        2.783   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145
    SLICE_X53Y41.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1917
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91
    SLICE_X40Y55.D4      net (fanout=1)        1.901   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91
    SLICE_X40Y55.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_82
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7
    SLICE_X45Y91.C5      net (fanout=1)        3.077   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X45Y91.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X45Y91.B4      net (fanout=1)        0.352   icon_control0<3>
    SLICE_X45Y91.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.143ns (3.863ns logic, 10.280ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.980ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOA15   Trcko_DOA             2.100   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
    SLICE_X24Y36.A4      net (fanout=1)        1.861   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<160>
    SLICE_X24Y36.A       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1920
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1828
    SLICE_X24Y36.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1828
    SLICE_X24Y36.B       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1920
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145
    SLICE_X53Y41.B2      net (fanout=1)        2.783   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145
    SLICE_X53Y41.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1917
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91
    SLICE_X40Y55.D4      net (fanout=1)        1.901   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91
    SLICE_X40Y55.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_82
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7
    SLICE_X45Y91.C5      net (fanout=1)        3.077   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X45Y91.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X45Y91.B4      net (fanout=1)        0.352   icon_control0<3>
    SLICE_X45Y91.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.980ns (3.863ns logic, 10.117ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.930ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             2.100   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    SLICE_X24Y36.D2      net (fanout=1)        1.411   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<166>
    SLICE_X24Y36.D       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1920
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1920
    SLICE_X24Y36.B1      net (fanout=1)        0.543   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1920
    SLICE_X24Y36.B       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1920
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145
    SLICE_X53Y41.B2      net (fanout=1)        2.783   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145
    SLICE_X53Y41.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1917
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91
    SLICE_X40Y55.D4      net (fanout=1)        1.901   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91
    SLICE_X40Y55.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_82
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7
    SLICE_X45Y91.C5      net (fanout=1)        3.077   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X45Y91.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X45Y91.B4      net (fanout=1)        0.352   icon_control0<3>
    SLICE_X45Y91.CLK     Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.930ns (3.863ns logic, 10.067ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAMB16_X3Y18.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      13.363ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X48Y107.D4     net (fanout=1)        0.968   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X48Y107.DMUX   Tilo                  0.326   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y91.B6      net (fanout=10)       3.576   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y91.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y18.ENA     net (fanout=31)       7.489   icon_control0<6>
    RAMB16_X3Y18.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     13.363ns (1.330ns logic, 12.033ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.816ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X35Y91.A4      net (fanout=8)        2.602   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X35Y91.A       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X35Y91.B4      net (fanout=1)        0.557   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X35Y91.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y18.ENA     net (fanout=31)       7.489   icon_control0<6>
    RAMB16_X3Y18.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     11.816ns (1.168ns logic, 10.648ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.700ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y93.BQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X45Y93.A1      net (fanout=4)        1.539   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X45Y93.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y91.B2      net (fanout=10)       1.409   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y91.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y18.ENA     net (fanout=31)       7.489   icon_control0<6>
    RAMB16_X3Y18.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     11.700ns (1.263ns logic, 10.437ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18 (RAMB16_X3Y20.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      12.911ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X48Y107.D4     net (fanout=1)        0.968   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X48Y107.DMUX   Tilo                  0.326   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y91.B6      net (fanout=10)       3.576   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y91.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y20.ENA     net (fanout=31)       7.037   icon_control0<6>
    RAMB16_X3Y20.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     12.911ns (1.330ns logic, 11.581ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.364ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X35Y91.A4      net (fanout=8)        2.602   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X35Y91.A       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X35Y91.B4      net (fanout=1)        0.557   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X35Y91.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y20.ENA     net (fanout=31)       7.037   icon_control0<6>
    RAMB16_X3Y20.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     11.364ns (1.168ns logic, 10.196ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.248ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y93.BQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X45Y93.A1      net (fanout=4)        1.539   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X45Y93.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y91.B2      net (fanout=10)       1.409   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y91.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y20.ENA     net (fanout=31)       7.037   icon_control0<6>
    RAMB16_X3Y20.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     11.248ns (1.263ns logic, 9.985ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X48Y79.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y79.DQ      Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X48Y79.CI      net (fanout=1)        0.147   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X48Y79.CLK     Tdh         (-Th)    -0.050   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.248ns logic, 0.147ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X45Y75.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y75.CQ      Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X45Y75.DX      net (fanout=2)        0.142   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X45Y75.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (SLICE_X45Y76.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y76.CQ      Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X45Y76.DX      net (fanout=2)        0.142   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X45Y76.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.791ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X44Y93.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y110.D3     net (fanout=3)        0.359   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X54Y110.D      Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X44Y93.CE      net (fanout=3)        2.419   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X44Y93.CLK     Tceck                 0.313   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (0.978ns logic, 2.778ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X44Y93.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y110.D3     net (fanout=3)        0.359   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X54Y110.D      Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X44Y93.CE      net (fanout=3)        2.419   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X44Y93.CLK     Tceck                 0.269   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (0.934ns logic, 2.778ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X44Y93.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y110.D3     net (fanout=3)        0.359   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X54Y110.D      Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X44Y93.CE      net (fanout=3)        2.419   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X44Y93.CLK     Tceck                 0.266   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (0.931ns logic, 2.778ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X48Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y110.B1     net (fanout=3)        0.271   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X55Y110.B      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X48Y107.SR     net (fanout=2)        0.447   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X48Y107.CLK    Tcksr       (-Th)    -0.018   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.372ns logic, 0.718ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X47Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y110.B1     net (fanout=3)        0.271   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X55Y110.B      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X47Y107.SR     net (fanout=2)        0.619   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X47Y107.CLK    Tcksr       (-Th)     0.139   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.215ns logic, 0.890ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X47Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y110.B1     net (fanout=3)        0.271   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X55Y110.B      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X47Y107.SR     net (fanout=2)        0.619   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X47Y107.CLK    Tcksr       (-Th)     0.138   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.216ns logic, 0.890ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.998ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y110.A6     net (fanout=3)        0.160   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X55Y110.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.803ns logic, 0.160ns route)
                                                       (83.4% logic, 16.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y110.A6     net (fanout=3)        0.031   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X55Y110.CLK    Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 229 paths analyzed, 87 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (SLICE_X34Y97.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.544ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      6.509ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X48Y107.D4     net (fanout=1)        0.968   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X48Y107.DMUX   Tilo                  0.326   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X41Y96.D4      net (fanout=10)       2.798   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y96.C6      net (fanout=4)        0.149   icon_control0<13>
    SLICE_X41Y96.C       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X34Y97.SR      net (fanout=3)        1.046   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X34Y97.CLK     Trck                  0.179   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (1.548ns logic, 4.961ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.491ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      5.456ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y93.BQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X45Y93.A1      net (fanout=4)        1.539   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X45Y93.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X41Y96.D3      net (fanout=10)       1.241   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y96.C6      net (fanout=4)        0.149   icon_control0<13>
    SLICE_X41Y96.C       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X34Y97.SR      net (fanout=3)        1.046   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X34Y97.CLK     Trck                  0.179   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.456ns (1.481ns logic, 3.975ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.923ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      4.888ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X47Y93.D2      net (fanout=8)        1.221   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X47Y93.DMUX    Tilo                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X41Y96.D6      net (fanout=1)        1.008   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y96.C6      net (fanout=4)        0.149   icon_control0<13>
    SLICE_X41Y96.C       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X34Y97.SR      net (fanout=3)        1.046   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X34Y97.CLK     Trck                  0.179   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (1.464ns logic, 3.424ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (SLICE_X37Y97.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.201ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      6.166ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X48Y107.D4     net (fanout=1)        0.968   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X48Y107.DMUX   Tilo                  0.326   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X41Y96.D4      net (fanout=10)       2.798   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y96.C6      net (fanout=4)        0.149   icon_control0<13>
    SLICE_X41Y96.C       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X37Y97.SR      net (fanout=3)        0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X37Y97.CLK     Trck                  0.270   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.166ns (1.639ns logic, 4.527ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.148ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      5.113ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y93.BQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X45Y93.A1      net (fanout=4)        1.539   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X45Y93.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X41Y96.D3      net (fanout=10)       1.241   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y96.C6      net (fanout=4)        0.149   icon_control0<13>
    SLICE_X41Y96.C       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X37Y97.SR      net (fanout=3)        0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X37Y97.CLK     Trck                  0.270   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.113ns (1.572ns logic, 3.541ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.580ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.545ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X47Y93.D2      net (fanout=8)        1.221   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X47Y93.DMUX    Tilo                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X41Y96.D6      net (fanout=1)        1.008   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y96.C6      net (fanout=4)        0.149   icon_control0<13>
    SLICE_X41Y96.C       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X37Y97.SR      net (fanout=3)        0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X37Y97.CLK     Trck                  0.270   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (1.555ns logic, 2.990ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X37Y97.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.198ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      6.163ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X48Y107.D4     net (fanout=1)        0.968   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X48Y107.DMUX   Tilo                  0.326   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X41Y96.D4      net (fanout=10)       2.798   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y96.C6      net (fanout=4)        0.149   icon_control0<13>
    SLICE_X41Y96.C       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X37Y97.SR      net (fanout=3)        0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X37Y97.CLK     Trck                  0.267   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      6.163ns (1.636ns logic, 4.527ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.145ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      5.110ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y93.BQ      Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X45Y93.A1      net (fanout=4)        1.539   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X45Y93.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X41Y96.D3      net (fanout=10)       1.241   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y96.C6      net (fanout=4)        0.149   icon_control0<13>
    SLICE_X41Y96.C       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X37Y97.SR      net (fanout=3)        0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X37Y97.CLK     Trck                  0.267   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.110ns (1.569ns logic, 3.541ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.577ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.542ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X47Y93.D2      net (fanout=8)        1.221   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X47Y93.DMUX    Tilo                  0.337   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X41Y96.D6      net (fanout=1)        1.008   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X41Y96.D       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y96.C6      net (fanout=4)        0.149   icon_control0<13>
    SLICE_X41Y96.C       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X37Y97.SR      net (fanout=3)        0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X37Y97.CLK     Trck                  0.267   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (1.552ns logic, 2.990ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X50Y98.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.422ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y98.DQ      Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X50Y98.AX      net (fanout=1)        0.211   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X50Y98.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.246ns logic, 0.211ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X37Y97.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.458ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y96.DQ      Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X37Y97.AX      net (fanout=1)        0.236   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X37Y97.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.257ns logic, 0.236ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X44Y76.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.709ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.744ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y76.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X44Y76.A3      net (fanout=2)        0.349   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X44Y76.CLK     Tah         (-Th)    -0.197   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.744ns (0.395ns logic, 0.349ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 195 paths analyzed, 180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X47Y92.B6), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.624ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.589ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y95.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    SLICE_X44Y92.C1      net (fanout=1)        0.997   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X44Y92.CMUX    Tilo                  0.430   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X47Y92.A2      net (fanout=1)        0.957   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X47Y92.A       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X47Y92.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X47Y92.CLK     Tas                   0.373   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (1.492ns logic, 2.097ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.437ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.402ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X44Y92.C4      net (fanout=2)        0.810   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X44Y92.CMUX    Tilo                  0.430   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X47Y92.A2      net (fanout=1)        0.957   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X47Y92.A       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X47Y92.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X47Y92.CLK     Tas                   0.373   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (1.492ns logic, 1.910ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.368ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.333ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y93.DQ      Tcko                  0.476   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X42Y93.B3      net (fanout=2)        1.110   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X42Y93.B       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X47Y92.A4      net (fanout=1)        0.737   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X47Y92.A       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X47Y92.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X47Y92.CLK     Tas                   0.373   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (1.343ns logic, 1.990ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X47Y92.B3), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.357ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.322ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y87.DQ      Tcko                  0.476   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X46Y87.A3      net (fanout=1)        0.852   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X46Y87.A       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X46Y87.D3      net (fanout=1)        0.342   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X46Y87.D       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X47Y92.B3      net (fanout=1)        0.809   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X47Y92.CLK     Tas                   0.373   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.322ns (1.319ns logic, 2.003ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.239ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.204ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.DQ      Tcko                  0.430   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X45Y87.A2      net (fanout=1)        0.751   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X45Y87.A       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y87.D6      net (fanout=1)        0.347   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y87.D       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X47Y92.B3      net (fanout=1)        0.809   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X47Y92.CLK     Tas                   0.373   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (1.297ns logic, 1.907ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.031ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.996ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.BQ      Tcko                  0.430   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X45Y87.A1      net (fanout=1)        0.543   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X45Y87.A       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y87.D6      net (fanout=1)        0.347   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y87.D       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X47Y92.B3      net (fanout=1)        0.809   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X47Y92.CLK     Tas                   0.373   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.996ns (1.297ns logic, 1.699ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X34Y92.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.183ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      3.183ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y77.AQ      Tcko                  0.525   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    SLICE_X34Y92.A6      net (fanout=11)       2.658   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (0.525ns logic, 2.658ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 619864653074 paths analyzed, 34126 endpoints analyzed, 491 failing endpoints
 491 timing errors detected. (491 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.123ns.
--------------------------------------------------------------------------------

Paths for end point MFCC/pow_tmp_79 (SLICE_X26Y89.B5), 1545227518 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_39_1 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.047ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.696 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_39_1 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y57.AQ      Tcko                  0.476   MFCC/indataA2_39_1
                                                       MFCC/indataA2_39_1
    DSP48_X1Y24.A16      net (fanout=27)       3.079   MFCC/indataA2_39_1
    DSP48_X1Y24.P31      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X1Y25.C14      net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_2_P31_to_Mmult_outdataX_submult_21
    DSP48_X1Y25.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X1Y26.PCIN9    net (fanout=1)        0.059   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X1Y26.P21      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X1Y27.C4       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_22_P21_to_Mmult_outdataX_submult_23
    DSP48_X1Y27.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X48Y90.C6      net (fanout=2)        1.977   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X48Y90.COUT    Topcyc                0.328   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.COUT    Tbyp                  0.093   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X48Y92.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X48Y92.BMUX    Tcinb                 0.310   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<43>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<43>
    SLICE_X40Y90.B6      net (fanout=1)        1.010   MFCC/SMULTI2/Mmult_outdataX1_Madd_41
    SLICE_X40Y90.DMUX    Topbd                 0.644   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<75>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X26Y89.B5      net (fanout=1)        1.254   MFCC/outdataX2<77>
    SLICE_X26Y89.CLK     Tas                   0.688   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_lut<77>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.047ns (15.400ns logic, 9.647ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_39_1 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.047ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.696 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_39_1 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y57.AQ      Tcko                  0.476   MFCC/indataA2_39_1
                                                       MFCC/indataA2_39_1
    DSP48_X1Y24.A16      net (fanout=27)       3.079   MFCC/indataA2_39_1
    DSP48_X1Y24.P22      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X1Y25.C5       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_2_P22_to_Mmult_outdataX_submult_21
    DSP48_X1Y25.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X1Y26.PCIN9    net (fanout=1)        0.059   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X1Y26.P21      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X1Y27.C4       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_22_P21_to_Mmult_outdataX_submult_23
    DSP48_X1Y27.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X48Y90.C6      net (fanout=2)        1.977   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X48Y90.COUT    Topcyc                0.328   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.COUT    Tbyp                  0.093   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X48Y92.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X48Y92.BMUX    Tcinb                 0.310   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<43>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<43>
    SLICE_X40Y90.B6      net (fanout=1)        1.010   MFCC/SMULTI2/Mmult_outdataX1_Madd_41
    SLICE_X40Y90.DMUX    Topbd                 0.644   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<75>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X26Y89.B5      net (fanout=1)        1.254   MFCC/outdataX2<77>
    SLICE_X26Y89.CLK     Tas                   0.688   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_lut<77>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.047ns (15.400ns logic, 9.647ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_39_1 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.047ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.696 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_39_1 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y57.AQ      Tcko                  0.476   MFCC/indataA2_39_1
                                                       MFCC/indataA2_39_1
    DSP48_X1Y24.A16      net (fanout=27)       3.079   MFCC/indataA2_39_1
    DSP48_X1Y24.P45      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X1Y25.C28      net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_2_P45_to_Mmult_outdataX_submult_21
    DSP48_X1Y25.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X1Y26.PCIN9    net (fanout=1)        0.059   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X1Y26.P21      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X1Y27.C4       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_22_P21_to_Mmult_outdataX_submult_23
    DSP48_X1Y27.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X48Y90.C6      net (fanout=2)        1.977   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X48Y90.COUT    Topcyc                0.328   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.COUT    Tbyp                  0.093   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X48Y92.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X48Y92.BMUX    Tcinb                 0.310   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<43>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<43>
    SLICE_X40Y90.B6      net (fanout=1)        1.010   MFCC/SMULTI2/Mmult_outdataX1_Madd_41
    SLICE_X40Y90.DMUX    Topbd                 0.644   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<75>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<77>
    SLICE_X26Y89.B5      net (fanout=1)        1.254   MFCC/outdataX2<77>
    SLICE_X26Y89.CLK     Tas                   0.688   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_lut<77>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.047ns (15.400ns logic, 9.647ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point MFCC/pow_tmp_79 (SLICE_X26Y89.CIN), 32418534585 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_39_1 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.016ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.696 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_39_1 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y57.AQ      Tcko                  0.476   MFCC/indataA2_39_1
                                                       MFCC/indataA2_39_1
    DSP48_X1Y24.A16      net (fanout=27)       3.079   MFCC/indataA2_39_1
    DSP48_X1Y24.P31      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X1Y25.C14      net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_2_P31_to_Mmult_outdataX_submult_21
    DSP48_X1Y25.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X1Y26.PCIN9    net (fanout=1)        0.059   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X1Y26.P21      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X1Y27.C4       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_22_P21_to_Mmult_outdataX_submult_23
    DSP48_X1Y27.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X48Y90.C6      net (fanout=2)        1.977   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X48Y90.COUT    Topcyc                0.328   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.BMUX    Tcinb                 0.310   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X40Y89.B6      net (fanout=1)        1.010   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X40Y89.DMUX    Topbd                 0.644   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X26Y88.B6      net (fanout=1)        1.208   MFCC/outdataX2<73>
    SLICE_X26Y88.COUT    Topcyb                0.483   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<73>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CLK     Tcinck                0.313   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.016ns (15.415ns logic, 9.601ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_39_1 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.016ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.696 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_39_1 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y57.AQ      Tcko                  0.476   MFCC/indataA2_39_1
                                                       MFCC/indataA2_39_1
    DSP48_X1Y24.A16      net (fanout=27)       3.079   MFCC/indataA2_39_1
    DSP48_X1Y24.P22      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X1Y25.C5       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_2_P22_to_Mmult_outdataX_submult_21
    DSP48_X1Y25.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X1Y26.PCIN9    net (fanout=1)        0.059   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X1Y26.P21      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X1Y27.C4       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_22_P21_to_Mmult_outdataX_submult_23
    DSP48_X1Y27.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X48Y90.C6      net (fanout=2)        1.977   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X48Y90.COUT    Topcyc                0.328   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.BMUX    Tcinb                 0.310   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X40Y89.B6      net (fanout=1)        1.010   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X40Y89.DMUX    Topbd                 0.644   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X26Y88.B6      net (fanout=1)        1.208   MFCC/outdataX2<73>
    SLICE_X26Y88.COUT    Topcyb                0.483   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<73>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CLK     Tcinck                0.313   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.016ns (15.415ns logic, 9.601ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_39_1 (FF)
  Destination:          MFCC/pow_tmp_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.016ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.696 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_39_1 to MFCC/pow_tmp_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y57.AQ      Tcko                  0.476   MFCC/indataA2_39_1
                                                       MFCC/indataA2_39_1
    DSP48_X1Y24.A16      net (fanout=27)       3.079   MFCC/indataA2_39_1
    DSP48_X1Y24.P45      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X1Y25.C28      net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_2_P45_to_Mmult_outdataX_submult_21
    DSP48_X1Y25.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X1Y26.PCIN9    net (fanout=1)        0.059   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X1Y26.P21      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X1Y27.C4       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_22_P21_to_Mmult_outdataX_submult_23
    DSP48_X1Y27.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X48Y90.C6      net (fanout=2)        1.977   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X48Y90.COUT    Topcyc                0.328   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.BMUX    Tcinb                 0.310   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X40Y89.B6      net (fanout=1)        1.010   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X40Y89.DMUX    Topbd                 0.644   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X26Y88.B6      net (fanout=1)        1.208   MFCC/outdataX2<73>
    SLICE_X26Y88.COUT    Topcyb                0.483   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<73>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CLK     Tcinck                0.313   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_79
    -------------------------------------------------  ---------------------------
    Total                                     25.016ns (15.415ns logic, 9.601ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point MFCC/pow_tmp_77 (SLICE_X26Y89.CIN), 32418534585 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_39_1 (FF)
  Destination:          MFCC/pow_tmp_77 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.006ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.696 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_39_1 to MFCC/pow_tmp_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y57.AQ      Tcko                  0.476   MFCC/indataA2_39_1
                                                       MFCC/indataA2_39_1
    DSP48_X1Y24.A16      net (fanout=27)       3.079   MFCC/indataA2_39_1
    DSP48_X1Y24.P31      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X1Y25.C14      net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_2_P31_to_Mmult_outdataX_submult_21
    DSP48_X1Y25.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X1Y26.PCIN9    net (fanout=1)        0.059   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X1Y26.P21      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X1Y27.C4       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_22_P21_to_Mmult_outdataX_submult_23
    DSP48_X1Y27.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X48Y90.C6      net (fanout=2)        1.977   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X48Y90.COUT    Topcyc                0.328   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.BMUX    Tcinb                 0.310   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X40Y89.B6      net (fanout=1)        1.010   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X40Y89.DMUX    Topbd                 0.644   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X26Y88.B6      net (fanout=1)        1.208   MFCC/outdataX2<73>
    SLICE_X26Y88.COUT    Topcyb                0.483   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<73>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CLK     Tcinck                0.303   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_77
    -------------------------------------------------  ---------------------------
    Total                                     25.006ns (15.405ns logic, 9.601ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_39_1 (FF)
  Destination:          MFCC/pow_tmp_77 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.006ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.696 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_39_1 to MFCC/pow_tmp_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y57.AQ      Tcko                  0.476   MFCC/indataA2_39_1
                                                       MFCC/indataA2_39_1
    DSP48_X1Y24.A16      net (fanout=27)       3.079   MFCC/indataA2_39_1
    DSP48_X1Y24.P22      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X1Y25.C5       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_2_P22_to_Mmult_outdataX_submult_21
    DSP48_X1Y25.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X1Y26.PCIN9    net (fanout=1)        0.059   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X1Y26.P21      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X1Y27.C4       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_22_P21_to_Mmult_outdataX_submult_23
    DSP48_X1Y27.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X48Y90.C6      net (fanout=2)        1.977   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X48Y90.COUT    Topcyc                0.328   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.BMUX    Tcinb                 0.310   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X40Y89.B6      net (fanout=1)        1.010   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X40Y89.DMUX    Topbd                 0.644   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X26Y88.B6      net (fanout=1)        1.208   MFCC/outdataX2<73>
    SLICE_X26Y88.COUT    Topcyb                0.483   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<73>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CLK     Tcinck                0.303   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_77
    -------------------------------------------------  ---------------------------
    Total                                     25.006ns (15.405ns logic, 9.601ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MFCC/indataA2_39_1 (FF)
  Destination:          MFCC/pow_tmp_77 (FF)
  Requirement:          20.000ns
  Data Path Delay:      25.006ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.696 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MFCC/indataA2_39_1 to MFCC/pow_tmp_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y57.AQ      Tcko                  0.476   MFCC/indataA2_39_1
                                                       MFCC/indataA2_39_1
    DSP48_X1Y24.A16      net (fanout=27)       3.079   MFCC/indataA2_39_1
    DSP48_X1Y24.P45      Tdspdo_A_P            3.926   MFCC/SMULTI2/Mmult_outdataX_submult_2
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_2
    DSP48_X1Y25.C28      net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_2_P45_to_Mmult_outdataX_submult_21
    DSP48_X1Y25.PCOUT9   Tdspdo_C_PCOUT        3.149   MFCC/SMULTI2/Mmult_outdataX_submult_21
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_21
    DSP48_X1Y26.PCIN9    net (fanout=1)        0.059   MFCC/SMULTI2/Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_9
    DSP48_X1Y26.P21      Tdspdo_PCIN_P         2.645   MFCC/SMULTI2/Mmult_outdataX_submult_22
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_22
    DSP48_X1Y27.C4       net (fanout=1)        1.131   MFCC/SMULTI2/Mmult_outdataX_submult_22_P21_to_Mmult_outdataX_submult_23
    DSP48_X1Y27.P0       Tdspdo_C_P            3.141   MFCC/SMULTI2/Mmult_outdataX_submult_23
                                                       MFCC/SMULTI2/Mmult_outdataX_submult_23
    SLICE_X48Y90.C6      net (fanout=2)        1.977   MFCC/SMULTI2/Mmult_outdataX_submult_2_34
    SLICE_X48Y90.COUT    Topcyc                0.328   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_lut<34>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.CIN     net (fanout=1)        0.003   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<35>
    SLICE_X48Y91.BMUX    Tcinb                 0.310   MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
                                                       MFCC/SMULTI2/Mmult_outdataX1_Madd_cy<39>
    SLICE_X40Y89.B6      net (fanout=1)        1.010   MFCC/SMULTI2/Mmult_outdataX1_Madd_37
    SLICE_X40Y89.DMUX    Topbd                 0.644   MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_lut<71>
                                                       MFCC/SMULTI2/Mmult_outdataX2_Madd_cy<73>
    SLICE_X26Y88.B6      net (fanout=1)        1.208   MFCC/outdataX2<73>
    SLICE_X26Y88.COUT    Topcyb                0.483   MFCC/pow_tmp<75>
                                                       MFCC/Madd_n1160_Madd_lut<73>
                                                       MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CIN     net (fanout=1)        0.003   MFCC/Madd_n1160_Madd_cy<75>
    SLICE_X26Y89.CLK     Tcinck                0.303   MFCC/pow_tmp<79>
                                                       MFCC/Madd_n1160_Madd_xor<79>
                                                       MFCC/pow_tmp_77
    -------------------------------------------------  ---------------------------
    Total                                     25.006ns (15.405ns logic, 9.601ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point MFCC/FFT_16kHz/blk0000016d (DSP48_X1Y12.OPMODE7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MFCC/FFT_16kHz/blk00000d8a (FF)
  Destination:          MFCC/FFT_16kHz/blk0000016d (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MFCC/FFT_16kHz/blk00000d8a to MFCC/FFT_16kHz/blk0000016d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y50.AQ      Tcko                  0.198   MFCC/FFT_16kHz/sig0000044e
                                                       MFCC/FFT_16kHz/blk00000d8a
    DSP48_X1Y12.OPMODE7  net (fanout=1)        0.161   MFCC/FFT_16kHz/sig0000044e
    DSP48_X1Y12.CLK      Tdspckd_OPMODE_OPMODEREG(-Th)     0.203   MFCC/FFT_16kHz/blk0000016d
                                                       MFCC/FFT_16kHz/blk0000016d
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (-0.005ns logic, 0.161ns route)
                                                       (-3.2% logic, 103.2% route)

--------------------------------------------------------------------------------

Paths for end point MFCC/FFT_16kHz/blk00000170 (DSP48_X1Y9.OPMODE7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MFCC/FFT_16kHz/blk00000b46 (FF)
  Destination:          MFCC/FFT_16kHz/blk00000170 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.234ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MFCC/FFT_16kHz/blk00000b46 to MFCC/FFT_16kHz/blk00000170
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.CMUX    Tshcko                0.266   MFCC/FFT_16kHz/sig0000071d
                                                       MFCC/FFT_16kHz/blk00000b46
    DSP48_X1Y9.OPMODE7   net (fanout=2)        0.171   MFCC/FFT_16kHz/sig00000541
    DSP48_X1Y9.CLK       Tdspckd_OPMODE_OPMODEREG(-Th)     0.203   MFCC/FFT_16kHz/blk00000170
                                                       MFCC/FFT_16kHz/blk00000170
    -------------------------------------------------  ---------------------------
    Total                                      0.234ns (0.063ns logic, 0.171ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point MFCC/FFT_16kHz/blk00000c45 (SLICE_X44Y41.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MFCC/FFT_16kHz/blk000000ac (FF)
  Destination:          MFCC/FFT_16kHz/blk00000c45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MFCC/FFT_16kHz/blk000000ac to MFCC/FFT_16kHz/blk00000c45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y41.AQ      Tcko                  0.198   MFCC/FFT_16kHz/sig000000d7
                                                       MFCC/FFT_16kHz/blk000000ac
    SLICE_X44Y41.AI      net (fanout=1)        0.018   MFCC/FFT_16kHz/sig000000d4
    SLICE_X44Y41.CLK     Tdh         (-Th)    -0.030   MFCC/FFT_16kHz/sig0000075b
                                                       MFCC/FFT_16kHz/blk00000c45
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.228ns logic, 0.018ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: MFCC/RINGBUFFER/Mram_mem/CLKAWRCLK
  Logical resource: MFCC/RINGBUFFER/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y33.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: MFCC/BRAM_HAM/Mram_mem/CLKA
  Logical resource: MFCC/BRAM_HAM/Mram_mem/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: MFCC/BRAM_FRAME/Mram_mem/CLKA
  Logical resource: MFCC/BRAM_FRAME/Mram_mem/CLKA
  Location pin: RAMB16_X0Y34.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Minimum allowable offset is   3.624ns.
--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/data_0 (SLICE_X12Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     496.376ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dat_i (PAD)
  Destination:          SPM0405HD4H/MEMS_Filter/data_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          500.000ns
  Data Path Delay:      7.351ns (Levels of Logic = 1)
  Clock Path Delay:     3.752ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dat_i to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 1.547   dat_i
                                                       dat_i
                                                       dat_i_IBUF
                                                       ProtoComp111.IMUX.1
    SLICE_X12Y33.AX      net (fanout=1)        5.690   dat_i_IBUF
    SLICE_X12Y33.CLK     Tdick                 0.114   SPM0405HD4H/MEMS_Filter/data<3>
                                                       SPM0405HD4H/MEMS_Filter/data_0
    -------------------------------------------------  ---------------------------
    Total                                      7.351ns (1.661ns logic, 5.690ns route)
                                                       (22.6% logic, 77.4% route)

  Minimum Clock Path at Slow Process Corner: clk to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.344   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp111.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.816   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y33.CLK     net (fanout=1696)     1.395   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (1.541ns logic, 2.211ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/data_0 (SLICE_X12Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -248.419ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               dat_i (PAD)
  Destination:          SPM0405HD4H/MEMS_Filter/data_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          -250.000ns
  Data Path Delay:      3.518ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.912ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: dat_i to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 0.589   dat_i
                                                       dat_i
                                                       dat_i_IBUF
                                                       ProtoComp111.IMUX.1
    SLICE_X12Y33.AX      net (fanout=1)        2.881   dat_i_IBUF
    SLICE_X12Y33.CLK     Tckdi       (-Th)    -0.048   SPM0405HD4H/MEMS_Filter/data<3>
                                                       SPM0405HD4H/MEMS_Filter/data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (0.637ns logic, 2.881ns route)
                                                       (18.1% logic, 81.9% route)

  Maximum Clock Path at Fast Process Corner: clk to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 0.887   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp111.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.245   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X12Y33.CLK     net (fanout=1696)     0.717   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.950ns logic, 0.962ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 20 ns VALID 20 ns BEFORE COMP "clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dat_i       |    3.624(R)|      SLOW  |   -1.581(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   25.123|         |         |         |
---------------+---------+---------+---------+---------+

COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 2.043; Ideal Clock Offset To Actual Clock -372.398; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
dat_i             |    3.624(R)|      SLOW  |   -1.581(R)|      FAST  |  496.376| -248.419|      372.398|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.624|         -  |      -1.581|         -  |  496.376| -248.419|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 492  Score: 1422776  (Setup/Max: 1174357, Hold: 248419)

Constraints cover 619864657014 paths, 0 nets, and 39897 connections

Design statistics:
   Minimum period:  25.123ns{1}   (Maximum frequency:  39.804MHz)
   Maximum path delay from/to any node:   3.791ns
   Minimum input required time before clock:   3.624ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed SUN 18 JAN 3:34:10 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 296 MB



