<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p192" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_192{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_192{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_192{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_192{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_192{left:150px;bottom:1079px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t6_192{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_192{left:69px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t8_192{left:156px;bottom:1044px;}
#t9_192{left:168px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_192{left:69px;bottom:1020px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_192{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_192{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_192{left:69px;bottom:953px;}
#te_192{left:95px;bottom:956px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_192{left:69px;bottom:930px;}
#tg_192{left:95px;bottom:933px;letter-spacing:-0.18px;word-spacing:-0.49px;}
#th_192{left:69px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_192{left:69px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_192{left:69px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tk_192{left:69px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_192{left:69px;bottom:826px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tm_192{left:69px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_192{left:69px;bottom:793px;letter-spacing:-0.14px;}
#to_192{left:69px;bottom:734px;letter-spacing:0.15px;}
#tp_192{left:151px;bottom:734px;letter-spacing:0.15px;word-spacing:0.01px;}
#tq_192{left:69px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_192{left:69px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#ts_192{left:69px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tt_192{left:69px;bottom:652px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tu_192{left:69px;bottom:628px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_192{left:69px;bottom:611px;letter-spacing:-0.34px;word-spacing:-0.31px;}
#tw_192{left:69px;bottom:462px;letter-spacing:0.13px;}
#tx_192{left:151px;bottom:462px;letter-spacing:0.15px;word-spacing:0.06px;}
#ty_192{left:69px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_192{left:69px;bottom:422px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t10_192{left:69px;bottom:405px;letter-spacing:-0.16px;word-spacing:-1.06px;}
#t11_192{left:69px;bottom:388px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t12_192{left:69px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_192{left:69px;bottom:354px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_192{left:69px;bottom:116px;letter-spacing:-0.12px;}
#t15_192{left:91px;bottom:116px;letter-spacing:-0.11px;}
#t16_192{left:274px;bottom:577px;letter-spacing:0.13px;word-spacing:0.01px;}
#t17_192{left:350px;bottom:577px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t18_192{left:76px;bottom:556px;letter-spacing:-0.14px;}
#t19_192{left:171px;bottom:556px;letter-spacing:-0.18px;}
#t1a_192{left:304px;bottom:556px;letter-spacing:-0.18px;}
#t1b_192{left:425px;bottom:556px;}
#t1c_192{left:515px;bottom:556px;}
#t1d_192{left:641px;bottom:556px;letter-spacing:-0.15px;}
#t1e_192{left:730px;bottom:556px;}
#t1f_192{left:76px;bottom:532px;letter-spacing:-0.15px;}
#t1g_192{left:171px;bottom:532px;letter-spacing:-0.11px;}
#t1h_192{left:171px;bottom:515px;letter-spacing:-0.12px;}
#t1i_192{left:304px;bottom:532px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_192{left:304px;bottom:515px;letter-spacing:-0.12px;}
#t1k_192{left:425px;bottom:532px;letter-spacing:-0.12px;}
#t1l_192{left:515px;bottom:532px;letter-spacing:-0.12px;}
#t1m_192{left:515px;bottom:515px;letter-spacing:-0.12px;}
#t1n_192{left:641px;bottom:532px;letter-spacing:-0.12px;}
#t1o_192{left:730px;bottom:532px;letter-spacing:-0.11px;word-spacing:-0.27px;}

.s1_192{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_192{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_192{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_192{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_192{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_192{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_192{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_192{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_192{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_192{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts192" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg192Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg192" style="-webkit-user-select: none;"><object width="935" height="1210" data="192/192.svg" type="image/svg+xml" id="pdf192" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_192" class="t s1_192">5-30 </span><span id="t2_192" class="t s1_192">Vol. 3A </span>
<span id="t3_192" class="t s2_192">PROTECTION </span>
<span id="t4_192" class="t s3_192">5.13 </span><span id="t5_192" class="t s3_192">PAGE-LEVEL PROTECTION AND EXECUTE-DISABLE BIT </span>
<span id="t6_192" class="t s4_192">In addition to page-level protection offered by the U/S and R/W flags, paging structures used with PAE paging, 4- </span>
<span id="t7_192" class="t s4_192">level paging, </span>
<span id="t8_192" class="t s5_192">1 </span>
<span id="t9_192" class="t s4_192">and 5-level paging provide the execute-disable bit (see Chapter 4, “Paging”). This bit offers addi- </span>
<span id="ta_192" class="t s4_192">tional protection for data pages. </span>
<span id="tb_192" class="t s4_192">An Intel 64 or IA-32 processor with the execute-disable bit capability can prevent data pages from being used by </span>
<span id="tc_192" class="t s4_192">malicious software to execute code. This capability is provided in: </span>
<span id="td_192" class="t s6_192">• </span><span id="te_192" class="t s4_192">32-bit protected mode with PAE enabled. </span>
<span id="tf_192" class="t s6_192">• </span><span id="tg_192" class="t s4_192">IA-32e mode. </span>
<span id="th_192" class="t s4_192">While the execute-disable bit capability does not introduce new instructions, it does require operating systems to </span>
<span id="ti_192" class="t s4_192">use a PAE-enabled environment and establish a page-granular protection policy for memory pages. </span>
<span id="tj_192" class="t s4_192">If the execute-disable bit of a memory page is set, that page can be used only as data. An attempt to execute code </span>
<span id="tk_192" class="t s4_192">from a memory page with the execute-disable bit set causes a page-fault exception. </span>
<span id="tl_192" class="t s4_192">The execute-disable capability is not supported with 32-bit paging. Existing page-level protection mechanisms (see </span>
<span id="tm_192" class="t s4_192">Section 5.11, “Page-Level Protection”) continue to apply to memory pages independent of the execute-disable </span>
<span id="tn_192" class="t s4_192">setting. </span>
<span id="to_192" class="t s7_192">5.13.1 </span><span id="tp_192" class="t s7_192">Detecting and Enabling the Execute-Disable Capability </span>
<span id="tq_192" class="t s4_192">Software can detect the presence of the execute-disable capability using the CPUID instruction. </span>
<span id="tr_192" class="t s4_192">CPUID.80000001H:EDX.NX [bit 20] = 1 indicates the capability is available. </span>
<span id="ts_192" class="t s4_192">If the capability is available, software can enable it by setting IA32_EFER.NXE[bit 11] to 1. IA32_EFER is available </span>
<span id="tt_192" class="t s4_192">if CPUID.80000001H.EDX[bit 20 or 29] = 1. </span>
<span id="tu_192" class="t s4_192">If the execute-disable capability is not available, a write to set IA32_EFER.NXE produces a #GP exception. See </span>
<span id="tv_192" class="t s4_192">Table 5-4. </span>
<span id="tw_192" class="t s7_192">5.13.2 </span><span id="tx_192" class="t s7_192">Execute-Disable Page Protection </span>
<span id="ty_192" class="t s4_192">The execute-disable bit in the paging structures enhances page protection for data pages. Instructions cannot be </span>
<span id="tz_192" class="t s4_192">fetched from a memory page if IA32_EFER.NXE =1 and the execute-disable bit is set in any of the paging-structure </span>
<span id="t10_192" class="t s4_192">entries used to map the page. Table 5-5 lists the valid usage of a page in relation to the value of execute-disable bit </span>
<span id="t11_192" class="t s4_192">(bit 63) of the corresponding entry in each level of the paging structures. Execute-disable protection can be acti- </span>
<span id="t12_192" class="t s4_192">vated using the execute-disable bit at any level of the paging structure, irrespective of the corresponding entry in </span>
<span id="t13_192" class="t s4_192">other levels. When execute-disable protection is not activated, the page can be used as code or data. </span>
<span id="t14_192" class="t s8_192">1. </span><span id="t15_192" class="t s8_192">Earlier versions of this manual used the term “IA-32e paging” to identify 4-level paging. </span>
<span id="t16_192" class="t s9_192">Table 5-4. </span><span id="t17_192" class="t s9_192">Extended Feature Enable MSR (IA32_EFER) </span>
<span id="t18_192" class="t sa_192">63:12 </span><span id="t19_192" class="t sa_192">11 </span><span id="t1a_192" class="t sa_192">10 </span><span id="t1b_192" class="t sa_192">9 </span><span id="t1c_192" class="t sa_192">8 </span><span id="t1d_192" class="t sa_192">7:1 </span><span id="t1e_192" class="t sa_192">0 </span>
<span id="t1f_192" class="t s8_192">Reserved </span><span id="t1g_192" class="t s8_192">Execute-disable bit </span>
<span id="t1h_192" class="t s8_192">enable (NXE) </span>
<span id="t1i_192" class="t s8_192">IA-32e mode </span>
<span id="t1j_192" class="t s8_192">active (LMA) </span>
<span id="t1k_192" class="t s8_192">Reserved </span><span id="t1l_192" class="t s8_192">IA-32e mode </span>
<span id="t1m_192" class="t s8_192">enable (LME) </span>
<span id="t1n_192" class="t s8_192">Reserved </span><span id="t1o_192" class="t s8_192">SysCall enable (SCE) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
