<dec f='llvm/llvm/lib/CodeGen/RegAllocBase.h' l='95' type='void llvm::RegAllocBase::enqueue(llvm::LiveInterval * LI)'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='79' u='c' c='_ZN4llvm12RegAllocBase12seedLiveRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='159' u='c' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<doc f='llvm/llvm/lib/CodeGen/RegAllocBase.h' l='94'>/// enqueue - Add VirtReg to the priority queue of unassigned registers.</doc>
<ovr f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='91' c='_ZN12_GLOBAL__N_17RABasic7enqueueEPN4llvm12LiveIntervalE'/>
<ovr f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='681' c='_ZN12_GLOBAL__N_18RAGreedy7enqueueEPN4llvm12LiveIntervalE'/>
