
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028b4  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ca4  08002a98  08002a98  00003a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800373c  0800373c  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  0800373c  0800373c  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800373c  0800373c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800373c  0800373c  0000473c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003740  08003740  00004740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003744  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  2000000c  08003750  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a8  08003750  000051a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007b20  00000000  00000000  00005035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cd4  00000000  00000000  0000cb55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000788  00000000  00000000  0000e830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000596  00000000  00000000  0000efb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001887d  00000000  00000000  0000f54e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a030  00000000  00000000  00027dcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c78c  00000000  00000000  00031dfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000be587  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c38  00000000  00000000  000be5cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000036  00000000  00000000  000c0204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	08002a80 	.word	0x08002a80

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	08002a80 	.word	0x08002a80

08000224 <MYDMA_Config>:

DMA_HandleTypeDef DMA_InitStructure;
extern SPI_HandleTypeDef SPI_InitStructure;

void MYDMA_Config(DMA_Channel_TypeDef*DMA_CHx)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();//Ê¹ÄÜDMAÊ±ÖÓ
 800022c:	4b1a      	ldr	r3, [pc, #104]	@ (8000298 <MYDMA_Config+0x74>)
 800022e:	695b      	ldr	r3, [r3, #20]
 8000230:	4a19      	ldr	r2, [pc, #100]	@ (8000298 <MYDMA_Config+0x74>)
 8000232:	f043 0301 	orr.w	r3, r3, #1
 8000236:	6153      	str	r3, [r2, #20]
 8000238:	4b17      	ldr	r3, [pc, #92]	@ (8000298 <MYDMA_Config+0x74>)
 800023a:	695b      	ldr	r3, [r3, #20]
 800023c:	f003 0301 	and.w	r3, r3, #1
 8000240:	60fb      	str	r3, [r7, #12]
 8000242:	68fb      	ldr	r3, [r7, #12]
  __HAL_LINKDMA(&SPI_InitStructure,hdmatx,DMA_InitStructure);//½«SPIÍâÉèÓëDMAÁ´½ÓÆðÀ´
 8000244:	4b15      	ldr	r3, [pc, #84]	@ (800029c <MYDMA_Config+0x78>)
 8000246:	4a16      	ldr	r2, [pc, #88]	@ (80002a0 <MYDMA_Config+0x7c>)
 8000248:	649a      	str	r2, [r3, #72]	@ 0x48
 800024a:	4b15      	ldr	r3, [pc, #84]	@ (80002a0 <MYDMA_Config+0x7c>)
 800024c:	4a13      	ldr	r2, [pc, #76]	@ (800029c <MYDMA_Config+0x78>)
 800024e:	625a      	str	r2, [r3, #36]	@ 0x24
  
  DMA_InitStructure.Instance=DMA_CHx;//ÅäÖÃDMAÍ¨µÀ
 8000250:	4a13      	ldr	r2, [pc, #76]	@ (80002a0 <MYDMA_Config+0x7c>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	6013      	str	r3, [r2, #0]
  DMA_InitStructure.Init.Direction=DMA_MEMORY_TO_PERIPH;//Êý¾Ý´«Êä·½Ïò´ÓÄÚ´æ·¢ËÍµ½ÍâÉè
 8000256:	4b12      	ldr	r3, [pc, #72]	@ (80002a0 <MYDMA_Config+0x7c>)
 8000258:	2210      	movs	r2, #16
 800025a:	605a      	str	r2, [r3, #4]
  DMA_InitStructure.Init.MemDataAlignment=DMA_MDATAALIGN_BYTE;//´æ´¢Æ÷Êý¾Ý³¤¶ÈÎª8bit
 800025c:	4b10      	ldr	r3, [pc, #64]	@ (80002a0 <MYDMA_Config+0x7c>)
 800025e:	2200      	movs	r2, #0
 8000260:	615a      	str	r2, [r3, #20]
  DMA_InitStructure.Init.MemInc=DMA_MINC_ENABLE;//´æ´¢Æ÷µØÖ·×ÔÔö
 8000262:	4b0f      	ldr	r3, [pc, #60]	@ (80002a0 <MYDMA_Config+0x7c>)
 8000264:	2280      	movs	r2, #128	@ 0x80
 8000266:	60da      	str	r2, [r3, #12]
  DMA_InitStructure.Init.Mode=DMA_NORMAL;//ÆÕÍ¨Ä£Ê½
 8000268:	4b0d      	ldr	r3, [pc, #52]	@ (80002a0 <MYDMA_Config+0x7c>)
 800026a:	2200      	movs	r2, #0
 800026c:	619a      	str	r2, [r3, #24]
  DMA_InitStructure.Init.PeriphDataAlignment=DMA_PDATAALIGN_BYTE;//ÍâÉèÊý¾Ý³¤¶ÈÎª8bit
 800026e:	4b0c      	ldr	r3, [pc, #48]	@ (80002a0 <MYDMA_Config+0x7c>)
 8000270:	2200      	movs	r2, #0
 8000272:	611a      	str	r2, [r3, #16]
  DMA_InitStructure.Init.PeriphInc=DMA_PINC_DISABLE;//ÍâÉèµØÖ·²»±ä
 8000274:	4b0a      	ldr	r3, [pc, #40]	@ (80002a0 <MYDMA_Config+0x7c>)
 8000276:	2200      	movs	r2, #0
 8000278:	609a      	str	r2, [r3, #8]
  DMA_InitStructure.Init.Priority=DMA_PRIORITY_MEDIUM;//DMAÍ¨µÀÓµÓÐÖÐÓÅÏÈ¼¶
 800027a:	4b09      	ldr	r3, [pc, #36]	@ (80002a0 <MYDMA_Config+0x7c>)
 800027c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000280:	61da      	str	r2, [r3, #28]
  HAL_DMA_DeInit(&DMA_InitStructure);//È¡ÏûÅäÖÃDMAÖØÖÃÒ»ÏÂ
 8000282:	4807      	ldr	r0, [pc, #28]	@ (80002a0 <MYDMA_Config+0x7c>)
 8000284:	f001 f810 	bl	80012a8 <HAL_DMA_DeInit>
  HAL_DMA_Init(&DMA_InitStructure);//³õÊ¼»¯DMAÍâÉè
 8000288:	4805      	ldr	r0, [pc, #20]	@ (80002a0 <MYDMA_Config+0x7c>)
 800028a:	f000 ff97 	bl	80011bc <HAL_DMA_Init>
}
 800028e:	bf00      	nop
 8000290:	3710      	adds	r7, #16
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	40021000 	.word	0x40021000
 800029c:	2000014c 	.word	0x2000014c
 80002a0:	20000028 	.word	0x20000028

080002a4 <MYDMA_Enable>:
          DstAddress  The destination memory Buffer address Ä¿±êµØÖ·
          DataLength  ·¢ËÍÊý¾Ý³¤¶È×î´ó65535
·µ»ØÖµ£º  ÎÞ
******************************************************************************/
void MYDMA_Enable(u32 SrcAddress, u32 DstAddress, u32 DataLength)
{
 80002a4:	b480      	push	{r7}
 80002a6:	b085      	sub	sp, #20
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	60f8      	str	r0, [r7, #12]
 80002ac:	60b9      	str	r1, [r7, #8]
 80002ae:	607a      	str	r2, [r7, #4]
  __HAL_DMA_DISABLE(&DMA_InitStructure);
 80002b0:	4b14      	ldr	r3, [pc, #80]	@ (8000304 <MYDMA_Enable+0x60>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	681a      	ldr	r2, [r3, #0]
 80002b6:	4b13      	ldr	r3, [pc, #76]	@ (8000304 <MYDMA_Enable+0x60>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	f022 0201 	bic.w	r2, r2, #1
 80002be:	601a      	str	r2, [r3, #0]
  DMA_InitStructure.Instance->CPAR = DstAddress;
 80002c0:	4b10      	ldr	r3, [pc, #64]	@ (8000304 <MYDMA_Enable+0x60>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	68ba      	ldr	r2, [r7, #8]
 80002c6:	609a      	str	r2, [r3, #8]
  DMA_InitStructure.Instance->CMAR = SrcAddress;//¶¨Òå
 80002c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000304 <MYDMA_Enable+0x60>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	68fa      	ldr	r2, [r7, #12]
 80002ce:	60da      	str	r2, [r3, #12]
  DMA_InitStructure.Instance->CNDTR=DataLength;//¶¨ÒåÊý¾Ý´«ÊäÁ¿
 80002d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000304 <MYDMA_Enable+0x60>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	687a      	ldr	r2, [r7, #4]
 80002d6:	605a      	str	r2, [r3, #4]
  SET_BIT(SPI_InitStructure.Instance->CR2,SPI_CR2_TXDMAEN); //¿ªÆôSPI TX DMAÇëÇó
 80002d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000308 <MYDMA_Enable+0x64>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	685a      	ldr	r2, [r3, #4]
 80002de:	4b0a      	ldr	r3, [pc, #40]	@ (8000308 <MYDMA_Enable+0x64>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	f042 0202 	orr.w	r2, r2, #2
 80002e6:	605a      	str	r2, [r3, #4]
  __HAL_DMA_ENABLE(&DMA_InitStructure);
 80002e8:	4b06      	ldr	r3, [pc, #24]	@ (8000304 <MYDMA_Enable+0x60>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	681a      	ldr	r2, [r3, #0]
 80002ee:	4b05      	ldr	r3, [pc, #20]	@ (8000304 <MYDMA_Enable+0x60>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	f042 0201 	orr.w	r2, r2, #1
 80002f6:	601a      	str	r2, [r3, #0]
}
 80002f8:	bf00      	nop
 80002fa:	3714      	adds	r7, #20
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	20000028 	.word	0x20000028
 8000308:	2000014c 	.word	0x2000014c

0800030c <LCD_ShowPicture>:
          width  Í¼Æ¬¿í¶È
          pic[]  Í¼Æ¬Êý×é
·µ»ØÖµ£º  ÎÞ
******************************************************************************/
void LCD_ShowPicture(u16 x,u16 y,u16 length,u16 width,const u8 pic[])
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b088      	sub	sp, #32
 8000310:	af00      	add	r7, sp, #0
 8000312:	60f8      	str	r0, [r7, #12]
 8000314:	60b9      	str	r1, [r7, #8]
 8000316:	607a      	str	r2, [r7, #4]
 8000318:	603b      	str	r3, [r7, #0]
  u8 t=1;
 800031a:	2301      	movs	r3, #1
 800031c:	77fb      	strb	r3, [r7, #31]
  u32 num=length*width*2,num1;
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	683a      	ldr	r2, [r7, #0]
 8000322:	fb02 f303 	mul.w	r3, r2, r3
 8000326:	005b      	lsls	r3, r3, #1
 8000328:	61bb      	str	r3, [r7, #24]
  LCD_Address_Set(x,y,x+length-1,y+width-1);
 800032a:	68fa      	ldr	r2, [r7, #12]
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	4413      	add	r3, r2
 8000330:	1e59      	subs	r1, r3, #1
 8000332:	68ba      	ldr	r2, [r7, #8]
 8000334:	683b      	ldr	r3, [r7, #0]
 8000336:	4413      	add	r3, r2
 8000338:	3b01      	subs	r3, #1
 800033a:	460a      	mov	r2, r1
 800033c:	68b9      	ldr	r1, [r7, #8]
 800033e:	68f8      	ldr	r0, [r7, #12]
 8000340:	f000 f870 	bl	8000424 <LCD_Address_Set>
  LCD_CS_Clr();
 8000344:	2200      	movs	r2, #0
 8000346:	2110      	movs	r1, #16
 8000348:	482e      	ldr	r0, [pc, #184]	@ (8000404 <LCD_ShowPicture+0xf8>)
 800034a:	f001 fcbf 	bl	8001ccc <HAL_GPIO_WritePin>
  while(t)
 800034e:	e04d      	b.n	80003ec <LCD_ShowPicture+0xe0>
  {
    if(num>65534)
 8000350:	69bb      	ldr	r3, [r7, #24]
 8000352:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000356:	4293      	cmp	r3, r2
 8000358:	d908      	bls.n	800036c <LCD_ShowPicture+0x60>
    {
      num-=65534;
 800035a:	69bb      	ldr	r3, [r7, #24]
 800035c:	f5a3 437f 	sub.w	r3, r3, #65280	@ 0xff00
 8000360:	3bfe      	subs	r3, #254	@ 0xfe
 8000362:	61bb      	str	r3, [r7, #24]
      num1=65534;
 8000364:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8000368:	617b      	str	r3, [r7, #20]
 800036a:	e003      	b.n	8000374 <LCD_ShowPicture+0x68>
    }
    else
    {
      t=0;
 800036c:	2300      	movs	r3, #0
 800036e:	77fb      	strb	r3, [r7, #31]
      num1=num;
 8000370:	69bb      	ldr	r3, [r7, #24]
 8000372:	617b      	str	r3, [r7, #20]
    }
    MYDMA_Config(DMA1_Channel3);
 8000374:	4824      	ldr	r0, [pc, #144]	@ (8000408 <LCD_ShowPicture+0xfc>)
 8000376:	f7ff ff55 	bl	8000224 <MYDMA_Config>
    MYDMA_Enable((u32)pic,(u32)&SPI1->DR,num1);
 800037a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800037c:	697a      	ldr	r2, [r7, #20]
 800037e:	4923      	ldr	r1, [pc, #140]	@ (800040c <LCD_ShowPicture+0x100>)
 8000380:	4618      	mov	r0, r3
 8000382:	f7ff ff8f 	bl	80002a4 <MYDMA_Enable>
    while(1)
    {
      if(__HAL_DMA_GET_FLAG(&DMA_InitStructure,DMA_FLAG_TC3))//µÈ´ýÍ¨µÀ4´«ÊäÍê³É
 8000386:	4b22      	ldr	r3, [pc, #136]	@ (8000410 <LCD_ShowPicture+0x104>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	461a      	mov	r2, r3
 800038c:	4b21      	ldr	r3, [pc, #132]	@ (8000414 <LCD_ShowPicture+0x108>)
 800038e:	429a      	cmp	r2, r3
 8000390:	d909      	bls.n	80003a6 <LCD_ShowPicture+0x9a>
 8000392:	4b21      	ldr	r3, [pc, #132]	@ (8000418 <LCD_ShowPicture+0x10c>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800039a:	2b00      	cmp	r3, #0
 800039c:	bf14      	ite	ne
 800039e:	2301      	movne	r3, #1
 80003a0:	2300      	moveq	r3, #0
 80003a2:	b2db      	uxtb	r3, r3
 80003a4:	e008      	b.n	80003b8 <LCD_ShowPicture+0xac>
 80003a6:	4b1d      	ldr	r3, [pc, #116]	@ (800041c <LCD_ShowPicture+0x110>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	bf14      	ite	ne
 80003b2:	2301      	movne	r3, #1
 80003b4:	2300      	moveq	r3, #0
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d0e4      	beq.n	8000386 <LCD_ShowPicture+0x7a>
      {
         __HAL_DMA_CLEAR_FLAG(&DMA_InitStructure,DMA_FLAG_TC3);//Çå³ýÍ¨µÀ3´«ÊäÍê³É±êÖ¾
 80003bc:	4b14      	ldr	r3, [pc, #80]	@ (8000410 <LCD_ShowPicture+0x104>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	461a      	mov	r2, r3
 80003c2:	4b14      	ldr	r3, [pc, #80]	@ (8000414 <LCD_ShowPicture+0x108>)
 80003c4:	429a      	cmp	r2, r3
 80003c6:	d904      	bls.n	80003d2 <LCD_ShowPicture+0xc6>
 80003c8:	4b13      	ldr	r3, [pc, #76]	@ (8000418 <LCD_ShowPicture+0x10c>)
 80003ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80003ce:	605a      	str	r2, [r3, #4]
 80003d0:	e003      	b.n	80003da <LCD_ShowPicture+0xce>
 80003d2:	4b12      	ldr	r3, [pc, #72]	@ (800041c <LCD_ShowPicture+0x110>)
 80003d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80003d8:	605a      	str	r2, [r3, #4]
         HAL_SPI_DMAStop(&SPI_InitStructure);
 80003da:	4811      	ldr	r0, [pc, #68]	@ (8000420 <LCD_ShowPicture+0x114>)
 80003dc:	f002 f9a2 	bl	8002724 <HAL_SPI_DMAStop>
        break;
 80003e0:	bf00      	nop
      }
    }
    pic+=65534;
 80003e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003e4:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80003e8:	33fe      	adds	r3, #254	@ 0xfe
 80003ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  while(t)
 80003ec:	7ffb      	ldrb	r3, [r7, #31]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d1ae      	bne.n	8000350 <LCD_ShowPicture+0x44>
  }
  LCD_CS_Set();     
 80003f2:	2201      	movs	r2, #1
 80003f4:	2110      	movs	r1, #16
 80003f6:	4803      	ldr	r0, [pc, #12]	@ (8000404 <LCD_ShowPicture+0xf8>)
 80003f8:	f001 fc68 	bl	8001ccc <HAL_GPIO_WritePin>
}
 80003fc:	bf00      	nop
 80003fe:	3720      	adds	r7, #32
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	40010800 	.word	0x40010800
 8000408:	40020030 	.word	0x40020030
 800040c:	4001300c 	.word	0x4001300c
 8000410:	20000028 	.word	0x20000028
 8000414:	40020080 	.word	0x40020080
 8000418:	40020400 	.word	0x40020400
 800041c:	40020000 	.word	0x40020000
 8000420:	2000014c 	.word	0x2000014c

08000424 <LCD_Address_Set>:
ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ý£ï¿½x1,x2 ï¿½ï¿½ï¿½ï¿½ï¿½Ðµï¿½ï¿½ï¿½Ê¼ï¿½Í½ï¿½ï¿½ï¿½ï¿½ï¿½Ö·
          y1,y2 ï¿½ï¿½ï¿½ï¿½ï¿½Ðµï¿½ï¿½ï¿½Ê¼ï¿½Í½ï¿½ï¿½ï¿½ï¿½ï¿½Ö·
ï¿½ï¿½ï¿½ï¿½Öµï¿½ï¿½  ï¿½ï¿½
******************************************************************************/
void LCD_Address_Set(u16 x1,u16 y1,u16 x2,u16 y2)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b084      	sub	sp, #16
 8000428:	af00      	add	r7, sp, #0
 800042a:	60f8      	str	r0, [r7, #12]
 800042c:	60b9      	str	r1, [r7, #8]
 800042e:	607a      	str	r2, [r7, #4]
 8000430:	603b      	str	r3, [r7, #0]
  LCD_WR_REG(0x2a);//ï¿½Ðµï¿½Ö·ï¿½ï¿½ï¿½ï¿½
 8000432:	202a      	movs	r0, #42	@ 0x2a
 8000434:	f000 fbb8 	bl	8000ba8 <LCD_WR_REG>
  LCD_WR_DATA(x1);
 8000438:	68f8      	ldr	r0, [r7, #12]
 800043a:	f000 fbdc 	bl	8000bf6 <LCD_WR_DATA>
  LCD_WR_DATA(x2);
 800043e:	6878      	ldr	r0, [r7, #4]
 8000440:	f000 fbd9 	bl	8000bf6 <LCD_WR_DATA>
  LCD_WR_REG(0x2b);//ï¿½Ðµï¿½Ö·ï¿½ï¿½ï¿½ï¿½
 8000444:	202b      	movs	r0, #43	@ 0x2b
 8000446:	f000 fbaf 	bl	8000ba8 <LCD_WR_REG>
  LCD_WR_DATA(y1);
 800044a:	68b8      	ldr	r0, [r7, #8]
 800044c:	f000 fbd3 	bl	8000bf6 <LCD_WR_DATA>
  LCD_WR_DATA(y2);
 8000450:	6838      	ldr	r0, [r7, #0]
 8000452:	f000 fbd0 	bl	8000bf6 <LCD_WR_DATA>
  LCD_WR_REG(0x2c);//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð´
 8000456:	202c      	movs	r0, #44	@ 0x2c
 8000458:	f000 fba6 	bl	8000ba8 <LCD_WR_REG>
}
 800045c:	bf00      	nop
 800045e:	3710      	adds	r7, #16
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}

08000464 <LCD_Init>:
  }
}


void LCD_Init(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  LCD_GPIOInit();//ï¿½ï¿½Ê¼ï¿½ï¿½GPIO
 8000468:	f000 fb06 	bl	8000a78 <LCD_GPIOInit>
  LCD_RES_Clr();
 800046c:	2200      	movs	r2, #0
 800046e:	2140      	movs	r1, #64	@ 0x40
 8000470:	4899      	ldr	r0, [pc, #612]	@ (80006d8 <LCD_Init+0x274>)
 8000472:	f001 fc2b 	bl	8001ccc <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000476:	200a      	movs	r0, #10
 8000478:	f000 fd6e 	bl	8000f58 <HAL_Delay>
  LCD_RES_Clr();//ï¿½ï¿½Î»
 800047c:	2200      	movs	r2, #0
 800047e:	2140      	movs	r1, #64	@ 0x40
 8000480:	4895      	ldr	r0, [pc, #596]	@ (80006d8 <LCD_Init+0x274>)
 8000482:	f001 fc23 	bl	8001ccc <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000486:	200a      	movs	r0, #10
 8000488:	f000 fd66 	bl	8000f58 <HAL_Delay>
  LCD_RES_Set();
 800048c:	2201      	movs	r2, #1
 800048e:	2140      	movs	r1, #64	@ 0x40
 8000490:	4891      	ldr	r0, [pc, #580]	@ (80006d8 <LCD_Init+0x274>)
 8000492:	f001 fc1b 	bl	8001ccc <HAL_GPIO_WritePin>
  HAL_Delay(120);
 8000496:	2078      	movs	r0, #120	@ 0x78
 8000498:	f000 fd5e 	bl	8000f58 <HAL_Delay>
  LCD_BLK_Set();//ï¿½ò¿ª±ï¿½ï¿½â£¨Ä¬ï¿½Ï¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½â£©
 800049c:	2201      	movs	r2, #1
 800049e:	2110      	movs	r1, #16
 80004a0:	488e      	ldr	r0, [pc, #568]	@ (80006dc <LCD_Init+0x278>)
 80004a2:	f001 fc13 	bl	8001ccc <HAL_GPIO_WritePin>

  //************* Start Initial Sequence **********//
  LCD_WR_REG(0x11); //Sleep out 
 80004a6:	2011      	movs	r0, #17
 80004a8:	f000 fb7e 	bl	8000ba8 <LCD_WR_REG>
  HAL_Delay(120);              //Delay 120ms 
 80004ac:	2078      	movs	r0, #120	@ 0x78
 80004ae:	f000 fd53 	bl	8000f58 <HAL_Delay>
  //************* Start Initial Sequence **********// 
  LCD_WR_REG(0xF0);
 80004b2:	20f0      	movs	r0, #240	@ 0xf0
 80004b4:	f000 fb78 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0xC3);
 80004b8:	20c3      	movs	r0, #195	@ 0xc3
 80004ba:	f000 fb8f 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xF0);
 80004be:	20f0      	movs	r0, #240	@ 0xf0
 80004c0:	f000 fb72 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x96);
 80004c4:	2096      	movs	r0, #150	@ 0x96
 80004c6:	f000 fb89 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0x36);    // Memory Access Control
 80004ca:	2036      	movs	r0, #54	@ 0x36
 80004cc:	f000 fb6c 	bl	8000ba8 <LCD_WR_REG>
  	if(USE_HORIZONTAL==0)LCD_WR_DATA8(0x48);
 80004d0:	2048      	movs	r0, #72	@ 0x48
 80004d2:	f000 fb83 	bl	8000bdc <LCD_WR_DATA8>
  	else if(USE_HORIZONTAL==1)LCD_WR_DATA8(0x88);
  	else if(USE_HORIZONTAL==2)LCD_WR_DATA8(0x28);
  	else LCD_WR_DATA8(0xE8);

  	LCD_WR_REG(0x3A);
 80004d6:	203a      	movs	r0, #58	@ 0x3a
 80004d8:	f000 fb66 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x55);
 80004dc:	2055      	movs	r0, #85	@ 0x55
 80004de:	f000 fb7d 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xB4);     //1-dot Inversion
 80004e2:	20b4      	movs	r0, #180	@ 0xb4
 80004e4:	f000 fb60 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x01);
 80004e8:	2001      	movs	r0, #1
 80004ea:	f000 fb77 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xB1);
 80004ee:	20b1      	movs	r0, #177	@ 0xb1
 80004f0:	f000 fb5a 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x80);   //FRS[D7-D4], DIVA[D1-D0] 81 for 15Hz
 80004f4:	2080      	movs	r0, #128	@ 0x80
 80004f6:	f000 fb71 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x10);   //RTNA[4:0]
 80004fa:	2010      	movs	r0, #16
 80004fc:	f000 fb6e 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xB5);
 8000500:	20b5      	movs	r0, #181	@ 0xb5
 8000502:	f000 fb51 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x1F);   //VFP FF for 15Hz
 8000506:	201f      	movs	r0, #31
 8000508:	f000 fb68 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x50);   //VBP FF for 15Hz
 800050c:	2050      	movs	r0, #80	@ 0x50
 800050e:	f000 fb65 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x00);
 8000512:	2000      	movs	r0, #0
 8000514:	f000 fb62 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x20);   //HBP
 8000518:	2020      	movs	r0, #32
 800051a:	f000 fb5f 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xB6);
 800051e:	20b6      	movs	r0, #182	@ 0xb6
 8000520:	f000 fb42 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x8A);
 8000524:	208a      	movs	r0, #138	@ 0x8a
 8000526:	f000 fb59 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x07);
 800052a:	2007      	movs	r0, #7
 800052c:	f000 fb56 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x3B);   //480 Gates
 8000530:	203b      	movs	r0, #59	@ 0x3b
 8000532:	f000 fb53 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xC0);
 8000536:	20c0      	movs	r0, #192	@ 0xc0
 8000538:	f000 fb36 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x80);
 800053c:	2080      	movs	r0, #128	@ 0x80
 800053e:	f000 fb4d 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x64); //VGH=15V VGL=-10V
 8000542:	2064      	movs	r0, #100	@ 0x64
 8000544:	f000 fb4a 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xC1);
 8000548:	20c1      	movs	r0, #193	@ 0xc1
 800054a:	f000 fb2d 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x13);  //VOP=4.5V
 800054e:	2013      	movs	r0, #19
 8000550:	f000 fb44 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xC2);
 8000554:	20c2      	movs	r0, #194	@ 0xc2
 8000556:	f000 fb27 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0xA7);
 800055a:	20a7      	movs	r0, #167	@ 0xa7
 800055c:	f000 fb3e 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xC5);
 8000560:	20c5      	movs	r0, #197	@ 0xc5
 8000562:	f000 fb21 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x09);
 8000566:	2009      	movs	r0, #9
 8000568:	f000 fb38 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xE8);
 800056c:	20e8      	movs	r0, #232	@ 0xe8
 800056e:	f000 fb1b 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x40);
 8000572:	2040      	movs	r0, #64	@ 0x40
 8000574:	f000 fb32 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x8a);
 8000578:	208a      	movs	r0, #138	@ 0x8a
 800057a:	f000 fb2f 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x00);
 800057e:	2000      	movs	r0, #0
 8000580:	f000 fb2c 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x00);
 8000584:	2000      	movs	r0, #0
 8000586:	f000 fb29 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x29);
 800058a:	2029      	movs	r0, #41	@ 0x29
 800058c:	f000 fb26 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x19);
 8000590:	2019      	movs	r0, #25
 8000592:	f000 fb23 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0xA5);
 8000596:	20a5      	movs	r0, #165	@ 0xa5
 8000598:	f000 fb20 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x33);
 800059c:	2033      	movs	r0, #51	@ 0x33
 800059e:	f000 fb1d 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xE0);
 80005a2:	20e0      	movs	r0, #224	@ 0xe0
 80005a4:	f000 fb00 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0xF0);
 80005a8:	20f0      	movs	r0, #240	@ 0xf0
 80005aa:	f000 fb17 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x06);
 80005ae:	2006      	movs	r0, #6
 80005b0:	f000 fb14 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x0B);
 80005b4:	200b      	movs	r0, #11
 80005b6:	f000 fb11 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x07);
 80005ba:	2007      	movs	r0, #7
 80005bc:	f000 fb0e 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x06);
 80005c0:	2006      	movs	r0, #6
 80005c2:	f000 fb0b 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x05);
 80005c6:	2005      	movs	r0, #5
 80005c8:	f000 fb08 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x2E);
 80005cc:	202e      	movs	r0, #46	@ 0x2e
 80005ce:	f000 fb05 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x33);
 80005d2:	2033      	movs	r0, #51	@ 0x33
 80005d4:	f000 fb02 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x47);
 80005d8:	2047      	movs	r0, #71	@ 0x47
 80005da:	f000 faff 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x3A);
 80005de:	203a      	movs	r0, #58	@ 0x3a
 80005e0:	f000 fafc 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x17);
 80005e4:	2017      	movs	r0, #23
 80005e6:	f000 faf9 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x16);
 80005ea:	2016      	movs	r0, #22
 80005ec:	f000 faf6 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x2E);
 80005f0:	202e      	movs	r0, #46	@ 0x2e
 80005f2:	f000 faf3 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x31);
 80005f6:	2031      	movs	r0, #49	@ 0x31
 80005f8:	f000 faf0 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xE1);
 80005fc:	20e1      	movs	r0, #225	@ 0xe1
 80005fe:	f000 fad3 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0xF0);
 8000602:	20f0      	movs	r0, #240	@ 0xf0
 8000604:	f000 faea 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x09);
 8000608:	2009      	movs	r0, #9
 800060a:	f000 fae7 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x0D);
 800060e:	200d      	movs	r0, #13
 8000610:	f000 fae4 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x09);
 8000614:	2009      	movs	r0, #9
 8000616:	f000 fae1 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x08);
 800061a:	2008      	movs	r0, #8
 800061c:	f000 fade 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x23);
 8000620:	2023      	movs	r0, #35	@ 0x23
 8000622:	f000 fadb 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x2E);
 8000626:	202e      	movs	r0, #46	@ 0x2e
 8000628:	f000 fad8 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x33);
 800062c:	2033      	movs	r0, #51	@ 0x33
 800062e:	f000 fad5 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x46);
 8000632:	2046      	movs	r0, #70	@ 0x46
 8000634:	f000 fad2 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x38);
 8000638:	2038      	movs	r0, #56	@ 0x38
 800063a:	f000 facf 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x13);
 800063e:	2013      	movs	r0, #19
 8000640:	f000 facc 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x13);
 8000644:	2013      	movs	r0, #19
 8000646:	f000 fac9 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x2C);
 800064a:	202c      	movs	r0, #44	@ 0x2c
 800064c:	f000 fac6 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x32);
 8000650:	2032      	movs	r0, #50	@ 0x32
 8000652:	f000 fac3 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xF0);
 8000656:	20f0      	movs	r0, #240	@ 0xf0
 8000658:	f000 faa6 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x3C);
 800065c:	203c      	movs	r0, #60	@ 0x3c
 800065e:	f000 fabd 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0xF0);
 8000662:	20f0      	movs	r0, #240	@ 0xf0
 8000664:	f000 faa0 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x69);
 8000668:	2069      	movs	r0, #105	@ 0x69
 800066a:	f000 fab7 	bl	8000bdc <LCD_WR_DATA8>


  	LCD_WR_REG(0x2A);    //320
 800066e:	202a      	movs	r0, #42	@ 0x2a
 8000670:	f000 fa9a 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x00);
 8000674:	2000      	movs	r0, #0
 8000676:	f000 fab1 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x00);
 800067a:	2000      	movs	r0, #0
 800067c:	f000 faae 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x01);
 8000680:	2001      	movs	r0, #1
 8000682:	f000 faab 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x3F);
 8000686:	203f      	movs	r0, #63	@ 0x3f
 8000688:	f000 faa8 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0x2B);    //480
 800068c:	202b      	movs	r0, #43	@ 0x2b
 800068e:	f000 fa8b 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x00);
 8000692:	2000      	movs	r0, #0
 8000694:	f000 faa2 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x00);
 8000698:	2000      	movs	r0, #0
 800069a:	f000 fa9f 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0x01);
 800069e:	2001      	movs	r0, #1
 80006a0:	f000 fa9c 	bl	8000bdc <LCD_WR_DATA8>
  	LCD_WR_DATA8(0xDF);
 80006a4:	20df      	movs	r0, #223	@ 0xdf
 80006a6:	f000 fa99 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0x35);
 80006aa:	2035      	movs	r0, #53	@ 0x35
 80006ac:	f000 fa7c 	bl	8000ba8 <LCD_WR_REG>
  	LCD_WR_DATA8(0x00);
 80006b0:	2000      	movs	r0, #0
 80006b2:	f000 fa93 	bl	8000bdc <LCD_WR_DATA8>

  	LCD_WR_REG(0x11);
 80006b6:	2011      	movs	r0, #17
 80006b8:	f000 fa76 	bl	8000ba8 <LCD_WR_REG>

  	HAL_Delay(120);                //ms
 80006bc:	2078      	movs	r0, #120	@ 0x78
 80006be:	f000 fc4b 	bl	8000f58 <HAL_Delay>

  	LCD_WR_REG(0x29);
 80006c2:	2029      	movs	r0, #41	@ 0x29
 80006c4:	f000 fa70 	bl	8000ba8 <LCD_WR_REG>
  	HAL_Delay(50);
 80006c8:	2032      	movs	r0, #50	@ 0x32
 80006ca:	f000 fc45 	bl	8000f58 <HAL_Delay>

  	LCD_WR_REG(0x21);
 80006ce:	2021      	movs	r0, #33	@ 0x21
 80006d0:	f000 fa6a 	bl	8000ba8 <LCD_WR_REG>
}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40011800 	.word	0x40011800
 80006dc:	40011000 	.word	0x40011000

080006e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e6:	f000 fbd5 	bl	8000e94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ea:	f000 f831 	bl	8000750 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ee:	f000 f8d1 	bl	8000894 <MX_GPIO_Init>
  MX_DMA_Init();
 80006f2:	f000 f8a9 	bl	8000848 <MX_DMA_Init>
  MX_SPI1_Init();
 80006f6:	f000 f871 	bl	80007dc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 80006fa:	f7ff feb3 	bl	8000464 <LCD_Init>

  //LCD_Fill(0,0, 320, 480, BLUE);
	for(int j=0;j<7;j++)
 80006fe:	2300      	movs	r3, #0
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	e01e      	b.n	8000742 <main+0x62>
	{
		for(int i=0;i<8;i++)
 8000704:	2300      	movs	r3, #0
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	e015      	b.n	8000736 <main+0x56>
		{
			LCD_ShowPicture(40*i,200+j*40,40,40,gImage_1);
 800070a:	683a      	ldr	r2, [r7, #0]
 800070c:	4613      	mov	r3, r2
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	4413      	add	r3, r2
 8000712:	00db      	lsls	r3, r3, #3
 8000714:	4618      	mov	r0, r3
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	4613      	mov	r3, r2
 800071a:	009b      	lsls	r3, r3, #2
 800071c:	4413      	add	r3, r2
 800071e:	00db      	lsls	r3, r3, #3
 8000720:	33c8      	adds	r3, #200	@ 0xc8
 8000722:	4619      	mov	r1, r3
 8000724:	4b09      	ldr	r3, [pc, #36]	@ (800074c <main+0x6c>)
 8000726:	9300      	str	r3, [sp, #0]
 8000728:	2328      	movs	r3, #40	@ 0x28
 800072a:	2228      	movs	r2, #40	@ 0x28
 800072c:	f7ff fdee 	bl	800030c <LCD_ShowPicture>
		for(int i=0;i<8;i++)
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	3301      	adds	r3, #1
 8000734:	603b      	str	r3, [r7, #0]
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	2b07      	cmp	r3, #7
 800073a:	dde6      	ble.n	800070a <main+0x2a>
	for(int j=0;j<7;j++)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	3301      	adds	r3, #1
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2b06      	cmp	r3, #6
 8000746:	dddd      	ble.n	8000704 <main+0x24>
	}
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000748:	bf00      	nop
 800074a:	e7fd      	b.n	8000748 <main+0x68>
 800074c:	08002a98 	.word	0x08002a98

08000750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b090      	sub	sp, #64	@ 0x40
 8000754:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000756:	f107 0318 	add.w	r3, r7, #24
 800075a:	2228      	movs	r2, #40	@ 0x28
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f002 f962 	bl	8002a28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000764:	1d3b      	adds	r3, r7, #4
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
 800076e:	60da      	str	r2, [r3, #12]
 8000770:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000772:	2301      	movs	r3, #1
 8000774:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000776:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800077a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000780:	2301      	movs	r3, #1
 8000782:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000784:	2302      	movs	r3, #2
 8000786:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000788:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800078c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800078e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000792:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000794:	f107 0318 	add.w	r3, r7, #24
 8000798:	4618      	mov	r0, r3
 800079a:	f001 faaf 	bl	8001cfc <HAL_RCC_OscConfig>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80007a4:	f000 f8ea 	bl	800097c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a8:	230f      	movs	r3, #15
 80007aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ac:	2302      	movs	r3, #2
 80007ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b0:	2300      	movs	r3, #0
 80007b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ba:	2300      	movs	r3, #0
 80007bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	2102      	movs	r1, #2
 80007c2:	4618      	mov	r0, r3
 80007c4:	f001 fd1c 	bl	8002200 <HAL_RCC_ClockConfig>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80007ce:	f000 f8d5 	bl	800097c <Error_Handler>
  }
}
 80007d2:	bf00      	nop
 80007d4:	3740      	adds	r7, #64	@ 0x40
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
	...

080007dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007e0:	4b17      	ldr	r3, [pc, #92]	@ (8000840 <MX_SPI1_Init+0x64>)
 80007e2:	4a18      	ldr	r2, [pc, #96]	@ (8000844 <MX_SPI1_Init+0x68>)
 80007e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007e6:	4b16      	ldr	r3, [pc, #88]	@ (8000840 <MX_SPI1_Init+0x64>)
 80007e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007ee:	4b14      	ldr	r3, [pc, #80]	@ (8000840 <MX_SPI1_Init+0x64>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007f4:	4b12      	ldr	r3, [pc, #72]	@ (8000840 <MX_SPI1_Init+0x64>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007fa:	4b11      	ldr	r3, [pc, #68]	@ (8000840 <MX_SPI1_Init+0x64>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000800:	4b0f      	ldr	r3, [pc, #60]	@ (8000840 <MX_SPI1_Init+0x64>)
 8000802:	2200      	movs	r2, #0
 8000804:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000806:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <MX_SPI1_Init+0x64>)
 8000808:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800080c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800080e:	4b0c      	ldr	r3, [pc, #48]	@ (8000840 <MX_SPI1_Init+0x64>)
 8000810:	2208      	movs	r2, #8
 8000812:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000814:	4b0a      	ldr	r3, [pc, #40]	@ (8000840 <MX_SPI1_Init+0x64>)
 8000816:	2200      	movs	r2, #0
 8000818:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800081a:	4b09      	ldr	r3, [pc, #36]	@ (8000840 <MX_SPI1_Init+0x64>)
 800081c:	2200      	movs	r2, #0
 800081e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000820:	4b07      	ldr	r3, [pc, #28]	@ (8000840 <MX_SPI1_Init+0x64>)
 8000822:	2200      	movs	r2, #0
 8000824:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000826:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <MX_SPI1_Init+0x64>)
 8000828:	220a      	movs	r2, #10
 800082a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800082c:	4804      	ldr	r0, [pc, #16]	@ (8000840 <MX_SPI1_Init+0x64>)
 800082e:	f001 fe43 	bl	80024b8 <HAL_SPI_Init>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000838:	f000 f8a0 	bl	800097c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800083c:	bf00      	nop
 800083e:	bd80      	pop	{r7, pc}
 8000840:	2000006c 	.word	0x2000006c
 8000844:	40013000 	.word	0x40013000

08000848 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800084e:	4b10      	ldr	r3, [pc, #64]	@ (8000890 <MX_DMA_Init+0x48>)
 8000850:	695b      	ldr	r3, [r3, #20]
 8000852:	4a0f      	ldr	r2, [pc, #60]	@ (8000890 <MX_DMA_Init+0x48>)
 8000854:	f043 0301 	orr.w	r3, r3, #1
 8000858:	6153      	str	r3, [r2, #20]
 800085a:	4b0d      	ldr	r3, [pc, #52]	@ (8000890 <MX_DMA_Init+0x48>)
 800085c:	695b      	ldr	r3, [r3, #20]
 800085e:	f003 0301 	and.w	r3, r3, #1
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000866:	2200      	movs	r2, #0
 8000868:	2100      	movs	r1, #0
 800086a:	200c      	movs	r0, #12
 800086c:	f000 fc6f 	bl	800114e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000870:	200c      	movs	r0, #12
 8000872:	f000 fc88 	bl	8001186 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000876:	2200      	movs	r2, #0
 8000878:	2100      	movs	r1, #0
 800087a:	200d      	movs	r0, #13
 800087c:	f000 fc67 	bl	800114e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000880:	200d      	movs	r0, #13
 8000882:	f000 fc80 	bl	8001186 <HAL_NVIC_EnableIRQ>

}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40021000 	.word	0x40021000

08000894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b088      	sub	sp, #32
 8000898:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089a:	f107 0310 	add.w	r3, r7, #16
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	605a      	str	r2, [r3, #4]
 80008a4:	609a      	str	r2, [r3, #8]
 80008a6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008a8:	4b30      	ldr	r3, [pc, #192]	@ (800096c <MX_GPIO_Init+0xd8>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	4a2f      	ldr	r2, [pc, #188]	@ (800096c <MX_GPIO_Init+0xd8>)
 80008ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008b2:	6193      	str	r3, [r2, #24]
 80008b4:	4b2d      	ldr	r3, [pc, #180]	@ (800096c <MX_GPIO_Init+0xd8>)
 80008b6:	699b      	ldr	r3, [r3, #24]
 80008b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c0:	4b2a      	ldr	r3, [pc, #168]	@ (800096c <MX_GPIO_Init+0xd8>)
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	4a29      	ldr	r2, [pc, #164]	@ (800096c <MX_GPIO_Init+0xd8>)
 80008c6:	f043 0304 	orr.w	r3, r3, #4
 80008ca:	6193      	str	r3, [r2, #24]
 80008cc:	4b27      	ldr	r3, [pc, #156]	@ (800096c <MX_GPIO_Init+0xd8>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	f003 0304 	and.w	r3, r3, #4
 80008d4:	60bb      	str	r3, [r7, #8]
 80008d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008d8:	4b24      	ldr	r3, [pc, #144]	@ (800096c <MX_GPIO_Init+0xd8>)
 80008da:	699b      	ldr	r3, [r3, #24]
 80008dc:	4a23      	ldr	r2, [pc, #140]	@ (800096c <MX_GPIO_Init+0xd8>)
 80008de:	f043 0310 	orr.w	r3, r3, #16
 80008e2:	6193      	str	r3, [r2, #24]
 80008e4:	4b21      	ldr	r3, [pc, #132]	@ (800096c <MX_GPIO_Init+0xd8>)
 80008e6:	699b      	ldr	r3, [r3, #24]
 80008e8:	f003 0310 	and.w	r3, r3, #16
 80008ec:	607b      	str	r3, [r7, #4]
 80008ee:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_DC_Pin|LCD_RES_Pin, GPIO_PIN_RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	2160      	movs	r1, #96	@ 0x60
 80008f4:	481e      	ldr	r0, [pc, #120]	@ (8000970 <MX_GPIO_Init+0xdc>)
 80008f6:	f001 f9e9 	bl	8001ccc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2110      	movs	r1, #16
 80008fe:	481d      	ldr	r0, [pc, #116]	@ (8000974 <MX_GPIO_Init+0xe0>)
 8000900:	f001 f9e4 	bl	8001ccc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BLK_GPIO_Port, LCD_BLK_Pin, GPIO_PIN_RESET);
 8000904:	2200      	movs	r2, #0
 8000906:	2110      	movs	r1, #16
 8000908:	481b      	ldr	r0, [pc, #108]	@ (8000978 <MX_GPIO_Init+0xe4>)
 800090a:	f001 f9df 	bl	8001ccc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_DC_Pin LCD_RES_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_RES_Pin;
 800090e:	2360      	movs	r3, #96	@ 0x60
 8000910:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000912:	2301      	movs	r3, #1
 8000914:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000916:	2300      	movs	r3, #0
 8000918:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091a:	2302      	movs	r3, #2
 800091c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800091e:	f107 0310 	add.w	r3, r7, #16
 8000922:	4619      	mov	r1, r3
 8000924:	4812      	ldr	r0, [pc, #72]	@ (8000970 <MX_GPIO_Init+0xdc>)
 8000926:	f001 f83d 	bl	80019a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 800092a:	2310      	movs	r3, #16
 800092c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092e:	2301      	movs	r3, #1
 8000930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	2302      	movs	r3, #2
 8000938:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 800093a:	f107 0310 	add.w	r3, r7, #16
 800093e:	4619      	mov	r1, r3
 8000940:	480c      	ldr	r0, [pc, #48]	@ (8000974 <MX_GPIO_Init+0xe0>)
 8000942:	f001 f82f 	bl	80019a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BLK_Pin */
  GPIO_InitStruct.Pin = LCD_BLK_Pin;
 8000946:	2310      	movs	r3, #16
 8000948:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094a:	2301      	movs	r3, #1
 800094c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	2302      	movs	r3, #2
 8000954:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD_BLK_GPIO_Port, &GPIO_InitStruct);
 8000956:	f107 0310 	add.w	r3, r7, #16
 800095a:	4619      	mov	r1, r3
 800095c:	4806      	ldr	r0, [pc, #24]	@ (8000978 <MX_GPIO_Init+0xe4>)
 800095e:	f001 f821 	bl	80019a4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000962:	bf00      	nop
 8000964:	3720      	adds	r7, #32
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40021000 	.word	0x40021000
 8000970:	40011800 	.word	0x40011800
 8000974:	40010800 	.word	0x40010800
 8000978:	40011000 	.word	0x40011000

0800097c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000980:	b672      	cpsid	i
}
 8000982:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000984:	bf00      	nop
 8000986:	e7fd      	b.n	8000984 <Error_Handler+0x8>

08000988 <SPI1_Init>:
#include "spi_init.h"

SPI_HandleTypeDef SPI_InitStructure;

void SPI1_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  __HAL_RCC_SPI1_CLK_ENABLE(); //ï¿½ï¿½ï¿½ï¿½SPI1ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½
 800098e:	4b36      	ldr	r3, [pc, #216]	@ (8000a68 <SPI1_Init+0xe0>)
 8000990:	699b      	ldr	r3, [r3, #24]
 8000992:	4a35      	ldr	r2, [pc, #212]	@ (8000a68 <SPI1_Init+0xe0>)
 8000994:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000998:	6193      	str	r3, [r2, #24]
 800099a:	4b33      	ldr	r3, [pc, #204]	@ (8000a68 <SPI1_Init+0xe0>)
 800099c:	699b      	ldr	r3, [r3, #24]
 800099e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();//ï¿½ï¿½ï¿½ï¿½GPIOï¿½ï¿½Ê±ï¿½ï¿½
 80009a6:	4b30      	ldr	r3, [pc, #192]	@ (8000a68 <SPI1_Init+0xe0>)
 80009a8:	699b      	ldr	r3, [r3, #24]
 80009aa:	4a2f      	ldr	r2, [pc, #188]	@ (8000a68 <SPI1_Init+0xe0>)
 80009ac:	f043 0304 	orr.w	r3, r3, #4
 80009b0:	6193      	str	r3, [r2, #24]
 80009b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000a68 <SPI1_Init+0xe0>)
 80009b4:	699b      	ldr	r3, [r3, #24]
 80009b6:	f003 0304 	and.w	r3, r3, #4
 80009ba:	603b      	str	r3, [r7, #0]
 80009bc:	683b      	ldr	r3, [r7, #0]
    
  GPIO_InitStructure.Pin=LCD_SCK_GPIO_PIN;
 80009be:	2320      	movs	r3, #32
 80009c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Mode=GPIO_MODE_AF_PP;
 80009c2:	2302      	movs	r3, #2
 80009c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 80009c6:	2303      	movs	r3, #3
 80009c8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LCD_SCK_GPIO_PORT,&GPIO_InitStructure);
 80009ca:	f107 0308 	add.w	r3, r7, #8
 80009ce:	4619      	mov	r1, r3
 80009d0:	4826      	ldr	r0, [pc, #152]	@ (8000a6c <SPI1_Init+0xe4>)
 80009d2:	f000 ffe7 	bl	80019a4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_SCK_GPIO_PORT,LCD_SCK_GPIO_PIN,GPIO_PIN_SET);
 80009d6:	2201      	movs	r2, #1
 80009d8:	2120      	movs	r1, #32
 80009da:	4824      	ldr	r0, [pc, #144]	@ (8000a6c <SPI1_Init+0xe4>)
 80009dc:	f001 f976 	bl	8001ccc <HAL_GPIO_WritePin>
    
  GPIO_InitStructure.Pin=LCD_MOSI_GPIO_PIN;
 80009e0:	2380      	movs	r3, #128	@ 0x80
 80009e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Mode=GPIO_MODE_AF_PP;
 80009e4:	2302      	movs	r3, #2
 80009e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 80009e8:	2303      	movs	r3, #3
 80009ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LCD_MOSI_GPIO_PORT,&GPIO_InitStructure);
 80009ec:	f107 0308 	add.w	r3, r7, #8
 80009f0:	4619      	mov	r1, r3
 80009f2:	481e      	ldr	r0, [pc, #120]	@ (8000a6c <SPI1_Init+0xe4>)
 80009f4:	f000 ffd6 	bl	80019a4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_MOSI_GPIO_PORT,LCD_MOSI_GPIO_PIN,GPIO_PIN_SET);
 80009f8:	2201      	movs	r2, #1
 80009fa:	2180      	movs	r1, #128	@ 0x80
 80009fc:	481b      	ldr	r0, [pc, #108]	@ (8000a6c <SPI1_Init+0xe4>)
 80009fe:	f001 f965 	bl	8001ccc <HAL_GPIO_WritePin>
  
  SPI_InitStructure.Instance=SPI1;
 8000a02:	4b1b      	ldr	r3, [pc, #108]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a04:	4a1b      	ldr	r2, [pc, #108]	@ (8000a74 <SPI1_Init+0xec>)
 8000a06:	601a      	str	r2, [r3, #0]
  SPI_InitStructure.Init.BaudRatePrescaler=SPI_BAUDRATEPRESCALER_2;//SPI1ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½APB2ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ Æµï¿½ï¿½72Mhz 2ï¿½ï¿½ÆµÎª36Mhz
 8000a08:	4b19      	ldr	r3, [pc, #100]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	61da      	str	r2, [r3, #28]
  SPI_InitStructure.Init.CLKPhase=SPI_PHASE_2EDGE;//SPIï¿½ÚµÚ¶ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½Ø½ï¿½ï¿½Ð²ï¿½ï¿½ï¿½
 8000a0e:	4b18      	ldr	r3, [pc, #96]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	615a      	str	r2, [r3, #20]
  SPI_InitStructure.Init.CLKPolarity=SPI_POLARITY_HIGH;//SPIï¿½ï¿½ï¿½ï¿½Îªï¿½ï¿½
 8000a14:	4b16      	ldr	r3, [pc, #88]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a16:	2202      	movs	r2, #2
 8000a18:	611a      	str	r2, [r3, #16]
  SPI_InitStructure.Init.CRCCalculation=SPI_CRCCALCULATION_DISABLE;//ï¿½Ø±ï¿½CRCÐ£ï¿½ï¿½
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	629a      	str	r2, [r3, #40]	@ 0x28
  SPI_InitStructure.Init.DataSize=SPI_DATASIZE_8BIT;//SPIÖ¡ï¿½ï¿½ï¿½ï¿½Îª8bit
 8000a20:	4b13      	ldr	r3, [pc, #76]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	60da      	str	r2, [r3, #12]
  SPI_InitStructure.Init.Direction=SPI_DIRECTION_1LINE;//SPIï¿½ï¿½ï¿½ï¿½Ä£Ê½
 8000a26:	4b12      	ldr	r3, [pc, #72]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a28:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a2c:	609a      	str	r2, [r3, #8]
  SPI_InitStructure.Init.FirstBit=SPI_FIRSTBIT_MSB;//ï¿½ï¿½Î»ï¿½ï¿½Ç°
 8000a2e:	4b10      	ldr	r3, [pc, #64]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	621a      	str	r2, [r3, #32]
  SPI_InitStructure.Init.Mode=SPI_MODE_MASTER;//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä£Ê½
 8000a34:	4b0e      	ldr	r3, [pc, #56]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a36:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a3a:	605a      	str	r2, [r3, #4]
  SPI_InitStructure.Init.NSS=SPI_NSS_SOFT;//Æ¬Ñ¡ï¿½ÅºÅ½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a42:	619a      	str	r2, [r3, #24]
  SPI_InitStructure.Init.TIMode=SPI_TIMODE_DISABLE;//ï¿½Ø±ï¿½TIÄ£Ê½
 8000a44:	4b0a      	ldr	r3, [pc, #40]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_SPI_Init(&SPI_InitStructure);
 8000a4a:	4809      	ldr	r0, [pc, #36]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a4c:	f001 fd34 	bl	80024b8 <HAL_SPI_Init>
  __HAL_SPI_ENABLE(&SPI_InitStructure);
 8000a50:	4b07      	ldr	r3, [pc, #28]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	4b06      	ldr	r3, [pc, #24]	@ (8000a70 <SPI1_Init+0xe8>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000a5e:	601a      	str	r2, [r3, #0]
}
 8000a60:	bf00      	nop
 8000a62:	3718      	adds	r7, #24
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	40010800 	.word	0x40010800
 8000a70:	2000014c 	.word	0x2000014c
 8000a74:	40013000 	.word	0x40013000

08000a78 <LCD_GPIOInit>:
void LCD_GPIOInit(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7e:	4b37      	ldr	r3, [pc, #220]	@ (8000b5c <LCD_GPIOInit+0xe4>)
 8000a80:	699b      	ldr	r3, [r3, #24]
 8000a82:	4a36      	ldr	r2, [pc, #216]	@ (8000b5c <LCD_GPIOInit+0xe4>)
 8000a84:	f043 0304 	orr.w	r3, r3, #4
 8000a88:	6193      	str	r3, [r2, #24]
 8000a8a:	4b34      	ldr	r3, [pc, #208]	@ (8000b5c <LCD_GPIOInit+0xe4>)
 8000a8c:	699b      	ldr	r3, [r3, #24]
 8000a8e:	f003 0304 	and.w	r3, r3, #4
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a96:	4b31      	ldr	r3, [pc, #196]	@ (8000b5c <LCD_GPIOInit+0xe4>)
 8000a98:	699b      	ldr	r3, [r3, #24]
 8000a9a:	4a30      	ldr	r2, [pc, #192]	@ (8000b5c <LCD_GPIOInit+0xe4>)
 8000a9c:	f043 0308 	orr.w	r3, r3, #8
 8000aa0:	6193      	str	r3, [r2, #24]
 8000aa2:	4b2e      	ldr	r3, [pc, #184]	@ (8000b5c <LCD_GPIOInit+0xe4>)
 8000aa4:	699b      	ldr	r3, [r3, #24]
 8000aa6:	f003 0308 	and.w	r3, r3, #8
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aae:	4b2b      	ldr	r3, [pc, #172]	@ (8000b5c <LCD_GPIOInit+0xe4>)
 8000ab0:	699b      	ldr	r3, [r3, #24]
 8000ab2:	4a2a      	ldr	r2, [pc, #168]	@ (8000b5c <LCD_GPIOInit+0xe4>)
 8000ab4:	f043 0320 	orr.w	r3, r3, #32
 8000ab8:	6193      	str	r3, [r2, #24]
 8000aba:	4b28      	ldr	r3, [pc, #160]	@ (8000b5c <LCD_GPIOInit+0xe4>)
 8000abc:	699b      	ldr	r3, [r3, #24]
 8000abe:	f003 0320 	and.w	r3, r3, #32
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]
  SPI1_Init();
 8000ac6:	f7ff ff5f 	bl	8000988 <SPI1_Init>
  GPIO_InitStructure.Pin=LCD_RES_GPIO_PIN;
 8000aca:	2340      	movs	r3, #64	@ 0x40
 8000acc:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Mode=GPIO_MODE_OUTPUT_PP;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8000ad2:	2303      	movs	r3, #3
 8000ad4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD_RES_GPIO_PORT,&GPIO_InitStructure);
 8000ad6:	f107 0310 	add.w	r3, r7, #16
 8000ada:	4619      	mov	r1, r3
 8000adc:	4820      	ldr	r0, [pc, #128]	@ (8000b60 <LCD_GPIOInit+0xe8>)
 8000ade:	f000 ff61 	bl	80019a4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_RES_GPIO_PORT,LCD_RES_GPIO_PIN,GPIO_PIN_SET);
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	2140      	movs	r1, #64	@ 0x40
 8000ae6:	481e      	ldr	r0, [pc, #120]	@ (8000b60 <LCD_GPIOInit+0xe8>)
 8000ae8:	f001 f8f0 	bl	8001ccc <HAL_GPIO_WritePin>
    
  GPIO_InitStructure.Pin=LCD_DC_GPIO_PIN;
 8000aec:	2320      	movs	r3, #32
 8000aee:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Mode=GPIO_MODE_OUTPUT_PP;
 8000af0:	2301      	movs	r3, #1
 8000af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8000af4:	2303      	movs	r3, #3
 8000af6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD_DC_GPIO_PORT,&GPIO_InitStructure);
 8000af8:	f107 0310 	add.w	r3, r7, #16
 8000afc:	4619      	mov	r1, r3
 8000afe:	4818      	ldr	r0, [pc, #96]	@ (8000b60 <LCD_GPIOInit+0xe8>)
 8000b00:	f000 ff50 	bl	80019a4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_DC_GPIO_PORT,LCD_DC_GPIO_PIN,GPIO_PIN_SET);
 8000b04:	2201      	movs	r2, #1
 8000b06:	2120      	movs	r1, #32
 8000b08:	4815      	ldr	r0, [pc, #84]	@ (8000b60 <LCD_GPIOInit+0xe8>)
 8000b0a:	f001 f8df 	bl	8001ccc <HAL_GPIO_WritePin>
  
  GPIO_InitStructure.Pin=LCD_CS_GPIO_PIN;
 8000b0e:	2310      	movs	r3, #16
 8000b10:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Mode=GPIO_MODE_OUTPUT_PP;
 8000b12:	2301      	movs	r3, #1
 8000b14:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8000b16:	2303      	movs	r3, #3
 8000b18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD_CS_GPIO_PORT,&GPIO_InitStructure);
 8000b1a:	f107 0310 	add.w	r3, r7, #16
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4810      	ldr	r0, [pc, #64]	@ (8000b64 <LCD_GPIOInit+0xec>)
 8000b22:	f000 ff3f 	bl	80019a4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_CS_GPIO_PORT,LCD_CS_GPIO_PIN,GPIO_PIN_SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	2110      	movs	r1, #16
 8000b2a:	480e      	ldr	r0, [pc, #56]	@ (8000b64 <LCD_GPIOInit+0xec>)
 8000b2c:	f001 f8ce 	bl	8001ccc <HAL_GPIO_WritePin>
  
  GPIO_InitStructure.Pin=LCD_BLK_GPIO_PIN;
 8000b30:	2310      	movs	r3, #16
 8000b32:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Mode=GPIO_MODE_OUTPUT_PP;
 8000b34:	2301      	movs	r3, #1
 8000b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8000b38:	2303      	movs	r3, #3
 8000b3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD_BLK_GPIO_PORT,&GPIO_InitStructure);
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	4619      	mov	r1, r3
 8000b42:	4809      	ldr	r0, [pc, #36]	@ (8000b68 <LCD_GPIOInit+0xf0>)
 8000b44:	f000 ff2e 	bl	80019a4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_BLK_GPIO_PORT,LCD_BLK_GPIO_PIN,GPIO_PIN_SET);
 8000b48:	2201      	movs	r2, #1
 8000b4a:	2110      	movs	r1, #16
 8000b4c:	4806      	ldr	r0, [pc, #24]	@ (8000b68 <LCD_GPIOInit+0xf0>)
 8000b4e:	f001 f8bd 	bl	8001ccc <HAL_GPIO_WritePin>
}
 8000b52:	bf00      	nop
 8000b54:	3720      	adds	r7, #32
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	40011800 	.word	0x40011800
 8000b64:	40010800 	.word	0x40010800
 8000b68:	40011000 	.word	0x40011000

08000b6c <LCD_WR_Bus>:
ï¿½ï¿½ï¿½ï¿½Ëµï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½SPIï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½ï¿½Ö½ï¿½ï¿½ï¿½ï¿½ï¿½
ï¿½ï¿½Ú²ï¿½ï¿½ï¿½ï¿½ï¿½dat->ï¿½ï¿½Òªï¿½ï¿½ï¿½Íµï¿½ï¿½ï¿½ï¿½ï¿½
ï¿½ï¿½ï¿½Ø²ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
********************************************/
void LCD_WR_Bus(u8 dat)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	71fb      	strb	r3, [r7, #7]
  LCD_CS_Clr();
 8000b76:	2200      	movs	r2, #0
 8000b78:	2110      	movs	r1, #16
 8000b7a:	4809      	ldr	r0, [pc, #36]	@ (8000ba0 <LCD_WR_Bus+0x34>)
 8000b7c:	f001 f8a6 	bl	8001ccc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit_DMA(&SPI_InitStructure,&dat,1);
 8000b80:	1dfb      	adds	r3, r7, #7
 8000b82:	2201      	movs	r2, #1
 8000b84:	4619      	mov	r1, r3
 8000b86:	4807      	ldr	r0, [pc, #28]	@ (8000ba4 <LCD_WR_Bus+0x38>)
 8000b88:	f001 fd1a 	bl	80025c0 <HAL_SPI_Transmit_DMA>
  LCD_CS_Set();
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	2110      	movs	r1, #16
 8000b90:	4803      	ldr	r0, [pc, #12]	@ (8000ba0 <LCD_WR_Bus+0x34>)
 8000b92:	f001 f89b 	bl	8001ccc <HAL_GPIO_WritePin>
}
 8000b96:	bf00      	nop
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40010800 	.word	0x40010800
 8000ba4:	2000014c 	.word	0x2000014c

08000ba8 <LCD_WR_REG>:
ï¿½ï¿½ï¿½ï¿½Ëµï¿½ï¿½ï¿½ï¿½Ð´LCDÖ¸ï¿½ï¿½
ï¿½ï¿½Ú²ï¿½ï¿½ï¿½ï¿½ï¿½reg->ï¿½ï¿½Òªï¿½ï¿½ï¿½Íµï¿½Ö¸ï¿½ï¿½
ï¿½ï¿½ï¿½Ø²ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
********************************************/
void LCD_WR_REG(u8 reg)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	71fb      	strb	r3, [r7, #7]
  LCD_DC_Clr();
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2120      	movs	r1, #32
 8000bb6:	4808      	ldr	r0, [pc, #32]	@ (8000bd8 <LCD_WR_REG+0x30>)
 8000bb8:	f001 f888 	bl	8001ccc <HAL_GPIO_WritePin>
  LCD_WR_Bus(reg);
 8000bbc:	79fb      	ldrb	r3, [r7, #7]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f7ff ffd4 	bl	8000b6c <LCD_WR_Bus>
  LCD_DC_Set();
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	2120      	movs	r1, #32
 8000bc8:	4803      	ldr	r0, [pc, #12]	@ (8000bd8 <LCD_WR_REG+0x30>)
 8000bca:	f001 f87f 	bl	8001ccc <HAL_GPIO_WritePin>
}
 8000bce:	bf00      	nop
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40011800 	.word	0x40011800

08000bdc <LCD_WR_DATA8>:
ï¿½ï¿½ï¿½ï¿½Ëµï¿½ï¿½ï¿½ï¿½Ð´LCDÒ»ï¿½ï¿½ï¿½Ö½Ú³ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
ï¿½ï¿½Ú²ï¿½ï¿½ï¿½ï¿½ï¿½dat->ï¿½ï¿½Òªï¿½ï¿½ï¿½Íµï¿½ï¿½ï¿½ï¿½ï¿½
ï¿½ï¿½ï¿½Ø²ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
********************************************/
void LCD_WR_DATA8(u8 dat)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	71fb      	strb	r3, [r7, #7]
  LCD_WR_Bus(dat);
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	4618      	mov	r0, r3
 8000bea:	f7ff ffbf 	bl	8000b6c <LCD_WR_Bus>
}
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <LCD_WR_DATA>:
ï¿½ï¿½ï¿½ï¿½Ëµï¿½ï¿½ï¿½ï¿½Ð´LCDÒ»ï¿½ï¿½ï¿½ï¿½ï¿½Ö³ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
ï¿½ï¿½Ú²ï¿½ï¿½ï¿½ï¿½ï¿½dat->ï¿½ï¿½Òªï¿½ï¿½ï¿½Íµï¿½ï¿½ï¿½ï¿½ï¿½
ï¿½ï¿½ï¿½Ø²ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
********************************************/
void LCD_WR_DATA(u16 dat)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b082      	sub	sp, #8
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
  LCD_WR_Bus(dat>>8);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	0a1b      	lsrs	r3, r3, #8
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff ffb1 	bl	8000b6c <LCD_WR_Bus>
  LCD_WR_Bus(dat&0xFF);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff ffac 	bl	8000b6c <LCD_WR_Bus>
}
 8000c14:	bf00      	nop
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c22:	4b15      	ldr	r3, [pc, #84]	@ (8000c78 <HAL_MspInit+0x5c>)
 8000c24:	699b      	ldr	r3, [r3, #24]
 8000c26:	4a14      	ldr	r2, [pc, #80]	@ (8000c78 <HAL_MspInit+0x5c>)
 8000c28:	f043 0301 	orr.w	r3, r3, #1
 8000c2c:	6193      	str	r3, [r2, #24]
 8000c2e:	4b12      	ldr	r3, [pc, #72]	@ (8000c78 <HAL_MspInit+0x5c>)
 8000c30:	699b      	ldr	r3, [r3, #24]
 8000c32:	f003 0301 	and.w	r3, r3, #1
 8000c36:	60bb      	str	r3, [r7, #8]
 8000c38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c78 <HAL_MspInit+0x5c>)
 8000c3c:	69db      	ldr	r3, [r3, #28]
 8000c3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000c78 <HAL_MspInit+0x5c>)
 8000c40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c44:	61d3      	str	r3, [r2, #28]
 8000c46:	4b0c      	ldr	r3, [pc, #48]	@ (8000c78 <HAL_MspInit+0x5c>)
 8000c48:	69db      	ldr	r3, [r3, #28]
 8000c4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c52:	4b0a      	ldr	r3, [pc, #40]	@ (8000c7c <HAL_MspInit+0x60>)
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	4a04      	ldr	r2, [pc, #16]	@ (8000c7c <HAL_MspInit+0x60>)
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	3714      	adds	r7, #20
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr
 8000c78:	40021000 	.word	0x40021000
 8000c7c:	40010000 	.word	0x40010000

08000c80 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b088      	sub	sp, #32
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c88:	f107 0310 	add.w	r3, r7, #16
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	609a      	str	r2, [r3, #8]
 8000c94:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a41      	ldr	r2, [pc, #260]	@ (8000da0 <HAL_SPI_MspInit+0x120>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d17b      	bne.n	8000d98 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ca0:	4b40      	ldr	r3, [pc, #256]	@ (8000da4 <HAL_SPI_MspInit+0x124>)
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	4a3f      	ldr	r2, [pc, #252]	@ (8000da4 <HAL_SPI_MspInit+0x124>)
 8000ca6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000caa:	6193      	str	r3, [r2, #24]
 8000cac:	4b3d      	ldr	r3, [pc, #244]	@ (8000da4 <HAL_SPI_MspInit+0x124>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000cb4:	60fb      	str	r3, [r7, #12]
 8000cb6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb8:	4b3a      	ldr	r3, [pc, #232]	@ (8000da4 <HAL_SPI_MspInit+0x124>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	4a39      	ldr	r2, [pc, #228]	@ (8000da4 <HAL_SPI_MspInit+0x124>)
 8000cbe:	f043 0304 	orr.w	r3, r3, #4
 8000cc2:	6193      	str	r3, [r2, #24]
 8000cc4:	4b37      	ldr	r3, [pc, #220]	@ (8000da4 <HAL_SPI_MspInit+0x124>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	f003 0304 	and.w	r3, r3, #4
 8000ccc:	60bb      	str	r3, [r7, #8]
 8000cce:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|GPIO_PIN_7;
 8000cd0:	23a0      	movs	r3, #160	@ 0xa0
 8000cd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cd8:	2303      	movs	r3, #3
 8000cda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cdc:	f107 0310 	add.w	r3, r7, #16
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4831      	ldr	r0, [pc, #196]	@ (8000da8 <HAL_SPI_MspInit+0x128>)
 8000ce4:	f000 fe5e 	bl	80019a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ce8:	2340      	movs	r3, #64	@ 0x40
 8000cea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf4:	f107 0310 	add.w	r3, r7, #16
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	482b      	ldr	r0, [pc, #172]	@ (8000da8 <HAL_SPI_MspInit+0x128>)
 8000cfc:	f000 fe52 	bl	80019a4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000d00:	4b2a      	ldr	r3, [pc, #168]	@ (8000dac <HAL_SPI_MspInit+0x12c>)
 8000d02:	4a2b      	ldr	r2, [pc, #172]	@ (8000db0 <HAL_SPI_MspInit+0x130>)
 8000d04:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d06:	4b29      	ldr	r3, [pc, #164]	@ (8000dac <HAL_SPI_MspInit+0x12c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d0c:	4b27      	ldr	r3, [pc, #156]	@ (8000dac <HAL_SPI_MspInit+0x12c>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d12:	4b26      	ldr	r3, [pc, #152]	@ (8000dac <HAL_SPI_MspInit+0x12c>)
 8000d14:	2280      	movs	r2, #128	@ 0x80
 8000d16:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d18:	4b24      	ldr	r3, [pc, #144]	@ (8000dac <HAL_SPI_MspInit+0x12c>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d1e:	4b23      	ldr	r3, [pc, #140]	@ (8000dac <HAL_SPI_MspInit+0x12c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000d24:	4b21      	ldr	r3, [pc, #132]	@ (8000dac <HAL_SPI_MspInit+0x12c>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d2a:	4b20      	ldr	r3, [pc, #128]	@ (8000dac <HAL_SPI_MspInit+0x12c>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000d30:	481e      	ldr	r0, [pc, #120]	@ (8000dac <HAL_SPI_MspInit+0x12c>)
 8000d32:	f000 fa43 	bl	80011bc <HAL_DMA_Init>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8000d3c:	f7ff fe1e 	bl	800097c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4a1a      	ldr	r2, [pc, #104]	@ (8000dac <HAL_SPI_MspInit+0x12c>)
 8000d44:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000d46:	4a19      	ldr	r2, [pc, #100]	@ (8000dac <HAL_SPI_MspInit+0x12c>)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000d4c:	4b19      	ldr	r3, [pc, #100]	@ (8000db4 <HAL_SPI_MspInit+0x134>)
 8000d4e:	4a1a      	ldr	r2, [pc, #104]	@ (8000db8 <HAL_SPI_MspInit+0x138>)
 8000d50:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d52:	4b18      	ldr	r3, [pc, #96]	@ (8000db4 <HAL_SPI_MspInit+0x134>)
 8000d54:	2210      	movs	r2, #16
 8000d56:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d58:	4b16      	ldr	r3, [pc, #88]	@ (8000db4 <HAL_SPI_MspInit+0x134>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d5e:	4b15      	ldr	r3, [pc, #84]	@ (8000db4 <HAL_SPI_MspInit+0x134>)
 8000d60:	2280      	movs	r2, #128	@ 0x80
 8000d62:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d64:	4b13      	ldr	r3, [pc, #76]	@ (8000db4 <HAL_SPI_MspInit+0x134>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d6a:	4b12      	ldr	r3, [pc, #72]	@ (8000db4 <HAL_SPI_MspInit+0x134>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000d70:	4b10      	ldr	r3, [pc, #64]	@ (8000db4 <HAL_SPI_MspInit+0x134>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d76:	4b0f      	ldr	r3, [pc, #60]	@ (8000db4 <HAL_SPI_MspInit+0x134>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000d7c:	480d      	ldr	r0, [pc, #52]	@ (8000db4 <HAL_SPI_MspInit+0x134>)
 8000d7e:	f000 fa1d 	bl	80011bc <HAL_DMA_Init>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8000d88:	f7ff fdf8 	bl	800097c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a09      	ldr	r2, [pc, #36]	@ (8000db4 <HAL_SPI_MspInit+0x134>)
 8000d90:	649a      	str	r2, [r3, #72]	@ 0x48
 8000d92:	4a08      	ldr	r2, [pc, #32]	@ (8000db4 <HAL_SPI_MspInit+0x134>)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000d98:	bf00      	nop
 8000d9a:	3720      	adds	r7, #32
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	40013000 	.word	0x40013000
 8000da4:	40021000 	.word	0x40021000
 8000da8:	40010800 	.word	0x40010800
 8000dac:	200000c4 	.word	0x200000c4
 8000db0:	4002001c 	.word	0x4002001c
 8000db4:	20000108 	.word	0x20000108
 8000db8:	40020030 	.word	0x40020030

08000dbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <NMI_Handler+0x4>

08000dc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <HardFault_Handler+0x4>

08000dcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dd0:	bf00      	nop
 8000dd2:	e7fd      	b.n	8000dd0 <MemManage_Handler+0x4>

08000dd4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dd8:	bf00      	nop
 8000dda:	e7fd      	b.n	8000dd8 <BusFault_Handler+0x4>

08000ddc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <UsageFault_Handler+0x4>

08000de4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000de8:	bf00      	nop
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr

08000df0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bc80      	pop	{r7}
 8000dfa:	4770      	bx	lr

08000dfc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bc80      	pop	{r7}
 8000e06:	4770      	bx	lr

08000e08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e0c:	f000 f888 	bl	8000f20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000e18:	4802      	ldr	r0, [pc, #8]	@ (8000e24 <DMA1_Channel2_IRQHandler+0x10>)
 8000e1a:	f000 fb59 	bl	80014d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	200000c4 	.word	0x200000c4

08000e28 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000e2c:	4802      	ldr	r0, [pc, #8]	@ (8000e38 <DMA1_Channel3_IRQHandler+0x10>)
 8000e2e:	f000 fb4f 	bl	80014d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000108 	.word	0x20000108

08000e3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr

08000e48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e48:	f7ff fff8 	bl	8000e3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e4c:	480b      	ldr	r0, [pc, #44]	@ (8000e7c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e4e:	490c      	ldr	r1, [pc, #48]	@ (8000e80 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e50:	4a0c      	ldr	r2, [pc, #48]	@ (8000e84 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e54:	e002      	b.n	8000e5c <LoopCopyDataInit>

08000e56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e5a:	3304      	adds	r3, #4

08000e5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e60:	d3f9      	bcc.n	8000e56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e62:	4a09      	ldr	r2, [pc, #36]	@ (8000e88 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e64:	4c09      	ldr	r4, [pc, #36]	@ (8000e8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e68:	e001      	b.n	8000e6e <LoopFillZerobss>

08000e6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e6c:	3204      	adds	r2, #4

08000e6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e70:	d3fb      	bcc.n	8000e6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e72:	f001 fde1 	bl	8002a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e76:	f7ff fc33 	bl	80006e0 <main>
  bx lr
 8000e7a:	4770      	bx	lr
  ldr r0, =_sdata
 8000e7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e80:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e84:	08003744 	.word	0x08003744
  ldr r2, =_sbss
 8000e88:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e8c:	200001a8 	.word	0x200001a8

08000e90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e90:	e7fe      	b.n	8000e90 <ADC1_2_IRQHandler>
	...

08000e94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e98:	4b08      	ldr	r3, [pc, #32]	@ (8000ebc <HAL_Init+0x28>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a07      	ldr	r2, [pc, #28]	@ (8000ebc <HAL_Init+0x28>)
 8000e9e:	f043 0310 	orr.w	r3, r3, #16
 8000ea2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea4:	2003      	movs	r0, #3
 8000ea6:	f000 f947 	bl	8001138 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eaa:	200f      	movs	r0, #15
 8000eac:	f000 f808 	bl	8000ec0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eb0:	f7ff feb4 	bl	8000c1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40022000 	.word	0x40022000

08000ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ec8:	4b12      	ldr	r3, [pc, #72]	@ (8000f14 <HAL_InitTick+0x54>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	4b12      	ldr	r3, [pc, #72]	@ (8000f18 <HAL_InitTick+0x58>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ed6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f000 f95f 	bl	80011a2 <HAL_SYSTICK_Config>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e00e      	b.n	8000f0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b0f      	cmp	r3, #15
 8000ef2:	d80a      	bhi.n	8000f0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	6879      	ldr	r1, [r7, #4]
 8000ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8000efc:	f000 f927 	bl	800114e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f00:	4a06      	ldr	r2, [pc, #24]	@ (8000f1c <HAL_InitTick+0x5c>)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f06:	2300      	movs	r3, #0
 8000f08:	e000      	b.n	8000f0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000000 	.word	0x20000000
 8000f18:	20000008 	.word	0x20000008
 8000f1c:	20000004 	.word	0x20000004

08000f20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f24:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <HAL_IncTick+0x1c>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	461a      	mov	r2, r3
 8000f2a:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <HAL_IncTick+0x20>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4413      	add	r3, r2
 8000f30:	4a03      	ldr	r2, [pc, #12]	@ (8000f40 <HAL_IncTick+0x20>)
 8000f32:	6013      	str	r3, [r2, #0]
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr
 8000f3c:	20000008 	.word	0x20000008
 8000f40:	200001a4 	.word	0x200001a4

08000f44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return uwTick;
 8000f48:	4b02      	ldr	r3, [pc, #8]	@ (8000f54 <HAL_GetTick+0x10>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr
 8000f54:	200001a4 	.word	0x200001a4

08000f58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f60:	f7ff fff0 	bl	8000f44 <HAL_GetTick>
 8000f64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f70:	d005      	beq.n	8000f7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f72:	4b0a      	ldr	r3, [pc, #40]	@ (8000f9c <HAL_Delay+0x44>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	461a      	mov	r2, r3
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f7e:	bf00      	nop
 8000f80:	f7ff ffe0 	bl	8000f44 <HAL_GetTick>
 8000f84:	4602      	mov	r2, r0
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d8f7      	bhi.n	8000f80 <HAL_Delay+0x28>
  {
  }
}
 8000f90:	bf00      	nop
 8000f92:	bf00      	nop
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000008 	.word	0x20000008

08000fa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	f003 0307 	and.w	r3, r3, #7
 8000fae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb6:	68ba      	ldr	r2, [r7, #8]
 8000fb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fd2:	4a04      	ldr	r2, [pc, #16]	@ (8000fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	60d3      	str	r3, [r2, #12]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fec:	4b04      	ldr	r3, [pc, #16]	@ (8001000 <__NVIC_GetPriorityGrouping+0x18>)
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	0a1b      	lsrs	r3, r3, #8
 8000ff2:	f003 0307 	and.w	r3, r3, #7
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001012:	2b00      	cmp	r3, #0
 8001014:	db0b      	blt.n	800102e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	f003 021f 	and.w	r2, r3, #31
 800101c:	4906      	ldr	r1, [pc, #24]	@ (8001038 <__NVIC_EnableIRQ+0x34>)
 800101e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001022:	095b      	lsrs	r3, r3, #5
 8001024:	2001      	movs	r0, #1
 8001026:	fa00 f202 	lsl.w	r2, r0, r2
 800102a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr
 8001038:	e000e100 	.word	0xe000e100

0800103c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	6039      	str	r1, [r7, #0]
 8001046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104c:	2b00      	cmp	r3, #0
 800104e:	db0a      	blt.n	8001066 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	b2da      	uxtb	r2, r3
 8001054:	490c      	ldr	r1, [pc, #48]	@ (8001088 <__NVIC_SetPriority+0x4c>)
 8001056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105a:	0112      	lsls	r2, r2, #4
 800105c:	b2d2      	uxtb	r2, r2
 800105e:	440b      	add	r3, r1
 8001060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001064:	e00a      	b.n	800107c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4908      	ldr	r1, [pc, #32]	@ (800108c <__NVIC_SetPriority+0x50>)
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	f003 030f 	and.w	r3, r3, #15
 8001072:	3b04      	subs	r3, #4
 8001074:	0112      	lsls	r2, r2, #4
 8001076:	b2d2      	uxtb	r2, r2
 8001078:	440b      	add	r3, r1
 800107a:	761a      	strb	r2, [r3, #24]
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	bc80      	pop	{r7}
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	e000e100 	.word	0xe000e100
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001090:	b480      	push	{r7}
 8001092:	b089      	sub	sp, #36	@ 0x24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	f1c3 0307 	rsb	r3, r3, #7
 80010aa:	2b04      	cmp	r3, #4
 80010ac:	bf28      	it	cs
 80010ae:	2304      	movcs	r3, #4
 80010b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3304      	adds	r3, #4
 80010b6:	2b06      	cmp	r3, #6
 80010b8:	d902      	bls.n	80010c0 <NVIC_EncodePriority+0x30>
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3b03      	subs	r3, #3
 80010be:	e000      	b.n	80010c2 <NVIC_EncodePriority+0x32>
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	f04f 32ff 	mov.w	r2, #4294967295
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	fa02 f303 	lsl.w	r3, r2, r3
 80010ce:	43da      	mvns	r2, r3
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	401a      	ands	r2, r3
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d8:	f04f 31ff 	mov.w	r1, #4294967295
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	fa01 f303 	lsl.w	r3, r1, r3
 80010e2:	43d9      	mvns	r1, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e8:	4313      	orrs	r3, r2
         );
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3724      	adds	r7, #36	@ 0x24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr

080010f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3b01      	subs	r3, #1
 8001100:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001104:	d301      	bcc.n	800110a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001106:	2301      	movs	r3, #1
 8001108:	e00f      	b.n	800112a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800110a:	4a0a      	ldr	r2, [pc, #40]	@ (8001134 <SysTick_Config+0x40>)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	3b01      	subs	r3, #1
 8001110:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001112:	210f      	movs	r1, #15
 8001114:	f04f 30ff 	mov.w	r0, #4294967295
 8001118:	f7ff ff90 	bl	800103c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800111c:	4b05      	ldr	r3, [pc, #20]	@ (8001134 <SysTick_Config+0x40>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001122:	4b04      	ldr	r3, [pc, #16]	@ (8001134 <SysTick_Config+0x40>)
 8001124:	2207      	movs	r2, #7
 8001126:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	e000e010 	.word	0xe000e010

08001138 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ff2d 	bl	8000fa0 <__NVIC_SetPriorityGrouping>
}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800114e:	b580      	push	{r7, lr}
 8001150:	b086      	sub	sp, #24
 8001152:	af00      	add	r7, sp, #0
 8001154:	4603      	mov	r3, r0
 8001156:	60b9      	str	r1, [r7, #8]
 8001158:	607a      	str	r2, [r7, #4]
 800115a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001160:	f7ff ff42 	bl	8000fe8 <__NVIC_GetPriorityGrouping>
 8001164:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	68b9      	ldr	r1, [r7, #8]
 800116a:	6978      	ldr	r0, [r7, #20]
 800116c:	f7ff ff90 	bl	8001090 <NVIC_EncodePriority>
 8001170:	4602      	mov	r2, r0
 8001172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001176:	4611      	mov	r1, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff ff5f 	bl	800103c <__NVIC_SetPriority>
}
 800117e:	bf00      	nop
 8001180:	3718      	adds	r7, #24
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b082      	sub	sp, #8
 800118a:	af00      	add	r7, sp, #0
 800118c:	4603      	mov	r3, r0
 800118e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff ff35 	bl	8001004 <__NVIC_EnableIRQ>
}
 800119a:	bf00      	nop
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff ffa2 	bl	80010f4 <SysTick_Config>
 80011b0:	4603      	mov	r3, r0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80011c4:	2300      	movs	r3, #0
 80011c6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d101      	bne.n	80011d2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e059      	b.n	8001286 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001290 <HAL_DMA_Init+0xd4>)
 80011da:	429a      	cmp	r2, r3
 80011dc:	d80f      	bhi.n	80011fe <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	461a      	mov	r2, r3
 80011e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001294 <HAL_DMA_Init+0xd8>)
 80011e6:	4413      	add	r3, r2
 80011e8:	4a2b      	ldr	r2, [pc, #172]	@ (8001298 <HAL_DMA_Init+0xdc>)
 80011ea:	fba2 2303 	umull	r2, r3, r2, r3
 80011ee:	091b      	lsrs	r3, r3, #4
 80011f0:	009a      	lsls	r2, r3, #2
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a28      	ldr	r2, [pc, #160]	@ (800129c <HAL_DMA_Init+0xe0>)
 80011fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011fc:	e00e      	b.n	800121c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	461a      	mov	r2, r3
 8001204:	4b26      	ldr	r3, [pc, #152]	@ (80012a0 <HAL_DMA_Init+0xe4>)
 8001206:	4413      	add	r3, r2
 8001208:	4a23      	ldr	r2, [pc, #140]	@ (8001298 <HAL_DMA_Init+0xdc>)
 800120a:	fba2 2303 	umull	r2, r3, r2, r3
 800120e:	091b      	lsrs	r3, r3, #4
 8001210:	009a      	lsls	r2, r3, #2
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a22      	ldr	r2, [pc, #136]	@ (80012a4 <HAL_DMA_Init+0xe8>)
 800121a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2202      	movs	r2, #2
 8001220:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001232:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001236:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001240:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	68db      	ldr	r3, [r3, #12]
 8001246:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800124c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	695b      	ldr	r3, [r3, #20]
 8001252:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001258:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001260:	68fa      	ldr	r2, [r7, #12]
 8001262:	4313      	orrs	r3, r2
 8001264:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2200      	movs	r2, #0
 8001272:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2201      	movs	r2, #1
 8001278:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2200      	movs	r2, #0
 8001280:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3714      	adds	r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr
 8001290:	40020407 	.word	0x40020407
 8001294:	bffdfff8 	.word	0xbffdfff8
 8001298:	cccccccd 	.word	0xcccccccd
 800129c:	40020000 	.word	0x40020000
 80012a0:	bffdfbf8 	.word	0xbffdfbf8
 80012a4:	40020400 	.word	0x40020400

080012a8 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d101      	bne.n	80012ba <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e05c      	b.n	8001374 <HAL_DMA_DeInit+0xcc>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f022 0201 	bic.w	r2, r2, #1
 80012c8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2200      	movs	r2, #0
 80012d8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2200      	movs	r2, #0
 80012e8:	60da      	str	r2, [r3, #12]

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	461a      	mov	r2, r3
 80012f0:	4b23      	ldr	r3, [pc, #140]	@ (8001380 <HAL_DMA_DeInit+0xd8>)
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d80f      	bhi.n	8001316 <HAL_DMA_DeInit+0x6e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	461a      	mov	r2, r3
 80012fc:	4b21      	ldr	r3, [pc, #132]	@ (8001384 <HAL_DMA_DeInit+0xdc>)
 80012fe:	4413      	add	r3, r2
 8001300:	4a21      	ldr	r2, [pc, #132]	@ (8001388 <HAL_DMA_DeInit+0xe0>)
 8001302:	fba2 2303 	umull	r2, r3, r2, r3
 8001306:	091b      	lsrs	r3, r3, #4
 8001308:	009a      	lsls	r2, r3, #2
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a1e      	ldr	r2, [pc, #120]	@ (800138c <HAL_DMA_DeInit+0xe4>)
 8001312:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001314:	e00e      	b.n	8001334 <HAL_DMA_DeInit+0x8c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	461a      	mov	r2, r3
 800131c:	4b1c      	ldr	r3, [pc, #112]	@ (8001390 <HAL_DMA_DeInit+0xe8>)
 800131e:	4413      	add	r3, r2
 8001320:	4a19      	ldr	r2, [pc, #100]	@ (8001388 <HAL_DMA_DeInit+0xe0>)
 8001322:	fba2 2303 	umull	r2, r3, r2, r3
 8001326:	091b      	lsrs	r3, r3, #4
 8001328:	009a      	lsls	r2, r3, #2
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a18      	ldr	r2, [pc, #96]	@ (8001394 <HAL_DMA_DeInit+0xec>)
 8001332:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800133c:	2101      	movs	r1, #1
 800133e:	fa01 f202 	lsl.w	r2, r1, r2
 8001342:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2200      	movs	r2, #0
 8001348:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2200      	movs	r2, #0
 800135a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2200      	movs	r2, #0
 8001360:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2200      	movs	r2, #0
 8001366:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	40020407 	.word	0x40020407
 8001384:	bffdfff8 	.word	0xbffdfff8
 8001388:	cccccccd 	.word	0xcccccccd
 800138c:	40020000 	.word	0x40020000
 8001390:	bffdfbf8 	.word	0xbffdfbf8
 8001394:	40020400 	.word	0x40020400

08001398 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
 80013a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80013a6:	2300      	movs	r3, #0
 80013a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d101      	bne.n	80013b8 <HAL_DMA_Start_IT+0x20>
 80013b4:	2302      	movs	r3, #2
 80013b6:	e04b      	b.n	8001450 <HAL_DMA_Start_IT+0xb8>
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2201      	movs	r2, #1
 80013bc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d13a      	bne.n	8001442 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2202      	movs	r2, #2
 80013d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	2200      	movs	r2, #0
 80013d8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f022 0201 	bic.w	r2, r2, #1
 80013e8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	68b9      	ldr	r1, [r7, #8]
 80013f0:	68f8      	ldr	r0, [r7, #12]
 80013f2:	f000 faa9 	bl	8001948 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d008      	beq.n	8001410 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f042 020e 	orr.w	r2, r2, #14
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	e00f      	b.n	8001430 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f022 0204 	bic.w	r2, r2, #4
 800141e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f042 020a 	orr.w	r2, r2, #10
 800142e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f042 0201 	orr.w	r2, r2, #1
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	e005      	b.n	800144e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	2200      	movs	r2, #0
 8001446:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800144a:	2302      	movs	r3, #2
 800144c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800144e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001460:	2300      	movs	r3, #0
 8001462:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800146a:	b2db      	uxtb	r3, r3
 800146c:	2b02      	cmp	r3, #2
 800146e:	d008      	beq.n	8001482 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2204      	movs	r2, #4
 8001474:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e020      	b.n	80014c4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f022 020e 	bic.w	r2, r2, #14
 8001490:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f022 0201 	bic.w	r2, r2, #1
 80014a0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014aa:	2101      	movs	r1, #1
 80014ac:	fa01 f202 	lsl.w	r2, r1, r2
 80014b0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2201      	movs	r2, #1
 80014b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr
	...

080014d0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ec:	2204      	movs	r2, #4
 80014ee:	409a      	lsls	r2, r3
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	4013      	ands	r3, r2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	f000 80f1 	beq.w	80016dc <HAL_DMA_IRQHandler+0x20c>
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	f003 0304 	and.w	r3, r3, #4
 8001500:	2b00      	cmp	r3, #0
 8001502:	f000 80eb 	beq.w	80016dc <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 0320 	and.w	r3, r3, #32
 8001510:	2b00      	cmp	r3, #0
 8001512:	d107      	bne.n	8001524 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f022 0204 	bic.w	r2, r2, #4
 8001522:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	4b5f      	ldr	r3, [pc, #380]	@ (80016a8 <HAL_DMA_IRQHandler+0x1d8>)
 800152c:	429a      	cmp	r2, r3
 800152e:	d958      	bls.n	80015e2 <HAL_DMA_IRQHandler+0x112>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a5d      	ldr	r2, [pc, #372]	@ (80016ac <HAL_DMA_IRQHandler+0x1dc>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d04f      	beq.n	80015da <HAL_DMA_IRQHandler+0x10a>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a5c      	ldr	r2, [pc, #368]	@ (80016b0 <HAL_DMA_IRQHandler+0x1e0>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d048      	beq.n	80015d6 <HAL_DMA_IRQHandler+0x106>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a5a      	ldr	r2, [pc, #360]	@ (80016b4 <HAL_DMA_IRQHandler+0x1e4>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d040      	beq.n	80015d0 <HAL_DMA_IRQHandler+0x100>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a59      	ldr	r2, [pc, #356]	@ (80016b8 <HAL_DMA_IRQHandler+0x1e8>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d038      	beq.n	80015ca <HAL_DMA_IRQHandler+0xfa>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a57      	ldr	r2, [pc, #348]	@ (80016bc <HAL_DMA_IRQHandler+0x1ec>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d030      	beq.n	80015c4 <HAL_DMA_IRQHandler+0xf4>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a56      	ldr	r2, [pc, #344]	@ (80016c0 <HAL_DMA_IRQHandler+0x1f0>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d028      	beq.n	80015be <HAL_DMA_IRQHandler+0xee>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a4d      	ldr	r2, [pc, #308]	@ (80016a8 <HAL_DMA_IRQHandler+0x1d8>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d020      	beq.n	80015b8 <HAL_DMA_IRQHandler+0xe8>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a52      	ldr	r2, [pc, #328]	@ (80016c4 <HAL_DMA_IRQHandler+0x1f4>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d019      	beq.n	80015b4 <HAL_DMA_IRQHandler+0xe4>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a50      	ldr	r2, [pc, #320]	@ (80016c8 <HAL_DMA_IRQHandler+0x1f8>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d012      	beq.n	80015b0 <HAL_DMA_IRQHandler+0xe0>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a4f      	ldr	r2, [pc, #316]	@ (80016cc <HAL_DMA_IRQHandler+0x1fc>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d00a      	beq.n	80015aa <HAL_DMA_IRQHandler+0xda>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a4d      	ldr	r2, [pc, #308]	@ (80016d0 <HAL_DMA_IRQHandler+0x200>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d102      	bne.n	80015a4 <HAL_DMA_IRQHandler+0xd4>
 800159e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015a2:	e01b      	b.n	80015dc <HAL_DMA_IRQHandler+0x10c>
 80015a4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80015a8:	e018      	b.n	80015dc <HAL_DMA_IRQHandler+0x10c>
 80015aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015ae:	e015      	b.n	80015dc <HAL_DMA_IRQHandler+0x10c>
 80015b0:	2340      	movs	r3, #64	@ 0x40
 80015b2:	e013      	b.n	80015dc <HAL_DMA_IRQHandler+0x10c>
 80015b4:	2304      	movs	r3, #4
 80015b6:	e011      	b.n	80015dc <HAL_DMA_IRQHandler+0x10c>
 80015b8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80015bc:	e00e      	b.n	80015dc <HAL_DMA_IRQHandler+0x10c>
 80015be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80015c2:	e00b      	b.n	80015dc <HAL_DMA_IRQHandler+0x10c>
 80015c4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80015c8:	e008      	b.n	80015dc <HAL_DMA_IRQHandler+0x10c>
 80015ca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015ce:	e005      	b.n	80015dc <HAL_DMA_IRQHandler+0x10c>
 80015d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015d4:	e002      	b.n	80015dc <HAL_DMA_IRQHandler+0x10c>
 80015d6:	2340      	movs	r3, #64	@ 0x40
 80015d8:	e000      	b.n	80015dc <HAL_DMA_IRQHandler+0x10c>
 80015da:	2304      	movs	r3, #4
 80015dc:	4a3d      	ldr	r2, [pc, #244]	@ (80016d4 <HAL_DMA_IRQHandler+0x204>)
 80015de:	6053      	str	r3, [r2, #4]
 80015e0:	e057      	b.n	8001692 <HAL_DMA_IRQHandler+0x1c2>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a31      	ldr	r2, [pc, #196]	@ (80016ac <HAL_DMA_IRQHandler+0x1dc>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d04f      	beq.n	800168c <HAL_DMA_IRQHandler+0x1bc>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a2f      	ldr	r2, [pc, #188]	@ (80016b0 <HAL_DMA_IRQHandler+0x1e0>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d048      	beq.n	8001688 <HAL_DMA_IRQHandler+0x1b8>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a2e      	ldr	r2, [pc, #184]	@ (80016b4 <HAL_DMA_IRQHandler+0x1e4>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d040      	beq.n	8001682 <HAL_DMA_IRQHandler+0x1b2>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a2c      	ldr	r2, [pc, #176]	@ (80016b8 <HAL_DMA_IRQHandler+0x1e8>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d038      	beq.n	800167c <HAL_DMA_IRQHandler+0x1ac>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a2b      	ldr	r2, [pc, #172]	@ (80016bc <HAL_DMA_IRQHandler+0x1ec>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d030      	beq.n	8001676 <HAL_DMA_IRQHandler+0x1a6>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a29      	ldr	r2, [pc, #164]	@ (80016c0 <HAL_DMA_IRQHandler+0x1f0>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d028      	beq.n	8001670 <HAL_DMA_IRQHandler+0x1a0>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a21      	ldr	r2, [pc, #132]	@ (80016a8 <HAL_DMA_IRQHandler+0x1d8>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d020      	beq.n	800166a <HAL_DMA_IRQHandler+0x19a>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a25      	ldr	r2, [pc, #148]	@ (80016c4 <HAL_DMA_IRQHandler+0x1f4>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d019      	beq.n	8001666 <HAL_DMA_IRQHandler+0x196>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a24      	ldr	r2, [pc, #144]	@ (80016c8 <HAL_DMA_IRQHandler+0x1f8>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d012      	beq.n	8001662 <HAL_DMA_IRQHandler+0x192>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a22      	ldr	r2, [pc, #136]	@ (80016cc <HAL_DMA_IRQHandler+0x1fc>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d00a      	beq.n	800165c <HAL_DMA_IRQHandler+0x18c>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a21      	ldr	r2, [pc, #132]	@ (80016d0 <HAL_DMA_IRQHandler+0x200>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d102      	bne.n	8001656 <HAL_DMA_IRQHandler+0x186>
 8001650:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001654:	e01b      	b.n	800168e <HAL_DMA_IRQHandler+0x1be>
 8001656:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800165a:	e018      	b.n	800168e <HAL_DMA_IRQHandler+0x1be>
 800165c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001660:	e015      	b.n	800168e <HAL_DMA_IRQHandler+0x1be>
 8001662:	2340      	movs	r3, #64	@ 0x40
 8001664:	e013      	b.n	800168e <HAL_DMA_IRQHandler+0x1be>
 8001666:	2304      	movs	r3, #4
 8001668:	e011      	b.n	800168e <HAL_DMA_IRQHandler+0x1be>
 800166a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800166e:	e00e      	b.n	800168e <HAL_DMA_IRQHandler+0x1be>
 8001670:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001674:	e00b      	b.n	800168e <HAL_DMA_IRQHandler+0x1be>
 8001676:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800167a:	e008      	b.n	800168e <HAL_DMA_IRQHandler+0x1be>
 800167c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001680:	e005      	b.n	800168e <HAL_DMA_IRQHandler+0x1be>
 8001682:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001686:	e002      	b.n	800168e <HAL_DMA_IRQHandler+0x1be>
 8001688:	2340      	movs	r3, #64	@ 0x40
 800168a:	e000      	b.n	800168e <HAL_DMA_IRQHandler+0x1be>
 800168c:	2304      	movs	r3, #4
 800168e:	4a12      	ldr	r2, [pc, #72]	@ (80016d8 <HAL_DMA_IRQHandler+0x208>)
 8001690:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001696:	2b00      	cmp	r3, #0
 8001698:	f000 8136 	beq.w	8001908 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80016a4:	e130      	b.n	8001908 <HAL_DMA_IRQHandler+0x438>
 80016a6:	bf00      	nop
 80016a8:	40020080 	.word	0x40020080
 80016ac:	40020008 	.word	0x40020008
 80016b0:	4002001c 	.word	0x4002001c
 80016b4:	40020030 	.word	0x40020030
 80016b8:	40020044 	.word	0x40020044
 80016bc:	40020058 	.word	0x40020058
 80016c0:	4002006c 	.word	0x4002006c
 80016c4:	40020408 	.word	0x40020408
 80016c8:	4002041c 	.word	0x4002041c
 80016cc:	40020430 	.word	0x40020430
 80016d0:	40020444 	.word	0x40020444
 80016d4:	40020400 	.word	0x40020400
 80016d8:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e0:	2202      	movs	r2, #2
 80016e2:	409a      	lsls	r2, r3
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	4013      	ands	r3, r2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	f000 80dd 	beq.w	80018a8 <HAL_DMA_IRQHandler+0x3d8>
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f000 80d7 	beq.w	80018a8 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0320 	and.w	r3, r3, #32
 8001704:	2b00      	cmp	r3, #0
 8001706:	d10b      	bne.n	8001720 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f022 020a 	bic.w	r2, r2, #10
 8001716:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2201      	movs	r2, #1
 800171c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	461a      	mov	r2, r3
 8001726:	4b7b      	ldr	r3, [pc, #492]	@ (8001914 <HAL_DMA_IRQHandler+0x444>)
 8001728:	429a      	cmp	r2, r3
 800172a:	d958      	bls.n	80017de <HAL_DMA_IRQHandler+0x30e>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a79      	ldr	r2, [pc, #484]	@ (8001918 <HAL_DMA_IRQHandler+0x448>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d04f      	beq.n	80017d6 <HAL_DMA_IRQHandler+0x306>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a78      	ldr	r2, [pc, #480]	@ (800191c <HAL_DMA_IRQHandler+0x44c>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d048      	beq.n	80017d2 <HAL_DMA_IRQHandler+0x302>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a76      	ldr	r2, [pc, #472]	@ (8001920 <HAL_DMA_IRQHandler+0x450>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d040      	beq.n	80017cc <HAL_DMA_IRQHandler+0x2fc>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a75      	ldr	r2, [pc, #468]	@ (8001924 <HAL_DMA_IRQHandler+0x454>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d038      	beq.n	80017c6 <HAL_DMA_IRQHandler+0x2f6>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a73      	ldr	r2, [pc, #460]	@ (8001928 <HAL_DMA_IRQHandler+0x458>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d030      	beq.n	80017c0 <HAL_DMA_IRQHandler+0x2f0>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a72      	ldr	r2, [pc, #456]	@ (800192c <HAL_DMA_IRQHandler+0x45c>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d028      	beq.n	80017ba <HAL_DMA_IRQHandler+0x2ea>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a69      	ldr	r2, [pc, #420]	@ (8001914 <HAL_DMA_IRQHandler+0x444>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d020      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x2e4>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a6e      	ldr	r2, [pc, #440]	@ (8001930 <HAL_DMA_IRQHandler+0x460>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d019      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x2e0>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a6c      	ldr	r2, [pc, #432]	@ (8001934 <HAL_DMA_IRQHandler+0x464>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d012      	beq.n	80017ac <HAL_DMA_IRQHandler+0x2dc>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a6b      	ldr	r2, [pc, #428]	@ (8001938 <HAL_DMA_IRQHandler+0x468>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d00a      	beq.n	80017a6 <HAL_DMA_IRQHandler+0x2d6>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a69      	ldr	r2, [pc, #420]	@ (800193c <HAL_DMA_IRQHandler+0x46c>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d102      	bne.n	80017a0 <HAL_DMA_IRQHandler+0x2d0>
 800179a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800179e:	e01b      	b.n	80017d8 <HAL_DMA_IRQHandler+0x308>
 80017a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017a4:	e018      	b.n	80017d8 <HAL_DMA_IRQHandler+0x308>
 80017a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017aa:	e015      	b.n	80017d8 <HAL_DMA_IRQHandler+0x308>
 80017ac:	2320      	movs	r3, #32
 80017ae:	e013      	b.n	80017d8 <HAL_DMA_IRQHandler+0x308>
 80017b0:	2302      	movs	r3, #2
 80017b2:	e011      	b.n	80017d8 <HAL_DMA_IRQHandler+0x308>
 80017b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80017b8:	e00e      	b.n	80017d8 <HAL_DMA_IRQHandler+0x308>
 80017ba:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80017be:	e00b      	b.n	80017d8 <HAL_DMA_IRQHandler+0x308>
 80017c0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017c4:	e008      	b.n	80017d8 <HAL_DMA_IRQHandler+0x308>
 80017c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017ca:	e005      	b.n	80017d8 <HAL_DMA_IRQHandler+0x308>
 80017cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017d0:	e002      	b.n	80017d8 <HAL_DMA_IRQHandler+0x308>
 80017d2:	2320      	movs	r3, #32
 80017d4:	e000      	b.n	80017d8 <HAL_DMA_IRQHandler+0x308>
 80017d6:	2302      	movs	r3, #2
 80017d8:	4a59      	ldr	r2, [pc, #356]	@ (8001940 <HAL_DMA_IRQHandler+0x470>)
 80017da:	6053      	str	r3, [r2, #4]
 80017dc:	e057      	b.n	800188e <HAL_DMA_IRQHandler+0x3be>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a4d      	ldr	r2, [pc, #308]	@ (8001918 <HAL_DMA_IRQHandler+0x448>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d04f      	beq.n	8001888 <HAL_DMA_IRQHandler+0x3b8>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a4b      	ldr	r2, [pc, #300]	@ (800191c <HAL_DMA_IRQHandler+0x44c>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d048      	beq.n	8001884 <HAL_DMA_IRQHandler+0x3b4>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a4a      	ldr	r2, [pc, #296]	@ (8001920 <HAL_DMA_IRQHandler+0x450>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d040      	beq.n	800187e <HAL_DMA_IRQHandler+0x3ae>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a48      	ldr	r2, [pc, #288]	@ (8001924 <HAL_DMA_IRQHandler+0x454>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d038      	beq.n	8001878 <HAL_DMA_IRQHandler+0x3a8>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a47      	ldr	r2, [pc, #284]	@ (8001928 <HAL_DMA_IRQHandler+0x458>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d030      	beq.n	8001872 <HAL_DMA_IRQHandler+0x3a2>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a45      	ldr	r2, [pc, #276]	@ (800192c <HAL_DMA_IRQHandler+0x45c>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d028      	beq.n	800186c <HAL_DMA_IRQHandler+0x39c>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a3d      	ldr	r2, [pc, #244]	@ (8001914 <HAL_DMA_IRQHandler+0x444>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d020      	beq.n	8001866 <HAL_DMA_IRQHandler+0x396>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a41      	ldr	r2, [pc, #260]	@ (8001930 <HAL_DMA_IRQHandler+0x460>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d019      	beq.n	8001862 <HAL_DMA_IRQHandler+0x392>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a40      	ldr	r2, [pc, #256]	@ (8001934 <HAL_DMA_IRQHandler+0x464>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d012      	beq.n	800185e <HAL_DMA_IRQHandler+0x38e>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a3e      	ldr	r2, [pc, #248]	@ (8001938 <HAL_DMA_IRQHandler+0x468>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d00a      	beq.n	8001858 <HAL_DMA_IRQHandler+0x388>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a3d      	ldr	r2, [pc, #244]	@ (800193c <HAL_DMA_IRQHandler+0x46c>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d102      	bne.n	8001852 <HAL_DMA_IRQHandler+0x382>
 800184c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001850:	e01b      	b.n	800188a <HAL_DMA_IRQHandler+0x3ba>
 8001852:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001856:	e018      	b.n	800188a <HAL_DMA_IRQHandler+0x3ba>
 8001858:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800185c:	e015      	b.n	800188a <HAL_DMA_IRQHandler+0x3ba>
 800185e:	2320      	movs	r3, #32
 8001860:	e013      	b.n	800188a <HAL_DMA_IRQHandler+0x3ba>
 8001862:	2302      	movs	r3, #2
 8001864:	e011      	b.n	800188a <HAL_DMA_IRQHandler+0x3ba>
 8001866:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800186a:	e00e      	b.n	800188a <HAL_DMA_IRQHandler+0x3ba>
 800186c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001870:	e00b      	b.n	800188a <HAL_DMA_IRQHandler+0x3ba>
 8001872:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001876:	e008      	b.n	800188a <HAL_DMA_IRQHandler+0x3ba>
 8001878:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800187c:	e005      	b.n	800188a <HAL_DMA_IRQHandler+0x3ba>
 800187e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001882:	e002      	b.n	800188a <HAL_DMA_IRQHandler+0x3ba>
 8001884:	2320      	movs	r3, #32
 8001886:	e000      	b.n	800188a <HAL_DMA_IRQHandler+0x3ba>
 8001888:	2302      	movs	r3, #2
 800188a:	4a2e      	ldr	r2, [pc, #184]	@ (8001944 <HAL_DMA_IRQHandler+0x474>)
 800188c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2200      	movs	r2, #0
 8001892:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189a:	2b00      	cmp	r3, #0
 800189c:	d034      	beq.n	8001908 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80018a6:	e02f      	b.n	8001908 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ac:	2208      	movs	r2, #8
 80018ae:	409a      	lsls	r2, r3
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	4013      	ands	r3, r2
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d028      	beq.n	800190a <HAL_DMA_IRQHandler+0x43a>
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	f003 0308 	and.w	r3, r3, #8
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d023      	beq.n	800190a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f022 020e 	bic.w	r2, r2, #14
 80018d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018da:	2101      	movs	r1, #1
 80018dc:	fa01 f202 	lsl.w	r2, r1, r2
 80018e0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2201      	movs	r2, #1
 80018e6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d004      	beq.n	800190a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	4798      	blx	r3
    }
  }
  return;
 8001908:	bf00      	nop
 800190a:	bf00      	nop
}
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40020080 	.word	0x40020080
 8001918:	40020008 	.word	0x40020008
 800191c:	4002001c 	.word	0x4002001c
 8001920:	40020030 	.word	0x40020030
 8001924:	40020044 	.word	0x40020044
 8001928:	40020058 	.word	0x40020058
 800192c:	4002006c 	.word	0x4002006c
 8001930:	40020408 	.word	0x40020408
 8001934:	4002041c 	.word	0x4002041c
 8001938:	40020430 	.word	0x40020430
 800193c:	40020444 	.word	0x40020444
 8001940:	40020400 	.word	0x40020400
 8001944:	40020000 	.word	0x40020000

08001948 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
 8001954:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800195e:	2101      	movs	r1, #1
 8001960:	fa01 f202 	lsl.w	r2, r1, r2
 8001964:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	683a      	ldr	r2, [r7, #0]
 800196c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	2b10      	cmp	r3, #16
 8001974:	d108      	bne.n	8001988 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	68ba      	ldr	r2, [r7, #8]
 8001984:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001986:	e007      	b.n	8001998 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	68ba      	ldr	r2, [r7, #8]
 800198e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	60da      	str	r2, [r3, #12]
}
 8001998:	bf00      	nop
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr
	...

080019a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b08b      	sub	sp, #44	@ 0x2c
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019ae:	2300      	movs	r3, #0
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019b2:	2300      	movs	r3, #0
 80019b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019b6:	e179      	b.n	8001cac <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019b8:	2201      	movs	r2, #1
 80019ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	69fa      	ldr	r2, [r7, #28]
 80019c8:	4013      	ands	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	f040 8168 	bne.w	8001ca6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	4a96      	ldr	r2, [pc, #600]	@ (8001c34 <HAL_GPIO_Init+0x290>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d05e      	beq.n	8001a9e <HAL_GPIO_Init+0xfa>
 80019e0:	4a94      	ldr	r2, [pc, #592]	@ (8001c34 <HAL_GPIO_Init+0x290>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d875      	bhi.n	8001ad2 <HAL_GPIO_Init+0x12e>
 80019e6:	4a94      	ldr	r2, [pc, #592]	@ (8001c38 <HAL_GPIO_Init+0x294>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d058      	beq.n	8001a9e <HAL_GPIO_Init+0xfa>
 80019ec:	4a92      	ldr	r2, [pc, #584]	@ (8001c38 <HAL_GPIO_Init+0x294>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d86f      	bhi.n	8001ad2 <HAL_GPIO_Init+0x12e>
 80019f2:	4a92      	ldr	r2, [pc, #584]	@ (8001c3c <HAL_GPIO_Init+0x298>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d052      	beq.n	8001a9e <HAL_GPIO_Init+0xfa>
 80019f8:	4a90      	ldr	r2, [pc, #576]	@ (8001c3c <HAL_GPIO_Init+0x298>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d869      	bhi.n	8001ad2 <HAL_GPIO_Init+0x12e>
 80019fe:	4a90      	ldr	r2, [pc, #576]	@ (8001c40 <HAL_GPIO_Init+0x29c>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d04c      	beq.n	8001a9e <HAL_GPIO_Init+0xfa>
 8001a04:	4a8e      	ldr	r2, [pc, #568]	@ (8001c40 <HAL_GPIO_Init+0x29c>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d863      	bhi.n	8001ad2 <HAL_GPIO_Init+0x12e>
 8001a0a:	4a8e      	ldr	r2, [pc, #568]	@ (8001c44 <HAL_GPIO_Init+0x2a0>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d046      	beq.n	8001a9e <HAL_GPIO_Init+0xfa>
 8001a10:	4a8c      	ldr	r2, [pc, #560]	@ (8001c44 <HAL_GPIO_Init+0x2a0>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d85d      	bhi.n	8001ad2 <HAL_GPIO_Init+0x12e>
 8001a16:	2b12      	cmp	r3, #18
 8001a18:	d82a      	bhi.n	8001a70 <HAL_GPIO_Init+0xcc>
 8001a1a:	2b12      	cmp	r3, #18
 8001a1c:	d859      	bhi.n	8001ad2 <HAL_GPIO_Init+0x12e>
 8001a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8001a24 <HAL_GPIO_Init+0x80>)
 8001a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a24:	08001a9f 	.word	0x08001a9f
 8001a28:	08001a79 	.word	0x08001a79
 8001a2c:	08001a8b 	.word	0x08001a8b
 8001a30:	08001acd 	.word	0x08001acd
 8001a34:	08001ad3 	.word	0x08001ad3
 8001a38:	08001ad3 	.word	0x08001ad3
 8001a3c:	08001ad3 	.word	0x08001ad3
 8001a40:	08001ad3 	.word	0x08001ad3
 8001a44:	08001ad3 	.word	0x08001ad3
 8001a48:	08001ad3 	.word	0x08001ad3
 8001a4c:	08001ad3 	.word	0x08001ad3
 8001a50:	08001ad3 	.word	0x08001ad3
 8001a54:	08001ad3 	.word	0x08001ad3
 8001a58:	08001ad3 	.word	0x08001ad3
 8001a5c:	08001ad3 	.word	0x08001ad3
 8001a60:	08001ad3 	.word	0x08001ad3
 8001a64:	08001ad3 	.word	0x08001ad3
 8001a68:	08001a81 	.word	0x08001a81
 8001a6c:	08001a95 	.word	0x08001a95
 8001a70:	4a75      	ldr	r2, [pc, #468]	@ (8001c48 <HAL_GPIO_Init+0x2a4>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d013      	beq.n	8001a9e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a76:	e02c      	b.n	8001ad2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	623b      	str	r3, [r7, #32]
          break;
 8001a7e:	e029      	b.n	8001ad4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	3304      	adds	r3, #4
 8001a86:	623b      	str	r3, [r7, #32]
          break;
 8001a88:	e024      	b.n	8001ad4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	3308      	adds	r3, #8
 8001a90:	623b      	str	r3, [r7, #32]
          break;
 8001a92:	e01f      	b.n	8001ad4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	330c      	adds	r3, #12
 8001a9a:	623b      	str	r3, [r7, #32]
          break;
 8001a9c:	e01a      	b.n	8001ad4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d102      	bne.n	8001aac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001aa6:	2304      	movs	r3, #4
 8001aa8:	623b      	str	r3, [r7, #32]
          break;
 8001aaa:	e013      	b.n	8001ad4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d105      	bne.n	8001ac0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ab4:	2308      	movs	r3, #8
 8001ab6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	69fa      	ldr	r2, [r7, #28]
 8001abc:	611a      	str	r2, [r3, #16]
          break;
 8001abe:	e009      	b.n	8001ad4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ac0:	2308      	movs	r3, #8
 8001ac2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	69fa      	ldr	r2, [r7, #28]
 8001ac8:	615a      	str	r2, [r3, #20]
          break;
 8001aca:	e003      	b.n	8001ad4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001acc:	2300      	movs	r3, #0
 8001ace:	623b      	str	r3, [r7, #32]
          break;
 8001ad0:	e000      	b.n	8001ad4 <HAL_GPIO_Init+0x130>
          break;
 8001ad2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	2bff      	cmp	r3, #255	@ 0xff
 8001ad8:	d801      	bhi.n	8001ade <HAL_GPIO_Init+0x13a>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	e001      	b.n	8001ae2 <HAL_GPIO_Init+0x13e>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	3304      	adds	r3, #4
 8001ae2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	2bff      	cmp	r3, #255	@ 0xff
 8001ae8:	d802      	bhi.n	8001af0 <HAL_GPIO_Init+0x14c>
 8001aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	e002      	b.n	8001af6 <HAL_GPIO_Init+0x152>
 8001af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af2:	3b08      	subs	r3, #8
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	210f      	movs	r1, #15
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	fa01 f303 	lsl.w	r3, r1, r3
 8001b04:	43db      	mvns	r3, r3
 8001b06:	401a      	ands	r2, r3
 8001b08:	6a39      	ldr	r1, [r7, #32]
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b10:	431a      	orrs	r2, r3
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	f000 80c1 	beq.w	8001ca6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b24:	4b49      	ldr	r3, [pc, #292]	@ (8001c4c <HAL_GPIO_Init+0x2a8>)
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	4a48      	ldr	r2, [pc, #288]	@ (8001c4c <HAL_GPIO_Init+0x2a8>)
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	6193      	str	r3, [r2, #24]
 8001b30:	4b46      	ldr	r3, [pc, #280]	@ (8001c4c <HAL_GPIO_Init+0x2a8>)
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	60bb      	str	r3, [r7, #8]
 8001b3a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b3c:	4a44      	ldr	r2, [pc, #272]	@ (8001c50 <HAL_GPIO_Init+0x2ac>)
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b40:	089b      	lsrs	r3, r3, #2
 8001b42:	3302      	adds	r3, #2
 8001b44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b48:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4c:	f003 0303 	and.w	r3, r3, #3
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	220f      	movs	r2, #15
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	68fa      	ldr	r2, [r7, #12]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a3c      	ldr	r2, [pc, #240]	@ (8001c54 <HAL_GPIO_Init+0x2b0>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d01f      	beq.n	8001ba8 <HAL_GPIO_Init+0x204>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a3b      	ldr	r2, [pc, #236]	@ (8001c58 <HAL_GPIO_Init+0x2b4>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d019      	beq.n	8001ba4 <HAL_GPIO_Init+0x200>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a3a      	ldr	r2, [pc, #232]	@ (8001c5c <HAL_GPIO_Init+0x2b8>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d013      	beq.n	8001ba0 <HAL_GPIO_Init+0x1fc>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a39      	ldr	r2, [pc, #228]	@ (8001c60 <HAL_GPIO_Init+0x2bc>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d00d      	beq.n	8001b9c <HAL_GPIO_Init+0x1f8>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a38      	ldr	r2, [pc, #224]	@ (8001c64 <HAL_GPIO_Init+0x2c0>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d007      	beq.n	8001b98 <HAL_GPIO_Init+0x1f4>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a37      	ldr	r2, [pc, #220]	@ (8001c68 <HAL_GPIO_Init+0x2c4>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d101      	bne.n	8001b94 <HAL_GPIO_Init+0x1f0>
 8001b90:	2305      	movs	r3, #5
 8001b92:	e00a      	b.n	8001baa <HAL_GPIO_Init+0x206>
 8001b94:	2306      	movs	r3, #6
 8001b96:	e008      	b.n	8001baa <HAL_GPIO_Init+0x206>
 8001b98:	2304      	movs	r3, #4
 8001b9a:	e006      	b.n	8001baa <HAL_GPIO_Init+0x206>
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	e004      	b.n	8001baa <HAL_GPIO_Init+0x206>
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	e002      	b.n	8001baa <HAL_GPIO_Init+0x206>
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e000      	b.n	8001baa <HAL_GPIO_Init+0x206>
 8001ba8:	2300      	movs	r3, #0
 8001baa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bac:	f002 0203 	and.w	r2, r2, #3
 8001bb0:	0092      	lsls	r2, r2, #2
 8001bb2:	4093      	lsls	r3, r2
 8001bb4:	68fa      	ldr	r2, [r7, #12]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001bba:	4925      	ldr	r1, [pc, #148]	@ (8001c50 <HAL_GPIO_Init+0x2ac>)
 8001bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bbe:	089b      	lsrs	r3, r3, #2
 8001bc0:	3302      	adds	r3, #2
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d006      	beq.n	8001be2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bd4:	4b25      	ldr	r3, [pc, #148]	@ (8001c6c <HAL_GPIO_Init+0x2c8>)
 8001bd6:	689a      	ldr	r2, [r3, #8]
 8001bd8:	4924      	ldr	r1, [pc, #144]	@ (8001c6c <HAL_GPIO_Init+0x2c8>)
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	608b      	str	r3, [r1, #8]
 8001be0:	e006      	b.n	8001bf0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001be2:	4b22      	ldr	r3, [pc, #136]	@ (8001c6c <HAL_GPIO_Init+0x2c8>)
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	43db      	mvns	r3, r3
 8001bea:	4920      	ldr	r1, [pc, #128]	@ (8001c6c <HAL_GPIO_Init+0x2c8>)
 8001bec:	4013      	ands	r3, r2
 8001bee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d006      	beq.n	8001c0a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c6c <HAL_GPIO_Init+0x2c8>)
 8001bfe:	68da      	ldr	r2, [r3, #12]
 8001c00:	491a      	ldr	r1, [pc, #104]	@ (8001c6c <HAL_GPIO_Init+0x2c8>)
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	60cb      	str	r3, [r1, #12]
 8001c08:	e006      	b.n	8001c18 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c0a:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <HAL_GPIO_Init+0x2c8>)
 8001c0c:	68da      	ldr	r2, [r3, #12]
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	43db      	mvns	r3, r3
 8001c12:	4916      	ldr	r1, [pc, #88]	@ (8001c6c <HAL_GPIO_Init+0x2c8>)
 8001c14:	4013      	ands	r3, r2
 8001c16:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d025      	beq.n	8001c70 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c24:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <HAL_GPIO_Init+0x2c8>)
 8001c26:	685a      	ldr	r2, [r3, #4]
 8001c28:	4910      	ldr	r1, [pc, #64]	@ (8001c6c <HAL_GPIO_Init+0x2c8>)
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	604b      	str	r3, [r1, #4]
 8001c30:	e025      	b.n	8001c7e <HAL_GPIO_Init+0x2da>
 8001c32:	bf00      	nop
 8001c34:	10320000 	.word	0x10320000
 8001c38:	10310000 	.word	0x10310000
 8001c3c:	10220000 	.word	0x10220000
 8001c40:	10210000 	.word	0x10210000
 8001c44:	10120000 	.word	0x10120000
 8001c48:	10110000 	.word	0x10110000
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40010000 	.word	0x40010000
 8001c54:	40010800 	.word	0x40010800
 8001c58:	40010c00 	.word	0x40010c00
 8001c5c:	40011000 	.word	0x40011000
 8001c60:	40011400 	.word	0x40011400
 8001c64:	40011800 	.word	0x40011800
 8001c68:	40011c00 	.word	0x40011c00
 8001c6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c70:	4b15      	ldr	r3, [pc, #84]	@ (8001cc8 <HAL_GPIO_Init+0x324>)
 8001c72:	685a      	ldr	r2, [r3, #4]
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	43db      	mvns	r3, r3
 8001c78:	4913      	ldr	r1, [pc, #76]	@ (8001cc8 <HAL_GPIO_Init+0x324>)
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d006      	beq.n	8001c98 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <HAL_GPIO_Init+0x324>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	490e      	ldr	r1, [pc, #56]	@ (8001cc8 <HAL_GPIO_Init+0x324>)
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	600b      	str	r3, [r1, #0]
 8001c96:	e006      	b.n	8001ca6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c98:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc8 <HAL_GPIO_Init+0x324>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	43db      	mvns	r3, r3
 8001ca0:	4909      	ldr	r1, [pc, #36]	@ (8001cc8 <HAL_GPIO_Init+0x324>)
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca8:	3301      	adds	r3, #1
 8001caa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f47f ae7e 	bne.w	80019b8 <HAL_GPIO_Init+0x14>
  }
}
 8001cbc:	bf00      	nop
 8001cbe:	bf00      	nop
 8001cc0:	372c      	adds	r7, #44	@ 0x2c
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr
 8001cc8:	40010400 	.word	0x40010400

08001ccc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	807b      	strh	r3, [r7, #2]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cdc:	787b      	ldrb	r3, [r7, #1]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d003      	beq.n	8001cea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ce2:	887a      	ldrh	r2, [r7, #2]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ce8:	e003      	b.n	8001cf2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cea:	887b      	ldrh	r3, [r7, #2]
 8001cec:	041a      	lsls	r2, r3, #16
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	611a      	str	r2, [r3, #16]
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr

08001cfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e272      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f000 8087 	beq.w	8001e2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d1c:	4b92      	ldr	r3, [pc, #584]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 030c 	and.w	r3, r3, #12
 8001d24:	2b04      	cmp	r3, #4
 8001d26:	d00c      	beq.n	8001d42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d28:	4b8f      	ldr	r3, [pc, #572]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f003 030c 	and.w	r3, r3, #12
 8001d30:	2b08      	cmp	r3, #8
 8001d32:	d112      	bne.n	8001d5a <HAL_RCC_OscConfig+0x5e>
 8001d34:	4b8c      	ldr	r3, [pc, #560]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d40:	d10b      	bne.n	8001d5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d42:	4b89      	ldr	r3, [pc, #548]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d06c      	beq.n	8001e28 <HAL_RCC_OscConfig+0x12c>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d168      	bne.n	8001e28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e24c      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d62:	d106      	bne.n	8001d72 <HAL_RCC_OscConfig+0x76>
 8001d64:	4b80      	ldr	r3, [pc, #512]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a7f      	ldr	r2, [pc, #508]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d6e:	6013      	str	r3, [r2, #0]
 8001d70:	e02e      	b.n	8001dd0 <HAL_RCC_OscConfig+0xd4>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d10c      	bne.n	8001d94 <HAL_RCC_OscConfig+0x98>
 8001d7a:	4b7b      	ldr	r3, [pc, #492]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a7a      	ldr	r2, [pc, #488]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d84:	6013      	str	r3, [r2, #0]
 8001d86:	4b78      	ldr	r3, [pc, #480]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a77      	ldr	r2, [pc, #476]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001d8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d90:	6013      	str	r3, [r2, #0]
 8001d92:	e01d      	b.n	8001dd0 <HAL_RCC_OscConfig+0xd4>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d9c:	d10c      	bne.n	8001db8 <HAL_RCC_OscConfig+0xbc>
 8001d9e:	4b72      	ldr	r3, [pc, #456]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a71      	ldr	r2, [pc, #452]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001da4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001da8:	6013      	str	r3, [r2, #0]
 8001daa:	4b6f      	ldr	r3, [pc, #444]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a6e      	ldr	r2, [pc, #440]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001db0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001db4:	6013      	str	r3, [r2, #0]
 8001db6:	e00b      	b.n	8001dd0 <HAL_RCC_OscConfig+0xd4>
 8001db8:	4b6b      	ldr	r3, [pc, #428]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a6a      	ldr	r2, [pc, #424]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001dbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dc2:	6013      	str	r3, [r2, #0]
 8001dc4:	4b68      	ldr	r3, [pc, #416]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a67      	ldr	r2, [pc, #412]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001dca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d013      	beq.n	8001e00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd8:	f7ff f8b4 	bl	8000f44 <HAL_GetTick>
 8001ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de0:	f7ff f8b0 	bl	8000f44 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b64      	cmp	r3, #100	@ 0x64
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e200      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df2:	4b5d      	ldr	r3, [pc, #372]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d0f0      	beq.n	8001de0 <HAL_RCC_OscConfig+0xe4>
 8001dfe:	e014      	b.n	8001e2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e00:	f7ff f8a0 	bl	8000f44 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e08:	f7ff f89c 	bl	8000f44 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b64      	cmp	r3, #100	@ 0x64
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e1ec      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e1a:	4b53      	ldr	r3, [pc, #332]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d1f0      	bne.n	8001e08 <HAL_RCC_OscConfig+0x10c>
 8001e26:	e000      	b.n	8001e2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d063      	beq.n	8001efe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e36:	4b4c      	ldr	r3, [pc, #304]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f003 030c 	and.w	r3, r3, #12
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00b      	beq.n	8001e5a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e42:	4b49      	ldr	r3, [pc, #292]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f003 030c 	and.w	r3, r3, #12
 8001e4a:	2b08      	cmp	r3, #8
 8001e4c:	d11c      	bne.n	8001e88 <HAL_RCC_OscConfig+0x18c>
 8001e4e:	4b46      	ldr	r3, [pc, #280]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d116      	bne.n	8001e88 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e5a:	4b43      	ldr	r3, [pc, #268]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d005      	beq.n	8001e72 <HAL_RCC_OscConfig+0x176>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d001      	beq.n	8001e72 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e1c0      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e72:	4b3d      	ldr	r3, [pc, #244]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	695b      	ldr	r3, [r3, #20]
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	4939      	ldr	r1, [pc, #228]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e86:	e03a      	b.n	8001efe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d020      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e90:	4b36      	ldr	r3, [pc, #216]	@ (8001f6c <HAL_RCC_OscConfig+0x270>)
 8001e92:	2201      	movs	r2, #1
 8001e94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e96:	f7ff f855 	bl	8000f44 <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e9e:	f7ff f851 	bl	8000f44 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e1a1      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0302 	and.w	r3, r3, #2
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d0f0      	beq.n	8001e9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ebc:	4b2a      	ldr	r3, [pc, #168]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	00db      	lsls	r3, r3, #3
 8001eca:	4927      	ldr	r1, [pc, #156]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	600b      	str	r3, [r1, #0]
 8001ed0:	e015      	b.n	8001efe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ed2:	4b26      	ldr	r3, [pc, #152]	@ (8001f6c <HAL_RCC_OscConfig+0x270>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed8:	f7ff f834 	bl	8000f44 <HAL_GetTick>
 8001edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ee0:	f7ff f830 	bl	8000f44 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e180      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ef2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d1f0      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0308 	and.w	r3, r3, #8
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d03a      	beq.n	8001f80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d019      	beq.n	8001f46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f12:	4b17      	ldr	r3, [pc, #92]	@ (8001f70 <HAL_RCC_OscConfig+0x274>)
 8001f14:	2201      	movs	r2, #1
 8001f16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f18:	f7ff f814 	bl	8000f44 <HAL_GetTick>
 8001f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f1e:	e008      	b.n	8001f32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f20:	f7ff f810 	bl	8000f44 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e160      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f32:	4b0d      	ldr	r3, [pc, #52]	@ (8001f68 <HAL_RCC_OscConfig+0x26c>)
 8001f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d0f0      	beq.n	8001f20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f3e:	2001      	movs	r0, #1
 8001f40:	f000 fa9c 	bl	800247c <RCC_Delay>
 8001f44:	e01c      	b.n	8001f80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f46:	4b0a      	ldr	r3, [pc, #40]	@ (8001f70 <HAL_RCC_OscConfig+0x274>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f4c:	f7fe fffa 	bl	8000f44 <HAL_GetTick>
 8001f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f52:	e00f      	b.n	8001f74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f54:	f7fe fff6 	bl	8000f44 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d908      	bls.n	8001f74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e146      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
 8001f66:	bf00      	nop
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	42420000 	.word	0x42420000
 8001f70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f74:	4b92      	ldr	r3, [pc, #584]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f78:	f003 0302 	and.w	r3, r3, #2
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d1e9      	bne.n	8001f54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0304 	and.w	r3, r3, #4
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 80a6 	beq.w	80020da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f92:	4b8b      	ldr	r3, [pc, #556]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8001f94:	69db      	ldr	r3, [r3, #28]
 8001f96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d10d      	bne.n	8001fba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f9e:	4b88      	ldr	r3, [pc, #544]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	4a87      	ldr	r2, [pc, #540]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8001fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fa8:	61d3      	str	r3, [r2, #28]
 8001faa:	4b85      	ldr	r3, [pc, #532]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fb2:	60bb      	str	r3, [r7, #8]
 8001fb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fba:	4b82      	ldr	r3, [pc, #520]	@ (80021c4 <HAL_RCC_OscConfig+0x4c8>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d118      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fc6:	4b7f      	ldr	r3, [pc, #508]	@ (80021c4 <HAL_RCC_OscConfig+0x4c8>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a7e      	ldr	r2, [pc, #504]	@ (80021c4 <HAL_RCC_OscConfig+0x4c8>)
 8001fcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fd2:	f7fe ffb7 	bl	8000f44 <HAL_GetTick>
 8001fd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fda:	f7fe ffb3 	bl	8000f44 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b64      	cmp	r3, #100	@ 0x64
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e103      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fec:	4b75      	ldr	r3, [pc, #468]	@ (80021c4 <HAL_RCC_OscConfig+0x4c8>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d0f0      	beq.n	8001fda <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d106      	bne.n	800200e <HAL_RCC_OscConfig+0x312>
 8002000:	4b6f      	ldr	r3, [pc, #444]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	4a6e      	ldr	r2, [pc, #440]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	6213      	str	r3, [r2, #32]
 800200c:	e02d      	b.n	800206a <HAL_RCC_OscConfig+0x36e>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d10c      	bne.n	8002030 <HAL_RCC_OscConfig+0x334>
 8002016:	4b6a      	ldr	r3, [pc, #424]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002018:	6a1b      	ldr	r3, [r3, #32]
 800201a:	4a69      	ldr	r2, [pc, #420]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 800201c:	f023 0301 	bic.w	r3, r3, #1
 8002020:	6213      	str	r3, [r2, #32]
 8002022:	4b67      	ldr	r3, [pc, #412]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002024:	6a1b      	ldr	r3, [r3, #32]
 8002026:	4a66      	ldr	r2, [pc, #408]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002028:	f023 0304 	bic.w	r3, r3, #4
 800202c:	6213      	str	r3, [r2, #32]
 800202e:	e01c      	b.n	800206a <HAL_RCC_OscConfig+0x36e>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	2b05      	cmp	r3, #5
 8002036:	d10c      	bne.n	8002052 <HAL_RCC_OscConfig+0x356>
 8002038:	4b61      	ldr	r3, [pc, #388]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 800203a:	6a1b      	ldr	r3, [r3, #32]
 800203c:	4a60      	ldr	r2, [pc, #384]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 800203e:	f043 0304 	orr.w	r3, r3, #4
 8002042:	6213      	str	r3, [r2, #32]
 8002044:	4b5e      	ldr	r3, [pc, #376]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002046:	6a1b      	ldr	r3, [r3, #32]
 8002048:	4a5d      	ldr	r2, [pc, #372]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 800204a:	f043 0301 	orr.w	r3, r3, #1
 800204e:	6213      	str	r3, [r2, #32]
 8002050:	e00b      	b.n	800206a <HAL_RCC_OscConfig+0x36e>
 8002052:	4b5b      	ldr	r3, [pc, #364]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002054:	6a1b      	ldr	r3, [r3, #32]
 8002056:	4a5a      	ldr	r2, [pc, #360]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002058:	f023 0301 	bic.w	r3, r3, #1
 800205c:	6213      	str	r3, [r2, #32]
 800205e:	4b58      	ldr	r3, [pc, #352]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	4a57      	ldr	r2, [pc, #348]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002064:	f023 0304 	bic.w	r3, r3, #4
 8002068:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d015      	beq.n	800209e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002072:	f7fe ff67 	bl	8000f44 <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002078:	e00a      	b.n	8002090 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800207a:	f7fe ff63 	bl	8000f44 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002088:	4293      	cmp	r3, r2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e0b1      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002090:	4b4b      	ldr	r3, [pc, #300]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d0ee      	beq.n	800207a <HAL_RCC_OscConfig+0x37e>
 800209c:	e014      	b.n	80020c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800209e:	f7fe ff51 	bl	8000f44 <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020a4:	e00a      	b.n	80020bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020a6:	f7fe ff4d 	bl	8000f44 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d901      	bls.n	80020bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e09b      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020bc:	4b40      	ldr	r3, [pc, #256]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 80020be:	6a1b      	ldr	r3, [r3, #32]
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d1ee      	bne.n	80020a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020c8:	7dfb      	ldrb	r3, [r7, #23]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d105      	bne.n	80020da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ce:	4b3c      	ldr	r3, [pc, #240]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	4a3b      	ldr	r2, [pc, #236]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 80020d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f000 8087 	beq.w	80021f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020e4:	4b36      	ldr	r3, [pc, #216]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 030c 	and.w	r3, r3, #12
 80020ec:	2b08      	cmp	r3, #8
 80020ee:	d061      	beq.n	80021b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	69db      	ldr	r3, [r3, #28]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d146      	bne.n	8002186 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020f8:	4b33      	ldr	r3, [pc, #204]	@ (80021c8 <HAL_RCC_OscConfig+0x4cc>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020fe:	f7fe ff21 	bl	8000f44 <HAL_GetTick>
 8002102:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002104:	e008      	b.n	8002118 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002106:	f7fe ff1d 	bl	8000f44 <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	2b02      	cmp	r3, #2
 8002112:	d901      	bls.n	8002118 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e06d      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002118:	4b29      	ldr	r3, [pc, #164]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d1f0      	bne.n	8002106 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a1b      	ldr	r3, [r3, #32]
 8002128:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800212c:	d108      	bne.n	8002140 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800212e:	4b24      	ldr	r3, [pc, #144]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	4921      	ldr	r1, [pc, #132]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 800213c:	4313      	orrs	r3, r2
 800213e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002140:	4b1f      	ldr	r3, [pc, #124]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a19      	ldr	r1, [r3, #32]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002150:	430b      	orrs	r3, r1
 8002152:	491b      	ldr	r1, [pc, #108]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 8002154:	4313      	orrs	r3, r2
 8002156:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002158:	4b1b      	ldr	r3, [pc, #108]	@ (80021c8 <HAL_RCC_OscConfig+0x4cc>)
 800215a:	2201      	movs	r2, #1
 800215c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215e:	f7fe fef1 	bl	8000f44 <HAL_GetTick>
 8002162:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002164:	e008      	b.n	8002178 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002166:	f7fe feed 	bl	8000f44 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e03d      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002178:	4b11      	ldr	r3, [pc, #68]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d0f0      	beq.n	8002166 <HAL_RCC_OscConfig+0x46a>
 8002184:	e035      	b.n	80021f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002186:	4b10      	ldr	r3, [pc, #64]	@ (80021c8 <HAL_RCC_OscConfig+0x4cc>)
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800218c:	f7fe feda 	bl	8000f44 <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002194:	f7fe fed6 	bl	8000f44 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e026      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021a6:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <HAL_RCC_OscConfig+0x4c4>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1f0      	bne.n	8002194 <HAL_RCC_OscConfig+0x498>
 80021b2:	e01e      	b.n	80021f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	69db      	ldr	r3, [r3, #28]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d107      	bne.n	80021cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e019      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
 80021c0:	40021000 	.word	0x40021000
 80021c4:	40007000 	.word	0x40007000
 80021c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021cc:	4b0b      	ldr	r3, [pc, #44]	@ (80021fc <HAL_RCC_OscConfig+0x500>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d106      	bne.n	80021ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d001      	beq.n	80021f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e000      	b.n	80021f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3718      	adds	r7, #24
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40021000 	.word	0x40021000

08002200 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d101      	bne.n	8002214 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e0d0      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002214:	4b6a      	ldr	r3, [pc, #424]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	683a      	ldr	r2, [r7, #0]
 800221e:	429a      	cmp	r2, r3
 8002220:	d910      	bls.n	8002244 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002222:	4b67      	ldr	r3, [pc, #412]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f023 0207 	bic.w	r2, r3, #7
 800222a:	4965      	ldr	r1, [pc, #404]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	4313      	orrs	r3, r2
 8002230:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002232:	4b63      	ldr	r3, [pc, #396]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	429a      	cmp	r2, r3
 800223e:	d001      	beq.n	8002244 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e0b8      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0302 	and.w	r3, r3, #2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d020      	beq.n	8002292 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0304 	and.w	r3, r3, #4
 8002258:	2b00      	cmp	r3, #0
 800225a:	d005      	beq.n	8002268 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800225c:	4b59      	ldr	r3, [pc, #356]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	4a58      	ldr	r2, [pc, #352]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002262:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002266:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0308 	and.w	r3, r3, #8
 8002270:	2b00      	cmp	r3, #0
 8002272:	d005      	beq.n	8002280 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002274:	4b53      	ldr	r3, [pc, #332]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	4a52      	ldr	r2, [pc, #328]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800227a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800227e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002280:	4b50      	ldr	r3, [pc, #320]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	494d      	ldr	r1, [pc, #308]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800228e:	4313      	orrs	r3, r2
 8002290:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b00      	cmp	r3, #0
 800229c:	d040      	beq.n	8002320 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d107      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022a6:	4b47      	ldr	r3, [pc, #284]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d115      	bne.n	80022de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e07f      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d107      	bne.n	80022ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022be:	4b41      	ldr	r3, [pc, #260]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d109      	bne.n	80022de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e073      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ce:	4b3d      	ldr	r3, [pc, #244]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e06b      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022de:	4b39      	ldr	r3, [pc, #228]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f023 0203 	bic.w	r2, r3, #3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	4936      	ldr	r1, [pc, #216]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022f0:	f7fe fe28 	bl	8000f44 <HAL_GetTick>
 80022f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022f6:	e00a      	b.n	800230e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f8:	f7fe fe24 	bl	8000f44 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002306:	4293      	cmp	r3, r2
 8002308:	d901      	bls.n	800230e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e053      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800230e:	4b2d      	ldr	r3, [pc, #180]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f003 020c 	and.w	r2, r3, #12
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	429a      	cmp	r2, r3
 800231e:	d1eb      	bne.n	80022f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002320:	4b27      	ldr	r3, [pc, #156]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0307 	and.w	r3, r3, #7
 8002328:	683a      	ldr	r2, [r7, #0]
 800232a:	429a      	cmp	r2, r3
 800232c:	d210      	bcs.n	8002350 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800232e:	4b24      	ldr	r3, [pc, #144]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f023 0207 	bic.w	r2, r3, #7
 8002336:	4922      	ldr	r1, [pc, #136]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	4313      	orrs	r3, r2
 800233c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800233e:	4b20      	ldr	r3, [pc, #128]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	429a      	cmp	r2, r3
 800234a:	d001      	beq.n	8002350 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e032      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	2b00      	cmp	r3, #0
 800235a:	d008      	beq.n	800236e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800235c:	4b19      	ldr	r3, [pc, #100]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	4916      	ldr	r1, [pc, #88]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800236a:	4313      	orrs	r3, r2
 800236c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0308 	and.w	r3, r3, #8
 8002376:	2b00      	cmp	r3, #0
 8002378:	d009      	beq.n	800238e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800237a:	4b12      	ldr	r3, [pc, #72]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	490e      	ldr	r1, [pc, #56]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800238a:	4313      	orrs	r3, r2
 800238c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800238e:	f000 f821 	bl	80023d4 <HAL_RCC_GetSysClockFreq>
 8002392:	4602      	mov	r2, r0
 8002394:	4b0b      	ldr	r3, [pc, #44]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	091b      	lsrs	r3, r3, #4
 800239a:	f003 030f 	and.w	r3, r3, #15
 800239e:	490a      	ldr	r1, [pc, #40]	@ (80023c8 <HAL_RCC_ClockConfig+0x1c8>)
 80023a0:	5ccb      	ldrb	r3, [r1, r3]
 80023a2:	fa22 f303 	lsr.w	r3, r2, r3
 80023a6:	4a09      	ldr	r2, [pc, #36]	@ (80023cc <HAL_RCC_ClockConfig+0x1cc>)
 80023a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023aa:	4b09      	ldr	r3, [pc, #36]	@ (80023d0 <HAL_RCC_ClockConfig+0x1d0>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe fd86 	bl	8000ec0 <HAL_InitTick>

  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40022000 	.word	0x40022000
 80023c4:	40021000 	.word	0x40021000
 80023c8:	08003718 	.word	0x08003718
 80023cc:	20000000 	.word	0x20000000
 80023d0:	20000004 	.word	0x20000004

080023d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b087      	sub	sp, #28
 80023d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	2300      	movs	r3, #0
 80023e0:	60bb      	str	r3, [r7, #8]
 80023e2:	2300      	movs	r3, #0
 80023e4:	617b      	str	r3, [r7, #20]
 80023e6:	2300      	movs	r3, #0
 80023e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x94>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f003 030c 	and.w	r3, r3, #12
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d002      	beq.n	8002404 <HAL_RCC_GetSysClockFreq+0x30>
 80023fe:	2b08      	cmp	r3, #8
 8002400:	d003      	beq.n	800240a <HAL_RCC_GetSysClockFreq+0x36>
 8002402:	e027      	b.n	8002454 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002404:	4b19      	ldr	r3, [pc, #100]	@ (800246c <HAL_RCC_GetSysClockFreq+0x98>)
 8002406:	613b      	str	r3, [r7, #16]
      break;
 8002408:	e027      	b.n	800245a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	0c9b      	lsrs	r3, r3, #18
 800240e:	f003 030f 	and.w	r3, r3, #15
 8002412:	4a17      	ldr	r2, [pc, #92]	@ (8002470 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002414:	5cd3      	ldrb	r3, [r2, r3]
 8002416:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d010      	beq.n	8002444 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002422:	4b11      	ldr	r3, [pc, #68]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x94>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	0c5b      	lsrs	r3, r3, #17
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	4a11      	ldr	r2, [pc, #68]	@ (8002474 <HAL_RCC_GetSysClockFreq+0xa0>)
 800242e:	5cd3      	ldrb	r3, [r2, r3]
 8002430:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a0d      	ldr	r2, [pc, #52]	@ (800246c <HAL_RCC_GetSysClockFreq+0x98>)
 8002436:	fb03 f202 	mul.w	r2, r3, r2
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002440:	617b      	str	r3, [r7, #20]
 8002442:	e004      	b.n	800244e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a0c      	ldr	r2, [pc, #48]	@ (8002478 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002448:	fb02 f303 	mul.w	r3, r2, r3
 800244c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	613b      	str	r3, [r7, #16]
      break;
 8002452:	e002      	b.n	800245a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002454:	4b05      	ldr	r3, [pc, #20]	@ (800246c <HAL_RCC_GetSysClockFreq+0x98>)
 8002456:	613b      	str	r3, [r7, #16]
      break;
 8002458:	bf00      	nop
    }
  }
  return sysclockfreq;
 800245a:	693b      	ldr	r3, [r7, #16]
}
 800245c:	4618      	mov	r0, r3
 800245e:	371c      	adds	r7, #28
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40021000 	.word	0x40021000
 800246c:	007a1200 	.word	0x007a1200
 8002470:	08003728 	.word	0x08003728
 8002474:	08003738 	.word	0x08003738
 8002478:	003d0900 	.word	0x003d0900

0800247c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800247c:	b480      	push	{r7}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002484:	4b0a      	ldr	r3, [pc, #40]	@ (80024b0 <RCC_Delay+0x34>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a0a      	ldr	r2, [pc, #40]	@ (80024b4 <RCC_Delay+0x38>)
 800248a:	fba2 2303 	umull	r2, r3, r2, r3
 800248e:	0a5b      	lsrs	r3, r3, #9
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	fb02 f303 	mul.w	r3, r2, r3
 8002496:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002498:	bf00      	nop
  }
  while (Delay --);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	1e5a      	subs	r2, r3, #1
 800249e:	60fa      	str	r2, [r7, #12]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1f9      	bne.n	8002498 <RCC_Delay+0x1c>
}
 80024a4:	bf00      	nop
 80024a6:	bf00      	nop
 80024a8:	3714      	adds	r7, #20
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr
 80024b0:	20000000 	.word	0x20000000
 80024b4:	10624dd3 	.word	0x10624dd3

080024b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e076      	b.n	80025b8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d108      	bne.n	80024e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80024da:	d009      	beq.n	80024f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	61da      	str	r2, [r3, #28]
 80024e2:	e005      	b.n	80024f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d106      	bne.n	8002510 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7fe fbb8 	bl	8000c80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2202      	movs	r2, #2
 8002514:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002526:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002538:	431a      	orrs	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	691b      	ldr	r3, [r3, #16]
 8002548:	f003 0302 	and.w	r3, r3, #2
 800254c:	431a      	orrs	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002560:	431a      	orrs	r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800256a:	431a      	orrs	r2, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a1b      	ldr	r3, [r3, #32]
 8002570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002574:	ea42 0103 	orr.w	r1, r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800257c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	0c1a      	lsrs	r2, r3, #16
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f002 0204 	and.w	r2, r2, #4
 8002596:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	69da      	ldr	r2, [r3, #28]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2201      	movs	r2, #1
 80025b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	4613      	mov	r3, r2
 80025cc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80025ce:	2300      	movs	r3, #0
 80025d0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d101      	bne.n	80025e0 <HAL_SPI_Transmit_DMA+0x20>
 80025dc:	2302      	movs	r3, #2
 80025de:	e097      	b.n	8002710 <HAL_SPI_Transmit_DMA+0x150>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d002      	beq.n	80025fa <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80025f4:	2302      	movs	r3, #2
 80025f6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80025f8:	e085      	b.n	8002706 <HAL_SPI_Transmit_DMA+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d002      	beq.n	8002606 <HAL_SPI_Transmit_DMA+0x46>
 8002600:	88fb      	ldrh	r3, [r7, #6]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d102      	bne.n	800260c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	75fb      	strb	r3, [r7, #23]
    goto error;
 800260a:	e07c      	b.n	8002706 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2203      	movs	r2, #3
 8002610:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2200      	movs	r2, #0
 8002618:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	68ba      	ldr	r2, [r7, #8]
 800261e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	88fa      	ldrh	r2, [r7, #6]
 8002624:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	88fa      	ldrh	r2, [r7, #6]
 800262a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2200      	movs	r2, #0
 8002630:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2200      	movs	r2, #0
 8002636:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2200      	movs	r2, #0
 800263c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2200      	movs	r2, #0
 8002642:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2200      	movs	r2, #0
 8002648:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002652:	d10f      	bne.n	8002674 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002662:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002672:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002678:	4a27      	ldr	r2, [pc, #156]	@ (8002718 <HAL_SPI_Transmit_DMA+0x158>)
 800267a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002680:	4a26      	ldr	r2, [pc, #152]	@ (800271c <HAL_SPI_Transmit_DMA+0x15c>)
 8002682:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002688:	4a25      	ldr	r2, [pc, #148]	@ (8002720 <HAL_SPI_Transmit_DMA+0x160>)
 800268a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002690:	2200      	movs	r2, #0
 8002692:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269c:	4619      	mov	r1, r3
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	330c      	adds	r3, #12
 80026a4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026aa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80026ac:	f7fe fe74 	bl	8001398 <HAL_DMA_Start_IT>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d008      	beq.n	80026c8 <HAL_SPI_Transmit_DMA+0x108>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ba:	f043 0210 	orr.w	r2, r3, #16
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	75fb      	strb	r3, [r7, #23]

    goto error;
 80026c6:	e01e      	b.n	8002706 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026d2:	2b40      	cmp	r3, #64	@ 0x40
 80026d4:	d007      	beq.n	80026e6 <HAL_SPI_Transmit_DMA+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026e4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f042 0220 	orr.w	r2, r2, #32
 80026f4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	685a      	ldr	r2, [r3, #4]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f042 0202 	orr.w	r2, r2, #2
 8002704:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800270e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002710:	4618      	mov	r0, r3
 8002712:	3718      	adds	r7, #24
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	0800287f 	.word	0x0800287f
 800271c:	080027d9 	.word	0x080027d9
 8002720:	0800289b 	.word	0x0800289b

08002724 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800272c:	2300      	movs	r3, #0
 800272e:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002734:	2b00      	cmp	r3, #0
 8002736:	d00f      	beq.n	8002758 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800273c:	4618      	mov	r0, r3
 800273e:	f7fe fe8b 	bl	8001458 <HAL_DMA_Abort>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d007      	beq.n	8002758 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800274c:	f043 0210 	orr.w	r2, r3, #16
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800275c:	2b00      	cmp	r3, #0
 800275e:	d00f      	beq.n	8002780 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002764:	4618      	mov	r0, r3
 8002766:	f7fe fe77 	bl	8001458 <HAL_DMA_Abort>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d007      	beq.n	8002780 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002774:	f043 0210 	orr.w	r2, r3, #16
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	685a      	ldr	r2, [r3, #4]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f022 0203 	bic.w	r2, r2, #3
 800278e:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  return errorcode;
 8002798:	7bfb      	ldrb	r3, [r7, #15]
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b083      	sub	sp, #12
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr

080027b4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr

080027c6 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr

080027d8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027e6:	f7fe fbad 	bl	8000f44 <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b20      	cmp	r3, #32
 80027f8:	d03b      	beq.n	8002872 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 0220 	bic.w	r2, r2, #32
 8002808:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 0202 	bic.w	r2, r2, #2
 8002818:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	2164      	movs	r1, #100	@ 0x64
 800281e:	6978      	ldr	r0, [r7, #20]
 8002820:	f000 f8e4 	bl	80029ec <SPI_EndRxTxTransaction>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d005      	beq.n	8002836 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800282e:	f043 0220 	orr.w	r2, r3, #32
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d10a      	bne.n	8002854 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800283e:	2300      	movs	r3, #0
 8002840:	60fb      	str	r3, [r7, #12]
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	2200      	movs	r2, #0
 8002858:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800286a:	6978      	ldr	r0, [r7, #20]
 800286c:	f7ff ffab 	bl	80027c6 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002870:	e002      	b.n	8002878 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8002872:	6978      	ldr	r0, [r7, #20]
 8002874:	f7ff ff95 	bl	80027a2 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b084      	sub	sp, #16
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f7ff ff91 	bl	80027b4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002892:	bf00      	nop
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b084      	sub	sp, #16
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a6:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 0203 	bic.w	r2, r2, #3
 80028b6:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028bc:	f043 0210 	orr.w	r2, r3, #16
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80028cc:	68f8      	ldr	r0, [r7, #12]
 80028ce:	f7ff ff7a 	bl	80027c6 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80028d2:	bf00      	nop
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	603b      	str	r3, [r7, #0]
 80028e8:	4613      	mov	r3, r2
 80028ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80028ec:	f7fe fb2a 	bl	8000f44 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f4:	1a9b      	subs	r3, r3, r2
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	4413      	add	r3, r2
 80028fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80028fc:	f7fe fb22 	bl	8000f44 <HAL_GetTick>
 8002900:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002902:	4b39      	ldr	r3, [pc, #228]	@ (80029e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	015b      	lsls	r3, r3, #5
 8002908:	0d1b      	lsrs	r3, r3, #20
 800290a:	69fa      	ldr	r2, [r7, #28]
 800290c:	fb02 f303 	mul.w	r3, r2, r3
 8002910:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002912:	e054      	b.n	80029be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800291a:	d050      	beq.n	80029be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800291c:	f7fe fb12 	bl	8000f44 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	69fa      	ldr	r2, [r7, #28]
 8002928:	429a      	cmp	r2, r3
 800292a:	d902      	bls.n	8002932 <SPI_WaitFlagStateUntilTimeout+0x56>
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d13d      	bne.n	80029ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002940:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800294a:	d111      	bne.n	8002970 <SPI_WaitFlagStateUntilTimeout+0x94>
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002954:	d004      	beq.n	8002960 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800295e:	d107      	bne.n	8002970 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800296e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002974:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002978:	d10f      	bne.n	800299a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002998:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2201      	movs	r2, #1
 800299e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2200      	movs	r2, #0
 80029a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e017      	b.n	80029de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d101      	bne.n	80029b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	3b01      	subs	r3, #1
 80029bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	4013      	ands	r3, r2
 80029c8:	68ba      	ldr	r2, [r7, #8]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	bf0c      	ite	eq
 80029ce:	2301      	moveq	r3, #1
 80029d0:	2300      	movne	r3, #0
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	461a      	mov	r2, r3
 80029d6:	79fb      	ldrb	r3, [r7, #7]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d19b      	bne.n	8002914 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3720      	adds	r7, #32
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000000 	.word	0x20000000

080029ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af02      	add	r7, sp, #8
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	9300      	str	r3, [sp, #0]
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	2200      	movs	r2, #0
 8002a00:	2180      	movs	r1, #128	@ 0x80
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f7ff ff6a 	bl	80028dc <SPI_WaitFlagStateUntilTimeout>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d007      	beq.n	8002a1e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a12:	f043 0220 	orr.w	r2, r3, #32
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e000      	b.n	8002a20 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002a1e:	2300      	movs	r3, #0
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3710      	adds	r7, #16
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <memset>:
 8002a28:	4603      	mov	r3, r0
 8002a2a:	4402      	add	r2, r0
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d100      	bne.n	8002a32 <memset+0xa>
 8002a30:	4770      	bx	lr
 8002a32:	f803 1b01 	strb.w	r1, [r3], #1
 8002a36:	e7f9      	b.n	8002a2c <memset+0x4>

08002a38 <__libc_init_array>:
 8002a38:	b570      	push	{r4, r5, r6, lr}
 8002a3a:	2600      	movs	r6, #0
 8002a3c:	4d0c      	ldr	r5, [pc, #48]	@ (8002a70 <__libc_init_array+0x38>)
 8002a3e:	4c0d      	ldr	r4, [pc, #52]	@ (8002a74 <__libc_init_array+0x3c>)
 8002a40:	1b64      	subs	r4, r4, r5
 8002a42:	10a4      	asrs	r4, r4, #2
 8002a44:	42a6      	cmp	r6, r4
 8002a46:	d109      	bne.n	8002a5c <__libc_init_array+0x24>
 8002a48:	f000 f81a 	bl	8002a80 <_init>
 8002a4c:	2600      	movs	r6, #0
 8002a4e:	4d0a      	ldr	r5, [pc, #40]	@ (8002a78 <__libc_init_array+0x40>)
 8002a50:	4c0a      	ldr	r4, [pc, #40]	@ (8002a7c <__libc_init_array+0x44>)
 8002a52:	1b64      	subs	r4, r4, r5
 8002a54:	10a4      	asrs	r4, r4, #2
 8002a56:	42a6      	cmp	r6, r4
 8002a58:	d105      	bne.n	8002a66 <__libc_init_array+0x2e>
 8002a5a:	bd70      	pop	{r4, r5, r6, pc}
 8002a5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a60:	4798      	blx	r3
 8002a62:	3601      	adds	r6, #1
 8002a64:	e7ee      	b.n	8002a44 <__libc_init_array+0xc>
 8002a66:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a6a:	4798      	blx	r3
 8002a6c:	3601      	adds	r6, #1
 8002a6e:	e7f2      	b.n	8002a56 <__libc_init_array+0x1e>
 8002a70:	0800373c 	.word	0x0800373c
 8002a74:	0800373c 	.word	0x0800373c
 8002a78:	0800373c 	.word	0x0800373c
 8002a7c:	08003740 	.word	0x08003740

08002a80 <_init>:
 8002a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a82:	bf00      	nop
 8002a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a86:	bc08      	pop	{r3}
 8002a88:	469e      	mov	lr, r3
 8002a8a:	4770      	bx	lr

08002a8c <_fini>:
 8002a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a8e:	bf00      	nop
 8002a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a92:	bc08      	pop	{r3}
 8002a94:	469e      	mov	lr, r3
 8002a96:	4770      	bx	lr
