
ratatouille_transfer_IMU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000198a4  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003598  080199e8  080199e8  0001a9e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801cf80  0801cf80  0001df80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801cf88  0801cf88  0001df88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801cf8c  0801cf8c  0001df8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000308  20000008  0801cf90  0001e008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001ff8  20000310  0801d298  0001e310  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20002308  0801d298  0001f308  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0001e310  2**0
                  CONTENTS, READONLY
 10 .debug_info   00038798  00000000  00000000  0001e340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005efd  00000000  00000000  00056ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00003388  00000000  00000000  0005c9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000281d  00000000  00000000  0005fd60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002bdd4  00000000  00000000  0006257d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00035d5f  00000000  00000000  0008e351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0010bcee  00000000  00000000  000c40b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cfd9e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000f31c  00000000  00000000  001cfde4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000080  00000000  00000000  001df100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000310 	.word	0x20000310
 800015c:	00000000 	.word	0x00000000
 8000160:	080199cc 	.word	0x080199cc

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000314 	.word	0x20000314
 800017c:	080199cc 	.word	0x080199cc

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <bmi2_sec_init>:
 * @brief This API is the entry point for bmi2 sensor. It selects between
 * I2C/SPI interface, based on user selection. It reads and validates the
 * chip-id of the sensor.
 */
int8_t bmi2_sec_init(struct bmi2_dev *dev)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to assign chip id */
    uint8_t chip_id = 0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	73bb      	strb	r3, [r7, #14]

    /* Structure to define the default values for axes re-mapping */
    struct bmi2_axes_remap axes_remap = {
 8000ef4:	4a2b      	ldr	r2, [pc, #172]	@ (8000fa4 <bmi2_sec_init+0xbc>)
 8000ef6:	f107 0308 	add.w	r3, r7, #8
 8000efa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000efe:	6018      	str	r0, [r3, #0]
 8000f00:	3304      	adds	r3, #4
 8000f02:	8019      	strh	r1, [r3, #0]
        .x_axis = BMI2_MAP_X_AXIS, .x_axis_sign = BMI2_POS_SIGN, .y_axis = BMI2_MAP_Y_AXIS,
        .y_axis_sign = BMI2_POS_SIGN, .z_axis = BMI2_MAP_Z_AXIS, .z_axis_sign = BMI2_POS_SIGN
    };

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f001 ff68 	bl	8002dda <null_ptr_check>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMI2_OK)
 8000f0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d140      	bne.n	8000f98 <bmi2_sec_init+0xb0>
    {
        /* Set APS flag as after reset, the sensor is on advance power save mode */
        dev->aps_status = BMI2_ENABLE;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

        /* Performing a dummy read to bring interface back to SPI from I2C interface */
        if (dev->intf == BMI2_SPI_INTF)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	7a5b      	ldrb	r3, [r3, #9]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d108      	bne.n	8000f38 <bmi2_sec_init+0x50>
        {
            rslt = bmi2_get_regs(BMI2_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000f26:	f107 010e 	add.w	r1, r7, #14
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f000 f83a 	bl	8000fa8 <bmi2_get_regs>
 8000f34:	4603      	mov	r3, r0
 8000f36:	73fb      	strb	r3, [r7, #15]
        }

        if (rslt == BMI2_OK)
 8000f38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d12b      	bne.n	8000f98 <bmi2_sec_init+0xb0>
        {
            /* Read chip-id of the BMI2 sensor */
            rslt = bmi2_get_regs(BMI2_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000f40:	f107 010e 	add.w	r1, r7, #14
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2201      	movs	r2, #1
 8000f48:	2000      	movs	r0, #0
 8000f4a:	f000 f82d 	bl	8000fa8 <bmi2_get_regs>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMI2_OK)
 8000f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d11e      	bne.n	8000f98 <bmi2_sec_init+0xb0>
            {
                /* Validate chip-id */
                if (chip_id == dev->chip_id)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	781a      	ldrb	r2, [r3, #0]
 8000f5e:	7bbb      	ldrb	r3, [r7, #14]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d114      	bne.n	8000f8e <bmi2_sec_init+0xa6>
                {
                    /* Assign resolution to the structure */
                    dev->resolution = 16;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2210      	movs	r2, #16
 8000f68:	731a      	strb	r2, [r3, #12]

                    /* Set manual enable flag */
                    dev->aux_man_en = 1;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	76da      	strb	r2, [r3, #27]

                    /* Set the default values for axis
                     *  re-mapping in the device structure
                     */
                    dev->remap = axes_remap;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3328      	adds	r3, #40	@ 0x28
 8000f74:	f107 0208 	add.w	r2, r7, #8
 8000f78:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f7c:	6018      	str	r0, [r3, #0]
 8000f7e:	3304      	adds	r3, #4
 8000f80:	8019      	strh	r1, [r3, #0]

                    /* Perform soft-reset to bring all register values to their
                     * default values
                     */
                    rslt = bmi2_soft_reset(dev);
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f000 f906 	bl	8001194 <bmi2_soft_reset>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	73fb      	strb	r3, [r7, #15]
 8000f8c:	e004      	b.n	8000f98 <bmi2_sec_init+0xb0>
                else
                {
                    /* Storing the chip-id value read from
                     * the register to identify the sensor
                     */
                    dev->chip_id = chip_id;
 8000f8e:	7bba      	ldrb	r2, [r7, #14]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	701a      	strb	r2, [r3, #0]
                    rslt = BMI2_E_DEV_NOT_FOUND;
 8000f94:	23fd      	movs	r3, #253	@ 0xfd
 8000f96:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8000f98:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	080199e8 	.word	0x080199e8

08000fa8 <bmi2_get_regs>:
 * @note For most of the registers auto address increment applies, with the
 * exception of a few special registers, which trap the address. For e.g.,
 * Register address - 0x26, 0x5E.
 */
int8_t bmi2_get_regs(uint8_t reg_addr, uint8_t *data, uint16_t len, struct bmi2_dev *dev)
{
 8000fa8:	b590      	push	{r4, r7, lr}
 8000faa:	b0a7      	sub	sp, #156	@ 0x9c
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60b9      	str	r1, [r7, #8]
 8000fb0:	607b      	str	r3, [r7, #4]
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	73fb      	strb	r3, [r7, #15]
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	81bb      	strh	r3, [r7, #12]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to define loop */
    uint16_t index = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

    /* Variable to define temporary buffer */
    uint8_t temp_buf[BMI2_MAX_LEN];

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f001 ff0a 	bl	8002dda <null_ptr_check>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if ((rslt == BMI2_OK) && (data != NULL))
 8000fcc:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d153      	bne.n	800107c <bmi2_get_regs+0xd4>
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d050      	beq.n	800107c <bmi2_get_regs+0xd4>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI2_SPI_INTF)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	7a5b      	ldrb	r3, [r3, #9]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d103      	bne.n	8000fea <bmi2_get_regs+0x42>
        {
            reg_addr = (reg_addr | BMI2_SPI_RD_MASK);
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
 8000fe4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000fe8:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, temp_buf, (len + dev->dummy_byte), dev->intf_ptr);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8000fee:	89bb      	ldrh	r3, [r7, #12]
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	7ad2      	ldrb	r2, [r2, #11]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f107 0114 	add.w	r1, r7, #20
 8001000:	7bf8      	ldrb	r0, [r7, #15]
 8001002:	47a0      	blx	r4
 8001004:	4603      	mov	r3, r0
 8001006:	461a      	mov	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	729a      	strb	r2, [r3, #10]

        if (dev->aps_status == BMI2_ENABLE)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8001012:	2b01      	cmp	r3, #1
 8001014:	d108      	bne.n	8001028 <bmi2_get_regs+0x80>
        {
            dev->delay_us(450, dev->intf_ptr);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	6852      	ldr	r2, [r2, #4]
 800101e:	4611      	mov	r1, r2
 8001020:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 8001024:	4798      	blx	r3
 8001026:	e006      	b.n	8001036 <bmi2_get_regs+0x8e>
        }
        else
        {
            dev->delay_us(2, dev->intf_ptr);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102c:	687a      	ldr	r2, [r7, #4]
 800102e:	6852      	ldr	r2, [r2, #4]
 8001030:	4611      	mov	r1, r2
 8001032:	2002      	movs	r0, #2
 8001034:	4798      	blx	r3
        }

        if (dev->intf_rslt == BMI2_INTF_RET_SUCCESS)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d119      	bne.n	8001074 <bmi2_get_regs+0xcc>
        {
            /* Read the data from the position next to dummy byte */
            while (index < len)
 8001040:	e012      	b.n	8001068 <bmi2_get_regs+0xc0>
            {
                data[index] = temp_buf[index + dev->dummy_byte];
 8001042:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	7ad2      	ldrb	r2, [r2, #11]
 800104a:	441a      	add	r2, r3
 800104c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001050:	68b9      	ldr	r1, [r7, #8]
 8001052:	440b      	add	r3, r1
 8001054:	3298      	adds	r2, #152	@ 0x98
 8001056:	443a      	add	r2, r7
 8001058:	f812 2c84 	ldrb.w	r2, [r2, #-132]
 800105c:	701a      	strb	r2, [r3, #0]
                index++;
 800105e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001062:	3301      	adds	r3, #1
 8001064:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
            while (index < len)
 8001068:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 800106c:	89bb      	ldrh	r3, [r7, #12]
 800106e:	429a      	cmp	r2, r3
 8001070:	d3e7      	bcc.n	8001042 <bmi2_get_regs+0x9a>
        if (dev->intf_rslt == BMI2_INTF_RET_SUCCESS)
 8001072:	e006      	b.n	8001082 <bmi2_get_regs+0xda>
            }
        }
        else
        {
            rslt = BMI2_E_COM_FAIL;
 8001074:	23fe      	movs	r3, #254	@ 0xfe
 8001076:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        if (dev->intf_rslt == BMI2_INTF_RET_SUCCESS)
 800107a:	e002      	b.n	8001082 <bmi2_get_regs+0xda>
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 800107c:	23ff      	movs	r3, #255	@ 0xff
 800107e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    }

    return rslt;
 8001082:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
}
 8001086:	4618      	mov	r0, r3
 8001088:	379c      	adds	r7, #156	@ 0x9c
 800108a:	46bd      	mov	sp, r7
 800108c:	bd90      	pop	{r4, r7, pc}

0800108e <bmi2_set_regs>:

/*!
 * @brief This API writes data to the given register address of bmi2 sensor.
 */
int8_t bmi2_set_regs(uint8_t reg_addr, const uint8_t *data, uint16_t len, struct bmi2_dev *dev)
{
 800108e:	b590      	push	{r4, r7, lr}
 8001090:	b087      	sub	sp, #28
 8001092:	af00      	add	r7, sp, #0
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607b      	str	r3, [r7, #4]
 8001098:	4603      	mov	r3, r0
 800109a:	73fb      	strb	r3, [r7, #15]
 800109c:	4613      	mov	r3, r2
 800109e:	81bb      	strh	r3, [r7, #12]
    int8_t rslt;

    uint16_t loop;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f001 fe9a 	bl	8002dda <null_ptr_check>
 80010a6:	4603      	mov	r3, r0
 80010a8:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMI2_OK) && (data != NULL))
 80010aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d168      	bne.n	8001184 <bmi2_set_regs+0xf6>
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d065      	beq.n	8001184 <bmi2_set_regs+0xf6>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI2_SPI_INTF)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	7a5b      	ldrb	r3, [r3, #9]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d103      	bne.n	80010c8 <bmi2_set_regs+0x3a>
        {
            reg_addr = (reg_addr & BMI2_SPI_WR_MASK);
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80010c6:	73fb      	strb	r3, [r7, #15]
        }

        /* Writing Byte by byte and delay for Low power mode of the sensor is 450 us */
        if (dev->aps_status == BMI2_ENABLE)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d129      	bne.n	8001126 <bmi2_set_regs+0x98>
        {
            for (loop = 0; loop < len; loop++)
 80010d2:	2300      	movs	r3, #0
 80010d4:	82bb      	strh	r3, [r7, #20]
 80010d6:	e021      	b.n	800111c <bmi2_set_regs+0x8e>
            {
                dev->intf_rslt = dev->write((uint8_t)((uint16_t)reg_addr + loop), &data[loop], 1, dev->intf_ptr);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
 80010dc:	8abb      	ldrh	r3, [r7, #20]
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	4413      	add	r3, r2
 80010e4:	b2d8      	uxtb	r0, r3
 80010e6:	8abb      	ldrh	r3, [r7, #20]
 80010e8:	68ba      	ldr	r2, [r7, #8]
 80010ea:	18d1      	adds	r1, r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	2201      	movs	r2, #1
 80010f2:	47a0      	blx	r4
 80010f4:	4603      	mov	r3, r0
 80010f6:	461a      	mov	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	729a      	strb	r2, [r3, #10]
                dev->delay_us(BMI2_POWER_SAVE_MODE_DELAY_IN_US, dev->intf_ptr);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	6852      	ldr	r2, [r2, #4]
 8001104:	4611      	mov	r1, r2
 8001106:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 800110a:	4798      	blx	r3
                if (dev->intf_rslt != BMI2_INTF_RET_SUCCESS)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d11b      	bne.n	800114e <bmi2_set_regs+0xc0>
            for (loop = 0; loop < len; loop++)
 8001116:	8abb      	ldrh	r3, [r7, #20]
 8001118:	3301      	adds	r3, #1
 800111a:	82bb      	strh	r3, [r7, #20]
 800111c:	8aba      	ldrh	r2, [r7, #20]
 800111e:	89bb      	ldrh	r3, [r7, #12]
 8001120:	429a      	cmp	r2, r3
 8001122:	d3d9      	bcc.n	80010d8 <bmi2_set_regs+0x4a>
 8001124:	e014      	b.n	8001150 <bmi2_set_regs+0xc2>
            }
        }
        /* Burst write and delay for Normal mode of the sensor is 2 us */
        else
        {
            dev->intf_rslt = dev->write(reg_addr, data, len, dev->intf_ptr);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
 800112a:	89ba      	ldrh	r2, [r7, #12]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	7bf8      	ldrb	r0, [r7, #15]
 8001132:	68b9      	ldr	r1, [r7, #8]
 8001134:	47a0      	blx	r4
 8001136:	4603      	mov	r3, r0
 8001138:	461a      	mov	r2, r3
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	729a      	strb	r2, [r3, #10]
            dev->delay_us(BMI2_NORMAL_MODE_DELAY_IN_US, dev->intf_ptr);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	6852      	ldr	r2, [r2, #4]
 8001146:	4611      	mov	r1, r2
 8001148:	2002      	movs	r0, #2
 800114a:	4798      	blx	r3
 800114c:	e000      	b.n	8001150 <bmi2_set_regs+0xc2>
                    break;
 800114e:	bf00      	nop
        }

        /* Updating the advance power saver flag */
        if (reg_addr == BMI2_PWR_CONF_ADDR)
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	2b7c      	cmp	r3, #124	@ 0x7c
 8001154:	d10e      	bne.n	8001174 <bmi2_set_regs+0xe6>
        {
            if (*data & BMI2_ADV_POW_EN_MASK)
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	2b00      	cmp	r3, #0
 8001160:	d004      	beq.n	800116c <bmi2_set_regs+0xde>
            {
                dev->aps_status = BMI2_ENABLE;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2201      	movs	r2, #1
 8001166:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 800116a:	e003      	b.n	8001174 <bmi2_set_regs+0xe6>
            }
            else
            {
                dev->aps_status = BMI2_DISABLE;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2200      	movs	r2, #0
 8001170:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
            }
        }

        if (dev->intf_rslt != BMI2_INTF_RET_SUCCESS)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d004      	beq.n	8001188 <bmi2_set_regs+0xfa>
        {
            rslt = BMI2_E_COM_FAIL;
 800117e:	23fe      	movs	r3, #254	@ 0xfe
 8001180:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMI2_INTF_RET_SUCCESS)
 8001182:	e001      	b.n	8001188 <bmi2_set_regs+0xfa>
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 8001184:	23ff      	movs	r3, #255	@ 0xff
 8001186:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001188:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800118c:	4618      	mov	r0, r3
 800118e:	371c      	adds	r7, #28
 8001190:	46bd      	mov	sp, r7
 8001192:	bd90      	pop	{r4, r7, pc}

08001194 <bmi2_soft_reset>:
/*!
 * @brief This API resets bmi2 sensor. All registers are overwritten with
 * their default values.
 */
int8_t bmi2_soft_reset(struct bmi2_dev *dev)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to define soft reset value */
    uint8_t data = BMI2_SOFT_RESET_CMD;
 800119c:	23b6      	movs	r3, #182	@ 0xb6
 800119e:	73bb      	strb	r3, [r7, #14]

    /* Variable to read the dummy byte */
    uint8_t dummy_read = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	737b      	strb	r3, [r7, #13]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f001 fe18 	bl	8002dda <null_ptr_check>
 80011aa:	4603      	mov	r3, r0
 80011ac:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 80011ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d139      	bne.n	800122a <bmi2_soft_reset+0x96>
    {
        /* Reset bmi2 device */
        rslt = bmi2_set_regs(BMI2_CMD_REG_ADDR, &data, 1, dev);
 80011b6:	f107 010e 	add.w	r1, r7, #14
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2201      	movs	r2, #1
 80011be:	207e      	movs	r0, #126	@ 0x7e
 80011c0:	f7ff ff65 	bl	800108e <bmi2_set_regs>
 80011c4:	4603      	mov	r3, r0
 80011c6:	73fb      	strb	r3, [r7, #15]
        dev->delay_us(2000, dev->intf_ptr);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	6852      	ldr	r2, [r2, #4]
 80011d0:	4611      	mov	r1, r2
 80011d2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011d6:	4798      	blx	r3

        /* Set APS flag as after soft reset the sensor is on advance power save mode */
        dev->aps_status = BMI2_ENABLE;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2201      	movs	r2, #1
 80011dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

        /* Performing a dummy read to bring interface back to SPI from
         * I2C after a soft-reset
         */
        if ((rslt == BMI2_OK) && (dev->intf == BMI2_SPI_INTF))
 80011e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d10c      	bne.n	8001202 <bmi2_soft_reset+0x6e>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	7a5b      	ldrb	r3, [r3, #9]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d108      	bne.n	8001202 <bmi2_soft_reset+0x6e>
        {
            rslt = bmi2_get_regs(BMI2_CHIP_ID_ADDR, &dummy_read, 1, dev);
 80011f0:	f107 010d 	add.w	r1, r7, #13
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2201      	movs	r2, #1
 80011f8:	2000      	movs	r0, #0
 80011fa:	f7ff fed5 	bl	8000fa8 <bmi2_get_regs>
 80011fe:	4603      	mov	r3, r0
 8001200:	73fb      	strb	r3, [r7, #15]
        }

        if (rslt == BMI2_OK)
 8001202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d104      	bne.n	8001214 <bmi2_soft_reset+0x80>
        {
            /* Write the configuration file */
            rslt = bmi2_write_config_file(dev);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 f85f 	bl	80012ce <bmi2_write_config_file>
 8001210:	4603      	mov	r3, r0
 8001212:	73fb      	strb	r3, [r7, #15]
        }

        /* Reset the sensor status flag in the device structure */
        if (rslt == BMI2_OK)
 8001214:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d106      	bne.n	800122a <bmi2_soft_reset+0x96>
        {
            dev->sens_en_stat = 0;
 800121c:	6879      	ldr	r1, [r7, #4]
 800121e:	f04f 0200 	mov.w	r2, #0
 8001222:	f04f 0300 	mov.w	r3, #0
 8001226:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        }
    }

    return rslt;
 800122a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800122e:	4618      	mov	r0, r3
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <bmi2_set_adv_power_save>:

/*!
 * @brief This API enables/disables the advance power save mode in the sensor.
 */
int8_t bmi2_set_adv_power_save(uint8_t enable, struct bmi2_dev *dev)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b084      	sub	sp, #16
 800123a:	af00      	add	r7, sp, #0
 800123c:	4603      	mov	r3, r0
 800123e:	6039      	str	r1, [r7, #0]
 8001240:	71fb      	strb	r3, [r7, #7]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data = 0;
 8001242:	2300      	movs	r3, #0
 8001244:	73bb      	strb	r3, [r7, #14]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001246:	6838      	ldr	r0, [r7, #0]
 8001248:	f001 fdc7 	bl	8002dda <null_ptr_check>
 800124c:	4603      	mov	r3, r0
 800124e:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 8001250:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d134      	bne.n	80012c2 <bmi2_set_adv_power_save+0x8c>
    {
        rslt = bmi2_get_regs(BMI2_PWR_CONF_ADDR, &reg_data, 1, dev);
 8001258:	f107 010e 	add.w	r1, r7, #14
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	2201      	movs	r2, #1
 8001260:	207c      	movs	r0, #124	@ 0x7c
 8001262:	f7ff fea1 	bl	8000fa8 <bmi2_get_regs>
 8001266:	4603      	mov	r3, r0
 8001268:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI2_OK)
 800126a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d127      	bne.n	80012c2 <bmi2_set_adv_power_save+0x8c>
        {
            reg_data = BMI2_SET_BIT_POS0(reg_data, BMI2_ADV_POW_EN, enable);
 8001272:	7bbb      	ldrb	r3, [r7, #14]
 8001274:	b25b      	sxtb	r3, r3
 8001276:	f023 0301 	bic.w	r3, r3, #1
 800127a:	b25a      	sxtb	r2, r3
 800127c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001280:	f003 0301 	and.w	r3, r3, #1
 8001284:	b25b      	sxtb	r3, r3
 8001286:	4313      	orrs	r3, r2
 8001288:	b25b      	sxtb	r3, r3
 800128a:	b2db      	uxtb	r3, r3
 800128c:	73bb      	strb	r3, [r7, #14]
            rslt = bmi2_set_regs(BMI2_PWR_CONF_ADDR, &reg_data, 1, dev);
 800128e:	f107 010e 	add.w	r1, r7, #14
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	2201      	movs	r2, #1
 8001296:	207c      	movs	r0, #124	@ 0x7c
 8001298:	f7ff fef9 	bl	800108e <bmi2_set_regs>
 800129c:	4603      	mov	r3, r0
 800129e:	73fb      	strb	r3, [r7, #15]

            if (rslt != BMI2_OK)
 80012a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <bmi2_set_adv_power_save+0x76>
            {
                /* Return error if enable/disable APS fails */
                rslt = BMI2_E_SET_APS_FAIL;
 80012a8:	23f3      	movs	r3, #243	@ 0xf3
 80012aa:	73fb      	strb	r3, [r7, #15]
            }

            if (rslt == BMI2_OK)
 80012ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d106      	bne.n	80012c2 <bmi2_set_adv_power_save+0x8c>
            {
                dev->aps_status = BMI2_GET_BIT_POS0(reg_data, BMI2_ADV_POW_EN);
 80012b4:	7bbb      	ldrb	r3, [r7, #14]
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	b2da      	uxtb	r2, r3
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
            }
        }
    }

    return rslt;
 80012c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <bmi2_write_config_file>:

/*!
 * @brief This API loads the configuration file into the bmi2 sensor.
 */
int8_t bmi2_write_config_file(struct bmi2_dev *dev)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b084      	sub	sp, #16
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to know the load status */
    uint8_t load_status = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	73bb      	strb	r3, [r7, #14]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f001 fd7d 	bl	8002dda <null_ptr_check>
 80012e0:	4603      	mov	r3, r0
 80012e2:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMI2_OK) && (dev->config_size != 0))
 80012e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d13b      	bne.n	8001364 <bmi2_write_config_file+0x96>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d036      	beq.n	8001364 <bmi2_write_config_file+0x96>
    {
        /* Bytes written are multiples of 2 */
        if ((dev->read_write_len % 2) != 0)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	89db      	ldrh	r3, [r3, #14]
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	b29b      	uxth	r3, r3
 8001300:	2b00      	cmp	r3, #0
 8001302:	d005      	beq.n	8001310 <bmi2_write_config_file+0x42>
        {
            dev->read_write_len = dev->read_write_len - 1;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	89db      	ldrh	r3, [r3, #14]
 8001308:	3b01      	subs	r3, #1
 800130a:	b29a      	uxth	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	81da      	strh	r2, [r3, #14]
        }

        if (dev->read_write_len < 2)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	89db      	ldrh	r3, [r3, #14]
 8001314:	2b01      	cmp	r3, #1
 8001316:	d802      	bhi.n	800131e <bmi2_write_config_file+0x50>
        {
            dev->read_write_len = 2;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2202      	movs	r2, #2
 800131c:	81da      	strh	r2, [r3, #14]
        }

        /* Write the configuration file */
        rslt = write_config_file(dev);
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f000 fcab 	bl	8001c7a <write_config_file>
 8001324:	4603      	mov	r3, r0
 8001326:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI2_OK)
 8001328:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d11c      	bne.n	800136a <bmi2_write_config_file+0x9c>
        {
            /* Check the configuration load status */
            rslt = bmi2_get_internal_status(&load_status, dev);
 8001330:	f107 030e 	add.w	r3, r7, #14
 8001334:	6879      	ldr	r1, [r7, #4]
 8001336:	4618      	mov	r0, r3
 8001338:	f000 fbae 	bl	8001a98 <bmi2_get_internal_status>
 800133c:	4603      	mov	r3, r0
 800133e:	73fb      	strb	r3, [r7, #15]

            load_status &= BMI2_CONFIG_LOAD_STATUS_MASK;
 8001340:	7bbb      	ldrb	r3, [r7, #14]
 8001342:	f003 030f 	and.w	r3, r3, #15
 8001346:	b2db      	uxtb	r3, r3
 8001348:	73bb      	strb	r3, [r7, #14]

            dev->load_status = load_status;
 800134a:	7bba      	ldrb	r2, [r7, #14]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	741a      	strb	r2, [r3, #16]

            /* Return error if loading not successful */
            if ((rslt == BMI2_OK) && (load_status != BMI2_CONFIG_LOAD_SUCCESS))
 8001350:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d108      	bne.n	800136a <bmi2_write_config_file+0x9c>
 8001358:	7bbb      	ldrb	r3, [r7, #14]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d005      	beq.n	800136a <bmi2_write_config_file+0x9c>
            {
                rslt = BMI2_E_CONFIG_LOAD;
 800135e:	23f7      	movs	r3, #247	@ 0xf7
 8001360:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI2_OK)
 8001362:	e002      	b.n	800136a <bmi2_write_config_file+0x9c>
            }
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 8001364:	23ff      	movs	r3, #255	@ 0xff
 8001366:	73fb      	strb	r3, [r7, #15]
 8001368:	e000      	b.n	800136c <bmi2_write_config_file+0x9e>
        if (rslt == BMI2_OK)
 800136a:	bf00      	nop
    }

    return rslt;
 800136c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <bmi2_sensor_enable>:

/*!
 * @brief This API selects the sensors/features to be enabled.
 */
int8_t bmi2_sensor_enable(const uint8_t *sens_list, uint8_t n_sens, struct bmi2_dev *dev)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b088      	sub	sp, #32
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	460b      	mov	r3, r1
 8001382:	607a      	str	r2, [r7, #4]
 8001384:	72fb      	strb	r3, [r7, #11]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to select sensor */
    uint64_t sensor_sel = 0;
 8001386:	f04f 0200 	mov.w	r2, #0
 800138a:	f04f 0300 	mov.w	r3, #0
 800138e:	e9c7 2304 	strd	r2, r3, [r7, #16]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f001 fd21 	bl	8002dda <null_ptr_check>
 8001398:	4603      	mov	r3, r0
 800139a:	77fb      	strb	r3, [r7, #31]
    if ((rslt == BMI2_OK) && (sens_list != NULL))
 800139c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d117      	bne.n	80013d4 <bmi2_sensor_enable+0x5c>
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d014      	beq.n	80013d4 <bmi2_sensor_enable+0x5c>
    {
        /* Get the selected sensors */
        rslt = select_sensor(sens_list, n_sens, &sensor_sel);
 80013aa:	f107 0210 	add.w	r2, r7, #16
 80013ae:	7afb      	ldrb	r3, [r7, #11]
 80013b0:	4619      	mov	r1, r3
 80013b2:	68f8      	ldr	r0, [r7, #12]
 80013b4:	f001 fe53 	bl	800305e <select_sensor>
 80013b8:	4603      	mov	r3, r0
 80013ba:	77fb      	strb	r3, [r7, #31]
        if (rslt == BMI2_OK)
 80013bc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d109      	bne.n	80013d8 <bmi2_sensor_enable+0x60>
        {
            /* Enable the selected sensors */
            rslt = sensor_enable(sensor_sel, dev);
 80013c4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013c8:	687a      	ldr	r2, [r7, #4]
 80013ca:	f001 fea3 	bl	8003114 <sensor_enable>
 80013ce:	4603      	mov	r3, r0
 80013d0:	77fb      	strb	r3, [r7, #31]
        if (rslt == BMI2_OK)
 80013d2:	e001      	b.n	80013d8 <bmi2_sensor_enable+0x60>
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 80013d4:	23ff      	movs	r3, #255	@ 0xff
 80013d6:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 80013d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3720      	adds	r7, #32
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <bmi2_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi2_set_sensor_config(struct bmi2_sens_config *sens_cfg, uint8_t n_sens, struct bmi2_dev *dev)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	460b      	mov	r3, r1
 80013ee:	607a      	str	r2, [r7, #4]
 80013f0:	72fb      	strb	r3, [r7, #11]

    /* Variable to define loop */
    uint8_t loop;

    /* Variable to get the status of advance power save */
    uint8_t aps_stat = 0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	757b      	strb	r3, [r7, #21]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f001 fcef 	bl	8002dda <null_ptr_check>
 80013fc:	4603      	mov	r3, r0
 80013fe:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMI2_OK) && (sens_cfg != NULL))
 8001400:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001404:	2b00      	cmp	r3, #0
 8001406:	f040 8099 	bne.w	800153c <bmi2_set_sensor_config+0x158>
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	2b00      	cmp	r3, #0
 800140e:	f000 8095 	beq.w	800153c <bmi2_set_sensor_config+0x158>
    {
        /* Get status of advance power save mode */
        aps_stat = dev->aps_status;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8001418:	757b      	strb	r3, [r7, #21]

        for (loop = 0; loop < n_sens; loop++)
 800141a:	2300      	movs	r3, #0
 800141c:	75bb      	strb	r3, [r7, #22]
 800141e:	e079      	b.n	8001514 <bmi2_set_sensor_config+0x130>
        {
            /* Disable Advance power save if enabled for auxiliary
             * and feature configurations
             */
            if (aps_stat == BMI2_ENABLE)
 8001420:	7d7b      	ldrb	r3, [r7, #21]
 8001422:	2b01      	cmp	r3, #1
 8001424:	d105      	bne.n	8001432 <bmi2_set_sensor_config+0x4e>
            {
                /* Disable advance power save if
                 * enabled
                 */
                rslt = bmi2_set_adv_power_save(BMI2_DISABLE, dev);
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	2000      	movs	r0, #0
 800142a:	f7ff ff04 	bl	8001236 <bmi2_set_adv_power_save>
 800142e:	4603      	mov	r3, r0
 8001430:	75fb      	strb	r3, [r7, #23]
            }

            if (rslt == BMI2_OK)
 8001432:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d165      	bne.n	8001506 <bmi2_set_sensor_config+0x122>
            {
                switch (sens_cfg[loop].type)
 800143a:	7dba      	ldrb	r2, [r7, #22]
 800143c:	4613      	mov	r3, r2
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	1a9b      	subs	r3, r3, r2
 8001442:	00db      	lsls	r3, r3, #3
 8001444:	461a      	mov	r2, r3
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	4413      	add	r3, r2
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2b09      	cmp	r3, #9
 800144e:	d857      	bhi.n	8001500 <bmi2_set_sensor_config+0x11c>
 8001450:	a201      	add	r2, pc, #4	@ (adr r2, 8001458 <bmi2_set_sensor_config+0x74>)
 8001452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001456:	bf00      	nop
 8001458:	08001481 	.word	0x08001481
 800145c:	080014a1 	.word	0x080014a1
 8001460:	080014c1 	.word	0x080014c1
 8001464:	08001501 	.word	0x08001501
 8001468:	08001501 	.word	0x08001501
 800146c:	08001501 	.word	0x08001501
 8001470:	08001501 	.word	0x08001501
 8001474:	08001501 	.word	0x08001501
 8001478:	08001501 	.word	0x08001501
 800147c:	080014e1 	.word	0x080014e1
                {
                    /* Set accelerometer configuration */
                    case BMI2_ACCEL:
                        rslt = set_accel_config(&sens_cfg[loop].cfg.acc, dev);
 8001480:	7dba      	ldrb	r2, [r7, #22]
 8001482:	4613      	mov	r3, r2
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	1a9b      	subs	r3, r3, r2
 8001488:	00db      	lsls	r3, r3, #3
 800148a:	461a      	mov	r2, r3
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	4413      	add	r3, r2
 8001490:	3304      	adds	r3, #4
 8001492:	6879      	ldr	r1, [r7, #4]
 8001494:	4618      	mov	r0, r3
 8001496:	f001 fba9 	bl	8002bec <set_accel_config>
 800149a:	4603      	mov	r3, r0
 800149c:	75fb      	strb	r3, [r7, #23]
                        break;
 800149e:	e032      	b.n	8001506 <bmi2_set_sensor_config+0x122>

                    /* Set gyroscope configuration */
                    case BMI2_GYRO:
                        rslt = set_gyro_config(&sens_cfg[loop].cfg.gyr, dev);
 80014a0:	7dba      	ldrb	r2, [r7, #22]
 80014a2:	4613      	mov	r3, r2
 80014a4:	00db      	lsls	r3, r3, #3
 80014a6:	1a9b      	subs	r3, r3, r2
 80014a8:	00db      	lsls	r3, r3, #3
 80014aa:	461a      	mov	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4413      	add	r3, r2
 80014b0:	3304      	adds	r3, #4
 80014b2:	6879      	ldr	r1, [r7, #4]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f001 fc0e 	bl	8002cd6 <set_gyro_config>
 80014ba:	4603      	mov	r3, r0
 80014bc:	75fb      	strb	r3, [r7, #23]
                        break;
 80014be:	e022      	b.n	8001506 <bmi2_set_sensor_config+0x122>

                    /* Set auxiliary configuration */
                    case BMI2_AUX:
                        rslt = set_aux_config(&sens_cfg[loop].cfg.aux, dev);
 80014c0:	7dba      	ldrb	r2, [r7, #22]
 80014c2:	4613      	mov	r3, r2
 80014c4:	00db      	lsls	r3, r3, #3
 80014c6:	1a9b      	subs	r3, r3, r2
 80014c8:	00db      	lsls	r3, r3, #3
 80014ca:	461a      	mov	r2, r3
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	4413      	add	r3, r2
 80014d0:	3304      	adds	r3, #4
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f000 fdc9 	bl	800206c <set_aux_config>
 80014da:	4603      	mov	r3, r0
 80014dc:	75fb      	strb	r3, [r7, #23]
                        break;
 80014de:	e012      	b.n	8001506 <bmi2_set_sensor_config+0x122>

                    /* Set gyroscope user gain configuration */
                    case BMI2_GYRO_GAIN_UPDATE:
                        rslt = set_gyro_user_gain_config(&sens_cfg[loop].cfg.gyro_gain_update, dev);
 80014e0:	7dba      	ldrb	r2, [r7, #22]
 80014e2:	4613      	mov	r3, r2
 80014e4:	00db      	lsls	r3, r3, #3
 80014e6:	1a9b      	subs	r3, r3, r2
 80014e8:	00db      	lsls	r3, r3, #3
 80014ea:	461a      	mov	r2, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	4413      	add	r3, r2
 80014f0:	3304      	adds	r3, #4
 80014f2:	6879      	ldr	r1, [r7, #4]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f000 fde8 	bl	80020ca <set_gyro_user_gain_config>
 80014fa:	4603      	mov	r3, r0
 80014fc:	75fb      	strb	r3, [r7, #23]
                        break;
 80014fe:	e002      	b.n	8001506 <bmi2_set_sensor_config+0x122>

                    default:
                        rslt = BMI2_E_INVALID_SENSOR;
 8001500:	23f8      	movs	r3, #248	@ 0xf8
 8001502:	75fb      	strb	r3, [r7, #23]
                        break;
 8001504:	bf00      	nop
                }
            }

            /* Return error if any of the set configurations fail */
            if (rslt != BMI2_OK)
 8001506:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d107      	bne.n	800151e <bmi2_set_sensor_config+0x13a>
        for (loop = 0; loop < n_sens; loop++)
 800150e:	7dbb      	ldrb	r3, [r7, #22]
 8001510:	3301      	adds	r3, #1
 8001512:	75bb      	strb	r3, [r7, #22]
 8001514:	7dba      	ldrb	r2, [r7, #22]
 8001516:	7afb      	ldrb	r3, [r7, #11]
 8001518:	429a      	cmp	r2, r3
 800151a:	d381      	bcc.n	8001420 <bmi2_set_sensor_config+0x3c>
 800151c:	e000      	b.n	8001520 <bmi2_set_sensor_config+0x13c>
            {
                break;
 800151e:	bf00      	nop
        }

        /* Enable Advance power save if disabled while configuring and
         * not when already disabled
         */
        if ((aps_stat == BMI2_ENABLE) && (rslt == BMI2_OK))
 8001520:	7d7b      	ldrb	r3, [r7, #21]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d10d      	bne.n	8001542 <bmi2_set_sensor_config+0x15e>
 8001526:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d109      	bne.n	8001542 <bmi2_set_sensor_config+0x15e>
        {
            rslt = bmi2_set_adv_power_save(BMI2_ENABLE, dev);
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	2001      	movs	r0, #1
 8001532:	f7ff fe80 	bl	8001236 <bmi2_set_adv_power_save>
 8001536:	4603      	mov	r3, r0
 8001538:	75fb      	strb	r3, [r7, #23]
        if ((aps_stat == BMI2_ENABLE) && (rslt == BMI2_OK))
 800153a:	e002      	b.n	8001542 <bmi2_set_sensor_config+0x15e>
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 800153c:	23ff      	movs	r3, #255	@ 0xff
 800153e:	75fb      	strb	r3, [r7, #23]
 8001540:	e000      	b.n	8001544 <bmi2_set_sensor_config+0x160>
        if ((aps_stat == BMI2_ENABLE) && (rslt == BMI2_OK))
 8001542:	bf00      	nop
    }

    return rslt;
 8001544:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001548:	4618      	mov	r0, r3
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <bmi2_get_sensor_config>:

/*!
 * @brief This API gets the sensor/feature configuration.
 */
int8_t bmi2_get_sensor_config(struct bmi2_sens_config *sens_cfg, uint8_t n_sens, struct bmi2_dev *dev)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	460b      	mov	r3, r1
 800155a:	607a      	str	r2, [r7, #4]
 800155c:	72fb      	strb	r3, [r7, #11]

    /* Variable to define loop */
    uint8_t loop;

    /* Variable to get the status of advance power save */
    uint8_t aps_stat = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	757b      	strb	r3, [r7, #21]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f001 fc39 	bl	8002dda <null_ptr_check>
 8001568:	4603      	mov	r3, r0
 800156a:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMI2_OK) && (sens_cfg != NULL))
 800156c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001570:	2b00      	cmp	r3, #0
 8001572:	f040 80b0 	bne.w	80016d6 <bmi2_get_sensor_config+0x186>
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2b00      	cmp	r3, #0
 800157a:	f000 80ac 	beq.w	80016d6 <bmi2_get_sensor_config+0x186>
    {
        /* Get status of advance power save mode */
        aps_stat = dev->aps_status;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8001584:	757b      	strb	r3, [r7, #21]
        for (loop = 0; loop < n_sens; loop++)
 8001586:	2300      	movs	r3, #0
 8001588:	75bb      	strb	r3, [r7, #22]
 800158a:	e08f      	b.n	80016ac <bmi2_get_sensor_config+0x15c>
        {
            /* Disable Advance power save if enabled for auxiliary
             * and feature configurations
             */
            if ((sens_cfg[loop].type >= BMI2_MAIN_SENS_MAX_NUM) || (sens_cfg[loop].type == BMI2_AUX))
 800158c:	7dba      	ldrb	r2, [r7, #22]
 800158e:	4613      	mov	r3, r2
 8001590:	00db      	lsls	r3, r3, #3
 8001592:	1a9b      	subs	r3, r3, r2
 8001594:	00db      	lsls	r3, r3, #3
 8001596:	461a      	mov	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4413      	add	r3, r2
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b03      	cmp	r3, #3
 80015a0:	d80a      	bhi.n	80015b8 <bmi2_get_sensor_config+0x68>
 80015a2:	7dba      	ldrb	r2, [r7, #22]
 80015a4:	4613      	mov	r3, r2
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	1a9b      	subs	r3, r3, r2
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	461a      	mov	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	4413      	add	r3, r2
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d108      	bne.n	80015ca <bmi2_get_sensor_config+0x7a>
            {

                if (aps_stat == BMI2_ENABLE)
 80015b8:	7d7b      	ldrb	r3, [r7, #21]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d105      	bne.n	80015ca <bmi2_get_sensor_config+0x7a>
                {
                    /* Disable advance power save if
                     * enabled
                     */
                    rslt = bmi2_set_adv_power_save(BMI2_DISABLE, dev);
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	2000      	movs	r0, #0
 80015c2:	f7ff fe38 	bl	8001236 <bmi2_set_adv_power_save>
 80015c6:	4603      	mov	r3, r0
 80015c8:	75fb      	strb	r3, [r7, #23]
                }
            }

            if (rslt == BMI2_OK)
 80015ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d165      	bne.n	800169e <bmi2_get_sensor_config+0x14e>
            {
                switch (sens_cfg[loop].type)
 80015d2:	7dba      	ldrb	r2, [r7, #22]
 80015d4:	4613      	mov	r3, r2
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	1a9b      	subs	r3, r3, r2
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	461a      	mov	r2, r3
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	4413      	add	r3, r2
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b09      	cmp	r3, #9
 80015e6:	d857      	bhi.n	8001698 <bmi2_get_sensor_config+0x148>
 80015e8:	a201      	add	r2, pc, #4	@ (adr r2, 80015f0 <bmi2_get_sensor_config+0xa0>)
 80015ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ee:	bf00      	nop
 80015f0:	08001619 	.word	0x08001619
 80015f4:	08001639 	.word	0x08001639
 80015f8:	08001659 	.word	0x08001659
 80015fc:	08001699 	.word	0x08001699
 8001600:	08001699 	.word	0x08001699
 8001604:	08001699 	.word	0x08001699
 8001608:	08001699 	.word	0x08001699
 800160c:	08001699 	.word	0x08001699
 8001610:	08001699 	.word	0x08001699
 8001614:	08001679 	.word	0x08001679
                {
                    /* Get accelerometer configuration */
                    case BMI2_ACCEL:
                        rslt = get_accel_config(&sens_cfg[loop].cfg.acc, dev);
 8001618:	7dba      	ldrb	r2, [r7, #22]
 800161a:	4613      	mov	r3, r2
 800161c:	00db      	lsls	r3, r3, #3
 800161e:	1a9b      	subs	r3, r3, r2
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	461a      	mov	r2, r3
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	4413      	add	r3, r2
 8001628:	3304      	adds	r3, #4
 800162a:	6879      	ldr	r1, [r7, #4]
 800162c:	4618      	mov	r0, r3
 800162e:	f000 ff74 	bl	800251a <get_accel_config>
 8001632:	4603      	mov	r3, r0
 8001634:	75fb      	strb	r3, [r7, #23]
                        break;
 8001636:	e032      	b.n	800169e <bmi2_get_sensor_config+0x14e>

                    /* Get gyroscope configuration */
                    case BMI2_GYRO:
                        rslt = get_gyro_config(&sens_cfg[loop].cfg.gyr, dev);
 8001638:	7dba      	ldrb	r2, [r7, #22]
 800163a:	4613      	mov	r3, r2
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	1a9b      	subs	r3, r3, r2
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	461a      	mov	r2, r3
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4413      	add	r3, r2
 8001648:	3304      	adds	r3, #4
 800164a:	6879      	ldr	r1, [r7, #4]
 800164c:	4618      	mov	r0, r3
 800164e:	f000 ffa6 	bl	800259e <get_gyro_config>
 8001652:	4603      	mov	r3, r0
 8001654:	75fb      	strb	r3, [r7, #23]
                        break;
 8001656:	e022      	b.n	800169e <bmi2_get_sensor_config+0x14e>

                    /* Get auxiliary configuration */
                    case BMI2_AUX:
                        rslt = get_aux_config(&sens_cfg[loop].cfg.aux, dev);
 8001658:	7dba      	ldrb	r2, [r7, #22]
 800165a:	4613      	mov	r3, r2
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	1a9b      	subs	r3, r3, r2
 8001660:	00db      	lsls	r3, r3, #3
 8001662:	461a      	mov	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	4413      	add	r3, r2
 8001668:	3304      	adds	r3, #4
 800166a:	6879      	ldr	r1, [r7, #4]
 800166c:	4618      	mov	r0, r3
 800166e:	f000 ffe8 	bl	8002642 <get_aux_config>
 8001672:	4603      	mov	r3, r0
 8001674:	75fb      	strb	r3, [r7, #23]
                        break;
 8001676:	e012      	b.n	800169e <bmi2_get_sensor_config+0x14e>

                    /* Get gyroscope user gain configuration */
                    case BMI2_GYRO_GAIN_UPDATE:
                        rslt = get_gyro_gain_update_config(&sens_cfg[loop].cfg.gyro_gain_update, dev);
 8001678:	7dba      	ldrb	r2, [r7, #22]
 800167a:	4613      	mov	r3, r2
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	1a9b      	subs	r3, r3, r2
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	461a      	mov	r2, r3
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	4413      	add	r3, r2
 8001688:	3304      	adds	r3, #4
 800168a:	6879      	ldr	r1, [r7, #4]
 800168c:	4618      	mov	r0, r3
 800168e:	f001 f80e 	bl	80026ae <get_gyro_gain_update_config>
 8001692:	4603      	mov	r3, r0
 8001694:	75fb      	strb	r3, [r7, #23]
                        break;
 8001696:	e002      	b.n	800169e <bmi2_get_sensor_config+0x14e>

                    default:
                        rslt = BMI2_E_INVALID_SENSOR;
 8001698:	23f8      	movs	r3, #248	@ 0xf8
 800169a:	75fb      	strb	r3, [r7, #23]
                        break;
 800169c:	bf00      	nop
                }
            }

            /* Return error if any of the get configurations fail */
            if (rslt != BMI2_OK)
 800169e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d108      	bne.n	80016b8 <bmi2_get_sensor_config+0x168>
        for (loop = 0; loop < n_sens; loop++)
 80016a6:	7dbb      	ldrb	r3, [r7, #22]
 80016a8:	3301      	adds	r3, #1
 80016aa:	75bb      	strb	r3, [r7, #22]
 80016ac:	7dba      	ldrb	r2, [r7, #22]
 80016ae:	7afb      	ldrb	r3, [r7, #11]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	f4ff af6b 	bcc.w	800158c <bmi2_get_sensor_config+0x3c>
 80016b6:	e000      	b.n	80016ba <bmi2_get_sensor_config+0x16a>
            {
                break;
 80016b8:	bf00      	nop
        }

        /* Enable Advance power save if disabled while configuring and
         * not when already disabled
         */
        if ((aps_stat == BMI2_ENABLE) && (rslt == BMI2_OK))
 80016ba:	7d7b      	ldrb	r3, [r7, #21]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d10d      	bne.n	80016dc <bmi2_get_sensor_config+0x18c>
 80016c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d109      	bne.n	80016dc <bmi2_get_sensor_config+0x18c>
        {
            rslt = bmi2_set_adv_power_save(BMI2_ENABLE, dev);
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	2001      	movs	r0, #1
 80016cc:	f7ff fdb3 	bl	8001236 <bmi2_set_adv_power_save>
 80016d0:	4603      	mov	r3, r0
 80016d2:	75fb      	strb	r3, [r7, #23]
        if ((aps_stat == BMI2_ENABLE) && (rslt == BMI2_OK))
 80016d4:	e002      	b.n	80016dc <bmi2_get_sensor_config+0x18c>
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 80016d6:	23ff      	movs	r3, #255	@ 0xff
 80016d8:	75fb      	strb	r3, [r7, #23]
 80016da:	e000      	b.n	80016de <bmi2_get_sensor_config+0x18e>
        if ((aps_stat == BMI2_ENABLE) && (rslt == BMI2_OK))
 80016dc:	bf00      	nop
    }

    return rslt;
 80016de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop

080016ec <bmi2_get_feature_data>:

/*!
 * @brief This API gets the feature data gyroscope user-gain update and gyroscope cross sensitivity.
 */
int8_t bmi2_get_feature_data(struct bmi2_feat_sensor_data *feat_sensor_data, uint8_t n_sens, struct bmi2_dev *dev)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	460b      	mov	r3, r1
 80016f6:	607a      	str	r2, [r7, #4]
 80016f8:	72fb      	strb	r3, [r7, #11]

    /* Variable to define loop */
    uint8_t loop;

    /* Variable to get the status of advance power save */
    uint8_t aps_stat = 0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	757b      	strb	r3, [r7, #21]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f001 fb6b 	bl	8002dda <null_ptr_check>
 8001704:	4603      	mov	r3, r0
 8001706:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMI2_OK) && (feat_sensor_data != NULL))
 8001708:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d15c      	bne.n	80017ca <bmi2_get_feature_data+0xde>
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d059      	beq.n	80017ca <bmi2_get_feature_data+0xde>
    {
        /* Get status of advance power save mode */
        aps_stat = dev->aps_status;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800171c:	757b      	strb	r3, [r7, #21]
        for (loop = 0; loop < n_sens; loop++)
 800171e:	2300      	movs	r3, #0
 8001720:	75bb      	strb	r3, [r7, #22]
 8001722:	e04b      	b.n	80017bc <bmi2_get_feature_data+0xd0>
        {
            /* Disable Advance power save if enabled for feature
             * configurations
             */
            if (feat_sensor_data[loop].type >= BMI2_MAIN_SENS_MAX_NUM)
 8001724:	7dbb      	ldrb	r3, [r7, #22]
 8001726:	011b      	lsls	r3, r3, #4
 8001728:	68fa      	ldr	r2, [r7, #12]
 800172a:	4413      	add	r3, r2
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	2b03      	cmp	r3, #3
 8001730:	d908      	bls.n	8001744 <bmi2_get_feature_data+0x58>
            {
                if (aps_stat == BMI2_ENABLE)
 8001732:	7d7b      	ldrb	r3, [r7, #21]
 8001734:	2b01      	cmp	r3, #1
 8001736:	d105      	bne.n	8001744 <bmi2_get_feature_data+0x58>
                {
                    /* Disable advance power save if
                     * enabled
                     */
                    rslt = bmi2_set_adv_power_save(BMI2_DISABLE, dev);
 8001738:	6879      	ldr	r1, [r7, #4]
 800173a:	2000      	movs	r0, #0
 800173c:	f7ff fd7b 	bl	8001236 <bmi2_set_adv_power_save>
 8001740:	4603      	mov	r3, r0
 8001742:	75fb      	strb	r3, [r7, #23]
                }
            }

            if (rslt == BMI2_OK)
 8001744:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d127      	bne.n	800179c <bmi2_get_feature_data+0xb0>
            {
                switch (feat_sensor_data[loop].type)
 800174c:	7dbb      	ldrb	r3, [r7, #22]
 800174e:	011b      	lsls	r3, r3, #4
 8001750:	68fa      	ldr	r2, [r7, #12]
 8001752:	4413      	add	r3, r2
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b09      	cmp	r3, #9
 8001758:	d00d      	beq.n	8001776 <bmi2_get_feature_data+0x8a>
 800175a:	2b29      	cmp	r3, #41	@ 0x29
 800175c:	d117      	bne.n	800178e <bmi2_get_feature_data+0xa2>
                {
                    case BMI2_GYRO_CROSS_SENSE:

                        /* Get Gyroscope cross sense value of z axis */
                        rslt = get_gyro_cross_sense(&feat_sensor_data[loop].sens_data.correction_factor_zx, dev);
 800175e:	7dbb      	ldrb	r3, [r7, #22]
 8001760:	011b      	lsls	r3, r3, #4
 8001762:	68fa      	ldr	r2, [r7, #12]
 8001764:	4413      	add	r3, r2
 8001766:	3304      	adds	r3, #4
 8001768:	6879      	ldr	r1, [r7, #4]
 800176a:	4618      	mov	r0, r3
 800176c:	f001 fbf0 	bl	8002f50 <get_gyro_cross_sense>
 8001770:	4603      	mov	r3, r0
 8001772:	75fb      	strb	r3, [r7, #23]
                        break;
 8001774:	e00e      	b.n	8001794 <bmi2_get_feature_data+0xa8>

                    case BMI2_GYRO_GAIN_UPDATE:

                        /* Get saturation status of gyroscope user gain update  */
                        rslt =
                            get_gyro_gain_update_status(&feat_sensor_data[loop].sens_data.gyro_user_gain_status, dev);
 8001776:	7dbb      	ldrb	r3, [r7, #22]
 8001778:	011b      	lsls	r3, r3, #4
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	4413      	add	r3, r2
 800177e:	3304      	adds	r3, #4
 8001780:	6879      	ldr	r1, [r7, #4]
 8001782:	4618      	mov	r0, r3
 8001784:	f001 fb48 	bl	8002e18 <get_gyro_gain_update_status>
 8001788:	4603      	mov	r3, r0
 800178a:	75fb      	strb	r3, [r7, #23]
                        break;
 800178c:	e002      	b.n	8001794 <bmi2_get_feature_data+0xa8>
                    default:
                        rslt = BMI2_E_INVALID_SENSOR;
 800178e:	23f8      	movs	r3, #248	@ 0xf8
 8001790:	75fb      	strb	r3, [r7, #23]
                        break;
 8001792:	bf00      	nop
                }

                /* Return error if any of the get sensor data fails */
                if (rslt != BMI2_OK)
 8001794:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d114      	bne.n	80017c6 <bmi2_get_feature_data+0xda>
            }

            /* Enable Advance power save if disabled while
             * configuring and not when already disabled
             */
            if ((aps_stat == BMI2_ENABLE) && (rslt == BMI2_OK))
 800179c:	7d7b      	ldrb	r3, [r7, #21]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d109      	bne.n	80017b6 <bmi2_get_feature_data+0xca>
 80017a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d105      	bne.n	80017b6 <bmi2_get_feature_data+0xca>
            {
                rslt = bmi2_set_adv_power_save(BMI2_ENABLE, dev);
 80017aa:	6879      	ldr	r1, [r7, #4]
 80017ac:	2001      	movs	r0, #1
 80017ae:	f7ff fd42 	bl	8001236 <bmi2_set_adv_power_save>
 80017b2:	4603      	mov	r3, r0
 80017b4:	75fb      	strb	r3, [r7, #23]
        for (loop = 0; loop < n_sens; loop++)
 80017b6:	7dbb      	ldrb	r3, [r7, #22]
 80017b8:	3301      	adds	r3, #1
 80017ba:	75bb      	strb	r3, [r7, #22]
 80017bc:	7dba      	ldrb	r2, [r7, #22]
 80017be:	7afb      	ldrb	r3, [r7, #11]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d3af      	bcc.n	8001724 <bmi2_get_feature_data+0x38>
    if ((rslt == BMI2_OK) && (feat_sensor_data != NULL))
 80017c4:	e003      	b.n	80017ce <bmi2_get_feature_data+0xe2>
                    break;
 80017c6:	bf00      	nop
    if ((rslt == BMI2_OK) && (feat_sensor_data != NULL))
 80017c8:	e001      	b.n	80017ce <bmi2_get_feature_data+0xe2>
            }
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 80017ca:	23ff      	movs	r3, #255	@ 0xff
 80017cc:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80017ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <bmi2_get_sensor_data>:
/*!
 * @brief This API gets the sensor data for accelerometer, gyroscope,
 * auxiliary sensor with sensortime
 */
int8_t bmi2_get_sensor_data(struct bmi2_sens_data *data, struct bmi2_dev *dev)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b08a      	sub	sp, #40	@ 0x28
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
 80017e2:	6039      	str	r1, [r7, #0]

    /* Array to hold register sensor data */
    uint8_t sensor_data[BMI2_ACC_GYR_AUX_SENSORTIME_NUM_BYTES];

    /* Null-pointer check */
    if (data != NULL)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d018      	beq.n	800181c <bmi2_get_sensor_data+0x42>
    {
        rslt = bmi2_get_regs(BMI2_STATUS_ADDR, sensor_data, BMI2_ACC_GYR_AUX_SENSORTIME_NUM_BYTES, dev);
 80017ea:	f107 010c 	add.w	r1, r7, #12
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	2218      	movs	r2, #24
 80017f2:	2003      	movs	r0, #3
 80017f4:	f7ff fbd8 	bl	8000fa8 <bmi2_get_regs>
 80017f8:	4603      	mov	r3, r0
 80017fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BMI2_OK)
 80017fe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001802:	2b00      	cmp	r3, #0
 8001804:	d10d      	bne.n	8001822 <bmi2_get_sensor_data+0x48>
        {
            rslt = bmi2_parse_sensor_data(sensor_data, data, dev);
 8001806:	f107 030c 	add.w	r3, r7, #12
 800180a:	683a      	ldr	r2, [r7, #0]
 800180c:	6879      	ldr	r1, [r7, #4]
 800180e:	4618      	mov	r0, r3
 8001810:	f000 f80d 	bl	800182e <bmi2_parse_sensor_data>
 8001814:	4603      	mov	r3, r0
 8001816:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800181a:	e002      	b.n	8001822 <bmi2_get_sensor_data+0x48>
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 800181c:	23ff      	movs	r3, #255	@ 0xff
 800181e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8001822:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001826:	4618      	mov	r0, r3
 8001828:	3728      	adds	r7, #40	@ 0x28
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <bmi2_parse_sensor_data>:
/*!
 * @brief This API parses the sensor data for accelerometer, gyroscope,
 * auxiliary sensor with sensortime
 */
int8_t bmi2_parse_sensor_data(const uint8_t *sensor_data, struct bmi2_sens_data *data, const struct bmi2_dev *dev)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b088      	sub	sp, #32
 8001832:	af00      	add	r7, sp, #0
 8001834:	60f8      	str	r0, [r7, #12]
 8001836:	60b9      	str	r1, [r7, #8]
 8001838:	607a      	str	r2, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Variables to define loop */
    uint8_t count = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	77bb      	strb	r3, [r7, #30]

    uint8_t index = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	777b      	strb	r3, [r7, #29]

    uint32_t sensor_time_byte3 = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	61bb      	str	r3, [r7, #24]
    uint16_t sensor_time_byte2 = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	82fb      	strh	r3, [r7, #22]
    uint8_t sensor_time_byte1 = 0;
 800184a:	2300      	movs	r3, #0
 800184c:	757b      	strb	r3, [r7, #21]

    rslt = null_ptr_check(dev);
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f001 fac3 	bl	8002dda <null_ptr_check>
 8001854:	4603      	mov	r3, r0
 8001856:	77fb      	strb	r3, [r7, #31]

    if ((rslt == BMI2_OK) && (data != NULL))
 8001858:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d156      	bne.n	800190e <bmi2_parse_sensor_data+0xe0>
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d053      	beq.n	800190e <bmi2_parse_sensor_data+0xe0>
    {
        /* Update auxiliary sensor data length */
        index = BMI2_AUX_START_INDEX;
 8001866:	2301      	movs	r3, #1
 8001868:	777b      	strb	r3, [r7, #29]

        /* Get the 8 bytes of auxiliary data */
        do
        {
            *(data->aux_data + count++) = (sensor_data[index++]);
 800186a:	7f7b      	ldrb	r3, [r7, #29]
 800186c:	1c5a      	adds	r2, r3, #1
 800186e:	777a      	strb	r2, [r7, #29]
 8001870:	461a      	mov	r2, r3
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	441a      	add	r2, r3
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	f103 0118 	add.w	r1, r3, #24
 800187c:	7fbb      	ldrb	r3, [r7, #30]
 800187e:	1c58      	adds	r0, r3, #1
 8001880:	77b8      	strb	r0, [r7, #30]
 8001882:	440b      	add	r3, r1
 8001884:	7812      	ldrb	r2, [r2, #0]
 8001886:	701a      	strb	r2, [r3, #0]
        } while (count < BMI2_AUX_NUM_BYTES);
 8001888:	7fbb      	ldrb	r3, [r7, #30]
 800188a:	2b07      	cmp	r3, #7
 800188c:	d9ed      	bls.n	800186a <bmi2_parse_sensor_data+0x3c>

        /* Update accelerometer sensor data length */
        index = BMI2_ACC_START_INDEX;
 800188e:	2309      	movs	r3, #9
 8001890:	777b      	strb	r3, [r7, #29]

        /* Get accelerometer data from the register */
        get_acc_gyr_data(&data->acc, &sensor_data[index]);
 8001892:	68b8      	ldr	r0, [r7, #8]
 8001894:	7f7b      	ldrb	r3, [r7, #29]
 8001896:	68fa      	ldr	r2, [r7, #12]
 8001898:	4413      	add	r3, r2
 800189a:	4619      	mov	r1, r3
 800189c:	f001 f832 	bl	8002904 <get_acc_gyr_data>

        /* Get the re-mapped accelerometer data */
        get_remapped_data(&data->acc, dev);
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	6879      	ldr	r1, [r7, #4]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f001 f88e 	bl	80029c6 <get_remapped_data>

        /* Update gyroscope sensor data length */
        index = BMI2_GYR_START_INDEX;
 80018aa:	230f      	movs	r3, #15
 80018ac:	777b      	strb	r3, [r7, #29]

        /* Get gyroscope data from the register */
        get_acc_gyr_data(&data->gyr, &sensor_data[index]);
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	f103 000c 	add.w	r0, r3, #12
 80018b4:	7f7b      	ldrb	r3, [r7, #29]
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	4413      	add	r3, r2
 80018ba:	4619      	mov	r1, r3
 80018bc:	f001 f822 	bl	8002904 <get_acc_gyr_data>

        /* Get the compensated gyroscope data */
        comp_gyro_cross_axis_sensitivity(&data->gyr, dev);
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	330c      	adds	r3, #12
 80018c4:	6879      	ldr	r1, [r7, #4]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f001 f930 	bl	8002b2c <comp_gyro_cross_axis_sensitivity>

        /* Get the re-mapped gyroscope data */
        get_remapped_data(&data->gyr, dev);
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	330c      	adds	r3, #12
 80018d0:	6879      	ldr	r1, [r7, #4]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f001 f877 	bl	80029c6 <get_remapped_data>

        sensor_time_byte3 = sensor_data[BMI2_PARSE_SENSOR_TIME_MSB_BYTE] << 16;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	3317      	adds	r3, #23
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	041b      	lsls	r3, r3, #16
 80018e0:	61bb      	str	r3, [r7, #24]
        sensor_time_byte2 = sensor_data[BMI2_PARSE_SENSOR_TIME_XLSB_BYTE] << 8;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	3316      	adds	r3, #22
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	021b      	lsls	r3, r3, #8
 80018ea:	82fb      	strh	r3, [r7, #22]
        sensor_time_byte1 = sensor_data[BMI2_PARSE_SENSOR_TIME_LSB_BYTE];
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	3315      	adds	r3, #21
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	757b      	strb	r3, [r7, #21]

        data->sens_time = (uint32_t)(sensor_time_byte3 | sensor_time_byte2 | sensor_time_byte1);
 80018f4:	8afa      	ldrh	r2, [r7, #22]
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	431a      	orrs	r2, r3
 80018fa:	7d7b      	ldrb	r3, [r7, #21]
 80018fc:	431a      	orrs	r2, r3
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	621a      	str	r2, [r3, #32]

        /* Store status register value in structure */
        data->status = sensor_data[BMI2_STATUS_INDEX];
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	781a      	ldrb	r2, [r3, #0]
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800190c:	e001      	b.n	8001912 <bmi2_parse_sensor_data+0xe4>
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 800190e:	23ff      	movs	r3, #255	@ 0xff
 8001910:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001912:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001916:	4618      	mov	r0, r3
 8001918:	3720      	adds	r7, #32
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <bmi2_get_status>:
/*!
 * @brief This API gets the data ready status of accelerometer, gyroscope,
 * auxiliary, command decoder and busy status of auxiliary.
 */
int8_t bmi2_get_status(uint8_t *status, struct bmi2_dev *dev)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b084      	sub	sp, #16
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
 8001926:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001928:	6838      	ldr	r0, [r7, #0]
 800192a:	f001 fa56 	bl	8002dda <null_ptr_check>
 800192e:	4603      	mov	r3, r0
 8001930:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMI2_OK) && (status != NULL))
 8001932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d10b      	bne.n	8001952 <bmi2_get_status+0x34>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d008      	beq.n	8001952 <bmi2_get_status+0x34>
    {
        rslt = bmi2_get_regs(BMI2_STATUS_ADDR, status, 1, dev);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	2201      	movs	r2, #1
 8001944:	6879      	ldr	r1, [r7, #4]
 8001946:	2003      	movs	r0, #3
 8001948:	f7ff fb2e 	bl	8000fa8 <bmi2_get_regs>
 800194c:	4603      	mov	r3, r0
 800194e:	73fb      	strb	r3, [r7, #15]
 8001950:	e001      	b.n	8001956 <bmi2_get_status+0x38>
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 8001952:	23ff      	movs	r3, #255	@ 0xff
 8001954:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001956:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
	...

08001964 <bmi2_map_data_int>:

/*!
 * @brief This API maps/un-maps data interrupts to that of interrupt pins.
 */
int8_t bmi2_map_data_int(uint8_t data_int, enum bmi2_hw_int_pin int_pin, struct bmi2_dev *dev)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	603a      	str	r2, [r7, #0]
 800196e:	71fb      	strb	r3, [r7, #7]
 8001970:	460b      	mov	r3, r1
 8001972:	71bb      	strb	r3, [r7, #6]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to mask interrupt pin 1 - lower nibble */
    uint8_t int1_mask = data_int;
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	73bb      	strb	r3, [r7, #14]

    /* Variable to mask interrupt pin 2 - higher nibble */
    uint8_t int2_mask = (uint8_t)(data_int << 4);
 8001978:	79fb      	ldrb	r3, [r7, #7]
 800197a:	011b      	lsls	r3, r3, #4
 800197c:	737b      	strb	r3, [r7, #13]

    /* Variable to store register data */
    uint8_t reg_data = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	733b      	strb	r3, [r7, #12]

    /* Read interrupt map1 and map2 and register */
    rslt = bmi2_get_regs(BMI2_INT_MAP_DATA_ADDR, &reg_data, 1, dev);
 8001982:	f107 010c 	add.w	r1, r7, #12
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	2201      	movs	r2, #1
 800198a:	2058      	movs	r0, #88	@ 0x58
 800198c:	f7ff fb0c 	bl	8000fa8 <bmi2_get_regs>
 8001990:	4603      	mov	r3, r0
 8001992:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 8001994:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d141      	bne.n	8001a20 <bmi2_map_data_int+0xbc>
    {
        if (int_pin < BMI2_INT_PIN_MAX)
 800199c:	79bb      	ldrb	r3, [r7, #6]
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d83c      	bhi.n	8001a1c <bmi2_map_data_int+0xb8>
        {
            switch (int_pin)
 80019a2:	79bb      	ldrb	r3, [r7, #6]
 80019a4:	2b03      	cmp	r3, #3
 80019a6:	d82e      	bhi.n	8001a06 <bmi2_map_data_int+0xa2>
 80019a8:	a201      	add	r2, pc, #4	@ (adr r2, 80019b0 <bmi2_map_data_int+0x4c>)
 80019aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ae:	bf00      	nop
 80019b0:	080019c1 	.word	0x080019c1
 80019b4:	080019dd 	.word	0x080019dd
 80019b8:	080019e9 	.word	0x080019e9
 80019bc:	080019f5 	.word	0x080019f5
                case BMI2_INT_NONE:

                    /* Un-Map the corresponding data
                     * interrupt to both interrupt pin 1 and 2
                     */
                    reg_data &= ~(int1_mask | int2_mask);
 80019c0:	7bba      	ldrb	r2, [r7, #14]
 80019c2:	7b7b      	ldrb	r3, [r7, #13]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	b25b      	sxtb	r3, r3
 80019ca:	43db      	mvns	r3, r3
 80019cc:	b25a      	sxtb	r2, r3
 80019ce:	7b3b      	ldrb	r3, [r7, #12]
 80019d0:	b25b      	sxtb	r3, r3
 80019d2:	4013      	ands	r3, r2
 80019d4:	b25b      	sxtb	r3, r3
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	733b      	strb	r3, [r7, #12]
                    break;
 80019da:	e015      	b.n	8001a08 <bmi2_map_data_int+0xa4>
                case BMI2_INT1:

                    /* Map the corresponding data interrupt to
                     * interrupt pin 1
                     */
                    reg_data |= int1_mask;
 80019dc:	7b3a      	ldrb	r2, [r7, #12]
 80019de:	7bbb      	ldrb	r3, [r7, #14]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	733b      	strb	r3, [r7, #12]
                    break;
 80019e6:	e00f      	b.n	8001a08 <bmi2_map_data_int+0xa4>
                case BMI2_INT2:

                    /* Map the corresponding data interrupt to
                     * interrupt pin 2
                     */
                    reg_data |= int2_mask;
 80019e8:	7b3a      	ldrb	r2, [r7, #12]
 80019ea:	7b7b      	ldrb	r3, [r7, #13]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	733b      	strb	r3, [r7, #12]
                    break;
 80019f2:	e009      	b.n	8001a08 <bmi2_map_data_int+0xa4>
                case BMI2_INT_BOTH:

                    /* Map the corresponding data
                     * interrupt to both interrupt pin 1 and 2
                     */
                    reg_data |= (int1_mask | int2_mask);
 80019f4:	7bba      	ldrb	r2, [r7, #14]
 80019f6:	7b7b      	ldrb	r3, [r7, #13]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	7b3b      	ldrb	r3, [r7, #12]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	733b      	strb	r3, [r7, #12]
                    break;
 8001a04:	e000      	b.n	8001a08 <bmi2_map_data_int+0xa4>
                default:
                    break;
 8001a06:	bf00      	nop
            }

            /* Set the interrupts in the map register */
            rslt = bmi2_set_regs(BMI2_INT_MAP_DATA_ADDR, &reg_data, 1, dev);
 8001a08:	f107 010c 	add.w	r1, r7, #12
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	2201      	movs	r2, #1
 8001a10:	2058      	movs	r0, #88	@ 0x58
 8001a12:	f7ff fb3c 	bl	800108e <bmi2_set_regs>
 8001a16:	4603      	mov	r3, r0
 8001a18:	73fb      	strb	r3, [r7, #15]
 8001a1a:	e001      	b.n	8001a20 <bmi2_map_data_int+0xbc>
        }
        else
        {
            /* Return error if invalid pin selection */
            rslt = BMI2_E_INVALID_INT_PIN;
 8001a1c:	23f4      	movs	r3, #244	@ 0xf4
 8001a1e:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8001a20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3710      	adds	r7, #16
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <bmi2_get_gyro_cross_sense>:
/*!
 * @brief This API updates the cross sensitivity coefficient between gyroscope's
 * X and Z axes.
 */
int8_t bmi2_get_gyro_cross_sense(struct bmi2_dev *dev)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt = BMI2_OK;
 8001a34:	2300      	movs	r3, #0
 8001a36:	77fb      	strb	r3, [r7, #31]
    struct bmi2_feat_sensor_data data;

    /* Check if the feature is supported by this variant */
    if (dev->variant_feature & BMI2_GYRO_CROSS_SENS_ENABLE)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d020      	beq.n	8001a88 <bmi2_get_gyro_cross_sense+0x5c>
    {
        rslt = null_ptr_check(dev);
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f001 f9c7 	bl	8002dda <null_ptr_check>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	77fb      	strb	r3, [r7, #31]
        if (rslt == BMI2_OK)
 8001a50:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d114      	bne.n	8001a82 <bmi2_get_gyro_cross_sense+0x56>
        {
            /* Select the feature whose data is to be acquired */
            data.type = BMI2_GYRO_CROSS_SENSE;
 8001a58:	2329      	movs	r3, #41	@ 0x29
 8001a5a:	733b      	strb	r3, [r7, #12]

            /* Get the respective data */
            rslt = bmi2_get_feature_data(&data, 1, dev);
 8001a5c:	f107 030c 	add.w	r3, r7, #12
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	2101      	movs	r1, #1
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fe41 	bl	80016ec <bmi2_get_feature_data>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	77fb      	strb	r3, [r7, #31]
            if (rslt == BMI2_OK)
 8001a6e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d10a      	bne.n	8001a8c <bmi2_get_gyro_cross_sense+0x60>
            {
                /* Update the gyroscope cross sense value of z axis
                 * in the device structure
                 */
                dev->gyr_cross_sens_zx = data.sens_data.correction_factor_zx;
 8001a76:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
 8001a80:	e004      	b.n	8001a8c <bmi2_get_gyro_cross_sense+0x60>
            }
        }
        else
        {
            rslt = BMI2_E_NULL_PTR;
 8001a82:	23ff      	movs	r3, #255	@ 0xff
 8001a84:	77fb      	strb	r3, [r7, #31]
 8001a86:	e001      	b.n	8001a8c <bmi2_get_gyro_cross_sense+0x60>
        }
    }
    else
    {
        rslt = BMI2_E_INVALID_SENSOR;
 8001a88:	23f8      	movs	r3, #248	@ 0xf8
 8001a8a:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001a8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3720      	adds	r7, #32
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <bmi2_get_internal_status>:

/*!
 * @brief This API gets Error bits and message indicating internal status.
 */
int8_t bmi2_get_internal_status(uint8_t *int_stat, struct bmi2_dev *dev)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001aa2:	6838      	ldr	r0, [r7, #0]
 8001aa4:	f001 f999 	bl	8002dda <null_ptr_check>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMI2_OK) && (int_stat != NULL))
 8001aac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d113      	bne.n	8001adc <bmi2_get_internal_status+0x44>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d010      	beq.n	8001adc <bmi2_get_internal_status+0x44>
    {
        /* Wait till ASIC is initialized */
        dev->delay_us(BMI2_INTERNAL_STATUS_READ_DELAY_MS, dev->intf_ptr);
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	6852      	ldr	r2, [r2, #4]
 8001ac2:	4611      	mov	r1, r2
 8001ac4:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8001ac8:	4798      	blx	r3

        /* Get the error bits and message */
        rslt = bmi2_get_regs(BMI2_INTERNAL_STATUS_ADDR, int_stat, 1, dev);
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	2201      	movs	r2, #1
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	2021      	movs	r0, #33	@ 0x21
 8001ad2:	f7ff fa69 	bl	8000fa8 <bmi2_get_regs>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	73fb      	strb	r3, [r7, #15]
 8001ada:	e001      	b.n	8001ae0 <bmi2_get_internal_status+0x48>
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 8001adc:	23ff      	movs	r3, #255	@ 0xff
 8001ade:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001ae0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3710      	adds	r7, #16
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <bmi2_get_feat_config>:
/*!
 * @brief This API is used to get the feature configuration from the
 * selected page.
 */
int8_t bmi2_get_feat_config(uint8_t sw_page, uint8_t *feat_config, struct bmi2_dev *dev)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	607a      	str	r2, [r7, #4]
 8001af8:	73fb      	strb	r3, [r7, #15]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to define bytes remaining to read */
    uint8_t bytes_remain = BMI2_FEAT_SIZE_IN_BYTES;
 8001afa:	2310      	movs	r3, #16
 8001afc:	75bb      	strb	r3, [r7, #22]

    /* Variable to define the read-write length */
    uint8_t read_write_len = 0;
 8001afe:	2300      	movs	r3, #0
 8001b00:	757b      	strb	r3, [r7, #21]

    /* Variable to define the feature configuration address */
    uint8_t addr = BMI2_FEATURES_REG_ADDR;
 8001b02:	2330      	movs	r3, #48	@ 0x30
 8001b04:	753b      	strb	r3, [r7, #20]

    /* Variable to define index */
    uint8_t index = 0;
 8001b06:	2300      	movs	r3, #0
 8001b08:	74fb      	strb	r3, [r7, #19]

    if ((feat_config == NULL) || (dev == NULL))
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d002      	beq.n	8001b16 <bmi2_get_feat_config+0x2a>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d102      	bne.n	8001b1c <bmi2_get_feat_config+0x30>
    {
        rslt = BMI2_E_NULL_PTR;
 8001b16:	23ff      	movs	r3, #255	@ 0xff
 8001b18:	75fb      	strb	r3, [r7, #23]
 8001b1a:	e073      	b.n	8001c04 <bmi2_get_feat_config+0x118>
    }
    else
    {
        /* Check whether the page is valid */
        if (sw_page < dev->page_max)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	7e1a      	ldrb	r2, [r3, #24]
 8001b20:	7bfb      	ldrb	r3, [r7, #15]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d96c      	bls.n	8001c00 <bmi2_get_feat_config+0x114>
        {
            /* Switch page */
            rslt = bmi2_set_regs(BMI2_FEAT_PAGE_ADDR, &sw_page, 1, dev);
 8001b26:	f107 010f 	add.w	r1, r7, #15
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	202f      	movs	r0, #47	@ 0x2f
 8001b30:	f7ff faad 	bl	800108e <bmi2_set_regs>
 8001b34:	4603      	mov	r3, r0
 8001b36:	75fb      	strb	r3, [r7, #23]

            /* If user length is less than feature length */
            if ((rslt == BMI2_OK) && (dev->read_write_len < BMI2_FEAT_SIZE_IN_BYTES))
 8001b38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d152      	bne.n	8001be6 <bmi2_get_feat_config+0xfa>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	89db      	ldrh	r3, [r3, #14]
 8001b44:	2b0f      	cmp	r3, #15
 8001b46:	d84e      	bhi.n	8001be6 <bmi2_get_feat_config+0xfa>
            {
                /* Read-write should be even */
                if ((dev->read_write_len % 2) != 0)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	89db      	ldrh	r3, [r3, #14]
 8001b4c:	f003 0301 	and.w	r3, r3, #1
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d041      	beq.n	8001bda <bmi2_get_feat_config+0xee>
                {
                    dev->read_write_len--;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	89db      	ldrh	r3, [r3, #14]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	81da      	strh	r2, [r3, #14]
                }

                while (bytes_remain > 0)
 8001b62:	e03a      	b.n	8001bda <bmi2_get_feat_config+0xee>
                {
                    if (bytes_remain >= dev->read_write_len)
 8001b64:	7dbb      	ldrb	r3, [r7, #22]
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	89db      	ldrh	r3, [r3, #14]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d31d      	bcc.n	8001bac <bmi2_get_feat_config+0xc0>
                    {
                        /* Read from the page */
                        rslt = bmi2_get_regs(addr, &feat_config[index], dev->read_write_len, dev);
 8001b70:	7cfb      	ldrb	r3, [r7, #19]
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	18d1      	adds	r1, r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	89da      	ldrh	r2, [r3, #14]
 8001b7a:	7d38      	ldrb	r0, [r7, #20]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f7ff fa13 	bl	8000fa8 <bmi2_get_regs>
 8001b82:	4603      	mov	r3, r0
 8001b84:	75fb      	strb	r3, [r7, #23]

                        /* Update index */
                        index += (uint8_t) dev->read_write_len;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	89db      	ldrh	r3, [r3, #14]
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	7cfb      	ldrb	r3, [r7, #19]
 8001b8e:	4413      	add	r3, r2
 8001b90:	74fb      	strb	r3, [r7, #19]

                        /* Update address */
                        addr += (uint8_t) dev->read_write_len;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	89db      	ldrh	r3, [r3, #14]
 8001b96:	b2da      	uxtb	r2, r3
 8001b98:	7d3b      	ldrb	r3, [r7, #20]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	753b      	strb	r3, [r7, #20]

                        /* Update read-write length */
                        read_write_len += (uint8_t) dev->read_write_len;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	89db      	ldrh	r3, [r3, #14]
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	7d7b      	ldrb	r3, [r7, #21]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	757b      	strb	r3, [r7, #21]
 8001baa:	e00e      	b.n	8001bca <bmi2_get_feat_config+0xde>
                    }
                    else
                    {
                        /* Read from the page */
                        rslt = bmi2_get_regs(addr, (uint8_t *) (feat_config + index), (uint16_t) bytes_remain, dev);
 8001bac:	7cfb      	ldrb	r3, [r7, #19]
 8001bae:	68ba      	ldr	r2, [r7, #8]
 8001bb0:	18d1      	adds	r1, r2, r3
 8001bb2:	7dbb      	ldrb	r3, [r7, #22]
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	7d38      	ldrb	r0, [r7, #20]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f7ff f9f5 	bl	8000fa8 <bmi2_get_regs>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	75fb      	strb	r3, [r7, #23]

                        /* Update read-write length */
                        read_write_len += bytes_remain;
 8001bc2:	7d7a      	ldrb	r2, [r7, #21]
 8001bc4:	7dbb      	ldrb	r3, [r7, #22]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	757b      	strb	r3, [r7, #21]
                    }

                    /* Remaining bytes */
                    bytes_remain = BMI2_FEAT_SIZE_IN_BYTES - read_write_len;
 8001bca:	7d7b      	ldrb	r3, [r7, #21]
 8001bcc:	f1c3 0310 	rsb	r3, r3, #16
 8001bd0:	75bb      	strb	r3, [r7, #22]

                    if (rslt != BMI2_OK)
 8001bd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d103      	bne.n	8001be2 <bmi2_get_feat_config+0xf6>
                while (bytes_remain > 0)
 8001bda:	7dbb      	ldrb	r3, [r7, #22]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1c1      	bne.n	8001b64 <bmi2_get_feat_config+0x78>
            if ((rslt == BMI2_OK) && (dev->read_write_len < BMI2_FEAT_SIZE_IN_BYTES))
 8001be0:	e010      	b.n	8001c04 <bmi2_get_feat_config+0x118>
                    {
                        break;
 8001be2:	bf00      	nop
            if ((rslt == BMI2_OK) && (dev->read_write_len < BMI2_FEAT_SIZE_IN_BYTES))
 8001be4:	e00e      	b.n	8001c04 <bmi2_get_feat_config+0x118>
                    }
                }
            }
            else if (rslt == BMI2_OK)
 8001be6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d10a      	bne.n	8001c04 <bmi2_get_feat_config+0x118>
            {
                /* Get configuration from the page */
                rslt = bmi2_get_regs(BMI2_FEATURES_REG_ADDR, feat_config, BMI2_FEAT_SIZE_IN_BYTES, dev);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2210      	movs	r2, #16
 8001bf2:	68b9      	ldr	r1, [r7, #8]
 8001bf4:	2030      	movs	r0, #48	@ 0x30
 8001bf6:	f7ff f9d7 	bl	8000fa8 <bmi2_get_regs>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	75fb      	strb	r3, [r7, #23]
 8001bfe:	e001      	b.n	8001c04 <bmi2_get_feat_config+0x118>
            }
        }
        else
        {
            rslt = BMI2_E_INVALID_PAGE;
 8001c00:	23f6      	movs	r3, #246	@ 0xf6
 8001c02:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 8001c04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3718      	adds	r7, #24
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <bmi2_extract_input_feat_config>:
 * @brief This API is used to extract the input feature configuration
 * details from the look-up table.
 */
uint8_t bmi2_extract_input_feat_config(struct bmi2_feature_config *feat_config, uint8_t type,
                                       const struct bmi2_dev *dev)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b087      	sub	sp, #28
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	460b      	mov	r3, r1
 8001c1a:	607a      	str	r2, [r7, #4]
 8001c1c:	72fb      	strb	r3, [r7, #11]
    /* Variable to define loop */
    uint8_t loop = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	75fb      	strb	r3, [r7, #23]

    /* Variable to set flag */
    uint8_t feat_found = BMI2_FALSE;
 8001c22:	2300      	movs	r3, #0
 8001c24:	75bb      	strb	r3, [r7, #22]

    /* Search for the input feature from the input configuration array */
    while (loop < dev->input_sens)
 8001c26:	e01c      	b.n	8001c62 <bmi2_extract_input_feat_config+0x52>
    {
        if (dev->feat_config[loop].type == type)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a19      	ldr	r1, [r3, #32]
 8001c2c:	7dfa      	ldrb	r2, [r7, #23]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	4413      	add	r3, r2
 8001c34:	440b      	add	r3, r1
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	7afa      	ldrb	r2, [r7, #11]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d10e      	bne.n	8001c5c <bmi2_extract_input_feat_config+0x4c>
        {
            *feat_config = dev->feat_config[loop];
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6a19      	ldr	r1, [r3, #32]
 8001c42:	7dfa      	ldrb	r2, [r7, #23]
 8001c44:	4613      	mov	r3, r2
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	4413      	add	r3, r2
 8001c4a:	18ca      	adds	r2, r1, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	8811      	ldrh	r1, [r2, #0]
 8001c50:	7892      	ldrb	r2, [r2, #2]
 8001c52:	8019      	strh	r1, [r3, #0]
 8001c54:	709a      	strb	r2, [r3, #2]
            feat_found = BMI2_TRUE;
 8001c56:	2301      	movs	r3, #1
 8001c58:	75bb      	strb	r3, [r7, #22]
            break;
 8001c5a:	e007      	b.n	8001c6c <bmi2_extract_input_feat_config+0x5c>
        }

        loop++;
 8001c5c:	7dfb      	ldrb	r3, [r7, #23]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	75fb      	strb	r3, [r7, #23]
    while (loop < dev->input_sens)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	7e5b      	ldrb	r3, [r3, #25]
 8001c66:	7dfa      	ldrb	r2, [r7, #23]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d3dd      	bcc.n	8001c28 <bmi2_extract_input_feat_config+0x18>
    }

    /* Return flag */
    return feat_found;
 8001c6c:	7dbb      	ldrb	r3, [r7, #22]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	371c      	adds	r7, #28
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <write_config_file>:

/*!
 * @brief This internal API writes the configuration file.
 */
static int8_t write_config_file(struct bmi2_dev *dev)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b086      	sub	sp, #24
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to update the configuration file index */
    uint16_t index = 0;
 8001c82:	2300      	movs	r3, #0
 8001c84:	82bb      	strh	r3, [r7, #20]

    /* config file size */
    uint16_t config_size = dev->config_size;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8001c8c:	827b      	strh	r3, [r7, #18]

    /* Variable to get the remainder */
    uint8_t remain = (uint8_t)(config_size % dev->read_write_len);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	89da      	ldrh	r2, [r3, #14]
 8001c92:	8a7b      	ldrh	r3, [r7, #18]
 8001c94:	fbb3 f1f2 	udiv	r1, r3, r2
 8001c98:	fb01 f202 	mul.w	r2, r1, r2
 8001c9c:	1a9b      	subs	r3, r3, r2
 8001c9e:	b29b      	uxth	r3, r3
 8001ca0:	747b      	strb	r3, [r7, #17]

    /* Variable to get the balance bytes */
    uint16_t bal_byte = 0;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	81fb      	strh	r3, [r7, #14]

    /* Variable to define temporary read/write length */
    uint16_t read_write_len = 0;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	81bb      	strh	r3, [r7, #12]

    /* Disable advanced power save mode */
    rslt = bmi2_set_adv_power_save(BMI2_DISABLE, dev);
 8001caa:	6879      	ldr	r1, [r7, #4]
 8001cac:	2000      	movs	r0, #0
 8001cae:	f7ff fac2 	bl	8001236 <bmi2_set_adv_power_save>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	75fb      	strb	r3, [r7, #23]
    if (rslt == BMI2_OK)
 8001cb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f040 8088 	bne.w	8001dd0 <write_config_file+0x156>
    {
        /* Disable loading of the configuration */
        rslt = set_config_load(BMI2_DISABLE, dev);
 8001cc0:	6879      	ldr	r1, [r7, #4]
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f000 f88a 	bl	8001ddc <set_config_load>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI2_OK)
 8001ccc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d17d      	bne.n	8001dd0 <write_config_file+0x156>
        {
            if (!remain)
 8001cd4:	7c7b      	ldrb	r3, [r7, #17]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d11c      	bne.n	8001d14 <write_config_file+0x9a>
            {
                /* Write the configuration file */
                for (index = 0; (index < config_size) && (rslt == BMI2_OK); index += dev->read_write_len)
 8001cda:	2300      	movs	r3, #0
 8001cdc:	82bb      	strh	r3, [r7, #20]
 8001cde:	e010      	b.n	8001d02 <write_config_file+0x88>
                {
                    rslt = upload_file((dev->config_file_ptr + index), index, dev->read_write_len, dev);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	695a      	ldr	r2, [r3, #20]
 8001ce4:	8abb      	ldrh	r3, [r7, #20]
 8001ce6:	18d0      	adds	r0, r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	89da      	ldrh	r2, [r3, #14]
 8001cec:	8ab9      	ldrh	r1, [r7, #20]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f000 f8a6 	bl	8001e40 <upload_file>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	75fb      	strb	r3, [r7, #23]
                for (index = 0; (index < config_size) && (rslt == BMI2_OK); index += dev->read_write_len)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	89da      	ldrh	r2, [r3, #14]
 8001cfc:	8abb      	ldrh	r3, [r7, #20]
 8001cfe:	4413      	add	r3, r2
 8001d00:	82bb      	strh	r3, [r7, #20]
 8001d02:	8aba      	ldrh	r2, [r7, #20]
 8001d04:	8a7b      	ldrh	r3, [r7, #18]
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d24e      	bcs.n	8001da8 <write_config_file+0x12e>
 8001d0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0e6      	beq.n	8001ce0 <write_config_file+0x66>
 8001d12:	e049      	b.n	8001da8 <write_config_file+0x12e>
                }
            }
            else
            {
                /* Get the balance bytes */
                bal_byte = (uint16_t) config_size - (uint16_t) remain;
 8001d14:	7c7b      	ldrb	r3, [r7, #17]
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	8a7a      	ldrh	r2, [r7, #18]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	81fb      	strh	r3, [r7, #14]

                /* Write the configuration file for the balancem bytes */
                for (index = 0; (index < bal_byte) && (rslt == BMI2_OK); index += dev->read_write_len)
 8001d1e:	2300      	movs	r3, #0
 8001d20:	82bb      	strh	r3, [r7, #20]
 8001d22:	e010      	b.n	8001d46 <write_config_file+0xcc>
                {
                    rslt = upload_file((dev->config_file_ptr + index), index, dev->read_write_len, dev);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	695a      	ldr	r2, [r3, #20]
 8001d28:	8abb      	ldrh	r3, [r7, #20]
 8001d2a:	18d0      	adds	r0, r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	89da      	ldrh	r2, [r3, #14]
 8001d30:	8ab9      	ldrh	r1, [r7, #20]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f000 f884 	bl	8001e40 <upload_file>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	75fb      	strb	r3, [r7, #23]
                for (index = 0; (index < bal_byte) && (rslt == BMI2_OK); index += dev->read_write_len)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	89da      	ldrh	r2, [r3, #14]
 8001d40:	8abb      	ldrh	r3, [r7, #20]
 8001d42:	4413      	add	r3, r2
 8001d44:	82bb      	strh	r3, [r7, #20]
 8001d46:	8aba      	ldrh	r2, [r7, #20]
 8001d48:	89fb      	ldrh	r3, [r7, #14]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d203      	bcs.n	8001d56 <write_config_file+0xdc>
 8001d4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0e6      	beq.n	8001d24 <write_config_file+0xaa>
                }

                if (rslt == BMI2_OK)
 8001d56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d124      	bne.n	8001da8 <write_config_file+0x12e>
                {
                    /* Update length in a temporary variable */
                    read_write_len = dev->read_write_len;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	89db      	ldrh	r3, [r3, #14]
 8001d62:	81bb      	strh	r3, [r7, #12]

                    /* Write the remaining bytes in 2 bytes length */
                    dev->read_write_len = 2;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2202      	movs	r2, #2
 8001d68:	81da      	strh	r2, [r3, #14]

                    /* Write the configuration file for the remaining bytes */
                    for (index = bal_byte;
 8001d6a:	89fb      	ldrh	r3, [r7, #14]
 8001d6c:	82bb      	strh	r3, [r7, #20]
 8001d6e:	e010      	b.n	8001d92 <write_config_file+0x118>
                         (index < config_size) && (rslt == BMI2_OK);
                         index += dev->read_write_len)
                    {
                        rslt = upload_file((dev->config_file_ptr + index), index, dev->read_write_len, dev);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	695a      	ldr	r2, [r3, #20]
 8001d74:	8abb      	ldrh	r3, [r7, #20]
 8001d76:	18d0      	adds	r0, r2, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	89da      	ldrh	r2, [r3, #14]
 8001d7c:	8ab9      	ldrh	r1, [r7, #20]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f000 f85e 	bl	8001e40 <upload_file>
 8001d84:	4603      	mov	r3, r0
 8001d86:	75fb      	strb	r3, [r7, #23]
                         index += dev->read_write_len)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	89da      	ldrh	r2, [r3, #14]
 8001d8c:	8abb      	ldrh	r3, [r7, #20]
 8001d8e:	4413      	add	r3, r2
 8001d90:	82bb      	strh	r3, [r7, #20]
                         (index < config_size) && (rslt == BMI2_OK);
 8001d92:	8aba      	ldrh	r2, [r7, #20]
 8001d94:	8a7b      	ldrh	r3, [r7, #18]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d203      	bcs.n	8001da2 <write_config_file+0x128>
 8001d9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d0e6      	beq.n	8001d70 <write_config_file+0xf6>
                    }

                    /* Restore the user set length back from the temporary variable */
                    dev->read_write_len = read_write_len;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	89ba      	ldrh	r2, [r7, #12]
 8001da6:	81da      	strh	r2, [r3, #14]
                }
            }

            if (rslt == BMI2_OK)
 8001da8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d10f      	bne.n	8001dd0 <write_config_file+0x156>
            {
                /* Enable loading of the configuration */
                rslt = set_config_load(BMI2_ENABLE, dev);
 8001db0:	6879      	ldr	r1, [r7, #4]
 8001db2:	2001      	movs	r0, #1
 8001db4:	f000 f812 	bl	8001ddc <set_config_load>
 8001db8:	4603      	mov	r3, r0
 8001dba:	75fb      	strb	r3, [r7, #23]

                if (rslt == BMI2_OK)
 8001dbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d105      	bne.n	8001dd0 <write_config_file+0x156>
                {
                    /* Enable advanced power save mode */
                    rslt = bmi2_set_adv_power_save(BMI2_ENABLE, dev);
 8001dc4:	6879      	ldr	r1, [r7, #4]
 8001dc6:	2001      	movs	r0, #1
 8001dc8:	f7ff fa35 	bl	8001236 <bmi2_set_adv_power_save>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	75fb      	strb	r3, [r7, #23]
                }
            }
        }
    }

    return rslt;
 8001dd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3718      	adds	r7, #24
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <set_config_load>:
/*!
 * @brief This internal API enables/disables the loading of the configuration
 * file.
 */
static int8_t set_config_load(uint8_t enable, struct bmi2_dev *dev)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	6039      	str	r1, [r7, #0]
 8001de6:	71fb      	strb	r3, [r7, #7]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data = 0;
 8001de8:	2300      	movs	r3, #0
 8001dea:	73bb      	strb	r3, [r7, #14]

    rslt = bmi2_get_regs(BMI2_INIT_CTRL_ADDR, &reg_data, 1, dev);
 8001dec:	f107 010e 	add.w	r1, r7, #14
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	2201      	movs	r2, #1
 8001df4:	2059      	movs	r0, #89	@ 0x59
 8001df6:	f7ff f8d7 	bl	8000fa8 <bmi2_get_regs>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 8001dfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d116      	bne.n	8001e34 <set_config_load+0x58>
    {
        reg_data = BMI2_SET_BIT_POS0(reg_data, BMI2_CONF_LOAD_EN, enable);
 8001e06:	7bbb      	ldrb	r3, [r7, #14]
 8001e08:	b25b      	sxtb	r3, r3
 8001e0a:	f023 0301 	bic.w	r3, r3, #1
 8001e0e:	b25a      	sxtb	r2, r3
 8001e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	b25b      	sxtb	r3, r3
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	b25b      	sxtb	r3, r3
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	73bb      	strb	r3, [r7, #14]
        rslt = bmi2_set_regs(BMI2_INIT_CTRL_ADDR, &reg_data, 1, dev);
 8001e22:	f107 010e 	add.w	r1, r7, #14
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	2059      	movs	r0, #89	@ 0x59
 8001e2c:	f7ff f92f 	bl	800108e <bmi2_set_regs>
 8001e30:	4603      	mov	r3, r0
 8001e32:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001e34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3710      	adds	r7, #16
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <upload_file>:

/*!
 * @brief This internal API loads the configuration file.
 */
static int8_t upload_file(const uint8_t *config_data, uint16_t index, uint16_t write_len, struct bmi2_dev *dev)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	607b      	str	r3, [r7, #4]
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	817b      	strh	r3, [r7, #10]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	813b      	strh	r3, [r7, #8]
    /* Variable to define error */
    int8_t rslt;

    /* Array to store address */
    uint8_t addr_array[2] = { 0 };
 8001e52:	2300      	movs	r3, #0
 8001e54:	82bb      	strh	r3, [r7, #20]

    if (config_data != NULL)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d024      	beq.n	8001ea6 <upload_file+0x66>
    {
        /* Store 0 to 3 bits of address in first byte */
        addr_array[0] = (uint8_t)((index / 2) & 0x0F);
 8001e5c:	897b      	ldrh	r3, [r7, #10]
 8001e5e:	085b      	lsrs	r3, r3, #1
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	f003 030f 	and.w	r3, r3, #15
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	753b      	strb	r3, [r7, #20]

        /* Store 4 to 11 bits of address in the second byte */
        addr_array[1] = (uint8_t)((index / 2) >> 4);
 8001e6c:	897b      	ldrh	r3, [r7, #10]
 8001e6e:	085b      	lsrs	r3, r3, #1
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	091b      	lsrs	r3, r3, #4
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	757b      	strb	r3, [r7, #21]

        /* Write the 2 bytes of address in consecutive locations */
        rslt = bmi2_set_regs(BMI2_INIT_ADDR_0, addr_array, 2, dev);
 8001e7a:	f107 0114 	add.w	r1, r7, #20
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2202      	movs	r2, #2
 8001e82:	205b      	movs	r0, #91	@ 0x5b
 8001e84:	f7ff f903 	bl	800108e <bmi2_set_regs>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI2_OK)
 8001e8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d10a      	bne.n	8001eaa <upload_file+0x6a>
        {
            /* Burst write configuration file data corresponding to user set length */
            rslt = bmi2_set_regs(BMI2_INIT_DATA_ADDR, (uint8_t *)config_data, write_len, dev);
 8001e94:	893a      	ldrh	r2, [r7, #8]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	68f9      	ldr	r1, [r7, #12]
 8001e9a:	205e      	movs	r0, #94	@ 0x5e
 8001e9c:	f7ff f8f7 	bl	800108e <bmi2_set_regs>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	75fb      	strb	r3, [r7, #23]
 8001ea4:	e001      	b.n	8001eaa <upload_file+0x6a>
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 8001ea6:	23ff      	movs	r3, #255	@ 0xff
 8001ea8:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001eaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <validate_bw_perf_mode>:
/*!
 * @brief This internal API validates bandwidth and performance mode of the
 * accelerometer set by the user.
 */
static int8_t validate_bw_perf_mode(uint8_t *bandwidth, uint8_t *perf_mode, struct bmi2_dev *dev)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b086      	sub	sp, #24
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	60f8      	str	r0, [r7, #12]
 8001ebe:	60b9      	str	r1, [r7, #8]
 8001ec0:	607a      	str	r2, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Validate and auto-correct performance mode */
    rslt = check_boundary_val(perf_mode, BMI2_POWER_OPT_MODE, BMI2_PERF_OPT_MODE, dev);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	68b8      	ldr	r0, [r7, #8]
 8001eca:	f000 fe58 	bl	8002b7e <check_boundary_val>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	75fb      	strb	r3, [r7, #23]
    if (rslt == BMI2_OK)
 8001ed2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d114      	bne.n	8001f04 <validate_bw_perf_mode+0x4e>
    {
        /* Validate and auto-correct bandwidth parameter */
        if (*perf_mode == BMI2_PERF_OPT_MODE)
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d108      	bne.n	8001ef4 <validate_bw_perf_mode+0x3e>
        {
            /* Validate for continuous filter mode */
            rslt = check_boundary_val(bandwidth, BMI2_ACC_OSR4_AVG1, BMI2_ACC_CIC_AVG8, dev);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2203      	movs	r2, #3
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	f000 fe48 	bl	8002b7e <check_boundary_val>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	75fb      	strb	r3, [r7, #23]
 8001ef2:	e007      	b.n	8001f04 <validate_bw_perf_mode+0x4e>
        }
        else
        {
            /* Validate for CIC averaging mode */
            rslt = check_boundary_val(bandwidth, BMI2_ACC_OSR4_AVG1, BMI2_ACC_RES_AVG128, dev);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2207      	movs	r2, #7
 8001ef8:	2100      	movs	r1, #0
 8001efa:	68f8      	ldr	r0, [r7, #12]
 8001efc:	f000 fe3f 	bl	8002b7e <check_boundary_val>
 8001f00:	4603      	mov	r3, r0
 8001f02:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 8001f04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3718      	adds	r7, #24
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <validate_odr_range>:
/*!
 * @brief This internal API validates ODR and range of the accelerometer set by
 * the user.
 */
static int8_t validate_odr_range(uint8_t *odr, uint8_t *range, struct bmi2_dev *dev)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Validate and auto correct ODR */
    rslt = check_boundary_val(odr, BMI2_ACC_ODR_0_78HZ, BMI2_ACC_ODR_1600HZ, dev);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	220c      	movs	r2, #12
 8001f20:	2101      	movs	r1, #1
 8001f22:	68f8      	ldr	r0, [r7, #12]
 8001f24:	f000 fe2b 	bl	8002b7e <check_boundary_val>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	75fb      	strb	r3, [r7, #23]
    if (rslt == BMI2_OK)
 8001f2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d107      	bne.n	8001f44 <validate_odr_range+0x34>
    {
        /* Validate and auto correct Range */
        rslt = check_boundary_val(range, BMI2_ACC_RANGE_2G, BMI2_ACC_RANGE_16G, dev);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2203      	movs	r2, #3
 8001f38:	2100      	movs	r1, #0
 8001f3a:	68b8      	ldr	r0, [r7, #8]
 8001f3c:	f000 fe1f 	bl	8002b7e <check_boundary_val>
 8001f40:	4603      	mov	r3, r0
 8001f42:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001f44:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <validate_gyro_config>:
/*!
 * @brief This internal API validates bandwidth, performance mode, low power/
 * high performance mode, ODR, and range set by the user.
 */
static int8_t validate_gyro_config(struct bmi2_gyro_config *config, struct bmi2_dev *dev)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Validate and auto-correct performance mode */
    rslt = check_boundary_val(&config->filter_perf, BMI2_POWER_OPT_MODE, BMI2_PERF_OPT_MODE, dev);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	1c98      	adds	r0, r3, #2
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	2201      	movs	r2, #1
 8001f62:	2100      	movs	r1, #0
 8001f64:	f000 fe0b 	bl	8002b7e <check_boundary_val>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 8001f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d13b      	bne.n	8001fec <validate_gyro_config+0x9c>
    {
        /* Validate and auto-correct bandwidth parameter */
        rslt = check_boundary_val(&config->bwp, BMI2_GYR_OSR4_MODE, BMI2_GYR_CIC_MODE, dev);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	1c58      	adds	r0, r3, #1
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	2203      	movs	r2, #3
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	f000 fdfe 	bl	8002b7e <check_boundary_val>
 8001f82:	4603      	mov	r3, r0
 8001f84:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI2_OK)
 8001f86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d12e      	bne.n	8001fec <validate_gyro_config+0x9c>
        {
            /* Validate and auto-correct low power/high-performance parameter */
            rslt = check_boundary_val(&config->noise_perf, BMI2_POWER_OPT_MODE, BMI2_PERF_OPT_MODE, dev);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	1d58      	adds	r0, r3, #5
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	2201      	movs	r2, #1
 8001f96:	2100      	movs	r1, #0
 8001f98:	f000 fdf1 	bl	8002b7e <check_boundary_val>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI2_OK)
 8001fa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d121      	bne.n	8001fec <validate_gyro_config+0x9c>
            {
                /* Validate and auto-correct ODR parameter */
                rslt = check_boundary_val(&config->odr, BMI2_GYR_ODR_25HZ, BMI2_GYR_ODR_3200HZ, dev);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	220d      	movs	r2, #13
 8001fae:	2106      	movs	r1, #6
 8001fb0:	f000 fde5 	bl	8002b7e <check_boundary_val>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMI2_OK)
 8001fb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d115      	bne.n	8001fec <validate_gyro_config+0x9c>
                {
                    /* Validate and auto-correct OIS range */
                    rslt = check_boundary_val(&config->ois_range, BMI2_GYR_OIS_250, BMI2_GYR_OIS_2000, dev);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	1cd8      	adds	r0, r3, #3
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	2100      	movs	r1, #0
 8001fca:	f000 fdd8 	bl	8002b7e <check_boundary_val>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	73fb      	strb	r3, [r7, #15]
                    if (rslt == BMI2_OK)
 8001fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d108      	bne.n	8001fec <validate_gyro_config+0x9c>
                    {
                        /* Validate and auto-correct range parameter */
                        rslt = check_boundary_val(&config->range, BMI2_GYR_RANGE_2000, BMI2_GYR_RANGE_125, dev);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	1d18      	adds	r0, r3, #4
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	2204      	movs	r2, #4
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	f000 fdcb 	bl	8002b7e <check_boundary_val>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8001fec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <cfg_error_status>:
/*!
 * @brief This internal API shows the error status when illegal sensor
 * configuration is set.
 */
static int8_t cfg_error_status(struct bmi2_dev *dev)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

    /* Variable to store data */
    uint8_t reg_data;

    /* Get error status of the set sensor configuration */
    rslt = bmi2_get_regs(BMI2_EVENT_ADDR, &reg_data, 1, dev);
 8002000:	f107 010e 	add.w	r1, r7, #14
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2201      	movs	r2, #1
 8002008:	201b      	movs	r0, #27
 800200a:	f7fe ffcd 	bl	8000fa8 <bmi2_get_regs>
 800200e:	4603      	mov	r3, r0
 8002010:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 8002012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d121      	bne.n	800205e <cfg_error_status+0x66>
    {
        reg_data = BMI2_GET_BITS(reg_data, BMI2_EVENT_FLAG);
 800201a:	7bbb      	ldrb	r3, [r7, #14]
 800201c:	109b      	asrs	r3, r3, #2
 800201e:	b2db      	uxtb	r3, r3
 8002020:	f003 0307 	and.w	r3, r3, #7
 8002024:	b2db      	uxtb	r3, r3
 8002026:	73bb      	strb	r3, [r7, #14]
        switch (reg_data)
 8002028:	7bbb      	ldrb	r3, [r7, #14]
 800202a:	2b03      	cmp	r3, #3
 800202c:	d816      	bhi.n	800205c <cfg_error_status+0x64>
 800202e:	a201      	add	r2, pc, #4	@ (adr r2, 8002034 <cfg_error_status+0x3c>)
 8002030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002034:	08002045 	.word	0x08002045
 8002038:	0800204b 	.word	0x0800204b
 800203c:	08002051 	.word	0x08002051
 8002040:	08002057 	.word	0x08002057
        {
            case BMI2_NO_ERROR:
                rslt = BMI2_OK;
 8002044:	2300      	movs	r3, #0
 8002046:	73fb      	strb	r3, [r7, #15]
                break;
 8002048:	e009      	b.n	800205e <cfg_error_status+0x66>
            case BMI2_ACC_ERROR:
                rslt = BMI2_E_ACC_INVALID_CFG;
 800204a:	23fb      	movs	r3, #251	@ 0xfb
 800204c:	73fb      	strb	r3, [r7, #15]
                break;
 800204e:	e006      	b.n	800205e <cfg_error_status+0x66>
            case BMI2_GYR_ERROR:
                rslt = BMI2_E_GYRO_INVALID_CFG;
 8002050:	23fa      	movs	r3, #250	@ 0xfa
 8002052:	73fb      	strb	r3, [r7, #15]
                break;
 8002054:	e003      	b.n	800205e <cfg_error_status+0x66>
            case BMI2_ACC_GYR_ERROR:
                rslt = BMI2_E_ACC_GYR_INVALID_CFG;
 8002056:	23f9      	movs	r3, #249	@ 0xf9
 8002058:	73fb      	strb	r3, [r7, #15]
                break;
 800205a:	e000      	b.n	800205e <cfg_error_status+0x66>
            default:
                break;
 800205c:	bf00      	nop
        }
    }

    return rslt;
 800205e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002062:	4618      	mov	r0, r3
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop

0800206c <set_aux_config>:
 * mode enable, manual burst read length, AUX burst read length and AUX read
 * address.
 * 3)It maps/un-maps data interrupts to that of hardware interrupt line.
 */
static int8_t set_aux_config(struct bmi2_aux_config *config, struct bmi2_dev *dev)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Validate auxiliary configurations */
    rslt = validate_aux_config(config, dev);
 8002076:	6839      	ldr	r1, [r7, #0]
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f000 fa3a 	bl	80024f2 <validate_aux_config>
 800207e:	4603      	mov	r3, r0
 8002080:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 8002082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d119      	bne.n	80020be <set_aux_config+0x52>
    {
        /* Enable/Disable auxiliary interface */
        rslt = set_aux_interface(config, dev);
 800208a:	6839      	ldr	r1, [r7, #0]
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f000 f8f8 	bl	8002282 <set_aux_interface>
 8002092:	4603      	mov	r3, r0
 8002094:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI2_OK)
 8002096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d10f      	bne.n	80020be <set_aux_config+0x52>
        {
            /* Set the auxiliary interface configurations */
            rslt = config_aux_interface(config, dev);
 800209e:	6839      	ldr	r1, [r7, #0]
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f000 f91f 	bl	80022e4 <config_aux_interface>
 80020a6:	4603      	mov	r3, r0
 80020a8:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI2_OK)
 80020aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d105      	bne.n	80020be <set_aux_config+0x52>
            {
                /* Set read out offset and ODR */
                rslt = config_aux(config, dev);
 80020b2:	6839      	ldr	r1, [r7, #0]
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f000 f9d7 	bl	8002468 <config_aux>
 80020ba:	4603      	mov	r3, r0
 80020bc:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80020be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <set_gyro_user_gain_config>:
/*!
 * @brief This internal API sets gyroscope user-gain configurations like gain
 * update value for x, y and z-axis.
 */
static int8_t set_gyro_user_gain_config(const struct bmi2_gyro_user_gain_config *config, struct bmi2_dev *dev)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b08a      	sub	sp, #40	@ 0x28
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
 80020d2:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t feat_config[BMI2_FEAT_SIZE_IN_BYTES] = { 0 };
 80020d4:	2300      	movs	r3, #0
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	f107 0310 	add.w	r3, r7, #16
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	605a      	str	r2, [r3, #4]
 80020e2:	609a      	str	r2, [r3, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 80020e4:	2300      	movs	r3, #0
 80020e6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    /* Variable to define index */
    uint8_t index = 0;
 80020ea:	2300      	movs	r3, #0
 80020ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    /* Variable to set flag */
    uint8_t feat_found;

    /* Initialize feature configuration for user-gain */
    struct bmi2_feature_config user_gain_config = { 0, 0, 0 };
 80020f0:	2300      	movs	r3, #0
 80020f2:	723b      	strb	r3, [r7, #8]
 80020f4:	2300      	movs	r3, #0
 80020f6:	727b      	strb	r3, [r7, #9]
 80020f8:	2300      	movs	r3, #0
 80020fa:	72bb      	strb	r3, [r7, #10]

    /* Copy the feature configuration address to a local pointer */
    uint16_t *data_p = (uint16_t *) (void *)feat_config;
 80020fc:	f107 030c 	add.w	r3, r7, #12
 8002100:	623b      	str	r3, [r7, #32]

    /* Search for user-gain feature and extract its configuration details */
    feat_found = bmi2_extract_input_feat_config(&user_gain_config, BMI2_GYRO_GAIN_UPDATE, dev);
 8002102:	f107 0308 	add.w	r3, r7, #8
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	2109      	movs	r1, #9
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff fd80 	bl	8001c10 <bmi2_extract_input_feat_config>
 8002110:	4603      	mov	r3, r0
 8002112:	77fb      	strb	r3, [r7, #31]
    if (feat_found)
 8002114:	7ffb      	ldrb	r3, [r7, #31]
 8002116:	2b00      	cmp	r3, #0
 8002118:	f000 80aa 	beq.w	8002270 <set_gyro_user_gain_config+0x1a6>
    {
        /* Get the configuration from the page where user-gain feature resides */
        rslt = bmi2_get_feat_config(user_gain_config.page, feat_config, dev);
 800211c:	7a7b      	ldrb	r3, [r7, #9]
 800211e:	f107 010c 	add.w	r1, r7, #12
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff fce1 	bl	8001aec <bmi2_get_feat_config>
 800212a:	4603      	mov	r3, r0
 800212c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (rslt == BMI2_OK)
 8002130:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002134:	2b00      	cmp	r3, #0
 8002136:	f040 809e 	bne.w	8002276 <set_gyro_user_gain_config+0x1ac>
        {
            /* Define the offset in bytes for user-gain select */
            idx = user_gain_config.start_addr;
 800213a:	7abb      	ldrb	r3, [r7, #10]
 800213c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get offset in words since all the features are set in words length */
            idx = idx / 2;
 8002140:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002144:	085b      	lsrs	r3, r3, #1
 8002146:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Set ratio_x */
            *(data_p + idx) = BMI2_SET_BIT_POS0(*(data_p + idx), BMI2_GYR_USER_GAIN_RATIO_X, config->ratio_x);
 800214a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800214e:	005b      	lsls	r3, r3, #1
 8002150:	6a3a      	ldr	r2, [r7, #32]
 8002152:	4413      	add	r3, r2
 8002154:	881b      	ldrh	r3, [r3, #0]
 8002156:	b21b      	sxth	r3, r3
 8002158:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800215c:	f023 0307 	bic.w	r3, r3, #7
 8002160:	b21a      	sxth	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	b21b      	sxth	r3, r3
 8002168:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800216c:	b21b      	sxth	r3, r3
 800216e:	4313      	orrs	r3, r2
 8002170:	b219      	sxth	r1, r3
 8002172:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	6a3a      	ldr	r2, [r7, #32]
 800217a:	4413      	add	r3, r2
 800217c:	b28a      	uxth	r2, r1
 800217e:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 word to set ratio_y */
            idx++;
 8002180:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002184:	3301      	adds	r3, #1
 8002186:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Set ratio_y */
            *(data_p + idx) = BMI2_SET_BIT_POS0(*(data_p + idx), BMI2_GYR_USER_GAIN_RATIO_Y, config->ratio_y);
 800218a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	6a3a      	ldr	r2, [r7, #32]
 8002192:	4413      	add	r3, r2
 8002194:	881b      	ldrh	r3, [r3, #0]
 8002196:	b21b      	sxth	r3, r3
 8002198:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800219c:	f023 0307 	bic.w	r3, r3, #7
 80021a0:	b21a      	sxth	r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	885b      	ldrh	r3, [r3, #2]
 80021a6:	b21b      	sxth	r3, r3
 80021a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80021ac:	b21b      	sxth	r3, r3
 80021ae:	4313      	orrs	r3, r2
 80021b0:	b219      	sxth	r1, r3
 80021b2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	6a3a      	ldr	r2, [r7, #32]
 80021ba:	4413      	add	r3, r2
 80021bc:	b28a      	uxth	r2, r1
 80021be:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 word to set ratio_z */
            idx++;
 80021c0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80021c4:	3301      	adds	r3, #1
 80021c6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Set ratio_z */
            *(data_p + idx) = BMI2_SET_BIT_POS0(*(data_p + idx), BMI2_GYR_USER_GAIN_RATIO_Z, config->ratio_z);
 80021ca:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	6a3a      	ldr	r2, [r7, #32]
 80021d2:	4413      	add	r3, r2
 80021d4:	881b      	ldrh	r3, [r3, #0]
 80021d6:	b21b      	sxth	r3, r3
 80021d8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80021dc:	f023 0307 	bic.w	r3, r3, #7
 80021e0:	b21a      	sxth	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	889b      	ldrh	r3, [r3, #4]
 80021e6:	b21b      	sxth	r3, r3
 80021e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80021ec:	b21b      	sxth	r3, r3
 80021ee:	4313      	orrs	r3, r2
 80021f0:	b219      	sxth	r1, r3
 80021f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	6a3a      	ldr	r2, [r7, #32]
 80021fa:	4413      	add	r3, r2
 80021fc:	b28a      	uxth	r2, r1
 80021fe:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to get the total length in words */
            idx++;
 8002200:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002204:	3301      	adds	r3, #1
 8002206:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get total length in bytes to copy from local pointer to the array */
            idx = (uint8_t)(idx * 2) - user_gain_config.start_addr;
 800220a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	b2da      	uxtb	r2, r3
 8002212:	7abb      	ldrb	r3, [r7, #10]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Copy the bytes to be set back to the array */
            for (index = 0; index < idx; index++)
 800221a:	2300      	movs	r3, #0
 800221c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002220:	e015      	b.n	800224e <set_gyro_user_gain_config+0x184>
            {
                feat_config[user_gain_config.start_addr +
                            index] = *((uint8_t *) data_p + user_gain_config.start_addr + index);
 8002222:	7abb      	ldrb	r3, [r7, #10]
 8002224:	461a      	mov	r2, r3
 8002226:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800222a:	4413      	add	r3, r2
 800222c:	6a3a      	ldr	r2, [r7, #32]
 800222e:	441a      	add	r2, r3
                feat_config[user_gain_config.start_addr +
 8002230:	7abb      	ldrb	r3, [r7, #10]
 8002232:	4619      	mov	r1, r3
 8002234:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002238:	440b      	add	r3, r1
                            index] = *((uint8_t *) data_p + user_gain_config.start_addr + index);
 800223a:	7812      	ldrb	r2, [r2, #0]
 800223c:	3328      	adds	r3, #40	@ 0x28
 800223e:	443b      	add	r3, r7
 8002240:	f803 2c1c 	strb.w	r2, [r3, #-28]
            for (index = 0; index < idx; index++)
 8002244:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002248:	3301      	adds	r3, #1
 800224a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800224e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002252:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002256:	429a      	cmp	r2, r3
 8002258:	d3e3      	bcc.n	8002222 <set_gyro_user_gain_config+0x158>
            }

            /* Set the configuration back to the page */
            rslt = bmi2_set_regs(BMI2_FEATURES_REG_ADDR, feat_config, BMI2_FEAT_SIZE_IN_BYTES, dev);
 800225a:	f107 010c 	add.w	r1, r7, #12
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	2210      	movs	r2, #16
 8002262:	2030      	movs	r0, #48	@ 0x30
 8002264:	f7fe ff13 	bl	800108e <bmi2_set_regs>
 8002268:	4603      	mov	r3, r0
 800226a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800226e:	e002      	b.n	8002276 <set_gyro_user_gain_config+0x1ac>
        }
    }
    else
    {
        rslt = BMI2_E_INVALID_SENSOR;
 8002270:	23f8      	movs	r3, #248	@ 0xf8
 8002272:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8002276:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800227a:	4618      	mov	r0, r3
 800227c:	3728      	adds	r7, #40	@ 0x28
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <set_aux_interface>:

/*!
 * @brief This internal API enables/disables auxiliary interface.
 */
static int8_t set_aux_interface(const struct bmi2_aux_config *config, struct bmi2_dev *dev)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b084      	sub	sp, #16
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
 800228a:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data;

    rslt = bmi2_get_regs(BMI2_IF_CONF_ADDR, &reg_data, 1, dev);
 800228c:	f107 010e 	add.w	r1, r7, #14
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	2201      	movs	r2, #1
 8002294:	206b      	movs	r0, #107	@ 0x6b
 8002296:	f7fe fe87 	bl	8000fa8 <bmi2_get_regs>
 800229a:	4603      	mov	r3, r0
 800229c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 800229e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d118      	bne.n	80022d8 <set_aux_interface+0x56>
    {
        reg_data = BMI2_SET_BITS(reg_data, BMI2_AUX_IF_EN, config->aux_en);
 80022a6:	7bbb      	ldrb	r3, [r7, #14]
 80022a8:	b25b      	sxtb	r3, r3
 80022aa:	f023 0320 	bic.w	r3, r3, #32
 80022ae:	b25a      	sxtb	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	015b      	lsls	r3, r3, #5
 80022b6:	b25b      	sxtb	r3, r3
 80022b8:	f003 0320 	and.w	r3, r3, #32
 80022bc:	b25b      	sxtb	r3, r3
 80022be:	4313      	orrs	r3, r2
 80022c0:	b25b      	sxtb	r3, r3
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	73bb      	strb	r3, [r7, #14]

        /* Enable/Disable auxiliary interface */
        rslt = bmi2_set_regs(BMI2_IF_CONF_ADDR, &reg_data, 1, dev);
 80022c6:	f107 010e 	add.w	r1, r7, #14
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	2201      	movs	r2, #1
 80022ce:	206b      	movs	r0, #107	@ 0x6b
 80022d0:	f7fe fedd 	bl	800108e <bmi2_set_regs>
 80022d4:	4603      	mov	r3, r0
 80022d6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80022d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <config_aux_interface>:
 *
 * @note Auxiliary sensor should not be busy when configuring aux_i2c_addr,
 * man_rd_burst_len, aux_rd_burst_len and aux_rd_addr.
 */
static int8_t config_aux_interface(const struct bmi2_aux_config *config, struct bmi2_dev *dev)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 80022ee:	2300      	movs	r3, #0
 80022f0:	81bb      	strh	r3, [r7, #12]

    /* Variable to store status */
    uint8_t status = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	72fb      	strb	r3, [r7, #11]

    /* Variable to define count */
    uint8_t count = 0;
 80022f6:	2300      	movs	r3, #0
 80022f8:	73bb      	strb	r3, [r7, #14]

    rslt = bmi2_get_regs(BMI2_AUX_DEV_ID_ADDR, reg_data, 2, dev);
 80022fa:	f107 010c 	add.w	r1, r7, #12
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	2202      	movs	r2, #2
 8002302:	204b      	movs	r0, #75	@ 0x4b
 8002304:	f7fe fe50 	bl	8000fa8 <bmi2_get_regs>
 8002308:	4603      	mov	r3, r0
 800230a:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 800230c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002310:	2b00      	cmp	r3, #0
 8002312:	f040 80a3 	bne.w	800245c <config_aux_interface+0x178>
    {
        /* Set I2C address for AUX sensor */
        reg_data[0] = BMI2_SET_BITS(reg_data[0], BMI2_AUX_SET_I2C_ADDR, config->i2c_device_addr);
 8002316:	7b3b      	ldrb	r3, [r7, #12]
 8002318:	b25b      	sxtb	r3, r3
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	b25a      	sxtb	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	79db      	ldrb	r3, [r3, #7]
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	b25b      	sxtb	r3, r3
 8002328:	4313      	orrs	r3, r2
 800232a:	b25b      	sxtb	r3, r3
 800232c:	b2db      	uxtb	r3, r3
 800232e:	733b      	strb	r3, [r7, #12]

        /* Set the AUX IF to either manual or auto mode */
        reg_data[1] = BMI2_SET_BITS(reg_data[1], BMI2_AUX_MAN_MODE_EN, config->manual_en);
 8002330:	7b7b      	ldrb	r3, [r7, #13]
 8002332:	b25b      	sxtb	r3, r3
 8002334:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002338:	b25a      	sxtb	r2, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	785b      	ldrb	r3, [r3, #1]
 800233e:	01db      	lsls	r3, r3, #7
 8002340:	b25b      	sxtb	r3, r3
 8002342:	4313      	orrs	r3, r2
 8002344:	b25b      	sxtb	r3, r3
 8002346:	b2db      	uxtb	r3, r3
 8002348:	737b      	strb	r3, [r7, #13]

        /* Enables FCU write command on AUX IF for auxiliary sensors that need a trigger */
        reg_data[1] = BMI2_SET_BITS(reg_data[1], BMI2_AUX_FCU_WR_EN, config->fcu_write_en);
 800234a:	7b7b      	ldrb	r3, [r7, #13]
 800234c:	b25b      	sxtb	r3, r3
 800234e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002352:	b25a      	sxtb	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	789b      	ldrb	r3, [r3, #2]
 8002358:	019b      	lsls	r3, r3, #6
 800235a:	b25b      	sxtb	r3, r3
 800235c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002360:	b25b      	sxtb	r3, r3
 8002362:	4313      	orrs	r3, r2
 8002364:	b25b      	sxtb	r3, r3
 8002366:	b2db      	uxtb	r3, r3
 8002368:	737b      	strb	r3, [r7, #13]

        /* Set the burst read length for manual mode */
        reg_data[1] = BMI2_SET_BITS(reg_data[1], BMI2_AUX_MAN_READ_BURST, config->man_rd_burst);
 800236a:	7b7b      	ldrb	r3, [r7, #13]
 800236c:	b25b      	sxtb	r3, r3
 800236e:	f023 030c 	bic.w	r3, r3, #12
 8002372:	b25a      	sxtb	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	78db      	ldrb	r3, [r3, #3]
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	b25b      	sxtb	r3, r3
 800237c:	f003 030c 	and.w	r3, r3, #12
 8002380:	b25b      	sxtb	r3, r3
 8002382:	4313      	orrs	r3, r2
 8002384:	b25b      	sxtb	r3, r3
 8002386:	b2db      	uxtb	r3, r3
 8002388:	737b      	strb	r3, [r7, #13]

        /* Set the burst read length for data mode */
        reg_data[1] = BMI2_SET_BIT_POS0(reg_data[1], BMI2_AUX_READ_BURST, config->aux_rd_burst);
 800238a:	7b7b      	ldrb	r3, [r7, #13]
 800238c:	b25b      	sxtb	r3, r3
 800238e:	f023 0303 	bic.w	r3, r3, #3
 8002392:	b25a      	sxtb	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	791b      	ldrb	r3, [r3, #4]
 8002398:	b25b      	sxtb	r3, r3
 800239a:	f003 0303 	and.w	r3, r3, #3
 800239e:	b25b      	sxtb	r3, r3
 80023a0:	4313      	orrs	r3, r2
 80023a2:	b25b      	sxtb	r3, r3
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	737b      	strb	r3, [r7, #13]
        for (;;)
        {
            /* Check if auxiliary sensor is busy */
            rslt = bmi2_get_status(&status, dev);
 80023a8:	f107 030b 	add.w	r3, r7, #11
 80023ac:	6839      	ldr	r1, [r7, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7ff fab5 	bl	800191e <bmi2_get_status>
 80023b4:	4603      	mov	r3, r0
 80023b6:	73fb      	strb	r3, [r7, #15]
            if ((rslt == BMI2_OK) && (!(status & BMI2_AUX_BUSY)))
 80023b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d13b      	bne.n	8002438 <config_aux_interface+0x154>
 80023c0:	7afb      	ldrb	r3, [r7, #11]
 80023c2:	f003 0304 	and.w	r3, r3, #4
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d136      	bne.n	8002438 <config_aux_interface+0x154>
            {
                /* Set the configurations if AUX is not busy */
                rslt = bmi2_set_regs(BMI2_AUX_DEV_ID_ADDR, reg_data, 2, dev);
 80023ca:	f107 010c 	add.w	r1, r7, #12
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	2202      	movs	r2, #2
 80023d2:	204b      	movs	r0, #75	@ 0x4b
 80023d4:	f7fe fe5b 	bl	800108e <bmi2_set_regs>
 80023d8:	4603      	mov	r3, r0
 80023da:	73fb      	strb	r3, [r7, #15]
                dev->delay_us(1000, dev->intf_ptr);
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	6852      	ldr	r2, [r2, #4]
 80023e4:	4611      	mov	r1, r2
 80023e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023ea:	4798      	blx	r3
                if (rslt == BMI2_OK)
 80023ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d132      	bne.n	800245a <config_aux_interface+0x176>
                {
                    /* If data mode */
                    if (!config->manual_en)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	785b      	ldrb	r3, [r3, #1]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d115      	bne.n	8002428 <config_aux_interface+0x144>
                    {
                        /* Disable manual enable flag in device structure */
                        dev->aux_man_en = 0;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	2200      	movs	r2, #0
 8002400:	76da      	strb	r2, [r3, #27]

                        /* Set the read address of the AUX sensor */
                        rslt = bmi2_set_regs(BMI2_AUX_RD_ADDR, (uint8_t *) &config->read_addr, 1, dev);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f103 0108 	add.w	r1, r3, #8
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	2201      	movs	r2, #1
 800240c:	204d      	movs	r0, #77	@ 0x4d
 800240e:	f7fe fe3e 	bl	800108e <bmi2_set_regs>
 8002412:	4603      	mov	r3, r0
 8002414:	73fb      	strb	r3, [r7, #15]
                        dev->delay_us(1000, dev->intf_ptr);
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241a:	683a      	ldr	r2, [r7, #0]
 800241c:	6852      	ldr	r2, [r2, #4]
 800241e:	4611      	mov	r1, r2
 8002420:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002424:	4798      	blx	r3
                        dev->aux_man_rd_burst_len = config->man_rd_burst;
                    }
                }

                /* Break after setting the register */
                break;
 8002426:	e018      	b.n	800245a <config_aux_interface+0x176>
                        dev->aux_man_en = 1;
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	2201      	movs	r2, #1
 800242c:	76da      	strb	r2, [r3, #27]
                        dev->aux_man_rd_burst_len = config->man_rd_burst;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	78da      	ldrb	r2, [r3, #3]
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	771a      	strb	r2, [r3, #28]
                break;
 8002436:	e010      	b.n	800245a <config_aux_interface+0x176>
            }

            /* Increment count after every 10 seconds */
            dev->delay_us(10000, dev->intf_ptr);
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	6852      	ldr	r2, [r2, #4]
 8002440:	4611      	mov	r1, r2
 8002442:	f242 7010 	movw	r0, #10000	@ 0x2710
 8002446:	4798      	blx	r3
            count++;
 8002448:	7bbb      	ldrb	r3, [r7, #14]
 800244a:	3301      	adds	r3, #1
 800244c:	73bb      	strb	r3, [r7, #14]

            /* Break after 2 seconds if AUX still busy - since slowest ODR is 0.78Hz*/
            if (count > 20)
 800244e:	7bbb      	ldrb	r3, [r7, #14]
 8002450:	2b14      	cmp	r3, #20
 8002452:	d9a9      	bls.n	80023a8 <config_aux_interface+0xc4>
            {
                rslt = BMI2_E_AUX_BUSY;
 8002454:	23f1      	movs	r3, #241	@ 0xf1
 8002456:	73fb      	strb	r3, [r7, #15]
                break;
 8002458:	e000      	b.n	800245c <config_aux_interface+0x178>
                break;
 800245a:	bf00      	nop
            }
        }
    }

    return rslt;
 800245c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002460:	4618      	mov	r0, r3
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <config_aux>:
/*!
 * @brief This internal API triggers read out offset and sets ODR of the
 * auxiliary sensor.
 */
static int8_t config_aux(const struct bmi2_aux_config *config, struct bmi2_dev *dev)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data;

    rslt = bmi2_get_regs(BMI2_AUX_CONF_ADDR, &reg_data, 1, dev);
 8002472:	f107 010e 	add.w	r1, r7, #14
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	2201      	movs	r2, #1
 800247a:	2044      	movs	r0, #68	@ 0x44
 800247c:	f7fe fd94 	bl	8000fa8 <bmi2_get_regs>
 8002480:	4603      	mov	r3, r0
 8002482:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 8002484:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d12c      	bne.n	80024e6 <config_aux+0x7e>
    {
        /* Trigger read out offset */
        reg_data = BMI2_SET_BITS(reg_data, BMI2_AUX_OFFSET_READ_OUT, config->offset);
 800248c:	7bbb      	ldrb	r3, [r7, #14]
 800248e:	b25b      	sxtb	r3, r3
 8002490:	f003 030f 	and.w	r3, r3, #15
 8002494:	b25a      	sxtb	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	799b      	ldrb	r3, [r3, #6]
 800249a:	011b      	lsls	r3, r3, #4
 800249c:	b25b      	sxtb	r3, r3
 800249e:	4313      	orrs	r3, r2
 80024a0:	b25b      	sxtb	r3, r3
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	73bb      	strb	r3, [r7, #14]

        /* Set ODR */
        reg_data = BMI2_SET_BIT_POS0(reg_data, BMI2_AUX_ODR_EN, config->odr);
 80024a6:	7bbb      	ldrb	r3, [r7, #14]
 80024a8:	b25b      	sxtb	r3, r3
 80024aa:	f023 030f 	bic.w	r3, r3, #15
 80024ae:	b25a      	sxtb	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	795b      	ldrb	r3, [r3, #5]
 80024b4:	b25b      	sxtb	r3, r3
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	b25b      	sxtb	r3, r3
 80024bc:	4313      	orrs	r3, r2
 80024be:	b25b      	sxtb	r3, r3
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	73bb      	strb	r3, [r7, #14]

        /* Set auxiliary configuration register */
        rslt = bmi2_set_regs(BMI2_AUX_CONF_ADDR, &reg_data, 1, dev);
 80024c4:	f107 010e 	add.w	r1, r7, #14
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	2201      	movs	r2, #1
 80024cc:	2044      	movs	r0, #68	@ 0x44
 80024ce:	f7fe fdde 	bl	800108e <bmi2_set_regs>
 80024d2:	4603      	mov	r3, r0
 80024d4:	73fb      	strb	r3, [r7, #15]
        dev->delay_us(1000, dev->intf_ptr);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	683a      	ldr	r2, [r7, #0]
 80024dc:	6852      	ldr	r2, [r2, #4]
 80024de:	4611      	mov	r1, r2
 80024e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024e4:	4798      	blx	r3
    }

    return rslt;
 80024e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3710      	adds	r7, #16
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <validate_aux_config>:

/*!
 * @brief This internal API validates auxiliary configuration set by the user.
 */
static int8_t validate_aux_config(struct bmi2_aux_config *config, struct bmi2_dev *dev)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b084      	sub	sp, #16
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
 80024fa:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Validate ODR for auxiliary sensor */
    rslt = check_boundary_val(&config->odr, BMI2_AUX_ODR_0_78HZ, BMI2_AUX_ODR_800HZ, dev);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	1d58      	adds	r0, r3, #5
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	220b      	movs	r2, #11
 8002504:	2101      	movs	r1, #1
 8002506:	f000 fb3a 	bl	8002b7e <check_boundary_val>
 800250a:	4603      	mov	r3, r0
 800250c:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800250e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <get_accel_config>:
/*!
 * @brief This internal API gets accelerometer configurations like ODR,
 * bandwidth, performance mode and g-range.
 */
static int8_t get_accel_config(struct bmi2_accel_config *config, struct bmi2_dev *dev)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b084      	sub	sp, #16
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
 8002522:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 8002524:	2300      	movs	r3, #0
 8002526:	81bb      	strh	r3, [r7, #12]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8002528:	6838      	ldr	r0, [r7, #0]
 800252a:	f000 fc56 	bl	8002dda <null_ptr_check>
 800252e:	4603      	mov	r3, r0
 8002530:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMI2_OK) && (config != NULL))
 8002532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d129      	bne.n	800258e <get_accel_config+0x74>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d026      	beq.n	800258e <get_accel_config+0x74>
    {
        /* Read the sensor configuration details */
        rslt = bmi2_get_regs(BMI2_ACC_CONF_ADDR, data_array, 2, dev);
 8002540:	f107 010c 	add.w	r1, r7, #12
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	2202      	movs	r2, #2
 8002548:	2040      	movs	r0, #64	@ 0x40
 800254a:	f7fe fd2d 	bl	8000fa8 <bmi2_get_regs>
 800254e:	4603      	mov	r3, r0
 8002550:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI2_OK)
 8002552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d11b      	bne.n	8002592 <get_accel_config+0x78>
        {
            /* Get accelerometer performance mode */
            config->filter_perf = BMI2_GET_BITS(data_array[0], BMI2_ACC_FILTER_PERF_MODE);
 800255a:	7b3b      	ldrb	r3, [r7, #12]
 800255c:	09db      	lsrs	r3, r3, #7
 800255e:	b2da      	uxtb	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	709a      	strb	r2, [r3, #2]

            /* Get accelerometer bandwidth */
            config->bwp = BMI2_GET_BITS(data_array[0], BMI2_ACC_BW_PARAM);
 8002564:	7b3b      	ldrb	r3, [r7, #12]
 8002566:	111b      	asrs	r3, r3, #4
 8002568:	b2db      	uxtb	r3, r3
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	b2da      	uxtb	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	705a      	strb	r2, [r3, #1]

            /* Get accelerometer ODR */
            config->odr = BMI2_GET_BIT_POS0(data_array[0], BMI2_ACC_ODR);
 8002574:	7b3b      	ldrb	r3, [r7, #12]
 8002576:	f003 030f 	and.w	r3, r3, #15
 800257a:	b2da      	uxtb	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	701a      	strb	r2, [r3, #0]

            /* Get accelerometer range */
            config->range = BMI2_GET_BIT_POS0(data_array[1], BMI2_ACC_RANGE);
 8002580:	7b7b      	ldrb	r3, [r7, #13]
 8002582:	f003 0303 	and.w	r3, r3, #3
 8002586:	b2da      	uxtb	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	70da      	strb	r2, [r3, #3]
        if (rslt == BMI2_OK)
 800258c:	e001      	b.n	8002592 <get_accel_config+0x78>
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 800258e:	23ff      	movs	r3, #255	@ 0xff
 8002590:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002592:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <get_gyro_config>:
/*!
 * @brief This internal API gets gyroscope configurations like ODR, bandwidth,
 * low power/high performance mode, performance mode and range.
 */
static int8_t get_gyro_config(struct bmi2_gyro_config *config, struct bmi2_dev *dev)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b084      	sub	sp, #16
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
 80025a6:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 80025a8:	2300      	movs	r3, #0
 80025aa:	81bb      	strh	r3, [r7, #12]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 80025ac:	6838      	ldr	r0, [r7, #0]
 80025ae:	f000 fc14 	bl	8002dda <null_ptr_check>
 80025b2:	4603      	mov	r3, r0
 80025b4:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMI2_OK) && (config != NULL))
 80025b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d139      	bne.n	8002632 <get_gyro_config+0x94>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d036      	beq.n	8002632 <get_gyro_config+0x94>
    {
        /* Read the sensor configuration details */
        rslt = bmi2_get_regs(BMI2_GYR_CONF_ADDR, data_array, 2, dev);
 80025c4:	f107 010c 	add.w	r1, r7, #12
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	2202      	movs	r2, #2
 80025cc:	2042      	movs	r0, #66	@ 0x42
 80025ce:	f7fe fceb 	bl	8000fa8 <bmi2_get_regs>
 80025d2:	4603      	mov	r3, r0
 80025d4:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI2_OK)
 80025d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d12b      	bne.n	8002636 <get_gyro_config+0x98>
        {
            /* Get gyroscope performance mode */
            config->filter_perf = BMI2_GET_BITS(data_array[0], BMI2_GYR_FILTER_PERF_MODE);
 80025de:	7b3b      	ldrb	r3, [r7, #12]
 80025e0:	09db      	lsrs	r3, r3, #7
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	709a      	strb	r2, [r3, #2]

            /* Get gyroscope noise performance mode */
            config->noise_perf = BMI2_GET_BITS(data_array[0], BMI2_GYR_NOISE_PERF_MODE);
 80025e8:	7b3b      	ldrb	r3, [r7, #12]
 80025ea:	119b      	asrs	r3, r3, #6
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	715a      	strb	r2, [r3, #5]

            /* Get gyroscope bandwidth */
            config->bwp = BMI2_GET_BITS(data_array[0], BMI2_GYR_BW_PARAM);
 80025f8:	7b3b      	ldrb	r3, [r7, #12]
 80025fa:	111b      	asrs	r3, r3, #4
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	f003 0303 	and.w	r3, r3, #3
 8002602:	b2da      	uxtb	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	705a      	strb	r2, [r3, #1]

            /* Get gyroscope ODR */
            config->odr = BMI2_GET_BIT_POS0(data_array[0], BMI2_GYR_ODR);
 8002608:	7b3b      	ldrb	r3, [r7, #12]
 800260a:	f003 030f 	and.w	r3, r3, #15
 800260e:	b2da      	uxtb	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	701a      	strb	r2, [r3, #0]

            /* Get gyroscope OIS range */
            config->ois_range = BMI2_GET_BITS(data_array[1], BMI2_GYR_OIS_RANGE);
 8002614:	7b7b      	ldrb	r3, [r7, #13]
 8002616:	10db      	asrs	r3, r3, #3
 8002618:	b2db      	uxtb	r3, r3
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	b2da      	uxtb	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	70da      	strb	r2, [r3, #3]

            /* Get gyroscope range */
            config->range = BMI2_GET_BIT_POS0(data_array[1], BMI2_GYR_RANGE);
 8002624:	7b7b      	ldrb	r3, [r7, #13]
 8002626:	f003 0307 	and.w	r3, r3, #7
 800262a:	b2da      	uxtb	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	711a      	strb	r2, [r3, #4]
        if (rslt == BMI2_OK)
 8002630:	e001      	b.n	8002636 <get_gyro_config+0x98>
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 8002632:	23ff      	movs	r3, #255	@ 0xff
 8002634:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002636:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <get_aux_config>:
 * mode enable, manual burst read length, AUX burst read length and AUX read
 * address.
 * 3) Gets ODR and offset.
 */
static int8_t get_aux_config(struct bmi2_aux_config *config, struct bmi2_dev *dev)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b084      	sub	sp, #16
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
 800264a:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 800264c:	6838      	ldr	r0, [r7, #0]
 800264e:	f000 fbc4 	bl	8002dda <null_ptr_check>
 8002652:	4603      	mov	r3, r0
 8002654:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMI2_OK) && (config != NULL))
 8002656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d11d      	bne.n	800269a <get_aux_config+0x58>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d01a      	beq.n	800269a <get_aux_config+0x58>
    {
        /* Get enable status of auxiliary interface */
        rslt = get_aux_interface(config, dev);
 8002664:	6839      	ldr	r1, [r7, #0]
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f8c1 	bl	80027ee <get_aux_interface>
 800266c:	4603      	mov	r3, r0
 800266e:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI2_OK)
 8002670:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d113      	bne.n	80026a0 <get_aux_config+0x5e>
        {
            /* Get the auxiliary interface configurations */
            rslt = get_aux_interface_config(config, dev);
 8002678:	6839      	ldr	r1, [r7, #0]
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 f8d7 	bl	800282e <get_aux_interface_config>
 8002680:	4603      	mov	r3, r0
 8002682:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI2_OK)
 8002684:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d109      	bne.n	80026a0 <get_aux_config+0x5e>
            {
                /* Get read out offset and ODR */
                rslt = get_aux_cfg(config, dev);
 800268c:	6839      	ldr	r1, [r7, #0]
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 f915 	bl	80028be <get_aux_cfg>
 8002694:	4603      	mov	r3, r0
 8002696:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI2_OK)
 8002698:	e002      	b.n	80026a0 <get_aux_config+0x5e>
            }
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 800269a:	23ff      	movs	r3, #255	@ 0xff
 800269c:	73fb      	strb	r3, [r7, #15]
 800269e:	e000      	b.n	80026a2 <get_aux_config+0x60>
        if (rslt == BMI2_OK)
 80026a0:	bf00      	nop
    }

    return rslt;
 80026a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}

080026ae <get_gyro_gain_update_config>:
/*!
 * @brief This internal API gets gyroscope user-gain configurations like gain
 * update value for x, y and z-axis.
 */
static int8_t get_gyro_gain_update_config(struct bmi2_gyro_user_gain_config *config, struct bmi2_dev *dev)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b08a      	sub	sp, #40	@ 0x28
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
 80026b6:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t feat_config[BMI2_FEAT_SIZE_IN_BYTES] = { 0 };
 80026b8:	2300      	movs	r3, #0
 80026ba:	60fb      	str	r3, [r7, #12]
 80026bc:	f107 0310 	add.w	r3, r7, #16
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	609a      	str	r2, [r3, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    /* Variable to define LSB */
    uint16_t lsb = 0;
 80026ce:	2300      	movs	r3, #0
 80026d0:	84bb      	strh	r3, [r7, #36]	@ 0x24

    /* Variable to define MSB */
    uint16_t msb = 0;
 80026d2:	2300      	movs	r3, #0
 80026d4:	847b      	strh	r3, [r7, #34]	@ 0x22

    /* Variable to define a word */
    uint16_t lsb_msb = 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	843b      	strh	r3, [r7, #32]

    /* Variable to set flag */
    uint8_t feat_found;

    /* Initialize feature configuration for user-gain */
    struct bmi2_feature_config user_gain_config = { 0, 0, 0 };
 80026da:	2300      	movs	r3, #0
 80026dc:	723b      	strb	r3, [r7, #8]
 80026de:	2300      	movs	r3, #0
 80026e0:	727b      	strb	r3, [r7, #9]
 80026e2:	2300      	movs	r3, #0
 80026e4:	72bb      	strb	r3, [r7, #10]

    /* Search for user-gain feature and extract its configuration details */
    feat_found = bmi2_extract_input_feat_config(&user_gain_config, BMI2_GYRO_GAIN_UPDATE, dev);
 80026e6:	f107 0308 	add.w	r3, r7, #8
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	2109      	movs	r1, #9
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff fa8e 	bl	8001c10 <bmi2_extract_input_feat_config>
 80026f4:	4603      	mov	r3, r0
 80026f6:	77fb      	strb	r3, [r7, #31]
    if (feat_found)
 80026f8:	7ffb      	ldrb	r3, [r7, #31]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d06e      	beq.n	80027dc <get_gyro_gain_update_config+0x12e>
    {
        /* Get the configuration from the page where user-gain feature resides */
        rslt = bmi2_get_feat_config(user_gain_config.page, feat_config, dev);
 80026fe:	7a7b      	ldrb	r3, [r7, #9]
 8002700:	f107 010c 	add.w	r1, r7, #12
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff f9f0 	bl	8001aec <bmi2_get_feat_config>
 800270c:	4603      	mov	r3, r0
 800270e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (rslt == BMI2_OK)
 8002712:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002716:	2b00      	cmp	r3, #0
 8002718:	d163      	bne.n	80027e2 <get_gyro_gain_update_config+0x134>
        {
            /* Define the offset in bytes for user-gain select */
            idx = user_gain_config.start_addr;
 800271a:	7abb      	ldrb	r3, [r7, #10]
 800271c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

            /* Get word to calculate ratio_x */
            lsb = (uint16_t) feat_config[idx++];
 8002720:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002724:	1c5a      	adds	r2, r3, #1
 8002726:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 800272a:	3328      	adds	r3, #40	@ 0x28
 800272c:	443b      	add	r3, r7
 800272e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002732:	84bb      	strh	r3, [r7, #36]	@ 0x24
            msb = ((uint16_t) feat_config[idx++] << 8);
 8002734:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002738:	1c5a      	adds	r2, r3, #1
 800273a:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 800273e:	3328      	adds	r3, #40	@ 0x28
 8002740:	443b      	add	r3, r7
 8002742:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002746:	021b      	lsls	r3, r3, #8
 8002748:	847b      	strh	r3, [r7, #34]	@ 0x22
            lsb_msb = lsb | msb;
 800274a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800274c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800274e:	4313      	orrs	r3, r2
 8002750:	843b      	strh	r3, [r7, #32]

            /* Get ratio_x */
            config->ratio_x = lsb_msb & BMI2_GYR_USER_GAIN_RATIO_X_MASK;
 8002752:	8c3b      	ldrh	r3, [r7, #32]
 8002754:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002758:	b29a      	uxth	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	801a      	strh	r2, [r3, #0]

            /* Get word to calculate ratio_y */
            lsb = (uint16_t) feat_config[idx++];
 800275e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002762:	1c5a      	adds	r2, r3, #1
 8002764:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8002768:	3328      	adds	r3, #40	@ 0x28
 800276a:	443b      	add	r3, r7
 800276c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002770:	84bb      	strh	r3, [r7, #36]	@ 0x24
            msb = ((uint16_t) feat_config[idx++] << 8);
 8002772:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002776:	1c5a      	adds	r2, r3, #1
 8002778:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 800277c:	3328      	adds	r3, #40	@ 0x28
 800277e:	443b      	add	r3, r7
 8002780:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002784:	021b      	lsls	r3, r3, #8
 8002786:	847b      	strh	r3, [r7, #34]	@ 0x22
            lsb_msb = lsb | msb;
 8002788:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800278a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800278c:	4313      	orrs	r3, r2
 800278e:	843b      	strh	r3, [r7, #32]

            /* Get ratio_y */
            config->ratio_y = lsb_msb & BMI2_GYR_USER_GAIN_RATIO_Y_MASK;
 8002790:	8c3b      	ldrh	r3, [r7, #32]
 8002792:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002796:	b29a      	uxth	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	805a      	strh	r2, [r3, #2]

            /* Get word to calculate ratio_z */
            lsb = (uint16_t) feat_config[idx++];
 800279c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80027a0:	1c5a      	adds	r2, r3, #1
 80027a2:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 80027a6:	3328      	adds	r3, #40	@ 0x28
 80027a8:	443b      	add	r3, r7
 80027aa:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80027ae:	84bb      	strh	r3, [r7, #36]	@ 0x24
            msb = ((uint16_t) feat_config[idx++] << 8);
 80027b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80027b4:	1c5a      	adds	r2, r3, #1
 80027b6:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 80027ba:	3328      	adds	r3, #40	@ 0x28
 80027bc:	443b      	add	r3, r7
 80027be:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80027c2:	021b      	lsls	r3, r3, #8
 80027c4:	847b      	strh	r3, [r7, #34]	@ 0x22
            lsb_msb = lsb | msb;
 80027c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80027c8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80027ca:	4313      	orrs	r3, r2
 80027cc:	843b      	strh	r3, [r7, #32]

            /* Get ratio_z */
            config->ratio_z = lsb_msb & BMI2_GYR_USER_GAIN_RATIO_Z_MASK;
 80027ce:	8c3b      	ldrh	r3, [r7, #32]
 80027d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	809a      	strh	r2, [r3, #4]
 80027da:	e002      	b.n	80027e2 <get_gyro_gain_update_config+0x134>
        }
    }
    else
    {
        rslt = BMI2_E_INVALID_SENSOR;
 80027dc:	23f8      	movs	r3, #248	@ 0xf8
 80027de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 80027e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3728      	adds	r7, #40	@ 0x28
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <get_aux_interface>:

/*!
 * @brief This internal API gets the enable status of auxiliary interface.
 */
static int8_t get_aux_interface(struct bmi2_aux_config *config, struct bmi2_dev *dev)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b084      	sub	sp, #16
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
 80027f6:	6039      	str	r1, [r7, #0]

    /* Variable to store data */
    uint8_t reg_data;

    /* Get the enable status of auxiliary interface */
    rslt = bmi2_get_regs(BMI2_IF_CONF_ADDR, &reg_data, 1, dev);
 80027f8:	f107 010e 	add.w	r1, r7, #14
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	2201      	movs	r2, #1
 8002800:	206b      	movs	r0, #107	@ 0x6b
 8002802:	f7fe fbd1 	bl	8000fa8 <bmi2_get_regs>
 8002806:	4603      	mov	r3, r0
 8002808:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 800280a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d107      	bne.n	8002822 <get_aux_interface+0x34>
    {
        config->aux_en = BMI2_GET_BITS(reg_data, BMI2_AUX_IF_EN);
 8002812:	7bbb      	ldrb	r3, [r7, #14]
 8002814:	115b      	asrs	r3, r3, #5
 8002816:	b2db      	uxtb	r3, r3
 8002818:	f003 0301 	and.w	r3, r3, #1
 800281c:	b2da      	uxtb	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8002822:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002826:	4618      	mov	r0, r3
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <get_aux_interface_config>:
/*!
 * @brief This internal API gets auxiliary configurations like manual/auto mode
 * FCU write command enable and read burst length for both data and manual mode.
 */
static int8_t get_aux_interface_config(struct bmi2_aux_config *config, struct bmi2_dev *dev)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b084      	sub	sp, #16
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
 8002836:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 8002838:	2300      	movs	r3, #0
 800283a:	81bb      	strh	r3, [r7, #12]

    rslt = bmi2_get_regs(BMI2_AUX_DEV_ID_ADDR, reg_data, 2, dev);
 800283c:	f107 010c 	add.w	r1, r7, #12
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	2202      	movs	r2, #2
 8002844:	204b      	movs	r0, #75	@ 0x4b
 8002846:	f7fe fbaf 	bl	8000fa8 <bmi2_get_regs>
 800284a:	4603      	mov	r3, r0
 800284c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 800284e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d12d      	bne.n	80028b2 <get_aux_interface_config+0x84>
    {
        /* Get I2C address for auxiliary sensor */
        config->i2c_device_addr = BMI2_GET_BITS(reg_data[0], BMI2_AUX_SET_I2C_ADDR);
 8002856:	7b3b      	ldrb	r3, [r7, #12]
 8002858:	085b      	lsrs	r3, r3, #1
 800285a:	b2da      	uxtb	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	71da      	strb	r2, [r3, #7]

        /* Get the AUX IF to either manual or auto mode */
        config->manual_en = BMI2_GET_BITS(reg_data[1], BMI2_AUX_MAN_MODE_EN);
 8002860:	7b7b      	ldrb	r3, [r7, #13]
 8002862:	09db      	lsrs	r3, r3, #7
 8002864:	b2da      	uxtb	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	705a      	strb	r2, [r3, #1]

        /* Enables FCU write command on AUX IF for auxiliary sensors that need a trigger */
        config->fcu_write_en = BMI2_GET_BITS(reg_data[1], BMI2_AUX_FCU_WR_EN);
 800286a:	7b7b      	ldrb	r3, [r7, #13]
 800286c:	119b      	asrs	r3, r3, #6
 800286e:	b2db      	uxtb	r3, r3
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	b2da      	uxtb	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	709a      	strb	r2, [r3, #2]

        /* Get the burst read length for manual mode */
        config->man_rd_burst = BMI2_GET_BITS(reg_data[1], BMI2_AUX_MAN_READ_BURST);
 800287a:	7b7b      	ldrb	r3, [r7, #13]
 800287c:	109b      	asrs	r3, r3, #2
 800287e:	b2db      	uxtb	r3, r3
 8002880:	f003 0303 	and.w	r3, r3, #3
 8002884:	b2da      	uxtb	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	70da      	strb	r2, [r3, #3]

        /* Get the burst read length for data mode */
        config->aux_rd_burst = BMI2_GET_BIT_POS0(reg_data[1], BMI2_AUX_READ_BURST);
 800288a:	7b7b      	ldrb	r3, [r7, #13]
 800288c:	f003 0303 	and.w	r3, r3, #3
 8002890:	b2da      	uxtb	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	711a      	strb	r2, [r3, #4]

        /* If data mode, get the read address of the auxiliary sensor from where data is to be read */
        if (!config->manual_en)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	785b      	ldrb	r3, [r3, #1]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d109      	bne.n	80028b2 <get_aux_interface_config+0x84>
        {
            rslt = bmi2_get_regs(BMI2_AUX_RD_ADDR, &config->read_addr, 1, dev);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f103 0108 	add.w	r1, r3, #8
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	2201      	movs	r2, #1
 80028a8:	204d      	movs	r0, #77	@ 0x4d
 80028aa:	f7fe fb7d 	bl	8000fa8 <bmi2_get_regs>
 80028ae:	4603      	mov	r3, r0
 80028b0:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80028b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3710      	adds	r7, #16
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <get_aux_cfg>:
/*!
 * @brief This internal API gets read out offset and ODR of the auxiliary
 * sensor.
 */
static int8_t get_aux_cfg(struct bmi2_aux_config *config, struct bmi2_dev *dev)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b084      	sub	sp, #16
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
 80028c6:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data;

    rslt = bmi2_get_regs(BMI2_AUX_CONF_ADDR, &reg_data, 1, dev);
 80028c8:	f107 010e 	add.w	r1, r7, #14
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	2201      	movs	r2, #1
 80028d0:	2044      	movs	r0, #68	@ 0x44
 80028d2:	f7fe fb69 	bl	8000fa8 <bmi2_get_regs>
 80028d6:	4603      	mov	r3, r0
 80028d8:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 80028da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10a      	bne.n	80028f8 <get_aux_cfg+0x3a>
    {
        /* Get read out offset */
        config->offset = BMI2_GET_BITS(reg_data, BMI2_AUX_OFFSET_READ_OUT);
 80028e2:	7bbb      	ldrb	r3, [r7, #14]
 80028e4:	091b      	lsrs	r3, r3, #4
 80028e6:	b2da      	uxtb	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	719a      	strb	r2, [r3, #6]

        /* Get ODR */
        config->odr = BMI2_GET_BIT_POS0(reg_data, BMI2_AUX_ODR_EN);
 80028ec:	7bbb      	ldrb	r3, [r7, #14]
 80028ee:	f003 030f 	and.w	r3, r3, #15
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	715a      	strb	r2, [r3, #5]
    }

    return rslt;
 80028f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3710      	adds	r7, #16
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <get_acc_gyr_data>:

/*!
 * @brief This internal API gets the accelerometer/gyroscope data.
 */
static void get_acc_gyr_data(struct bmi2_sens_axes_data *data, const uint8_t *reg_data)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]

    /* Variables to store both msb and lsb value */
    uint16_t msb_lsb;

    /* Variables to define index */
    uint8_t index = 0;
 800290e:	2300      	movs	r3, #0
 8002910:	73fb      	strb	r3, [r7, #15]

    /* Read x-axis data */
    lsb = reg_data[index++];
 8002912:	7bfb      	ldrb	r3, [r7, #15]
 8002914:	1c5a      	adds	r2, r3, #1
 8002916:	73fa      	strb	r2, [r7, #15]
 8002918:	461a      	mov	r2, r3
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	4413      	add	r3, r2
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	73bb      	strb	r3, [r7, #14]
    msb = reg_data[index++];
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	1c5a      	adds	r2, r3, #1
 8002926:	73fa      	strb	r2, [r7, #15]
 8002928:	461a      	mov	r2, r3
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	4413      	add	r3, r2
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	737b      	strb	r3, [r7, #13]
    msb_lsb = ((uint16_t) msb << 8) | (uint16_t) lsb;
 8002932:	7b7b      	ldrb	r3, [r7, #13]
 8002934:	021b      	lsls	r3, r3, #8
 8002936:	b21a      	sxth	r2, r3
 8002938:	7bbb      	ldrb	r3, [r7, #14]
 800293a:	b21b      	sxth	r3, r3
 800293c:	4313      	orrs	r3, r2
 800293e:	b21b      	sxth	r3, r3
 8002940:	817b      	strh	r3, [r7, #10]
    data->x = (int16_t) msb_lsb;
 8002942:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	801a      	strh	r2, [r3, #0]

    /* Read y-axis data */
    lsb = reg_data[index++];
 800294a:	7bfb      	ldrb	r3, [r7, #15]
 800294c:	1c5a      	adds	r2, r3, #1
 800294e:	73fa      	strb	r2, [r7, #15]
 8002950:	461a      	mov	r2, r3
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	4413      	add	r3, r2
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	73bb      	strb	r3, [r7, #14]
    msb = reg_data[index++];
 800295a:	7bfb      	ldrb	r3, [r7, #15]
 800295c:	1c5a      	adds	r2, r3, #1
 800295e:	73fa      	strb	r2, [r7, #15]
 8002960:	461a      	mov	r2, r3
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	4413      	add	r3, r2
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	737b      	strb	r3, [r7, #13]
    msb_lsb = ((uint16_t) msb << 8) | (uint16_t) lsb;
 800296a:	7b7b      	ldrb	r3, [r7, #13]
 800296c:	021b      	lsls	r3, r3, #8
 800296e:	b21a      	sxth	r2, r3
 8002970:	7bbb      	ldrb	r3, [r7, #14]
 8002972:	b21b      	sxth	r3, r3
 8002974:	4313      	orrs	r3, r2
 8002976:	b21b      	sxth	r3, r3
 8002978:	817b      	strh	r3, [r7, #10]
    data->y = (int16_t) msb_lsb;
 800297a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	805a      	strh	r2, [r3, #2]

    /* Read z-axis data */
    lsb = reg_data[index++];
 8002982:	7bfb      	ldrb	r3, [r7, #15]
 8002984:	1c5a      	adds	r2, r3, #1
 8002986:	73fa      	strb	r2, [r7, #15]
 8002988:	461a      	mov	r2, r3
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	4413      	add	r3, r2
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	73bb      	strb	r3, [r7, #14]
    msb = reg_data[index++];
 8002992:	7bfb      	ldrb	r3, [r7, #15]
 8002994:	1c5a      	adds	r2, r3, #1
 8002996:	73fa      	strb	r2, [r7, #15]
 8002998:	461a      	mov	r2, r3
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	4413      	add	r3, r2
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	737b      	strb	r3, [r7, #13]
    msb_lsb = ((uint16_t) msb << 8) | (uint16_t) lsb;
 80029a2:	7b7b      	ldrb	r3, [r7, #13]
 80029a4:	021b      	lsls	r3, r3, #8
 80029a6:	b21a      	sxth	r2, r3
 80029a8:	7bbb      	ldrb	r3, [r7, #14]
 80029aa:	b21b      	sxth	r3, r3
 80029ac:	4313      	orrs	r3, r2
 80029ae:	b21b      	sxth	r3, r3
 80029b0:	817b      	strh	r3, [r7, #10]
    data->z = (int16_t) msb_lsb;
 80029b2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	809a      	strh	r2, [r3, #4]
}
 80029ba:	bf00      	nop
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <get_remapped_data>:

/*!
 * @brief This internal API gets the re-mapped accelerometer/gyroscope data.
 */
static void get_remapped_data(struct bmi2_sens_axes_data *data, const struct bmi2_dev *dev)
{
 80029c6:	b480      	push	{r7}
 80029c8:	b087      	sub	sp, #28
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
 80029ce:	6039      	str	r1, [r7, #0]
    /* Array to defined the re-mapped sensor data */
    int16_t remap_data[3] = { 0 };
 80029d0:	f107 030c 	add.w	r3, r7, #12
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	809a      	strh	r2, [r3, #4]
    int16_t pos_multiplier = INT16_C(1);
 80029da:	2301      	movs	r3, #1
 80029dc:	82fb      	strh	r3, [r7, #22]
    int16_t neg_multiplier = INT16_C(-1);
 80029de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80029e2:	82bb      	strh	r3, [r7, #20]

    /* Fill the array with the un-mapped sensor data */
    remap_data[0] = data->x;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029ea:	81bb      	strh	r3, [r7, #12]
    remap_data[1] = data->y;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80029f2:	81fb      	strh	r3, [r7, #14]
    remap_data[2] = data->z;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80029fa:	823b      	strh	r3, [r7, #16]

    /* Get the re-mapped x axis data */
    if (dev->remap.x_axis_sign == BMI2_POS_SIGN)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d110      	bne.n	8002a28 <get_remapped_data+0x62>
    {
        data->x = (int16_t)(remap_data[dev->remap.x_axis] * pos_multiplier);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	3318      	adds	r3, #24
 8002a10:	443b      	add	r3, r7
 8002a12:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 8002a16:	b29a      	uxth	r2, r3
 8002a18:	8afb      	ldrh	r3, [r7, #22]
 8002a1a:	fb12 f303 	smulbb	r3, r2, r3
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	b21a      	sxth	r2, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	801a      	strh	r2, [r3, #0]
 8002a26:	e00f      	b.n	8002a48 <get_remapped_data+0x82>
    }
    else
    {
        data->x = (int16_t)(remap_data[dev->remap.x_axis] * neg_multiplier);
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	3318      	adds	r3, #24
 8002a32:	443b      	add	r3, r7
 8002a34:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	8abb      	ldrh	r3, [r7, #20]
 8002a3c:	fb12 f303 	smulbb	r3, r2, r3
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	b21a      	sxth	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	801a      	strh	r2, [r3, #0]
    }

    /* Get the re-mapped y axis data */
    if (dev->remap.y_axis_sign == BMI2_POS_SIGN)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d110      	bne.n	8002a74 <get_remapped_data+0xae>
    {
        data->y = (int16_t)(remap_data[dev->remap.y_axis] * pos_multiplier);
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	3318      	adds	r3, #24
 8002a5c:	443b      	add	r3, r7
 8002a5e:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	8afb      	ldrh	r3, [r7, #22]
 8002a66:	fb12 f303 	smulbb	r3, r2, r3
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	b21a      	sxth	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	805a      	strh	r2, [r3, #2]
 8002a72:	e00f      	b.n	8002a94 <get_remapped_data+0xce>
    }
    else
    {
        data->y = (int16_t)(remap_data[dev->remap.y_axis] * neg_multiplier);
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	3318      	adds	r3, #24
 8002a7e:	443b      	add	r3, r7
 8002a80:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	8abb      	ldrh	r3, [r7, #20]
 8002a88:	fb12 f303 	smulbb	r3, r2, r3
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	b21a      	sxth	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	805a      	strh	r2, [r3, #2]
    }

    /* Get the re-mapped z axis data */
    if (dev->remap.z_axis_sign == BMI2_POS_SIGN)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d110      	bne.n	8002ac0 <get_remapped_data+0xfa>
    {
        data->z = (int16_t)(remap_data[dev->remap.z_axis] * pos_multiplier);
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	3318      	adds	r3, #24
 8002aa8:	443b      	add	r3, r7
 8002aaa:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 8002aae:	b29a      	uxth	r2, r3
 8002ab0:	8afb      	ldrh	r3, [r7, #22]
 8002ab2:	fb12 f303 	smulbb	r3, r2, r3
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	b21a      	sxth	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	809a      	strh	r2, [r3, #4]
    }
    else
    {
        data->z = (int16_t)(remap_data[dev->remap.z_axis] * neg_multiplier);
    }
}
 8002abe:	e00f      	b.n	8002ae0 <get_remapped_data+0x11a>
        data->z = (int16_t)(remap_data[dev->remap.z_axis] * neg_multiplier);
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	3318      	adds	r3, #24
 8002aca:	443b      	add	r3, r7
 8002acc:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	8abb      	ldrh	r3, [r7, #20]
 8002ad4:	fb12 f303 	smulbb	r3, r2, r3
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	b21a      	sxth	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	809a      	strh	r2, [r3, #4]
}
 8002ae0:	bf00      	nop
 8002ae2:	371c      	adds	r7, #28
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <saturate>:

/*!
 * @brief This internal API clips the gyroscope cross-axis sensitivity within signed 16-bit limit
 */
static int16_t saturate(int32_t value, uint16_t saturation_val)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	460b      	mov	r3, r1
 8002af6:	807b      	strh	r3, [r7, #2]
    int16_t retval = (int16_t)value;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	81fb      	strh	r3, [r7, #14]

    if (value > (int32_t)saturation_val)
 8002afc:	887b      	ldrh	r3, [r7, #2]
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	dd02      	ble.n	8002b0a <saturate+0x1e>
    {
        retval = (int16_t)saturation_val;
 8002b04:	887b      	ldrh	r3, [r7, #2]
 8002b06:	81fb      	strh	r3, [r7, #14]
 8002b08:	e008      	b.n	8002b1c <saturate+0x30>
    }
    else if (value < (-(int32_t)saturation_val - 1))
 8002b0a:	887b      	ldrh	r3, [r7, #2]
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	da03      	bge.n	8002b1c <saturate+0x30>
    {
        retval = -(int16_t)saturation_val - 1;
 8002b14:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	81fb      	strh	r3, [r7, #14]
    }

    return retval;
 8002b1c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3714      	adds	r7, #20
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <comp_gyro_cross_axis_sensitivity>:
/*!
 * @brief This internal API corrects the gyroscope cross-axis sensitivity
 * between the z and the x axis.
 */
static void comp_gyro_cross_axis_sensitivity(struct bmi2_sens_axes_data *gyr_data, const struct bmi2_dev *dev)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
    uint16_t int16_max = UINT16_C(32767);
 8002b36:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8002b3a:	81fb      	strh	r3, [r7, #14]

    /* Get the compensated gyroscope x-axis */
    gyr_data->x =
        saturate((int32_t)(gyr_data->x - (int16_t)(((int32_t) dev->gyr_cross_sens_zx * (int32_t) gyr_data->z) / 512)),
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b42:	461a      	mov	r2, r3
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002b52:	fb01 f303 	mul.w	r3, r1, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	da01      	bge.n	8002b5e <comp_gyro_cross_axis_sensitivity+0x32>
 8002b5a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8002b5e:	125b      	asrs	r3, r3, #9
 8002b60:	b21b      	sxth	r3, r3
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	89fa      	ldrh	r2, [r7, #14]
 8002b66:	4611      	mov	r1, r2
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff ffbf 	bl	8002aec <saturate>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	461a      	mov	r2, r3
    gyr_data->x =
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	801a      	strh	r2, [r3, #0]
                 int16_max);
}
 8002b76:	bf00      	nop
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <check_boundary_val>:

/*!
 * @brief This internal API is used to validate the boundary conditions.
 */
static int8_t check_boundary_val(uint8_t *val, uint8_t min, uint8_t max, struct bmi2_dev *dev)
{
 8002b7e:	b480      	push	{r7}
 8002b80:	b087      	sub	sp, #28
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	60f8      	str	r0, [r7, #12]
 8002b86:	607b      	str	r3, [r7, #4]
 8002b88:	460b      	mov	r3, r1
 8002b8a:	72fb      	strb	r3, [r7, #11]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	72bb      	strb	r3, [r7, #10]
    /* Variable to define error */
    int8_t rslt = BMI2_OK;
 8002b90:	2300      	movs	r3, #0
 8002b92:	75fb      	strb	r3, [r7, #23]

    if (val != NULL)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d01e      	beq.n	8002bd8 <check_boundary_val+0x5a>
    {
        /* Check if value is below minimum value */
        if (*val < min)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	7afa      	ldrb	r2, [r7, #11]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d909      	bls.n	8002bb8 <check_boundary_val+0x3a>
        {
            /* Auto correct the invalid value to minimum value */
            *val = min;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	7afa      	ldrb	r2, [r7, #11]
 8002ba8:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI2_I_MIN_VALUE;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	7a1b      	ldrb	r3, [r3, #8]
 8002bae:	f043 0301 	orr.w	r3, r3, #1
 8002bb2:	b2da      	uxtb	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	721a      	strb	r2, [r3, #8]
        }

        /* Check if value is above maximum value */
        if (*val > max)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	7aba      	ldrb	r2, [r7, #10]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d20c      	bcs.n	8002bdc <check_boundary_val+0x5e>
        {
            /* Auto correct the invalid value to maximum value */
            *val = max;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	7aba      	ldrb	r2, [r7, #10]
 8002bc6:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI2_I_MAX_VALUE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	7a1b      	ldrb	r3, [r3, #8]
 8002bcc:	f043 0302 	orr.w	r3, r3, #2
 8002bd0:	b2da      	uxtb	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	721a      	strb	r2, [r3, #8]
 8002bd6:	e001      	b.n	8002bdc <check_boundary_val+0x5e>
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 8002bd8:	23ff      	movs	r3, #255	@ 0xff
 8002bda:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002bdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	371c      	adds	r7, #28
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <set_accel_config>:
/*!
 * @brief This internal API sets accelerometer configurations like ODR,
 * bandwidth, performance mode and g-range.
 */
static int8_t set_accel_config(struct bmi2_accel_config *config, struct bmi2_dev *dev)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
    uint8_t reg_data;

    /* Array to store the default value of accelerometer configuration
     * reserved registers
     */
    uint8_t data_array[2] = { 0 };
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	81bb      	strh	r3, [r7, #12]

    /* Validate bandwidth and performance mode */
    rslt = validate_bw_perf_mode(&config->bwp, &config->filter_perf, dev);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	1c58      	adds	r0, r3, #1
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	3302      	adds	r3, #2
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	4619      	mov	r1, r3
 8002c06:	f7ff f956 	bl	8001eb6 <validate_bw_perf_mode>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 8002c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d159      	bne.n	8002cca <set_accel_config+0xde>
    {
        /* Validate ODR and range */
        rslt = validate_odr_range(&config->odr, &config->range, dev);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	3303      	adds	r3, #3
 8002c1c:	683a      	ldr	r2, [r7, #0]
 8002c1e:	4619      	mov	r1, r3
 8002c20:	f7ff f976 	bl	8001f10 <validate_odr_range>
 8002c24:	4603      	mov	r3, r0
 8002c26:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI2_OK)
 8002c28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d14c      	bne.n	8002cca <set_accel_config+0xde>
        {
            /* Set accelerometer performance mode */
            reg_data = BMI2_SET_BITS(data_array[0], BMI2_ACC_FILTER_PERF_MODE, config->filter_perf);
 8002c30:	7b3b      	ldrb	r3, [r7, #12]
 8002c32:	b25b      	sxtb	r3, r3
 8002c34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c38:	b25a      	sxtb	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	789b      	ldrb	r3, [r3, #2]
 8002c3e:	01db      	lsls	r3, r3, #7
 8002c40:	b25b      	sxtb	r3, r3
 8002c42:	4313      	orrs	r3, r2
 8002c44:	b25b      	sxtb	r3, r3
 8002c46:	73bb      	strb	r3, [r7, #14]

            /* Set accelerometer bandwidth */
            reg_data = BMI2_SET_BITS(reg_data, BMI2_ACC_BW_PARAM, config->bwp);
 8002c48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c50:	b25a      	sxtb	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	785b      	ldrb	r3, [r3, #1]
 8002c56:	011b      	lsls	r3, r3, #4
 8002c58:	b25b      	sxtb	r3, r3
 8002c5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c5e:	b25b      	sxtb	r3, r3
 8002c60:	4313      	orrs	r3, r2
 8002c62:	b25b      	sxtb	r3, r3
 8002c64:	73bb      	strb	r3, [r7, #14]

            /* Set accelerometer ODR */
            reg_data = BMI2_SET_BIT_POS0(reg_data, BMI2_ACC_ODR, config->odr);
 8002c66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c6a:	f023 030f 	bic.w	r3, r3, #15
 8002c6e:	b25a      	sxtb	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	b25b      	sxtb	r3, r3
 8002c76:	f003 030f 	and.w	r3, r3, #15
 8002c7a:	b25b      	sxtb	r3, r3
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	b25b      	sxtb	r3, r3
 8002c80:	73bb      	strb	r3, [r7, #14]

            /* Copy the register data to the array */
            data_array[0] = reg_data;
 8002c82:	7bbb      	ldrb	r3, [r7, #14]
 8002c84:	733b      	strb	r3, [r7, #12]

            /* Set accelerometer range */
            reg_data = BMI2_SET_BIT_POS0(data_array[1], BMI2_ACC_RANGE, config->range);
 8002c86:	7b7b      	ldrb	r3, [r7, #13]
 8002c88:	b25b      	sxtb	r3, r3
 8002c8a:	f023 0303 	bic.w	r3, r3, #3
 8002c8e:	b25a      	sxtb	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	78db      	ldrb	r3, [r3, #3]
 8002c94:	b25b      	sxtb	r3, r3
 8002c96:	f003 0303 	and.w	r3, r3, #3
 8002c9a:	b25b      	sxtb	r3, r3
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	b25b      	sxtb	r3, r3
 8002ca0:	73bb      	strb	r3, [r7, #14]

            /* Copy the register data to the array */
            data_array[1] = reg_data;
 8002ca2:	7bbb      	ldrb	r3, [r7, #14]
 8002ca4:	737b      	strb	r3, [r7, #13]

            /* Write accelerometer configuration to ACC_CONFand
             * ACC_RANGE registers simultaneously as they lie in consecutive places
             */
            rslt = bmi2_set_regs(BMI2_ACC_CONF_ADDR, data_array, 2, dev);
 8002ca6:	f107 010c 	add.w	r1, r7, #12
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	2202      	movs	r2, #2
 8002cae:	2040      	movs	r0, #64	@ 0x40
 8002cb0:	f7fe f9ed 	bl	800108e <bmi2_set_regs>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	73fb      	strb	r3, [r7, #15]

            /* Get error status to check for invalid configurations */
            if (rslt == BMI2_OK)
 8002cb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d104      	bne.n	8002cca <set_accel_config+0xde>
            {
                rslt = cfg_error_status(dev);
 8002cc0:	6838      	ldr	r0, [r7, #0]
 8002cc2:	f7ff f999 	bl	8001ff8 <cfg_error_status>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8002cca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <set_gyro_config>:
 * @brief This internal API sets gyroscope configurations like ODR, bandwidth,
 * low power/high performance mode, performance mode and range. It also
 * maps/un-maps data interrupts to that of hardware interrupt line.
 */
static int8_t set_gyro_config(struct bmi2_gyro_config *config, struct bmi2_dev *dev)
{
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b084      	sub	sp, #16
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
 8002cde:	6039      	str	r1, [r7, #0]

    /* Variable to store data */
    uint8_t reg_data;

    /* Array to store the default value of gyroscope configuration reserved registers  */
    uint8_t data_array[2] = { 0 };
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	81bb      	strh	r3, [r7, #12]

    /* Validate gyroscope configurations */
    rslt = validate_gyro_config(config, dev);
 8002ce4:	6839      	ldr	r1, [r7, #0]
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f7ff f932 	bl	8001f50 <validate_gyro_config>
 8002cec:	4603      	mov	r3, r0
 8002cee:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 8002cf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d16a      	bne.n	8002dce <set_gyro_config+0xf8>
    {
        /* Set gyroscope performance mode */
        reg_data = BMI2_SET_BITS(data_array[0], BMI2_GYR_FILTER_PERF_MODE, config->filter_perf);
 8002cf8:	7b3b      	ldrb	r3, [r7, #12]
 8002cfa:	b25b      	sxtb	r3, r3
 8002cfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d00:	b25a      	sxtb	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	789b      	ldrb	r3, [r3, #2]
 8002d06:	01db      	lsls	r3, r3, #7
 8002d08:	b25b      	sxtb	r3, r3
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	b25b      	sxtb	r3, r3
 8002d0e:	73bb      	strb	r3, [r7, #14]

        /* Set gyroscope noise performance mode */
        reg_data = BMI2_SET_BITS(reg_data, BMI2_GYR_NOISE_PERF_MODE, config->noise_perf);
 8002d10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d18:	b25a      	sxtb	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	795b      	ldrb	r3, [r3, #5]
 8002d1e:	019b      	lsls	r3, r3, #6
 8002d20:	b25b      	sxtb	r3, r3
 8002d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d26:	b25b      	sxtb	r3, r3
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	b25b      	sxtb	r3, r3
 8002d2c:	73bb      	strb	r3, [r7, #14]

        /* Set gyroscope bandwidth */
        reg_data = BMI2_SET_BITS(reg_data, BMI2_GYR_BW_PARAM, config->bwp);
 8002d2e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d32:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002d36:	b25a      	sxtb	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	785b      	ldrb	r3, [r3, #1]
 8002d3c:	011b      	lsls	r3, r3, #4
 8002d3e:	b25b      	sxtb	r3, r3
 8002d40:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002d44:	b25b      	sxtb	r3, r3
 8002d46:	4313      	orrs	r3, r2
 8002d48:	b25b      	sxtb	r3, r3
 8002d4a:	73bb      	strb	r3, [r7, #14]

        /* Set gyroscope ODR */
        reg_data = BMI2_SET_BIT_POS0(reg_data, BMI2_GYR_ODR, config->odr);
 8002d4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d50:	f023 030f 	bic.w	r3, r3, #15
 8002d54:	b25a      	sxtb	r2, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	b25b      	sxtb	r3, r3
 8002d5c:	f003 030f 	and.w	r3, r3, #15
 8002d60:	b25b      	sxtb	r3, r3
 8002d62:	4313      	orrs	r3, r2
 8002d64:	b25b      	sxtb	r3, r3
 8002d66:	73bb      	strb	r3, [r7, #14]

        /* Copy the register data to the array */
        data_array[0] = reg_data;
 8002d68:	7bbb      	ldrb	r3, [r7, #14]
 8002d6a:	733b      	strb	r3, [r7, #12]

        /* Set gyroscope OIS range */
        reg_data = BMI2_SET_BITS(data_array[1], BMI2_GYR_OIS_RANGE, config->ois_range);
 8002d6c:	7b7b      	ldrb	r3, [r7, #13]
 8002d6e:	b25b      	sxtb	r3, r3
 8002d70:	f023 0308 	bic.w	r3, r3, #8
 8002d74:	b25a      	sxtb	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	78db      	ldrb	r3, [r3, #3]
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	b25b      	sxtb	r3, r3
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	b25b      	sxtb	r3, r3
 8002d84:	4313      	orrs	r3, r2
 8002d86:	b25b      	sxtb	r3, r3
 8002d88:	73bb      	strb	r3, [r7, #14]

        /* Set gyroscope range */
        reg_data = BMI2_SET_BIT_POS0(reg_data, BMI2_GYR_RANGE, config->range);
 8002d8a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d8e:	f023 0307 	bic.w	r3, r3, #7
 8002d92:	b25a      	sxtb	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	791b      	ldrb	r3, [r3, #4]
 8002d98:	b25b      	sxtb	r3, r3
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	b25b      	sxtb	r3, r3
 8002da0:	4313      	orrs	r3, r2
 8002da2:	b25b      	sxtb	r3, r3
 8002da4:	73bb      	strb	r3, [r7, #14]

        /* Copy the register data to the array */
        data_array[1] = reg_data;
 8002da6:	7bbb      	ldrb	r3, [r7, #14]
 8002da8:	737b      	strb	r3, [r7, #13]

        /* Write accelerometer configuration to GYR_CONF and GYR_RANGE
         * registers simultaneously as they lie in consecutive places
         */
        rslt = bmi2_set_regs(BMI2_GYR_CONF_ADDR, data_array, 2, dev);
 8002daa:	f107 010c 	add.w	r1, r7, #12
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	2202      	movs	r2, #2
 8002db2:	2042      	movs	r0, #66	@ 0x42
 8002db4:	f7fe f96b 	bl	800108e <bmi2_set_regs>
 8002db8:	4603      	mov	r3, r0
 8002dba:	73fb      	strb	r3, [r7, #15]

        /* Get error status to check for invalid configurations */
        if (rslt == BMI2_OK)
 8002dbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d104      	bne.n	8002dce <set_gyro_config+0xf8>
        {
            rslt = cfg_error_status(dev);
 8002dc4:	6838      	ldr	r0, [r7, #0]
 8002dc6:	f7ff f917 	bl	8001ff8 <cfg_error_status>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8002dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3710      	adds	r7, #16
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi2_dev *dev)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b085      	sub	sp, #20
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMI2_OK;
 8002de2:	2300      	movs	r3, #0
 8002de4:	73fb      	strb	r3, [r7, #15]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00b      	beq.n	8002e04 <null_ptr_check+0x2a>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d007      	beq.n	8002e04 <null_ptr_check+0x2a>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <null_ptr_check+0x2a>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <null_ptr_check+0x2e>
    {
        /* Device structure pointer is not valid */
        rslt = BMI2_E_NULL_PTR;
 8002e04:	23ff      	movs	r3, #255	@ 0xff
 8002e06:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002e08:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3714      	adds	r7, #20
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <get_gyro_gain_update_status>:
/*!
 * @brief This internal API gets the saturation status for the gyroscope user
 * gain update.
 */
static int8_t get_gyro_gain_update_status(struct bmi2_gyr_user_gain_status *user_gain_stat, struct bmi2_dev *dev)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b088      	sub	sp, #32
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t feat_config[BMI2_FEAT_SIZE_IN_BYTES] = { 0 };
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	f107 0310 	add.w	r3, r7, #16
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	601a      	str	r2, [r3, #0]
 8002e2e:	605a      	str	r2, [r3, #4]
 8002e30:	609a      	str	r2, [r3, #8]

    /* Variables to define index */
    uint8_t idx = 0;
 8002e32:	2300      	movs	r3, #0
 8002e34:	77bb      	strb	r3, [r7, #30]

    /* Variable to set flag */
    uint8_t feat_found;

    /* Initialize feature output for gyroscope user gain status */
    struct bmi2_feature_config user_gain_cfg = { 0, 0, 0 };
 8002e36:	2300      	movs	r3, #0
 8002e38:	723b      	strb	r3, [r7, #8]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	727b      	strb	r3, [r7, #9]
 8002e3e:	2300      	movs	r3, #0
 8002e40:	72bb      	strb	r3, [r7, #10]

    /* Search for gyroscope user gain status output feature and extract its
     * configuration details
     */
    feat_found = extract_output_feat_config(&user_gain_cfg, BMI2_GYRO_GAIN_UPDATE, dev);
 8002e42:	f107 0308 	add.w	r3, r7, #8
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	2109      	movs	r1, #9
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f000 f84b 	bl	8002ee6 <extract_output_feat_config>
 8002e50:	4603      	mov	r3, r0
 8002e52:	777b      	strb	r3, [r7, #29]
    if (feat_found)
 8002e54:	7f7b      	ldrb	r3, [r7, #29]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d03d      	beq.n	8002ed6 <get_gyro_gain_update_status+0xbe>
    {
        /* Get the feature output configuration for gyroscope user gain  status */
        rslt = bmi2_get_feat_config(user_gain_cfg.page, feat_config, dev);
 8002e5a:	7a7b      	ldrb	r3, [r7, #9]
 8002e5c:	f107 010c 	add.w	r1, r7, #12
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fe fe42 	bl	8001aec <bmi2_get_feat_config>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	77fb      	strb	r3, [r7, #31]
        if (rslt == BMI2_OK)
 8002e6c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d132      	bne.n	8002eda <get_gyro_gain_update_status+0xc2>
        {
            /* Define the offset in bytes for gyroscope user gain status */
            idx = user_gain_cfg.start_addr;
 8002e74:	7abb      	ldrb	r3, [r7, #10]
 8002e76:	77bb      	strb	r3, [r7, #30]

            /* Get the saturation status for x-axis */
            user_gain_stat->sat_x = BMI2_GET_BIT_POS0(feat_config[idx], BMI2_GYR_USER_GAIN_SAT_STAT_X);
 8002e78:	7fbb      	ldrb	r3, [r7, #30]
 8002e7a:	3320      	adds	r3, #32
 8002e7c:	443b      	add	r3, r7
 8002e7e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	701a      	strb	r2, [r3, #0]

            /* Get the saturation status for y-axis */
            user_gain_stat->sat_y = BMI2_GET_BITS(feat_config[idx], BMI2_GYR_USER_GAIN_SAT_STAT_Y);
 8002e8c:	7fbb      	ldrb	r3, [r7, #30]
 8002e8e:	3320      	adds	r3, #32
 8002e90:	443b      	add	r3, r7
 8002e92:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002e96:	105b      	asrs	r3, r3, #1
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	f003 0301 	and.w	r3, r3, #1
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	705a      	strb	r2, [r3, #1]

            /* Get the saturation status for z-axis */
            user_gain_stat->sat_z = BMI2_GET_BITS(feat_config[idx], BMI2_GYR_USER_GAIN_SAT_STAT_Z);
 8002ea4:	7fbb      	ldrb	r3, [r7, #30]
 8002ea6:	3320      	adds	r3, #32
 8002ea8:	443b      	add	r3, r7
 8002eaa:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002eae:	109b      	asrs	r3, r3, #2
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	709a      	strb	r2, [r3, #2]

            /* Get g trigger status */
            user_gain_stat->g_trigger_status = BMI2_GET_BITS(feat_config[idx], BMI2_G_TRIGGER_STAT);
 8002ebc:	7fbb      	ldrb	r3, [r7, #30]
 8002ebe:	3320      	adds	r3, #32
 8002ec0:	443b      	add	r3, r7
 8002ec2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002ec6:	10db      	asrs	r3, r3, #3
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	70da      	strb	r2, [r3, #3]
 8002ed4:	e001      	b.n	8002eda <get_gyro_gain_update_status+0xc2>
        }
    }
    else
    {
        rslt = BMI2_E_INVALID_SENSOR;
 8002ed6:	23f8      	movs	r3, #248	@ 0xf8
 8002ed8:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8002eda:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3720      	adds	r7, #32
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <extract_output_feat_config>:
 * details from the look-up table.
 */
static uint8_t extract_output_feat_config(struct bmi2_feature_config *feat_output,
                                          uint8_t type,
                                          const struct bmi2_dev *dev)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	b087      	sub	sp, #28
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	60f8      	str	r0, [r7, #12]
 8002eee:	460b      	mov	r3, r1
 8002ef0:	607a      	str	r2, [r7, #4]
 8002ef2:	72fb      	strb	r3, [r7, #11]
    /* Variable to define loop */
    uint8_t loop = 0;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	75fb      	strb	r3, [r7, #23]

    /* Variable to set flag */
    uint8_t feat_found = BMI2_FALSE;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	75bb      	strb	r3, [r7, #22]

    /* Search for the output feature from the output configuration array */
    while (loop < dev->out_sens)
 8002efc:	e01c      	b.n	8002f38 <extract_output_feat_config+0x52>
    {
        if (dev->feat_output[loop].type == type)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002f02:	7dfa      	ldrb	r2, [r7, #23]
 8002f04:	4613      	mov	r3, r2
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	4413      	add	r3, r2
 8002f0a:	440b      	add	r3, r1
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	7afa      	ldrb	r2, [r7, #11]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d10e      	bne.n	8002f32 <extract_output_feat_config+0x4c>
        {
            *feat_output = dev->feat_output[loop];
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002f18:	7dfa      	ldrb	r2, [r7, #23]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	4413      	add	r3, r2
 8002f20:	18ca      	adds	r2, r1, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8811      	ldrh	r1, [r2, #0]
 8002f26:	7892      	ldrb	r2, [r2, #2]
 8002f28:	8019      	strh	r1, [r3, #0]
 8002f2a:	709a      	strb	r2, [r3, #2]
            feat_found = BMI2_TRUE;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	75bb      	strb	r3, [r7, #22]
            break;
 8002f30:	e007      	b.n	8002f42 <extract_output_feat_config+0x5c>
        }

        loop++;
 8002f32:	7dfb      	ldrb	r3, [r7, #23]
 8002f34:	3301      	adds	r3, #1
 8002f36:	75fb      	strb	r3, [r7, #23]
    while (loop < dev->out_sens)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	7e9b      	ldrb	r3, [r3, #26]
 8002f3c:	7dfa      	ldrb	r2, [r7, #23]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d3dd      	bcc.n	8002efe <extract_output_feat_config+0x18>
    }

    /* Return flag */
    return feat_found;
 8002f42:	7dbb      	ldrb	r3, [r7, #22]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	371c      	adds	r7, #28
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <get_gyro_cross_sense>:
/*!
 * @brief This internal API gets the cross sensitivity coefficient between
 * gyroscope's X and Z axes.
 */
static int8_t get_gyro_cross_sense(int16_t *cross_sense, struct bmi2_dev *dev)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b088      	sub	sp, #32
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t feat_config[BMI2_FEAT_SIZE_IN_BYTES] = { 0 };
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	60fb      	str	r3, [r7, #12]
 8002f5e:	f107 0310 	add.w	r3, r7, #16
 8002f62:	2200      	movs	r2, #0
 8002f64:	601a      	str	r2, [r3, #0]
 8002f66:	605a      	str	r2, [r3, #4]
 8002f68:	609a      	str	r2, [r3, #8]

    /* Variable to define index */
    uint8_t idx = 0;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	77bb      	strb	r3, [r7, #30]
    uint8_t feat_found;

    uint8_t corr_fact_zx;

    /* Initialize feature output for gyroscope cross sensitivity */
    struct bmi2_feature_config cross_sense_out_config = { 0, 0, 0 };
 8002f6e:	2300      	movs	r3, #0
 8002f70:	723b      	strb	r3, [r7, #8]
 8002f72:	2300      	movs	r3, #0
 8002f74:	727b      	strb	r3, [r7, #9]
 8002f76:	2300      	movs	r3, #0
 8002f78:	72bb      	strb	r3, [r7, #10]

    if (dev->variant_feature & BMI2_MAXIMUM_FIFO_VARIANT)
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8002f80:	f003 0320 	and.w	r3, r3, #32
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d01d      	beq.n	8002fc4 <get_gyro_cross_sense+0x74>
    {
        /* For maximum_fifo variant fetch the correction factor from GPIO0 */
        rslt = bmi2_get_regs(BMI2_GYR_CAS_GPIO0_ADDR, &corr_fact_zx, 1, dev);
 8002f88:	f107 010b 	add.w	r1, r7, #11
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	201e      	movs	r0, #30
 8002f92:	f7fe f809 	bl	8000fa8 <bmi2_get_regs>
 8002f96:	4603      	mov	r3, r0
 8002f98:	77fb      	strb	r3, [r7, #31]
        if (rslt == BMI2_OK)
 8002f9a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d157      	bne.n	8003052 <get_gyro_cross_sense+0x102>
        {
            /* Get the gyroscope cross sensitivity coefficient */
            if (corr_fact_zx & BMI2_GYRO_CROSS_AXES_SENSE_SIGN_BIT_MASK)
 8002fa2:	7afb      	ldrb	r3, [r7, #11]
 8002fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d006      	beq.n	8002fba <get_gyro_cross_sense+0x6a>
            {
                *cross_sense = (int16_t)(((int16_t)corr_fact_zx) - 128);
 8002fac:	7afb      	ldrb	r3, [r7, #11]
 8002fae:	3b80      	subs	r3, #128	@ 0x80
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	b21a      	sxth	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	801a      	strh	r2, [r3, #0]
 8002fb8:	e04b      	b.n	8003052 <get_gyro_cross_sense+0x102>
            }
            else
            {
                *cross_sense = (int16_t)(corr_fact_zx);
 8002fba:	7afb      	ldrb	r3, [r7, #11]
 8002fbc:	b21a      	sxth	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	801a      	strh	r2, [r3, #0]
 8002fc2:	e046      	b.n	8003052 <get_gyro_cross_sense+0x102>
        }
    }
    else
    {
        /* Search for gyroscope cross sensitivity feature and extract its configuration details */
        feat_found = extract_output_feat_config(&cross_sense_out_config, BMI2_GYRO_CROSS_SENSE, dev);
 8002fc4:	f107 0308 	add.w	r3, r7, #8
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	2129      	movs	r1, #41	@ 0x29
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff ff8a 	bl	8002ee6 <extract_output_feat_config>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	777b      	strb	r3, [r7, #29]
        if (feat_found)
 8002fd6:	7f7b      	ldrb	r3, [r7, #29]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d038      	beq.n	800304e <get_gyro_cross_sense+0xfe>
        {
            /* Get the feature output configuration for gyroscope cross sensitivity
             * feature */
            rslt = bmi2_get_feat_config(cross_sense_out_config.page, feat_config, dev);
 8002fdc:	7a7b      	ldrb	r3, [r7, #9]
 8002fde:	f107 010c 	add.w	r1, r7, #12
 8002fe2:	683a      	ldr	r2, [r7, #0]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7fe fd81 	bl	8001aec <bmi2_get_feat_config>
 8002fea:	4603      	mov	r3, r0
 8002fec:	77fb      	strb	r3, [r7, #31]
            if (rslt == BMI2_OK)
 8002fee:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d12d      	bne.n	8003052 <get_gyro_cross_sense+0x102>
            {
                /* Define the offset in bytes for gyroscope cross sensitivity output */
                idx = cross_sense_out_config.start_addr;
 8002ff6:	7abb      	ldrb	r3, [r7, #10]
 8002ff8:	77bb      	strb	r3, [r7, #30]

                /* discard the MSB as GYR_CAS is of only 7 bit */
                feat_config[idx] = feat_config[idx] & BMI2_GYRO_CROSS_AXES_SENSE_MASK;
 8002ffa:	7fbb      	ldrb	r3, [r7, #30]
 8002ffc:	3320      	adds	r3, #32
 8002ffe:	443b      	add	r3, r7
 8003000:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8003004:	7fbb      	ldrb	r3, [r7, #30]
 8003006:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800300a:	b2d2      	uxtb	r2, r2
 800300c:	3320      	adds	r3, #32
 800300e:	443b      	add	r3, r7
 8003010:	f803 2c14 	strb.w	r2, [r3, #-20]

                /* Get the gyroscope cross sensitivity coefficient */
                if (feat_config[idx] & BMI2_GYRO_CROSS_AXES_SENSE_SIGN_BIT_MASK)
 8003014:	7fbb      	ldrb	r3, [r7, #30]
 8003016:	3320      	adds	r3, #32
 8003018:	443b      	add	r3, r7
 800301a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800301e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00a      	beq.n	800303c <get_gyro_cross_sense+0xec>
                {
                    *cross_sense = (int16_t)(((int16_t)feat_config[idx]) - 128);
 8003026:	7fbb      	ldrb	r3, [r7, #30]
 8003028:	3320      	adds	r3, #32
 800302a:	443b      	add	r3, r7
 800302c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8003030:	3b80      	subs	r3, #128	@ 0x80
 8003032:	b29b      	uxth	r3, r3
 8003034:	b21a      	sxth	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	801a      	strh	r2, [r3, #0]
 800303a:	e00a      	b.n	8003052 <get_gyro_cross_sense+0x102>
                }
                else
                {
                    *cross_sense = (int16_t)(feat_config[idx]);
 800303c:	7fbb      	ldrb	r3, [r7, #30]
 800303e:	3320      	adds	r3, #32
 8003040:	443b      	add	r3, r7
 8003042:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8003046:	b21a      	sxth	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	801a      	strh	r2, [r3, #0]
 800304c:	e001      	b.n	8003052 <get_gyro_cross_sense+0x102>
                }
            }
        }
        else
        {
            rslt = BMI2_E_INVALID_SENSOR;
 800304e:	23f8      	movs	r3, #248	@ 0xf8
 8003050:	77fb      	strb	r3, [r7, #31]
        }
    }

    return rslt;
 8003052:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003056:	4618      	mov	r0, r3
 8003058:	3720      	adds	r7, #32
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <select_sensor>:
/*!
 * @brief This internal API selects the sensor/features to be enabled or
 * disabled.
 */
static int8_t select_sensor(const uint8_t *sens_list, uint8_t n_sens, uint64_t *sensor_sel)
{
 800305e:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8003062:	b089      	sub	sp, #36	@ 0x24
 8003064:	af00      	add	r7, sp, #0
 8003066:	6178      	str	r0, [r7, #20]
 8003068:	460b      	mov	r3, r1
 800306a:	60fa      	str	r2, [r7, #12]
 800306c:	74fb      	strb	r3, [r7, #19]
    /* Variable to define error */
    int8_t rslt = BMI2_OK;
 800306e:	2300      	movs	r3, #0
 8003070:	77fb      	strb	r3, [r7, #31]

    /* Variable to define loop */
    uint8_t count;

    for (count = 0; count < n_sens; count++)
 8003072:	2300      	movs	r3, #0
 8003074:	77bb      	strb	r3, [r7, #30]
 8003076:	e041      	b.n	80030fc <select_sensor+0x9e>
    {
        switch (sens_list[count])
 8003078:	7fbb      	ldrb	r3, [r7, #30]
 800307a:	697a      	ldr	r2, [r7, #20]
 800307c:	4413      	add	r3, r2
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b20      	cmp	r3, #32
 8003082:	d028      	beq.n	80030d6 <select_sensor+0x78>
 8003084:	2b20      	cmp	r3, #32
 8003086:	dc33      	bgt.n	80030f0 <select_sensor+0x92>
 8003088:	2b02      	cmp	r3, #2
 800308a:	d01a      	beq.n	80030c2 <select_sensor+0x64>
 800308c:	2b02      	cmp	r3, #2
 800308e:	dc2f      	bgt.n	80030f0 <select_sensor+0x92>
 8003090:	2b00      	cmp	r3, #0
 8003092:	d002      	beq.n	800309a <select_sensor+0x3c>
 8003094:	2b01      	cmp	r3, #1
 8003096:	d00a      	beq.n	80030ae <select_sensor+0x50>
 8003098:	e02a      	b.n	80030f0 <select_sensor+0x92>
        {
            case BMI2_ACCEL:
                *sensor_sel |= BMI2_ACCEL_SENS_SEL;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a0:	f042 0401 	orr.w	r4, r2, #1
 80030a4:	461d      	mov	r5, r3
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	e9c3 4500 	strd	r4, r5, [r3]
                break;
 80030ac:	e023      	b.n	80030f6 <select_sensor+0x98>
            case BMI2_GYRO:
                *sensor_sel |= BMI2_GYRO_SENS_SEL;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b4:	f042 0802 	orr.w	r8, r2, #2
 80030b8:	4699      	mov	r9, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	e9c3 8900 	strd	r8, r9, [r3]
                break;
 80030c0:	e019      	b.n	80030f6 <select_sensor+0x98>
            case BMI2_AUX:
                *sensor_sel |= BMI2_AUX_SENS_SEL;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c8:	f042 0a04 	orr.w	sl, r2, #4
 80030cc:	469b      	mov	fp, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	e9c3 ab00 	strd	sl, fp, [r3]
                break;
 80030d4:	e00f      	b.n	80030f6 <select_sensor+0x98>
            case BMI2_TEMP:
                *sensor_sel |= BMI2_TEMP_SENS_SEL;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030dc:	603a      	str	r2, [r7, #0]
 80030de:	f043 0301 	orr.w	r3, r3, #1
 80030e2:	607b      	str	r3, [r7, #4]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80030ea:	e9c3 1200 	strd	r1, r2, [r3]
                break;
 80030ee:	e002      	b.n	80030f6 <select_sensor+0x98>
            default:
                rslt = BMI2_E_INVALID_SENSOR;
 80030f0:	23f8      	movs	r3, #248	@ 0xf8
 80030f2:	77fb      	strb	r3, [r7, #31]
                break;
 80030f4:	bf00      	nop
    for (count = 0; count < n_sens; count++)
 80030f6:	7fbb      	ldrb	r3, [r7, #30]
 80030f8:	3301      	adds	r3, #1
 80030fa:	77bb      	strb	r3, [r7, #30]
 80030fc:	7fba      	ldrb	r2, [r7, #30]
 80030fe:	7cfb      	ldrb	r3, [r7, #19]
 8003100:	429a      	cmp	r2, r3
 8003102:	d3b9      	bcc.n	8003078 <select_sensor+0x1a>
        }
    }

    return rslt;
 8003104:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3724      	adds	r7, #36	@ 0x24
 800310c:	46bd      	mov	sp, r7
 800310e:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8003112:	4770      	bx	lr

08003114 <sensor_enable>:

/*!
 * @brief This internal API enables the selected sensor/features.
 */
static int8_t sensor_enable(uint64_t sensor_sel, struct bmi2_dev *dev)
{
 8003114:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003118:	b08a      	sub	sp, #40	@ 0x28
 800311a:	af00      	add	r7, sp, #0
 800311c:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8003120:	617a      	str	r2, [r7, #20]
    /* Variable to define error */
    int8_t rslt;

    /* Variable to store register values */
    uint8_t reg_data = 0;
 8003122:	2300      	movs	r3, #0
 8003124:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    rslt = bmi2_get_regs(BMI2_PWR_CTRL_ADDR, &reg_data, 1, dev);
 8003128:	f107 0126 	add.w	r1, r7, #38	@ 0x26
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	2201      	movs	r2, #1
 8003130:	207d      	movs	r0, #125	@ 0x7d
 8003132:	f7fd ff39 	bl	8000fa8 <bmi2_get_regs>
 8003136:	4603      	mov	r3, r0
 8003138:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (rslt == BMI2_OK)
 800313c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003140:	2b00      	cmp	r3, #0
 8003142:	d158      	bne.n	80031f6 <sensor_enable+0xe2>
    {
        /* Enable accelerometer */
        if (sensor_sel & BMI2_ACCEL_SENS_SEL)
 8003144:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003148:	f002 0301 	and.w	r3, r2, #1
 800314c:	60bb      	str	r3, [r7, #8]
 800314e:	2300      	movs	r3, #0
 8003150:	60fb      	str	r3, [r7, #12]
 8003152:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003156:	460b      	mov	r3, r1
 8003158:	4313      	orrs	r3, r2
 800315a:	d006      	beq.n	800316a <sensor_enable+0x56>
        {
            reg_data = BMI2_SET_BITS(reg_data, BMI2_ACC_EN, BMI2_ENABLE);
 800315c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003160:	f043 0304 	orr.w	r3, r3, #4
 8003164:	b2db      	uxtb	r3, r3
 8003166:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        }

        /* Enable gyroscope */
        if (sensor_sel & BMI2_GYRO_SENS_SEL)
 800316a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800316e:	f002 0302 	and.w	r3, r2, #2
 8003172:	603b      	str	r3, [r7, #0]
 8003174:	2300      	movs	r3, #0
 8003176:	607b      	str	r3, [r7, #4]
 8003178:	e9d7 1200 	ldrd	r1, r2, [r7]
 800317c:	460b      	mov	r3, r1
 800317e:	4313      	orrs	r3, r2
 8003180:	d006      	beq.n	8003190 <sensor_enable+0x7c>
        {
            reg_data = BMI2_SET_BITS(reg_data, BMI2_GYR_EN, BMI2_ENABLE);
 8003182:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003186:	f043 0302 	orr.w	r3, r3, #2
 800318a:	b2db      	uxtb	r3, r3
 800318c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        }

        /* Enable auxiliary sensor */
        if (sensor_sel & BMI2_AUX_SENS_SEL)
 8003190:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003194:	f002 0a04 	and.w	sl, r2, #4
 8003198:	f04f 0b00 	mov.w	fp, #0
 800319c:	ea5a 030b 	orrs.w	r3, sl, fp
 80031a0:	d006      	beq.n	80031b0 <sensor_enable+0x9c>
        {
            reg_data = BMI2_SET_BIT_POS0(reg_data, BMI2_AUX_EN, BMI2_ENABLE);
 80031a2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80031a6:	f043 0301 	orr.w	r3, r3, #1
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        }

        /* Enable temperature sensor */
        if (sensor_sel & BMI2_TEMP_SENS_SEL)
 80031b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031b4:	f04f 0800 	mov.w	r8, #0
 80031b8:	f003 0901 	and.w	r9, r3, #1
 80031bc:	ea58 0309 	orrs.w	r3, r8, r9
 80031c0:	d006      	beq.n	80031d0 <sensor_enable+0xbc>
        {
            reg_data = BMI2_SET_BITS(reg_data, BMI2_TEMP_EN, BMI2_ENABLE);
 80031c2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80031c6:	f043 0308 	orr.w	r3, r3, #8
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        }

        /* Enable the sensors that are set in the power control register */
        if (sensor_sel & BMI2_MAIN_SENSORS)
 80031d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031d4:	f002 0407 	and.w	r4, r2, #7
 80031d8:	f003 0501 	and.w	r5, r3, #1
 80031dc:	ea54 0305 	orrs.w	r3, r4, r5
 80031e0:	d009      	beq.n	80031f6 <sensor_enable+0xe2>
        {
            rslt = bmi2_set_regs(BMI2_PWR_CTRL_ADDR, &reg_data, 1, dev);
 80031e2:	f107 0126 	add.w	r1, r7, #38	@ 0x26
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	2201      	movs	r2, #1
 80031ea:	207d      	movs	r0, #125	@ 0x7d
 80031ec:	f7fd ff4f 	bl	800108e <bmi2_set_regs>
 80031f0:	4603      	mov	r3, r0
 80031f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
    }

    return rslt;
 80031f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3728      	adds	r7, #40	@ 0x28
 80031fe:	46bd      	mov	sp, r7
 8003200:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003204 <bmi270_init>:
 *  3) Writes the configuration file.
 *  4) Updates the feature offset parameters in the device structure.
 *  5) Updates the maximum number of pages, in the device structure.
 */
int8_t bmi270_init(struct bmi2_dev *dev)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 f8e5 	bl	80033dc <null_ptr_check>
 8003212:	4603      	mov	r3, r0
 8003214:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI2_OK)
 8003216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d141      	bne.n	80032a2 <bmi270_init+0x9e>
    {
        /* Assign chip id of BMI270 */
        dev->chip_id = BMI270_CHIP_ID;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2224      	movs	r2, #36	@ 0x24
 8003222:	701a      	strb	r2, [r3, #0]

        /* get the size of config array */
        dev->config_size = sizeof(bmi270_config_file);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800322a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

        /* Enable the variant specific features if any */
        dev->variant_feature = BMI2_GYRO_CROSS_SENS_ENABLE | BMI2_CRT_RTOSK_ENABLE;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2203      	movs	r2, #3
 8003232:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48

        /* An extra dummy byte is read during SPI read */
        if (dev->intf == BMI2_SPI_INTF)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	7a5b      	ldrb	r3, [r3, #9]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d103      	bne.n	8003246 <bmi270_init+0x42>
        {
            dev->dummy_byte = 1;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	72da      	strb	r2, [r3, #11]
 8003244:	e002      	b.n	800324c <bmi270_init+0x48>
        }
        else
        {
            dev->dummy_byte = 0;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	72da      	strb	r2, [r3, #11]
        }

        /* If configuration file pointer is not assigned any address */
        if (!dev->config_file_ptr)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	695b      	ldr	r3, [r3, #20]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d102      	bne.n	800325a <bmi270_init+0x56>
        {
            /* Give the address of the configuration file array to
             * the device pointer
             */
            dev->config_file_ptr = bmi270_config_file;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a16      	ldr	r2, [pc, #88]	@ (80032b0 <bmi270_init+0xac>)
 8003258:	615a      	str	r2, [r3, #20]
        }

        /* Initialize BMI2 sensor */
        rslt = bmi2_sec_init(dev);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7fd fe44 	bl	8000ee8 <bmi2_sec_init>
 8003260:	4603      	mov	r3, r0
 8003262:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI2_OK)
 8003264:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d11a      	bne.n	80032a2 <bmi270_init+0x9e>
        {
            /* Assign the offsets of the feature input
             * configuration to the device structure
             */
            dev->feat_config = bmi270_feat_in;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a11      	ldr	r2, [pc, #68]	@ (80032b4 <bmi270_init+0xb0>)
 8003270:	621a      	str	r2, [r3, #32]

            /* Assign the offsets of the feature output to
             * the device structure
             */
            dev->feat_output = bmi270_feat_out;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a10      	ldr	r2, [pc, #64]	@ (80032b8 <bmi270_init+0xb4>)
 8003276:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Assign the maximum number of pages to the
             * device structure
             */
            dev->page_max = BMI270_MAX_PAGE_NUM;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2208      	movs	r2, #8
 800327c:	761a      	strb	r2, [r3, #24]

            /* Assign maximum number of input sensors/
             * features to device structure
             */
            dev->input_sens = BMI270_MAX_FEAT_IN;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2211      	movs	r2, #17
 8003282:	765a      	strb	r2, [r3, #25]

            /* Assign maximum number of output sensors/
             * features to device structure
             */
            dev->out_sens = BMI270_MAX_FEAT_OUT;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2207      	movs	r2, #7
 8003288:	769a      	strb	r2, [r3, #26]

            /* Assign the offsets of the feature interrupt
             * to the device structure
             */
            dev->map_int = bmi270_map_int;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a0b      	ldr	r2, [pc, #44]	@ (80032bc <bmi270_init+0xb8>)
 800328e:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Assign maximum number of feature interrupts
             * to device structure
             */
            dev->sens_int_map = BMI270_MAX_INT_MAP;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2208      	movs	r2, #8
 8003294:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

            /* Get the gyroscope cross axis sensitivity */
            rslt = bmi2_get_gyro_cross_sense(dev);
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f7fe fbc7 	bl	8001a2c <bmi2_get_gyro_cross_sense>
 800329e:	4603      	mov	r3, r0
 80032a0:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80032a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	0801aab8 	.word	0x0801aab8
 80032b4:	0801cab8 	.word	0x0801cab8
 80032b8:	0801caec 	.word	0x0801caec
 80032bc:	20000008 	.word	0x20000008

080032c0 <bmi270_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi270_set_sensor_config(struct bmi2_sens_config *sens_cfg, uint8_t n_sens, struct bmi2_dev *dev)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b086      	sub	sp, #24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	460b      	mov	r3, r1
 80032ca:	607a      	str	r2, [r7, #4]
 80032cc:	72fb      	strb	r3, [r7, #11]

    /* Variable to define loop */
    uint8_t loop;

    /* Variable to get the status of advance power save */
    uint8_t aps_stat = 0;
 80032ce:	2300      	movs	r3, #0
 80032d0:	757b      	strb	r3, [r7, #21]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f882 	bl	80033dc <null_ptr_check>
 80032d8:	4603      	mov	r3, r0
 80032da:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMI2_OK) && (sens_cfg != NULL))
 80032dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d171      	bne.n	80033c8 <bmi270_set_sensor_config+0x108>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d06e      	beq.n	80033c8 <bmi270_set_sensor_config+0x108>
    {
        /* Get status of advance power save mode */
        aps_stat = dev->aps_status;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80032f0:	757b      	strb	r3, [r7, #21]

        for (loop = 0; loop < n_sens; loop++)
 80032f2:	2300      	movs	r3, #0
 80032f4:	75bb      	strb	r3, [r7, #22]
 80032f6:	e053      	b.n	80033a0 <bmi270_set_sensor_config+0xe0>
        {
            if ((sens_cfg[loop].type == BMI2_ACCEL) || (sens_cfg[loop].type == BMI2_GYRO) ||
 80032f8:	7dba      	ldrb	r2, [r7, #22]
 80032fa:	4613      	mov	r3, r2
 80032fc:	00db      	lsls	r3, r3, #3
 80032fe:	1a9b      	subs	r3, r3, r2
 8003300:	00db      	lsls	r3, r3, #3
 8003302:	461a      	mov	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	4413      	add	r3, r2
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d020      	beq.n	8003350 <bmi270_set_sensor_config+0x90>
 800330e:	7dba      	ldrb	r2, [r7, #22]
 8003310:	4613      	mov	r3, r2
 8003312:	00db      	lsls	r3, r3, #3
 8003314:	1a9b      	subs	r3, r3, r2
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	461a      	mov	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	4413      	add	r3, r2
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d015      	beq.n	8003350 <bmi270_set_sensor_config+0x90>
                (sens_cfg[loop].type == BMI2_AUX) || (sens_cfg[loop].type == BMI2_GYRO_GAIN_UPDATE))
 8003324:	7dba      	ldrb	r2, [r7, #22]
 8003326:	4613      	mov	r3, r2
 8003328:	00db      	lsls	r3, r3, #3
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	00db      	lsls	r3, r3, #3
 800332e:	461a      	mov	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	4413      	add	r3, r2
 8003334:	781b      	ldrb	r3, [r3, #0]
            if ((sens_cfg[loop].type == BMI2_ACCEL) || (sens_cfg[loop].type == BMI2_GYRO) ||
 8003336:	2b02      	cmp	r3, #2
 8003338:	d00a      	beq.n	8003350 <bmi270_set_sensor_config+0x90>
                (sens_cfg[loop].type == BMI2_AUX) || (sens_cfg[loop].type == BMI2_GYRO_GAIN_UPDATE))
 800333a:	7dba      	ldrb	r2, [r7, #22]
 800333c:	4613      	mov	r3, r2
 800333e:	00db      	lsls	r3, r3, #3
 8003340:	1a9b      	subs	r3, r3, r2
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	461a      	mov	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	4413      	add	r3, r2
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	2b09      	cmp	r3, #9
 800334e:	d10f      	bne.n	8003370 <bmi270_set_sensor_config+0xb0>
            {
                rslt = bmi2_set_sensor_config(&sens_cfg[loop], 1, dev);
 8003350:	7dba      	ldrb	r2, [r7, #22]
 8003352:	4613      	mov	r3, r2
 8003354:	00db      	lsls	r3, r3, #3
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	00db      	lsls	r3, r3, #3
 800335a:	461a      	mov	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	4413      	add	r3, r2
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	2101      	movs	r1, #1
 8003364:	4618      	mov	r0, r3
 8003366:	f7fe f83d 	bl	80013e4 <bmi2_set_sensor_config>
 800336a:	4603      	mov	r3, r0
 800336c:	75fb      	strb	r3, [r7, #23]
 800336e:	e014      	b.n	800339a <bmi270_set_sensor_config+0xda>
            else
            {
                /* Disable Advance power save if enabled for auxiliary
                 * and feature configurations
                 */
                if (aps_stat == BMI2_ENABLE)
 8003370:	7d7b      	ldrb	r3, [r7, #21]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d105      	bne.n	8003382 <bmi270_set_sensor_config+0xc2>
                {
                    /* Disable advance power save if
                     * enabled
                     */
                    rslt = bmi2_set_adv_power_save(BMI2_DISABLE, dev);
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	2000      	movs	r0, #0
 800337a:	f7fd ff5c 	bl	8001236 <bmi2_set_adv_power_save>
 800337e:	4603      	mov	r3, r0
 8003380:	75fb      	strb	r3, [r7, #23]
                }

                if (rslt == BMI2_OK)
 8003382:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10f      	bne.n	80033aa <bmi270_set_sensor_config+0xea>
                {
                    rslt = set_feat_config(sens_cfg, loop, dev);
 800338a:	7dbb      	ldrb	r3, [r7, #22]
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	4619      	mov	r1, r3
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f000 fdf7 	bl	8003f84 <set_feat_config>
 8003396:	4603      	mov	r3, r0
 8003398:	75fb      	strb	r3, [r7, #23]
        for (loop = 0; loop < n_sens; loop++)
 800339a:	7dbb      	ldrb	r3, [r7, #22]
 800339c:	3301      	adds	r3, #1
 800339e:	75bb      	strb	r3, [r7, #22]
 80033a0:	7dba      	ldrb	r2, [r7, #22]
 80033a2:	7afb      	ldrb	r3, [r7, #11]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d3a7      	bcc.n	80032f8 <bmi270_set_sensor_config+0x38>
 80033a8:	e000      	b.n	80033ac <bmi270_set_sensor_config+0xec>
                }
                /* Return error if any of the set configurations fail */
                else
                {
                    break;
 80033aa:	bf00      	nop
        }

        /* Enable Advance power save if disabled while configuring and
         * not when already disabled
         */
        if ((aps_stat == BMI2_ENABLE) && (rslt == BMI2_OK))
 80033ac:	7d7b      	ldrb	r3, [r7, #21]
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d10d      	bne.n	80033ce <bmi270_set_sensor_config+0x10e>
 80033b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d109      	bne.n	80033ce <bmi270_set_sensor_config+0x10e>
        {
            rslt = bmi2_set_adv_power_save(BMI2_ENABLE, dev);
 80033ba:	6879      	ldr	r1, [r7, #4]
 80033bc:	2001      	movs	r0, #1
 80033be:	f7fd ff3a 	bl	8001236 <bmi2_set_adv_power_save>
 80033c2:	4603      	mov	r3, r0
 80033c4:	75fb      	strb	r3, [r7, #23]
        if ((aps_stat == BMI2_ENABLE) && (rslt == BMI2_OK))
 80033c6:	e002      	b.n	80033ce <bmi270_set_sensor_config+0x10e>
        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 80033c8:	23ff      	movs	r3, #255	@ 0xff
 80033ca:	75fb      	strb	r3, [r7, #23]
 80033cc:	e000      	b.n	80033d0 <bmi270_set_sensor_config+0x110>
        if ((aps_stat == BMI2_ENABLE) && (rslt == BMI2_OK))
 80033ce:	bf00      	nop
    }

    return rslt;
 80033d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3718      	adds	r7, #24
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi2_dev *dev)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt = BMI2_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00b      	beq.n	8003406 <null_ptr_check+0x2a>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d007      	beq.n	8003406 <null_ptr_check+0x2a>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d003      	beq.n	8003406 <null_ptr_check+0x2a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <null_ptr_check+0x2e>
    {
        /* Device structure pointer is not valid */
        rslt = BMI2_E_NULL_PTR;
 8003406:	23ff      	movs	r3, #255	@ 0xff
 8003408:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800340a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800340e:	4618      	mov	r0, r3
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <set_any_motion_config>:
/*!
 * @brief This internal API sets any-motion configurations like axes select,
 * duration, threshold and output-configuration.
 */
static int8_t set_any_motion_config(const struct bmi2_any_motion_config *config, struct bmi2_dev *dev)
{
 800341a:	b580      	push	{r7, lr}
 800341c:	b08a      	sub	sp, #40	@ 0x28
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
 8003422:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t feat_config[BMI2_FEAT_SIZE_IN_BYTES] = { 0 };
 8003424:	2300      	movs	r3, #0
 8003426:	60fb      	str	r3, [r7, #12]
 8003428:	f107 0310 	add.w	r3, r7, #16
 800342c:	2200      	movs	r2, #0
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	605a      	str	r2, [r3, #4]
 8003432:	609a      	str	r2, [r3, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 8003434:	2300      	movs	r3, #0
 8003436:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    /* Variable to define count */
    uint8_t index = 0;
 800343a:	2300      	movs	r3, #0
 800343c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    /* Variable to set flag */
    uint8_t feat_found;

    /* Initialize feature configuration for any motion */
    struct bmi2_feature_config any_mot_config = { 0, 0, 0 };
 8003440:	2300      	movs	r3, #0
 8003442:	723b      	strb	r3, [r7, #8]
 8003444:	2300      	movs	r3, #0
 8003446:	727b      	strb	r3, [r7, #9]
 8003448:	2300      	movs	r3, #0
 800344a:	72bb      	strb	r3, [r7, #10]

    /* Copy the feature configuration address to a local pointer */
    uint16_t *data_p = (uint16_t *) (void *)feat_config;
 800344c:	f107 030c 	add.w	r3, r7, #12
 8003450:	623b      	str	r3, [r7, #32]

    /* Search for any-motion feature and extract its configuration details */
    feat_found = bmi2_extract_input_feat_config(&any_mot_config, BMI2_ANY_MOTION, dev);
 8003452:	f107 0308 	add.w	r3, r7, #8
 8003456:	683a      	ldr	r2, [r7, #0]
 8003458:	2104      	movs	r1, #4
 800345a:	4618      	mov	r0, r3
 800345c:	f7fe fbd8 	bl	8001c10 <bmi2_extract_input_feat_config>
 8003460:	4603      	mov	r3, r0
 8003462:	77fb      	strb	r3, [r7, #31]
    if (feat_found)
 8003464:	7ffb      	ldrb	r3, [r7, #31]
 8003466:	2b00      	cmp	r3, #0
 8003468:	f000 80d5 	beq.w	8003616 <set_any_motion_config+0x1fc>
    {
        /* Get the configuration from the page where any-motion feature resides */
        rslt = bmi2_get_feat_config(any_mot_config.page, feat_config, dev);
 800346c:	7a7b      	ldrb	r3, [r7, #9]
 800346e:	f107 010c 	add.w	r1, r7, #12
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	4618      	mov	r0, r3
 8003476:	f7fe fb39 	bl	8001aec <bmi2_get_feat_config>
 800347a:	4603      	mov	r3, r0
 800347c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (rslt == BMI2_OK)
 8003480:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003484:	2b00      	cmp	r3, #0
 8003486:	f040 80c9 	bne.w	800361c <set_any_motion_config+0x202>
        {
            /* Define the offset in bytes for any-motion select */
            idx = any_mot_config.start_addr;
 800348a:	7abb      	ldrb	r3, [r7, #10]
 800348c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get offset in words since all the features are set in words length */
            idx = idx / 2;
 8003490:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003494:	085b      	lsrs	r3, r3, #1
 8003496:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Set duration */
            *(data_p + idx) = BMI2_SET_BIT_POS0(*(data_p + idx), BMI2_ANY_NO_MOT_DUR, config->duration);
 800349a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	6a3a      	ldr	r2, [r7, #32]
 80034a2:	4413      	add	r3, r2
 80034a4:	881b      	ldrh	r3, [r3, #0]
 80034a6:	b21b      	sxth	r3, r3
 80034a8:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 80034ac:	f023 031f 	bic.w	r3, r3, #31
 80034b0:	b21a      	sxth	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	b21b      	sxth	r3, r3
 80034b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80034bc:	b21b      	sxth	r3, r3
 80034be:	4313      	orrs	r3, r2
 80034c0:	b219      	sxth	r1, r3
 80034c2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80034c6:	005b      	lsls	r3, r3, #1
 80034c8:	6a3a      	ldr	r2, [r7, #32]
 80034ca:	4413      	add	r3, r2
 80034cc:	b28a      	uxth	r2, r1
 80034ce:	801a      	strh	r2, [r3, #0]

            /* Set x-select */
            *(data_p + idx) = BMI2_SET_BITS(*(data_p + idx), BMI2_ANY_NO_MOT_X_SEL, config->select_x);
 80034d0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	6a3a      	ldr	r2, [r7, #32]
 80034d8:	4413      	add	r3, r2
 80034da:	881b      	ldrh	r3, [r3, #0]
 80034dc:	b21b      	sxth	r3, r3
 80034de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80034e2:	b21a      	sxth	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	889b      	ldrh	r3, [r3, #4]
 80034e8:	035b      	lsls	r3, r3, #13
 80034ea:	b21b      	sxth	r3, r3
 80034ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034f0:	b21b      	sxth	r3, r3
 80034f2:	4313      	orrs	r3, r2
 80034f4:	b219      	sxth	r1, r3
 80034f6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	6a3a      	ldr	r2, [r7, #32]
 80034fe:	4413      	add	r3, r2
 8003500:	b28a      	uxth	r2, r1
 8003502:	801a      	strh	r2, [r3, #0]

            /* Set y-select */
            *(data_p + idx) = BMI2_SET_BITS(*(data_p + idx), BMI2_ANY_NO_MOT_Y_SEL, config->select_y);
 8003504:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	6a3a      	ldr	r2, [r7, #32]
 800350c:	4413      	add	r3, r2
 800350e:	881b      	ldrh	r3, [r3, #0]
 8003510:	b21b      	sxth	r3, r3
 8003512:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003516:	b21a      	sxth	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	88db      	ldrh	r3, [r3, #6]
 800351c:	039b      	lsls	r3, r3, #14
 800351e:	b21b      	sxth	r3, r3
 8003520:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003524:	b21b      	sxth	r3, r3
 8003526:	4313      	orrs	r3, r2
 8003528:	b219      	sxth	r1, r3
 800352a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	6a3a      	ldr	r2, [r7, #32]
 8003532:	4413      	add	r3, r2
 8003534:	b28a      	uxth	r2, r1
 8003536:	801a      	strh	r2, [r3, #0]

            /* Set z-select */
            *(data_p + idx) = BMI2_SET_BITS(*(data_p + idx), BMI2_ANY_NO_MOT_Z_SEL, config->select_z);
 8003538:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	6a3a      	ldr	r2, [r7, #32]
 8003540:	4413      	add	r3, r2
 8003542:	881b      	ldrh	r3, [r3, #0]
 8003544:	b21b      	sxth	r3, r3
 8003546:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800354a:	b21a      	sxth	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	891b      	ldrh	r3, [r3, #8]
 8003550:	03db      	lsls	r3, r3, #15
 8003552:	b21b      	sxth	r3, r3
 8003554:	4313      	orrs	r3, r2
 8003556:	b219      	sxth	r1, r3
 8003558:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	6a3a      	ldr	r2, [r7, #32]
 8003560:	4413      	add	r3, r2
 8003562:	b28a      	uxth	r2, r1
 8003564:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 word to set threshold and output configuration */
            idx++;
 8003566:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800356a:	3301      	adds	r3, #1
 800356c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Set threshold */
            *(data_p + idx) = BMI2_SET_BIT_POS0(*(data_p + idx), BMI2_ANY_NO_MOT_THRES, config->threshold);
 8003570:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	6a3a      	ldr	r2, [r7, #32]
 8003578:	4413      	add	r3, r2
 800357a:	881b      	ldrh	r3, [r3, #0]
 800357c:	b21b      	sxth	r3, r3
 800357e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003582:	f023 0307 	bic.w	r3, r3, #7
 8003586:	b21a      	sxth	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	885b      	ldrh	r3, [r3, #2]
 800358c:	b21b      	sxth	r3, r3
 800358e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003592:	b21b      	sxth	r3, r3
 8003594:	4313      	orrs	r3, r2
 8003596:	b219      	sxth	r1, r3
 8003598:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	6a3a      	ldr	r2, [r7, #32]
 80035a0:	4413      	add	r3, r2
 80035a2:	b28a      	uxth	r2, r1
 80035a4:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to get the total length in words */
            idx++;
 80035a6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80035aa:	3301      	adds	r3, #1
 80035ac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get total length in bytes to copy from local pointer to the array */
            idx = (uint8_t)(idx * 2) - any_mot_config.start_addr;
 80035b0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	b2da      	uxtb	r2, r3
 80035b8:	7abb      	ldrb	r3, [r7, #10]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Copy the bytes to be set back to the array */
            for (index = 0; index < idx; index++)
 80035c0:	2300      	movs	r3, #0
 80035c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80035c6:	e015      	b.n	80035f4 <set_any_motion_config+0x1da>
            {
                feat_config[any_mot_config.start_addr +
                            index] = *((uint8_t *) data_p + any_mot_config.start_addr + index);
 80035c8:	7abb      	ldrb	r3, [r7, #10]
 80035ca:	461a      	mov	r2, r3
 80035cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80035d0:	4413      	add	r3, r2
 80035d2:	6a3a      	ldr	r2, [r7, #32]
 80035d4:	441a      	add	r2, r3
                feat_config[any_mot_config.start_addr +
 80035d6:	7abb      	ldrb	r3, [r7, #10]
 80035d8:	4619      	mov	r1, r3
 80035da:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80035de:	440b      	add	r3, r1
                            index] = *((uint8_t *) data_p + any_mot_config.start_addr + index);
 80035e0:	7812      	ldrb	r2, [r2, #0]
 80035e2:	3328      	adds	r3, #40	@ 0x28
 80035e4:	443b      	add	r3, r7
 80035e6:	f803 2c1c 	strb.w	r2, [r3, #-28]
            for (index = 0; index < idx; index++)
 80035ea:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80035ee:	3301      	adds	r3, #1
 80035f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80035f4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80035f8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d3e3      	bcc.n	80035c8 <set_any_motion_config+0x1ae>
            }

            /* Set the configuration back to the page */
            rslt = bmi2_set_regs(BMI2_FEATURES_REG_ADDR, feat_config, BMI2_FEAT_SIZE_IN_BYTES, dev);
 8003600:	f107 010c 	add.w	r1, r7, #12
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	2210      	movs	r2, #16
 8003608:	2030      	movs	r0, #48	@ 0x30
 800360a:	f7fd fd40 	bl	800108e <bmi2_set_regs>
 800360e:	4603      	mov	r3, r0
 8003610:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003614:	e002      	b.n	800361c <set_any_motion_config+0x202>
        }
    }
    else
    {
        rslt = BMI2_E_INVALID_SENSOR;
 8003616:	23f8      	movs	r3, #248	@ 0xf8
 8003618:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 800361c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8003620:	4618      	mov	r0, r3
 8003622:	3728      	adds	r7, #40	@ 0x28
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <set_no_motion_config>:
/*!
 * @brief This internal API sets no-motion configurations like axes select,
 * duration, threshold and output-configuration.
 */
static int8_t set_no_motion_config(const struct bmi2_no_motion_config *config, struct bmi2_dev *dev)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b08a      	sub	sp, #40	@ 0x28
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t feat_config[BMI2_FEAT_SIZE_IN_BYTES] = { 0 };
 8003632:	2300      	movs	r3, #0
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	f107 0310 	add.w	r3, r7, #16
 800363a:	2200      	movs	r2, #0
 800363c:	601a      	str	r2, [r3, #0]
 800363e:	605a      	str	r2, [r3, #4]
 8003640:	609a      	str	r2, [r3, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 8003642:	2300      	movs	r3, #0
 8003644:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    /* Variable to define count */
    uint8_t index = 0;
 8003648:	2300      	movs	r3, #0
 800364a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    /* Variable to set flag */
    uint8_t feat_found;

    /* Initialize feature configuration for no-motion */
    struct bmi2_feature_config no_mot_config = { 0, 0, 0 };
 800364e:	2300      	movs	r3, #0
 8003650:	723b      	strb	r3, [r7, #8]
 8003652:	2300      	movs	r3, #0
 8003654:	727b      	strb	r3, [r7, #9]
 8003656:	2300      	movs	r3, #0
 8003658:	72bb      	strb	r3, [r7, #10]

    /* Copy the feature configuration address to a local pointer */
    uint16_t *data_p = (uint16_t *) (void *)feat_config;
 800365a:	f107 030c 	add.w	r3, r7, #12
 800365e:	623b      	str	r3, [r7, #32]

    /* Search for no-motion feature and extract its configuration details */
    feat_found = bmi2_extract_input_feat_config(&no_mot_config, BMI2_NO_MOTION, dev);
 8003660:	f107 0308 	add.w	r3, r7, #8
 8003664:	683a      	ldr	r2, [r7, #0]
 8003666:	2105      	movs	r1, #5
 8003668:	4618      	mov	r0, r3
 800366a:	f7fe fad1 	bl	8001c10 <bmi2_extract_input_feat_config>
 800366e:	4603      	mov	r3, r0
 8003670:	77fb      	strb	r3, [r7, #31]
    if (feat_found)
 8003672:	7ffb      	ldrb	r3, [r7, #31]
 8003674:	2b00      	cmp	r3, #0
 8003676:	f000 80d5 	beq.w	8003824 <set_no_motion_config+0x1fc>
    {
        /* Get the configuration from the page where no-motion feature resides */
        rslt = bmi2_get_feat_config(no_mot_config.page, feat_config, dev);
 800367a:	7a7b      	ldrb	r3, [r7, #9]
 800367c:	f107 010c 	add.w	r1, r7, #12
 8003680:	683a      	ldr	r2, [r7, #0]
 8003682:	4618      	mov	r0, r3
 8003684:	f7fe fa32 	bl	8001aec <bmi2_get_feat_config>
 8003688:	4603      	mov	r3, r0
 800368a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (rslt == BMI2_OK)
 800368e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003692:	2b00      	cmp	r3, #0
 8003694:	f040 80c9 	bne.w	800382a <set_no_motion_config+0x202>
        {
            /* Define the offset in bytes for no-motion select */
            idx = no_mot_config.start_addr;
 8003698:	7abb      	ldrb	r3, [r7, #10]
 800369a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get offset in words since all the features are set in words length */
            idx = idx / 2;
 800369e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80036a2:	085b      	lsrs	r3, r3, #1
 80036a4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Set duration */
            *(data_p + idx) = BMI2_SET_BIT_POS0(*(data_p + idx), BMI2_ANY_NO_MOT_DUR, config->duration);
 80036a8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80036ac:	005b      	lsls	r3, r3, #1
 80036ae:	6a3a      	ldr	r2, [r7, #32]
 80036b0:	4413      	add	r3, r2
 80036b2:	881b      	ldrh	r3, [r3, #0]
 80036b4:	b21b      	sxth	r3, r3
 80036b6:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 80036ba:	f023 031f 	bic.w	r3, r3, #31
 80036be:	b21a      	sxth	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	881b      	ldrh	r3, [r3, #0]
 80036c4:	b21b      	sxth	r3, r3
 80036c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80036ca:	b21b      	sxth	r3, r3
 80036cc:	4313      	orrs	r3, r2
 80036ce:	b219      	sxth	r1, r3
 80036d0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	6a3a      	ldr	r2, [r7, #32]
 80036d8:	4413      	add	r3, r2
 80036da:	b28a      	uxth	r2, r1
 80036dc:	801a      	strh	r2, [r3, #0]

            /* Set x-select */
            *(data_p + idx) = BMI2_SET_BITS(*(data_p + idx), BMI2_ANY_NO_MOT_X_SEL, config->select_x);
 80036de:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	6a3a      	ldr	r2, [r7, #32]
 80036e6:	4413      	add	r3, r2
 80036e8:	881b      	ldrh	r3, [r3, #0]
 80036ea:	b21b      	sxth	r3, r3
 80036ec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80036f0:	b21a      	sxth	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	889b      	ldrh	r3, [r3, #4]
 80036f6:	035b      	lsls	r3, r3, #13
 80036f8:	b21b      	sxth	r3, r3
 80036fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036fe:	b21b      	sxth	r3, r3
 8003700:	4313      	orrs	r3, r2
 8003702:	b219      	sxth	r1, r3
 8003704:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	6a3a      	ldr	r2, [r7, #32]
 800370c:	4413      	add	r3, r2
 800370e:	b28a      	uxth	r2, r1
 8003710:	801a      	strh	r2, [r3, #0]

            /* Set y-select */
            *(data_p + idx) = BMI2_SET_BITS(*(data_p + idx), BMI2_ANY_NO_MOT_Y_SEL, config->select_y);
 8003712:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	6a3a      	ldr	r2, [r7, #32]
 800371a:	4413      	add	r3, r2
 800371c:	881b      	ldrh	r3, [r3, #0]
 800371e:	b21b      	sxth	r3, r3
 8003720:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003724:	b21a      	sxth	r2, r3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	88db      	ldrh	r3, [r3, #6]
 800372a:	039b      	lsls	r3, r3, #14
 800372c:	b21b      	sxth	r3, r3
 800372e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003732:	b21b      	sxth	r3, r3
 8003734:	4313      	orrs	r3, r2
 8003736:	b219      	sxth	r1, r3
 8003738:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	6a3a      	ldr	r2, [r7, #32]
 8003740:	4413      	add	r3, r2
 8003742:	b28a      	uxth	r2, r1
 8003744:	801a      	strh	r2, [r3, #0]

            /* Set z-select */
            *(data_p + idx) = BMI2_SET_BITS(*(data_p + idx), BMI2_ANY_NO_MOT_Z_SEL, config->select_z);
 8003746:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800374a:	005b      	lsls	r3, r3, #1
 800374c:	6a3a      	ldr	r2, [r7, #32]
 800374e:	4413      	add	r3, r2
 8003750:	881b      	ldrh	r3, [r3, #0]
 8003752:	b21b      	sxth	r3, r3
 8003754:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003758:	b21a      	sxth	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	891b      	ldrh	r3, [r3, #8]
 800375e:	03db      	lsls	r3, r3, #15
 8003760:	b21b      	sxth	r3, r3
 8003762:	4313      	orrs	r3, r2
 8003764:	b219      	sxth	r1, r3
 8003766:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	6a3a      	ldr	r2, [r7, #32]
 800376e:	4413      	add	r3, r2
 8003770:	b28a      	uxth	r2, r1
 8003772:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 word to set threshold and output configuration */
            idx++;
 8003774:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003778:	3301      	adds	r3, #1
 800377a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Set threshold */
            *(data_p + idx) = BMI2_SET_BIT_POS0(*(data_p + idx), BMI2_ANY_NO_MOT_THRES, config->threshold);
 800377e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	6a3a      	ldr	r2, [r7, #32]
 8003786:	4413      	add	r3, r2
 8003788:	881b      	ldrh	r3, [r3, #0]
 800378a:	b21b      	sxth	r3, r3
 800378c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003790:	f023 0307 	bic.w	r3, r3, #7
 8003794:	b21a      	sxth	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	885b      	ldrh	r3, [r3, #2]
 800379a:	b21b      	sxth	r3, r3
 800379c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037a0:	b21b      	sxth	r3, r3
 80037a2:	4313      	orrs	r3, r2
 80037a4:	b219      	sxth	r1, r3
 80037a6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	6a3a      	ldr	r2, [r7, #32]
 80037ae:	4413      	add	r3, r2
 80037b0:	b28a      	uxth	r2, r1
 80037b2:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to get the total length in words */
            idx++;
 80037b4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80037b8:	3301      	adds	r3, #1
 80037ba:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get total length in bytes to copy from local pointer to the array */
            idx = (uint8_t)(idx * 2) - no_mot_config.start_addr;
 80037be:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	b2da      	uxtb	r2, r3
 80037c6:	7abb      	ldrb	r3, [r7, #10]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Copy the bytes to be set back to the array */
            for (index = 0; index < idx; index++)
 80037ce:	2300      	movs	r3, #0
 80037d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80037d4:	e015      	b.n	8003802 <set_no_motion_config+0x1da>
            {
                feat_config[no_mot_config.start_addr +
                            index] = *((uint8_t *) data_p + no_mot_config.start_addr + index);
 80037d6:	7abb      	ldrb	r3, [r7, #10]
 80037d8:	461a      	mov	r2, r3
 80037da:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80037de:	4413      	add	r3, r2
 80037e0:	6a3a      	ldr	r2, [r7, #32]
 80037e2:	441a      	add	r2, r3
                feat_config[no_mot_config.start_addr +
 80037e4:	7abb      	ldrb	r3, [r7, #10]
 80037e6:	4619      	mov	r1, r3
 80037e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80037ec:	440b      	add	r3, r1
                            index] = *((uint8_t *) data_p + no_mot_config.start_addr + index);
 80037ee:	7812      	ldrb	r2, [r2, #0]
 80037f0:	3328      	adds	r3, #40	@ 0x28
 80037f2:	443b      	add	r3, r7
 80037f4:	f803 2c1c 	strb.w	r2, [r3, #-28]
            for (index = 0; index < idx; index++)
 80037f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80037fc:	3301      	adds	r3, #1
 80037fe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003802:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003806:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800380a:	429a      	cmp	r2, r3
 800380c:	d3e3      	bcc.n	80037d6 <set_no_motion_config+0x1ae>
            }

            /* Set the configuration back to the page */
            rslt = bmi2_set_regs(BMI2_FEATURES_REG_ADDR, feat_config, BMI2_FEAT_SIZE_IN_BYTES, dev);
 800380e:	f107 010c 	add.w	r1, r7, #12
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	2210      	movs	r2, #16
 8003816:	2030      	movs	r0, #48	@ 0x30
 8003818:	f7fd fc39 	bl	800108e <bmi2_set_regs>
 800381c:	4603      	mov	r3, r0
 800381e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003822:	e002      	b.n	800382a <set_no_motion_config+0x202>
        }
    }
    else
    {
        rslt = BMI2_E_INVALID_SENSOR;
 8003824:	23f8      	movs	r3, #248	@ 0xf8
 8003826:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 800382a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800382e:	4618      	mov	r0, r3
 8003830:	3728      	adds	r7, #40	@ 0x28
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <set_sig_motion_config>:
/*!
 * @brief This internal API sets sig-motion configurations like block-size,
 * output-configuration and other parameters.
 */
static int8_t set_sig_motion_config(const struct bmi2_sig_motion_config *config, struct bmi2_dev *dev)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b08a      	sub	sp, #40	@ 0x28
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
 800383e:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t feat_config[BMI2_FEAT_SIZE_IN_BYTES] = { 0 };
 8003840:	2300      	movs	r3, #0
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	f107 0310 	add.w	r3, r7, #16
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	605a      	str	r2, [r3, #4]
 800384e:	609a      	str	r2, [r3, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 8003850:	2300      	movs	r3, #0
 8003852:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    /* Variable to define index */
    uint8_t index = 0;
 8003856:	2300      	movs	r3, #0
 8003858:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    /* Variable to set flag */
    uint8_t feat_found;

    /* Initialize feature configuration for sig-motion */
    struct bmi2_feature_config sig_mot_config = { 0, 0, 0 };
 800385c:	2300      	movs	r3, #0
 800385e:	723b      	strb	r3, [r7, #8]
 8003860:	2300      	movs	r3, #0
 8003862:	727b      	strb	r3, [r7, #9]
 8003864:	2300      	movs	r3, #0
 8003866:	72bb      	strb	r3, [r7, #10]

    /* Copy the feature configuration address to a local pointer */
    uint16_t *data_p = (uint16_t *) (void *)feat_config;
 8003868:	f107 030c 	add.w	r3, r7, #12
 800386c:	623b      	str	r3, [r7, #32]

    /* Search for sig-motion feature and extract its configuration details */
    feat_found = bmi2_extract_input_feat_config(&sig_mot_config, BMI2_SIG_MOTION, dev);
 800386e:	f107 0308 	add.w	r3, r7, #8
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	2103      	movs	r1, #3
 8003876:	4618      	mov	r0, r3
 8003878:	f7fe f9ca 	bl	8001c10 <bmi2_extract_input_feat_config>
 800387c:	4603      	mov	r3, r0
 800387e:	77fb      	strb	r3, [r7, #31]
    if (feat_found)
 8003880:	7ffb      	ldrb	r3, [r7, #31]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d055      	beq.n	8003932 <set_sig_motion_config+0xfc>
    {
        /* Get the configuration from the page where sig-motion feature resides */
        rslt = bmi2_get_feat_config(sig_mot_config.page, feat_config, dev);
 8003886:	7a7b      	ldrb	r3, [r7, #9]
 8003888:	f107 010c 	add.w	r1, r7, #12
 800388c:	683a      	ldr	r2, [r7, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f7fe f92c 	bl	8001aec <bmi2_get_feat_config>
 8003894:	4603      	mov	r3, r0
 8003896:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (rslt == BMI2_OK)
 800389a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d14a      	bne.n	8003938 <set_sig_motion_config+0x102>
        {
            /* Define the offset in bytes for sig-motion select */
            idx = sig_mot_config.start_addr;
 80038a2:	7abb      	ldrb	r3, [r7, #10]
 80038a4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get offset in words since all the features are set in words length */
            idx = idx / 2;
 80038a8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80038ac:	085b      	lsrs	r3, r3, #1
 80038ae:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Set parameter 1 */
            *(data_p + idx) = BMI2_SET_BIT_POS0(*(data_p + idx), BMI2_SIG_MOT_PARAM_1, config->block_size);
 80038b2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	6a3a      	ldr	r2, [r7, #32]
 80038ba:	4413      	add	r3, r2
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	8812      	ldrh	r2, [r2, #0]
 80038c0:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to get the total length in words */
            idx++;
 80038c2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80038c6:	3301      	adds	r3, #1
 80038c8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get total length in bytes to copy from local pointer to the array */
            idx = (uint8_t)(idx * 2) - sig_mot_config.start_addr;
 80038cc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	b2da      	uxtb	r2, r3
 80038d4:	7abb      	ldrb	r3, [r7, #10]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Copy the bytes to be set back to the array */
            for (index = 0; index < idx; index++)
 80038dc:	2300      	movs	r3, #0
 80038de:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80038e2:	e015      	b.n	8003910 <set_sig_motion_config+0xda>
            {
                feat_config[sig_mot_config.start_addr +
                            index] = *((uint8_t *) data_p + sig_mot_config.start_addr + index);
 80038e4:	7abb      	ldrb	r3, [r7, #10]
 80038e6:	461a      	mov	r2, r3
 80038e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80038ec:	4413      	add	r3, r2
 80038ee:	6a3a      	ldr	r2, [r7, #32]
 80038f0:	441a      	add	r2, r3
                feat_config[sig_mot_config.start_addr +
 80038f2:	7abb      	ldrb	r3, [r7, #10]
 80038f4:	4619      	mov	r1, r3
 80038f6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80038fa:	440b      	add	r3, r1
                            index] = *((uint8_t *) data_p + sig_mot_config.start_addr + index);
 80038fc:	7812      	ldrb	r2, [r2, #0]
 80038fe:	3328      	adds	r3, #40	@ 0x28
 8003900:	443b      	add	r3, r7
 8003902:	f803 2c1c 	strb.w	r2, [r3, #-28]
            for (index = 0; index < idx; index++)
 8003906:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800390a:	3301      	adds	r3, #1
 800390c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003910:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003914:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003918:	429a      	cmp	r2, r3
 800391a:	d3e3      	bcc.n	80038e4 <set_sig_motion_config+0xae>
            }

            /* Set the configuration back to the page */
            rslt = bmi2_set_regs(BMI2_FEATURES_REG_ADDR, feat_config, BMI2_FEAT_SIZE_IN_BYTES, dev);
 800391c:	f107 010c 	add.w	r1, r7, #12
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	2210      	movs	r2, #16
 8003924:	2030      	movs	r0, #48	@ 0x30
 8003926:	f7fd fbb2 	bl	800108e <bmi2_set_regs>
 800392a:	4603      	mov	r3, r0
 800392c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003930:	e002      	b.n	8003938 <set_sig_motion_config+0x102>
        }
    }
    else
    {
        rslt = BMI2_E_INVALID_SENSOR;
 8003932:	23f8      	movs	r3, #248	@ 0xf8
 8003934:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8003938:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800393c:	4618      	mov	r0, r3
 800393e:	3728      	adds	r7, #40	@ 0x28
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <set_step_count_params_config>:

/*!
 * @brief This internal API sets step counter parameter configurations.
 */
static int8_t set_step_count_params_config(const uint16_t *step_count_params, struct bmi2_dev *dev)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b08c      	sub	sp, #48	@ 0x30
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt = BMI2_OK;
 800394e:	2300      	movs	r3, #0
 8003950:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Array to define the feature configuration */
    uint8_t feat_config[BMI2_FEAT_SIZE_IN_BYTES] = { 0 };
 8003954:	2300      	movs	r3, #0
 8003956:	60fb      	str	r3, [r7, #12]
 8003958:	f107 0310 	add.w	r3, r7, #16
 800395c:	2200      	movs	r2, #0
 800395e:	601a      	str	r2, [r3, #0]
 8003960:	605a      	str	r2, [r3, #4]
 8003962:	609a      	str	r2, [r3, #8]

    /* Variable to define index */
    uint8_t index = 0;
 8003964:	2300      	movs	r3, #0
 8003966:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    /* Variable to set flag */
    uint8_t feat_found;

    /* Initialize feature configuration for step counter parameters */
    struct bmi2_feature_config step_params_config = { 0, 0, 0 };
 800396a:	2300      	movs	r3, #0
 800396c:	723b      	strb	r3, [r7, #8]
 800396e:	2300      	movs	r3, #0
 8003970:	727b      	strb	r3, [r7, #9]
 8003972:	2300      	movs	r3, #0
 8003974:	72bb      	strb	r3, [r7, #10]

    /* Variable to define start address of the parameters */
    uint8_t start_addr;

    /* Variable to define number of bytes */
    uint8_t n_bytes = (BMI2_STEP_CNT_N_PARAMS * 2);
 8003976:	2332      	movs	r3, #50	@ 0x32
 8003978:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

    /* Variable to store number of pages */
    uint8_t n_pages = (n_bytes / 16);
 800397c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003980:	091b      	lsrs	r3, r3, #4
 8003982:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Variable to define the remaining bytes to be read */
    uint8_t remain_len;

    /* Variable to define the maximum words(16 bytes or 8 words) to be read in a page */
    uint8_t max_len = 8;
 8003986:	2308      	movs	r3, #8
 8003988:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    /* Variable index bytes in a page */
    uint8_t page_byte_idx;

    /* Variable to index the parameters */
    uint8_t param_idx = 0;
 800398c:	2300      	movs	r3, #0
 800398e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

    /* Copy the feature configuration address to a local pointer */
    uint16_t *data_p = (uint16_t *) (void *)feat_config;
 8003992:	f107 030c 	add.w	r3, r7, #12
 8003996:	623b      	str	r3, [r7, #32]

    /* Search for step counter parameter feature and extract its configuration details */
    feat_found = bmi2_extract_input_feat_config(&step_params_config, BMI2_STEP_COUNTER_PARAMS, dev);
 8003998:	f107 0308 	add.w	r3, r7, #8
 800399c:	683a      	ldr	r2, [r7, #0]
 800399e:	211d      	movs	r1, #29
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7fe f935 	bl	8001c10 <bmi2_extract_input_feat_config>
 80039a6:	4603      	mov	r3, r0
 80039a8:	77fb      	strb	r3, [r7, #31]
    if (feat_found)
 80039aa:	7ffb      	ldrb	r3, [r7, #31]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f000 8099 	beq.w	8003ae4 <set_step_count_params_config+0x1a0>
    {
        /* Get the start page for the step counter parameters */
        start_page = step_params_config.page;
 80039b2:	7a7b      	ldrb	r3, [r7, #9]
 80039b4:	77bb      	strb	r3, [r7, #30]

        /* Get the end page for the step counter parameters */
        end_page = start_page + n_pages;
 80039b6:	7fba      	ldrb	r2, [r7, #30]
 80039b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039bc:	4413      	add	r3, r2
 80039be:	777b      	strb	r3, [r7, #29]

        /* Get the start address for the step counter parameters */
        start_addr = step_params_config.start_addr;
 80039c0:	7abb      	ldrb	r3, [r7, #10]
 80039c2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

        /* Get the remaining length of bytes to be read */
        remain_len = (uint8_t)((n_bytes - (n_pages * 16)) + start_addr);
 80039c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039ca:	011b      	lsls	r3, r3, #4
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	b2da      	uxtb	r2, r3
 80039d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80039da:	4413      	add	r3, r2
 80039dc:	773b      	strb	r3, [r7, #28]
        for (page_idx = start_page; page_idx <= end_page; page_idx++)
 80039de:	7fbb      	ldrb	r3, [r7, #30]
 80039e0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80039e4:	e078      	b.n	8003ad8 <set_step_count_params_config+0x194>
        {
            /* Get the configuration from the respective page */
            rslt = bmi2_get_feat_config(page_idx, feat_config, dev);
 80039e6:	f107 010c 	add.w	r1, r7, #12
 80039ea:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80039ee:	683a      	ldr	r2, [r7, #0]
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7fe f87b 	bl	8001aec <bmi2_get_feat_config>
 80039f6:	4603      	mov	r3, r0
 80039f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if (rslt == BMI2_OK)
 80039fc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d164      	bne.n	8003ace <set_step_count_params_config+0x18a>
            {
                /* Start from address 0x00 when switched to next page */
                if (page_idx > start_page)
 8003a04:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8003a08:	7fbb      	ldrb	r3, [r7, #30]
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d902      	bls.n	8003a14 <set_step_count_params_config+0xd0>
                {
                    start_addr = 0;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                }

                /* Remaining number of words to be read in the page  */
                if (page_idx == end_page)
 8003a14:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8003a18:	7f7b      	ldrb	r3, [r7, #29]
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d103      	bne.n	8003a26 <set_step_count_params_config+0xe2>
                {
                    max_len = (remain_len / 2);
 8003a1e:	7f3b      	ldrb	r3, [r7, #28]
 8003a20:	085b      	lsrs	r3, r3, #1
 8003a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                }

                /* Get offset in words since all the features are set in words length */
                page_byte_idx = start_addr / 2;
 8003a26:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003a2a:	085b      	lsrs	r3, r3, #1
 8003a2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
                for (; page_byte_idx < max_len;)
 8003a30:	e015      	b.n	8003a5e <set_step_count_params_config+0x11a>
                {
                    /* Set parameters 1 to 25 */
                    *(data_p + page_byte_idx) = BMI2_SET_BIT_POS0(*(data_p + page_byte_idx),
 8003a32:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	441a      	add	r2, r3
 8003a3c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	6a39      	ldr	r1, [r7, #32]
 8003a44:	440b      	add	r3, r1
 8003a46:	8812      	ldrh	r2, [r2, #0]
 8003a48:	801a      	strh	r2, [r3, #0]
                                                                  BMI2_STEP_COUNT_PARAMS,
                                                                  step_count_params[param_idx]);

                    /* Increment offset by 1 word to set to the next parameter */
                    page_byte_idx++;
 8003a4a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003a4e:	3301      	adds	r3, #1
 8003a50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

                    /* Increment to next parameter */
                    param_idx++;
 8003a54:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003a58:	3301      	adds	r3, #1
 8003a5a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
                for (; page_byte_idx < max_len;)
 8003a5e:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8003a62:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d3e3      	bcc.n	8003a32 <set_step_count_params_config+0xee>
                }

                /* Get total length in bytes to copy from local pointer to the array */
                page_byte_idx = (uint8_t)(page_byte_idx * 2) - step_params_config.start_addr;
 8003a6a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	b2da      	uxtb	r2, r3
 8003a72:	7abb      	ldrb	r3, [r7, #10]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

                /* Copy the bytes to be set back to the array */
                for (index = 0; index < page_byte_idx; index++)
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8003a80:	e015      	b.n	8003aae <set_step_count_params_config+0x16a>
                {
                    feat_config[step_params_config.start_addr +
                                index] = *((uint8_t *) data_p + step_params_config.start_addr + index);
 8003a82:	7abb      	ldrb	r3, [r7, #10]
 8003a84:	461a      	mov	r2, r3
 8003a86:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003a8a:	4413      	add	r3, r2
 8003a8c:	6a3a      	ldr	r2, [r7, #32]
 8003a8e:	441a      	add	r2, r3
                    feat_config[step_params_config.start_addr +
 8003a90:	7abb      	ldrb	r3, [r7, #10]
 8003a92:	4619      	mov	r1, r3
 8003a94:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003a98:	440b      	add	r3, r1
                                index] = *((uint8_t *) data_p + step_params_config.start_addr + index);
 8003a9a:	7812      	ldrb	r2, [r2, #0]
 8003a9c:	3330      	adds	r3, #48	@ 0x30
 8003a9e:	443b      	add	r3, r7
 8003aa0:	f803 2c24 	strb.w	r2, [r3, #-36]
                for (index = 0; index < page_byte_idx; index++)
 8003aa4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8003aae:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8003ab2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d3e3      	bcc.n	8003a82 <set_step_count_params_config+0x13e>
                }

                /* Set the configuration back to the page */
                rslt = bmi2_set_regs(BMI2_FEATURES_REG_ADDR, feat_config, BMI2_FEAT_SIZE_IN_BYTES, dev);
 8003aba:	f107 010c 	add.w	r1, r7, #12
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	2210      	movs	r2, #16
 8003ac2:	2030      	movs	r0, #48	@ 0x30
 8003ac4:	f7fd fae3 	bl	800108e <bmi2_set_regs>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        for (page_idx = start_page; page_idx <= end_page; page_idx++)
 8003ace:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8003ad8:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8003adc:	7f7b      	ldrb	r3, [r7, #29]
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d981      	bls.n	80039e6 <set_step_count_params_config+0xa2>
 8003ae2:	e002      	b.n	8003aea <set_step_count_params_config+0x1a6>
            }
        }
    }
    else
    {
        rslt = BMI2_E_INVALID_SENSOR;
 8003ae4:	23f8      	movs	r3, #248	@ 0xf8
 8003ae6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return rslt;
 8003aea:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3730      	adds	r7, #48	@ 0x30
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <set_step_config>:

/* @brief This internal API sets step counter configurations like water-mark
 * level, reset-counter and output-configuration step detector and activity.
 */
static int8_t set_step_config(const struct bmi2_step_config *config, struct bmi2_dev *dev)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b08a      	sub	sp, #40	@ 0x28
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
 8003afe:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t feat_config[BMI2_FEAT_SIZE_IN_BYTES] = { 0 };
 8003b00:	2300      	movs	r3, #0
 8003b02:	60fb      	str	r3, [r7, #12]
 8003b04:	f107 0310 	add.w	r3, r7, #16
 8003b08:	2200      	movs	r2, #0
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	605a      	str	r2, [r3, #4]
 8003b0e:	609a      	str	r2, [r3, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 8003b10:	2300      	movs	r3, #0
 8003b12:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    /* Variable to define index */
    uint8_t index = 0;
 8003b16:	2300      	movs	r3, #0
 8003b18:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    /* Variable to set flag */
    uint8_t feat_found;

    /* Initialize feature configuration for step counter 4 */
    struct bmi2_feature_config step_count_config = { 0, 0, 0 };
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	723b      	strb	r3, [r7, #8]
 8003b20:	2300      	movs	r3, #0
 8003b22:	727b      	strb	r3, [r7, #9]
 8003b24:	2300      	movs	r3, #0
 8003b26:	72bb      	strb	r3, [r7, #10]

    /* Copy the feature configuration address to a local pointer */
    uint16_t *data_p = (uint16_t *) (void *)feat_config;
 8003b28:	f107 030c 	add.w	r3, r7, #12
 8003b2c:	623b      	str	r3, [r7, #32]

    /* Search for step counter feature and extract its configuration details */
    feat_found = bmi2_extract_input_feat_config(&step_count_config, BMI2_STEP_COUNTER, dev);
 8003b2e:	f107 0308 	add.w	r3, r7, #8
 8003b32:	683a      	ldr	r2, [r7, #0]
 8003b34:	2107      	movs	r1, #7
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7fe f86a 	bl	8001c10 <bmi2_extract_input_feat_config>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	77fb      	strb	r3, [r7, #31]
    if (feat_found)
 8003b40:	7ffb      	ldrb	r3, [r7, #31]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f000 8083 	beq.w	8003c4e <set_step_config+0x158>
    {
        /* Get the configuration from the page where step counter resides */
        rslt = bmi2_get_feat_config(step_count_config.page, feat_config, dev);
 8003b48:	7a7b      	ldrb	r3, [r7, #9]
 8003b4a:	f107 010c 	add.w	r1, r7, #12
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f7fd ffcb 	bl	8001aec <bmi2_get_feat_config>
 8003b56:	4603      	mov	r3, r0
 8003b58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (rslt == BMI2_OK)
 8003b5c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d177      	bne.n	8003c54 <set_step_config+0x15e>
        {
            /* Define the offset in bytes */
            idx = step_count_config.start_addr;
 8003b64:	7abb      	ldrb	r3, [r7, #10]
 8003b66:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get offset in words since all the features are set in words length */
            idx = idx / 2;
 8003b6a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003b6e:	085b      	lsrs	r3, r3, #1
 8003b70:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Set water-mark level */
            *(data_p + idx) = BMI2_SET_BIT_POS0(*(data_p + idx), BMI2_STEP_COUNT_WM_LEVEL, config->watermark_level);
 8003b74:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003b78:	005b      	lsls	r3, r3, #1
 8003b7a:	6a3a      	ldr	r2, [r7, #32]
 8003b7c:	4413      	add	r3, r2
 8003b7e:	881b      	ldrh	r3, [r3, #0]
 8003b80:	b21b      	sxth	r3, r3
 8003b82:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b86:	f023 0303 	bic.w	r3, r3, #3
 8003b8a:	b21a      	sxth	r2, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	881b      	ldrh	r3, [r3, #0]
 8003b90:	b21b      	sxth	r3, r3
 8003b92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b96:	b21b      	sxth	r3, r3
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	b219      	sxth	r1, r3
 8003b9c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	6a3a      	ldr	r2, [r7, #32]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	b28a      	uxth	r2, r1
 8003ba8:	801a      	strh	r2, [r3, #0]

            /* Set reset-counter */
            *(data_p + idx) = BMI2_SET_BITS(*(data_p + idx), BMI2_STEP_COUNT_RST_CNT, config->reset_counter);
 8003baa:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003bae:	005b      	lsls	r3, r3, #1
 8003bb0:	6a3a      	ldr	r2, [r7, #32]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	881b      	ldrh	r3, [r3, #0]
 8003bb6:	b21b      	sxth	r3, r3
 8003bb8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bbc:	b21a      	sxth	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	885b      	ldrh	r3, [r3, #2]
 8003bc2:	029b      	lsls	r3, r3, #10
 8003bc4:	b21b      	sxth	r3, r3
 8003bc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bca:	b21b      	sxth	r3, r3
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	b219      	sxth	r1, r3
 8003bd0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	6a3a      	ldr	r2, [r7, #32]
 8003bd8:	4413      	add	r3, r2
 8003bda:	b28a      	uxth	r2, r1
 8003bdc:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 word  to set output
             * configuration of step detector and step activity
             */
            idx++;
 8003bde:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003be2:	3301      	adds	r3, #1
 8003be4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get total length in bytes to copy from local pointer to the array */
            idx = (uint8_t)(idx * 2) - step_count_config.start_addr;
 8003be8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	b2da      	uxtb	r2, r3
 8003bf0:	7abb      	ldrb	r3, [r7, #10]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Copy the bytes to be set back to the array */
            for (index = 0; index < idx; index++)
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003bfe:	e015      	b.n	8003c2c <set_step_config+0x136>
            {
                feat_config[step_count_config.start_addr +
                            index] = *((uint8_t *) data_p + step_count_config.start_addr + index);
 8003c00:	7abb      	ldrb	r3, [r7, #10]
 8003c02:	461a      	mov	r2, r3
 8003c04:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003c08:	4413      	add	r3, r2
 8003c0a:	6a3a      	ldr	r2, [r7, #32]
 8003c0c:	441a      	add	r2, r3
                feat_config[step_count_config.start_addr +
 8003c0e:	7abb      	ldrb	r3, [r7, #10]
 8003c10:	4619      	mov	r1, r3
 8003c12:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003c16:	440b      	add	r3, r1
                            index] = *((uint8_t *) data_p + step_count_config.start_addr + index);
 8003c18:	7812      	ldrb	r2, [r2, #0]
 8003c1a:	3328      	adds	r3, #40	@ 0x28
 8003c1c:	443b      	add	r3, r7
 8003c1e:	f803 2c1c 	strb.w	r2, [r3, #-28]
            for (index = 0; index < idx; index++)
 8003c22:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003c26:	3301      	adds	r3, #1
 8003c28:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003c2c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003c30:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d3e3      	bcc.n	8003c00 <set_step_config+0x10a>
            }

            /* Set the configuration back to the page */
            rslt = bmi2_set_regs(BMI2_FEATURES_REG_ADDR, feat_config, BMI2_FEAT_SIZE_IN_BYTES, dev);
 8003c38:	f107 010c 	add.w	r1, r7, #12
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	2210      	movs	r2, #16
 8003c40:	2030      	movs	r0, #48	@ 0x30
 8003c42:	f7fd fa24 	bl	800108e <bmi2_set_regs>
 8003c46:	4603      	mov	r3, r0
 8003c48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003c4c:	e002      	b.n	8003c54 <set_step_config+0x15e>
        }
    }
    else
    {
        rslt = BMI2_E_INVALID_SENSOR;
 8003c4e:	23f8      	movs	r3, #248	@ 0xf8
 8003c50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8003c54:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3728      	adds	r7, #40	@ 0x28
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <set_wrist_gest_config>:
/*!
 * @brief This internal API sets wrist gesture configurations like wearable-arm,
 * and output-configuration.
 */
static int8_t set_wrist_gest_config(const struct bmi2_wrist_gest_config *config, struct bmi2_dev *dev)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08a      	sub	sp, #40	@ 0x28
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t feat_config[BMI2_FEAT_SIZE_IN_BYTES] = { 0 };
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]
 8003c6e:	f107 0310 	add.w	r3, r7, #16
 8003c72:	2200      	movs	r2, #0
 8003c74:	601a      	str	r2, [r3, #0]
 8003c76:	605a      	str	r2, [r3, #4]
 8003c78:	609a      	str	r2, [r3, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    /* Variable to define index */
    uint8_t index = 0;
 8003c80:	2300      	movs	r3, #0
 8003c82:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    /* Variable to set flag */
    uint8_t feat_found;

    /* Initialize feature configuration for wrist gesture */
    struct bmi2_feature_config wrist_gest_config = { 0, 0, 0 };
 8003c86:	2300      	movs	r3, #0
 8003c88:	723b      	strb	r3, [r7, #8]
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	727b      	strb	r3, [r7, #9]
 8003c8e:	2300      	movs	r3, #0
 8003c90:	72bb      	strb	r3, [r7, #10]

    /* Copy the feature configuration address to a local pointer */
    uint16_t *data_p = (uint16_t *) (void *)feat_config;
 8003c92:	f107 030c 	add.w	r3, r7, #12
 8003c96:	623b      	str	r3, [r7, #32]

    /* Search for wrist gesture feature and extract its configuration details */
    feat_found = bmi2_extract_input_feat_config(&wrist_gest_config, BMI2_WRIST_GESTURE, dev);
 8003c98:	f107 0308 	add.w	r3, r7, #8
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	2113      	movs	r1, #19
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f7fd ffb5 	bl	8001c10 <bmi2_extract_input_feat_config>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	77fb      	strb	r3, [r7, #31]
    if (feat_found)
 8003caa:	7ffb      	ldrb	r3, [r7, #31]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f000 8090 	beq.w	8003dd2 <set_wrist_gest_config+0x172>
    {
        /* Get the configuration from the page where wrist gesture feature resides */
        rslt = bmi2_get_feat_config(wrist_gest_config.page, feat_config, dev);
 8003cb2:	7a7b      	ldrb	r3, [r7, #9]
 8003cb4:	f107 010c 	add.w	r1, r7, #12
 8003cb8:	683a      	ldr	r2, [r7, #0]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7fd ff16 	bl	8001aec <bmi2_get_feat_config>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (rslt == BMI2_OK)
 8003cc6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f040 8084 	bne.w	8003dd8 <set_wrist_gest_config+0x178>
        {
            /* Define the offset in bytes for gesture select */
            idx = wrist_gest_config.start_addr;
 8003cd0:	7abb      	ldrb	r3, [r7, #10]
 8003cd2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get offset in words since all the features are set in words length */
            idx = idx / 2;
 8003cd6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003cda:	085b      	lsrs	r3, r3, #1
 8003cdc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Set wearable arm */
            *(data_p + idx) = BMI2_SET_BITS(*(data_p + idx), BMI2_WRIST_GEST_WEAR_ARM, config->wearable_arm);
 8003ce0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	6a3a      	ldr	r2, [r7, #32]
 8003ce8:	4413      	add	r3, r2
 8003cea:	881b      	ldrh	r3, [r3, #0]
 8003cec:	b21b      	sxth	r3, r3
 8003cee:	f023 0310 	bic.w	r3, r3, #16
 8003cf2:	b21a      	sxth	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	881b      	ldrh	r3, [r3, #0]
 8003cf8:	011b      	lsls	r3, r3, #4
 8003cfa:	b21b      	sxth	r3, r3
 8003cfc:	f003 0310 	and.w	r3, r3, #16
 8003d00:	b21b      	sxth	r3, r3
 8003d02:	4313      	orrs	r3, r2
 8003d04:	b219      	sxth	r1, r3
 8003d06:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	6a3a      	ldr	r2, [r7, #32]
 8003d0e:	4413      	add	r3, r2
 8003d10:	b28a      	uxth	r2, r1
 8003d12:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to set minimum tilt angle (min_flick_peak) */
            idx++;
 8003d14:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d18:	3301      	adds	r3, #1
 8003d1a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            *(data_p + idx) = config->min_flick_peak;
 8003d1e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	6a3a      	ldr	r2, [r7, #32]
 8003d26:	4413      	add	r3, r2
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	8852      	ldrh	r2, [r2, #2]
 8003d2c:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to set min_flick_samples */
            idx++;
 8003d2e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d32:	3301      	adds	r3, #1
 8003d34:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            *(data_p + idx) = config->min_flick_samples;
 8003d38:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	6a3a      	ldr	r2, [r7, #32]
 8003d40:	4413      	add	r3, r2
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	8892      	ldrh	r2, [r2, #4]
 8003d46:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to set max time within gesture moment has to be completed */
            idx++;
 8003d48:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            *(data_p + idx) = config->max_duration;
 8003d52:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	6a3a      	ldr	r2, [r7, #32]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	88d2      	ldrh	r2, [r2, #6]
 8003d60:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to get the total length in words */
            idx++;
 8003d62:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d66:	3301      	adds	r3, #1
 8003d68:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get total length in bytes to copy from local pointer to the array */
            idx = (uint8_t)(idx * 2) - wrist_gest_config.start_addr;
 8003d6c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	b2da      	uxtb	r2, r3
 8003d74:	7abb      	ldrb	r3, [r7, #10]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Copy the bytes to be set back to the array */
            for (index = 0; index < idx; index++)
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003d82:	e015      	b.n	8003db0 <set_wrist_gest_config+0x150>
            {
                feat_config[wrist_gest_config.start_addr +
                            index] = *((uint8_t *) data_p + wrist_gest_config.start_addr + index);
 8003d84:	7abb      	ldrb	r3, [r7, #10]
 8003d86:	461a      	mov	r2, r3
 8003d88:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003d8c:	4413      	add	r3, r2
 8003d8e:	6a3a      	ldr	r2, [r7, #32]
 8003d90:	441a      	add	r2, r3
                feat_config[wrist_gest_config.start_addr +
 8003d92:	7abb      	ldrb	r3, [r7, #10]
 8003d94:	4619      	mov	r1, r3
 8003d96:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003d9a:	440b      	add	r3, r1
                            index] = *((uint8_t *) data_p + wrist_gest_config.start_addr + index);
 8003d9c:	7812      	ldrb	r2, [r2, #0]
 8003d9e:	3328      	adds	r3, #40	@ 0x28
 8003da0:	443b      	add	r3, r7
 8003da2:	f803 2c1c 	strb.w	r2, [r3, #-28]
            for (index = 0; index < idx; index++)
 8003da6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003daa:	3301      	adds	r3, #1
 8003dac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003db0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003db4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d3e3      	bcc.n	8003d84 <set_wrist_gest_config+0x124>
            }

            /* Set the configuration back to the page */
            rslt = bmi2_set_regs(BMI2_FEATURES_REG_ADDR, feat_config, BMI2_FEAT_SIZE_IN_BYTES, dev);
 8003dbc:	f107 010c 	add.w	r1, r7, #12
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	2210      	movs	r2, #16
 8003dc4:	2030      	movs	r0, #48	@ 0x30
 8003dc6:	f7fd f962 	bl	800108e <bmi2_set_regs>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003dd0:	e002      	b.n	8003dd8 <set_wrist_gest_config+0x178>
        }
    }
    else
    {
        rslt = BMI2_E_INVALID_SENSOR;
 8003dd2:	23f8      	movs	r3, #248	@ 0xf8
 8003dd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8003dd8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3728      	adds	r7, #40	@ 0x28
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <set_wrist_wear_wake_up_config>:
/*!
 * @brief This internal API sets wrist wear wake-up configurations like
 * output-configuration.
 */
static int8_t set_wrist_wear_wake_up_config(const struct bmi2_wrist_wear_wake_up_config *config, struct bmi2_dev *dev)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b08a      	sub	sp, #40	@ 0x28
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t feat_config[BMI2_FEAT_SIZE_IN_BYTES] = { 0 };
 8003dee:	2300      	movs	r3, #0
 8003df0:	60fb      	str	r3, [r7, #12]
 8003df2:	f107 0310 	add.w	r3, r7, #16
 8003df6:	2200      	movs	r2, #0
 8003df8:	601a      	str	r2, [r3, #0]
 8003dfa:	605a      	str	r2, [r3, #4]
 8003dfc:	609a      	str	r2, [r3, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    /* Variable to define index */
    uint8_t index = 0;
 8003e04:	2300      	movs	r3, #0
 8003e06:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    /* Variable to set flag */
    uint8_t feat_found;

    /* Initialize feature configuration for wrist wear wake-up */
    struct bmi2_feature_config wrist_wake_up_config = { 0, 0, 0 };
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	723b      	strb	r3, [r7, #8]
 8003e0e:	2300      	movs	r3, #0
 8003e10:	727b      	strb	r3, [r7, #9]
 8003e12:	2300      	movs	r3, #0
 8003e14:	72bb      	strb	r3, [r7, #10]

    /* Copy the feature configuration address to a local pointer */
    uint16_t *data_p = (uint16_t *) (void *)feat_config;
 8003e16:	f107 030c 	add.w	r3, r7, #12
 8003e1a:	623b      	str	r3, [r7, #32]

    /* Search for wrist wear wake-up feature and extract its configuration details */
    feat_found = bmi2_extract_input_feat_config(&wrist_wake_up_config, BMI2_WRIST_WEAR_WAKE_UP, dev);
 8003e1c:	f107 0308 	add.w	r3, r7, #8
 8003e20:	683a      	ldr	r2, [r7, #0]
 8003e22:	2114      	movs	r1, #20
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7fd fef3 	bl	8001c10 <bmi2_extract_input_feat_config>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	77fb      	strb	r3, [r7, #31]
    if (feat_found)
 8003e2e:	7ffb      	ldrb	r3, [r7, #31]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f000 809d 	beq.w	8003f70 <set_wrist_wear_wake_up_config+0x18c>
    {
        /* Get the configuration from the page where wrist wear wake-up feature resides */
        rslt = bmi2_get_feat_config(wrist_wake_up_config.page, feat_config, dev);
 8003e36:	7a7b      	ldrb	r3, [r7, #9]
 8003e38:	f107 010c 	add.w	r1, r7, #12
 8003e3c:	683a      	ldr	r2, [r7, #0]
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7fd fe54 	bl	8001aec <bmi2_get_feat_config>
 8003e44:	4603      	mov	r3, r0
 8003e46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (rslt == BMI2_OK)
 8003e4a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	f040 8091 	bne.w	8003f76 <set_wrist_wear_wake_up_config+0x192>
        {
            /* Define the offset in bytes for wrist wear wake-up select */
            idx = wrist_wake_up_config.start_addr;
 8003e54:	7abb      	ldrb	r3, [r7, #10]
 8003e56:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get offset in words since all the features are set in words length */
            idx = idx / 2;
 8003e5a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003e5e:	085b      	lsrs	r3, r3, #1
 8003e60:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Increment offset by 1 more word to set min_angle_focus */
            idx++;
 8003e64:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003e68:	3301      	adds	r3, #1
 8003e6a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            *(data_p + idx) = config->min_angle_focus;
 8003e6e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	6a3a      	ldr	r2, [r7, #32]
 8003e76:	4413      	add	r3, r2
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	8812      	ldrh	r2, [r2, #0]
 8003e7c:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to set min_angle_nonfocus */
            idx++;
 8003e7e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003e82:	3301      	adds	r3, #1
 8003e84:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            *(data_p + idx) = config->min_angle_nonfocus;
 8003e88:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	6a3a      	ldr	r2, [r7, #32]
 8003e90:	4413      	add	r3, r2
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	8852      	ldrh	r2, [r2, #2]
 8003e96:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to set max_tilt_lr */
            idx++;
 8003e98:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            *(data_p + idx) = config->max_tilt_lr;
 8003ea2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003ea6:	005b      	lsls	r3, r3, #1
 8003ea8:	6a3a      	ldr	r2, [r7, #32]
 8003eaa:	4413      	add	r3, r2
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	8892      	ldrh	r2, [r2, #4]
 8003eb0:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to set max_tilt_ll */
            idx++;
 8003eb2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            *(data_p + idx) = config->max_tilt_ll;
 8003ebc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	6a3a      	ldr	r2, [r7, #32]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	88d2      	ldrh	r2, [r2, #6]
 8003eca:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to set max_tilt_pd */
            idx++;
 8003ecc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            *(data_p + idx) = config->max_tilt_pd;
 8003ed6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003eda:	005b      	lsls	r3, r3, #1
 8003edc:	6a3a      	ldr	r2, [r7, #32]
 8003ede:	4413      	add	r3, r2
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	8912      	ldrh	r2, [r2, #8]
 8003ee4:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to set max_tilt_pu */
            idx++;
 8003ee6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003eea:	3301      	adds	r3, #1
 8003eec:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            *(data_p + idx) = config->max_tilt_pu;
 8003ef0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	6a3a      	ldr	r2, [r7, #32]
 8003ef8:	4413      	add	r3, r2
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	8952      	ldrh	r2, [r2, #10]
 8003efe:	801a      	strh	r2, [r3, #0]

            /* Increment offset by 1 more word to get the total length in words */
            idx++;
 8003f00:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003f04:	3301      	adds	r3, #1
 8003f06:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Get total length in bytes to copy from local pointer to the array */
            idx = (uint8_t)(idx * 2) - wrist_wake_up_config.start_addr;
 8003f0a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003f0e:	005b      	lsls	r3, r3, #1
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	7abb      	ldrb	r3, [r7, #10]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

            /* Copy the bytes to be set back to the array */
            for (index = 0; index < idx; index++)
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003f20:	e015      	b.n	8003f4e <set_wrist_wear_wake_up_config+0x16a>
            {
                feat_config[wrist_wake_up_config.start_addr +
                            index] = *((uint8_t *) data_p + wrist_wake_up_config.start_addr + index);
 8003f22:	7abb      	ldrb	r3, [r7, #10]
 8003f24:	461a      	mov	r2, r3
 8003f26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003f2a:	4413      	add	r3, r2
 8003f2c:	6a3a      	ldr	r2, [r7, #32]
 8003f2e:	441a      	add	r2, r3
                feat_config[wrist_wake_up_config.start_addr +
 8003f30:	7abb      	ldrb	r3, [r7, #10]
 8003f32:	4619      	mov	r1, r3
 8003f34:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003f38:	440b      	add	r3, r1
                            index] = *((uint8_t *) data_p + wrist_wake_up_config.start_addr + index);
 8003f3a:	7812      	ldrb	r2, [r2, #0]
 8003f3c:	3328      	adds	r3, #40	@ 0x28
 8003f3e:	443b      	add	r3, r7
 8003f40:	f803 2c1c 	strb.w	r2, [r3, #-28]
            for (index = 0; index < idx; index++)
 8003f44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003f48:	3301      	adds	r3, #1
 8003f4a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003f4e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003f52:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d3e3      	bcc.n	8003f22 <set_wrist_wear_wake_up_config+0x13e>
            }

            /* Set the configuration back to the page */
            rslt = bmi2_set_regs(BMI2_FEATURES_REG_ADDR, feat_config, BMI2_FEAT_SIZE_IN_BYTES, dev);
 8003f5a:	f107 010c 	add.w	r1, r7, #12
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	2210      	movs	r2, #16
 8003f62:	2030      	movs	r0, #48	@ 0x30
 8003f64:	f7fd f893 	bl	800108e <bmi2_set_regs>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003f6e:	e002      	b.n	8003f76 <set_wrist_wear_wake_up_config+0x192>
        }
    }
    else
    {
        rslt = BMI2_E_INVALID_SENSOR;
 8003f70:	23f8      	movs	r3, #248	@ 0xf8
 8003f72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8003f76:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3728      	adds	r7, #40	@ 0x28
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
	...

08003f84 <set_feat_config>:

/*!
 * @brief This internal API sets feature configuration to the sensor.
 */
static int8_t set_feat_config(const struct bmi2_sens_config *sens_cfg, uint8_t loop, struct bmi2_dev *dev)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	607a      	str	r2, [r7, #4]
 8003f90:	72fb      	strb	r3, [r7, #11]
    /* Variable to define error */
    int8_t rslt;

    switch (sens_cfg[loop].type)
 8003f92:	7afa      	ldrb	r2, [r7, #11]
 8003f94:	4613      	mov	r3, r2
 8003f96:	00db      	lsls	r3, r3, #3
 8003f98:	1a9b      	subs	r3, r3, r2
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	4413      	add	r3, r2
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	3b03      	subs	r3, #3
 8003fa6:	2b1a      	cmp	r3, #26
 8003fa8:	f200 80aa 	bhi.w	8004100 <set_feat_config+0x17c>
 8003fac:	a201      	add	r2, pc, #4	@ (adr r2, 8003fb4 <set_feat_config+0x30>)
 8003fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb2:	bf00      	nop
 8003fb4:	08004061 	.word	0x08004061
 8003fb8:	08004021 	.word	0x08004021
 8003fbc:	08004041 	.word	0x08004041
 8003fc0:	080040a1 	.word	0x080040a1
 8003fc4:	080040a1 	.word	0x080040a1
 8003fc8:	080040a1 	.word	0x080040a1
 8003fcc:	08004101 	.word	0x08004101
 8003fd0:	08004101 	.word	0x08004101
 8003fd4:	08004101 	.word	0x08004101
 8003fd8:	08004101 	.word	0x08004101
 8003fdc:	08004101 	.word	0x08004101
 8003fe0:	08004101 	.word	0x08004101
 8003fe4:	08004101 	.word	0x08004101
 8003fe8:	08004101 	.word	0x08004101
 8003fec:	08004101 	.word	0x08004101
 8003ff0:	08004101 	.word	0x08004101
 8003ff4:	080040c1 	.word	0x080040c1
 8003ff8:	080040e1 	.word	0x080040e1
 8003ffc:	08004101 	.word	0x08004101
 8004000:	08004101 	.word	0x08004101
 8004004:	08004101 	.word	0x08004101
 8004008:	08004101 	.word	0x08004101
 800400c:	08004101 	.word	0x08004101
 8004010:	08004101 	.word	0x08004101
 8004014:	08004101 	.word	0x08004101
 8004018:	08004101 	.word	0x08004101
 800401c:	08004081 	.word	0x08004081
    {
        /* Set any motion configuration */
        case BMI2_ANY_MOTION:
            rslt = set_any_motion_config(&sens_cfg[loop].cfg.any_motion, dev);
 8004020:	7afa      	ldrb	r2, [r7, #11]
 8004022:	4613      	mov	r3, r2
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	1a9b      	subs	r3, r3, r2
 8004028:	00db      	lsls	r3, r3, #3
 800402a:	461a      	mov	r2, r3
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	4413      	add	r3, r2
 8004030:	3304      	adds	r3, #4
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	4618      	mov	r0, r3
 8004036:	f7ff f9f0 	bl	800341a <set_any_motion_config>
 800403a:	4603      	mov	r3, r0
 800403c:	75fb      	strb	r3, [r7, #23]
            break;
 800403e:	e062      	b.n	8004106 <set_feat_config+0x182>

        /* Set no motion configuration */
        case BMI2_NO_MOTION:
            rslt = set_no_motion_config(&sens_cfg[loop].cfg.no_motion, dev);
 8004040:	7afa      	ldrb	r2, [r7, #11]
 8004042:	4613      	mov	r3, r2
 8004044:	00db      	lsls	r3, r3, #3
 8004046:	1a9b      	subs	r3, r3, r2
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	461a      	mov	r2, r3
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	4413      	add	r3, r2
 8004050:	3304      	adds	r3, #4
 8004052:	6879      	ldr	r1, [r7, #4]
 8004054:	4618      	mov	r0, r3
 8004056:	f7ff fae7 	bl	8003628 <set_no_motion_config>
 800405a:	4603      	mov	r3, r0
 800405c:	75fb      	strb	r3, [r7, #23]
            break;
 800405e:	e052      	b.n	8004106 <set_feat_config+0x182>

        /* Set sig-motion configuration */
        case BMI2_SIG_MOTION:
            rslt = set_sig_motion_config(&sens_cfg[loop].cfg.sig_motion, dev);
 8004060:	7afa      	ldrb	r2, [r7, #11]
 8004062:	4613      	mov	r3, r2
 8004064:	00db      	lsls	r3, r3, #3
 8004066:	1a9b      	subs	r3, r3, r2
 8004068:	00db      	lsls	r3, r3, #3
 800406a:	461a      	mov	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4413      	add	r3, r2
 8004070:	3304      	adds	r3, #4
 8004072:	6879      	ldr	r1, [r7, #4]
 8004074:	4618      	mov	r0, r3
 8004076:	f7ff fbde 	bl	8003836 <set_sig_motion_config>
 800407a:	4603      	mov	r3, r0
 800407c:	75fb      	strb	r3, [r7, #23]
            break;
 800407e:	e042      	b.n	8004106 <set_feat_config+0x182>

        /* Set the step counter parameters */
        case BMI2_STEP_COUNTER_PARAMS:
            rslt = set_step_count_params_config(sens_cfg[loop].cfg.step_counter_params, dev);
 8004080:	7afa      	ldrb	r2, [r7, #11]
 8004082:	4613      	mov	r3, r2
 8004084:	00db      	lsls	r3, r3, #3
 8004086:	1a9b      	subs	r3, r3, r2
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	461a      	mov	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	4413      	add	r3, r2
 8004090:	3304      	adds	r3, #4
 8004092:	6879      	ldr	r1, [r7, #4]
 8004094:	4618      	mov	r0, r3
 8004096:	f7ff fc55 	bl	8003944 <set_step_count_params_config>
 800409a:	4603      	mov	r3, r0
 800409c:	75fb      	strb	r3, [r7, #23]
            break;
 800409e:	e032      	b.n	8004106 <set_feat_config+0x182>

        /* Set step counter/detector/activity configuration */
        case BMI2_STEP_DETECTOR:
        case BMI2_STEP_COUNTER:
        case BMI2_STEP_ACTIVITY:
            rslt = set_step_config(&sens_cfg[loop].cfg.step_counter, dev);
 80040a0:	7afa      	ldrb	r2, [r7, #11]
 80040a2:	4613      	mov	r3, r2
 80040a4:	00db      	lsls	r3, r3, #3
 80040a6:	1a9b      	subs	r3, r3, r2
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	461a      	mov	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	4413      	add	r3, r2
 80040b0:	3304      	adds	r3, #4
 80040b2:	6879      	ldr	r1, [r7, #4]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7ff fd1e 	bl	8003af6 <set_step_config>
 80040ba:	4603      	mov	r3, r0
 80040bc:	75fb      	strb	r3, [r7, #23]
            break;
 80040be:	e022      	b.n	8004106 <set_feat_config+0x182>

        /* Set the wrist gesture configuration */
        case BMI2_WRIST_GESTURE:
            rslt = set_wrist_gest_config(&sens_cfg[loop].cfg.wrist_gest, dev);
 80040c0:	7afa      	ldrb	r2, [r7, #11]
 80040c2:	4613      	mov	r3, r2
 80040c4:	00db      	lsls	r3, r3, #3
 80040c6:	1a9b      	subs	r3, r3, r2
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	461a      	mov	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	4413      	add	r3, r2
 80040d0:	3304      	adds	r3, #4
 80040d2:	6879      	ldr	r1, [r7, #4]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff fdc3 	bl	8003c60 <set_wrist_gest_config>
 80040da:	4603      	mov	r3, r0
 80040dc:	75fb      	strb	r3, [r7, #23]
            break;
 80040de:	e012      	b.n	8004106 <set_feat_config+0x182>

        /* Set the wrist wear wake-up configuration */
        case BMI2_WRIST_WEAR_WAKE_UP:
            rslt = set_wrist_wear_wake_up_config(&sens_cfg[loop].cfg.wrist_wear_wake_up, dev);
 80040e0:	7afa      	ldrb	r2, [r7, #11]
 80040e2:	4613      	mov	r3, r2
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	1a9b      	subs	r3, r3, r2
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	461a      	mov	r2, r3
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4413      	add	r3, r2
 80040f0:	3304      	adds	r3, #4
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7ff fe75 	bl	8003de4 <set_wrist_wear_wake_up_config>
 80040fa:	4603      	mov	r3, r0
 80040fc:	75fb      	strb	r3, [r7, #23]
            break;
 80040fe:	e002      	b.n	8004106 <set_feat_config+0x182>

        default:
            rslt = BMI2_E_INVALID_SENSOR;
 8004100:	23f8      	movs	r3, #248	@ 0xf8
 8004102:	75fb      	strb	r3, [r7, #23]
            break;
 8004104:	bf00      	nop
    }

    return rslt;
 8004106:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800410a:	4618      	mov	r0, r3
 800410c:	3718      	adds	r7, #24
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop

08004114 <bmi2_i2c_read>:

/*!
 * I2C read function map to COINES platform
 */
BMI2_INTF_RETURN_TYPE bmi2_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af00      	add	r7, sp, #0
 800411a:	60b9      	str	r1, [r7, #8]
 800411c:	607a      	str	r2, [r7, #4]
 800411e:	603b      	str	r3, [r7, #0]
 8004120:	4603      	mov	r3, r0
 8004122:	73fb      	strb	r3, [r7, #15]
    struct coines_intf_config intf_info = *(struct coines_intf_config *)intf_ptr;
 8004124:	683a      	ldr	r2, [r7, #0]
 8004126:	f107 0314 	add.w	r3, r7, #20
 800412a:	8812      	ldrh	r2, [r2, #0]
 800412c:	801a      	strh	r2, [r3, #0]

//    return SensorAPI_I2Cx_Read(intf_info.bus, intf_info.dev_addr, reg_addr, reg_data, (uint16_t)len);
    return SensorAPI_I2Cx_Read(intf_info.dev_addr, reg_addr, reg_data, (uint16_t)len);
 800412e:	7d38      	ldrb	r0, [r7, #20]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	b29b      	uxth	r3, r3
 8004134:	7bf9      	ldrb	r1, [r7, #15]
 8004136:	68ba      	ldr	r2, [r7, #8]
 8004138:	f003 fd9c 	bl	8007c74 <SensorAPI_I2Cx_Read>
 800413c:	4603      	mov	r3, r0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3718      	adds	r7, #24
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <bmi2_i2c_write>:

/*!
 * I2C write function map to COINES platform
 */
BMI2_INTF_RETURN_TYPE bmi2_i2c_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8004146:	b580      	push	{r7, lr}
 8004148:	b086      	sub	sp, #24
 800414a:	af00      	add	r7, sp, #0
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
 8004150:	603b      	str	r3, [r7, #0]
 8004152:	4603      	mov	r3, r0
 8004154:	73fb      	strb	r3, [r7, #15]
    struct coines_intf_config intf_info = *(struct coines_intf_config *)intf_ptr;
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	f107 0314 	add.w	r3, r7, #20
 800415c:	8812      	ldrh	r2, [r2, #0]
 800415e:	801a      	strh	r2, [r3, #0]

//    return SensorAPI_I2Cx_Write(intf_info.bus, intf_info.dev_addr, reg_addr, (uint8_t *)reg_data, (uint16_t)len);
    return SensorAPI_I2Cx_Write(intf_info.dev_addr, reg_addr, (uint8_t *)reg_data, (uint16_t)len);
 8004160:	7d38      	ldrb	r0, [r7, #20]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	b29b      	uxth	r3, r3
 8004166:	7bf9      	ldrb	r1, [r7, #15]
 8004168:	68ba      	ldr	r2, [r7, #8]
 800416a:	f003 fda5 	bl	8007cb8 <SensorAPI_I2Cx_Write>
 800416e:	4603      	mov	r3, r0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3718      	adds	r7, #24
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <bmi2_delay_us>:

/*!
 * Delay function map to COINES platform
 */
void bmi2_delay_us(uint32_t period, void *intf_ptr)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
	bmi160_delay_us(period);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f003 fd5c 	bl	8007c40 <bmi160_delay_us>
}
 8004188:	bf00      	nop
 800418a:	3708      	adds	r7, #8
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <bmi2_interface_init>:

/*!
 *  @brief Function to select the interface between SPI and I2C.
 */
int8_t bmi2_interface_init(struct bmi2_dev *bmi, uint8_t intf)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	460b      	mov	r3, r1
 800419a:	70fb      	strb	r3, [r7, #3]
    int8_t rslt = BMI2_OK;
 800419c:	2300      	movs	r3, #0
 800419e:	73fb      	strb	r3, [r7, #15]

    if (bmi != NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d026      	beq.n	80041f4 <bmi2_interface_init+0x64>
//
//            return COINES_E_UNABLE_OPEN_DEVICE;
//        }

        /* Bus configuration : I2C */
        if (intf == BMI2_I2C_INTF)
 80041a6:	78fb      	ldrb	r3, [r7, #3]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d10e      	bne.n	80041ca <bmi2_interface_init+0x3a>
        {
            printf("I2C Interface \n");
 80041ac:	4815      	ldr	r0, [pc, #84]	@ (8004204 <bmi2_interface_init+0x74>)
 80041ae:	f012 fd0b 	bl	8016bc8 <puts>

            /* To initialize the user I2C function */
            dev_addr = BMI2_I2C_SEC_ADDR;
 80041b2:	4b15      	ldr	r3, [pc, #84]	@ (8004208 <bmi2_interface_init+0x78>)
 80041b4:	2269      	movs	r2, #105	@ 0x69
 80041b6:	701a      	strb	r2, [r3, #0]
            bmi->intf = BMI2_I2C_INTF;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	725a      	strb	r2, [r3, #9]
            bmi->read = bmi2_i2c_read;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a12      	ldr	r2, [pc, #72]	@ (800420c <bmi2_interface_init+0x7c>)
 80041c2:	639a      	str	r2, [r3, #56]	@ 0x38
            bmi->write = bmi2_i2c_write;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	4a12      	ldr	r2, [pc, #72]	@ (8004210 <bmi2_interface_init+0x80>)
 80041c8:	63da      	str	r2, [r3, #60]	@ 0x3c
//        }

//        if (COINES_SUCCESS == result)
//        {
            /* Assign device address and bus instance to interface pointer */
            intf_conf.bus = bus_inst;
 80041ca:	4b12      	ldr	r3, [pc, #72]	@ (8004214 <bmi2_interface_init+0x84>)
 80041cc:	781a      	ldrb	r2, [r3, #0]
 80041ce:	4b12      	ldr	r3, [pc, #72]	@ (8004218 <bmi2_interface_init+0x88>)
 80041d0:	705a      	strb	r2, [r3, #1]
            intf_conf.dev_addr = dev_addr;
 80041d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004208 <bmi2_interface_init+0x78>)
 80041d4:	781a      	ldrb	r2, [r3, #0]
 80041d6:	4b10      	ldr	r3, [pc, #64]	@ (8004218 <bmi2_interface_init+0x88>)
 80041d8:	701a      	strb	r2, [r3, #0]
            bmi->intf_ptr = ((void *)&intf_conf);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a0e      	ldr	r2, [pc, #56]	@ (8004218 <bmi2_interface_init+0x88>)
 80041de:	605a      	str	r2, [r3, #4]

            /* Configure delay in microseconds */
            bmi->delay_us = bmi2_delay_us;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a0e      	ldr	r2, [pc, #56]	@ (800421c <bmi2_interface_init+0x8c>)
 80041e4:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Configure max read/write length (in bytes) ( Supported length depends on target machine) */
            bmi->read_write_len = READ_WRITE_LEN;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	222e      	movs	r2, #46	@ 0x2e
 80041ea:	81da      	strh	r2, [r3, #14]

            /* Assign to NULL to load the default config file. */
            bmi->config_file_ptr = NULL;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	615a      	str	r2, [r3, #20]
 80041f2:	e001      	b.n	80041f8 <bmi2_interface_init+0x68>
//            rslt = COINES_E_COMM_INIT_FAILED;
//        }
    }
    else
    {
        rslt = BMI2_E_NULL_PTR;
 80041f4:	23ff      	movs	r3, #255	@ 0xff
 80041f6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80041f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	080199f4 	.word	0x080199f4
 8004208:	2000032c 	.word	0x2000032c
 800420c:	08004115 	.word	0x08004115
 8004210:	08004147 	.word	0x08004147
 8004214:	2000032d 	.word	0x2000032d
 8004218:	20000330 	.word	0x20000330
 800421c:	08004179 	.word	0x08004179

08004220 <bmi2_error_codes_print_result>:

/*!
 *  @brief Prints the execution status of the APIs.
 */
void bmi2_error_codes_print_result(int8_t rslt)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	4603      	mov	r3, r0
 8004228:	71fb      	strb	r3, [r7, #7]
    switch (rslt)
 800422a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800422e:	3322      	adds	r3, #34	@ 0x22
 8004230:	2b24      	cmp	r3, #36	@ 0x24
 8004232:	f200 812d 	bhi.w	8004490 <bmi2_error_codes_print_result+0x270>
 8004236:	a201      	add	r2, pc, #4	@ (adr r2, 800423c <bmi2_error_codes_print_result+0x1c>)
 8004238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800423c:	08004483 	.word	0x08004483
 8004240:	08004475 	.word	0x08004475
 8004244:	08004467 	.word	0x08004467
 8004248:	08004491 	.word	0x08004491
 800424c:	08004459 	.word	0x08004459
 8004250:	08004491 	.word	0x08004491
 8004254:	08004491 	.word	0x08004491
 8004258:	0800444b 	.word	0x0800444b
 800425c:	0800443d 	.word	0x0800443d
 8004260:	0800442f 	.word	0x0800442f
 8004264:	08004421 	.word	0x08004421
 8004268:	08004413 	.word	0x08004413
 800426c:	08004405 	.word	0x08004405
 8004270:	080043f7 	.word	0x080043f7
 8004274:	080043e9 	.word	0x080043e9
 8004278:	080043db 	.word	0x080043db
 800427c:	080043cd 	.word	0x080043cd
 8004280:	080043bf 	.word	0x080043bf
 8004284:	08004325 	.word	0x08004325
 8004288:	080043b1 	.word	0x080043b1
 800428c:	080043a3 	.word	0x080043a3
 8004290:	08004395 	.word	0x08004395
 8004294:	08004333 	.word	0x08004333
 8004298:	08004491 	.word	0x08004491
 800429c:	08004387 	.word	0x08004387
 80042a0:	08004379 	.word	0x08004379
 80042a4:	08004317 	.word	0x08004317
 80042a8:	0800436b 	.word	0x0800436b
 80042ac:	0800435d 	.word	0x0800435d
 80042b0:	0800434f 	.word	0x0800434f
 80042b4:	08004341 	.word	0x08004341
 80042b8:	08004309 	.word	0x08004309
 80042bc:	080042fb 	.word	0x080042fb
 80042c0:	080042ed 	.word	0x080042ed
 80042c4:	0800449f 	.word	0x0800449f
 80042c8:	080042d1 	.word	0x080042d1
 80042cc:	080042df 	.word	0x080042df

            /* Do nothing */
            break;

        case BMI2_W_FIFO_EMPTY:
            printf("Warning [%d] : FIFO empty\r\n", rslt);
 80042d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d4:	4619      	mov	r1, r3
 80042d6:	4874      	ldr	r0, [pc, #464]	@ (80044a8 <bmi2_error_codes_print_result+0x288>)
 80042d8:	f012 fc06 	bl	8016ae8 <iprintf>
            break;
 80042dc:	e0e0      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>
        case BMI2_W_PARTIAL_READ:
            printf("Warning [%d] : FIFO partial read\r\n", rslt);
 80042de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e2:	4619      	mov	r1, r3
 80042e4:	4871      	ldr	r0, [pc, #452]	@ (80044ac <bmi2_error_codes_print_result+0x28c>)
 80042e6:	f012 fbff 	bl	8016ae8 <iprintf>
            break;
 80042ea:	e0d9      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>
        case BMI2_E_NULL_PTR:
            printf(
 80042ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042f0:	4619      	mov	r1, r3
 80042f2:	486f      	ldr	r0, [pc, #444]	@ (80044b0 <bmi2_error_codes_print_result+0x290>)
 80042f4:	f012 fbf8 	bl	8016ae8 <iprintf>
                "Error [%d] : Null pointer error. It occurs when the user tries to assign value (not address) to a pointer," " which has been initialized to NULL.\r\n",
                rslt);
            break;
 80042f8:	e0d2      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_COM_FAIL:
            printf(
 80042fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042fe:	4619      	mov	r1, r3
 8004300:	486c      	ldr	r0, [pc, #432]	@ (80044b4 <bmi2_error_codes_print_result+0x294>)
 8004302:	f012 fbf1 	bl	8016ae8 <iprintf>
                "Error [%d] : Communication failure error. It occurs due to read/write operation failure and also due " "to power failure during communication\r\n",
                rslt);
            break;
 8004306:	e0cb      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_DEV_NOT_FOUND:
            printf("Error [%d] : Device not found error. It occurs when the device chip id is incorrectly read\r\n",
 8004308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800430c:	4619      	mov	r1, r3
 800430e:	486a      	ldr	r0, [pc, #424]	@ (80044b8 <bmi2_error_codes_print_result+0x298>)
 8004310:	f012 fbea 	bl	8016ae8 <iprintf>
                   rslt);
            break;
 8004314:	e0c4      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_INVALID_SENSOR:
            printf(
 8004316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800431a:	4619      	mov	r1, r3
 800431c:	4867      	ldr	r0, [pc, #412]	@ (80044bc <bmi2_error_codes_print_result+0x29c>)
 800431e:	f012 fbe3 	bl	8016ae8 <iprintf>
                "Error [%d] : Invalid sensor error. It occurs when there is a mismatch in the requested feature with the " "available one\r\n",
                rslt);
            break;
 8004322:	e0bd      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_SELF_TEST_FAIL:
            printf(
 8004324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004328:	4619      	mov	r1, r3
 800432a:	4865      	ldr	r0, [pc, #404]	@ (80044c0 <bmi2_error_codes_print_result+0x2a0>)
 800432c:	f012 fbdc 	bl	8016ae8 <iprintf>
                "Error [%d] : Self-test failed error. It occurs when the validation of accel self-test data is " "not satisfied\r\n",
                rslt);
            break;
 8004330:	e0b6      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_INVALID_INT_PIN:
            printf(
 8004332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004336:	4619      	mov	r1, r3
 8004338:	4862      	ldr	r0, [pc, #392]	@ (80044c4 <bmi2_error_codes_print_result+0x2a4>)
 800433a:	f012 fbd5 	bl	8016ae8 <iprintf>
                "Error [%d] : Invalid interrupt pin error. It occurs when the user tries to configure interrupt pins " "apart from INT1 and INT2\r\n",
                rslt);
            break;
 800433e:	e0af      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_OUT_OF_RANGE:
            printf(
 8004340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004344:	4619      	mov	r1, r3
 8004346:	4860      	ldr	r0, [pc, #384]	@ (80044c8 <bmi2_error_codes_print_result+0x2a8>)
 8004348:	f012 fbce 	bl	8016ae8 <iprintf>
                "Error [%d] : Out of range error. It occurs when the data exceeds from filtered or unfiltered data from " "fifo and also when the range exceeds the maximum range for accel and gyro while performing FOC\r\n",
                rslt);
            break;
 800434c:	e0a8      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_ACC_INVALID_CFG:
            printf(
 800434e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004352:	4619      	mov	r1, r3
 8004354:	485d      	ldr	r0, [pc, #372]	@ (80044cc <bmi2_error_codes_print_result+0x2ac>)
 8004356:	f012 fbc7 	bl	8016ae8 <iprintf>
                "Error [%d] : Invalid Accel configuration error. It occurs when there is an error in accel configuration" " register which could be one among range, BW or filter performance in reg address 0x40\r\n",
                rslt);
            break;
 800435a:	e0a1      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_GYRO_INVALID_CFG:
            printf(
 800435c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004360:	4619      	mov	r1, r3
 8004362:	485b      	ldr	r0, [pc, #364]	@ (80044d0 <bmi2_error_codes_print_result+0x2b0>)
 8004364:	f012 fbc0 	bl	8016ae8 <iprintf>
                "Error [%d] : Invalid Gyro configuration error. It occurs when there is a error in gyro configuration" "register which could be one among range, BW or filter performance in reg address 0x42\r\n",
                rslt);
            break;
 8004368:	e09a      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_ACC_GYR_INVALID_CFG:
            printf(
 800436a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800436e:	4619      	mov	r1, r3
 8004370:	4858      	ldr	r0, [pc, #352]	@ (80044d4 <bmi2_error_codes_print_result+0x2b4>)
 8004372:	f012 fbb9 	bl	8016ae8 <iprintf>
                "Error [%d] : Invalid Accel-Gyro configuration error. It occurs when there is a error in accel and gyro" " configuration registers which could be one among range, BW or filter performance in reg address 0x40 " "and 0x42\r\n",
                rslt);
            break;
 8004376:	e093      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_CONFIG_LOAD:
            printf(
 8004378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800437c:	4619      	mov	r1, r3
 800437e:	4856      	ldr	r0, [pc, #344]	@ (80044d8 <bmi2_error_codes_print_result+0x2b8>)
 8004380:	f012 fbb2 	bl	8016ae8 <iprintf>
                "Error [%d] : Configuration load error. It occurs when failure observed while loading the configuration " "into the sensor\r\n",
                rslt);
            break;
 8004384:	e08c      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_INVALID_PAGE:
            printf(
 8004386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800438a:	4619      	mov	r1, r3
 800438c:	4853      	ldr	r0, [pc, #332]	@ (80044dc <bmi2_error_codes_print_result+0x2bc>)
 800438e:	f012 fbab 	bl	8016ae8 <iprintf>
                "Error [%d] : Invalid page error. It occurs due to failure in writing the correct feature configuration " "from selected page\r\n",
                rslt);
            break;
 8004392:	e085      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_SET_APS_FAIL:
            printf(
 8004394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004398:	4619      	mov	r1, r3
 800439a:	4851      	ldr	r0, [pc, #324]	@ (80044e0 <bmi2_error_codes_print_result+0x2c0>)
 800439c:	f012 fba4 	bl	8016ae8 <iprintf>
                "Error [%d] : APS failure error. It occurs due to failure in write of advance power mode configuration " "register\r\n",
                rslt);
            break;
 80043a0:	e07e      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_AUX_INVALID_CFG:
            printf(
 80043a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a6:	4619      	mov	r1, r3
 80043a8:	484e      	ldr	r0, [pc, #312]	@ (80044e4 <bmi2_error_codes_print_result+0x2c4>)
 80043aa:	f012 fb9d 	bl	8016ae8 <iprintf>
                "Error [%d] : Invalid AUX configuration error. It occurs when the auxiliary interface settings are not " "enabled properly\r\n",
                rslt);
            break;
 80043ae:	e077      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_AUX_BUSY:
            printf(
 80043b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b4:	4619      	mov	r1, r3
 80043b6:	484c      	ldr	r0, [pc, #304]	@ (80044e8 <bmi2_error_codes_print_result+0x2c8>)
 80043b8:	f012 fb96 	bl	8016ae8 <iprintf>
                "Error [%d] : AUX busy error. It occurs when the auxiliary interface buses are engaged while configuring" " the AUX\r\n",
                rslt);
            break;
 80043bc:	e070      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_REMAP_ERROR:
            printf(
 80043be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043c2:	4619      	mov	r1, r3
 80043c4:	4849      	ldr	r0, [pc, #292]	@ (80044ec <bmi2_error_codes_print_result+0x2cc>)
 80043c6:	f012 fb8f 	bl	8016ae8 <iprintf>
                "Error [%d] : Remap error. It occurs due to failure in assigning the remap axes data for all the axes " "after change in axis position\r\n",
                rslt);
            break;
 80043ca:	e069      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_GYR_USER_GAIN_UPD_FAIL:
            printf(
 80043cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043d0:	4619      	mov	r1, r3
 80043d2:	4847      	ldr	r0, [pc, #284]	@ (80044f0 <bmi2_error_codes_print_result+0x2d0>)
 80043d4:	f012 fb88 	bl	8016ae8 <iprintf>
                "Error [%d] : Gyro user gain update fail error. It occurs when the reading of user gain update status " "fails\r\n",
                rslt);
            break;
 80043d8:	e062      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_SELF_TEST_NOT_DONE:
            printf(
 80043da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043de:	4619      	mov	r1, r3
 80043e0:	4844      	ldr	r0, [pc, #272]	@ (80044f4 <bmi2_error_codes_print_result+0x2d4>)
 80043e2:	f012 fb81 	bl	8016ae8 <iprintf>
                "Error [%d] : Self-test not done error. It occurs when the self-test process is ongoing or not " "completed\r\n",
                rslt);
            break;
 80043e6:	e05b      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_INVALID_INPUT:
            printf("Error [%d] : Invalid input error. It occurs when the sensor input validity fails\r\n", rslt);
 80043e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ec:	4619      	mov	r1, r3
 80043ee:	4842      	ldr	r0, [pc, #264]	@ (80044f8 <bmi2_error_codes_print_result+0x2d8>)
 80043f0:	f012 fb7a 	bl	8016ae8 <iprintf>
            break;
 80043f4:	e054      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_INVALID_STATUS:
            printf("Error [%d] : Invalid status error. It occurs when the feature/sensor validity fails\r\n", rslt);
 80043f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043fa:	4619      	mov	r1, r3
 80043fc:	483f      	ldr	r0, [pc, #252]	@ (80044fc <bmi2_error_codes_print_result+0x2dc>)
 80043fe:	f012 fb73 	bl	8016ae8 <iprintf>
            break;
 8004402:	e04d      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_CRT_ERROR:
            printf("Error [%d] : CRT error. It occurs when the CRT test has failed\r\n", rslt);
 8004404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004408:	4619      	mov	r1, r3
 800440a:	483d      	ldr	r0, [pc, #244]	@ (8004500 <bmi2_error_codes_print_result+0x2e0>)
 800440c:	f012 fb6c 	bl	8016ae8 <iprintf>
            break;
 8004410:	e046      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_ST_ALREADY_RUNNING:
            printf(
 8004412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004416:	4619      	mov	r1, r3
 8004418:	483a      	ldr	r0, [pc, #232]	@ (8004504 <bmi2_error_codes_print_result+0x2e4>)
 800441a:	f012 fb65 	bl	8016ae8 <iprintf>
                "Error [%d] : Self-test already running error. It occurs when the self-test is already running and " "another has been initiated\r\n",
                rslt);
            break;
 800441e:	e03f      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_CRT_READY_FOR_DL_FAIL_ABORT:
            printf(
 8004420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004424:	4619      	mov	r1, r3
 8004426:	4838      	ldr	r0, [pc, #224]	@ (8004508 <bmi2_error_codes_print_result+0x2e8>)
 8004428:	f012 fb5e 	bl	8016ae8 <iprintf>
                "Error [%d] : CRT ready for download fail abort error. It occurs when download in CRT fails due to wrong " "address location\r\n",
                rslt);
            break;
 800442c:	e038      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_DL_ERROR:
            printf(
 800442e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004432:	4619      	mov	r1, r3
 8004434:	4835      	ldr	r0, [pc, #212]	@ (800450c <bmi2_error_codes_print_result+0x2ec>)
 8004436:	f012 fb57 	bl	8016ae8 <iprintf>
                "Error [%d] : Download error. It occurs when write length exceeds that of the maximum burst length\r\n",
                rslt);
            break;
 800443a:	e031      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_PRECON_ERROR:
            printf(
 800443c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004440:	4619      	mov	r1, r3
 8004442:	4833      	ldr	r0, [pc, #204]	@ (8004510 <bmi2_error_codes_print_result+0x2f0>)
 8004444:	f012 fb50 	bl	8016ae8 <iprintf>
                "Error [%d] : Pre-conditional error. It occurs when precondition to start the feature was not " "completed\r\n",
                rslt);
            break;
 8004448:	e02a      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_ABORT_ERROR:
            printf("Error [%d] : Abort error. It occurs when the device was shaken during CRT test\r\n", rslt);
 800444a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444e:	4619      	mov	r1, r3
 8004450:	4830      	ldr	r0, [pc, #192]	@ (8004514 <bmi2_error_codes_print_result+0x2f4>)
 8004452:	f012 fb49 	bl	8016ae8 <iprintf>
            break;
 8004456:	e023      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_WRITE_CYCLE_ONGOING:
            printf(
 8004458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800445c:	4619      	mov	r1, r3
 800445e:	482e      	ldr	r0, [pc, #184]	@ (8004518 <bmi2_error_codes_print_result+0x2f8>)
 8004460:	f012 fb42 	bl	8016ae8 <iprintf>
                "Error [%d] : Write cycle ongoing error. It occurs when the write cycle is already running and another " "has been initiated\r\n",
                rslt);
            break;
 8004464:	e01c      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_ST_NOT_RUNING:
            printf(
 8004466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800446a:	4619      	mov	r1, r3
 800446c:	482b      	ldr	r0, [pc, #172]	@ (800451c <bmi2_error_codes_print_result+0x2fc>)
 800446e:	f012 fb3b 	bl	8016ae8 <iprintf>
                "Error [%d] : Self-test is not running error. It occurs when self-test running is disabled while it's " "running\r\n",
                rslt);
            break;
 8004472:	e015      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_DATA_RDY_INT_FAILED:
            printf(
 8004474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004478:	4619      	mov	r1, r3
 800447a:	4829      	ldr	r0, [pc, #164]	@ (8004520 <bmi2_error_codes_print_result+0x300>)
 800447c:	f012 fb34 	bl	8016ae8 <iprintf>
                "Error [%d] : Data ready interrupt error. It occurs when the sample count exceeds the FOC sample limit " "and data ready status is not updated\r\n",
                rslt);
            break;
 8004480:	e00e      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        case BMI2_E_INVALID_FOC_POSITION:
            printf(
 8004482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004486:	4619      	mov	r1, r3
 8004488:	4826      	ldr	r0, [pc, #152]	@ (8004524 <bmi2_error_codes_print_result+0x304>)
 800448a:	f012 fb2d 	bl	8016ae8 <iprintf>
                "Error [%d] : Invalid FOC position error. It occurs when average FOC data is obtained for the wrong" " axes\r\n",
                rslt);
            break;
 800448e:	e007      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>

        default:
            printf("Error [%d] : Unknown error code\r\n", rslt);
 8004490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004494:	4619      	mov	r1, r3
 8004496:	4824      	ldr	r0, [pc, #144]	@ (8004528 <bmi2_error_codes_print_result+0x308>)
 8004498:	f012 fb26 	bl	8016ae8 <iprintf>
            break;
 800449c:	e000      	b.n	80044a0 <bmi2_error_codes_print_result+0x280>
            break;
 800449e:	bf00      	nop
    }
}
 80044a0:	bf00      	nop
 80044a2:	3708      	adds	r7, #8
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	08019a04 	.word	0x08019a04
 80044ac:	08019a20 	.word	0x08019a20
 80044b0:	08019a44 	.word	0x08019a44
 80044b4:	08019ad8 	.word	0x08019ad8
 80044b8:	08019b68 	.word	0x08019b68
 80044bc:	08019bc8 	.word	0x08019bc8
 80044c0:	08019c40 	.word	0x08019c40
 80044c4:	08019cb0 	.word	0x08019cb0
 80044c8:	08019d30 	.word	0x08019d30
 80044cc:	08019df8 	.word	0x08019df8
 80044d0:	08019eb8 	.word	0x08019eb8
 80044d4:	08019f74 	.word	0x08019f74
 80044d8:	0801a04c 	.word	0x0801a04c
 80044dc:	0801a0c8 	.word	0x0801a0c8
 80044e0:	0801a144 	.word	0x0801a144
 80044e4:	0801a1b8 	.word	0x0801a1b8
 80044e8:	0801a234 	.word	0x0801a234
 80044ec:	0801a2a8 	.word	0x0801a2a8
 80044f0:	0801a330 	.word	0x0801a330
 80044f4:	0801a3a0 	.word	0x0801a3a0
 80044f8:	0801a40c 	.word	0x0801a40c
 80044fc:	0801a460 	.word	0x0801a460
 8004500:	0801a4b8 	.word	0x0801a4b8
 8004504:	0801a4fc 	.word	0x0801a4fc
 8004508:	0801a57c 	.word	0x0801a57c
 800450c:	0801a5f8 	.word	0x0801a5f8
 8004510:	0801a65c 	.word	0x0801a65c
 8004514:	0801a6c8 	.word	0x0801a6c8
 8004518:	0801a71c 	.word	0x0801a71c
 800451c:	0801a798 	.word	0x0801a798
 8004520:	0801a808 	.word	0x0801a808
 8004524:	0801a898 	.word	0x0801a898
 8004528:	0801a904 	.word	0x0801a904

0800452c <bmi160_get_regs>:
/*!
 * @brief This API reads the data from the given register address
 * of sensor.
 */
int8_t bmi160_get_regs(uint8_t reg_addr, uint8_t *data, uint16_t len, const struct bmi160_dev *dev)
{
 800452c:	b590      	push	{r4, r7, lr}
 800452e:	b087      	sub	sp, #28
 8004530:	af00      	add	r7, sp, #0
 8004532:	60b9      	str	r1, [r7, #8]
 8004534:	607b      	str	r3, [r7, #4]
 8004536:	4603      	mov	r3, r0
 8004538:	73fb      	strb	r3, [r7, #15]
 800453a:	4613      	mov	r3, r2
 800453c:	81bb      	strh	r3, [r7, #12]
    int8_t rslt = BMI160_OK;
 800453e:	2300      	movs	r3, #0
 8004540:	75fb      	strb	r3, [r7, #23]

    /* Null-pointer check */
    if ((dev == NULL) || (dev->read == NULL))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d003      	beq.n	8004550 <bmi160_get_regs+0x24>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	69db      	ldr	r3, [r3, #28]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d102      	bne.n	8004556 <bmi160_get_regs+0x2a>
    {
        rslt = BMI160_E_NULL_PTR;
 8004550:	23ff      	movs	r3, #255	@ 0xff
 8004552:	75fb      	strb	r3, [r7, #23]
 8004554:	e017      	b.n	8004586 <bmi160_get_regs+0x5a>
    }
    else if (len == 0)
 8004556:	89bb      	ldrh	r3, [r7, #12]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d102      	bne.n	8004562 <bmi160_get_regs+0x36>
    {
        rslt = BMI160_E_READ_WRITE_LENGTH_INVALID;
 800455c:	23f4      	movs	r3, #244	@ 0xf4
 800455e:	75fb      	strb	r3, [r7, #23]
 8004560:	e011      	b.n	8004586 <bmi160_get_regs+0x5a>
    }
    else
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI160_SPI_INTF)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	789b      	ldrb	r3, [r3, #2]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d103      	bne.n	8004572 <bmi160_get_regs+0x46>
        {
            reg_addr = (reg_addr | BMI160_SPI_RD_MASK);
 800456a:	7bfb      	ldrb	r3, [r7, #15]
 800456c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004570:	73fb      	strb	r3, [r7, #15]
        }

        rslt = dev->read(dev->id, reg_addr, data, len);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69dc      	ldr	r4, [r3, #28]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	7858      	ldrb	r0, [r3, #1]
 800457a:	89bb      	ldrh	r3, [r7, #12]
 800457c:	7bf9      	ldrb	r1, [r7, #15]
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	47a0      	blx	r4
 8004582:	4603      	mov	r3, r0
 8004584:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8004586:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800458a:	4618      	mov	r0, r3
 800458c:	371c      	adds	r7, #28
 800458e:	46bd      	mov	sp, r7
 8004590:	bd90      	pop	{r4, r7, pc}

08004592 <bmi160_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of sensor.
 */
int8_t bmi160_set_regs(uint8_t reg_addr, uint8_t *data, uint16_t len, const struct bmi160_dev *dev)
{
 8004592:	b590      	push	{r4, r7, lr}
 8004594:	b087      	sub	sp, #28
 8004596:	af00      	add	r7, sp, #0
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607b      	str	r3, [r7, #4]
 800459c:	4603      	mov	r3, r0
 800459e:	73fb      	strb	r3, [r7, #15]
 80045a0:	4613      	mov	r3, r2
 80045a2:	81bb      	strh	r3, [r7, #12]
    int8_t rslt = BMI160_OK;
 80045a4:	2300      	movs	r3, #0
 80045a6:	75fb      	strb	r3, [r7, #23]
    uint8_t count = 0;
 80045a8:	2300      	movs	r3, #0
 80045aa:	75bb      	strb	r3, [r7, #22]

    /* Null-pointer check */
    if ((dev == NULL) || (dev->write == NULL))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <bmi160_set_regs+0x28>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d102      	bne.n	80045c0 <bmi160_set_regs+0x2e>
    {
        rslt = BMI160_E_NULL_PTR;
 80045ba:	23ff      	movs	r3, #255	@ 0xff
 80045bc:	75fb      	strb	r3, [r7, #23]
 80045be:	e045      	b.n	800464c <bmi160_set_regs+0xba>
    }
    else if (len == 0)
 80045c0:	89bb      	ldrh	r3, [r7, #12]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d102      	bne.n	80045cc <bmi160_set_regs+0x3a>
    {
        rslt = BMI160_E_READ_WRITE_LENGTH_INVALID;
 80045c6:	23f4      	movs	r3, #244	@ 0xf4
 80045c8:	75fb      	strb	r3, [r7, #23]
 80045ca:	e03f      	b.n	800464c <bmi160_set_regs+0xba>
    }
    else
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI160_SPI_INTF)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	789b      	ldrb	r3, [r3, #2]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d103      	bne.n	80045dc <bmi160_set_regs+0x4a>
        {
            reg_addr = (reg_addr & BMI160_SPI_WR_MASK);
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
 80045d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045da:	73fb      	strb	r3, [r7, #15]
        }

        if ((dev->prev_accel_cfg.power == BMI160_ACCEL_NORMAL_MODE) ||
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	7a1b      	ldrb	r3, [r3, #8]
 80045e0:	2b11      	cmp	r3, #17
 80045e2:	d003      	beq.n	80045ec <bmi160_set_regs+0x5a>
            (dev->prev_gyro_cfg.power == BMI160_GYRO_NORMAL_MODE))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	7c1b      	ldrb	r3, [r3, #16]
        if ((dev->prev_accel_cfg.power == BMI160_ACCEL_NORMAL_MODE) ||
 80045e8:	2b15      	cmp	r3, #21
 80045ea:	d124      	bne.n	8004636 <bmi160_set_regs+0xa4>
        {
            rslt = dev->write(dev->id, reg_addr, data, len);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a1c      	ldr	r4, [r3, #32]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	7858      	ldrb	r0, [r3, #1]
 80045f4:	89bb      	ldrh	r3, [r7, #12]
 80045f6:	7bf9      	ldrb	r1, [r7, #15]
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	47a0      	blx	r4
 80045fc:	4603      	mov	r3, r0
 80045fe:	75fb      	strb	r3, [r7, #23]

            /* Kindly refer bmi160 data sheet section 3.2.4 */
            dev->delay_ms(1);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	2001      	movs	r0, #1
 8004606:	4798      	blx	r3
 8004608:	e01a      	b.n	8004640 <bmi160_set_regs+0xae>
        {
            /*Burst write is not allowed in
             * suspend & low power mode */
            for (; count < len; count++)
            {
                rslt = dev->write(dev->id, reg_addr, &data[count], 1);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a1c      	ldr	r4, [r3, #32]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	7858      	ldrb	r0, [r3, #1]
 8004612:	7dbb      	ldrb	r3, [r7, #22]
 8004614:	68ba      	ldr	r2, [r7, #8]
 8004616:	441a      	add	r2, r3
 8004618:	7bf9      	ldrb	r1, [r7, #15]
 800461a:	2301      	movs	r3, #1
 800461c:	47a0      	blx	r4
 800461e:	4603      	mov	r3, r0
 8004620:	75fb      	strb	r3, [r7, #23]
                reg_addr++;
 8004622:	7bfb      	ldrb	r3, [r7, #15]
 8004624:	3301      	adds	r3, #1
 8004626:	73fb      	strb	r3, [r7, #15]

                /* Kindly refer bmi160 data sheet section 3.2.4 */
                dev->delay_ms(1);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462c:	2001      	movs	r0, #1
 800462e:	4798      	blx	r3
            for (; count < len; count++)
 8004630:	7dbb      	ldrb	r3, [r7, #22]
 8004632:	3301      	adds	r3, #1
 8004634:	75bb      	strb	r3, [r7, #22]
 8004636:	7dbb      	ldrb	r3, [r7, #22]
 8004638:	b29b      	uxth	r3, r3
 800463a:	89ba      	ldrh	r2, [r7, #12]
 800463c:	429a      	cmp	r2, r3
 800463e:	d8e4      	bhi.n	800460a <bmi160_set_regs+0x78>

            }
        }

        if (rslt != BMI160_OK)
 8004640:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d001      	beq.n	800464c <bmi160_set_regs+0xba>
        {
            rslt = BMI160_E_COM_FAIL;
 8004648:	23fe      	movs	r3, #254	@ 0xfe
 800464a:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 800464c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004650:	4618      	mov	r0, r3
 8004652:	371c      	adds	r7, #28
 8004654:	46bd      	mov	sp, r7
 8004656:	bd90      	pop	{r4, r7, pc}

08004658 <bmi160_init>:
 *  @brief This API is the entry point for sensor.It performs
 *  the selection of I2C/SPI read mechanism according to the
 *  selected interface and reads the chip-id of bmi160 sensor.
 */
int8_t bmi160_init(struct bmi160_dev *dev)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data;
    uint8_t try = 3;
 8004660:	2303      	movs	r3, #3
 8004662:	73bb      	strb	r3, [r7, #14]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 fd33 	bl	80050d0 <null_ptr_check>
 800466a:	4603      	mov	r3, r0
 800466c:	73fb      	strb	r3, [r7, #15]

    /* Dummy read of 0x7F register to enable SPI Interface
     * if SPI is used */
    if ((rslt == BMI160_OK) && (dev->intf == BMI160_SPI_INTF))
 800466e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d10c      	bne.n	8004690 <bmi160_init+0x38>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	789b      	ldrb	r3, [r3, #2]
 800467a:	2b01      	cmp	r3, #1
 800467c:	d108      	bne.n	8004690 <bmi160_init+0x38>
    {
        rslt = bmi160_get_regs(BMI160_SPI_COMM_TEST_ADDR, &data, 1, dev);
 800467e:	f107 010d 	add.w	r1, r7, #13
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	207f      	movs	r0, #127	@ 0x7f
 8004688:	f7ff ff50 	bl	800452c <bmi160_get_regs>
 800468c:	4603      	mov	r3, r0
 800468e:	73fb      	strb	r3, [r7, #15]
    }

    if (rslt == BMI160_OK)
 8004690:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d127      	bne.n	80046e8 <bmi160_init+0x90>
    {
        /* Assign chip id as zero */
        dev->chip_id = 0;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	701a      	strb	r2, [r3, #0]

        while ((try--) && (dev->chip_id != BMI160_CHIP_ID))
 800469e:	e007      	b.n	80046b0 <bmi160_init+0x58>
        {
            /* Read chip_id */
            rslt = bmi160_get_regs(BMI160_CHIP_ID_ADDR, &dev->chip_id, 1, dev);
 80046a0:	6879      	ldr	r1, [r7, #4]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2201      	movs	r2, #1
 80046a6:	2024      	movs	r0, #36	@ 0x24
 80046a8:	f7ff ff40 	bl	800452c <bmi160_get_regs>
 80046ac:	4603      	mov	r3, r0
 80046ae:	73fb      	strb	r3, [r7, #15]
        while ((try--) && (dev->chip_id != BMI160_CHIP_ID))
 80046b0:	7bbb      	ldrb	r3, [r7, #14]
 80046b2:	1e5a      	subs	r2, r3, #1
 80046b4:	73ba      	strb	r2, [r7, #14]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d003      	beq.n	80046c2 <bmi160_init+0x6a>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	2bd1      	cmp	r3, #209	@ 0xd1
 80046c0:	d1ee      	bne.n	80046a0 <bmi160_init+0x48>
        }

        if ((rslt == BMI160_OK) && (dev->chip_id == BMI160_CHIP_ID))
 80046c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10c      	bne.n	80046e4 <bmi160_init+0x8c>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	2bd1      	cmp	r3, #209	@ 0xd1
 80046d0:	d108      	bne.n	80046e4 <bmi160_init+0x8c>
        {
            dev->any_sig_sel = BMI160_BOTH_ANY_SIG_MOTION_DISABLED;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	22ff      	movs	r2, #255	@ 0xff
 80046d6:	70da      	strb	r2, [r3, #3]

            /* Soft reset */
            rslt = bmi160_soft_reset(dev);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f000 f80b 	bl	80046f4 <bmi160_soft_reset>
 80046de:	4603      	mov	r3, r0
 80046e0:	73fb      	strb	r3, [r7, #15]
 80046e2:	e001      	b.n	80046e8 <bmi160_init+0x90>
        }
        else
        {
            rslt = BMI160_E_DEV_NOT_FOUND;
 80046e4:	23fd      	movs	r3, #253	@ 0xfd
 80046e6:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80046e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3710      	adds	r7, #16
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <bmi160_soft_reset>:
/*!
 * @brief This API resets and restarts the device.
 * All register values are overwritten with default parameters.
 */
int8_t bmi160_soft_reset(struct bmi160_dev *dev)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data = BMI160_SOFT_RESET_CMD;
 80046fc:	23b6      	movs	r3, #182	@ 0xb6
 80046fe:	73bb      	strb	r3, [r7, #14]

    /* Null-pointer check */
    if ((dev == NULL) || (dev->delay_ms == NULL))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <bmi160_soft_reset+0x1a>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470a:	2b00      	cmp	r3, #0
 800470c:	d102      	bne.n	8004714 <bmi160_soft_reset+0x20>
    {
        rslt = BMI160_E_NULL_PTR;
 800470e:	23ff      	movs	r3, #255	@ 0xff
 8004710:	73fb      	strb	r3, [r7, #15]
 8004712:	e024      	b.n	800475e <bmi160_soft_reset+0x6a>
    }
    else
    {
        /* Reset the device */
        rslt = bmi160_set_regs(BMI160_COMMAND_REG_ADDR, &data, 1, dev);
 8004714:	f107 010e 	add.w	r1, r7, #14
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	207e      	movs	r0, #126	@ 0x7e
 800471e:	f7ff ff38 	bl	8004592 <bmi160_set_regs>
 8004722:	4603      	mov	r3, r0
 8004724:	73fb      	strb	r3, [r7, #15]
        dev->delay_ms(BMI160_SOFT_RESET_DELAY_MS);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472a:	2001      	movs	r0, #1
 800472c:	4798      	blx	r3
        if ((rslt == BMI160_OK) && (dev->intf == BMI160_SPI_INTF))
 800472e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10c      	bne.n	8004750 <bmi160_soft_reset+0x5c>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	789b      	ldrb	r3, [r3, #2]
 800473a:	2b01      	cmp	r3, #1
 800473c:	d108      	bne.n	8004750 <bmi160_soft_reset+0x5c>
        {
            /* Dummy read of 0x7F register to enable SPI Interface
             * if SPI is used */
            rslt = bmi160_get_regs(BMI160_SPI_COMM_TEST_ADDR, &data, 1, dev);
 800473e:	f107 010e 	add.w	r1, r7, #14
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	207f      	movs	r0, #127	@ 0x7f
 8004748:	f7ff fef0 	bl	800452c <bmi160_get_regs>
 800474c:	4603      	mov	r3, r0
 800474e:	73fb      	strb	r3, [r7, #15]
        }

        if (rslt == BMI160_OK)
 8004750:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d102      	bne.n	800475e <bmi160_soft_reset+0x6a>
        {
            /* Update the default parameters */
            default_param_settg(dev);
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f000 fcd9 	bl	8005110 <default_param_settg>
        }
    }

    return rslt;
 800475e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004762:	4618      	mov	r0, r3
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}

0800476a <bmi160_set_sens_conf>:
/*!
 * @brief This API configures the power mode, range and bandwidth
 * of sensor.
 */
int8_t bmi160_set_sens_conf(struct bmi160_dev *dev)
{
 800476a:	b580      	push	{r7, lr}
 800476c:	b084      	sub	sp, #16
 800476e:	af00      	add	r7, sp, #0
 8004770:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMI160_OK;
 8004772:	2300      	movs	r3, #0
 8004774:	73fb      	strb	r3, [r7, #15]

    /* Null-pointer check */
    if ((dev == NULL) || (dev->delay_ms == NULL))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <bmi160_set_sens_conf+0x1a>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004780:	2b00      	cmp	r3, #0
 8004782:	d102      	bne.n	800478a <bmi160_set_sens_conf+0x20>
    {
        rslt = BMI160_E_NULL_PTR;
 8004784:	23ff      	movs	r3, #255	@ 0xff
 8004786:	73fb      	strb	r3, [r7, #15]
 8004788:	e01f      	b.n	80047ca <bmi160_set_sens_conf+0x60>
    }
    else
    {
        rslt = set_accel_conf(dev);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fcea 	bl	8005164 <set_accel_conf>
 8004790:	4603      	mov	r3, r0
 8004792:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8004794:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d116      	bne.n	80047ca <bmi160_set_sens_conf+0x60>
        {
            rslt = set_gyro_conf(dev);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 fe25 	bl	80053ec <set_gyro_conf>
 80047a2:	4603      	mov	r3, r0
 80047a4:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 80047a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d10d      	bne.n	80047ca <bmi160_set_sens_conf+0x60>
            {
                /* write power mode for accel and gyro */
                rslt = bmi160_set_power_mode(dev);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 f811 	bl	80047d6 <bmi160_set_power_mode>
 80047b4:	4603      	mov	r3, r0
 80047b6:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMI160_OK)
 80047b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d104      	bne.n	80047ca <bmi160_set_sens_conf+0x60>
                {
                    rslt = check_invalid_settg(dev);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 fdde 	bl	8005382 <check_invalid_settg>
 80047c6:	4603      	mov	r3, r0
 80047c8:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 80047ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <bmi160_set_power_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bmi160_set_power_mode(struct bmi160_dev *dev)
{
 80047d6:	b580      	push	{r7, lr}
 80047d8:	b084      	sub	sp, #16
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
    int8_t rslt = 0;
 80047de:	2300      	movs	r3, #0
 80047e0:	73fb      	strb	r3, [r7, #15]

    /* Null-pointer check */
    if ((dev == NULL) || (dev->delay_ms == NULL))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d003      	beq.n	80047f0 <bmi160_set_power_mode+0x1a>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d102      	bne.n	80047f6 <bmi160_set_power_mode+0x20>
    {
        rslt = BMI160_E_NULL_PTR;
 80047f0:	23ff      	movs	r3, #255	@ 0xff
 80047f2:	73fb      	strb	r3, [r7, #15]
 80047f4:	e00d      	b.n	8004812 <bmi160_set_power_mode+0x3c>
    }
    else
    {
        rslt = set_accel_pwr(dev);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 ff01 	bl	80055fe <set_accel_pwr>
 80047fc:	4603      	mov	r3, r0
 80047fe:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8004800:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d104      	bne.n	8004812 <bmi160_set_power_mode+0x3c>
        {
            rslt = set_gyro_pwr(dev);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 ff8f 	bl	800572c <set_gyro_pwr>
 800480e:	4603      	mov	r3, r0
 8004810:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8004812:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3710      	adds	r7, #16
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <bmi160_get_sensor_data>:
 */
int8_t bmi160_get_sensor_data(uint8_t select_sensor,
                              struct bmi160_sensor_data *accel,
                              struct bmi160_sensor_data *gyro,
                              const struct bmi160_dev *dev)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b086      	sub	sp, #24
 8004822:	af00      	add	r7, sp, #0
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
 8004828:	603b      	str	r3, [r7, #0]
 800482a:	4603      	mov	r3, r0
 800482c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BMI160_OK;
 800482e:	2300      	movs	r3, #0
 8004830:	75fb      	strb	r3, [r7, #23]
    uint8_t time_sel;
    uint8_t sen_sel;
    uint8_t len = 0;
 8004832:	2300      	movs	r3, #0
 8004834:	75bb      	strb	r3, [r7, #22]

    /*Extract the sensor  and time select information*/
    sen_sel = select_sensor & BMI160_SEN_SEL_MASK;
 8004836:	7bfb      	ldrb	r3, [r7, #15]
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	757b      	strb	r3, [r7, #21]
    time_sel = ((sen_sel & BMI160_TIME_SEL) >> 2);
 800483e:	7d7b      	ldrb	r3, [r7, #21]
 8004840:	109b      	asrs	r3, r3, #2
 8004842:	b2db      	uxtb	r3, r3
 8004844:	f003 0301 	and.w	r3, r3, #1
 8004848:	753b      	strb	r3, [r7, #20]
    sen_sel = sen_sel & (BMI160_ACCEL_SEL | BMI160_GYRO_SEL);
 800484a:	7d7b      	ldrb	r3, [r7, #21]
 800484c:	f003 0303 	and.w	r3, r3, #3
 8004850:	757b      	strb	r3, [r7, #21]
    if (time_sel == 1)
 8004852:	7d3b      	ldrb	r3, [r7, #20]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d101      	bne.n	800485c <bmi160_get_sensor_data+0x3e>
    {
        len = 3;
 8004858:	2303      	movs	r3, #3
 800485a:	75bb      	strb	r3, [r7, #22]
    }

    /* Null-pointer check */
    if (dev != NULL)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d03c      	beq.n	80048dc <bmi160_get_sensor_data+0xbe>
    {
        switch (sen_sel)
 8004862:	7d7b      	ldrb	r3, [r7, #21]
 8004864:	2b03      	cmp	r3, #3
 8004866:	d024      	beq.n	80048b2 <bmi160_get_sensor_data+0x94>
 8004868:	2b03      	cmp	r3, #3
 800486a:	dc34      	bgt.n	80048d6 <bmi160_get_sensor_data+0xb8>
 800486c:	2b01      	cmp	r3, #1
 800486e:	d002      	beq.n	8004876 <bmi160_get_sensor_data+0x58>
 8004870:	2b02      	cmp	r3, #2
 8004872:	d00f      	beq.n	8004894 <bmi160_get_sensor_data+0x76>
 8004874:	e02f      	b.n	80048d6 <bmi160_get_sensor_data+0xb8>
        {
            case BMI160_ACCEL_ONLY:

                /* Null-pointer check */
                if (accel == NULL)
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d102      	bne.n	8004882 <bmi160_get_sensor_data+0x64>
                {
                    rslt = BMI160_E_NULL_PTR;
 800487c:	23ff      	movs	r3, #255	@ 0xff
 800487e:	75fb      	strb	r3, [r7, #23]
                else
                {
                    rslt = get_accel_data(len, accel, dev);
                }

                break;
 8004880:	e02e      	b.n	80048e0 <bmi160_get_sensor_data+0xc2>
                    rslt = get_accel_data(len, accel, dev);
 8004882:	7dbb      	ldrb	r3, [r7, #22]
 8004884:	683a      	ldr	r2, [r7, #0]
 8004886:	68b9      	ldr	r1, [r7, #8]
 8004888:	4618      	mov	r0, r3
 800488a:	f000 ff93 	bl	80057b4 <get_accel_data>
 800488e:	4603      	mov	r3, r0
 8004890:	75fb      	strb	r3, [r7, #23]
                break;
 8004892:	e025      	b.n	80048e0 <bmi160_get_sensor_data+0xc2>
            case BMI160_GYRO_ONLY:

                /* Null-pointer check */
                if (gyro == NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d102      	bne.n	80048a0 <bmi160_get_sensor_data+0x82>
                {
                    rslt = BMI160_E_NULL_PTR;
 800489a:	23ff      	movs	r3, #255	@ 0xff
 800489c:	75fb      	strb	r3, [r7, #23]
                else
                {
                    rslt = get_gyro_data(len, gyro, dev);
                }

                break;
 800489e:	e01f      	b.n	80048e0 <bmi160_get_sensor_data+0xc2>
                    rslt = get_gyro_data(len, gyro, dev);
 80048a0:	7dbb      	ldrb	r3, [r7, #22]
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	6879      	ldr	r1, [r7, #4]
 80048a6:	4618      	mov	r0, r3
 80048a8:	f001 f84e 	bl	8005948 <get_gyro_data>
 80048ac:	4603      	mov	r3, r0
 80048ae:	75fb      	strb	r3, [r7, #23]
                break;
 80048b0:	e016      	b.n	80048e0 <bmi160_get_sensor_data+0xc2>
            case BMI160_BOTH_ACCEL_AND_GYRO:

                /* Null-pointer check */
                if ((gyro == NULL) || (accel == NULL))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d002      	beq.n	80048be <bmi160_get_sensor_data+0xa0>
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d102      	bne.n	80048c4 <bmi160_get_sensor_data+0xa6>
                {
                    rslt = BMI160_E_NULL_PTR;
 80048be:	23ff      	movs	r3, #255	@ 0xff
 80048c0:	75fb      	strb	r3, [r7, #23]
                else
                {
                    rslt = get_accel_gyro_data(len, accel, gyro, dev);
                }

                break;
 80048c2:	e00d      	b.n	80048e0 <bmi160_get_sensor_data+0xc2>
                    rslt = get_accel_gyro_data(len, accel, gyro, dev);
 80048c4:	7db8      	ldrb	r0, [r7, #22]
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	68b9      	ldr	r1, [r7, #8]
 80048cc:	f001 f985 	bl	8005bda <get_accel_gyro_data>
 80048d0:	4603      	mov	r3, r0
 80048d2:	75fb      	strb	r3, [r7, #23]
                break;
 80048d4:	e004      	b.n	80048e0 <bmi160_get_sensor_data+0xc2>
            default:
                rslt = BMI160_E_INVALID_INPUT;
 80048d6:	23fb      	movs	r3, #251	@ 0xfb
 80048d8:	75fb      	strb	r3, [r7, #23]
                break;
 80048da:	e001      	b.n	80048e0 <bmi160_get_sensor_data+0xc2>
        }
    }
    else
    {
        rslt = BMI160_E_NULL_PTR;
 80048dc:	23ff      	movs	r3, #255	@ 0xff
 80048de:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80048e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3718      	adds	r7, #24
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <bmi160_set_int_config>:
/*!
 * @brief This API configures the necessary interrupt based on
 *  the user settings in the bmi160_int_settg structure instance.
 */
int8_t bmi160_set_int_config(struct bmi160_int_settg *int_config, struct bmi160_dev *dev)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	6039      	str	r1, [r7, #0]
    int8_t rslt = BMI160_OK;
 80048f6:	2300      	movs	r3, #0
 80048f8:	73fb      	strb	r3, [r7, #15]

    switch (int_config->int_type)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	785b      	ldrb	r3, [r3, #1]
 80048fe:	2b0d      	cmp	r3, #13
 8004900:	d879      	bhi.n	80049f6 <bmi160_set_int_config+0x10a>
 8004902:	a201      	add	r2, pc, #4	@ (adr r2, 8004908 <bmi160_set_int_config+0x1c>)
 8004904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004908:	08004941 	.word	0x08004941
 800490c:	0800494f 	.word	0x0800494f
 8004910:	08004979 	.word	0x08004979
 8004914:	0800496b 	.word	0x0800496b
 8004918:	0800496b 	.word	0x0800496b
 800491c:	08004987 	.word	0x08004987
 8004920:	08004995 	.word	0x08004995
 8004924:	080049b1 	.word	0x080049b1
 8004928:	080049a3 	.word	0x080049a3
 800492c:	0800495d 	.word	0x0800495d
 8004930:	080049bf 	.word	0x080049bf
 8004934:	080049cd 	.word	0x080049cd
 8004938:	080049db 	.word	0x080049db
 800493c:	080049e9 	.word	0x080049e9
    {
        case BMI160_ACC_ANY_MOTION_INT:

            /*Any-motion  interrupt*/
            rslt = set_accel_any_motion_int(int_config, dev);
 8004940:	6839      	ldr	r1, [r7, #0]
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f95a 	bl	8004bfc <set_accel_any_motion_int>
 8004948:	4603      	mov	r3, r0
 800494a:	73fb      	strb	r3, [r7, #15]
            break;
 800494c:	e054      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_ACC_SIG_MOTION_INT:

            /* Significant motion interrupt */
            rslt = set_accel_sig_motion_int(int_config, dev);
 800494e:	6839      	ldr	r1, [r7, #0]
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 f9ed 	bl	8004d30 <set_accel_sig_motion_int>
 8004956:	4603      	mov	r3, r0
 8004958:	73fb      	strb	r3, [r7, #15]
            break;
 800495a:	e04d      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_ACC_SLOW_NO_MOTION_INT:

            /* Slow or no motion interrupt */
            rslt = set_accel_no_motion_int(int_config, dev);
 800495c:	6839      	ldr	r1, [r7, #0]
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 fa14 	bl	8004d8c <set_accel_no_motion_int>
 8004964:	4603      	mov	r3, r0
 8004966:	73fb      	strb	r3, [r7, #15]
            break;
 8004968:	e046      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_ACC_DOUBLE_TAP_INT:
        case BMI160_ACC_SINGLE_TAP_INT:

            /* Double tap and single tap Interrupt */
            rslt = set_accel_tap_int(int_config, dev);
 800496a:	6839      	ldr	r1, [r7, #0]
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f973 	bl	8004c58 <set_accel_tap_int>
 8004972:	4603      	mov	r3, r0
 8004974:	73fb      	strb	r3, [r7, #15]
            break;
 8004976:	e03f      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_STEP_DETECT_INT:

            /* Step detector interrupt */
            rslt = set_accel_step_detect_int(int_config, dev);
 8004978:	6839      	ldr	r1, [r7, #0]
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 fa34 	bl	8004de8 <set_accel_step_detect_int>
 8004980:	4603      	mov	r3, r0
 8004982:	73fb      	strb	r3, [r7, #15]
            break;
 8004984:	e038      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_ACC_ORIENT_INT:

            /* Orientation interrupt */
            rslt = set_accel_orientation_int(int_config, dev);
 8004986:	6839      	ldr	r1, [r7, #0]
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 fa6e 	bl	8004e6a <set_accel_orientation_int>
 800498e:	4603      	mov	r3, r0
 8004990:	73fb      	strb	r3, [r7, #15]
            break;
 8004992:	e031      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_ACC_FLAT_INT:

            /* Flat detection interrupt */
            rslt = set_accel_flat_detect_int(int_config, dev);
 8004994:	6839      	ldr	r1, [r7, #0]
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 faa8 	bl	8004eec <set_accel_flat_detect_int>
 800499c:	4603      	mov	r3, r0
 800499e:	73fb      	strb	r3, [r7, #15]
            break;
 80049a0:	e02a      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_ACC_LOW_G_INT:

            /* Low-g interrupt */
            rslt = set_accel_low_g_int(int_config, dev);
 80049a2:	6839      	ldr	r1, [r7, #0]
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 fae2 	bl	8004f6e <set_accel_low_g_int>
 80049aa:	4603      	mov	r3, r0
 80049ac:	73fb      	strb	r3, [r7, #15]
            break;
 80049ae:	e023      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_ACC_HIGH_G_INT:

            /* High-g interrupt */
            rslt = set_accel_high_g_int(int_config, dev);
 80049b0:	6839      	ldr	r1, [r7, #0]
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 fb26 	bl	8005004 <set_accel_high_g_int>
 80049b8:	4603      	mov	r3, r0
 80049ba:	73fb      	strb	r3, [r7, #15]
            break;
 80049bc:	e01c      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_ACC_GYRO_DATA_RDY_INT:

            /* Data ready interrupt */
            rslt = set_accel_gyro_data_ready_int(int_config, dev);
 80049be:	6839      	ldr	r1, [r7, #0]
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 f982 	bl	8004cca <set_accel_gyro_data_ready_int>
 80049c6:	4603      	mov	r3, r0
 80049c8:	73fb      	strb	r3, [r7, #15]
            break;
 80049ca:	e015      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_ACC_GYRO_FIFO_FULL_INT:

            /* Fifo full interrupt */
            rslt = set_fifo_full_int(int_config, dev);
 80049cc:	6839      	ldr	r1, [r7, #0]
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f002 fd50 	bl	8007474 <set_fifo_full_int>
 80049d4:	4603      	mov	r3, r0
 80049d6:	73fb      	strb	r3, [r7, #15]
            break;
 80049d8:	e00e      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_ACC_GYRO_FIFO_WATERMARK_INT:

            /* Fifo water-mark interrupt */
            rslt = set_fifo_watermark_int(int_config, dev);
 80049da:	6839      	ldr	r1, [r7, #0]
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f002 fdb0 	bl	8007542 <set_fifo_watermark_int>
 80049e2:	4603      	mov	r3, r0
 80049e4:	73fb      	strb	r3, [r7, #15]
            break;
 80049e6:	e007      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        case BMI160_FIFO_TAG_INT_PIN:

            /* Fifo tagging feature support */
            /* Configure Interrupt pins */
            rslt = set_intr_pin_config(int_config, dev);
 80049e8:	6839      	ldr	r1, [r7, #0]
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 fb55 	bl	800509a <set_intr_pin_config>
 80049f0:	4603      	mov	r3, r0
 80049f2:	73fb      	strb	r3, [r7, #15]
            break;
 80049f4:	e000      	b.n	80049f8 <bmi160_set_int_config+0x10c>
        default:
            break;
 80049f6:	bf00      	nop
    }

    return rslt;
 80049f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <bmi160_start_foc>:
 *  Gyro FOC always targets value of 0 dps
 */
int8_t bmi160_start_foc(const struct bmi160_foc_conf *foc_conf,
                        struct bmi160_offsets *offset,
                        struct bmi160_dev const *dev)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t data;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 fb5d 	bl	80050d0 <null_ptr_check>
 8004a16:	4603      	mov	r3, r0
 8004a18:	75fb      	strb	r3, [r7, #23]
    if (rslt != BMI160_OK)
 8004a1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d002      	beq.n	8004a28 <bmi160_start_foc+0x24>
    {
        rslt = BMI160_E_NULL_PTR;
 8004a22:	23ff      	movs	r3, #255	@ 0xff
 8004a24:	75fb      	strb	r3, [r7, #23]
 8004a26:	e068      	b.n	8004afa <bmi160_start_foc+0xf6>
    }
    else
    {
        /* Set the offset enable bits */
        rslt = configure_offset_enable(foc_conf, dev);
 8004a28:	6879      	ldr	r1, [r7, #4]
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f002 fe10 	bl	8007650 <configure_offset_enable>
 8004a30:	4603      	mov	r3, r0
 8004a32:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI160_OK)
 8004a34:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d15e      	bne.n	8004afa <bmi160_start_foc+0xf6>
        {
            /* Read the FOC config from the sensor */
            rslt = bmi160_get_regs(BMI160_FOC_CONF_ADDR, &data, 1, dev);
 8004a3c:	f107 0116 	add.w	r1, r7, #22
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	2069      	movs	r0, #105	@ 0x69
 8004a46:	f7ff fd71 	bl	800452c <bmi160_get_regs>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	75fb      	strb	r3, [r7, #23]

            /* Set the FOC config for gyro */
            data = BMI160_SET_BITS(data, BMI160_GYRO_FOC_EN, foc_conf->foc_gyr_en);
 8004a4e:	7dbb      	ldrb	r3, [r7, #22]
 8004a50:	b25b      	sxtb	r3, r3
 8004a52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a56:	b25a      	sxtb	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	019b      	lsls	r3, r3, #6
 8004a5e:	b25b      	sxtb	r3, r3
 8004a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a64:	b25b      	sxtb	r3, r3
 8004a66:	4313      	orrs	r3, r2
 8004a68:	b25b      	sxtb	r3, r3
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	75bb      	strb	r3, [r7, #22]

            /* Set the FOC config for accel xyz axes */
            data = BMI160_SET_BITS(data, BMI160_ACCEL_FOC_X_CONF, foc_conf->foc_acc_x);
 8004a6e:	7dbb      	ldrb	r3, [r7, #22]
 8004a70:	b25b      	sxtb	r3, r3
 8004a72:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004a76:	b25a      	sxtb	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	785b      	ldrb	r3, [r3, #1]
 8004a7c:	011b      	lsls	r3, r3, #4
 8004a7e:	b25b      	sxtb	r3, r3
 8004a80:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a84:	b25b      	sxtb	r3, r3
 8004a86:	4313      	orrs	r3, r2
 8004a88:	b25b      	sxtb	r3, r3
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	75bb      	strb	r3, [r7, #22]
            data = BMI160_SET_BITS(data, BMI160_ACCEL_FOC_Y_CONF, foc_conf->foc_acc_y);
 8004a8e:	7dbb      	ldrb	r3, [r7, #22]
 8004a90:	b25b      	sxtb	r3, r3
 8004a92:	f023 030c 	bic.w	r3, r3, #12
 8004a96:	b25a      	sxtb	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	789b      	ldrb	r3, [r3, #2]
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	b25b      	sxtb	r3, r3
 8004aa0:	f003 030c 	and.w	r3, r3, #12
 8004aa4:	b25b      	sxtb	r3, r3
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	b25b      	sxtb	r3, r3
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	75bb      	strb	r3, [r7, #22]
            data = BMI160_SET_BITS_POS_0(data, BMI160_ACCEL_FOC_Z_CONF, foc_conf->foc_acc_z);
 8004aae:	7dbb      	ldrb	r3, [r7, #22]
 8004ab0:	b25b      	sxtb	r3, r3
 8004ab2:	f023 0303 	bic.w	r3, r3, #3
 8004ab6:	b25a      	sxtb	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	78db      	ldrb	r3, [r3, #3]
 8004abc:	b25b      	sxtb	r3, r3
 8004abe:	f003 0303 	and.w	r3, r3, #3
 8004ac2:	b25b      	sxtb	r3, r3
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	b25b      	sxtb	r3, r3
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	75bb      	strb	r3, [r7, #22]
            if (rslt == BMI160_OK)
 8004acc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d112      	bne.n	8004afa <bmi160_start_foc+0xf6>
            {
                /* Set the FOC config in the sensor */
                rslt = bmi160_set_regs(BMI160_FOC_CONF_ADDR, &data, 1, dev);
 8004ad4:	f107 0116 	add.w	r1, r7, #22
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	2069      	movs	r0, #105	@ 0x69
 8004ade:	f7ff fd58 	bl	8004592 <bmi160_set_regs>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	75fb      	strb	r3, [r7, #23]
                if (rslt == BMI160_OK)
 8004ae6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d105      	bne.n	8004afa <bmi160_start_foc+0xf6>
                {
                    /* Procedure to trigger
                     * FOC and check status */
                    rslt = trigger_foc(offset, dev);
 8004aee:	6879      	ldr	r1, [r7, #4]
 8004af0:	68b8      	ldr	r0, [r7, #8]
 8004af2:	f002 fdf7 	bl	80076e4 <trigger_foc>
 8004af6:	4603      	mov	r3, r0
 8004af8:	75fb      	strb	r3, [r7, #23]
                }
            }
        }
    }

    return rslt;
 8004afa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3718      	adds	r7, #24
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}

08004b06 <bmi160_get_offsets>:

/*!
 *  @brief This API reads and stores the offset values of accel and gyro
 */
int8_t bmi160_get_offsets(struct bmi160_offsets *offset, const struct bmi160_dev *dev)
{
 8004b06:	b580      	push	{r7, lr}
 8004b08:	b088      	sub	sp, #32
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
 8004b0e:	6039      	str	r1, [r7, #0]
    uint8_t lsb, msb;
    int16_t offset_msb, offset_lsb;
    int16_t offset_data;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004b10:	6838      	ldr	r0, [r7, #0]
 8004b12:	f000 fadd 	bl	80050d0 <null_ptr_check>
 8004b16:	4603      	mov	r3, r0
 8004b18:	77fb      	strb	r3, [r7, #31]
    if (rslt != BMI160_OK)
 8004b1a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d002      	beq.n	8004b28 <bmi160_get_offsets+0x22>
    {
        rslt = BMI160_E_NULL_PTR;
 8004b22:	23ff      	movs	r3, #255	@ 0xff
 8004b24:	77fb      	strb	r3, [r7, #31]
 8004b26:	e063      	b.n	8004bf0 <bmi160_get_offsets+0xea>
    }
    else
    {
        /* Read the FOC config from the sensor */
        rslt = bmi160_get_regs(BMI160_OFFSET_ADDR, data, 7, dev);
 8004b28:	f107 010c 	add.w	r1, r7, #12
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	2207      	movs	r2, #7
 8004b30:	2071      	movs	r0, #113	@ 0x71
 8004b32:	f7ff fcfb 	bl	800452c <bmi160_get_regs>
 8004b36:	4603      	mov	r3, r0
 8004b38:	77fb      	strb	r3, [r7, #31]

        /* Accel offsets */
        offset->off_acc_x = (int8_t)data[0];
 8004b3a:	7b3b      	ldrb	r3, [r7, #12]
 8004b3c:	b25a      	sxtb	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	701a      	strb	r2, [r3, #0]
        offset->off_acc_y = (int8_t)data[1];
 8004b42:	7b7b      	ldrb	r3, [r7, #13]
 8004b44:	b25a      	sxtb	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	705a      	strb	r2, [r3, #1]
        offset->off_acc_z = (int8_t)data[2];
 8004b4a:	7bbb      	ldrb	r3, [r7, #14]
 8004b4c:	b25a      	sxtb	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	709a      	strb	r2, [r3, #2]

        /* Gyro x-axis offset */
        lsb = data[3];
 8004b52:	7bfb      	ldrb	r3, [r7, #15]
 8004b54:	77bb      	strb	r3, [r7, #30]
        msb = BMI160_GET_BITS_POS_0(data[6], BMI160_GYRO_OFFSET_X);
 8004b56:	7cbb      	ldrb	r3, [r7, #18]
 8004b58:	f003 0303 	and.w	r3, r3, #3
 8004b5c:	777b      	strb	r3, [r7, #29]
        offset_msb = (int16_t)(msb << 14);
 8004b5e:	7f7b      	ldrb	r3, [r7, #29]
 8004b60:	039b      	lsls	r3, r3, #14
 8004b62:	837b      	strh	r3, [r7, #26]
        offset_lsb = lsb << 6;
 8004b64:	7fbb      	ldrb	r3, [r7, #30]
 8004b66:	019b      	lsls	r3, r3, #6
 8004b68:	833b      	strh	r3, [r7, #24]
        offset_data = offset_msb | offset_lsb;
 8004b6a:	8b7a      	ldrh	r2, [r7, #26]
 8004b6c:	8b3b      	ldrh	r3, [r7, #24]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	82fb      	strh	r3, [r7, #22]

        /* Divide by 64 to get the Right shift by 6 value */
        offset->off_gyro_x = (int16_t)(offset_data / 64);
 8004b72:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	da00      	bge.n	8004b7c <bmi160_get_offsets+0x76>
 8004b7a:	333f      	adds	r3, #63	@ 0x3f
 8004b7c:	119b      	asrs	r3, r3, #6
 8004b7e:	b21a      	sxth	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	809a      	strh	r2, [r3, #4]

        /* Gyro y-axis offset */
        lsb = data[4];
 8004b84:	7c3b      	ldrb	r3, [r7, #16]
 8004b86:	77bb      	strb	r3, [r7, #30]
        msb = BMI160_GET_BITS(data[6], BMI160_GYRO_OFFSET_Y);
 8004b88:	7cbb      	ldrb	r3, [r7, #18]
 8004b8a:	109b      	asrs	r3, r3, #2
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	f003 0303 	and.w	r3, r3, #3
 8004b92:	777b      	strb	r3, [r7, #29]
        offset_msb = (int16_t)(msb << 14);
 8004b94:	7f7b      	ldrb	r3, [r7, #29]
 8004b96:	039b      	lsls	r3, r3, #14
 8004b98:	837b      	strh	r3, [r7, #26]
        offset_lsb = lsb << 6;
 8004b9a:	7fbb      	ldrb	r3, [r7, #30]
 8004b9c:	019b      	lsls	r3, r3, #6
 8004b9e:	833b      	strh	r3, [r7, #24]
        offset_data = offset_msb | offset_lsb;
 8004ba0:	8b7a      	ldrh	r2, [r7, #26]
 8004ba2:	8b3b      	ldrh	r3, [r7, #24]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	82fb      	strh	r3, [r7, #22]

        /* Divide by 64 to get the Right shift by 6 value */
        offset->off_gyro_y = (int16_t)(offset_data / 64);
 8004ba8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	da00      	bge.n	8004bb2 <bmi160_get_offsets+0xac>
 8004bb0:	333f      	adds	r3, #63	@ 0x3f
 8004bb2:	119b      	asrs	r3, r3, #6
 8004bb4:	b21a      	sxth	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	80da      	strh	r2, [r3, #6]

        /* Gyro z-axis offset */
        lsb = data[5];
 8004bba:	7c7b      	ldrb	r3, [r7, #17]
 8004bbc:	77bb      	strb	r3, [r7, #30]
        msb = BMI160_GET_BITS(data[6], BMI160_GYRO_OFFSET_Z);
 8004bbe:	7cbb      	ldrb	r3, [r7, #18]
 8004bc0:	111b      	asrs	r3, r3, #4
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	f003 0303 	and.w	r3, r3, #3
 8004bc8:	777b      	strb	r3, [r7, #29]
        offset_msb = (int16_t)(msb << 14);
 8004bca:	7f7b      	ldrb	r3, [r7, #29]
 8004bcc:	039b      	lsls	r3, r3, #14
 8004bce:	837b      	strh	r3, [r7, #26]
        offset_lsb = lsb << 6;
 8004bd0:	7fbb      	ldrb	r3, [r7, #30]
 8004bd2:	019b      	lsls	r3, r3, #6
 8004bd4:	833b      	strh	r3, [r7, #24]
        offset_data = offset_msb | offset_lsb;
 8004bd6:	8b7a      	ldrh	r2, [r7, #26]
 8004bd8:	8b3b      	ldrh	r3, [r7, #24]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	82fb      	strh	r3, [r7, #22]

        /* Divide by 64 to get the Right shift by 6 value */
        offset->off_gyro_z = (int16_t)(offset_data / 64);
 8004bde:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	da00      	bge.n	8004be8 <bmi160_get_offsets+0xe2>
 8004be6:	333f      	adds	r3, #63	@ 0x3f
 8004be8:	119b      	asrs	r3, r3, #6
 8004bea:	b21a      	sxth	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	811a      	strh	r2, [r3, #8]
    }

    return rslt;
 8004bf0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3720      	adds	r7, #32
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <set_accel_any_motion_int>:
 * @brief This API sets the any-motion interrupt of the sensor.
 * This interrupt occurs when accel values exceeds preset threshold
 * for a certain period of time.
 */
static int8_t set_accel_any_motion_int(struct bmi160_int_settg *int_config, struct bmi160_dev *dev)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004c06:	6838      	ldr	r0, [r7, #0]
 8004c08:	f000 fa62 	bl	80050d0 <null_ptr_check>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	73fb      	strb	r3, [r7, #15]
    if ((rslt != BMI160_OK) || (int_config == NULL))
 8004c10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d102      	bne.n	8004c1e <set_accel_any_motion_int+0x22>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d102      	bne.n	8004c24 <set_accel_any_motion_int+0x28>
    {
        rslt = BMI160_E_NULL_PTR;
 8004c1e:	23ff      	movs	r3, #255	@ 0xff
 8004c20:	73fb      	strb	r3, [r7, #15]
 8004c22:	e013      	b.n	8004c4c <set_accel_any_motion_int+0x50>
    }
    else
    {
        /* updating the interrupt structure to local structure */
        struct bmi160_acc_any_mot_int_cfg *any_motion_int_cfg = &(int_config->int_type_cfg.acc_any_motion_int);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	3304      	adds	r3, #4
 8004c28:	60bb      	str	r3, [r7, #8]
        rslt = enable_accel_any_motion_int(any_motion_int_cfg, dev);
 8004c2a:	6839      	ldr	r1, [r7, #0]
 8004c2c:	68b8      	ldr	r0, [r7, #8]
 8004c2e:	f001 f912 	bl	8005e56 <enable_accel_any_motion_int>
 8004c32:	4603      	mov	r3, r0
 8004c34:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8004c36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d106      	bne.n	8004c4c <set_accel_any_motion_int+0x50>
        {
            rslt = config_any_motion_int_settg(int_config, any_motion_int_cfg, dev);
 8004c3e:	683a      	ldr	r2, [r7, #0]
 8004c40:	68b9      	ldr	r1, [r7, #8]
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f001 fb3f 	bl	80062c6 <config_any_motion_int_settg>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8004c4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <set_accel_tap_int>:
/*!
 * @brief This API sets tap interrupts.Interrupt is fired when
 * tap movements happen.
 */
static int8_t set_accel_tap_int(struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004c62:	6838      	ldr	r0, [r7, #0]
 8004c64:	f000 fa34 	bl	80050d0 <null_ptr_check>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	73fb      	strb	r3, [r7, #15]
    if ((rslt != BMI160_OK) || (int_config == NULL))
 8004c6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d102      	bne.n	8004c7a <set_accel_tap_int+0x22>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d102      	bne.n	8004c80 <set_accel_tap_int+0x28>
    {
        rslt = BMI160_E_NULL_PTR;
 8004c7a:	23ff      	movs	r3, #255	@ 0xff
 8004c7c:	73fb      	strb	r3, [r7, #15]
 8004c7e:	e01e      	b.n	8004cbe <set_accel_tap_int+0x66>
    }
    else
    {
        /* updating the interrupt structure to local structure */
        struct bmi160_acc_tap_int_cfg *tap_int_cfg = &(int_config->int_type_cfg.acc_tap_int);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	3304      	adds	r3, #4
 8004c84:	60bb      	str	r3, [r7, #8]
        rslt = enable_tap_int(int_config, tap_int_cfg, dev);
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	68b9      	ldr	r1, [r7, #8]
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f001 fe79 	bl	8006982 <enable_tap_int>
 8004c90:	4603      	mov	r3, r0
 8004c92:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8004c94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d110      	bne.n	8004cbe <set_accel_tap_int+0x66>
        {
            /* Configure Interrupt pins */
            rslt = set_intr_pin_config(int_config, dev);
 8004c9c:	6839      	ldr	r1, [r7, #0]
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 f9fb 	bl	800509a <set_intr_pin_config>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 8004ca8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d106      	bne.n	8004cbe <set_accel_tap_int+0x66>
            {
                rslt = config_tap_int_settg(int_config, tap_int_cfg, dev);
 8004cb0:	683a      	ldr	r2, [r7, #0]
 8004cb2:	68b9      	ldr	r1, [r7, #8]
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f001 feb7 	bl	8006a28 <config_tap_int_settg>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8004cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3710      	adds	r7, #16
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}

08004cca <set_accel_gyro_data_ready_int>:
/*!
 * @brief This API sets the data ready interrupt for both accel and gyro.
 * This interrupt occurs when new accel and gyro data comes.
 */
static int8_t set_accel_gyro_data_ready_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8004cca:	b580      	push	{r7, lr}
 8004ccc:	b084      	sub	sp, #16
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
 8004cd2:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004cd4:	6838      	ldr	r0, [r7, #0]
 8004cd6:	f000 f9fb 	bl	80050d0 <null_ptr_check>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	73fb      	strb	r3, [r7, #15]
    if ((rslt != BMI160_OK) || (int_config == NULL))
 8004cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d102      	bne.n	8004cec <set_accel_gyro_data_ready_int+0x22>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d102      	bne.n	8004cf2 <set_accel_gyro_data_ready_int+0x28>
    {
        rslt = BMI160_E_NULL_PTR;
 8004cec:	23ff      	movs	r3, #255	@ 0xff
 8004cee:	73fb      	strb	r3, [r7, #15]
 8004cf0:	e018      	b.n	8004d24 <set_accel_gyro_data_ready_int+0x5a>
    }
    else
    {
        rslt = enable_data_ready_int(dev);
 8004cf2:	6838      	ldr	r0, [r7, #0]
 8004cf4:	f001 fb20 	bl	8006338 <enable_data_ready_int>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8004cfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d10f      	bne.n	8004d24 <set_accel_gyro_data_ready_int+0x5a>
        {
            /* Configure Interrupt pins */
            rslt = set_intr_pin_config(int_config, dev);
 8004d04:	6839      	ldr	r1, [r7, #0]
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 f9c7 	bl	800509a <set_intr_pin_config>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 8004d10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d105      	bne.n	8004d24 <set_accel_gyro_data_ready_int+0x5a>
            {
                rslt = map_hardware_interrupt(int_config, dev);
 8004d18:	6839      	ldr	r1, [r7, #0]
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f001 f9d4 	bl	80060c8 <map_hardware_interrupt>
 8004d20:	4603      	mov	r3, r0
 8004d22:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8004d24:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3710      	adds	r7, #16
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}

08004d30 <set_accel_sig_motion_int>:
/*!
 * @brief This API sets the significant motion interrupt of the sensor.This
 * interrupt occurs when there is change in user location.
 */
static int8_t set_accel_sig_motion_int(struct bmi160_int_settg *int_config, struct bmi160_dev *dev)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b084      	sub	sp, #16
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004d3a:	6838      	ldr	r0, [r7, #0]
 8004d3c:	f000 f9c8 	bl	80050d0 <null_ptr_check>
 8004d40:	4603      	mov	r3, r0
 8004d42:	73fb      	strb	r3, [r7, #15]
    if ((rslt != BMI160_OK) || (int_config == NULL))
 8004d44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d102      	bne.n	8004d52 <set_accel_sig_motion_int+0x22>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d102      	bne.n	8004d58 <set_accel_sig_motion_int+0x28>
    {
        rslt = BMI160_E_NULL_PTR;
 8004d52:	23ff      	movs	r3, #255	@ 0xff
 8004d54:	73fb      	strb	r3, [r7, #15]
 8004d56:	e013      	b.n	8004d80 <set_accel_sig_motion_int+0x50>
    }
    else
    {
        /* updating the interrupt structure to local structure */
        struct bmi160_acc_sig_mot_int_cfg *sig_mot_int_cfg = &(int_config->int_type_cfg.acc_sig_motion_int);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	3304      	adds	r3, #4
 8004d5c:	60bb      	str	r3, [r7, #8]
        rslt = enable_sig_motion_int(sig_mot_int_cfg, dev);
 8004d5e:	6839      	ldr	r1, [r7, #0]
 8004d60:	68b8      	ldr	r0, [r7, #8]
 8004d62:	f001 fc3f 	bl	80065e4 <enable_sig_motion_int>
 8004d66:	4603      	mov	r3, r0
 8004d68:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8004d6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d106      	bne.n	8004d80 <set_accel_sig_motion_int+0x50>
        {
            rslt = config_sig_motion_int_settg(int_config, sig_mot_int_cfg, dev);
 8004d72:	683a      	ldr	r2, [r7, #0]
 8004d74:	68b9      	ldr	r1, [r7, #8]
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f001 fc75 	bl	8006666 <config_sig_motion_int_settg>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8004d80:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3710      	adds	r7, #16
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <set_accel_no_motion_int>:
 * Slow motion is similar to any motion interrupt.No motion interrupt
 * occurs when slope bet. two accel values falls below preset threshold
 * for preset duration.
 */
static int8_t set_accel_no_motion_int(struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004d96:	6838      	ldr	r0, [r7, #0]
 8004d98:	f000 f99a 	bl	80050d0 <null_ptr_check>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	73fb      	strb	r3, [r7, #15]
    if ((rslt != BMI160_OK) || (int_config == NULL))
 8004da0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d102      	bne.n	8004dae <set_accel_no_motion_int+0x22>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d102      	bne.n	8004db4 <set_accel_no_motion_int+0x28>
    {
        rslt = BMI160_E_NULL_PTR;
 8004dae:	23ff      	movs	r3, #255	@ 0xff
 8004db0:	73fb      	strb	r3, [r7, #15]
 8004db2:	e013      	b.n	8004ddc <set_accel_no_motion_int+0x50>
    }
    else
    {
        /* updating the interrupt structure to local structure */
        struct bmi160_acc_no_motion_int_cfg *no_mot_int_cfg = &(int_config->int_type_cfg.acc_no_motion_int);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	3304      	adds	r3, #4
 8004db8:	60bb      	str	r3, [r7, #8]
        rslt = enable_no_motion_int(no_mot_int_cfg, dev);
 8004dba:	6839      	ldr	r1, [r7, #0]
 8004dbc:	68b8      	ldr	r0, [r7, #8]
 8004dbe:	f001 fae8 	bl	8006392 <enable_no_motion_int>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8004dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d106      	bne.n	8004ddc <set_accel_no_motion_int+0x50>
        {
            /* Configure the INT PIN settings*/
            rslt = config_no_motion_int_settg(int_config, no_mot_int_cfg, dev);
 8004dce:	683a      	ldr	r2, [r7, #0]
 8004dd0:	68b9      	ldr	r1, [r7, #8]
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f001 fb32 	bl	800643c <config_no_motion_int_settg>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8004ddc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <set_accel_step_detect_int>:
 * @brief This API sets the step detection interrupt.This interrupt
 * occurs when the single step causes accel values to go above
 * preset threshold.
 */
static int8_t set_accel_step_detect_int(struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004df2:	6838      	ldr	r0, [r7, #0]
 8004df4:	f000 f96c 	bl	80050d0 <null_ptr_check>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	73fb      	strb	r3, [r7, #15]
    if ((rslt != BMI160_OK) || (int_config == NULL))
 8004dfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d102      	bne.n	8004e0a <set_accel_step_detect_int+0x22>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d102      	bne.n	8004e10 <set_accel_step_detect_int+0x28>
    {
        rslt = BMI160_E_NULL_PTR;
 8004e0a:	23ff      	movs	r3, #255	@ 0xff
 8004e0c:	73fb      	strb	r3, [r7, #15]
 8004e0e:	e026      	b.n	8004e5e <set_accel_step_detect_int+0x76>
    }
    else
    {
        /* updating the interrupt structure to local structure */
        struct bmi160_acc_step_detect_int_cfg *step_detect_int_cfg = &(int_config->int_type_cfg.acc_step_detect_int);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	3304      	adds	r3, #4
 8004e14:	60bb      	str	r3, [r7, #8]
        rslt = enable_step_detect_int(step_detect_int_cfg, dev);
 8004e16:	6839      	ldr	r1, [r7, #0]
 8004e18:	68b8      	ldr	r0, [r7, #8]
 8004e1a:	f001 fcf9 	bl	8006810 <enable_step_detect_int>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8004e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d119      	bne.n	8004e5e <set_accel_step_detect_int+0x76>
        {
            /* Configure Interrupt pins */
            rslt = set_intr_pin_config(int_config, dev);
 8004e2a:	6839      	ldr	r1, [r7, #0]
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 f934 	bl	800509a <set_intr_pin_config>
 8004e32:	4603      	mov	r3, r0
 8004e34:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 8004e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10f      	bne.n	8004e5e <set_accel_step_detect_int+0x76>
            {
                rslt = map_feature_interrupt(int_config, dev);
 8004e3e:	6839      	ldr	r1, [r7, #0]
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f001 f8a7 	bl	8005f94 <map_feature_interrupt>
 8004e46:	4603      	mov	r3, r0
 8004e48:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMI160_OK)
 8004e4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d105      	bne.n	8004e5e <set_accel_step_detect_int+0x76>
                {
                    rslt = config_step_detect(step_detect_int_cfg, dev);
 8004e52:	6839      	ldr	r1, [r7, #0]
 8004e54:	68b8      	ldr	r0, [r7, #8]
 8004e56:	f001 fd14 	bl	8006882 <config_step_detect>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8004e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <set_accel_orientation_int>:
 * @brief This API sets the orientation interrupt of the sensor.This
 * interrupt occurs when there is orientation change in the sensor
 * with respect to gravitational field vector g.
 */
static int8_t set_accel_orientation_int(struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b084      	sub	sp, #16
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
 8004e72:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004e74:	6838      	ldr	r0, [r7, #0]
 8004e76:	f000 f92b 	bl	80050d0 <null_ptr_check>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	73fb      	strb	r3, [r7, #15]
    if ((rslt != BMI160_OK) || (int_config == NULL))
 8004e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d102      	bne.n	8004e8c <set_accel_orientation_int+0x22>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d102      	bne.n	8004e92 <set_accel_orientation_int+0x28>
    {
        rslt = BMI160_E_NULL_PTR;
 8004e8c:	23ff      	movs	r3, #255	@ 0xff
 8004e8e:	73fb      	strb	r3, [r7, #15]
 8004e90:	e026      	b.n	8004ee0 <set_accel_orientation_int+0x76>
    }
    else
    {
        /* updating the interrupt structure to local structure */
        struct bmi160_acc_orient_int_cfg *orient_int_cfg = &(int_config->int_type_cfg.acc_orient_int);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	3304      	adds	r3, #4
 8004e96:	60bb      	str	r3, [r7, #8]
        rslt = enable_orient_int(orient_int_cfg, dev);
 8004e98:	6839      	ldr	r1, [r7, #0]
 8004e9a:	68b8      	ldr	r0, [r7, #8]
 8004e9c:	f001 fec8 	bl	8006c30 <enable_orient_int>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8004ea4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d119      	bne.n	8004ee0 <set_accel_orientation_int+0x76>
        {
            /* Configure Interrupt pins */
            rslt = set_intr_pin_config(int_config, dev);
 8004eac:	6839      	ldr	r1, [r7, #0]
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 f8f3 	bl	800509a <set_intr_pin_config>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 8004eb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d10f      	bne.n	8004ee0 <set_accel_orientation_int+0x76>
            {
                /* map INT pin to orient interrupt */
                rslt = map_feature_interrupt(int_config, dev);
 8004ec0:	6839      	ldr	r1, [r7, #0]
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f001 f866 	bl	8005f94 <map_feature_interrupt>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMI160_OK)
 8004ecc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d105      	bne.n	8004ee0 <set_accel_orientation_int+0x76>
                {
                    /* configure the
                     * orientation setting*/
                    rslt = config_orient_int_settg(orient_int_cfg, dev);
 8004ed4:	6839      	ldr	r1, [r7, #0]
 8004ed6:	68b8      	ldr	r0, [r7, #8]
 8004ed8:	f001 fee3 	bl	8006ca2 <config_orient_int_settg>
 8004edc:	4603      	mov	r3, r0
 8004ede:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8004ee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <set_accel_flat_detect_int>:
/*!
 * @brief This API sets the flat interrupt of the sensor.This interrupt
 * occurs in case of flat orientation
 */
static int8_t set_accel_flat_detect_int(struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004ef6:	6838      	ldr	r0, [r7, #0]
 8004ef8:	f000 f8ea 	bl	80050d0 <null_ptr_check>
 8004efc:	4603      	mov	r3, r0
 8004efe:	73fb      	strb	r3, [r7, #15]
    if ((rslt != BMI160_OK) || (int_config == NULL))
 8004f00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d102      	bne.n	8004f0e <set_accel_flat_detect_int+0x22>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d102      	bne.n	8004f14 <set_accel_flat_detect_int+0x28>
    {
        rslt = BMI160_E_NULL_PTR;
 8004f0e:	23ff      	movs	r3, #255	@ 0xff
 8004f10:	73fb      	strb	r3, [r7, #15]
 8004f12:	e026      	b.n	8004f62 <set_accel_flat_detect_int+0x76>
    }
    else
    {
        /* updating the interrupt structure to local structure */
        struct bmi160_acc_flat_detect_int_cfg *flat_detect_int = &(int_config->int_type_cfg.acc_flat_int);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	3304      	adds	r3, #4
 8004f18:	60bb      	str	r3, [r7, #8]

        /* enable the flat interrupt */
        rslt = enable_flat_int(flat_detect_int, dev);
 8004f1a:	6839      	ldr	r1, [r7, #0]
 8004f1c:	68b8      	ldr	r0, [r7, #8]
 8004f1e:	f001 ff4f 	bl	8006dc0 <enable_flat_int>
 8004f22:	4603      	mov	r3, r0
 8004f24:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8004f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d119      	bne.n	8004f62 <set_accel_flat_detect_int+0x76>
        {
            /* Configure Interrupt pins */
            rslt = set_intr_pin_config(int_config, dev);
 8004f2e:	6839      	ldr	r1, [r7, #0]
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f000 f8b2 	bl	800509a <set_intr_pin_config>
 8004f36:	4603      	mov	r3, r0
 8004f38:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 8004f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10f      	bne.n	8004f62 <set_accel_flat_detect_int+0x76>
            {
                /* map INT pin to flat interrupt */
                rslt = map_feature_interrupt(int_config, dev);
 8004f42:	6839      	ldr	r1, [r7, #0]
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f001 f825 	bl	8005f94 <map_feature_interrupt>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMI160_OK)
 8004f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d105      	bne.n	8004f62 <set_accel_flat_detect_int+0x76>
                {
                    /* configure the flat setting*/
                    rslt = config_flat_int_settg(flat_detect_int, dev);
 8004f56:	6839      	ldr	r1, [r7, #0]
 8004f58:	68b8      	ldr	r0, [r7, #8]
 8004f5a:	f001 ff67 	bl	8006e2c <config_flat_int_settg>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8004f62:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <set_accel_low_g_int>:
/*!
 * @brief This API sets the low-g interrupt of the sensor.This interrupt
 * occurs during free-fall.
 */
static int8_t set_accel_low_g_int(struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b084      	sub	sp, #16
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
 8004f76:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004f78:	6838      	ldr	r0, [r7, #0]
 8004f7a:	f000 f8a9 	bl	80050d0 <null_ptr_check>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	73fb      	strb	r3, [r7, #15]
    if ((rslt != BMI160_OK) || (int_config == NULL))
 8004f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d102      	bne.n	8004f90 <set_accel_low_g_int+0x22>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d102      	bne.n	8004f96 <set_accel_low_g_int+0x28>
    {
        rslt = BMI160_E_NULL_PTR;
 8004f90:	23ff      	movs	r3, #255	@ 0xff
 8004f92:	73fb      	strb	r3, [r7, #15]
 8004f94:	e030      	b.n	8004ff8 <set_accel_low_g_int+0x8a>
    }
    else
    {
        /* updating the interrupt structure to local structure */
        struct bmi160_acc_low_g_int_cfg *low_g_int = &(int_config->int_type_cfg.acc_low_g_int);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	3304      	adds	r3, #4
 8004f9a:	60bb      	str	r3, [r7, #8]

        /* Enable the low-g interrupt*/
        rslt = enable_low_g_int(low_g_int, dev);
 8004f9c:	6839      	ldr	r1, [r7, #0]
 8004f9e:	68b8      	ldr	r0, [r7, #8]
 8004fa0:	f001 ffa0 	bl	8006ee4 <enable_low_g_int>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8004fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d123      	bne.n	8004ff8 <set_accel_low_g_int+0x8a>
        {
            /* Configure Interrupt pins */
            rslt = set_intr_pin_config(int_config, dev);
 8004fb0:	6839      	ldr	r1, [r7, #0]
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 f871 	bl	800509a <set_intr_pin_config>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 8004fbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d119      	bne.n	8004ff8 <set_accel_low_g_int+0x8a>
            {
                /* Map INT pin to low-g interrupt */
                rslt = map_feature_interrupt(int_config, dev);
 8004fc4:	6839      	ldr	r1, [r7, #0]
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 ffe4 	bl	8005f94 <map_feature_interrupt>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMI160_OK)
 8004fd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d10f      	bne.n	8004ff8 <set_accel_low_g_int+0x8a>
                {
                    /* configure the data source
                     * for low-g interrupt*/
                    rslt = config_low_g_data_src(low_g_int, dev);
 8004fd8:	6839      	ldr	r1, [r7, #0]
 8004fda:	68b8      	ldr	r0, [r7, #8]
 8004fdc:	f001 ffbb 	bl	8006f56 <config_low_g_data_src>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	73fb      	strb	r3, [r7, #15]
                    if (rslt == BMI160_OK)
 8004fe4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d105      	bne.n	8004ff8 <set_accel_low_g_int+0x8a>
                    {
                        rslt = config_low_g_int_settg(low_g_int, dev);
 8004fec:	6839      	ldr	r1, [r7, #0]
 8004fee:	68b8      	ldr	r0, [r7, #8]
 8004ff0:	f001 ffe8 	bl	8006fc4 <config_low_g_int_settg>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8004ff8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3710      	adds	r7, #16
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <set_accel_high_g_int>:
 * occurs if the absolute value of acceleration data of any enabled axis
 * exceeds the programmed threshold and the sign of the value does not
 * change for a preset duration.
 */
static int8_t set_accel_high_g_int(struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 800500e:	6838      	ldr	r0, [r7, #0]
 8005010:	f000 f85e 	bl	80050d0 <null_ptr_check>
 8005014:	4603      	mov	r3, r0
 8005016:	73fb      	strb	r3, [r7, #15]
    if ((rslt != BMI160_OK) || (int_config == NULL))
 8005018:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d102      	bne.n	8005026 <set_accel_high_g_int+0x22>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d102      	bne.n	800502c <set_accel_high_g_int+0x28>
    {
        rslt = BMI160_E_NULL_PTR;
 8005026:	23ff      	movs	r3, #255	@ 0xff
 8005028:	73fb      	strb	r3, [r7, #15]
 800502a:	e030      	b.n	800508e <set_accel_high_g_int+0x8a>
    }
    else
    {
        /* updating the interrupt structure to local structure */
        struct bmi160_acc_high_g_int_cfg *high_g_int_cfg = &(int_config->int_type_cfg.acc_high_g_int);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	3304      	adds	r3, #4
 8005030:	60bb      	str	r3, [r7, #8]

        /* Enable the high-g interrupt */
        rslt = enable_high_g_int(high_g_int_cfg, dev);
 8005032:	6839      	ldr	r1, [r7, #0]
 8005034:	68b8      	ldr	r0, [r7, #8]
 8005036:	f002 f81d 	bl	8007074 <enable_high_g_int>
 800503a:	4603      	mov	r3, r0
 800503c:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 800503e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d123      	bne.n	800508e <set_accel_high_g_int+0x8a>
        {
            /* Configure Interrupt pins */
            rslt = set_intr_pin_config(int_config, dev);
 8005046:	6839      	ldr	r1, [r7, #0]
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 f826 	bl	800509a <set_intr_pin_config>
 800504e:	4603      	mov	r3, r0
 8005050:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 8005052:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d119      	bne.n	800508e <set_accel_high_g_int+0x8a>
            {
                /* Map INT pin to high-g interrupt */
                rslt = map_feature_interrupt(int_config, dev);
 800505a:	6839      	ldr	r1, [r7, #0]
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 ff99 	bl	8005f94 <map_feature_interrupt>
 8005062:	4603      	mov	r3, r0
 8005064:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMI160_OK)
 8005066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d10f      	bne.n	800508e <set_accel_high_g_int+0x8a>
                {
                    /* configure the data source
                     * for high-g interrupt*/
                    rslt = config_high_g_data_src(high_g_int_cfg, dev);
 800506e:	6839      	ldr	r1, [r7, #0]
 8005070:	68b8      	ldr	r0, [r7, #8]
 8005072:	f002 f85a 	bl	800712a <config_high_g_data_src>
 8005076:	4603      	mov	r3, r0
 8005078:	73fb      	strb	r3, [r7, #15]
                    if (rslt == BMI160_OK)
 800507a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d105      	bne.n	800508e <set_accel_high_g_int+0x8a>
                    {
                        rslt = config_high_g_int_settg(high_g_int_cfg, dev);
 8005082:	6839      	ldr	r1, [r7, #0]
 8005084:	68b8      	ldr	r0, [r7, #8]
 8005086:	f002 f887 	bl	8007198 <config_high_g_int_settg>
 800508a:	4603      	mov	r3, r0
 800508c:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 800508e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005092:	4618      	mov	r0, r3
 8005094:	3710      	adds	r7, #16
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}

0800509a <set_intr_pin_config>:
/*!
 * @brief This API configures the pins to fire the
 * interrupt signal when it occurs.
 */
static int8_t set_intr_pin_config(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b084      	sub	sp, #16
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
 80050a2:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* configure the behavioural settings of interrupt pin */
    rslt = config_int_out_ctrl(int_config, dev);
 80050a4:	6839      	ldr	r1, [r7, #0]
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f002 f8bc 	bl	8007224 <config_int_out_ctrl>
 80050ac:	4603      	mov	r3, r0
 80050ae:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80050b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d105      	bne.n	80050c4 <set_intr_pin_config+0x2a>
    {
        rslt = config_int_latch(int_config, dev);
 80050b8:	6839      	ldr	r1, [r7, #0]
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f002 f977 	bl	80073ae <config_int_latch>
 80050c0:	4603      	mov	r3, r0
 80050c2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80050c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi160_dev *dev)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00b      	beq.n	80050f6 <null_ptr_check+0x26>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	69db      	ldr	r3, [r3, #28]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d007      	beq.n	80050f6 <null_ptr_check+0x26>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d003      	beq.n	80050f6 <null_ptr_check+0x26>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d102      	bne.n	80050fc <null_ptr_check+0x2c>
    {
        rslt = BMI160_E_NULL_PTR;
 80050f6:	23ff      	movs	r3, #255	@ 0xff
 80050f8:	73fb      	strb	r3, [r7, #15]
 80050fa:	e001      	b.n	8005100 <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI160_OK;
 80050fc:	2300      	movs	r3, #0
 80050fe:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8005100:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005104:	4618      	mov	r0, r3
 8005106:	3714      	adds	r7, #20
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <default_param_settg>:
/*!
 * @brief This API sets the default configuration parameters of accel & gyro.
 * Also maintain the previous state of configurations.
 */
static void default_param_settg(struct bmi160_dev *dev)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
    /* Initializing accel and gyro params with
     * default values */
    dev->accel_cfg.bw = BMI160_ACCEL_BW_NORMAL_AVG4;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	71da      	strb	r2, [r3, #7]
    dev->accel_cfg.odr = BMI160_ACCEL_ODR_100HZ;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2208      	movs	r2, #8
 8005122:	715a      	strb	r2, [r3, #5]
    dev->accel_cfg.power = BMI160_ACCEL_SUSPEND_MODE;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2210      	movs	r2, #16
 8005128:	711a      	strb	r2, [r3, #4]
    dev->accel_cfg.range = BMI160_ACCEL_RANGE_2G;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2203      	movs	r2, #3
 800512e:	719a      	strb	r2, [r3, #6]
    dev->gyro_cfg.bw = BMI160_GYRO_BW_NORMAL_MODE;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	73da      	strb	r2, [r3, #15]
    dev->gyro_cfg.odr = BMI160_GYRO_ODR_100HZ;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2208      	movs	r2, #8
 800513a:	735a      	strb	r2, [r3, #13]
    dev->gyro_cfg.power = BMI160_GYRO_SUSPEND_MODE;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2214      	movs	r2, #20
 8005140:	731a      	strb	r2, [r3, #12]
    dev->gyro_cfg.range = BMI160_GYRO_RANGE_2000_DPS;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	739a      	strb	r2, [r3, #14]

    /* To maintain the previous state of accel configuration */
    dev->prev_accel_cfg = dev->accel_cfg;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	6852      	ldr	r2, [r2, #4]
 800514e:	609a      	str	r2, [r3, #8]

    /* To maintain the previous state of gyro configuration */
    dev->prev_gyro_cfg = dev->gyro_cfg;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	68d2      	ldr	r2, [r2, #12]
 8005156:	611a      	str	r2, [r3, #16]
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <set_accel_conf>:

/*!
 * @brief This API set the accel configuration.
 */
static int8_t set_accel_conf(struct bmi160_dev *dev)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data[2] = { 0 };
 800516c:	2300      	movs	r3, #0
 800516e:	81bb      	strh	r3, [r7, #12]

    rslt = check_accel_config(data, dev);
 8005170:	f107 030c 	add.w	r3, r7, #12
 8005174:	6879      	ldr	r1, [r7, #4]
 8005176:	4618      	mov	r0, r3
 8005178:	f000 f833 	bl	80051e2 <check_accel_config>
 800517c:	4603      	mov	r3, r0
 800517e:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8005180:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d126      	bne.n	80051d6 <set_accel_conf+0x72>
    {
        /* Write output data rate and bandwidth */
        rslt = bmi160_set_regs(BMI160_ACCEL_CONFIG_ADDR, &data[0], 1, dev);
 8005188:	f107 010c 	add.w	r1, r7, #12
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	2040      	movs	r0, #64	@ 0x40
 8005192:	f7ff f9fe 	bl	8004592 <bmi160_set_regs>
 8005196:	4603      	mov	r3, r0
 8005198:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 800519a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d119      	bne.n	80051d6 <set_accel_conf+0x72>
        {
            dev->prev_accel_cfg.odr = dev->accel_cfg.odr;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	795a      	ldrb	r2, [r3, #5]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	725a      	strb	r2, [r3, #9]
            dev->prev_accel_cfg.bw = dev->accel_cfg.bw;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	79da      	ldrb	r2, [r3, #7]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	72da      	strb	r2, [r3, #11]

            /* write accel range */
            rslt = bmi160_set_regs(BMI160_ACCEL_RANGE_ADDR, &data[1], 1, dev);
 80051b2:	f107 030c 	add.w	r3, r7, #12
 80051b6:	1c59      	adds	r1, r3, #1
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	2041      	movs	r0, #65	@ 0x41
 80051be:	f7ff f9e8 	bl	8004592 <bmi160_set_regs>
 80051c2:	4603      	mov	r3, r0
 80051c4:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 80051c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d103      	bne.n	80051d6 <set_accel_conf+0x72>
            {
                dev->prev_accel_cfg.range = dev->accel_cfg.range;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	799a      	ldrb	r2, [r3, #6]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	729a      	strb	r2, [r3, #10]
            }
        }
    }

    return rslt;
 80051d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3710      	adds	r7, #16
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}

080051e2 <check_accel_config>:

/*!
 * @brief This API check the accel configuration.
 */
static int8_t check_accel_config(uint8_t *data, const struct bmi160_dev *dev)
{
 80051e2:	b580      	push	{r7, lr}
 80051e4:	b084      	sub	sp, #16
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
 80051ea:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* read accel Output data rate and bandwidth */
    rslt = bmi160_get_regs(BMI160_ACCEL_CONFIG_ADDR, data, 2, dev);
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	2202      	movs	r2, #2
 80051f0:	6879      	ldr	r1, [r7, #4]
 80051f2:	2040      	movs	r0, #64	@ 0x40
 80051f4:	f7ff f99a 	bl	800452c <bmi160_get_regs>
 80051f8:	4603      	mov	r3, r0
 80051fa:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80051fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d11b      	bne.n	800523c <check_accel_config+0x5a>
    {
        rslt = process_accel_odr(&data[0], dev);
 8005204:	6839      	ldr	r1, [r7, #0]
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 f81e 	bl	8005248 <process_accel_odr>
 800520c:	4603      	mov	r3, r0
 800520e:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8005210:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d111      	bne.n	800523c <check_accel_config+0x5a>
        {
            rslt = process_accel_bw(&data[0], dev);
 8005218:	6839      	ldr	r1, [r7, #0]
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 f848 	bl	80052b0 <process_accel_bw>
 8005220:	4603      	mov	r3, r0
 8005222:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 8005224:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d107      	bne.n	800523c <check_accel_config+0x5a>
            {
                rslt = process_accel_range(&data[1], dev);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	3301      	adds	r3, #1
 8005230:	6839      	ldr	r1, [r7, #0]
 8005232:	4618      	mov	r0, r3
 8005234:	f000 f871 	bl	800531a <process_accel_range>
 8005238:	4603      	mov	r3, r0
 800523a:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800523c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005240:	4618      	mov	r0, r3
 8005242:	3710      	adds	r7, #16
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <process_accel_odr>:

/*!
 * @brief This API process the accel odr.
 */
static int8_t process_accel_odr(uint8_t *data, const struct bmi160_dev *dev)
{
 8005248:	b480      	push	{r7}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8005252:	2300      	movs	r3, #0
 8005254:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 8005256:	2300      	movs	r3, #0
 8005258:	73bb      	strb	r3, [r7, #14]
    uint8_t odr = 0;
 800525a:	2300      	movs	r3, #0
 800525c:	737b      	strb	r3, [r7, #13]

    if (dev->accel_cfg.odr <= BMI160_ACCEL_ODR_1600HZ)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	795b      	ldrb	r3, [r3, #5]
 8005262:	2b0c      	cmp	r3, #12
 8005264:	d81a      	bhi.n	800529c <process_accel_odr+0x54>
    {
        if (dev->accel_cfg.odr != dev->prev_accel_cfg.odr)
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	795a      	ldrb	r2, [r3, #5]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	7a5b      	ldrb	r3, [r3, #9]
 800526e:	429a      	cmp	r2, r3
 8005270:	d016      	beq.n	80052a0 <process_accel_odr+0x58>
        {
            odr = (uint8_t)dev->accel_cfg.odr;
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	795b      	ldrb	r3, [r3, #5]
 8005276:	737b      	strb	r3, [r7, #13]
            temp = *data & ~BMI160_ACCEL_ODR_MASK;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	781b      	ldrb	r3, [r3, #0]
 800527c:	f023 030f 	bic.w	r3, r3, #15
 8005280:	73bb      	strb	r3, [r7, #14]

            /* Adding output data rate */
            *data = temp | (odr & BMI160_ACCEL_ODR_MASK);
 8005282:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005286:	f003 030f 	and.w	r3, r3, #15
 800528a:	b25a      	sxtb	r2, r3
 800528c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005290:	4313      	orrs	r3, r2
 8005292:	b25b      	sxtb	r3, r3
 8005294:	b2da      	uxtb	r2, r3
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	701a      	strb	r2, [r3, #0]
 800529a:	e001      	b.n	80052a0 <process_accel_odr+0x58>
        }
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 800529c:	23fc      	movs	r3, #252	@ 0xfc
 800529e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80052a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3714      	adds	r7, #20
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <process_accel_bw>:

/*!
 * @brief This API process the accel bandwidth.
 */
static int8_t process_accel_bw(uint8_t *data, const struct bmi160_dev *dev)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b085      	sub	sp, #20
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 80052ba:	2300      	movs	r3, #0
 80052bc:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 80052be:	2300      	movs	r3, #0
 80052c0:	73bb      	strb	r3, [r7, #14]
    uint8_t bw = 0;
 80052c2:	2300      	movs	r3, #0
 80052c4:	737b      	strb	r3, [r7, #13]

    if (dev->accel_cfg.bw <= BMI160_ACCEL_BW_RES_AVG128)
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	79db      	ldrb	r3, [r3, #7]
 80052ca:	2b07      	cmp	r3, #7
 80052cc:	d81b      	bhi.n	8005306 <process_accel_bw+0x56>
    {
        if (dev->accel_cfg.bw != dev->prev_accel_cfg.bw)
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	79da      	ldrb	r2, [r3, #7]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	7adb      	ldrb	r3, [r3, #11]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d017      	beq.n	800530a <process_accel_bw+0x5a>
        {
            bw = (uint8_t)dev->accel_cfg.bw;
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	79db      	ldrb	r3, [r3, #7]
 80052de:	737b      	strb	r3, [r7, #13]
            temp = *data & ~BMI160_ACCEL_BW_MASK;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052e8:	73bb      	strb	r3, [r7, #14]

            /* Adding bandwidth */
            *data = temp | ((bw << 4) & BMI160_ACCEL_BW_MASK);
 80052ea:	7b7b      	ldrb	r3, [r7, #13]
 80052ec:	011b      	lsls	r3, r3, #4
 80052ee:	b25b      	sxtb	r3, r3
 80052f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80052f4:	b25a      	sxtb	r2, r3
 80052f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	b25b      	sxtb	r3, r3
 80052fe:	b2da      	uxtb	r2, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	701a      	strb	r2, [r3, #0]
 8005304:	e001      	b.n	800530a <process_accel_bw+0x5a>
        }
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 8005306:	23fc      	movs	r3, #252	@ 0xfc
 8005308:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800530a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800530e:	4618      	mov	r0, r3
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr

0800531a <process_accel_range>:

/*!
 * @brief This API process the accel range.
 */
static int8_t process_accel_range(uint8_t *data, const struct bmi160_dev *dev)
{
 800531a:	b480      	push	{r7}
 800531c:	b085      	sub	sp, #20
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
 8005322:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8005324:	2300      	movs	r3, #0
 8005326:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 8005328:	2300      	movs	r3, #0
 800532a:	73bb      	strb	r3, [r7, #14]
    uint8_t range = 0;
 800532c:	2300      	movs	r3, #0
 800532e:	737b      	strb	r3, [r7, #13]

    if (dev->accel_cfg.range <= BMI160_ACCEL_RANGE_16G)
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	799b      	ldrb	r3, [r3, #6]
 8005334:	2b0c      	cmp	r3, #12
 8005336:	d81a      	bhi.n	800536e <process_accel_range+0x54>
    {
        if (dev->accel_cfg.range != dev->prev_accel_cfg.range)
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	799a      	ldrb	r2, [r3, #6]
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	7a9b      	ldrb	r3, [r3, #10]
 8005340:	429a      	cmp	r2, r3
 8005342:	d016      	beq.n	8005372 <process_accel_range+0x58>
        {
            range = (uint8_t)dev->accel_cfg.range;
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	799b      	ldrb	r3, [r3, #6]
 8005348:	737b      	strb	r3, [r7, #13]
            temp = *data & ~BMI160_ACCEL_RANGE_MASK;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	f023 030f 	bic.w	r3, r3, #15
 8005352:	73bb      	strb	r3, [r7, #14]

            /* Adding range */
            *data = temp | (range & BMI160_ACCEL_RANGE_MASK);
 8005354:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005358:	f003 030f 	and.w	r3, r3, #15
 800535c:	b25a      	sxtb	r2, r3
 800535e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005362:	4313      	orrs	r3, r2
 8005364:	b25b      	sxtb	r3, r3
 8005366:	b2da      	uxtb	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	701a      	strb	r2, [r3, #0]
 800536c:	e001      	b.n	8005372 <process_accel_range+0x58>
        }
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 800536e:	23fc      	movs	r3, #252	@ 0xfc
 8005370:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8005372:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005376:	4618      	mov	r0, r3
 8005378:	3714      	adds	r7, #20
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <check_invalid_settg>:
/*!
 * @brief This API checks the invalid settings for ODR & Bw for
 * Accel and Gyro.
 */
static int8_t check_invalid_settg(const struct bmi160_dev *dev)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b084      	sub	sp, #16
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data = 0;
 800538a:	2300      	movs	r3, #0
 800538c:	73bb      	strb	r3, [r7, #14]

    /* read the error reg */
    rslt = bmi160_get_regs(BMI160_ERROR_REG_ADDR, &data, 1, dev);
 800538e:	f107 010e 	add.w	r1, r7, #14
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	2002      	movs	r0, #2
 8005398:	f7ff f8c8 	bl	800452c <bmi160_get_regs>
 800539c:	4603      	mov	r3, r0
 800539e:	73fb      	strb	r3, [r7, #15]
    data = data >> 1;
 80053a0:	7bbb      	ldrb	r3, [r7, #14]
 80053a2:	085b      	lsrs	r3, r3, #1
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	73bb      	strb	r3, [r7, #14]
    data = data & BMI160_ERR_REG_MASK;
 80053a8:	7bbb      	ldrb	r3, [r7, #14]
 80053aa:	f003 030f 	and.w	r3, r3, #15
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	73bb      	strb	r3, [r7, #14]
    if (data == 1)
 80053b2:	7bbb      	ldrb	r3, [r7, #14]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d102      	bne.n	80053be <check_invalid_settg+0x3c>
    {
        rslt = BMI160_E_ACCEL_ODR_BW_INVALID;
 80053b8:	23fa      	movs	r3, #250	@ 0xfa
 80053ba:	73fb      	strb	r3, [r7, #15]
 80053bc:	e010      	b.n	80053e0 <check_invalid_settg+0x5e>
    }
    else if (data == 2)
 80053be:	7bbb      	ldrb	r3, [r7, #14]
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d102      	bne.n	80053ca <check_invalid_settg+0x48>
    {
        rslt = BMI160_E_GYRO_ODR_BW_INVALID;
 80053c4:	23f9      	movs	r3, #249	@ 0xf9
 80053c6:	73fb      	strb	r3, [r7, #15]
 80053c8:	e00a      	b.n	80053e0 <check_invalid_settg+0x5e>
    }
    else if (data == 3)
 80053ca:	7bbb      	ldrb	r3, [r7, #14]
 80053cc:	2b03      	cmp	r3, #3
 80053ce:	d102      	bne.n	80053d6 <check_invalid_settg+0x54>
    {
        rslt = BMI160_E_LWP_PRE_FLTR_INT_INVALID;
 80053d0:	23f8      	movs	r3, #248	@ 0xf8
 80053d2:	73fb      	strb	r3, [r7, #15]
 80053d4:	e004      	b.n	80053e0 <check_invalid_settg+0x5e>
    }
    else if (data == 7)
 80053d6:	7bbb      	ldrb	r3, [r7, #14]
 80053d8:	2b07      	cmp	r3, #7
 80053da:	d101      	bne.n	80053e0 <check_invalid_settg+0x5e>
    {
        rslt = BMI160_E_LWP_PRE_FLTR_INVALID;
 80053dc:	23f7      	movs	r3, #247	@ 0xf7
 80053de:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80053e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3710      	adds	r7, #16
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <set_gyro_conf>:
static int8_t set_gyro_conf(struct bmi160_dev *dev)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data[2] = { 0 };
 80053f4:	2300      	movs	r3, #0
 80053f6:	81bb      	strh	r3, [r7, #12]

    rslt = check_gyro_config(data, dev);
 80053f8:	f107 030c 	add.w	r3, r7, #12
 80053fc:	6879      	ldr	r1, [r7, #4]
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 f833 	bl	800546a <check_gyro_config>
 8005404:	4603      	mov	r3, r0
 8005406:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8005408:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d126      	bne.n	800545e <set_gyro_conf+0x72>
    {
        /* Write output data rate and bandwidth */
        rslt = bmi160_set_regs(BMI160_GYRO_CONFIG_ADDR, &data[0], 1, dev);
 8005410:	f107 010c 	add.w	r1, r7, #12
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	2042      	movs	r0, #66	@ 0x42
 800541a:	f7ff f8ba 	bl	8004592 <bmi160_set_regs>
 800541e:	4603      	mov	r3, r0
 8005420:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8005422:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d119      	bne.n	800545e <set_gyro_conf+0x72>
        {
            dev->prev_gyro_cfg.odr = dev->gyro_cfg.odr;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	7b5a      	ldrb	r2, [r3, #13]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	745a      	strb	r2, [r3, #17]
            dev->prev_gyro_cfg.bw = dev->gyro_cfg.bw;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	7bda      	ldrb	r2, [r3, #15]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	74da      	strb	r2, [r3, #19]

            /* Write gyro range */
            rslt = bmi160_set_regs(BMI160_GYRO_RANGE_ADDR, &data[1], 1, dev);
 800543a:	f107 030c 	add.w	r3, r7, #12
 800543e:	1c59      	adds	r1, r3, #1
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	2043      	movs	r0, #67	@ 0x43
 8005446:	f7ff f8a4 	bl	8004592 <bmi160_set_regs>
 800544a:	4603      	mov	r3, r0
 800544c:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 800544e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d103      	bne.n	800545e <set_gyro_conf+0x72>
            {
                dev->prev_gyro_cfg.range = dev->gyro_cfg.range;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	7b9a      	ldrb	r2, [r3, #14]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	749a      	strb	r2, [r3, #18]
            }
        }
    }

    return rslt;
 800545e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3710      	adds	r7, #16
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <check_gyro_config>:

/*!
 * @brief This API check the gyro configuration.
 */
static int8_t check_gyro_config(uint8_t *data, const struct bmi160_dev *dev)
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b084      	sub	sp, #16
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
 8005472:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* read gyro Output data rate and bandwidth */
    rslt = bmi160_get_regs(BMI160_GYRO_CONFIG_ADDR, data, 2, dev);
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	2202      	movs	r2, #2
 8005478:	6879      	ldr	r1, [r7, #4]
 800547a:	2042      	movs	r0, #66	@ 0x42
 800547c:	f7ff f856 	bl	800452c <bmi160_get_regs>
 8005480:	4603      	mov	r3, r0
 8005482:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8005484:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d11b      	bne.n	80054c4 <check_gyro_config+0x5a>
    {
        rslt = process_gyro_odr(&data[0], dev);
 800548c:	6839      	ldr	r1, [r7, #0]
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 f81e 	bl	80054d0 <process_gyro_odr>
 8005494:	4603      	mov	r3, r0
 8005496:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8005498:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d111      	bne.n	80054c4 <check_gyro_config+0x5a>
        {
            rslt = process_gyro_bw(&data[0], dev);
 80054a0:	6839      	ldr	r1, [r7, #0]
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 f848 	bl	8005538 <process_gyro_bw>
 80054a8:	4603      	mov	r3, r0
 80054aa:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 80054ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d107      	bne.n	80054c4 <check_gyro_config+0x5a>
            {
                rslt = process_gyro_range(&data[1], dev);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	3301      	adds	r3, #1
 80054b8:	6839      	ldr	r1, [r7, #0]
 80054ba:	4618      	mov	r0, r3
 80054bc:	f000 f86b 	bl	8005596 <process_gyro_range>
 80054c0:	4603      	mov	r3, r0
 80054c2:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80054c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3710      	adds	r7, #16
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <process_gyro_odr>:

/*!
 * @brief This API process the gyro odr.
 */
static int8_t process_gyro_odr(uint8_t *data, const struct bmi160_dev *dev)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 80054da:	2300      	movs	r3, #0
 80054dc:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 80054de:	2300      	movs	r3, #0
 80054e0:	73bb      	strb	r3, [r7, #14]
    uint8_t odr = 0;
 80054e2:	2300      	movs	r3, #0
 80054e4:	737b      	strb	r3, [r7, #13]

    if (dev->gyro_cfg.odr <= BMI160_GYRO_ODR_3200HZ)
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	7b5b      	ldrb	r3, [r3, #13]
 80054ea:	2b0d      	cmp	r3, #13
 80054ec:	d81a      	bhi.n	8005524 <process_gyro_odr+0x54>
    {
        if (dev->gyro_cfg.odr != dev->prev_gyro_cfg.odr)
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	7b5a      	ldrb	r2, [r3, #13]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	7c5b      	ldrb	r3, [r3, #17]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d016      	beq.n	8005528 <process_gyro_odr+0x58>
        {
            odr = (uint8_t)dev->gyro_cfg.odr;
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	7b5b      	ldrb	r3, [r3, #13]
 80054fe:	737b      	strb	r3, [r7, #13]
            temp = (*data & ~BMI160_GYRO_ODR_MASK);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	f023 030f 	bic.w	r3, r3, #15
 8005508:	73bb      	strb	r3, [r7, #14]

            /* Adding output data rate */
            *data = temp | (odr & BMI160_GYRO_ODR_MASK);
 800550a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800550e:	f003 030f 	and.w	r3, r3, #15
 8005512:	b25a      	sxtb	r2, r3
 8005514:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005518:	4313      	orrs	r3, r2
 800551a:	b25b      	sxtb	r3, r3
 800551c:	b2da      	uxtb	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	701a      	strb	r2, [r3, #0]
 8005522:	e001      	b.n	8005528 <process_gyro_odr+0x58>
        }
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 8005524:	23fc      	movs	r3, #252	@ 0xfc
 8005526:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8005528:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800552c:	4618      	mov	r0, r3
 800552e:	3714      	adds	r7, #20
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <process_gyro_bw>:

/*!
 * @brief This API process the gyro bandwidth.
 */
static int8_t process_gyro_bw(uint8_t *data, const struct bmi160_dev *dev)
{
 8005538:	b480      	push	{r7}
 800553a:	b085      	sub	sp, #20
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8005542:	2300      	movs	r3, #0
 8005544:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 8005546:	2300      	movs	r3, #0
 8005548:	73bb      	strb	r3, [r7, #14]
    uint8_t bw = 0;
 800554a:	2300      	movs	r3, #0
 800554c:	737b      	strb	r3, [r7, #13]

    if (dev->gyro_cfg.bw <= BMI160_GYRO_BW_NORMAL_MODE)
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	7bdb      	ldrb	r3, [r3, #15]
 8005552:	2b02      	cmp	r3, #2
 8005554:	d815      	bhi.n	8005582 <process_gyro_bw+0x4a>
    {
        bw = (uint8_t)dev->gyro_cfg.bw;
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	7bdb      	ldrb	r3, [r3, #15]
 800555a:	737b      	strb	r3, [r7, #13]
        temp = *data & ~BMI160_GYRO_BW_MASK;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8005564:	73bb      	strb	r3, [r7, #14]

        /* Adding bandwidth */
        *data = temp | ((bw << 4) & BMI160_GYRO_BW_MASK);
 8005566:	7b7b      	ldrb	r3, [r7, #13]
 8005568:	011b      	lsls	r3, r3, #4
 800556a:	b25b      	sxtb	r3, r3
 800556c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005570:	b25a      	sxtb	r2, r3
 8005572:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005576:	4313      	orrs	r3, r2
 8005578:	b25b      	sxtb	r3, r3
 800557a:	b2da      	uxtb	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	701a      	strb	r2, [r3, #0]
 8005580:	e001      	b.n	8005586 <process_gyro_bw+0x4e>
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 8005582:	23fc      	movs	r3, #252	@ 0xfc
 8005584:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8005586:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800558a:	4618      	mov	r0, r3
 800558c:	3714      	adds	r7, #20
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr

08005596 <process_gyro_range>:

/*!
 * @brief This API process the gyro range.
 */
static int8_t process_gyro_range(uint8_t *data, const struct bmi160_dev *dev)
{
 8005596:	b480      	push	{r7}
 8005598:	b085      	sub	sp, #20
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
 800559e:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 80055a0:	2300      	movs	r3, #0
 80055a2:	73fb      	strb	r3, [r7, #15]
    uint8_t temp = 0;
 80055a4:	2300      	movs	r3, #0
 80055a6:	73bb      	strb	r3, [r7, #14]
    uint8_t range = 0;
 80055a8:	2300      	movs	r3, #0
 80055aa:	737b      	strb	r3, [r7, #13]

    if (dev->gyro_cfg.range <= BMI160_GYRO_RANGE_125_DPS)
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	7b9b      	ldrb	r3, [r3, #14]
 80055b0:	2b04      	cmp	r3, #4
 80055b2:	d81a      	bhi.n	80055ea <process_gyro_range+0x54>
    {
        if (dev->gyro_cfg.range != dev->prev_gyro_cfg.range)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	7b9a      	ldrb	r2, [r3, #14]
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	7c9b      	ldrb	r3, [r3, #18]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d016      	beq.n	80055ee <process_gyro_range+0x58>
        {
            range = (uint8_t)dev->gyro_cfg.range;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	7b9b      	ldrb	r3, [r3, #14]
 80055c4:	737b      	strb	r3, [r7, #13]
            temp = *data & ~BMI160_GYRO_RANGE_MASK;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	781b      	ldrb	r3, [r3, #0]
 80055ca:	f023 0307 	bic.w	r3, r3, #7
 80055ce:	73bb      	strb	r3, [r7, #14]

            /* Adding range */
            *data = temp | (range & BMI160_GYRO_RANGE_MASK);
 80055d0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80055d4:	f003 0307 	and.w	r3, r3, #7
 80055d8:	b25a      	sxtb	r2, r3
 80055da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80055de:	4313      	orrs	r3, r2
 80055e0:	b25b      	sxtb	r3, r3
 80055e2:	b2da      	uxtb	r2, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	701a      	strb	r2, [r3, #0]
 80055e8:	e001      	b.n	80055ee <process_gyro_range+0x58>
        }
    }
    else
    {
        rslt = BMI160_E_OUT_OF_RANGE;
 80055ea:	23fc      	movs	r3, #252	@ 0xfc
 80055ec:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80055ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3714      	adds	r7, #20
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr

080055fe <set_accel_pwr>:

/*!
 * @brief This API sets the accel power.
 */
static int8_t set_accel_pwr(struct bmi160_dev *dev)
{
 80055fe:	b580      	push	{r7, lr}
 8005600:	b084      	sub	sp, #16
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
    int8_t rslt = 0;
 8005606:	2300      	movs	r3, #0
 8005608:	73fb      	strb	r3, [r7, #15]
    uint8_t data = 0;
 800560a:	2300      	movs	r3, #0
 800560c:	73bb      	strb	r3, [r7, #14]

    if ((dev->accel_cfg.power >= BMI160_ACCEL_SUSPEND_MODE) && (dev->accel_cfg.power <= BMI160_ACCEL_LOWPOWER_MODE))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	791b      	ldrb	r3, [r3, #4]
 8005612:	2b0f      	cmp	r3, #15
 8005614:	d92b      	bls.n	800566e <set_accel_pwr+0x70>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	791b      	ldrb	r3, [r3, #4]
 800561a:	2b12      	cmp	r3, #18
 800561c:	d827      	bhi.n	800566e <set_accel_pwr+0x70>
    {
        if (dev->accel_cfg.power != dev->prev_accel_cfg.power)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	791a      	ldrb	r2, [r3, #4]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	7a1b      	ldrb	r3, [r3, #8]
 8005626:	429a      	cmp	r2, r3
 8005628:	d024      	beq.n	8005674 <set_accel_pwr+0x76>
        {
            rslt = process_under_sampling(&data, dev);
 800562a:	f107 030e 	add.w	r3, r7, #14
 800562e:	6879      	ldr	r1, [r7, #4]
 8005630:	4618      	mov	r0, r3
 8005632:	f000 f826 	bl	8005682 <process_under_sampling>
 8005636:	4603      	mov	r3, r0
 8005638:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 800563a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d118      	bne.n	8005674 <set_accel_pwr+0x76>
            {
                /* Write accel power */
                rslt = bmi160_set_regs(BMI160_COMMAND_REG_ADDR, &dev->accel_cfg.power, 1, dev);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	1d19      	adds	r1, r3, #4
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2201      	movs	r2, #1
 800564a:	207e      	movs	r0, #126	@ 0x7e
 800564c:	f7fe ffa1 	bl	8004592 <bmi160_set_regs>
 8005650:	4603      	mov	r3, r0
 8005652:	73fb      	strb	r3, [r7, #15]

                /* Add delay of 3.8 ms - refer data sheet table 24*/
                if (dev->prev_accel_cfg.power == BMI160_ACCEL_SUSPEND_MODE)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	7a1b      	ldrb	r3, [r3, #8]
 8005658:	2b10      	cmp	r3, #16
 800565a:	d103      	bne.n	8005664 <set_accel_pwr+0x66>
                {
                    dev->delay_ms(BMI160_ACCEL_DELAY_MS);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005660:	2005      	movs	r0, #5
 8005662:	4798      	blx	r3
                }

                dev->prev_accel_cfg.power = dev->accel_cfg.power;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	791a      	ldrb	r2, [r3, #4]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	721a      	strb	r2, [r3, #8]
        if (dev->accel_cfg.power != dev->prev_accel_cfg.power)
 800566c:	e002      	b.n	8005674 <set_accel_pwr+0x76>
            }
        }
    }
    else
    {
        rslt = BMI160_E_INVALID_CONFIG;
 800566e:	23f3      	movs	r3, #243	@ 0xf3
 8005670:	73fb      	strb	r3, [r7, #15]
 8005672:	e000      	b.n	8005676 <set_accel_pwr+0x78>
        if (dev->accel_cfg.power != dev->prev_accel_cfg.power)
 8005674:	bf00      	nop
    }

    return rslt;
 8005676:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800567a:	4618      	mov	r0, r3
 800567c:	3710      	adds	r7, #16
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}

08005682 <process_under_sampling>:

/*!
 * @brief This API process the undersampling setting of Accel.
 */
static int8_t process_under_sampling(uint8_t *data, const struct bmi160_dev *dev)
{
 8005682:	b580      	push	{r7, lr}
 8005684:	b084      	sub	sp, #16
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
 800568a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp = 0;
 800568c:	2300      	movs	r3, #0
 800568e:	73bb      	strb	r3, [r7, #14]
    uint8_t pre_filter[2] = { 0 };
 8005690:	2300      	movs	r3, #0
 8005692:	81bb      	strh	r3, [r7, #12]

    rslt = bmi160_get_regs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	2201      	movs	r2, #1
 8005698:	6879      	ldr	r1, [r7, #4]
 800569a:	2040      	movs	r0, #64	@ 0x40
 800569c:	f7fe ff46 	bl	800452c <bmi160_get_regs>
 80056a0:	4603      	mov	r3, r0
 80056a2:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80056a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d139      	bne.n	8005720 <process_under_sampling+0x9e>
    {
        if (dev->accel_cfg.power == BMI160_ACCEL_LOWPOWER_MODE)
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	791b      	ldrb	r3, [r3, #4]
 80056b0:	2b12      	cmp	r3, #18
 80056b2:	d120      	bne.n	80056f6 <process_under_sampling+0x74>
        {
            temp = *data & ~BMI160_ACCEL_UNDERSAMPLING_MASK;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80056bc:	73bb      	strb	r3, [r7, #14]

            /* Set under-sampling parameter */
            *data = temp | ((1 << 7) & BMI160_ACCEL_UNDERSAMPLING_MASK);
 80056be:	7bbb      	ldrb	r3, [r7, #14]
 80056c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80056c4:	b2da      	uxtb	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	701a      	strb	r2, [r3, #0]

            /* Write data */
            rslt = bmi160_set_regs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	2201      	movs	r2, #1
 80056ce:	6879      	ldr	r1, [r7, #4]
 80056d0:	2040      	movs	r0, #64	@ 0x40
 80056d2:	f7fe ff5e 	bl	8004592 <bmi160_set_regs>
 80056d6:	4603      	mov	r3, r0
 80056d8:	73fb      	strb	r3, [r7, #15]

            /* Disable the pre-filter data in low power mode */
            if (rslt == BMI160_OK)
 80056da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d11e      	bne.n	8005720 <process_under_sampling+0x9e>
            {
                /* Disable the Pre-filter data*/
                rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, pre_filter, 2, dev);
 80056e2:	f107 010c 	add.w	r1, r7, #12
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	2202      	movs	r2, #2
 80056ea:	2058      	movs	r0, #88	@ 0x58
 80056ec:	f7fe ff51 	bl	8004592 <bmi160_set_regs>
 80056f0:	4603      	mov	r3, r0
 80056f2:	73fb      	strb	r3, [r7, #15]
 80056f4:	e014      	b.n	8005720 <process_under_sampling+0x9e>
            }
        }
        else if (*data & BMI160_ACCEL_UNDERSAMPLING_MASK)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	b25b      	sxtb	r3, r3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	da0f      	bge.n	8005720 <process_under_sampling+0x9e>
        {
            temp = *data & ~BMI160_ACCEL_UNDERSAMPLING_MASK;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005708:	73bb      	strb	r3, [r7, #14]

            /* Disable under-sampling parameter if already enabled */
            *data = temp;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	7bba      	ldrb	r2, [r7, #14]
 800570e:	701a      	strb	r2, [r3, #0]

            /* Write data */
            rslt = bmi160_set_regs(BMI160_ACCEL_CONFIG_ADDR, data, 1, dev);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	2201      	movs	r2, #1
 8005714:	6879      	ldr	r1, [r7, #4]
 8005716:	2040      	movs	r0, #64	@ 0x40
 8005718:	f7fe ff3b 	bl	8004592 <bmi160_set_regs>
 800571c:	4603      	mov	r3, r0
 800571e:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8005720:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005724:	4618      	mov	r0, r3
 8005726:	3710      	adds	r7, #16
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <set_gyro_pwr>:

/*!
 * @brief This API sets the gyro power mode.
 */
static int8_t set_gyro_pwr(struct bmi160_dev *dev)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
    int8_t rslt = 0;
 8005734:	2300      	movs	r3, #0
 8005736:	73fb      	strb	r3, [r7, #15]

    if ((dev->gyro_cfg.power == BMI160_GYRO_SUSPEND_MODE) || (dev->gyro_cfg.power == BMI160_GYRO_NORMAL_MODE) ||
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	7b1b      	ldrb	r3, [r3, #12]
 800573c:	2b14      	cmp	r3, #20
 800573e:	d007      	beq.n	8005750 <set_gyro_pwr+0x24>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	7b1b      	ldrb	r3, [r3, #12]
 8005744:	2b15      	cmp	r3, #21
 8005746:	d003      	beq.n	8005750 <set_gyro_pwr+0x24>
        (dev->gyro_cfg.power == BMI160_GYRO_FASTSTARTUP_MODE))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	7b1b      	ldrb	r3, [r3, #12]
    if ((dev->gyro_cfg.power == BMI160_GYRO_SUSPEND_MODE) || (dev->gyro_cfg.power == BMI160_GYRO_NORMAL_MODE) ||
 800574c:	2b17      	cmp	r3, #23
 800574e:	d129      	bne.n	80057a4 <set_gyro_pwr+0x78>
    {
        if (dev->gyro_cfg.power != dev->prev_gyro_cfg.power)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	7b1a      	ldrb	r2, [r3, #12]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	7c1b      	ldrb	r3, [r3, #16]
 8005758:	429a      	cmp	r2, r3
 800575a:	d025      	beq.n	80057a8 <set_gyro_pwr+0x7c>
        {
            /* Write gyro power */
            rslt = bmi160_set_regs(BMI160_COMMAND_REG_ADDR, &dev->gyro_cfg.power, 1, dev);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f103 010c 	add.w	r1, r3, #12
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2201      	movs	r2, #1
 8005766:	207e      	movs	r0, #126	@ 0x7e
 8005768:	f7fe ff13 	bl	8004592 <bmi160_set_regs>
 800576c:	4603      	mov	r3, r0
 800576e:	73fb      	strb	r3, [r7, #15]
            if (dev->prev_gyro_cfg.power == BMI160_GYRO_SUSPEND_MODE)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	7c1b      	ldrb	r3, [r3, #16]
 8005774:	2b14      	cmp	r3, #20
 8005776:	d104      	bne.n	8005782 <set_gyro_pwr+0x56>
            {
                /* Delay of 80 ms - datasheet Table 24 */
                dev->delay_ms(BMI160_GYRO_DELAY_MS);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577c:	2050      	movs	r0, #80	@ 0x50
 800577e:	4798      	blx	r3
 8005780:	e00b      	b.n	800579a <set_gyro_pwr+0x6e>
            }
            else if ((dev->prev_gyro_cfg.power == BMI160_GYRO_FASTSTARTUP_MODE) &&
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	7c1b      	ldrb	r3, [r3, #16]
 8005786:	2b17      	cmp	r3, #23
 8005788:	d107      	bne.n	800579a <set_gyro_pwr+0x6e>
                     (dev->gyro_cfg.power == BMI160_GYRO_NORMAL_MODE))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	7b1b      	ldrb	r3, [r3, #12]
            else if ((dev->prev_gyro_cfg.power == BMI160_GYRO_FASTSTARTUP_MODE) &&
 800578e:	2b15      	cmp	r3, #21
 8005790:	d103      	bne.n	800579a <set_gyro_pwr+0x6e>
            {
                /* This delay is required for transition from
                 * fast-startup mode to normal mode - datasheet Table 3 */
                dev->delay_ms(10);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005796:	200a      	movs	r0, #10
 8005798:	4798      	blx	r3
            else
            {
                /* do nothing */
            }

            dev->prev_gyro_cfg.power = dev->gyro_cfg.power;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	7b1a      	ldrb	r2, [r3, #12]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	741a      	strb	r2, [r3, #16]
        if (dev->gyro_cfg.power != dev->prev_gyro_cfg.power)
 80057a2:	e001      	b.n	80057a8 <set_gyro_pwr+0x7c>
        }
    }
    else
    {
        rslt = BMI160_E_INVALID_CONFIG;
 80057a4:	23f3      	movs	r3, #243	@ 0xf3
 80057a6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80057a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <get_accel_data>:
/*!
 * @brief This API reads accel data along with sensor time if time is requested
 * by user. Kindly refer the user guide(README.md) for more info.
 */
static int8_t get_accel_data(uint8_t len, struct bmi160_sensor_data *accel, const struct bmi160_dev *dev)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b08c      	sub	sp, #48	@ 0x30
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	4603      	mov	r3, r0
 80057bc:	60b9      	str	r1, [r7, #8]
 80057be:	607a      	str	r2, [r7, #4]
 80057c0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t idx = 0;
 80057c2:	2300      	movs	r3, #0
 80057c4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint8_t data_array[9] = { 0 };
 80057c8:	2300      	movs	r3, #0
 80057ca:	617b      	str	r3, [r7, #20]
 80057cc:	f107 0318 	add.w	r3, r7, #24
 80057d0:	2200      	movs	r2, #0
 80057d2:	601a      	str	r2, [r3, #0]
 80057d4:	711a      	strb	r2, [r3, #4]
    uint8_t time_0 = 0;
 80057d6:	2300      	movs	r3, #0
 80057d8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t time_1 = 0;
 80057dc:	2300      	movs	r3, #0
 80057de:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint32_t time_2 = 0;
 80057e0:	2300      	movs	r3, #0
 80057e2:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t lsb;
    uint8_t msb;
    int16_t msblsb;

    /* read accel sensor data along with time if requested */
    rslt = bmi160_get_regs(BMI160_ACCEL_DATA_ADDR, data_array, 6 + len, dev);
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	3306      	adds	r3, #6
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	f107 0114 	add.w	r1, r7, #20
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2012      	movs	r0, #18
 80057f4:	f7fe fe9a 	bl	800452c <bmi160_get_regs>
 80057f8:	4603      	mov	r3, r0
 80057fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (rslt == BMI160_OK)
 80057fe:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005802:	2b00      	cmp	r3, #0
 8005804:	f040 8097 	bne.w	8005936 <get_accel_data+0x182>
    {
        /* Accel Data */
        lsb = data_array[idx++];
 8005808:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800580c:	1c5a      	adds	r2, r3, #1
 800580e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005812:	3330      	adds	r3, #48	@ 0x30
 8005814:	443b      	add	r3, r7
 8005816:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800581a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 800581e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005822:	1c5a      	adds	r2, r3, #1
 8005824:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005828:	3330      	adds	r3, #48	@ 0x30
 800582a:	443b      	add	r3, r7
 800582c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8005830:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8005834:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005838:	021b      	lsls	r3, r3, #8
 800583a:	b21a      	sxth	r2, r3
 800583c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005840:	b21b      	sxth	r3, r3
 8005842:	4313      	orrs	r3, r2
 8005844:	843b      	strh	r3, [r7, #32]
        accel->x = msblsb; /* Data in X axis */
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	8c3a      	ldrh	r2, [r7, #32]
 800584a:	801a      	strh	r2, [r3, #0]
        lsb = data_array[idx++];
 800584c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005850:	1c5a      	adds	r2, r3, #1
 8005852:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005856:	3330      	adds	r3, #48	@ 0x30
 8005858:	443b      	add	r3, r7
 800585a:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800585e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8005862:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005866:	1c5a      	adds	r2, r3, #1
 8005868:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800586c:	3330      	adds	r3, #48	@ 0x30
 800586e:	443b      	add	r3, r7
 8005870:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8005874:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8005878:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800587c:	021b      	lsls	r3, r3, #8
 800587e:	b21a      	sxth	r2, r3
 8005880:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005884:	b21b      	sxth	r3, r3
 8005886:	4313      	orrs	r3, r2
 8005888:	843b      	strh	r3, [r7, #32]
        accel->y = msblsb; /* Data in Y axis */
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	8c3a      	ldrh	r2, [r7, #32]
 800588e:	805a      	strh	r2, [r3, #2]
        lsb = data_array[idx++];
 8005890:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005894:	1c5a      	adds	r2, r3, #1
 8005896:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800589a:	3330      	adds	r3, #48	@ 0x30
 800589c:	443b      	add	r3, r7
 800589e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80058a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 80058a6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80058aa:	1c5a      	adds	r2, r3, #1
 80058ac:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80058b0:	3330      	adds	r3, #48	@ 0x30
 80058b2:	443b      	add	r3, r7
 80058b4:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80058b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 80058bc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80058c0:	021b      	lsls	r3, r3, #8
 80058c2:	b21a      	sxth	r2, r3
 80058c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80058c8:	b21b      	sxth	r3, r3
 80058ca:	4313      	orrs	r3, r2
 80058cc:	843b      	strh	r3, [r7, #32]
        accel->z = msblsb; /* Data in Z axis */
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	8c3a      	ldrh	r2, [r7, #32]
 80058d2:	809a      	strh	r2, [r3, #4]
        if (len == 3)
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
 80058d6:	2b03      	cmp	r3, #3
 80058d8:	d129      	bne.n	800592e <get_accel_data+0x17a>
        {
            time_0 = data_array[idx++];
 80058da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80058de:	1c5a      	adds	r2, r3, #1
 80058e0:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80058e4:	3330      	adds	r3, #48	@ 0x30
 80058e6:	443b      	add	r3, r7
 80058e8:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80058ec:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            time_1 = (uint16_t)(data_array[idx++] << 8);
 80058f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80058f4:	1c5a      	adds	r2, r3, #1
 80058f6:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80058fa:	3330      	adds	r3, #48	@ 0x30
 80058fc:	443b      	add	r3, r7
 80058fe:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8005902:	021b      	lsls	r3, r3, #8
 8005904:	857b      	strh	r3, [r7, #42]	@ 0x2a
            time_2 = (uint32_t)(data_array[idx++] << 16);
 8005906:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800590a:	1c5a      	adds	r2, r3, #1
 800590c:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005910:	3330      	adds	r3, #48	@ 0x30
 8005912:	443b      	add	r3, r7
 8005914:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8005918:	041b      	lsls	r3, r3, #16
 800591a:	627b      	str	r3, [r7, #36]	@ 0x24
            accel->sensortime = (uint32_t)(time_2 | time_1 | time_0);
 800591c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800591e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005920:	431a      	orrs	r2, r3
 8005922:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005926:	431a      	orrs	r2, r3
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	609a      	str	r2, [r3, #8]
 800592c:	e006      	b.n	800593c <get_accel_data+0x188>
        }
        else
        {
            accel->sensortime = 0;
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	2200      	movs	r2, #0
 8005932:	609a      	str	r2, [r3, #8]
 8005934:	e002      	b.n	800593c <get_accel_data+0x188>
        }
    }
    else
    {
        rslt = BMI160_E_COM_FAIL;
 8005936:	23fe      	movs	r3, #254	@ 0xfe
 8005938:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return rslt;
 800593c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8005940:	4618      	mov	r0, r3
 8005942:	3730      	adds	r7, #48	@ 0x30
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <get_gyro_data>:
/*!
 * @brief This API reads accel data along with sensor time if time is requested
 * by user. Kindly refer the user guide(README.md) for more info.
 */
static int8_t get_gyro_data(uint8_t len, struct bmi160_sensor_data *gyro, const struct bmi160_dev *dev)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b08c      	sub	sp, #48	@ 0x30
 800594c:	af00      	add	r7, sp, #0
 800594e:	4603      	mov	r3, r0
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
 8005954:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t idx = 0;
 8005956:	2300      	movs	r3, #0
 8005958:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint8_t data_array[15] = { 0 };
 800595c:	2300      	movs	r3, #0
 800595e:	613b      	str	r3, [r7, #16]
 8005960:	f107 0314 	add.w	r3, r7, #20
 8005964:	2200      	movs	r2, #0
 8005966:	601a      	str	r2, [r3, #0]
 8005968:	605a      	str	r2, [r3, #4]
 800596a:	f8c3 2007 	str.w	r2, [r3, #7]
    uint8_t time_0 = 0;
 800596e:	2300      	movs	r3, #0
 8005970:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t time_1 = 0;
 8005974:	2300      	movs	r3, #0
 8005976:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint32_t time_2 = 0;
 8005978:	2300      	movs	r3, #0
 800597a:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t lsb;
    uint8_t msb;
    int16_t msblsb;

    if (len == 0)
 800597c:	7bfb      	ldrb	r3, [r7, #15]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d17b      	bne.n	8005a7a <get_gyro_data+0x132>
    {
        /* read gyro data only */
        rslt = bmi160_get_regs(BMI160_GYRO_DATA_ADDR, data_array, 6, dev);
 8005982:	f107 0110 	add.w	r1, r7, #16
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2206      	movs	r2, #6
 800598a:	200c      	movs	r0, #12
 800598c:	f7fe fdce 	bl	800452c <bmi160_get_regs>
 8005990:	4603      	mov	r3, r0
 8005992:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (rslt == BMI160_OK)
 8005996:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800599a:	2b00      	cmp	r3, #0
 800599c:	d169      	bne.n	8005a72 <get_gyro_data+0x12a>
        {
            /* Gyro Data */
            lsb = data_array[idx++];
 800599e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80059a2:	1c5a      	adds	r2, r3, #1
 80059a4:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80059a8:	3330      	adds	r3, #48	@ 0x30
 80059aa:	443b      	add	r3, r7
 80059ac:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80059b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 80059b4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80059b8:	1c5a      	adds	r2, r3, #1
 80059ba:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80059be:	3330      	adds	r3, #48	@ 0x30
 80059c0:	443b      	add	r3, r7
 80059c2:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80059c6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 80059ca:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80059ce:	021b      	lsls	r3, r3, #8
 80059d0:	b21a      	sxth	r2, r3
 80059d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80059d6:	b21b      	sxth	r3, r3
 80059d8:	4313      	orrs	r3, r2
 80059da:	843b      	strh	r3, [r7, #32]
            gyro->x = msblsb; /* Data in X axis */
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	8c3a      	ldrh	r2, [r7, #32]
 80059e0:	801a      	strh	r2, [r3, #0]
            lsb = data_array[idx++];
 80059e2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80059e6:	1c5a      	adds	r2, r3, #1
 80059e8:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80059ec:	3330      	adds	r3, #48	@ 0x30
 80059ee:	443b      	add	r3, r7
 80059f0:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80059f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 80059f8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80059fc:	1c5a      	adds	r2, r3, #1
 80059fe:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005a02:	3330      	adds	r3, #48	@ 0x30
 8005a04:	443b      	add	r3, r7
 8005a06:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005a0a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 8005a0e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005a12:	021b      	lsls	r3, r3, #8
 8005a14:	b21a      	sxth	r2, r3
 8005a16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a1a:	b21b      	sxth	r3, r3
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	843b      	strh	r3, [r7, #32]
            gyro->y = msblsb; /* Data in Y axis */
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	8c3a      	ldrh	r2, [r7, #32]
 8005a24:	805a      	strh	r2, [r3, #2]
            lsb = data_array[idx++];
 8005a26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005a2a:	1c5a      	adds	r2, r3, #1
 8005a2c:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005a30:	3330      	adds	r3, #48	@ 0x30
 8005a32:	443b      	add	r3, r7
 8005a34:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005a38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 8005a3c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005a40:	1c5a      	adds	r2, r3, #1
 8005a42:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005a46:	3330      	adds	r3, #48	@ 0x30
 8005a48:	443b      	add	r3, r7
 8005a4a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005a4e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 8005a52:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005a56:	021b      	lsls	r3, r3, #8
 8005a58:	b21a      	sxth	r2, r3
 8005a5a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a5e:	b21b      	sxth	r3, r3
 8005a60:	4313      	orrs	r3, r2
 8005a62:	843b      	strh	r3, [r7, #32]
            gyro->z = msblsb; /* Data in Z axis */
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	8c3a      	ldrh	r2, [r7, #32]
 8005a68:	809a      	strh	r2, [r3, #4]
            gyro->sensortime = 0;
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	609a      	str	r2, [r3, #8]
 8005a70:	e0ad      	b.n	8005bce <get_gyro_data+0x286>
        }
        else
        {
            rslt = BMI160_E_COM_FAIL;
 8005a72:	23fe      	movs	r3, #254	@ 0xfe
 8005a74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005a78:	e0a9      	b.n	8005bce <get_gyro_data+0x286>
        }
    }
    else
    {
        /* read gyro sensor data along with time */
        rslt = bmi160_get_regs(BMI160_GYRO_DATA_ADDR, data_array, 12 + len, dev);
 8005a7a:	7bfb      	ldrb	r3, [r7, #15]
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	330c      	adds	r3, #12
 8005a80:	b29a      	uxth	r2, r3
 8005a82:	f107 0110 	add.w	r1, r7, #16
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	200c      	movs	r0, #12
 8005a8a:	f7fe fd4f 	bl	800452c <bmi160_get_regs>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (rslt == BMI160_OK)
 8005a94:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	f040 8095 	bne.w	8005bc8 <get_gyro_data+0x280>
        {
            /* Gyro Data */
            lsb = data_array[idx++];
 8005a9e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005aa2:	1c5a      	adds	r2, r3, #1
 8005aa4:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005aa8:	3330      	adds	r3, #48	@ 0x30
 8005aaa:	443b      	add	r3, r7
 8005aac:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005ab0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 8005ab4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005ab8:	1c5a      	adds	r2, r3, #1
 8005aba:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005abe:	3330      	adds	r3, #48	@ 0x30
 8005ac0:	443b      	add	r3, r7
 8005ac2:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005ac6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 8005aca:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005ace:	021b      	lsls	r3, r3, #8
 8005ad0:	b21a      	sxth	r2, r3
 8005ad2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ad6:	b21b      	sxth	r3, r3
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	843b      	strh	r3, [r7, #32]
            gyro->x = msblsb; /* gyro X axis data */
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	8c3a      	ldrh	r2, [r7, #32]
 8005ae0:	801a      	strh	r2, [r3, #0]
            lsb = data_array[idx++];
 8005ae2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005ae6:	1c5a      	adds	r2, r3, #1
 8005ae8:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005aec:	3330      	adds	r3, #48	@ 0x30
 8005aee:	443b      	add	r3, r7
 8005af0:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005af4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 8005af8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005afc:	1c5a      	adds	r2, r3, #1
 8005afe:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005b02:	3330      	adds	r3, #48	@ 0x30
 8005b04:	443b      	add	r3, r7
 8005b06:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005b0a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 8005b0e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005b12:	021b      	lsls	r3, r3, #8
 8005b14:	b21a      	sxth	r2, r3
 8005b16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b1a:	b21b      	sxth	r3, r3
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	843b      	strh	r3, [r7, #32]
            gyro->y = msblsb; /* gyro Y axis data */
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	8c3a      	ldrh	r2, [r7, #32]
 8005b24:	805a      	strh	r2, [r3, #2]
            lsb = data_array[idx++];
 8005b26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b2a:	1c5a      	adds	r2, r3, #1
 8005b2c:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005b30:	3330      	adds	r3, #48	@ 0x30
 8005b32:	443b      	add	r3, r7
 8005b34:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005b38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            msb = data_array[idx++];
 8005b3c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b40:	1c5a      	adds	r2, r3, #1
 8005b42:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005b46:	3330      	adds	r3, #48	@ 0x30
 8005b48:	443b      	add	r3, r7
 8005b4a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005b4e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            msblsb = (int16_t)((msb << 8) | lsb);
 8005b52:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005b56:	021b      	lsls	r3, r3, #8
 8005b58:	b21a      	sxth	r2, r3
 8005b5a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b5e:	b21b      	sxth	r3, r3
 8005b60:	4313      	orrs	r3, r2
 8005b62:	843b      	strh	r3, [r7, #32]
            gyro->z = msblsb; /* gyro Z axis data */
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	8c3a      	ldrh	r2, [r7, #32]
 8005b68:	809a      	strh	r2, [r3, #4]
            idx = idx + 6;
 8005b6a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b6e:	3306      	adds	r3, #6
 8005b70:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            time_0 = data_array[idx++];
 8005b74:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b78:	1c5a      	adds	r2, r3, #1
 8005b7a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005b7e:	3330      	adds	r3, #48	@ 0x30
 8005b80:	443b      	add	r3, r7
 8005b82:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005b86:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            time_1 = (uint16_t)(data_array[idx++] << 8);
 8005b8a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b8e:	1c5a      	adds	r2, r3, #1
 8005b90:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005b94:	3330      	adds	r3, #48	@ 0x30
 8005b96:	443b      	add	r3, r7
 8005b98:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005b9c:	021b      	lsls	r3, r3, #8
 8005b9e:	857b      	strh	r3, [r7, #42]	@ 0x2a
            time_2 = (uint32_t)(data_array[idx++] << 16);
 8005ba0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005ba4:	1c5a      	adds	r2, r3, #1
 8005ba6:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005baa:	3330      	adds	r3, #48	@ 0x30
 8005bac:	443b      	add	r3, r7
 8005bae:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005bb2:	041b      	lsls	r3, r3, #16
 8005bb4:	627b      	str	r3, [r7, #36]	@ 0x24
            gyro->sensortime = (uint32_t)(time_2 | time_1 | time_0);
 8005bb6:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005bc0:	431a      	orrs	r2, r3
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	609a      	str	r2, [r3, #8]
 8005bc6:	e002      	b.n	8005bce <get_gyro_data+0x286>
        }
        else
        {
            rslt = BMI160_E_COM_FAIL;
 8005bc8:	23fe      	movs	r3, #254	@ 0xfe
 8005bca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }
    }

    return rslt;
 8005bce:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3730      	adds	r7, #48	@ 0x30
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}

08005bda <get_accel_gyro_data>:
 */
static int8_t get_accel_gyro_data(uint8_t len,
                                  struct bmi160_sensor_data *accel,
                                  struct bmi160_sensor_data *gyro,
                                  const struct bmi160_dev *dev)
{
 8005bda:	b580      	push	{r7, lr}
 8005bdc:	b08c      	sub	sp, #48	@ 0x30
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	607a      	str	r2, [r7, #4]
 8005be4:	603b      	str	r3, [r7, #0]
 8005be6:	4603      	mov	r3, r0
 8005be8:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t idx = 0;
 8005bea:	2300      	movs	r3, #0
 8005bec:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint8_t data_array[15] = { 0 };
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	613b      	str	r3, [r7, #16]
 8005bf4:	f107 0314 	add.w	r3, r7, #20
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	601a      	str	r2, [r3, #0]
 8005bfc:	605a      	str	r2, [r3, #4]
 8005bfe:	f8c3 2007 	str.w	r2, [r3, #7]
    uint8_t time_0 = 0;
 8005c02:	2300      	movs	r3, #0
 8005c04:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t time_1 = 0;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint32_t time_2 = 0;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t msb;
    int16_t msblsb;

    /* read both accel and gyro sensor data
     * along with time if requested */
    rslt = bmi160_get_regs(BMI160_GYRO_DATA_ADDR, data_array, 12 + len, dev);
 8005c10:	7bfb      	ldrb	r3, [r7, #15]
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	330c      	adds	r3, #12
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	f107 0110 	add.w	r1, r7, #16
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	200c      	movs	r0, #12
 8005c20:	f7fe fc84 	bl	800452c <bmi160_get_regs>
 8005c24:	4603      	mov	r3, r0
 8005c26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (rslt == BMI160_OK)
 8005c2a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	f040 8108 	bne.w	8005e44 <get_accel_gyro_data+0x26a>
    {
        /* Gyro Data */
        lsb = data_array[idx++];
 8005c34:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005c38:	1c5a      	adds	r2, r3, #1
 8005c3a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005c3e:	3330      	adds	r3, #48	@ 0x30
 8005c40:	443b      	add	r3, r7
 8005c42:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005c46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8005c4a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005c4e:	1c5a      	adds	r2, r3, #1
 8005c50:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005c54:	3330      	adds	r3, #48	@ 0x30
 8005c56:	443b      	add	r3, r7
 8005c58:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005c5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8005c60:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005c64:	021b      	lsls	r3, r3, #8
 8005c66:	b21a      	sxth	r2, r3
 8005c68:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005c6c:	b21b      	sxth	r3, r3
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	843b      	strh	r3, [r7, #32]
        gyro->x = msblsb; /* gyro X axis data */
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	8c3a      	ldrh	r2, [r7, #32]
 8005c76:	801a      	strh	r2, [r3, #0]
        lsb = data_array[idx++];
 8005c78:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005c7c:	1c5a      	adds	r2, r3, #1
 8005c7e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005c82:	3330      	adds	r3, #48	@ 0x30
 8005c84:	443b      	add	r3, r7
 8005c86:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8005c8e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005c92:	1c5a      	adds	r2, r3, #1
 8005c94:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005c98:	3330      	adds	r3, #48	@ 0x30
 8005c9a:	443b      	add	r3, r7
 8005c9c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005ca0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8005ca4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005ca8:	021b      	lsls	r3, r3, #8
 8005caa:	b21a      	sxth	r2, r3
 8005cac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005cb0:	b21b      	sxth	r3, r3
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	843b      	strh	r3, [r7, #32]
        gyro->y = msblsb; /* gyro Y axis data */
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	8c3a      	ldrh	r2, [r7, #32]
 8005cba:	805a      	strh	r2, [r3, #2]
        lsb = data_array[idx++];
 8005cbc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005cc0:	1c5a      	adds	r2, r3, #1
 8005cc2:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005cc6:	3330      	adds	r3, #48	@ 0x30
 8005cc8:	443b      	add	r3, r7
 8005cca:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005cce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8005cd2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005cd6:	1c5a      	adds	r2, r3, #1
 8005cd8:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005cdc:	3330      	adds	r3, #48	@ 0x30
 8005cde:	443b      	add	r3, r7
 8005ce0:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005ce4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8005ce8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005cec:	021b      	lsls	r3, r3, #8
 8005cee:	b21a      	sxth	r2, r3
 8005cf0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005cf4:	b21b      	sxth	r3, r3
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	843b      	strh	r3, [r7, #32]
        gyro->z = msblsb; /* gyro Z axis data */
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	8c3a      	ldrh	r2, [r7, #32]
 8005cfe:	809a      	strh	r2, [r3, #4]
        /* Accel Data */
        lsb = data_array[idx++];
 8005d00:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d04:	1c5a      	adds	r2, r3, #1
 8005d06:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005d0a:	3330      	adds	r3, #48	@ 0x30
 8005d0c:	443b      	add	r3, r7
 8005d0e:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8005d16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d1a:	1c5a      	adds	r2, r3, #1
 8005d1c:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005d20:	3330      	adds	r3, #48	@ 0x30
 8005d22:	443b      	add	r3, r7
 8005d24:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005d28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8005d2c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005d30:	021b      	lsls	r3, r3, #8
 8005d32:	b21a      	sxth	r2, r3
 8005d34:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005d38:	b21b      	sxth	r3, r3
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	843b      	strh	r3, [r7, #32]
        accel->x = (int16_t)msblsb; /* accel X axis data */
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	8c3a      	ldrh	r2, [r7, #32]
 8005d42:	801a      	strh	r2, [r3, #0]
        lsb = data_array[idx++];
 8005d44:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d48:	1c5a      	adds	r2, r3, #1
 8005d4a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005d4e:	3330      	adds	r3, #48	@ 0x30
 8005d50:	443b      	add	r3, r7
 8005d52:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005d56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8005d5a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d5e:	1c5a      	adds	r2, r3, #1
 8005d60:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005d64:	3330      	adds	r3, #48	@ 0x30
 8005d66:	443b      	add	r3, r7
 8005d68:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005d6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8005d70:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005d74:	021b      	lsls	r3, r3, #8
 8005d76:	b21a      	sxth	r2, r3
 8005d78:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005d7c:	b21b      	sxth	r3, r3
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	843b      	strh	r3, [r7, #32]
        accel->y = (int16_t)msblsb; /* accel Y axis data */
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	8c3a      	ldrh	r2, [r7, #32]
 8005d86:	805a      	strh	r2, [r3, #2]
        lsb = data_array[idx++];
 8005d88:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d8c:	1c5a      	adds	r2, r3, #1
 8005d8e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005d92:	3330      	adds	r3, #48	@ 0x30
 8005d94:	443b      	add	r3, r7
 8005d96:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005d9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        msb = data_array[idx++];
 8005d9e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005da2:	1c5a      	adds	r2, r3, #1
 8005da4:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005da8:	3330      	adds	r3, #48	@ 0x30
 8005daa:	443b      	add	r3, r7
 8005dac:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005db0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        msblsb = (int16_t)((msb << 8) | lsb);
 8005db4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005db8:	021b      	lsls	r3, r3, #8
 8005dba:	b21a      	sxth	r2, r3
 8005dbc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005dc0:	b21b      	sxth	r3, r3
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	843b      	strh	r3, [r7, #32]
        accel->z = (int16_t)msblsb; /* accel Z axis data */
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	8c3a      	ldrh	r2, [r7, #32]
 8005dca:	809a      	strh	r2, [r3, #4]
        if (len == 3)
 8005dcc:	7bfb      	ldrb	r3, [r7, #15]
 8005dce:	2b03      	cmp	r3, #3
 8005dd0:	d131      	bne.n	8005e36 <get_accel_gyro_data+0x25c>
        {
            time_0 = data_array[idx++];
 8005dd2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005dd6:	1c5a      	adds	r2, r3, #1
 8005dd8:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005ddc:	3330      	adds	r3, #48	@ 0x30
 8005dde:	443b      	add	r3, r7
 8005de0:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005de4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            time_1 = (uint16_t)(data_array[idx++] << 8);
 8005de8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005dec:	1c5a      	adds	r2, r3, #1
 8005dee:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005df2:	3330      	adds	r3, #48	@ 0x30
 8005df4:	443b      	add	r3, r7
 8005df6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005dfa:	021b      	lsls	r3, r3, #8
 8005dfc:	857b      	strh	r3, [r7, #42]	@ 0x2a
            time_2 = (uint32_t)(data_array[idx++] << 16);
 8005dfe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005e02:	1c5a      	adds	r2, r3, #1
 8005e04:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005e08:	3330      	adds	r3, #48	@ 0x30
 8005e0a:	443b      	add	r3, r7
 8005e0c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8005e10:	041b      	lsls	r3, r3, #16
 8005e12:	627b      	str	r3, [r7, #36]	@ 0x24
            accel->sensortime = (uint32_t)(time_2 | time_1 | time_0);
 8005e14:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e18:	431a      	orrs	r2, r3
 8005e1a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005e1e:	431a      	orrs	r2, r3
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	609a      	str	r2, [r3, #8]
            gyro->sensortime = (uint32_t)(time_2 | time_1 | time_0);
 8005e24:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e28:	431a      	orrs	r2, r3
 8005e2a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005e2e:	431a      	orrs	r2, r3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	609a      	str	r2, [r3, #8]
 8005e34:	e009      	b.n	8005e4a <get_accel_gyro_data+0x270>
        }
        else
        {
            accel->sensortime = 0;
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	609a      	str	r2, [r3, #8]
            gyro->sensortime = 0;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	609a      	str	r2, [r3, #8]
 8005e42:	e002      	b.n	8005e4a <get_accel_gyro_data+0x270>
        }
    }
    else
    {
        rslt = BMI160_E_COM_FAIL;
 8005e44:	23fe      	movs	r3, #254	@ 0xfe
 8005e46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return rslt;
 8005e4a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3730      	adds	r7, #48	@ 0x30
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <enable_accel_any_motion_int>:
/*!
 * @brief This API enables the any-motion interrupt for accel.
 */
static int8_t enable_accel_any_motion_int(const struct bmi160_acc_any_mot_int_cfg *any_motion_int_cfg,
                                          struct bmi160_dev *dev)
{
 8005e56:	b580      	push	{r7, lr}
 8005e58:	b084      	sub	sp, #16
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	6078      	str	r0, [r7, #4]
 8005e5e:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 8005e60:	2300      	movs	r3, #0
 8005e62:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 8005e64:	2300      	movs	r3, #0
 8005e66:	73bb      	strb	r3, [r7, #14]

    /* Enable any motion x, any motion y, any motion z
     * in Int Enable 0 register */
    rslt = bmi160_get_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
 8005e68:	f107 010d 	add.w	r1, r7, #13
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	2050      	movs	r0, #80	@ 0x50
 8005e72:	f7fe fb5b 	bl	800452c <bmi160_get_regs>
 8005e76:	4603      	mov	r3, r0
 8005e78:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8005e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d151      	bne.n	8005f26 <enable_accel_any_motion_int+0xd0>
    {
        if (any_motion_int_cfg->anymotion_en == BMI160_ENABLE)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	781b      	ldrb	r3, [r3, #0]
 8005e86:	f003 0301 	and.w	r3, r3, #1
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d039      	beq.n	8005f04 <enable_accel_any_motion_int+0xae>
        {
            temp = data & ~BMI160_ANY_MOTION_X_INT_EN_MASK;
 8005e90:	7b7b      	ldrb	r3, [r7, #13]
 8005e92:	f023 0301 	bic.w	r3, r3, #1
 8005e96:	73bb      	strb	r3, [r7, #14]

            /* Adding Any_motion x axis */
            data = temp | (any_motion_int_cfg->anymotion_x & BMI160_ANY_MOTION_X_INT_EN_MASK);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	781b      	ldrb	r3, [r3, #0]
 8005e9c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	7bbb      	ldrb	r3, [r7, #14]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	737b      	strb	r3, [r7, #13]
            temp = data & ~BMI160_ANY_MOTION_Y_INT_EN_MASK;
 8005eac:	7b7b      	ldrb	r3, [r7, #13]
 8005eae:	f023 0302 	bic.w	r3, r3, #2
 8005eb2:	73bb      	strb	r3, [r7, #14]

            /* Adding Any_motion y axis */
            data = temp | ((any_motion_int_cfg->anymotion_y << 1) & BMI160_ANY_MOTION_Y_INT_EN_MASK);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	005b      	lsls	r3, r3, #1
 8005ec0:	b25b      	sxtb	r3, r3
 8005ec2:	f003 0302 	and.w	r3, r3, #2
 8005ec6:	b25a      	sxtb	r2, r3
 8005ec8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	b25b      	sxtb	r3, r3
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	737b      	strb	r3, [r7, #13]
            temp = data & ~BMI160_ANY_MOTION_Z_INT_EN_MASK;
 8005ed4:	7b7b      	ldrb	r3, [r7, #13]
 8005ed6:	f023 0304 	bic.w	r3, r3, #4
 8005eda:	73bb      	strb	r3, [r7, #14]

            /* Adding Any_motion z axis */
            data = temp | ((any_motion_int_cfg->anymotion_z << 2) & BMI160_ANY_MOTION_Z_INT_EN_MASK);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	b25b      	sxtb	r3, r3
 8005eea:	f003 0304 	and.w	r3, r3, #4
 8005eee:	b25a      	sxtb	r2, r3
 8005ef0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	b25b      	sxtb	r3, r3
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	737b      	strb	r3, [r7, #13]

            /* any-motion feature selected*/
            dev->any_sig_sel = BMI160_ANY_MOTION_ENABLED;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	2200      	movs	r2, #0
 8005f00:	70da      	strb	r2, [r3, #3]
 8005f02:	e007      	b.n	8005f14 <enable_accel_any_motion_int+0xbe>
        }
        else
        {
            data = data & ~BMI160_ANY_MOTION_ALL_INT_EN_MASK;
 8005f04:	7b7b      	ldrb	r3, [r7, #13]
 8005f06:	f023 0307 	bic.w	r3, r3, #7
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	737b      	strb	r3, [r7, #13]

            /* neither any-motion feature nor sig-motion selected */
            dev->any_sig_sel = BMI160_BOTH_ANY_SIG_MOTION_DISABLED;
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	22ff      	movs	r2, #255	@ 0xff
 8005f12:	70da      	strb	r2, [r3, #3]
        }

        /* write data to Int Enable 0 register */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
 8005f14:	f107 010d 	add.w	r1, r7, #13
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	2050      	movs	r0, #80	@ 0x50
 8005f1e:	f7fe fb38 	bl	8004592 <bmi160_set_regs>
 8005f22:	4603      	mov	r3, r0
 8005f24:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8005f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3710      	adds	r7, #16
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}

08005f32 <disable_sig_motion_int>:

/*!
 * @brief This API disable the sig-motion interrupt.
 */
static int8_t disable_sig_motion_int(const struct bmi160_dev *dev)
{
 8005f32:	b580      	push	{r7, lr}
 8005f34:	b084      	sub	sp, #16
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data = 0;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	73bb      	strb	r3, [r7, #14]

    /* Disabling Significant motion interrupt if enabled */
    rslt = bmi160_get_regs(BMI160_INT_MOTION_3_ADDR, &data, 1, dev);
 8005f42:	f107 010d 	add.w	r1, r7, #13
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	2062      	movs	r0, #98	@ 0x62
 8005f4c:	f7fe faee 	bl	800452c <bmi160_get_regs>
 8005f50:	4603      	mov	r3, r0
 8005f52:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8005f54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d115      	bne.n	8005f88 <disable_sig_motion_int+0x56>
    {
        temp = (data & BMI160_SIG_MOTION_SEL_MASK);
 8005f5c:	7b7b      	ldrb	r3, [r7, #13]
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	73bb      	strb	r3, [r7, #14]
        if (temp)
 8005f64:	7bbb      	ldrb	r3, [r7, #14]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00e      	beq.n	8005f88 <disable_sig_motion_int+0x56>
        {
            temp = data & ~BMI160_SIG_MOTION_SEL_MASK;
 8005f6a:	7b7b      	ldrb	r3, [r7, #13]
 8005f6c:	f023 0302 	bic.w	r3, r3, #2
 8005f70:	73bb      	strb	r3, [r7, #14]
            data = temp;
 8005f72:	7bbb      	ldrb	r3, [r7, #14]
 8005f74:	737b      	strb	r3, [r7, #13]

            /* Write data to register */
            rslt = bmi160_set_regs(BMI160_INT_MOTION_3_ADDR, &data, 1, dev);
 8005f76:	f107 010d 	add.w	r1, r7, #13
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	2062      	movs	r0, #98	@ 0x62
 8005f80:	f7fe fb07 	bl	8004592 <bmi160_set_regs>
 8005f84:	4603      	mov	r3, r0
 8005f86:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8005f88:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <map_feature_interrupt>:
/*!
 *  @brief This API is used to map/unmap the Any/Sig motion, Step det/Low-g,
 *  Double tap, Single tap, Orientation, Flat, High-G, Nomotion interrupt pins.
 */
static int8_t map_feature_interrupt(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data[3] = { 0, 0, 0 };
 8005f9e:	4a48      	ldr	r2, [pc, #288]	@ (80060c0 <map_feature_interrupt+0x12c>)
 8005fa0:	f107 030c 	add.w	r3, r7, #12
 8005fa4:	6812      	ldr	r2, [r2, #0]
 8005fa6:	4611      	mov	r1, r2
 8005fa8:	8019      	strh	r1, [r3, #0]
 8005faa:	3302      	adds	r3, #2
 8005fac:	0c12      	lsrs	r2, r2, #16
 8005fae:	701a      	strb	r2, [r3, #0]
    uint8_t temp[3] = { 0, 0, 0 };
 8005fb0:	4a43      	ldr	r2, [pc, #268]	@ (80060c0 <map_feature_interrupt+0x12c>)
 8005fb2:	f107 0308 	add.w	r3, r7, #8
 8005fb6:	6812      	ldr	r2, [r2, #0]
 8005fb8:	4611      	mov	r1, r2
 8005fba:	8019      	strh	r1, [r3, #0]
 8005fbc:	3302      	adds	r3, #2
 8005fbe:	0c12      	lsrs	r2, r2, #16
 8005fc0:	701a      	strb	r2, [r3, #0]

    rslt = bmi160_get_regs(BMI160_INT_MAP_0_ADDR, data, 3, dev);
 8005fc2:	f107 010c 	add.w	r1, r7, #12
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	2203      	movs	r2, #3
 8005fca:	2055      	movs	r0, #85	@ 0x55
 8005fcc:	f7fe faae 	bl	800452c <bmi160_get_regs>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8005fd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d16a      	bne.n	80060b2 <map_feature_interrupt+0x11e>
    {
        temp[0] = data[0] & ~int_mask_lookup_table[int_config->int_type];
 8005fdc:	7b3b      	ldrb	r3, [r7, #12]
 8005fde:	b25a      	sxtb	r2, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	785b      	ldrb	r3, [r3, #1]
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	4b37      	ldr	r3, [pc, #220]	@ (80060c4 <map_feature_interrupt+0x130>)
 8005fe8:	5c5b      	ldrb	r3, [r3, r1]
 8005fea:	b25b      	sxtb	r3, r3
 8005fec:	43db      	mvns	r3, r3
 8005fee:	b25b      	sxtb	r3, r3
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	b25b      	sxtb	r3, r3
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	723b      	strb	r3, [r7, #8]
        temp[2] = data[2] & ~int_mask_lookup_table[int_config->int_type];
 8005ff8:	7bbb      	ldrb	r3, [r7, #14]
 8005ffa:	b25a      	sxtb	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	785b      	ldrb	r3, [r3, #1]
 8006000:	4619      	mov	r1, r3
 8006002:	4b30      	ldr	r3, [pc, #192]	@ (80060c4 <map_feature_interrupt+0x130>)
 8006004:	5c5b      	ldrb	r3, [r3, r1]
 8006006:	b25b      	sxtb	r3, r3
 8006008:	43db      	mvns	r3, r3
 800600a:	b25b      	sxtb	r3, r3
 800600c:	4013      	ands	r3, r2
 800600e:	b25b      	sxtb	r3, r3
 8006010:	b2db      	uxtb	r3, r3
 8006012:	72bb      	strb	r3, [r7, #10]
        switch (int_config->int_channel)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	781b      	ldrb	r3, [r3, #0]
 8006018:	2b03      	cmp	r3, #3
 800601a:	d83b      	bhi.n	8006094 <map_feature_interrupt+0x100>
 800601c:	a201      	add	r2, pc, #4	@ (adr r2, 8006024 <map_feature_interrupt+0x90>)
 800601e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006022:	bf00      	nop
 8006024:	08006035 	.word	0x08006035
 8006028:	0800603f 	.word	0x0800603f
 800602c:	08006057 	.word	0x08006057
 8006030:	0800606f 	.word	0x0800606f
        {
            case BMI160_INT_CHANNEL_NONE:
                data[0] = temp[0];
 8006034:	7a3b      	ldrb	r3, [r7, #8]
 8006036:	733b      	strb	r3, [r7, #12]
                data[2] = temp[2];
 8006038:	7abb      	ldrb	r3, [r7, #10]
 800603a:	73bb      	strb	r3, [r7, #14]
                break;
 800603c:	e02c      	b.n	8006098 <map_feature_interrupt+0x104>
            case BMI160_INT_CHANNEL_1:
                data[0] = temp[0] | int_mask_lookup_table[int_config->int_type];
 800603e:	7a3a      	ldrb	r2, [r7, #8]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	785b      	ldrb	r3, [r3, #1]
 8006044:	4619      	mov	r1, r3
 8006046:	4b1f      	ldr	r3, [pc, #124]	@ (80060c4 <map_feature_interrupt+0x130>)
 8006048:	5c5b      	ldrb	r3, [r3, r1]
 800604a:	4313      	orrs	r3, r2
 800604c:	b2db      	uxtb	r3, r3
 800604e:	733b      	strb	r3, [r7, #12]
                data[2] = temp[2];
 8006050:	7abb      	ldrb	r3, [r7, #10]
 8006052:	73bb      	strb	r3, [r7, #14]
                break;
 8006054:	e020      	b.n	8006098 <map_feature_interrupt+0x104>
            case BMI160_INT_CHANNEL_2:
                data[2] = temp[2] | int_mask_lookup_table[int_config->int_type];
 8006056:	7aba      	ldrb	r2, [r7, #10]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	785b      	ldrb	r3, [r3, #1]
 800605c:	4619      	mov	r1, r3
 800605e:	4b19      	ldr	r3, [pc, #100]	@ (80060c4 <map_feature_interrupt+0x130>)
 8006060:	5c5b      	ldrb	r3, [r3, r1]
 8006062:	4313      	orrs	r3, r2
 8006064:	b2db      	uxtb	r3, r3
 8006066:	73bb      	strb	r3, [r7, #14]
                data[0] = temp[0];
 8006068:	7a3b      	ldrb	r3, [r7, #8]
 800606a:	733b      	strb	r3, [r7, #12]
                break;
 800606c:	e014      	b.n	8006098 <map_feature_interrupt+0x104>
            case BMI160_INT_CHANNEL_BOTH:
                data[0] = temp[0] | int_mask_lookup_table[int_config->int_type];
 800606e:	7a3a      	ldrb	r2, [r7, #8]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	785b      	ldrb	r3, [r3, #1]
 8006074:	4619      	mov	r1, r3
 8006076:	4b13      	ldr	r3, [pc, #76]	@ (80060c4 <map_feature_interrupt+0x130>)
 8006078:	5c5b      	ldrb	r3, [r3, r1]
 800607a:	4313      	orrs	r3, r2
 800607c:	b2db      	uxtb	r3, r3
 800607e:	733b      	strb	r3, [r7, #12]
                data[2] = temp[2] | int_mask_lookup_table[int_config->int_type];
 8006080:	7aba      	ldrb	r2, [r7, #10]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	785b      	ldrb	r3, [r3, #1]
 8006086:	4619      	mov	r1, r3
 8006088:	4b0e      	ldr	r3, [pc, #56]	@ (80060c4 <map_feature_interrupt+0x130>)
 800608a:	5c5b      	ldrb	r3, [r3, r1]
 800608c:	4313      	orrs	r3, r2
 800608e:	b2db      	uxtb	r3, r3
 8006090:	73bb      	strb	r3, [r7, #14]
                break;
 8006092:	e001      	b.n	8006098 <map_feature_interrupt+0x104>
            default:
                rslt = BMI160_E_OUT_OF_RANGE;
 8006094:	23fc      	movs	r3, #252	@ 0xfc
 8006096:	73fb      	strb	r3, [r7, #15]
        }
        if (rslt == BMI160_OK)
 8006098:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d108      	bne.n	80060b2 <map_feature_interrupt+0x11e>
        {
            rslt = bmi160_set_regs(BMI160_INT_MAP_0_ADDR, data, 3, dev);
 80060a0:	f107 010c 	add.w	r1, r7, #12
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	2203      	movs	r2, #3
 80060a8:	2055      	movs	r0, #85	@ 0x55
 80060aa:	f7fe fa72 	bl	8004592 <bmi160_set_regs>
 80060ae:	4603      	mov	r3, r0
 80060b0:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80060b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3710      	adds	r7, #16
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop
 80060c0:	0801a928 	.word	0x0801a928
 80060c4:	0801cb04 	.word	0x0801cb04

080060c8 <map_hardware_interrupt>:
/*!
 *  @brief This API is used to map/unmap the Dataready(Accel & Gyro), FIFO full
 *  and FIFO watermark interrupt.
 */
static int8_t map_hardware_interrupt(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 80060d2:	2300      	movs	r3, #0
 80060d4:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 80060d6:	2300      	movs	r3, #0
 80060d8:	73bb      	strb	r3, [r7, #14]

    rslt = bmi160_get_regs(BMI160_INT_MAP_1_ADDR, &data, 1, dev);
 80060da:	f107 010d 	add.w	r1, r7, #13
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	2201      	movs	r2, #1
 80060e2:	2056      	movs	r0, #86	@ 0x56
 80060e4:	f7fe fa22 	bl	800452c <bmi160_get_regs>
 80060e8:	4603      	mov	r3, r0
 80060ea:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80060ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d168      	bne.n	80061c6 <map_hardware_interrupt+0xfe>
    {
        temp = data & ~int_mask_lookup_table[int_config->int_type];
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	785b      	ldrb	r3, [r3, #1]
 80060f8:	461a      	mov	r2, r3
 80060fa:	4b36      	ldr	r3, [pc, #216]	@ (80061d4 <map_hardware_interrupt+0x10c>)
 80060fc:	5c9b      	ldrb	r3, [r3, r2]
 80060fe:	b25b      	sxtb	r3, r3
 8006100:	43db      	mvns	r3, r3
 8006102:	b25a      	sxtb	r2, r3
 8006104:	7b7b      	ldrb	r3, [r7, #13]
 8006106:	b25b      	sxtb	r3, r3
 8006108:	4013      	ands	r3, r2
 800610a:	b25b      	sxtb	r3, r3
 800610c:	73bb      	strb	r3, [r7, #14]
        temp = temp & ~((uint8_t)(int_mask_lookup_table[int_config->int_type] << 4));
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	785b      	ldrb	r3, [r3, #1]
 8006112:	461a      	mov	r2, r3
 8006114:	4b2f      	ldr	r3, [pc, #188]	@ (80061d4 <map_hardware_interrupt+0x10c>)
 8006116:	5c9b      	ldrb	r3, [r3, r2]
 8006118:	011b      	lsls	r3, r3, #4
 800611a:	b2db      	uxtb	r3, r3
 800611c:	43db      	mvns	r3, r3
 800611e:	b2db      	uxtb	r3, r3
 8006120:	b25a      	sxtb	r2, r3
 8006122:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006126:	4013      	ands	r3, r2
 8006128:	b25b      	sxtb	r3, r3
 800612a:	73bb      	strb	r3, [r7, #14]
        switch (int_config->int_channel)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	2b03      	cmp	r3, #3
 8006132:	d839      	bhi.n	80061a8 <map_hardware_interrupt+0xe0>
 8006134:	a201      	add	r2, pc, #4	@ (adr r2, 800613c <map_hardware_interrupt+0x74>)
 8006136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800613a:	bf00      	nop
 800613c:	0800614d 	.word	0x0800614d
 8006140:	08006153 	.word	0x08006153
 8006144:	0800616b 	.word	0x0800616b
 8006148:	0800617f 	.word	0x0800617f
        {
            case BMI160_INT_CHANNEL_NONE:
                data = temp;
 800614c:	7bbb      	ldrb	r3, [r7, #14]
 800614e:	737b      	strb	r3, [r7, #13]
                break;
 8006150:	e02c      	b.n	80061ac <map_hardware_interrupt+0xe4>
            case BMI160_INT_CHANNEL_1:
                data = temp | (uint8_t)((int_mask_lookup_table[int_config->int_type]) << 4);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	785b      	ldrb	r3, [r3, #1]
 8006156:	461a      	mov	r2, r3
 8006158:	4b1e      	ldr	r3, [pc, #120]	@ (80061d4 <map_hardware_interrupt+0x10c>)
 800615a:	5c9b      	ldrb	r3, [r3, r2]
 800615c:	011b      	lsls	r3, r3, #4
 800615e:	b2da      	uxtb	r2, r3
 8006160:	7bbb      	ldrb	r3, [r7, #14]
 8006162:	4313      	orrs	r3, r2
 8006164:	b2db      	uxtb	r3, r3
 8006166:	737b      	strb	r3, [r7, #13]
                break;
 8006168:	e020      	b.n	80061ac <map_hardware_interrupt+0xe4>
            case BMI160_INT_CHANNEL_2:
                data = temp | int_mask_lookup_table[int_config->int_type];
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	785b      	ldrb	r3, [r3, #1]
 800616e:	461a      	mov	r2, r3
 8006170:	4b18      	ldr	r3, [pc, #96]	@ (80061d4 <map_hardware_interrupt+0x10c>)
 8006172:	5c9a      	ldrb	r2, [r3, r2]
 8006174:	7bbb      	ldrb	r3, [r7, #14]
 8006176:	4313      	orrs	r3, r2
 8006178:	b2db      	uxtb	r3, r3
 800617a:	737b      	strb	r3, [r7, #13]
                break;
 800617c:	e016      	b.n	80061ac <map_hardware_interrupt+0xe4>
            case BMI160_INT_CHANNEL_BOTH:
                data = temp | int_mask_lookup_table[int_config->int_type];
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	785b      	ldrb	r3, [r3, #1]
 8006182:	461a      	mov	r2, r3
 8006184:	4b13      	ldr	r3, [pc, #76]	@ (80061d4 <map_hardware_interrupt+0x10c>)
 8006186:	5c9a      	ldrb	r2, [r3, r2]
 8006188:	7bbb      	ldrb	r3, [r7, #14]
 800618a:	4313      	orrs	r3, r2
 800618c:	b2db      	uxtb	r3, r3
 800618e:	737b      	strb	r3, [r7, #13]
                data = data | (uint8_t)((int_mask_lookup_table[int_config->int_type]) << 4);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	785b      	ldrb	r3, [r3, #1]
 8006194:	461a      	mov	r2, r3
 8006196:	4b0f      	ldr	r3, [pc, #60]	@ (80061d4 <map_hardware_interrupt+0x10c>)
 8006198:	5c9b      	ldrb	r3, [r3, r2]
 800619a:	011b      	lsls	r3, r3, #4
 800619c:	b2da      	uxtb	r2, r3
 800619e:	7b7b      	ldrb	r3, [r7, #13]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	b2db      	uxtb	r3, r3
 80061a4:	737b      	strb	r3, [r7, #13]
                break;
 80061a6:	e001      	b.n	80061ac <map_hardware_interrupt+0xe4>
            default:
                rslt = BMI160_E_OUT_OF_RANGE;
 80061a8:	23fc      	movs	r3, #252	@ 0xfc
 80061aa:	73fb      	strb	r3, [r7, #15]
        }
        if (rslt == BMI160_OK)
 80061ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d108      	bne.n	80061c6 <map_hardware_interrupt+0xfe>
        {
            rslt = bmi160_set_regs(BMI160_INT_MAP_1_ADDR, &data, 1, dev);
 80061b4:	f107 010d 	add.w	r1, r7, #13
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	2201      	movs	r2, #1
 80061bc:	2056      	movs	r0, #86	@ 0x56
 80061be:	f7fe f9e8 	bl	8004592 <bmi160_set_regs>
 80061c2:	4603      	mov	r3, r0
 80061c4:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80061c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3710      	adds	r7, #16
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	0801cb04 	.word	0x0801cb04

080061d8 <config_any_motion_src>:
 * @brief This API configure the source of data(filter & pre-filter)
 * for any-motion interrupt.
 */
static int8_t config_any_motion_src(const struct bmi160_acc_any_mot_int_cfg *any_motion_int_cfg,
                                    const struct bmi160_dev *dev)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 80061e2:	2300      	movs	r3, #0
 80061e4:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 80061e6:	2300      	movs	r3, #0
 80061e8:	73bb      	strb	r3, [r7, #14]

    /* Configure Int data 1 register to add source of interrupt */
    rslt = bmi160_get_regs(BMI160_INT_DATA_1_ADDR, &data, 1, dev);
 80061ea:	f107 010d 	add.w	r1, r7, #13
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2201      	movs	r2, #1
 80061f2:	2059      	movs	r0, #89	@ 0x59
 80061f4:	f7fe f99a 	bl	800452c <bmi160_get_regs>
 80061f8:	4603      	mov	r3, r0
 80061fa:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80061fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d119      	bne.n	8006238 <config_any_motion_src+0x60>
    {
        temp = data & ~BMI160_MOTION_SRC_INT_MASK;
 8006204:	7b7b      	ldrb	r3, [r7, #13]
 8006206:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800620a:	73bb      	strb	r3, [r7, #14]
        data = temp | ((any_motion_int_cfg->anymotion_data_src << 7) & BMI160_MOTION_SRC_INT_MASK);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006214:	b2db      	uxtb	r3, r3
 8006216:	01db      	lsls	r3, r3, #7
 8006218:	b25a      	sxtb	r2, r3
 800621a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800621e:	4313      	orrs	r3, r2
 8006220:	b25b      	sxtb	r3, r3
 8006222:	b2db      	uxtb	r3, r3
 8006224:	737b      	strb	r3, [r7, #13]

        /* Write data to DATA 1 address */
        rslt = bmi160_set_regs(BMI160_INT_DATA_1_ADDR, &data, 1, dev);
 8006226:	f107 010d 	add.w	r1, r7, #13
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2201      	movs	r2, #1
 800622e:	2059      	movs	r0, #89	@ 0x59
 8006230:	f7fe f9af 	bl	8004592 <bmi160_set_regs>
 8006234:	4603      	mov	r3, r0
 8006236:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006238:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <config_any_dur_threshold>:
 * @brief This API configure the duration and threshold of
 * any-motion interrupt.
 */
static int8_t config_any_dur_threshold(const struct bmi160_acc_any_mot_int_cfg *any_motion_int_cfg,
                                       const struct bmi160_dev *dev)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b084      	sub	sp, #16
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 800624e:	2300      	movs	r3, #0
 8006250:	733b      	strb	r3, [r7, #12]
    uint8_t temp = 0;
 8006252:	2300      	movs	r3, #0
 8006254:	73bb      	strb	r3, [r7, #14]
    uint8_t data_array[2] = { 0 };
 8006256:	2300      	movs	r3, #0
 8006258:	813b      	strh	r3, [r7, #8]
    uint8_t dur;

    /* Configure Int Motion 0 register */
    rslt = bmi160_get_regs(BMI160_INT_MOTION_0_ADDR, &data, 1, dev);
 800625a:	f107 010c 	add.w	r1, r7, #12
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2201      	movs	r2, #1
 8006262:	205f      	movs	r0, #95	@ 0x5f
 8006264:	f7fe f962 	bl	800452c <bmi160_get_regs>
 8006268:	4603      	mov	r3, r0
 800626a:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 800626c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d122      	bne.n	80062ba <config_any_dur_threshold+0x76>
    {
        /* slope duration */
        dur = (uint8_t)any_motion_int_cfg->anymotion_dur;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	781b      	ldrb	r3, [r3, #0]
 8006278:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800627c:	b2db      	uxtb	r3, r3
 800627e:	737b      	strb	r3, [r7, #13]
        temp = data & ~BMI160_SLOPE_INT_DUR_MASK;
 8006280:	7b3b      	ldrb	r3, [r7, #12]
 8006282:	f023 0303 	bic.w	r3, r3, #3
 8006286:	73bb      	strb	r3, [r7, #14]
        data = temp | (dur & BMI160_MOTION_SRC_INT_MASK);
 8006288:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800628c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006290:	b25a      	sxtb	r2, r3
 8006292:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006296:	4313      	orrs	r3, r2
 8006298:	b25b      	sxtb	r3, r3
 800629a:	b2db      	uxtb	r3, r3
 800629c:	733b      	strb	r3, [r7, #12]
        data_array[0] = data;
 800629e:	7b3b      	ldrb	r3, [r7, #12]
 80062a0:	723b      	strb	r3, [r7, #8]

        /* add slope threshold */
        data_array[1] = any_motion_int_cfg->anymotion_thr;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	785b      	ldrb	r3, [r3, #1]
 80062a6:	727b      	strb	r3, [r7, #9]
        /* INT MOTION 0 and INT MOTION 1 address lie consecutively,
         * hence writing data to respective registers at one go */

        /* Writing to Int_motion 0 and
         * Int_motion 1 Address simultaneously */
        rslt = bmi160_set_regs(BMI160_INT_MOTION_0_ADDR, data_array, 2, dev);
 80062a8:	f107 0108 	add.w	r1, r7, #8
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	2202      	movs	r2, #2
 80062b0:	205f      	movs	r0, #95	@ 0x5f
 80062b2:	f7fe f96e 	bl	8004592 <bmi160_set_regs>
 80062b6:	4603      	mov	r3, r0
 80062b8:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80062ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}

080062c6 <config_any_motion_int_settg>:
 * @brief This API configure necessary setting of any-motion interrupt.
 */
static int8_t config_any_motion_int_settg(const struct bmi160_int_settg *int_config,
                                          const struct bmi160_acc_any_mot_int_cfg *any_motion_int_cfg,
                                          const struct bmi160_dev *dev)
{
 80062c6:	b580      	push	{r7, lr}
 80062c8:	b086      	sub	sp, #24
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	60f8      	str	r0, [r7, #12]
 80062ce:	60b9      	str	r1, [r7, #8]
 80062d0:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Configure Interrupt pins */
    rslt = set_intr_pin_config(int_config, dev);
 80062d2:	6879      	ldr	r1, [r7, #4]
 80062d4:	68f8      	ldr	r0, [r7, #12]
 80062d6:	f7fe fee0 	bl	800509a <set_intr_pin_config>
 80062da:	4603      	mov	r3, r0
 80062dc:	75fb      	strb	r3, [r7, #23]
    if (rslt == BMI160_OK)
 80062de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d122      	bne.n	800632c <config_any_motion_int_settg+0x66>
    {
        rslt = disable_sig_motion_int(dev);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f7ff fe23 	bl	8005f32 <disable_sig_motion_int>
 80062ec:	4603      	mov	r3, r0
 80062ee:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI160_OK)
 80062f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d119      	bne.n	800632c <config_any_motion_int_settg+0x66>
        {
            rslt = map_feature_interrupt(int_config, dev);
 80062f8:	6879      	ldr	r1, [r7, #4]
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	f7ff fe4a 	bl	8005f94 <map_feature_interrupt>
 8006300:	4603      	mov	r3, r0
 8006302:	75fb      	strb	r3, [r7, #23]
            if (rslt == BMI160_OK)
 8006304:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d10f      	bne.n	800632c <config_any_motion_int_settg+0x66>
            {
                rslt = config_any_motion_src(any_motion_int_cfg, dev);
 800630c:	6879      	ldr	r1, [r7, #4]
 800630e:	68b8      	ldr	r0, [r7, #8]
 8006310:	f7ff ff62 	bl	80061d8 <config_any_motion_src>
 8006314:	4603      	mov	r3, r0
 8006316:	75fb      	strb	r3, [r7, #23]
                if (rslt == BMI160_OK)
 8006318:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d105      	bne.n	800632c <config_any_motion_int_settg+0x66>
                {
                    rslt = config_any_dur_threshold(any_motion_int_cfg, dev);
 8006320:	6879      	ldr	r1, [r7, #4]
 8006322:	68b8      	ldr	r0, [r7, #8]
 8006324:	f7ff ff8e 	bl	8006244 <config_any_dur_threshold>
 8006328:	4603      	mov	r3, r0
 800632a:	75fb      	strb	r3, [r7, #23]
                }
            }
        }
    }

    return rslt;
 800632c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006330:	4618      	mov	r0, r3
 8006332:	3718      	adds	r7, #24
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <enable_data_ready_int>:

/*!
 * @brief This API enable the data ready interrupt.
 */
static int8_t enable_data_ready_int(const struct bmi160_dev *dev)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t data = 0;
 8006340:	2300      	movs	r3, #0
 8006342:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 8006344:	2300      	movs	r3, #0
 8006346:	73bb      	strb	r3, [r7, #14]

    /* Enable data ready interrupt in Int Enable 1 register */
    rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
 8006348:	f107 010d 	add.w	r1, r7, #13
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	2051      	movs	r0, #81	@ 0x51
 8006352:	f7fe f8eb 	bl	800452c <bmi160_get_regs>
 8006356:	4603      	mov	r3, r0
 8006358:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 800635a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d111      	bne.n	8006386 <enable_data_ready_int+0x4e>
    {
        temp = data & ~BMI160_DATA_RDY_INT_EN_MASK;
 8006362:	7b7b      	ldrb	r3, [r7, #13]
 8006364:	f023 0310 	bic.w	r3, r3, #16
 8006368:	73bb      	strb	r3, [r7, #14]
        data = temp | ((1 << 4) & BMI160_DATA_RDY_INT_EN_MASK);
 800636a:	7bbb      	ldrb	r3, [r7, #14]
 800636c:	f043 0310 	orr.w	r3, r3, #16
 8006370:	b2db      	uxtb	r3, r3
 8006372:	737b      	strb	r3, [r7, #13]

        /* Writing data to INT ENABLE 1 Address */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
 8006374:	f107 010d 	add.w	r1, r7, #13
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	2051      	movs	r0, #81	@ 0x51
 800637e:	f7fe f908 	bl	8004592 <bmi160_set_regs>
 8006382:	4603      	mov	r3, r0
 8006384:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006386:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800638a:	4618      	mov	r0, r3
 800638c:	3710      	adds	r7, #16
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}

08006392 <enable_no_motion_int>:
/*!
 * @brief This API enables the no motion/slow motion interrupt.
 */
static int8_t enable_no_motion_int(const struct bmi160_acc_no_motion_int_cfg *no_mot_int_cfg,
                                   const struct bmi160_dev *dev)
{
 8006392:	b580      	push	{r7, lr}
 8006394:	b084      	sub	sp, #16
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
 800639a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 800639c:	2300      	movs	r3, #0
 800639e:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 80063a0:	2300      	movs	r3, #0
 80063a2:	73bb      	strb	r3, [r7, #14]

    /* Enable no motion x, no motion y, no motion z
     * in Int Enable 2 register */
    rslt = bmi160_get_regs(BMI160_INT_ENABLE_2_ADDR, &data, 1, dev);
 80063a4:	f107 010d 	add.w	r1, r7, #13
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	2201      	movs	r2, #1
 80063ac:	2052      	movs	r0, #82	@ 0x52
 80063ae:	f7fe f8bd 	bl	800452c <bmi160_get_regs>
 80063b2:	4603      	mov	r3, r0
 80063b4:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80063b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d138      	bne.n	8006430 <enable_no_motion_int+0x9e>
    {
        if (no_mot_int_cfg->no_motion_x == 1)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	b2db      	uxtb	r3, r3
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d008      	beq.n	80063de <enable_no_motion_int+0x4c>
        {
            temp = data & ~BMI160_NO_MOTION_X_INT_EN_MASK;
 80063cc:	7b7b      	ldrb	r3, [r7, #13]
 80063ce:	f023 0301 	bic.w	r3, r3, #1
 80063d2:	73bb      	strb	r3, [r7, #14]

            /* Adding No_motion x axis */
            data = temp | (1 & BMI160_NO_MOTION_X_INT_EN_MASK);
 80063d4:	7bbb      	ldrb	r3, [r7, #14]
 80063d6:	f043 0301 	orr.w	r3, r3, #1
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	737b      	strb	r3, [r7, #13]
        }

        if (no_mot_int_cfg->no_motion_y == 1)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	781b      	ldrb	r3, [r3, #0]
 80063e2:	f003 0302 	and.w	r3, r3, #2
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d008      	beq.n	80063fe <enable_no_motion_int+0x6c>
        {
            temp = data & ~BMI160_NO_MOTION_Y_INT_EN_MASK;
 80063ec:	7b7b      	ldrb	r3, [r7, #13]
 80063ee:	f023 0302 	bic.w	r3, r3, #2
 80063f2:	73bb      	strb	r3, [r7, #14]

            /* Adding No_motion x axis */
            data = temp | ((1 << 1) & BMI160_NO_MOTION_Y_INT_EN_MASK);
 80063f4:	7bbb      	ldrb	r3, [r7, #14]
 80063f6:	f043 0302 	orr.w	r3, r3, #2
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	737b      	strb	r3, [r7, #13]
        }

        if (no_mot_int_cfg->no_motion_z == 1)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	f003 0304 	and.w	r3, r3, #4
 8006406:	b2db      	uxtb	r3, r3
 8006408:	2b00      	cmp	r3, #0
 800640a:	d008      	beq.n	800641e <enable_no_motion_int+0x8c>
        {
            temp = data & ~BMI160_NO_MOTION_Z_INT_EN_MASK;
 800640c:	7b7b      	ldrb	r3, [r7, #13]
 800640e:	f023 0304 	bic.w	r3, r3, #4
 8006412:	73bb      	strb	r3, [r7, #14]

            /* Adding No_motion x axis */
            data = temp | ((1 << 2) & BMI160_NO_MOTION_Z_INT_EN_MASK);
 8006414:	7bbb      	ldrb	r3, [r7, #14]
 8006416:	f043 0304 	orr.w	r3, r3, #4
 800641a:	b2db      	uxtb	r3, r3
 800641c:	737b      	strb	r3, [r7, #13]
        }

        /* write data to Int Enable 2 register */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_2_ADDR, &data, 1, dev);
 800641e:	f107 010d 	add.w	r1, r7, #13
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	2201      	movs	r2, #1
 8006426:	2052      	movs	r0, #82	@ 0x52
 8006428:	f7fe f8b3 	bl	8004592 <bmi160_set_regs>
 800642c:	4603      	mov	r3, r0
 800642e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006430:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006434:	4618      	mov	r0, r3
 8006436:	3710      	adds	r7, #16
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}

0800643c <config_no_motion_int_settg>:
 * no motion/slow motion interrupt.
 */
static int8_t config_no_motion_int_settg(const struct bmi160_int_settg *int_config,
                                         const struct bmi160_acc_no_motion_int_cfg *no_mot_int_cfg,
                                         const struct bmi160_dev *dev)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b086      	sub	sp, #24
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Configure Interrupt pins */
    rslt = set_intr_pin_config(int_config, dev);
 8006448:	6879      	ldr	r1, [r7, #4]
 800644a:	68f8      	ldr	r0, [r7, #12]
 800644c:	f7fe fe25 	bl	800509a <set_intr_pin_config>
 8006450:	4603      	mov	r3, r0
 8006452:	75fb      	strb	r3, [r7, #23]
    if (rslt == BMI160_OK)
 8006454:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d119      	bne.n	8006490 <config_no_motion_int_settg+0x54>
    {
        rslt = map_feature_interrupt(int_config, dev);
 800645c:	6879      	ldr	r1, [r7, #4]
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f7ff fd98 	bl	8005f94 <map_feature_interrupt>
 8006464:	4603      	mov	r3, r0
 8006466:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI160_OK)
 8006468:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d10f      	bne.n	8006490 <config_no_motion_int_settg+0x54>
        {
            rslt = config_no_motion_data_src(no_mot_int_cfg, dev);
 8006470:	6879      	ldr	r1, [r7, #4]
 8006472:	68b8      	ldr	r0, [r7, #8]
 8006474:	f000 f812 	bl	800649c <config_no_motion_data_src>
 8006478:	4603      	mov	r3, r0
 800647a:	75fb      	strb	r3, [r7, #23]
            if (rslt == BMI160_OK)
 800647c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d105      	bne.n	8006490 <config_no_motion_int_settg+0x54>
            {
                rslt = config_no_motion_dur_thr(no_mot_int_cfg, dev);
 8006484:	6879      	ldr	r1, [r7, #4]
 8006486:	68b8      	ldr	r0, [r7, #8]
 8006488:	f000 f83e 	bl	8006508 <config_no_motion_dur_thr>
 800648c:	4603      	mov	r3, r0
 800648e:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return rslt;
 8006490:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006494:	4618      	mov	r0, r3
 8006496:	3718      	adds	r7, #24
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <config_no_motion_data_src>:
/*!
 * @brief This API configure the source of interrupt for no motion.
 */
static int8_t config_no_motion_data_src(const struct bmi160_acc_no_motion_int_cfg *no_mot_int_cfg,
                                        const struct bmi160_dev *dev)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 80064a6:	2300      	movs	r3, #0
 80064a8:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 80064aa:	2300      	movs	r3, #0
 80064ac:	73bb      	strb	r3, [r7, #14]

    /* Configure Int data 1 register to add source of interrupt */
    rslt = bmi160_get_regs(BMI160_INT_DATA_1_ADDR, &data, 1, dev);
 80064ae:	f107 010d 	add.w	r1, r7, #13
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	2201      	movs	r2, #1
 80064b6:	2059      	movs	r0, #89	@ 0x59
 80064b8:	f7fe f838 	bl	800452c <bmi160_get_regs>
 80064bc:	4603      	mov	r3, r0
 80064be:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80064c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d119      	bne.n	80064fc <config_no_motion_data_src+0x60>
    {
        temp = data & ~BMI160_MOTION_SRC_INT_MASK;
 80064c8:	7b7b      	ldrb	r3, [r7, #13]
 80064ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064ce:	73bb      	strb	r3, [r7, #14]
        data = temp | ((no_mot_int_cfg->no_motion_src << 7) & BMI160_MOTION_SRC_INT_MASK);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	785b      	ldrb	r3, [r3, #1]
 80064d4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	01db      	lsls	r3, r3, #7
 80064dc:	b25a      	sxtb	r2, r3
 80064de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	b25b      	sxtb	r3, r3
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	737b      	strb	r3, [r7, #13]

        /* Write data to DATA 1 address */
        rslt = bmi160_set_regs(BMI160_INT_DATA_1_ADDR, &data, 1, dev);
 80064ea:	f107 010d 	add.w	r1, r7, #13
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	2201      	movs	r2, #1
 80064f2:	2059      	movs	r0, #89	@ 0x59
 80064f4:	f7fe f84d 	bl	8004592 <bmi160_set_regs>
 80064f8:	4603      	mov	r3, r0
 80064fa:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80064fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006500:	4618      	mov	r0, r3
 8006502:	3710      	adds	r7, #16
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <config_no_motion_dur_thr>:
 * @brief This API configure the duration and threshold of
 * no motion/slow motion interrupt along with selection of no/slow motion.
 */
static int8_t config_no_motion_dur_thr(const struct bmi160_acc_no_motion_int_cfg *no_mot_int_cfg,
                                       const struct bmi160_dev *dev)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 8006512:	2300      	movs	r3, #0
 8006514:	72fb      	strb	r3, [r7, #11]
    uint8_t temp = 0;
 8006516:	2300      	movs	r3, #0
 8006518:	73bb      	strb	r3, [r7, #14]
    uint8_t temp_1 = 0;
 800651a:	2300      	movs	r3, #0
 800651c:	737b      	strb	r3, [r7, #13]
    uint8_t reg_addr;
    uint8_t data_array[2] = { 0 };
 800651e:	2300      	movs	r3, #0
 8006520:	813b      	strh	r3, [r7, #8]

    /* Configuring INT_MOTION register */
    reg_addr = BMI160_INT_MOTION_0_ADDR;
 8006522:	235f      	movs	r3, #95	@ 0x5f
 8006524:	733b      	strb	r3, [r7, #12]
    rslt = bmi160_get_regs(reg_addr, &data, 1, dev);
 8006526:	f107 010b 	add.w	r1, r7, #11
 800652a:	7b38      	ldrb	r0, [r7, #12]
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	2201      	movs	r2, #1
 8006530:	f7fd fffc 	bl	800452c <bmi160_get_regs>
 8006534:	4603      	mov	r3, r0
 8006536:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d14b      	bne.n	80065d8 <config_no_motion_dur_thr+0xd0>
    {
        temp = data & ~BMI160_NO_MOTION_INT_DUR_MASK;
 8006540:	7afb      	ldrb	r3, [r7, #11]
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	73bb      	strb	r3, [r7, #14]

        /* Adding no_motion duration */
        data = temp | ((no_mot_int_cfg->no_motion_dur << 2) & BMI160_NO_MOTION_INT_DUR_MASK);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	881b      	ldrh	r3, [r3, #0]
 800654c:	f3c3 03c5 	ubfx	r3, r3, #3, #6
 8006550:	b2db      	uxtb	r3, r3
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	b25a      	sxtb	r2, r3
 8006556:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800655a:	4313      	orrs	r3, r2
 800655c:	b25b      	sxtb	r3, r3
 800655e:	b2db      	uxtb	r3, r3
 8006560:	72fb      	strb	r3, [r7, #11]

        /* Write data to NO_MOTION 0 address */
        rslt = bmi160_set_regs(reg_addr, &data, 1, dev);
 8006562:	f107 010b 	add.w	r1, r7, #11
 8006566:	7b38      	ldrb	r0, [r7, #12]
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	2201      	movs	r2, #1
 800656c:	f7fe f811 	bl	8004592 <bmi160_set_regs>
 8006570:	4603      	mov	r3, r0
 8006572:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8006574:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d12d      	bne.n	80065d8 <config_no_motion_dur_thr+0xd0>
        {
            reg_addr = BMI160_INT_MOTION_3_ADDR;
 800657c:	2362      	movs	r3, #98	@ 0x62
 800657e:	733b      	strb	r3, [r7, #12]
            rslt = bmi160_get_regs(reg_addr, &data, 1, dev);
 8006580:	f107 010b 	add.w	r1, r7, #11
 8006584:	7b38      	ldrb	r0, [r7, #12]
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	2201      	movs	r2, #1
 800658a:	f7fd ffcf 	bl	800452c <bmi160_get_regs>
 800658e:	4603      	mov	r3, r0
 8006590:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 8006592:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d11e      	bne.n	80065d8 <config_no_motion_dur_thr+0xd0>
            {
                temp = data & ~BMI160_NO_MOTION_SEL_BIT_MASK;
 800659a:	7afb      	ldrb	r3, [r7, #11]
 800659c:	f023 0301 	bic.w	r3, r3, #1
 80065a0:	73bb      	strb	r3, [r7, #14]

                /* Adding no_motion_sel bit */
                temp_1 = (no_mot_int_cfg->no_motion_sel & BMI160_NO_MOTION_SEL_BIT_MASK);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	785b      	ldrb	r3, [r3, #1]
 80065a6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	737b      	strb	r3, [r7, #13]
                data = (temp | temp_1);
 80065ae:	7bba      	ldrb	r2, [r7, #14]
 80065b0:	7b7b      	ldrb	r3, [r7, #13]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	72fb      	strb	r3, [r7, #11]
                data_array[1] = data;
 80065b8:	7afb      	ldrb	r3, [r7, #11]
 80065ba:	727b      	strb	r3, [r7, #9]

                /* Adding no motion threshold */
                data_array[0] = no_mot_int_cfg->no_motion_thres;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	789b      	ldrb	r3, [r3, #2]
 80065c0:	723b      	strb	r3, [r7, #8]
                reg_addr = BMI160_INT_MOTION_2_ADDR;
 80065c2:	2361      	movs	r3, #97	@ 0x61
 80065c4:	733b      	strb	r3, [r7, #12]

                /* writing data to INT_MOTION 2 and INT_MOTION 3
                 * address simultaneously */
                rslt = bmi160_set_regs(reg_addr, data_array, 2, dev);
 80065c6:	f107 0108 	add.w	r1, r7, #8
 80065ca:	7b38      	ldrb	r0, [r7, #12]
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	2202      	movs	r2, #2
 80065d0:	f7fd ffdf 	bl	8004592 <bmi160_set_regs>
 80065d4:	4603      	mov	r3, r0
 80065d6:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80065d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <enable_sig_motion_int>:

/*!
 * @brief This API enables the sig-motion motion interrupt.
 */
static int8_t enable_sig_motion_int(const struct bmi160_acc_sig_mot_int_cfg *sig_mot_int_cfg, struct bmi160_dev *dev)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 80065ee:	2300      	movs	r3, #0
 80065f0:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 80065f2:	2300      	movs	r3, #0
 80065f4:	73bb      	strb	r3, [r7, #14]

    /* For significant motion,enable any motion x,any motion y,
     * any motion z in Int Enable 0 register */
    rslt = bmi160_get_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
 80065f6:	f107 010d 	add.w	r1, r7, #13
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	2201      	movs	r2, #1
 80065fe:	2050      	movs	r0, #80	@ 0x50
 8006600:	f7fd ff94 	bl	800452c <bmi160_get_regs>
 8006604:	4603      	mov	r3, r0
 8006606:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006608:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d124      	bne.n	800665a <enable_sig_motion_int+0x76>
    {
        if (sig_mot_int_cfg->sig_en == BMI160_ENABLE)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	f003 0320 	and.w	r3, r3, #32
 8006618:	b2db      	uxtb	r3, r3
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00c      	beq.n	8006638 <enable_sig_motion_int+0x54>
        {
            temp = data & ~BMI160_SIG_MOTION_INT_EN_MASK;
 800661e:	7b7b      	ldrb	r3, [r7, #13]
 8006620:	f023 0307 	bic.w	r3, r3, #7
 8006624:	73bb      	strb	r3, [r7, #14]
            data = temp | (7 & BMI160_SIG_MOTION_INT_EN_MASK);
 8006626:	7bbb      	ldrb	r3, [r7, #14]
 8006628:	f043 0307 	orr.w	r3, r3, #7
 800662c:	b2db      	uxtb	r3, r3
 800662e:	737b      	strb	r3, [r7, #13]

            /* sig-motion feature selected*/
            dev->any_sig_sel = BMI160_SIG_MOTION_ENABLED;
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	2201      	movs	r2, #1
 8006634:	70da      	strb	r2, [r3, #3]
 8006636:	e007      	b.n	8006648 <enable_sig_motion_int+0x64>
        }
        else
        {
            data = data & ~BMI160_SIG_MOTION_INT_EN_MASK;
 8006638:	7b7b      	ldrb	r3, [r7, #13]
 800663a:	f023 0307 	bic.w	r3, r3, #7
 800663e:	b2db      	uxtb	r3, r3
 8006640:	737b      	strb	r3, [r7, #13]

            /* neither any-motion feature nor sig-motion selected */
            dev->any_sig_sel = BMI160_BOTH_ANY_SIG_MOTION_DISABLED;
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	22ff      	movs	r2, #255	@ 0xff
 8006646:	70da      	strb	r2, [r3, #3]
        }

        /* write data to Int Enable 0 register */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
 8006648:	f107 010d 	add.w	r1, r7, #13
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	2201      	movs	r2, #1
 8006650:	2050      	movs	r0, #80	@ 0x50
 8006652:	f7fd ff9e 	bl	8004592 <bmi160_set_regs>
 8006656:	4603      	mov	r3, r0
 8006658:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800665a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800665e:	4618      	mov	r0, r3
 8006660:	3710      	adds	r7, #16
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <config_sig_motion_int_settg>:
 * significant motion interrupt.
 */
static int8_t config_sig_motion_int_settg(const struct bmi160_int_settg *int_config,
                                          const struct bmi160_acc_sig_mot_int_cfg *sig_mot_int_cfg,
                                          const struct bmi160_dev *dev)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b086      	sub	sp, #24
 800666a:	af00      	add	r7, sp, #0
 800666c:	60f8      	str	r0, [r7, #12]
 800666e:	60b9      	str	r1, [r7, #8]
 8006670:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Configure Interrupt pins */
    rslt = set_intr_pin_config(int_config, dev);
 8006672:	6879      	ldr	r1, [r7, #4]
 8006674:	68f8      	ldr	r0, [r7, #12]
 8006676:	f7fe fd10 	bl	800509a <set_intr_pin_config>
 800667a:	4603      	mov	r3, r0
 800667c:	75fb      	strb	r3, [r7, #23]
    if (rslt == BMI160_OK)
 800667e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d119      	bne.n	80066ba <config_sig_motion_int_settg+0x54>
    {
        rslt = map_feature_interrupt(int_config, dev);
 8006686:	6879      	ldr	r1, [r7, #4]
 8006688:	68f8      	ldr	r0, [r7, #12]
 800668a:	f7ff fc83 	bl	8005f94 <map_feature_interrupt>
 800668e:	4603      	mov	r3, r0
 8006690:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI160_OK)
 8006692:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d10f      	bne.n	80066ba <config_sig_motion_int_settg+0x54>
        {
            rslt = config_sig_motion_data_src(sig_mot_int_cfg, dev);
 800669a:	6879      	ldr	r1, [r7, #4]
 800669c:	68b8      	ldr	r0, [r7, #8]
 800669e:	f000 f812 	bl	80066c6 <config_sig_motion_data_src>
 80066a2:	4603      	mov	r3, r0
 80066a4:	75fb      	strb	r3, [r7, #23]
            if (rslt == BMI160_OK)
 80066a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d105      	bne.n	80066ba <config_sig_motion_int_settg+0x54>
            {
                rslt = config_sig_dur_threshold(sig_mot_int_cfg, dev);
 80066ae:	6879      	ldr	r1, [r7, #4]
 80066b0:	68b8      	ldr	r0, [r7, #8]
 80066b2:	f000 f83e 	bl	8006732 <config_sig_dur_threshold>
 80066b6:	4603      	mov	r3, r0
 80066b8:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return rslt;
 80066ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3718      	adds	r7, #24
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}

080066c6 <config_sig_motion_data_src>:
 * @brief This API configure the source of data(filter & pre-filter)
 * for sig motion interrupt.
 */
static int8_t config_sig_motion_data_src(const struct bmi160_acc_sig_mot_int_cfg *sig_mot_int_cfg,
                                         const struct bmi160_dev *dev)
{
 80066c6:	b580      	push	{r7, lr}
 80066c8:	b084      	sub	sp, #16
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
 80066ce:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 80066d0:	2300      	movs	r3, #0
 80066d2:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 80066d4:	2300      	movs	r3, #0
 80066d6:	73bb      	strb	r3, [r7, #14]

    /* Configure Int data 1 register to add source of interrupt */
    rslt = bmi160_get_regs(BMI160_INT_DATA_1_ADDR, &data, 1, dev);
 80066d8:	f107 010d 	add.w	r1, r7, #13
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	2201      	movs	r2, #1
 80066e0:	2059      	movs	r0, #89	@ 0x59
 80066e2:	f7fd ff23 	bl	800452c <bmi160_get_regs>
 80066e6:	4603      	mov	r3, r0
 80066e8:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80066ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d119      	bne.n	8006726 <config_sig_motion_data_src+0x60>
    {
        temp = data & ~BMI160_MOTION_SRC_INT_MASK;
 80066f2:	7b7b      	ldrb	r3, [r7, #13]
 80066f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066f8:	73bb      	strb	r3, [r7, #14]
        data = temp | ((sig_mot_int_cfg->sig_data_src << 7) & BMI160_MOTION_SRC_INT_MASK);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	781b      	ldrb	r3, [r3, #0]
 80066fe:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006702:	b2db      	uxtb	r3, r3
 8006704:	01db      	lsls	r3, r3, #7
 8006706:	b25a      	sxtb	r2, r3
 8006708:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800670c:	4313      	orrs	r3, r2
 800670e:	b25b      	sxtb	r3, r3
 8006710:	b2db      	uxtb	r3, r3
 8006712:	737b      	strb	r3, [r7, #13]

        /* Write data to DATA 1 address */
        rslt = bmi160_set_regs(BMI160_INT_DATA_1_ADDR, &data, 1, dev);
 8006714:	f107 010d 	add.w	r1, r7, #13
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	2201      	movs	r2, #1
 800671c:	2059      	movs	r0, #89	@ 0x59
 800671e:	f7fd ff38 	bl	8004592 <bmi160_set_regs>
 8006722:	4603      	mov	r3, r0
 8006724:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006726:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800672a:	4618      	mov	r0, r3
 800672c:	3710      	adds	r7, #16
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}

08006732 <config_sig_dur_threshold>:
 * @brief This API configure the threshold, skip and proof time of
 * sig motion interrupt.
 */
static int8_t config_sig_dur_threshold(const struct bmi160_acc_sig_mot_int_cfg *sig_mot_int_cfg,
                                       const struct bmi160_dev *dev)
{
 8006732:	b580      	push	{r7, lr}
 8006734:	b084      	sub	sp, #16
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
 800673a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data;
    uint8_t temp = 0;
 800673c:	2300      	movs	r3, #0
 800673e:	73bb      	strb	r3, [r7, #14]

    /* Configuring INT_MOTION registers */

    /* Write significant motion threshold.
     * This threshold is same as any motion threshold */
    data = sig_mot_int_cfg->sig_mot_thres;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	785b      	ldrb	r3, [r3, #1]
 8006744:	737b      	strb	r3, [r7, #13]

    /* Write data to INT_MOTION 1 address */
    rslt = bmi160_set_regs(BMI160_INT_MOTION_1_ADDR, &data, 1, dev);
 8006746:	f107 010d 	add.w	r1, r7, #13
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	2201      	movs	r2, #1
 800674e:	2060      	movs	r0, #96	@ 0x60
 8006750:	f7fd ff1f 	bl	8004592 <bmi160_set_regs>
 8006754:	4603      	mov	r3, r0
 8006756:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d151      	bne.n	8006804 <config_sig_dur_threshold+0xd2>
    {
        rslt = bmi160_get_regs(BMI160_INT_MOTION_3_ADDR, &data, 1, dev);
 8006760:	f107 010d 	add.w	r1, r7, #13
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	2201      	movs	r2, #1
 8006768:	2062      	movs	r0, #98	@ 0x62
 800676a:	f7fd fedf 	bl	800452c <bmi160_get_regs>
 800676e:	4603      	mov	r3, r0
 8006770:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8006772:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d144      	bne.n	8006804 <config_sig_dur_threshold+0xd2>
        {
            temp = data & ~BMI160_SIG_MOTION_SKIP_MASK;
 800677a:	7b7b      	ldrb	r3, [r7, #13]
 800677c:	f023 030c 	bic.w	r3, r3, #12
 8006780:	73bb      	strb	r3, [r7, #14]

            /* adding skip time of sig_motion interrupt*/
            data = temp | ((sig_mot_int_cfg->sig_mot_skip << 2) & BMI160_SIG_MOTION_SKIP_MASK);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800678a:	b2db      	uxtb	r3, r3
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	b25b      	sxtb	r3, r3
 8006790:	f003 030c 	and.w	r3, r3, #12
 8006794:	b25a      	sxtb	r2, r3
 8006796:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800679a:	4313      	orrs	r3, r2
 800679c:	b25b      	sxtb	r3, r3
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	737b      	strb	r3, [r7, #13]
            temp = data & ~BMI160_SIG_MOTION_PROOF_MASK;
 80067a2:	7b7b      	ldrb	r3, [r7, #13]
 80067a4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80067a8:	73bb      	strb	r3, [r7, #14]

            /* adding proof time of sig_motion interrupt */
            data = temp | ((sig_mot_int_cfg->sig_mot_proof << 4) & BMI160_SIG_MOTION_PROOF_MASK);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	011b      	lsls	r3, r3, #4
 80067b6:	b25b      	sxtb	r3, r3
 80067b8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80067bc:	b25a      	sxtb	r2, r3
 80067be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	b25b      	sxtb	r3, r3
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	737b      	strb	r3, [r7, #13]

            /* configure the int_sig_mot_sel bit to select
             * significant motion interrupt */
            temp = data & ~BMI160_SIG_MOTION_SEL_MASK;
 80067ca:	7b7b      	ldrb	r3, [r7, #13]
 80067cc:	f023 0302 	bic.w	r3, r3, #2
 80067d0:	73bb      	strb	r3, [r7, #14]
            data = temp | ((sig_mot_int_cfg->sig_en << 1) & BMI160_SIG_MOTION_SEL_MASK);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	005b      	lsls	r3, r3, #1
 80067de:	b25b      	sxtb	r3, r3
 80067e0:	f003 0302 	and.w	r3, r3, #2
 80067e4:	b25a      	sxtb	r2, r3
 80067e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	b25b      	sxtb	r3, r3
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	737b      	strb	r3, [r7, #13]
            rslt = bmi160_set_regs(BMI160_INT_MOTION_3_ADDR, &data, 1, dev);
 80067f2:	f107 010d 	add.w	r1, r7, #13
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	2201      	movs	r2, #1
 80067fa:	2062      	movs	r0, #98	@ 0x62
 80067fc:	f7fd fec9 	bl	8004592 <bmi160_set_regs>
 8006800:	4603      	mov	r3, r0
 8006802:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8006804:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006808:	4618      	mov	r0, r3
 800680a:	3710      	adds	r7, #16
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <enable_step_detect_int>:
/*!
 * @brief This API enables the step detector interrupt.
 */
static int8_t enable_step_detect_int(const struct bmi160_acc_step_detect_int_cfg *step_detect_int_cfg,
                                     const struct bmi160_dev *dev)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 800681a:	2300      	movs	r3, #0
 800681c:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 800681e:	2300      	movs	r3, #0
 8006820:	73bb      	strb	r3, [r7, #14]

    /* Enable data ready interrupt in Int Enable 2 register */
    rslt = bmi160_get_regs(BMI160_INT_ENABLE_2_ADDR, &data, 1, dev);
 8006822:	f107 010d 	add.w	r1, r7, #13
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	2201      	movs	r2, #1
 800682a:	2052      	movs	r0, #82	@ 0x52
 800682c:	f7fd fe7e 	bl	800452c <bmi160_get_regs>
 8006830:	4603      	mov	r3, r0
 8006832:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006834:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d11c      	bne.n	8006876 <enable_step_detect_int+0x66>
    {
        temp = data & ~BMI160_STEP_DETECT_INT_EN_MASK;
 800683c:	7b7b      	ldrb	r3, [r7, #13]
 800683e:	f023 0308 	bic.w	r3, r3, #8
 8006842:	73bb      	strb	r3, [r7, #14]
        data = temp | ((step_detect_int_cfg->step_detector_en << 3) & BMI160_STEP_DETECT_INT_EN_MASK);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800684c:	b2db      	uxtb	r3, r3
 800684e:	00db      	lsls	r3, r3, #3
 8006850:	b25b      	sxtb	r3, r3
 8006852:	f003 0308 	and.w	r3, r3, #8
 8006856:	b25a      	sxtb	r2, r3
 8006858:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800685c:	4313      	orrs	r3, r2
 800685e:	b25b      	sxtb	r3, r3
 8006860:	b2db      	uxtb	r3, r3
 8006862:	737b      	strb	r3, [r7, #13]

        /* Writing data to INT ENABLE 2 Address */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_2_ADDR, &data, 1, dev);
 8006864:	f107 010d 	add.w	r1, r7, #13
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	2201      	movs	r2, #1
 800686c:	2052      	movs	r0, #82	@ 0x52
 800686e:	f7fd fe90 	bl	8004592 <bmi160_set_regs>
 8006872:	4603      	mov	r3, r0
 8006874:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006876:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800687a:	4618      	mov	r0, r3
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <config_step_detect>:
/*!
 * @brief This API configure the step detector parameter.
 */
static int8_t config_step_detect(const struct bmi160_acc_step_detect_int_cfg *step_detect_int_cfg,
                                 const struct bmi160_dev *dev)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b084      	sub	sp, #16
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
 800688a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp = 0;
 800688c:	2300      	movs	r3, #0
 800688e:	73fb      	strb	r3, [r7, #15]
    uint8_t data_array[2] = { 0 };
 8006890:	2300      	movs	r3, #0
 8006892:	81bb      	strh	r3, [r7, #12]

    if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_NORMAL)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800689c:	b2db      	uxtb	r3, r3
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d104      	bne.n	80068ac <config_step_detect+0x2a>
    {
        /* Normal mode setting */
        data_array[0] = 0x15;
 80068a2:	2315      	movs	r3, #21
 80068a4:	733b      	strb	r3, [r7, #12]
        data_array[1] = 0x03;
 80068a6:	2303      	movs	r3, #3
 80068a8:	737b      	strb	r3, [r7, #13]
 80068aa:	e05b      	b.n	8006964 <config_step_detect+0xe2>
    }
    else if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_SENSITIVE)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b40      	cmp	r3, #64	@ 0x40
 80068b8:	d104      	bne.n	80068c4 <config_step_detect+0x42>
    {
        /* Sensitive mode setting */
        data_array[0] = 0x2D;
 80068ba:	232d      	movs	r3, #45	@ 0x2d
 80068bc:	733b      	strb	r3, [r7, #12]
        data_array[1] = 0x00;
 80068be:	2300      	movs	r3, #0
 80068c0:	737b      	strb	r3, [r7, #13]
 80068c2:	e04f      	b.n	8006964 <config_step_detect+0xe2>
    }
    else if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_ROBUST)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	2b80      	cmp	r3, #128	@ 0x80
 80068d0:	d104      	bne.n	80068dc <config_step_detect+0x5a>
    {
        /* Robust mode setting */
        data_array[0] = 0x1D;
 80068d2:	231d      	movs	r3, #29
 80068d4:	733b      	strb	r3, [r7, #12]
        data_array[1] = 0x07;
 80068d6:	2307      	movs	r3, #7
 80068d8:	737b      	strb	r3, [r7, #13]
 80068da:	e043      	b.n	8006964 <config_step_detect+0xe2>
    }
    else if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_USER_DEFINE)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80068e8:	d13c      	bne.n	8006964 <config_step_detect+0xe2>
    {
        /* Non recommended User defined setting */
        /* Configuring STEP_CONFIG register */
        rslt = bmi160_get_regs(BMI160_INT_STEP_CONFIG_0_ADDR, &data_array[0], 2, dev);
 80068ea:	f107 010c 	add.w	r1, r7, #12
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	2202      	movs	r2, #2
 80068f2:	207a      	movs	r0, #122	@ 0x7a
 80068f4:	f7fd fe1a 	bl	800452c <bmi160_get_regs>
 80068f8:	4603      	mov	r3, r0
 80068fa:	73bb      	strb	r3, [r7, #14]
        if (rslt == BMI160_OK)
 80068fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d12f      	bne.n	8006964 <config_step_detect+0xe2>
        {
            temp = data_array[0] & ~BMI160_STEP_DETECT_MIN_THRES_MASK;
 8006904:	7b3b      	ldrb	r3, [r7, #12]
 8006906:	f023 0318 	bic.w	r3, r3, #24
 800690a:	73fb      	strb	r3, [r7, #15]

            /* Adding min_threshold */
            data_array[0] = temp | ((step_detect_int_cfg->min_threshold << 3) & BMI160_STEP_DETECT_MIN_THRES_MASK);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8006914:	b2db      	uxtb	r3, r3
 8006916:	00db      	lsls	r3, r3, #3
 8006918:	b25b      	sxtb	r3, r3
 800691a:	f003 0318 	and.w	r3, r3, #24
 800691e:	b25a      	sxtb	r2, r3
 8006920:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006924:	4313      	orrs	r3, r2
 8006926:	b25b      	sxtb	r3, r3
 8006928:	b2db      	uxtb	r3, r3
 800692a:	733b      	strb	r3, [r7, #12]
            temp = data_array[0] & ~BMI160_STEP_DETECT_STEPTIME_MIN_MASK;
 800692c:	7b3b      	ldrb	r3, [r7, #12]
 800692e:	f023 0307 	bic.w	r3, r3, #7
 8006932:	73fb      	strb	r3, [r7, #15]

            /* Adding steptime_min */
            data_array[0] = temp | ((step_detect_int_cfg->steptime_min) & BMI160_STEP_DETECT_STEPTIME_MIN_MASK);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	781b      	ldrb	r3, [r3, #0]
 8006938:	f3c3 03c2 	ubfx	r3, r3, #3, #3
 800693c:	b2db      	uxtb	r3, r3
 800693e:	461a      	mov	r2, r3
 8006940:	7bfb      	ldrb	r3, [r7, #15]
 8006942:	4313      	orrs	r3, r2
 8006944:	b2db      	uxtb	r3, r3
 8006946:	733b      	strb	r3, [r7, #12]
            temp = data_array[1] & ~BMI160_STEP_MIN_BUF_MASK;
 8006948:	7b7b      	ldrb	r3, [r7, #13]
 800694a:	f023 0307 	bic.w	r3, r3, #7
 800694e:	73fb      	strb	r3, [r7, #15]

            /* Adding steptime_min */
            data_array[1] = temp | ((step_detect_int_cfg->step_min_buf) & BMI160_STEP_MIN_BUF_MASK);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	785b      	ldrb	r3, [r3, #1]
 8006954:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8006958:	b2db      	uxtb	r3, r3
 800695a:	461a      	mov	r2, r3
 800695c:	7bfb      	ldrb	r3, [r7, #15]
 800695e:	4313      	orrs	r3, r2
 8006960:	b2db      	uxtb	r3, r3
 8006962:	737b      	strb	r3, [r7, #13]
        }
    }

    /* Write data to STEP_CONFIG register */
    rslt = bmi160_set_regs(BMI160_INT_STEP_CONFIG_0_ADDR, data_array, 2, dev);
 8006964:	f107 010c 	add.w	r1, r7, #12
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	2202      	movs	r2, #2
 800696c:	207a      	movs	r0, #122	@ 0x7a
 800696e:	f7fd fe10 	bl	8004592 <bmi160_set_regs>
 8006972:	4603      	mov	r3, r0
 8006974:	73bb      	strb	r3, [r7, #14]

    return rslt;
 8006976:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 800697a:	4618      	mov	r0, r3
 800697c:	3710      	adds	r7, #16
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}

08006982 <enable_tap_int>:
 * @brief This API enables the single/double tap interrupt.
 */
static int8_t enable_tap_int(const struct bmi160_int_settg *int_config,
                             const struct bmi160_acc_tap_int_cfg *tap_int_cfg,
                             const struct bmi160_dev *dev)
{
 8006982:	b580      	push	{r7, lr}
 8006984:	b086      	sub	sp, #24
 8006986:	af00      	add	r7, sp, #0
 8006988:	60f8      	str	r0, [r7, #12]
 800698a:	60b9      	str	r1, [r7, #8]
 800698c:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t data = 0;
 800698e:	2300      	movs	r3, #0
 8006990:	757b      	strb	r3, [r7, #21]
    uint8_t temp = 0;
 8006992:	2300      	movs	r3, #0
 8006994:	75bb      	strb	r3, [r7, #22]

    /* Enable single tap or double tap interrupt in Int Enable 0 register */
    rslt = bmi160_get_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
 8006996:	f107 0115 	add.w	r1, r7, #21
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2201      	movs	r2, #1
 800699e:	2050      	movs	r0, #80	@ 0x50
 80069a0:	f7fd fdc4 	bl	800452c <bmi160_get_regs>
 80069a4:	4603      	mov	r3, r0
 80069a6:	75fb      	strb	r3, [r7, #23]
    if (rslt == BMI160_OK)
 80069a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d135      	bne.n	8006a1c <enable_tap_int+0x9a>
    {
        if (int_config->int_type == BMI160_ACC_SINGLE_TAP_INT)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	785b      	ldrb	r3, [r3, #1]
 80069b4:	2b04      	cmp	r3, #4
 80069b6:	d114      	bne.n	80069e2 <enable_tap_int+0x60>
        {
            temp = data & ~BMI160_SINGLE_TAP_INT_EN_MASK;
 80069b8:	7d7b      	ldrb	r3, [r7, #21]
 80069ba:	f023 0320 	bic.w	r3, r3, #32
 80069be:	75bb      	strb	r3, [r7, #22]
            data = temp | ((tap_int_cfg->tap_en << 5) & BMI160_SINGLE_TAP_INT_EN_MASK);
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	785b      	ldrb	r3, [r3, #1]
 80069c4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	015b      	lsls	r3, r3, #5
 80069cc:	b25b      	sxtb	r3, r3
 80069ce:	f003 0320 	and.w	r3, r3, #32
 80069d2:	b25a      	sxtb	r2, r3
 80069d4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80069d8:	4313      	orrs	r3, r2
 80069da:	b25b      	sxtb	r3, r3
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	757b      	strb	r3, [r7, #21]
 80069e0:	e013      	b.n	8006a0a <enable_tap_int+0x88>
        }
        else
        {
            temp = data & ~BMI160_DOUBLE_TAP_INT_EN_MASK;
 80069e2:	7d7b      	ldrb	r3, [r7, #21]
 80069e4:	f023 0310 	bic.w	r3, r3, #16
 80069e8:	75bb      	strb	r3, [r7, #22]
            data = temp | ((tap_int_cfg->tap_en << 4) & BMI160_DOUBLE_TAP_INT_EN_MASK);
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	785b      	ldrb	r3, [r3, #1]
 80069ee:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	011b      	lsls	r3, r3, #4
 80069f6:	b25b      	sxtb	r3, r3
 80069f8:	f003 0310 	and.w	r3, r3, #16
 80069fc:	b25a      	sxtb	r2, r3
 80069fe:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	b25b      	sxtb	r3, r3
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	757b      	strb	r3, [r7, #21]
        }

        /* Write to Enable 0 Address */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
 8006a0a:	f107 0115 	add.w	r1, r7, #21
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2201      	movs	r2, #1
 8006a12:	2050      	movs	r0, #80	@ 0x50
 8006a14:	f7fd fdbd 	bl	8004592 <bmi160_set_regs>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8006a1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3718      	adds	r7, #24
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <config_tap_int_settg>:
 * tap interrupt.
 */
static int8_t config_tap_int_settg(const struct bmi160_int_settg *int_config,
                                   const struct bmi160_acc_tap_int_cfg *tap_int_cfg,
                                   const struct bmi160_dev *dev)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b086      	sub	sp, #24
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Configure Interrupt pins */
    rslt = set_intr_pin_config(int_config, dev);
 8006a34:	6879      	ldr	r1, [r7, #4]
 8006a36:	68f8      	ldr	r0, [r7, #12]
 8006a38:	f7fe fb2f 	bl	800509a <set_intr_pin_config>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	75fb      	strb	r3, [r7, #23]
    if (rslt == BMI160_OK)
 8006a40:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d11a      	bne.n	8006a7e <config_tap_int_settg+0x56>
    {
        rslt = map_feature_interrupt(int_config, dev);
 8006a48:	6879      	ldr	r1, [r7, #4]
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f7ff faa2 	bl	8005f94 <map_feature_interrupt>
 8006a50:	4603      	mov	r3, r0
 8006a52:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI160_OK)
 8006a54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d110      	bne.n	8006a7e <config_tap_int_settg+0x56>
        {
            rslt = config_tap_data_src(tap_int_cfg, dev);
 8006a5c:	6879      	ldr	r1, [r7, #4]
 8006a5e:	68b8      	ldr	r0, [r7, #8]
 8006a60:	f000 f813 	bl	8006a8a <config_tap_data_src>
 8006a64:	4603      	mov	r3, r0
 8006a66:	75fb      	strb	r3, [r7, #23]
            if (rslt == BMI160_OK)
 8006a68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d106      	bne.n	8006a7e <config_tap_int_settg+0x56>
            {
                rslt = config_tap_param(int_config, tap_int_cfg, dev);
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	68b9      	ldr	r1, [r7, #8]
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f000 f841 	bl	8006afc <config_tap_param>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return rslt;
 8006a7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3718      	adds	r7, #24
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <config_tap_data_src>:
/*!
 * @brief This API configure the source of data(filter & pre-filter)
 * for tap interrupt.
 */
static int8_t config_tap_data_src(const struct bmi160_acc_tap_int_cfg *tap_int_cfg, const struct bmi160_dev *dev)
{
 8006a8a:	b580      	push	{r7, lr}
 8006a8c:	b084      	sub	sp, #16
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
 8006a92:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 8006a94:	2300      	movs	r3, #0
 8006a96:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	73bb      	strb	r3, [r7, #14]

    /* Configure Int data 0 register to add source of interrupt */
    rslt = bmi160_get_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
 8006a9c:	f107 010d 	add.w	r1, r7, #13
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	2058      	movs	r0, #88	@ 0x58
 8006aa6:	f7fd fd41 	bl	800452c <bmi160_get_regs>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006aae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d11c      	bne.n	8006af0 <config_tap_data_src+0x66>
    {
        temp = data & ~BMI160_TAP_SRC_INT_MASK;
 8006ab6:	7b7b      	ldrb	r3, [r7, #13]
 8006ab8:	f023 0308 	bic.w	r3, r3, #8
 8006abc:	73bb      	strb	r3, [r7, #14]
        data = temp | ((tap_int_cfg->tap_data_src << 3) & BMI160_TAP_SRC_INT_MASK);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	785b      	ldrb	r3, [r3, #1]
 8006ac2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	00db      	lsls	r3, r3, #3
 8006aca:	b25b      	sxtb	r3, r3
 8006acc:	f003 0308 	and.w	r3, r3, #8
 8006ad0:	b25a      	sxtb	r2, r3
 8006ad2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	b25b      	sxtb	r3, r3
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	737b      	strb	r3, [r7, #13]

        /* Write data to Data 0 address */
        rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
 8006ade:	f107 010d 	add.w	r1, r7, #13
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	2058      	movs	r0, #88	@ 0x58
 8006ae8:	f7fd fd53 	bl	8004592 <bmi160_set_regs>
 8006aec:	4603      	mov	r3, r0
 8006aee:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006af0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3710      	adds	r7, #16
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <config_tap_param>:
 * Threshold, quite, shock, and duration.
 */
static int8_t config_tap_param(const struct bmi160_int_settg *int_config,
                               const struct bmi160_acc_tap_int_cfg *tap_int_cfg,
                               const struct bmi160_dev *dev)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b088      	sub	sp, #32
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	60f8      	str	r0, [r7, #12]
 8006b04:	60b9      	str	r1, [r7, #8]
 8006b06:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t temp = 0;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	777b      	strb	r3, [r7, #29]
    uint8_t data = 0;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	77bb      	strb	r3, [r7, #30]
    uint8_t data_array[2] = { 0 };
 8006b10:	2300      	movs	r3, #0
 8006b12:	82bb      	strh	r3, [r7, #20]
    uint8_t count = 0;
 8006b14:	2300      	movs	r3, #0
 8006b16:	773b      	strb	r3, [r7, #28]
    uint8_t dur, shock, quiet, thres;

    /* Configure tap 0 register for tap shock,tap quiet duration
     * in case of single tap interrupt */
    rslt = bmi160_get_regs(BMI160_INT_TAP_0_ADDR, data_array, 2, dev);
 8006b18:	f107 0114 	add.w	r1, r7, #20
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2202      	movs	r2, #2
 8006b20:	2063      	movs	r0, #99	@ 0x63
 8006b22:	f7fd fd03 	bl	800452c <bmi160_get_regs>
 8006b26:	4603      	mov	r3, r0
 8006b28:	77fb      	strb	r3, [r7, #31]
    if (rslt == BMI160_OK)
 8006b2a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d178      	bne.n	8006c24 <config_tap_param+0x128>
    {
        data = data_array[count];
 8006b32:	7f3b      	ldrb	r3, [r7, #28]
 8006b34:	3320      	adds	r3, #32
 8006b36:	443b      	add	r3, r7
 8006b38:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8006b3c:	77bb      	strb	r3, [r7, #30]
        if (int_config->int_type == BMI160_ACC_DOUBLE_TAP_INT)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	785b      	ldrb	r3, [r3, #1]
 8006b42:	2b03      	cmp	r3, #3
 8006b44:	d113      	bne.n	8006b6e <config_tap_param+0x72>
        {
            dur = (uint8_t)tap_int_cfg->tap_dur;
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	881b      	ldrh	r3, [r3, #0]
 8006b4a:	f3c3 13c2 	ubfx	r3, r3, #7, #3
 8006b4e:	b2db      	uxtb	r3, r3
 8006b50:	76fb      	strb	r3, [r7, #27]
            temp = (data & ~BMI160_TAP_DUR_MASK);
 8006b52:	7fbb      	ldrb	r3, [r7, #30]
 8006b54:	f023 0307 	bic.w	r3, r3, #7
 8006b58:	777b      	strb	r3, [r7, #29]

            /* Add tap duration data in case of
             * double tap interrupt */
            data = temp | (dur & BMI160_TAP_DUR_MASK);
 8006b5a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8006b5e:	f003 0307 	and.w	r3, r3, #7
 8006b62:	b25a      	sxtb	r2, r3
 8006b64:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	b25b      	sxtb	r3, r3
 8006b6c:	77bb      	strb	r3, [r7, #30]
        }

        shock = (uint8_t)tap_int_cfg->tap_shock;
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	76bb      	strb	r3, [r7, #26]
        temp = data & ~BMI160_TAP_SHOCK_DUR_MASK;
 8006b7a:	7fbb      	ldrb	r3, [r7, #30]
 8006b7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b80:	777b      	strb	r3, [r7, #29]
        data = temp | ((shock << 6) & BMI160_TAP_SHOCK_DUR_MASK);
 8006b82:	7ebb      	ldrb	r3, [r7, #26]
 8006b84:	019b      	lsls	r3, r3, #6
 8006b86:	b25b      	sxtb	r3, r3
 8006b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b8c:	b25a      	sxtb	r2, r3
 8006b8e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006b92:	4313      	orrs	r3, r2
 8006b94:	b25b      	sxtb	r3, r3
 8006b96:	77bb      	strb	r3, [r7, #30]
        quiet = (uint8_t)tap_int_cfg->tap_quiet;
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	767b      	strb	r3, [r7, #25]
        temp = data & ~BMI160_TAP_QUIET_DUR_MASK;
 8006ba4:	7fbb      	ldrb	r3, [r7, #30]
 8006ba6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006baa:	777b      	strb	r3, [r7, #29]
        data = temp | ((quiet << 7) & BMI160_TAP_QUIET_DUR_MASK);
 8006bac:	7e7b      	ldrb	r3, [r7, #25]
 8006bae:	01db      	lsls	r3, r3, #7
 8006bb0:	b25a      	sxtb	r2, r3
 8006bb2:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	b25b      	sxtb	r3, r3
 8006bba:	77bb      	strb	r3, [r7, #30]
        data_array[count++] = data;
 8006bbc:	7f3b      	ldrb	r3, [r7, #28]
 8006bbe:	1c5a      	adds	r2, r3, #1
 8006bc0:	773a      	strb	r2, [r7, #28]
 8006bc2:	3320      	adds	r3, #32
 8006bc4:	443b      	add	r3, r7
 8006bc6:	7fba      	ldrb	r2, [r7, #30]
 8006bc8:	f803 2c0c 	strb.w	r2, [r3, #-12]
        data = data_array[count];
 8006bcc:	7f3b      	ldrb	r3, [r7, #28]
 8006bce:	3320      	adds	r3, #32
 8006bd0:	443b      	add	r3, r7
 8006bd2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8006bd6:	77bb      	strb	r3, [r7, #30]
        thres = (uint8_t)tap_int_cfg->tap_thr;
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	763b      	strb	r3, [r7, #24]
        temp = data & ~BMI160_TAP_THRES_MASK;
 8006be4:	7fbb      	ldrb	r3, [r7, #30]
 8006be6:	f023 031f 	bic.w	r3, r3, #31
 8006bea:	777b      	strb	r3, [r7, #29]
        data = temp | (thres & BMI160_TAP_THRES_MASK);
 8006bec:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8006bf0:	f003 031f 	and.w	r3, r3, #31
 8006bf4:	b25a      	sxtb	r2, r3
 8006bf6:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	b25b      	sxtb	r3, r3
 8006bfe:	77bb      	strb	r3, [r7, #30]
        data_array[count++] = data;
 8006c00:	7f3b      	ldrb	r3, [r7, #28]
 8006c02:	1c5a      	adds	r2, r3, #1
 8006c04:	773a      	strb	r2, [r7, #28]
 8006c06:	3320      	adds	r3, #32
 8006c08:	443b      	add	r3, r7
 8006c0a:	7fba      	ldrb	r2, [r7, #30]
 8006c0c:	f803 2c0c 	strb.w	r2, [r3, #-12]

        /* TAP 0 and TAP 1 address lie consecutively,
         * hence writing data to respective registers at one go */

        /* Writing to Tap 0 and Tap 1 Address simultaneously */
        rslt = bmi160_set_regs(BMI160_INT_TAP_0_ADDR, data_array, count, dev);
 8006c10:	7f3b      	ldrb	r3, [r7, #28]
 8006c12:	b29a      	uxth	r2, r3
 8006c14:	f107 0114 	add.w	r1, r7, #20
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2063      	movs	r0, #99	@ 0x63
 8006c1c:	f7fd fcb9 	bl	8004592 <bmi160_set_regs>
 8006c20:	4603      	mov	r3, r0
 8006c22:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8006c24:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3720      	adds	r7, #32
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}

08006c30 <enable_orient_int>:

/*!
 * @brief This API enables the orient interrupt.
 */
static int8_t enable_orient_int(const struct bmi160_acc_orient_int_cfg *orient_int_cfg, const struct bmi160_dev *dev)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	73bb      	strb	r3, [r7, #14]

    /* Enable data ready interrupt in Int Enable 0 register */
    rslt = bmi160_get_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
 8006c42:	f107 010d 	add.w	r1, r7, #13
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	2050      	movs	r0, #80	@ 0x50
 8006c4c:	f7fd fc6e 	bl	800452c <bmi160_get_regs>
 8006c50:	4603      	mov	r3, r0
 8006c52:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d11c      	bne.n	8006c96 <enable_orient_int+0x66>
    {
        temp = data & ~BMI160_ORIENT_INT_EN_MASK;
 8006c5c:	7b7b      	ldrb	r3, [r7, #13]
 8006c5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c62:	73bb      	strb	r3, [r7, #14]
        data = temp | ((orient_int_cfg->orient_en << 6) & BMI160_ORIENT_INT_EN_MASK);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	789b      	ldrb	r3, [r3, #2]
 8006c68:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	019b      	lsls	r3, r3, #6
 8006c70:	b25b      	sxtb	r3, r3
 8006c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c76:	b25a      	sxtb	r2, r3
 8006c78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	b25b      	sxtb	r3, r3
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	737b      	strb	r3, [r7, #13]

        /* write data to Int Enable 0 register */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
 8006c84:	f107 010d 	add.w	r1, r7, #13
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	2050      	movs	r0, #80	@ 0x50
 8006c8e:	f7fd fc80 	bl	8004592 <bmi160_set_regs>
 8006c92:	4603      	mov	r3, r0
 8006c94:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3710      	adds	r7, #16
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}

08006ca2 <config_orient_int_settg>:
/*!
 * @brief This API configure the necessary setting of orientation interrupt.
 */
static int8_t config_orient_int_settg(const struct bmi160_acc_orient_int_cfg *orient_int_cfg,
                                      const struct bmi160_dev *dev)
{
 8006ca2:	b580      	push	{r7, lr}
 8006ca4:	b084      	sub	sp, #16
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
 8006caa:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 8006cac:	2300      	movs	r3, #0
 8006cae:	73bb      	strb	r3, [r7, #14]
    uint8_t temp = 0;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	737b      	strb	r3, [r7, #13]
    uint8_t data_array[2] = { 0, 0 };
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	813b      	strh	r3, [r7, #8]

    /* Configuring INT_ORIENT registers */
    rslt = bmi160_get_regs(BMI160_INT_ORIENT_0_ADDR, data_array, 2, dev);
 8006cb8:	f107 0108 	add.w	r1, r7, #8
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	2202      	movs	r2, #2
 8006cc0:	2065      	movs	r0, #101	@ 0x65
 8006cc2:	f7fd fc33 	bl	800452c <bmi160_get_regs>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006cca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d170      	bne.n	8006db4 <config_orient_int_settg+0x112>
    {
        data = data_array[0];
 8006cd2:	7a3b      	ldrb	r3, [r7, #8]
 8006cd4:	73bb      	strb	r3, [r7, #14]
        temp = data & ~BMI160_ORIENT_MODE_MASK;
 8006cd6:	7bbb      	ldrb	r3, [r7, #14]
 8006cd8:	f023 0303 	bic.w	r3, r3, #3
 8006cdc:	737b      	strb	r3, [r7, #13]

        /* Adding Orientation mode */
        data = temp | ((orient_int_cfg->orient_mode) & BMI160_ORIENT_MODE_MASK);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	461a      	mov	r2, r3
 8006cea:	7b7b      	ldrb	r3, [r7, #13]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	73bb      	strb	r3, [r7, #14]
        temp = data & ~BMI160_ORIENT_BLOCK_MASK;
 8006cf0:	7bbb      	ldrb	r3, [r7, #14]
 8006cf2:	f023 030c 	bic.w	r3, r3, #12
 8006cf6:	737b      	strb	r3, [r7, #13]

        /* Adding Orientation blocking */
        data = temp | ((orient_int_cfg->orient_blocking << 2) & BMI160_ORIENT_BLOCK_MASK);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	b25b      	sxtb	r3, r3
 8006d06:	f003 030c 	and.w	r3, r3, #12
 8006d0a:	b25a      	sxtb	r2, r3
 8006d0c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8006d10:	4313      	orrs	r3, r2
 8006d12:	b25b      	sxtb	r3, r3
 8006d14:	73bb      	strb	r3, [r7, #14]
        temp = data & ~BMI160_ORIENT_HYST_MASK;
 8006d16:	7bbb      	ldrb	r3, [r7, #14]
 8006d18:	f003 030f 	and.w	r3, r3, #15
 8006d1c:	737b      	strb	r3, [r7, #13]

        /* Adding Orientation hysteresis */
        data = temp | ((orient_int_cfg->orient_hyst << 4) & BMI160_ORIENT_HYST_MASK);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	011b      	lsls	r3, r3, #4
 8006d2a:	b25a      	sxtb	r2, r3
 8006d2c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	b25b      	sxtb	r3, r3
 8006d34:	73bb      	strb	r3, [r7, #14]
        data_array[0] = data;
 8006d36:	7bbb      	ldrb	r3, [r7, #14]
 8006d38:	723b      	strb	r3, [r7, #8]
        data = data_array[1];
 8006d3a:	7a7b      	ldrb	r3, [r7, #9]
 8006d3c:	73bb      	strb	r3, [r7, #14]
        temp = data & ~BMI160_ORIENT_THETA_MASK;
 8006d3e:	7bbb      	ldrb	r3, [r7, #14]
 8006d40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006d44:	737b      	strb	r3, [r7, #13]

        /* Adding Orientation threshold */
        data = temp | ((orient_int_cfg->orient_theta) & BMI160_ORIENT_THETA_MASK);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	785b      	ldrb	r3, [r3, #1]
 8006d4a:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	461a      	mov	r2, r3
 8006d52:	7b7b      	ldrb	r3, [r7, #13]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	73bb      	strb	r3, [r7, #14]
        temp = data & ~BMI160_ORIENT_UD_ENABLE;
 8006d58:	7bbb      	ldrb	r3, [r7, #14]
 8006d5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d5e:	737b      	strb	r3, [r7, #13]

        /* Adding Orient_ud_en */
        data = temp | ((orient_int_cfg->orient_ud_en << 6) & BMI160_ORIENT_UD_ENABLE);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	785b      	ldrb	r3, [r3, #1]
 8006d64:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	019b      	lsls	r3, r3, #6
 8006d6c:	b25b      	sxtb	r3, r3
 8006d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d72:	b25a      	sxtb	r2, r3
 8006d74:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	b25b      	sxtb	r3, r3
 8006d7c:	73bb      	strb	r3, [r7, #14]
        temp = data & ~BMI160_AXES_EN_MASK;
 8006d7e:	7bbb      	ldrb	r3, [r7, #14]
 8006d80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d84:	737b      	strb	r3, [r7, #13]

        /* Adding axes_en */
        data = temp | ((orient_int_cfg->axes_ex << 7) & BMI160_AXES_EN_MASK);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	785b      	ldrb	r3, [r3, #1]
 8006d8a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	01db      	lsls	r3, r3, #7
 8006d92:	b25a      	sxtb	r2, r3
 8006d94:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	b25b      	sxtb	r3, r3
 8006d9c:	73bb      	strb	r3, [r7, #14]
        data_array[1] = data;
 8006d9e:	7bbb      	ldrb	r3, [r7, #14]
 8006da0:	727b      	strb	r3, [r7, #9]

        /* Writing data to INT_ORIENT 0 and INT_ORIENT 1
         * registers simultaneously */
        rslt = bmi160_set_regs(BMI160_INT_ORIENT_0_ADDR, data_array, 2, dev);
 8006da2:	f107 0108 	add.w	r1, r7, #8
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	2202      	movs	r2, #2
 8006daa:	2065      	movs	r0, #101	@ 0x65
 8006dac:	f7fd fbf1 	bl	8004592 <bmi160_set_regs>
 8006db0:	4603      	mov	r3, r0
 8006db2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006db4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3710      	adds	r7, #16
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <enable_flat_int>:

/*!
 * @brief This API enables the flat interrupt.
 */
static int8_t enable_flat_int(const struct bmi160_acc_flat_detect_int_cfg *flat_int, const struct bmi160_dev *dev)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b084      	sub	sp, #16
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	73bb      	strb	r3, [r7, #14]

    /* Enable flat interrupt in Int Enable 0 register */
    rslt = bmi160_get_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
 8006dd2:	f107 010d 	add.w	r1, r7, #13
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	2050      	movs	r0, #80	@ 0x50
 8006ddc:	f7fd fba6 	bl	800452c <bmi160_get_regs>
 8006de0:	4603      	mov	r3, r0
 8006de2:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006de4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d119      	bne.n	8006e20 <enable_flat_int+0x60>
    {
        temp = data & ~BMI160_FLAT_INT_EN_MASK;
 8006dec:	7b7b      	ldrb	r3, [r7, #13]
 8006dee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006df2:	73bb      	strb	r3, [r7, #14]
        data = temp | ((flat_int->flat_en << 7) & BMI160_FLAT_INT_EN_MASK);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	785b      	ldrb	r3, [r3, #1]
 8006df8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	01db      	lsls	r3, r3, #7
 8006e00:	b25a      	sxtb	r2, r3
 8006e02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	b25b      	sxtb	r3, r3
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	737b      	strb	r3, [r7, #13]

        /* write data to Int Enable 0 register */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
 8006e0e:	f107 010d 	add.w	r1, r7, #13
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	2201      	movs	r2, #1
 8006e16:	2050      	movs	r0, #80	@ 0x50
 8006e18:	f7fd fbbb 	bl	8004592 <bmi160_set_regs>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006e20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3710      	adds	r7, #16
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <config_flat_int_settg>:

/*!
 * @brief This API configure the necessary setting of flat interrupt.
 */
static int8_t config_flat_int_settg(const struct bmi160_acc_flat_detect_int_cfg *flat_int, const struct bmi160_dev *dev)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 8006e36:	2300      	movs	r3, #0
 8006e38:	73bb      	strb	r3, [r7, #14]
    uint8_t temp = 0;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	737b      	strb	r3, [r7, #13]
    uint8_t data_array[2] = { 0, 0 };
 8006e3e:	2300      	movs	r3, #0
 8006e40:	813b      	strh	r3, [r7, #8]

    /* Configuring INT_FLAT register */
    rslt = bmi160_get_regs(BMI160_INT_FLAT_0_ADDR, data_array, 2, dev);
 8006e42:	f107 0108 	add.w	r1, r7, #8
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	2202      	movs	r2, #2
 8006e4a:	2067      	movs	r0, #103	@ 0x67
 8006e4c:	f7fd fb6e 	bl	800452c <bmi160_get_regs>
 8006e50:	4603      	mov	r3, r0
 8006e52:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006e54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d13d      	bne.n	8006ed8 <config_flat_int_settg+0xac>
    {
        data = data_array[0];
 8006e5c:	7a3b      	ldrb	r3, [r7, #8]
 8006e5e:	73bb      	strb	r3, [r7, #14]
        temp = data & ~BMI160_FLAT_THRES_MASK;
 8006e60:	7bbb      	ldrb	r3, [r7, #14]
 8006e62:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006e66:	737b      	strb	r3, [r7, #13]

        /* Adding flat theta */
        data = temp | ((flat_int->flat_theta) & BMI160_FLAT_THRES_MASK);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	461a      	mov	r2, r3
 8006e74:	7b7b      	ldrb	r3, [r7, #13]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	73bb      	strb	r3, [r7, #14]
        data_array[0] = data;
 8006e7a:	7bbb      	ldrb	r3, [r7, #14]
 8006e7c:	723b      	strb	r3, [r7, #8]
        data = data_array[1];
 8006e7e:	7a7b      	ldrb	r3, [r7, #9]
 8006e80:	73bb      	strb	r3, [r7, #14]
        temp = data & ~BMI160_FLAT_HOLD_TIME_MASK;
 8006e82:	7bbb      	ldrb	r3, [r7, #14]
 8006e84:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8006e88:	737b      	strb	r3, [r7, #13]

        /* Adding flat hold time */
        data = temp | ((flat_int->flat_hold_time << 4) & BMI160_FLAT_HOLD_TIME_MASK);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	785b      	ldrb	r3, [r3, #1]
 8006e8e:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8006e92:	b2db      	uxtb	r3, r3
 8006e94:	011b      	lsls	r3, r3, #4
 8006e96:	b25b      	sxtb	r3, r3
 8006e98:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006e9c:	b25a      	sxtb	r2, r3
 8006e9e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	b25b      	sxtb	r3, r3
 8006ea6:	73bb      	strb	r3, [r7, #14]
        temp = data & ~BMI160_FLAT_HYST_MASK;
 8006ea8:	7bbb      	ldrb	r3, [r7, #14]
 8006eaa:	f023 0307 	bic.w	r3, r3, #7
 8006eae:	737b      	strb	r3, [r7, #13]

        /* Adding flat hysteresis */
        data = temp | ((flat_int->flat_hy) & BMI160_FLAT_HYST_MASK);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	881b      	ldrh	r3, [r3, #0]
 8006eb4:	f3c3 1382 	ubfx	r3, r3, #6, #3
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	461a      	mov	r2, r3
 8006ebc:	7b7b      	ldrb	r3, [r7, #13]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	73bb      	strb	r3, [r7, #14]
        data_array[1] = data;
 8006ec2:	7bbb      	ldrb	r3, [r7, #14]
 8006ec4:	727b      	strb	r3, [r7, #9]

        /* Writing data to INT_FLAT 0 and INT_FLAT 1
         * registers simultaneously */
        rslt = bmi160_set_regs(BMI160_INT_FLAT_0_ADDR, data_array, 2, dev);
 8006ec6:	f107 0108 	add.w	r1, r7, #8
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	2202      	movs	r2, #2
 8006ece:	2067      	movs	r0, #103	@ 0x67
 8006ed0:	f7fd fb5f 	bl	8004592 <bmi160_set_regs>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006ed8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3710      	adds	r7, #16
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <enable_low_g_int>:

/*!
 * @brief This API enables the Low-g interrupt.
 */
static int8_t enable_low_g_int(const struct bmi160_acc_low_g_int_cfg *low_g_int, const struct bmi160_dev *dev)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	73bb      	strb	r3, [r7, #14]

    /* Enable low-g interrupt in Int Enable 1 register */
    rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
 8006ef6:	f107 010d 	add.w	r1, r7, #13
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	2201      	movs	r2, #1
 8006efe:	2051      	movs	r0, #81	@ 0x51
 8006f00:	f7fd fb14 	bl	800452c <bmi160_get_regs>
 8006f04:	4603      	mov	r3, r0
 8006f06:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d11c      	bne.n	8006f4a <enable_low_g_int+0x66>
    {
        temp = data & ~BMI160_LOW_G_INT_EN_MASK;
 8006f10:	7b7b      	ldrb	r3, [r7, #13]
 8006f12:	f023 0308 	bic.w	r3, r3, #8
 8006f16:	73bb      	strb	r3, [r7, #14]
        data = temp | ((low_g_int->low_en << 3) & BMI160_LOW_G_INT_EN_MASK);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	789b      	ldrb	r3, [r3, #2]
 8006f1c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	00db      	lsls	r3, r3, #3
 8006f24:	b25b      	sxtb	r3, r3
 8006f26:	f003 0308 	and.w	r3, r3, #8
 8006f2a:	b25a      	sxtb	r2, r3
 8006f2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	b25b      	sxtb	r3, r3
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	737b      	strb	r3, [r7, #13]

        /* write data to Int Enable 0 register */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
 8006f38:	f107 010d 	add.w	r1, r7, #13
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	2051      	movs	r0, #81	@ 0x51
 8006f42:	f7fd fb26 	bl	8004592 <bmi160_set_regs>
 8006f46:	4603      	mov	r3, r0
 8006f48:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <config_low_g_data_src>:
/*!
 * @brief This API configure the source of data(filter & pre-filter)
 * for low-g interrupt.
 */
static int8_t config_low_g_data_src(const struct bmi160_acc_low_g_int_cfg *low_g_int, const struct bmi160_dev *dev)
{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b084      	sub	sp, #16
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
 8006f5e:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 8006f60:	2300      	movs	r3, #0
 8006f62:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 8006f64:	2300      	movs	r3, #0
 8006f66:	73bb      	strb	r3, [r7, #14]

    /* Configure Int data 0 register to add source of interrupt */
    rslt = bmi160_get_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
 8006f68:	f107 010d 	add.w	r1, r7, #13
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	2058      	movs	r0, #88	@ 0x58
 8006f72:	f7fd fadb 	bl	800452c <bmi160_get_regs>
 8006f76:	4603      	mov	r3, r0
 8006f78:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d119      	bne.n	8006fb6 <config_low_g_data_src+0x60>
    {
        temp = data & ~BMI160_LOW_HIGH_SRC_INT_MASK;
 8006f82:	7b7b      	ldrb	r3, [r7, #13]
 8006f84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f88:	73bb      	strb	r3, [r7, #14]
        data = temp | ((low_g_int->low_data_src << 7) & BMI160_LOW_HIGH_SRC_INT_MASK);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	789b      	ldrb	r3, [r3, #2]
 8006f8e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	01db      	lsls	r3, r3, #7
 8006f96:	b25a      	sxtb	r2, r3
 8006f98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	b25b      	sxtb	r3, r3
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	737b      	strb	r3, [r7, #13]

        /* Write data to Data 0 address */
        rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
 8006fa4:	f107 010d 	add.w	r1, r7, #13
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	2201      	movs	r2, #1
 8006fac:	2058      	movs	r0, #88	@ 0x58
 8006fae:	f7fd faf0 	bl	8004592 <bmi160_set_regs>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3710      	adds	r7, #16
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
	...

08006fc4 <config_low_g_int_settg>:

/*!
 * @brief This API configure the necessary setting of low-g interrupt.
 */
static int8_t config_low_g_int_settg(const struct bmi160_acc_low_g_int_cfg *low_g_int, const struct bmi160_dev *dev)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp = 0;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	73bb      	strb	r3, [r7, #14]
    uint8_t data_array[3] = { 0, 0, 0 };
 8006fd2:	4a27      	ldr	r2, [pc, #156]	@ (8007070 <config_low_g_int_settg+0xac>)
 8006fd4:	f107 0308 	add.w	r3, r7, #8
 8006fd8:	6812      	ldr	r2, [r2, #0]
 8006fda:	4611      	mov	r1, r2
 8006fdc:	8019      	strh	r1, [r3, #0]
 8006fde:	3302      	adds	r3, #2
 8006fe0:	0c12      	lsrs	r2, r2, #16
 8006fe2:	701a      	strb	r2, [r3, #0]

    /* Configuring INT_LOWHIGH register for low-g interrupt */
    rslt = bmi160_get_regs(BMI160_INT_LOWHIGH_2_ADDR, &data_array[2], 1, dev);
 8006fe4:	f107 0308 	add.w	r3, r7, #8
 8006fe8:	1c99      	adds	r1, r3, #2
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	2201      	movs	r2, #1
 8006fee:	205c      	movs	r0, #92	@ 0x5c
 8006ff0:	f7fd fa9c 	bl	800452c <bmi160_get_regs>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8006ff8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d130      	bne.n	8007062 <config_low_g_int_settg+0x9e>
    {
        temp = data_array[2] & ~BMI160_LOW_G_HYST_MASK;
 8007000:	7abb      	ldrb	r3, [r7, #10]
 8007002:	f023 0303 	bic.w	r3, r3, #3
 8007006:	73bb      	strb	r3, [r7, #14]

        /* Adding low-g hysteresis */
        data_array[2] = temp | (low_g_int->low_hyst & BMI160_LOW_G_HYST_MASK);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	789b      	ldrb	r3, [r3, #2]
 800700c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8007010:	b2db      	uxtb	r3, r3
 8007012:	461a      	mov	r2, r3
 8007014:	7bbb      	ldrb	r3, [r7, #14]
 8007016:	4313      	orrs	r3, r2
 8007018:	b2db      	uxtb	r3, r3
 800701a:	72bb      	strb	r3, [r7, #10]
        temp = data_array[2] & ~BMI160_LOW_G_LOW_MODE_MASK;
 800701c:	7abb      	ldrb	r3, [r7, #10]
 800701e:	f023 0304 	bic.w	r3, r3, #4
 8007022:	73bb      	strb	r3, [r7, #14]

        /* Adding low-mode */
        data_array[2] = temp | ((low_g_int->low_mode << 2) & BMI160_LOW_G_LOW_MODE_MASK);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	789b      	ldrb	r3, [r3, #2]
 8007028:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800702c:	b2db      	uxtb	r3, r3
 800702e:	009b      	lsls	r3, r3, #2
 8007030:	b25b      	sxtb	r3, r3
 8007032:	f003 0304 	and.w	r3, r3, #4
 8007036:	b25a      	sxtb	r2, r3
 8007038:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800703c:	4313      	orrs	r3, r2
 800703e:	b25b      	sxtb	r3, r3
 8007040:	b2db      	uxtb	r3, r3
 8007042:	72bb      	strb	r3, [r7, #10]

        /* Adding low-g threshold */
        data_array[1] = low_g_int->low_thres;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	785b      	ldrb	r3, [r3, #1]
 8007048:	727b      	strb	r3, [r7, #9]

        /* Adding low-g interrupt delay */
        data_array[0] = low_g_int->low_dur;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	723b      	strb	r3, [r7, #8]

        /* Writing data to INT_LOWHIGH 0,1,2 registers simultaneously*/
        rslt = bmi160_set_regs(BMI160_INT_LOWHIGH_0_ADDR, data_array, 3, dev);
 8007050:	f107 0108 	add.w	r1, r7, #8
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	2203      	movs	r2, #3
 8007058:	205a      	movs	r0, #90	@ 0x5a
 800705a:	f7fd fa9a 	bl	8004592 <bmi160_set_regs>
 800705e:	4603      	mov	r3, r0
 8007060:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8007062:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007066:	4618      	mov	r0, r3
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	0801a928 	.word	0x0801a928

08007074 <enable_high_g_int>:

/*!
 * @brief This API enables the high-g interrupt.
 */
static int8_t enable_high_g_int(const struct bmi160_acc_high_g_int_cfg *high_g_int_cfg, const struct bmi160_dev *dev)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 800707e:	2300      	movs	r3, #0
 8007080:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 8007082:	2300      	movs	r3, #0
 8007084:	73bb      	strb	r3, [r7, #14]

    /* Enable low-g interrupt in Int Enable 1 register */
    rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
 8007086:	f107 010d 	add.w	r1, r7, #13
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	2201      	movs	r2, #1
 800708e:	2051      	movs	r0, #81	@ 0x51
 8007090:	f7fd fa4c 	bl	800452c <bmi160_get_regs>
 8007094:	4603      	mov	r3, r0
 8007096:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 8007098:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d13e      	bne.n	800711e <enable_high_g_int+0xaa>
    {
        /* Adding high-g X-axis */
        temp = data & ~BMI160_HIGH_G_X_INT_EN_MASK;
 80070a0:	7b7b      	ldrb	r3, [r7, #13]
 80070a2:	f023 0301 	bic.w	r3, r3, #1
 80070a6:	73bb      	strb	r3, [r7, #14]
        data = temp | (high_g_int_cfg->high_g_x & BMI160_HIGH_G_X_INT_EN_MASK);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	461a      	mov	r2, r3
 80070b4:	7bbb      	ldrb	r3, [r7, #14]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	737b      	strb	r3, [r7, #13]

        /* Adding high-g Y-axis */
        temp = data & ~BMI160_HIGH_G_Y_INT_EN_MASK;
 80070bc:	7b7b      	ldrb	r3, [r7, #13]
 80070be:	f023 0302 	bic.w	r3, r3, #2
 80070c2:	73bb      	strb	r3, [r7, #14]
        data = temp | ((high_g_int_cfg->high_g_y << 1) & BMI160_HIGH_G_Y_INT_EN_MASK);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	005b      	lsls	r3, r3, #1
 80070d0:	b25b      	sxtb	r3, r3
 80070d2:	f003 0302 	and.w	r3, r3, #2
 80070d6:	b25a      	sxtb	r2, r3
 80070d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070dc:	4313      	orrs	r3, r2
 80070de:	b25b      	sxtb	r3, r3
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	737b      	strb	r3, [r7, #13]

        /* Adding high-g Z-axis */
        temp = data & ~BMI160_HIGH_G_Z_INT_EN_MASK;
 80070e4:	7b7b      	ldrb	r3, [r7, #13]
 80070e6:	f023 0304 	bic.w	r3, r3, #4
 80070ea:	73bb      	strb	r3, [r7, #14]
        data = temp | ((high_g_int_cfg->high_g_z << 2) & BMI160_HIGH_G_Z_INT_EN_MASK);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	b25b      	sxtb	r3, r3
 80070fa:	f003 0304 	and.w	r3, r3, #4
 80070fe:	b25a      	sxtb	r2, r3
 8007100:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007104:	4313      	orrs	r3, r2
 8007106:	b25b      	sxtb	r3, r3
 8007108:	b2db      	uxtb	r3, r3
 800710a:	737b      	strb	r3, [r7, #13]

        /* write data to Int Enable 0 register */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
 800710c:	f107 010d 	add.w	r1, r7, #13
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	2201      	movs	r2, #1
 8007114:	2051      	movs	r0, #81	@ 0x51
 8007116:	f7fd fa3c 	bl	8004592 <bmi160_set_regs>
 800711a:	4603      	mov	r3, r0
 800711c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800711e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007122:	4618      	mov	r0, r3
 8007124:	3710      	adds	r7, #16
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}

0800712a <config_high_g_data_src>:
 * @brief This API configure the source of data(filter & pre-filter)
 * for high-g interrupt.
 */
static int8_t config_high_g_data_src(const struct bmi160_acc_high_g_int_cfg *high_g_int_cfg,
                                     const struct bmi160_dev *dev)
{
 800712a:	b580      	push	{r7, lr}
 800712c:	b084      	sub	sp, #16
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
 8007132:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 8007134:	2300      	movs	r3, #0
 8007136:	737b      	strb	r3, [r7, #13]
    uint8_t temp = 0;
 8007138:	2300      	movs	r3, #0
 800713a:	73bb      	strb	r3, [r7, #14]

    /* Configure Int data 0 register to add source of interrupt */
    rslt = bmi160_get_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
 800713c:	f107 010d 	add.w	r1, r7, #13
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	2201      	movs	r2, #1
 8007144:	2058      	movs	r0, #88	@ 0x58
 8007146:	f7fd f9f1 	bl	800452c <bmi160_get_regs>
 800714a:	4603      	mov	r3, r0
 800714c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 800714e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d119      	bne.n	800718a <config_high_g_data_src+0x60>
    {
        temp = data & ~BMI160_LOW_HIGH_SRC_INT_MASK;
 8007156:	7b7b      	ldrb	r3, [r7, #13]
 8007158:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800715c:	73bb      	strb	r3, [r7, #14]
        data = temp | ((high_g_int_cfg->high_data_src << 7) & BMI160_LOW_HIGH_SRC_INT_MASK);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007166:	b2db      	uxtb	r3, r3
 8007168:	01db      	lsls	r3, r3, #7
 800716a:	b25a      	sxtb	r2, r3
 800716c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007170:	4313      	orrs	r3, r2
 8007172:	b25b      	sxtb	r3, r3
 8007174:	b2db      	uxtb	r3, r3
 8007176:	737b      	strb	r3, [r7, #13]

        /* Write data to Data 0 address */
        rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
 8007178:	f107 010d 	add.w	r1, r7, #13
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	2201      	movs	r2, #1
 8007180:	2058      	movs	r0, #88	@ 0x58
 8007182:	f7fd fa06 	bl	8004592 <bmi160_set_regs>
 8007186:	4603      	mov	r3, r0
 8007188:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800718a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800718e:	4618      	mov	r0, r3
 8007190:	3710      	adds	r7, #16
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
	...

08007198 <config_high_g_int_settg>:
/*!
 * @brief This API configure the necessary setting of high-g interrupt.
 */
static int8_t config_high_g_int_settg(const struct bmi160_acc_high_g_int_cfg *high_g_int_cfg,
                                      const struct bmi160_dev *dev)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp = 0;
 80071a2:	2300      	movs	r3, #0
 80071a4:	73bb      	strb	r3, [r7, #14]
    uint8_t data_array[3] = { 0, 0, 0 };
 80071a6:	4a1e      	ldr	r2, [pc, #120]	@ (8007220 <config_high_g_int_settg+0x88>)
 80071a8:	f107 0308 	add.w	r3, r7, #8
 80071ac:	6812      	ldr	r2, [r2, #0]
 80071ae:	4611      	mov	r1, r2
 80071b0:	8019      	strh	r1, [r3, #0]
 80071b2:	3302      	adds	r3, #2
 80071b4:	0c12      	lsrs	r2, r2, #16
 80071b6:	701a      	strb	r2, [r3, #0]

    rslt = bmi160_get_regs(BMI160_INT_LOWHIGH_2_ADDR, &data_array[0], 1, dev);
 80071b8:	f107 0108 	add.w	r1, r7, #8
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	2201      	movs	r2, #1
 80071c0:	205c      	movs	r0, #92	@ 0x5c
 80071c2:	f7fd f9b3 	bl	800452c <bmi160_get_regs>
 80071c6:	4603      	mov	r3, r0
 80071c8:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80071ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d11f      	bne.n	8007212 <config_high_g_int_settg+0x7a>
    {
        temp = data_array[0] & ~BMI160_HIGH_G_HYST_MASK;
 80071d2:	7a3b      	ldrb	r3, [r7, #8]
 80071d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80071d8:	73bb      	strb	r3, [r7, #14]

        /* Adding high-g hysteresis */
        data_array[0] = temp | ((high_g_int_cfg->high_hy << 6) & BMI160_HIGH_G_HYST_MASK);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80071e2:	b2db      	uxtb	r3, r3
 80071e4:	019b      	lsls	r3, r3, #6
 80071e6:	b25a      	sxtb	r2, r3
 80071e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	b25b      	sxtb	r3, r3
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	723b      	strb	r3, [r7, #8]

        /* Adding high-g duration */
        data_array[1] = high_g_int_cfg->high_dur;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	789b      	ldrb	r3, [r3, #2]
 80071f8:	727b      	strb	r3, [r7, #9]

        /* Adding high-g threshold */
        data_array[2] = high_g_int_cfg->high_thres;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	785b      	ldrb	r3, [r3, #1]
 80071fe:	72bb      	strb	r3, [r7, #10]
        rslt = bmi160_set_regs(BMI160_INT_LOWHIGH_2_ADDR, data_array, 3, dev);
 8007200:	f107 0108 	add.w	r1, r7, #8
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	2203      	movs	r2, #3
 8007208:	205c      	movs	r0, #92	@ 0x5c
 800720a:	f7fd f9c2 	bl	8004592 <bmi160_set_regs>
 800720e:	4603      	mov	r3, r0
 8007210:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8007212:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007216:	4618      	mov	r0, r3
 8007218:	3710      	adds	r7, #16
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
 800721e:	bf00      	nop
 8007220:	0801a928 	.word	0x0801a928

08007224 <config_int_out_ctrl>:

/*!
 * @brief This API configure the behavioural setting of interrupt pin.
 */
static int8_t config_int_out_ctrl(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp = 0;
 800722e:	2300      	movs	r3, #0
 8007230:	75bb      	strb	r3, [r7, #22]
    uint8_t data = 0;
 8007232:	2300      	movs	r3, #0
 8007234:	73fb      	strb	r3, [r7, #15]

    /* Configuration of output interrupt signals on pins INT1 and INT2 are
     * done in BMI160_INT_OUT_CTRL_ADDR register*/
    rslt = bmi160_get_regs(BMI160_INT_OUT_CTRL_ADDR, &data, 1, dev);
 8007236:	f107 010f 	add.w	r1, r7, #15
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	2201      	movs	r2, #1
 800723e:	2053      	movs	r0, #83	@ 0x53
 8007240:	f7fd f974 	bl	800452c <bmi160_get_regs>
 8007244:	4603      	mov	r3, r0
 8007246:	75fb      	strb	r3, [r7, #23]
    if (rslt == BMI160_OK)
 8007248:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800724c:	2b00      	cmp	r3, #0
 800724e:	f040 80a8 	bne.w	80073a2 <config_int_out_ctrl+0x17e>
    {
        /* updating the interrupt pin structure to local structure */
        const struct bmi160_int_pin_settg *intr_pin_sett = &(int_config->int_pin_settg);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	3302      	adds	r3, #2
 8007256:	613b      	str	r3, [r7, #16]

        /* Configuring channel 1 */
        if (int_config->int_channel == BMI160_INT_CHANNEL_1)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	2b01      	cmp	r3, #1
 800725e:	d14a      	bne.n	80072f6 <config_int_out_ctrl+0xd2>
        {
            /* Output enable */
            temp = data & ~BMI160_INT1_OUTPUT_EN_MASK;
 8007260:	7bfb      	ldrb	r3, [r7, #15]
 8007262:	f023 0308 	bic.w	r3, r3, #8
 8007266:	75bb      	strb	r3, [r7, #22]
            data = temp | ((intr_pin_sett->output_en << 3) & BMI160_INT1_OUTPUT_EN_MASK);
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007270:	b2db      	uxtb	r3, r3
 8007272:	00db      	lsls	r3, r3, #3
 8007274:	b25b      	sxtb	r3, r3
 8007276:	f003 0308 	and.w	r3, r3, #8
 800727a:	b25a      	sxtb	r2, r3
 800727c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8007280:	4313      	orrs	r3, r2
 8007282:	b25b      	sxtb	r3, r3
 8007284:	b2db      	uxtb	r3, r3
 8007286:	73fb      	strb	r3, [r7, #15]

            /* Output mode */
            temp = data & ~BMI160_INT1_OUTPUT_MODE_MASK;
 8007288:	7bfb      	ldrb	r3, [r7, #15]
 800728a:	f023 0304 	bic.w	r3, r3, #4
 800728e:	75bb      	strb	r3, [r7, #22]
            data = temp | ((intr_pin_sett->output_mode << 2) & BMI160_INT1_OUTPUT_MODE_MASK);
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007298:	b2db      	uxtb	r3, r3
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	b25b      	sxtb	r3, r3
 800729e:	f003 0304 	and.w	r3, r3, #4
 80072a2:	b25a      	sxtb	r2, r3
 80072a4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	b25b      	sxtb	r3, r3
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	73fb      	strb	r3, [r7, #15]

            /* Output type */
            temp = data & ~BMI160_INT1_OUTPUT_TYPE_MASK;
 80072b0:	7bfb      	ldrb	r3, [r7, #15]
 80072b2:	f023 0302 	bic.w	r3, r3, #2
 80072b6:	75bb      	strb	r3, [r7, #22]
            data = temp | ((intr_pin_sett->output_type << 1) & BMI160_INT1_OUTPUT_TYPE_MASK);
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	005b      	lsls	r3, r3, #1
 80072c4:	b25b      	sxtb	r3, r3
 80072c6:	f003 0302 	and.w	r3, r3, #2
 80072ca:	b25a      	sxtb	r2, r3
 80072cc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	b25b      	sxtb	r3, r3
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	73fb      	strb	r3, [r7, #15]

            /* edge control */
            temp = data & ~BMI160_INT1_EDGE_CTRL_MASK;
 80072d8:	7bfb      	ldrb	r3, [r7, #15]
 80072da:	f023 0301 	bic.w	r3, r3, #1
 80072de:	75bb      	strb	r3, [r7, #22]
            data = temp | ((intr_pin_sett->edge_ctrl) & BMI160_INT1_EDGE_CTRL_MASK);
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	781b      	ldrb	r3, [r3, #0]
 80072e4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	461a      	mov	r2, r3
 80072ec:	7dbb      	ldrb	r3, [r7, #22]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	73fb      	strb	r3, [r7, #15]
 80072f4:	e04c      	b.n	8007390 <config_int_out_ctrl+0x16c>
        }
        else
        {
            /* Configuring channel 2 */
            /* Output enable */
            temp = data & ~BMI160_INT2_OUTPUT_EN_MASK;
 80072f6:	7bfb      	ldrb	r3, [r7, #15]
 80072f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072fc:	75bb      	strb	r3, [r7, #22]
            data = temp | ((intr_pin_sett->output_en << 7) & BMI160_INT2_OUTPUT_EN_MASK);
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007306:	b2db      	uxtb	r3, r3
 8007308:	01db      	lsls	r3, r3, #7
 800730a:	b25a      	sxtb	r2, r3
 800730c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8007310:	4313      	orrs	r3, r2
 8007312:	b25b      	sxtb	r3, r3
 8007314:	b2db      	uxtb	r3, r3
 8007316:	73fb      	strb	r3, [r7, #15]

            /* Output mode */
            temp = data & ~BMI160_INT2_OUTPUT_MODE_MASK;
 8007318:	7bfb      	ldrb	r3, [r7, #15]
 800731a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800731e:	75bb      	strb	r3, [r7, #22]
            data = temp | ((intr_pin_sett->output_mode << 6) & BMI160_INT2_OUTPUT_MODE_MASK);
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007328:	b2db      	uxtb	r3, r3
 800732a:	019b      	lsls	r3, r3, #6
 800732c:	b25b      	sxtb	r3, r3
 800732e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007332:	b25a      	sxtb	r2, r3
 8007334:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8007338:	4313      	orrs	r3, r2
 800733a:	b25b      	sxtb	r3, r3
 800733c:	b2db      	uxtb	r3, r3
 800733e:	73fb      	strb	r3, [r7, #15]

            /* Output type */
            temp = data & ~BMI160_INT2_OUTPUT_TYPE_MASK;
 8007340:	7bfb      	ldrb	r3, [r7, #15]
 8007342:	f023 0320 	bic.w	r3, r3, #32
 8007346:	75bb      	strb	r3, [r7, #22]
            data = temp | ((intr_pin_sett->output_type << 5) & BMI160_INT2_OUTPUT_TYPE_MASK);
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007350:	b2db      	uxtb	r3, r3
 8007352:	015b      	lsls	r3, r3, #5
 8007354:	b25b      	sxtb	r3, r3
 8007356:	f003 0320 	and.w	r3, r3, #32
 800735a:	b25a      	sxtb	r2, r3
 800735c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8007360:	4313      	orrs	r3, r2
 8007362:	b25b      	sxtb	r3, r3
 8007364:	b2db      	uxtb	r3, r3
 8007366:	73fb      	strb	r3, [r7, #15]

            /* edge control */
            temp = data & ~BMI160_INT2_EDGE_CTRL_MASK;
 8007368:	7bfb      	ldrb	r3, [r7, #15]
 800736a:	f023 0310 	bic.w	r3, r3, #16
 800736e:	75bb      	strb	r3, [r7, #22]
            data = temp | ((intr_pin_sett->edge_ctrl << 4) & BMI160_INT2_EDGE_CTRL_MASK);
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	781b      	ldrb	r3, [r3, #0]
 8007374:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007378:	b2db      	uxtb	r3, r3
 800737a:	011b      	lsls	r3, r3, #4
 800737c:	b25b      	sxtb	r3, r3
 800737e:	f003 0310 	and.w	r3, r3, #16
 8007382:	b25a      	sxtb	r2, r3
 8007384:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8007388:	4313      	orrs	r3, r2
 800738a:	b25b      	sxtb	r3, r3
 800738c:	b2db      	uxtb	r3, r3
 800738e:	73fb      	strb	r3, [r7, #15]
        }

        rslt = bmi160_set_regs(BMI160_INT_OUT_CTRL_ADDR, &data, 1, dev);
 8007390:	f107 010f 	add.w	r1, r7, #15
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	2201      	movs	r2, #1
 8007398:	2053      	movs	r0, #83	@ 0x53
 800739a:	f7fd f8fa 	bl	8004592 <bmi160_set_regs>
 800739e:	4603      	mov	r3, r0
 80073a0:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80073a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3718      	adds	r7, #24
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}

080073ae <config_int_latch>:

/*!
 * @brief This API configure the mode(input enable, latch or non-latch) of interrupt pin.
 */
static int8_t config_int_latch(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 80073ae:	b580      	push	{r7, lr}
 80073b0:	b086      	sub	sp, #24
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
 80073b6:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp = 0;
 80073b8:	2300      	movs	r3, #0
 80073ba:	75bb      	strb	r3, [r7, #22]
    uint8_t data = 0;
 80073bc:	2300      	movs	r3, #0
 80073be:	73fb      	strb	r3, [r7, #15]

    /* Configuration of latch on pins INT1 and INT2 are done in
     * BMI160_INT_LATCH_ADDR register*/
    rslt = bmi160_get_regs(BMI160_INT_LATCH_ADDR, &data, 1, dev);
 80073c0:	f107 010f 	add.w	r1, r7, #15
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	2201      	movs	r2, #1
 80073c8:	2054      	movs	r0, #84	@ 0x54
 80073ca:	f7fd f8af 	bl	800452c <bmi160_get_regs>
 80073ce:	4603      	mov	r3, r0
 80073d0:	75fb      	strb	r3, [r7, #23]
    if (rslt == BMI160_OK)
 80073d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d146      	bne.n	8007468 <config_int_latch+0xba>
    {
        /* updating the interrupt pin structure to local structure */
        const struct bmi160_int_pin_settg *intr_pin_sett = &(int_config->int_pin_settg);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	3302      	adds	r3, #2
 80073de:	613b      	str	r3, [r7, #16]
        if (int_config->int_channel == BMI160_INT_CHANNEL_1)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	781b      	ldrb	r3, [r3, #0]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d114      	bne.n	8007412 <config_int_latch+0x64>
        {
            /* Configuring channel 1 */
            /* Input enable */
            temp = data & ~BMI160_INT1_INPUT_EN_MASK;
 80073e8:	7bfb      	ldrb	r3, [r7, #15]
 80073ea:	f023 0310 	bic.w	r3, r3, #16
 80073ee:	75bb      	strb	r3, [r7, #22]
            data = temp | ((intr_pin_sett->input_en << 4) & BMI160_INT1_INPUT_EN_MASK);
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80073f8:	b2db      	uxtb	r3, r3
 80073fa:	011b      	lsls	r3, r3, #4
 80073fc:	b25b      	sxtb	r3, r3
 80073fe:	f003 0310 	and.w	r3, r3, #16
 8007402:	b25a      	sxtb	r2, r3
 8007404:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8007408:	4313      	orrs	r3, r2
 800740a:	b25b      	sxtb	r3, r3
 800740c:	b2db      	uxtb	r3, r3
 800740e:	73fb      	strb	r3, [r7, #15]
 8007410:	e013      	b.n	800743a <config_int_latch+0x8c>
        }
        else
        {
            /* Configuring channel 2 */
            /* Input enable */
            temp = data & ~BMI160_INT2_INPUT_EN_MASK;
 8007412:	7bfb      	ldrb	r3, [r7, #15]
 8007414:	f023 0320 	bic.w	r3, r3, #32
 8007418:	75bb      	strb	r3, [r7, #22]
            data = temp | ((intr_pin_sett->input_en << 5) & BMI160_INT2_INPUT_EN_MASK);
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007422:	b2db      	uxtb	r3, r3
 8007424:	015b      	lsls	r3, r3, #5
 8007426:	b25b      	sxtb	r3, r3
 8007428:	f003 0320 	and.w	r3, r3, #32
 800742c:	b25a      	sxtb	r2, r3
 800742e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8007432:	4313      	orrs	r3, r2
 8007434:	b25b      	sxtb	r3, r3
 8007436:	b2db      	uxtb	r3, r3
 8007438:	73fb      	strb	r3, [r7, #15]

        /* In case of latch interrupt,update the latch duration */

        /* Latching holds the interrupt for the amount of latch
         * duration time */
        temp = data & ~BMI160_INT_LATCH_MASK;
 800743a:	7bfb      	ldrb	r3, [r7, #15]
 800743c:	f023 030f 	bic.w	r3, r3, #15
 8007440:	75bb      	strb	r3, [r7, #22]
        data = temp | (intr_pin_sett->latch_dur & BMI160_INT_LATCH_MASK);
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	881b      	ldrh	r3, [r3, #0]
 8007446:	f3c3 1343 	ubfx	r3, r3, #5, #4
 800744a:	b2db      	uxtb	r3, r3
 800744c:	461a      	mov	r2, r3
 800744e:	7dbb      	ldrb	r3, [r7, #22]
 8007450:	4313      	orrs	r3, r2
 8007452:	b2db      	uxtb	r3, r3
 8007454:	73fb      	strb	r3, [r7, #15]

        /* OUT_CTRL_INT and LATCH_INT address lie consecutively,
         * hence writing data to respective registers at one go */
        rslt = bmi160_set_regs(BMI160_INT_LATCH_ADDR, &data, 1, dev);
 8007456:	f107 010f 	add.w	r1, r7, #15
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	2201      	movs	r2, #1
 800745e:	2054      	movs	r0, #84	@ 0x54
 8007460:	f7fd f897 	bl	8004592 <bmi160_set_regs>
 8007464:	4603      	mov	r3, r0
 8007466:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8007468:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3718      	adds	r7, #24
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <set_fifo_full_int>:
 *  @brief This API sets FIFO full interrupt of the sensor.This interrupt
 *  occurs when the FIFO is full and the next full data sample would cause
 *  a FIFO overflow, which may delete the old samples.
 */
static int8_t set_fifo_full_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	6039      	str	r1, [r7, #0]
    int8_t rslt = BMI160_OK;
 800747e:	2300      	movs	r3, #0
 8007480:	73fb      	strb	r3, [r7, #15]

    /* Null-pointer check */
    if ((dev == NULL) || (dev->delay_ms == NULL))
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d003      	beq.n	8007490 <set_fifo_full_int+0x1c>
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748c:	2b00      	cmp	r3, #0
 800748e:	d102      	bne.n	8007496 <set_fifo_full_int+0x22>
    {
        rslt = BMI160_E_NULL_PTR;
 8007490:	23ff      	movs	r3, #255	@ 0xff
 8007492:	73fb      	strb	r3, [r7, #15]
 8007494:	e019      	b.n	80074ca <set_fifo_full_int+0x56>
    }
    else
    {
        /*enable the fifo full interrupt */
        rslt = enable_fifo_full_int(int_config, dev);
 8007496:	6839      	ldr	r1, [r7, #0]
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f000 f81c 	bl	80074d6 <enable_fifo_full_int>
 800749e:	4603      	mov	r3, r0
 80074a0:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 80074a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d10f      	bne.n	80074ca <set_fifo_full_int+0x56>
        {
            /* Configure Interrupt pins */
            rslt = set_intr_pin_config(int_config, dev);
 80074aa:	6839      	ldr	r1, [r7, #0]
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f7fd fdf4 	bl	800509a <set_intr_pin_config>
 80074b2:	4603      	mov	r3, r0
 80074b4:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 80074b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d105      	bne.n	80074ca <set_fifo_full_int+0x56>
            {
                rslt = map_hardware_interrupt(int_config, dev);
 80074be:	6839      	ldr	r1, [r7, #0]
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f7fe fe01 	bl	80060c8 <map_hardware_interrupt>
 80074c6:	4603      	mov	r3, r0
 80074c8:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80074ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}

080074d6 <enable_fifo_full_int>:

/*!
 * @brief This enable the FIFO full interrupt engine.
 */
static int8_t enable_fifo_full_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b084      	sub	sp, #16
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
 80074de:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 80074e0:	2300      	movs	r3, #0
 80074e2:	73bb      	strb	r3, [r7, #14]

    rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
 80074e4:	f107 010e 	add.w	r1, r7, #14
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	2201      	movs	r2, #1
 80074ec:	2051      	movs	r0, #81	@ 0x51
 80074ee:	f7fd f81d 	bl	800452c <bmi160_get_regs>
 80074f2:	4603      	mov	r3, r0
 80074f4:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80074f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d11b      	bne.n	8007536 <enable_fifo_full_int+0x60>
    {
        data = BMI160_SET_BITS(data, BMI160_FIFO_FULL_INT, int_config->fifo_full_int_en);
 80074fe:	7bbb      	ldrb	r3, [r7, #14]
 8007500:	b25b      	sxtb	r3, r3
 8007502:	f023 0320 	bic.w	r3, r3, #32
 8007506:	b25a      	sxtb	r2, r3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	7a1b      	ldrb	r3, [r3, #8]
 800750c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007510:	b2db      	uxtb	r3, r3
 8007512:	015b      	lsls	r3, r3, #5
 8007514:	b25b      	sxtb	r3, r3
 8007516:	f003 0320 	and.w	r3, r3, #32
 800751a:	b25b      	sxtb	r3, r3
 800751c:	4313      	orrs	r3, r2
 800751e:	b25b      	sxtb	r3, r3
 8007520:	b2db      	uxtb	r3, r3
 8007522:	73bb      	strb	r3, [r7, #14]

        /* Writing data to INT ENABLE 1 Address */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
 8007524:	f107 010e 	add.w	r1, r7, #14
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	2201      	movs	r2, #1
 800752c:	2051      	movs	r0, #81	@ 0x51
 800752e:	f7fd f830 	bl	8004592 <bmi160_set_regs>
 8007532:	4603      	mov	r3, r0
 8007534:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8007536:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800753a:	4618      	mov	r0, r3
 800753c:	3710      	adds	r7, #16
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}

08007542 <set_fifo_watermark_int>:
 *  @brief This API sets FIFO watermark interrupt of the sensor.The FIFO
 *  watermark interrupt is fired, when the FIFO fill level is above a fifo
 *  watermark.
 */
static int8_t set_fifo_watermark_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 8007542:	b580      	push	{r7, lr}
 8007544:	b084      	sub	sp, #16
 8007546:	af00      	add	r7, sp, #0
 8007548:	6078      	str	r0, [r7, #4]
 800754a:	6039      	str	r1, [r7, #0]
    int8_t rslt = BMI160_OK;
 800754c:	2300      	movs	r3, #0
 800754e:	73fb      	strb	r3, [r7, #15]

    if ((dev == NULL) || (dev->delay_ms == NULL))
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d003      	beq.n	800755e <set_fifo_watermark_int+0x1c>
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800755a:	2b00      	cmp	r3, #0
 800755c:	d102      	bne.n	8007564 <set_fifo_watermark_int+0x22>
    {
        rslt = BMI160_E_NULL_PTR;
 800755e:	23ff      	movs	r3, #255	@ 0xff
 8007560:	73fb      	strb	r3, [r7, #15]
 8007562:	e019      	b.n	8007598 <set_fifo_watermark_int+0x56>
    }
    else
    {
        /* Enable fifo-watermark interrupt in Int Enable 1 register */
        rslt = enable_fifo_wtm_int(int_config, dev);
 8007564:	6839      	ldr	r1, [r7, #0]
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 f81c 	bl	80075a4 <enable_fifo_wtm_int>
 800756c:	4603      	mov	r3, r0
 800756e:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8007570:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10f      	bne.n	8007598 <set_fifo_watermark_int+0x56>
        {
            /* Configure Interrupt pins */
            rslt = set_intr_pin_config(int_config, dev);
 8007578:	6839      	ldr	r1, [r7, #0]
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f7fd fd8d 	bl	800509a <set_intr_pin_config>
 8007580:	4603      	mov	r3, r0
 8007582:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMI160_OK)
 8007584:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d105      	bne.n	8007598 <set_fifo_watermark_int+0x56>
            {
                rslt = map_hardware_interrupt(int_config, dev);
 800758c:	6839      	ldr	r1, [r7, #0]
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f7fe fd9a 	bl	80060c8 <map_hardware_interrupt>
 8007594:	4603      	mov	r3, r0
 8007596:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8007598:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800759c:	4618      	mov	r0, r3
 800759e:	3710      	adds	r7, #16
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <enable_fifo_wtm_int>:

/*!
 * @brief This enable the FIFO watermark interrupt engine.
 */
static int8_t enable_fifo_wtm_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b084      	sub	sp, #16
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data = 0;
 80075ae:	2300      	movs	r3, #0
 80075b0:	73bb      	strb	r3, [r7, #14]

    rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
 80075b2:	f107 010e 	add.w	r1, r7, #14
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	2201      	movs	r2, #1
 80075ba:	2051      	movs	r0, #81	@ 0x51
 80075bc:	f7fc ffb6 	bl	800452c <bmi160_get_regs>
 80075c0:	4603      	mov	r3, r0
 80075c2:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 80075c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d11b      	bne.n	8007604 <enable_fifo_wtm_int+0x60>
    {
        data = BMI160_SET_BITS(data, BMI160_FIFO_WTM_INT, int_config->fifo_wtm_int_en);
 80075cc:	7bbb      	ldrb	r3, [r7, #14]
 80075ce:	b25b      	sxtb	r3, r3
 80075d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075d4:	b25a      	sxtb	r2, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	7a1b      	ldrb	r3, [r3, #8]
 80075da:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	019b      	lsls	r3, r3, #6
 80075e2:	b25b      	sxtb	r3, r3
 80075e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075e8:	b25b      	sxtb	r3, r3
 80075ea:	4313      	orrs	r3, r2
 80075ec:	b25b      	sxtb	r3, r3
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	73bb      	strb	r3, [r7, #14]

        /* Writing data to INT ENABLE 1 Address */
        rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
 80075f2:	f107 010e 	add.w	r1, r7, #14
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	2201      	movs	r2, #1
 80075fa:	2051      	movs	r0, #81	@ 0x51
 80075fc:	f7fc ffc9 	bl	8004592 <bmi160_set_regs>
 8007600:	4603      	mov	r3, r0
 8007602:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8007604:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007608:	4618      	mov	r0, r3
 800760a:	3710      	adds	r7, #16
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <get_foc_status>:

/*!
 *  @brief This API is used to get the FOC status from the sensor
 */
static int8_t get_foc_status(uint8_t *foc_status, struct bmi160_dev const *dev)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data;

    /* Read the FOC status from sensor */
    rslt = bmi160_get_regs(BMI160_STATUS_ADDR, &data, 1, dev);
 800761a:	f107 010e 	add.w	r1, r7, #14
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	2201      	movs	r2, #1
 8007622:	201b      	movs	r0, #27
 8007624:	f7fc ff82 	bl	800452c <bmi160_get_regs>
 8007628:	4603      	mov	r3, r0
 800762a:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMI160_OK)
 800762c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d107      	bne.n	8007644 <get_foc_status+0x34>
    {
        /* Get the foc_status bit */
        *foc_status = BMI160_GET_BITS(data, BMI160_FOC_STATUS);
 8007634:	7bbb      	ldrb	r3, [r7, #14]
 8007636:	10db      	asrs	r3, r3, #3
 8007638:	b2db      	uxtb	r3, r3
 800763a:	f003 0301 	and.w	r3, r3, #1
 800763e:	b2da      	uxtb	r2, r3
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8007644:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007648:	4618      	mov	r0, r3
 800764a:	3710      	adds	r7, #16
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <configure_offset_enable>:

/*!
 *  @brief This API is used to configure the offset enable bits in the sensor
 */
static int8_t configure_offset_enable(const struct bmi160_foc_conf *foc_conf, struct bmi160_dev const *dev)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t data;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 800765a:	6838      	ldr	r0, [r7, #0]
 800765c:	f7fd fd38 	bl	80050d0 <null_ptr_check>
 8007660:	4603      	mov	r3, r0
 8007662:	73fb      	strb	r3, [r7, #15]
    if (rslt != BMI160_OK)
 8007664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d002      	beq.n	8007672 <configure_offset_enable+0x22>
    {
        rslt = BMI160_E_NULL_PTR;
 800766c:	23ff      	movs	r3, #255	@ 0xff
 800766e:	73fb      	strb	r3, [r7, #15]
 8007670:	e032      	b.n	80076d8 <configure_offset_enable+0x88>
    }
    else
    {
        /* Read the FOC config from the sensor */
        rslt = bmi160_get_regs(BMI160_OFFSET_CONF_ADDR, &data, 1, dev);
 8007672:	f107 010e 	add.w	r1, r7, #14
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	2201      	movs	r2, #1
 800767a:	2077      	movs	r0, #119	@ 0x77
 800767c:	f7fc ff56 	bl	800452c <bmi160_get_regs>
 8007680:	4603      	mov	r3, r0
 8007682:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMI160_OK)
 8007684:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d125      	bne.n	80076d8 <configure_offset_enable+0x88>
        {
            /* Set the offset enable/disable for gyro */
            data = BMI160_SET_BITS(data, BMI160_GYRO_OFFSET_EN, foc_conf->gyro_off_en);
 800768c:	7bbb      	ldrb	r3, [r7, #14]
 800768e:	b25b      	sxtb	r3, r3
 8007690:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007694:	b25a      	sxtb	r2, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	795b      	ldrb	r3, [r3, #5]
 800769a:	01db      	lsls	r3, r3, #7
 800769c:	b25b      	sxtb	r3, r3
 800769e:	4313      	orrs	r3, r2
 80076a0:	b25b      	sxtb	r3, r3
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	73bb      	strb	r3, [r7, #14]

            /* Set the offset enable/disable for accel */
            data = BMI160_SET_BITS(data, BMI160_ACCEL_OFFSET_EN, foc_conf->acc_off_en);
 80076a6:	7bbb      	ldrb	r3, [r7, #14]
 80076a8:	b25b      	sxtb	r3, r3
 80076aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076ae:	b25a      	sxtb	r2, r3
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	791b      	ldrb	r3, [r3, #4]
 80076b4:	019b      	lsls	r3, r3, #6
 80076b6:	b25b      	sxtb	r3, r3
 80076b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076bc:	b25b      	sxtb	r3, r3
 80076be:	4313      	orrs	r3, r2
 80076c0:	b25b      	sxtb	r3, r3
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	73bb      	strb	r3, [r7, #14]

            /* Set the offset config in the sensor */
            rslt = bmi160_set_regs(BMI160_OFFSET_CONF_ADDR, &data, 1, dev);
 80076c6:	f107 010e 	add.w	r1, r7, #14
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	2201      	movs	r2, #1
 80076ce:	2077      	movs	r0, #119	@ 0x77
 80076d0:	f7fc ff5f 	bl	8004592 <bmi160_set_regs>
 80076d4:	4603      	mov	r3, r0
 80076d6:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80076d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3710      	adds	r7, #16
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <trigger_foc>:

static int8_t trigger_foc(struct bmi160_offsets *offset, struct bmi160_dev const *dev)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b088      	sub	sp, #32
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t foc_status = BMI160_ENABLE;
 80076ee:	2301      	movs	r3, #1
 80076f0:	777b      	strb	r3, [r7, #29]
    uint8_t cmd = BMI160_START_FOC_CMD;
 80076f2:	2303      	movs	r3, #3
 80076f4:	773b      	strb	r3, [r7, #28]
    uint8_t timeout = 0;
 80076f6:	2300      	movs	r3, #0
 80076f8:	77bb      	strb	r3, [r7, #30]
    uint8_t data_array[20];

    /* Start the FOC process */
    rslt = bmi160_set_regs(BMI160_COMMAND_REG_ADDR, &cmd, 1, dev);
 80076fa:	f107 011c 	add.w	r1, r7, #28
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	2201      	movs	r2, #1
 8007702:	207e      	movs	r0, #126	@ 0x7e
 8007704:	f7fc ff45 	bl	8004592 <bmi160_set_regs>
 8007708:	4603      	mov	r3, r0
 800770a:	77fb      	strb	r3, [r7, #31]
    if (rslt == BMI160_OK)
 800770c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d141      	bne.n	8007798 <trigger_foc+0xb4>
    {
        /* Check the FOC status*/
        rslt = get_foc_status(&foc_status, dev);
 8007714:	f107 031d 	add.w	r3, r7, #29
 8007718:	6839      	ldr	r1, [r7, #0]
 800771a:	4618      	mov	r0, r3
 800771c:	f7ff ff78 	bl	8007610 <get_foc_status>
 8007720:	4603      	mov	r3, r0
 8007722:	77fb      	strb	r3, [r7, #31]

        if ((rslt != BMI160_OK) || (foc_status != BMI160_ENABLE))
 8007724:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d112      	bne.n	8007752 <trigger_foc+0x6e>
 800772c:	7f7b      	ldrb	r3, [r7, #29]
 800772e:	2b01      	cmp	r3, #1
 8007730:	d025      	beq.n	800777e <trigger_foc+0x9a>
        {
            while ((foc_status != BMI160_ENABLE) && (timeout < 32))
 8007732:	e00e      	b.n	8007752 <trigger_foc+0x6e>
            {
                /* Maximum time of 250ms is given in 10
                 * steps of 25ms each - 250ms refer datasheet 2.9.1 */
                dev->delay_ms(25);
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007738:	2019      	movs	r0, #25
 800773a:	4798      	blx	r3

                /* Check the FOC status*/
                rslt = get_foc_status(&foc_status, dev);
 800773c:	f107 031d 	add.w	r3, r7, #29
 8007740:	6839      	ldr	r1, [r7, #0]
 8007742:	4618      	mov	r0, r3
 8007744:	f7ff ff64 	bl	8007610 <get_foc_status>
 8007748:	4603      	mov	r3, r0
 800774a:	77fb      	strb	r3, [r7, #31]
                timeout++;
 800774c:	7fbb      	ldrb	r3, [r7, #30]
 800774e:	3301      	adds	r3, #1
 8007750:	77bb      	strb	r3, [r7, #30]
            while ((foc_status != BMI160_ENABLE) && (timeout < 32))
 8007752:	7f7b      	ldrb	r3, [r7, #29]
 8007754:	2b01      	cmp	r3, #1
 8007756:	d002      	beq.n	800775e <trigger_foc+0x7a>
 8007758:	7fbb      	ldrb	r3, [r7, #30]
 800775a:	2b1f      	cmp	r3, #31
 800775c:	d9ea      	bls.n	8007734 <trigger_foc+0x50>
            }

            if ((rslt == BMI160_OK) && (foc_status == BMI160_ENABLE))
 800775e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d109      	bne.n	800777a <trigger_foc+0x96>
 8007766:	7f7b      	ldrb	r3, [r7, #29]
 8007768:	2b01      	cmp	r3, #1
 800776a:	d106      	bne.n	800777a <trigger_foc+0x96>
            {
                /* Get offset values from sensor */
                rslt = bmi160_get_offsets(offset, dev);
 800776c:	6839      	ldr	r1, [r7, #0]
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f7fd f9c9 	bl	8004b06 <bmi160_get_offsets>
 8007774:	4603      	mov	r3, r0
 8007776:	77fb      	strb	r3, [r7, #31]
 8007778:	e001      	b.n	800777e <trigger_foc+0x9a>
            }
            else
            {
                /* FOC failure case */
                rslt = BMI160_E_FOC_FAILURE;
 800777a:	23f5      	movs	r3, #245	@ 0xf5
 800777c:	77fb      	strb	r3, [r7, #31]
            }
        }

        if (rslt == BMI160_OK)
 800777e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d108      	bne.n	8007798 <trigger_foc+0xb4>
        {
            /* Read registers 0x04-0x17 */
            rslt = bmi160_get_regs(BMI160_GYRO_DATA_ADDR, data_array, 20, dev);
 8007786:	f107 0108 	add.w	r1, r7, #8
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	2214      	movs	r2, #20
 800778e:	200c      	movs	r0, #12
 8007790:	f7fc fecc 	bl	800452c <bmi160_get_regs>
 8007794:	4603      	mov	r3, r0
 8007796:	77fb      	strb	r3, [r7, #31]
        }
    }

    return rslt;
 8007798:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3720      	adds	r7, #32
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <BMI160_init>:
uint8_t BMI160_Ascale_bit, BMI160_Gscale_bit;

float bmi160_aRes, bmi160_gRes;

int8_t BMI160_init(BMI160_t *DataStruct)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]

	int8_t rslt;

	set_bmi160_Ares();
 80077ac:	f000 f970 	bl	8007a90 <set_bmi160_Ares>
	set_bmi160_Gres();
 80077b0:	f000 f99a 	bl	8007ae8 <set_bmi160_Gres>
	get_bmi160_Ares();
 80077b4:	f000 f9ca 	bl	8007b4c <get_bmi160_Ares>
	get_bmi160_Gres();
 80077b8:	f000 f9fe 	bl	8007bb8 <get_bmi160_Gres>

    sensor.id = 0;
 80077bc:	4b52      	ldr	r3, [pc, #328]	@ (8007908 <BMI160_init+0x164>)
 80077be:	2200      	movs	r2, #0
 80077c0:	705a      	strb	r2, [r3, #1]
    sensor.intf = BMI160_I2C_INTF;
 80077c2:	4b51      	ldr	r3, [pc, #324]	@ (8007908 <BMI160_init+0x164>)
 80077c4:	2200      	movs	r2, #0
 80077c6:	709a      	strb	r2, [r3, #2]
    sensor.read = SensorAPI_I2Cx_Read;
 80077c8:	4b4f      	ldr	r3, [pc, #316]	@ (8007908 <BMI160_init+0x164>)
 80077ca:	4a50      	ldr	r2, [pc, #320]	@ (800790c <BMI160_init+0x168>)
 80077cc:	61da      	str	r2, [r3, #28]
    sensor.write = SensorAPI_I2Cx_Write;
 80077ce:	4b4e      	ldr	r3, [pc, #312]	@ (8007908 <BMI160_init+0x164>)
 80077d0:	4a4f      	ldr	r2, [pc, #316]	@ (8007910 <BMI160_init+0x16c>)
 80077d2:	621a      	str	r2, [r3, #32]
    sensor.delay_ms = HAL_Delay;
 80077d4:	4b4c      	ldr	r3, [pc, #304]	@ (8007908 <BMI160_init+0x164>)
 80077d6:	4a4f      	ldr	r2, [pc, #316]	@ (8007914 <BMI160_init+0x170>)
 80077d8:	625a      	str	r2, [r3, #36]	@ 0x24
    sensor.read_write_len = 32;
 80077da:	4b4b      	ldr	r3, [pc, #300]	@ (8007908 <BMI160_init+0x164>)
 80077dc:	2220      	movs	r2, #32
 80077de:	851a      	strh	r2, [r3, #40]	@ 0x28

    rslt = bmi160_soft_reset(&sensor);
 80077e0:	4849      	ldr	r0, [pc, #292]	@ (8007908 <BMI160_init+0x164>)
 80077e2:	f7fc ff87 	bl	80046f4 <bmi160_soft_reset>
 80077e6:	4603      	mov	r3, r0
 80077e8:	73fb      	strb	r3, [r7, #15]
    sensor.delay_ms(200);
 80077ea:	4b47      	ldr	r3, [pc, #284]	@ (8007908 <BMI160_init+0x164>)
 80077ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ee:	20c8      	movs	r0, #200	@ 0xc8
 80077f0:	4798      	blx	r3
    rslt = bmi160_init(&sensor);
 80077f2:	4845      	ldr	r0, [pc, #276]	@ (8007908 <BMI160_init+0x164>)
 80077f4:	f7fc ff30 	bl	8004658 <bmi160_init>
 80077f8:	4603      	mov	r3, r0
 80077fa:	73fb      	strb	r3, [r7, #15]

    /********************************************************************/

    uint8_t reg_addr = BMI160_CHIP_ID_ADDR;
 80077fc:	2324      	movs	r3, #36	@ 0x24
 80077fe:	73bb      	strb	r3, [r7, #14]
    uint8_t chipID = 0;
 8007800:	2300      	movs	r3, #0
 8007802:	72fb      	strb	r3, [r7, #11]
    uint16_t len = 1;
 8007804:	2301      	movs	r3, #1
 8007806:	81bb      	strh	r3, [r7, #12]
    rslt = bmi160_get_regs(reg_addr, &chipID, len, &sensor);
 8007808:	89ba      	ldrh	r2, [r7, #12]
 800780a:	f107 010b 	add.w	r1, r7, #11
 800780e:	7bb8      	ldrb	r0, [r7, #14]
 8007810:	4b3d      	ldr	r3, [pc, #244]	@ (8007908 <BMI160_init+0x164>)
 8007812:	f7fc fe8b 	bl	800452c <bmi160_get_regs>
 8007816:	4603      	mov	r3, r0
 8007818:	73fb      	strb	r3, [r7, #15]

    /********************************************************************/

    /* Select the Output data rate, range of accelerometer sensor */
    sensor.accel_cfg.odr = BMI160_ACCEL_ODR_800HZ; //BMI160_ACCEL_ODR_400HZ
 800781a:	4b3b      	ldr	r3, [pc, #236]	@ (8007908 <BMI160_init+0x164>)
 800781c:	220b      	movs	r2, #11
 800781e:	715a      	strb	r2, [r3, #5]
    sensor.delay_ms(100);
 8007820:	4b39      	ldr	r3, [pc, #228]	@ (8007908 <BMI160_init+0x164>)
 8007822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007824:	2064      	movs	r0, #100	@ 0x64
 8007826:	4798      	blx	r3
    sensor.accel_cfg.range = BMI160_Ascale_bit;
 8007828:	4b3b      	ldr	r3, [pc, #236]	@ (8007918 <BMI160_init+0x174>)
 800782a:	781a      	ldrb	r2, [r3, #0]
 800782c:	4b36      	ldr	r3, [pc, #216]	@ (8007908 <BMI160_init+0x164>)
 800782e:	719a      	strb	r2, [r3, #6]
    sensor.delay_ms(100);
 8007830:	4b35      	ldr	r3, [pc, #212]	@ (8007908 <BMI160_init+0x164>)
 8007832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007834:	2064      	movs	r0, #100	@ 0x64
 8007836:	4798      	blx	r3

    /* Select the power mode of accelerometer sensor */
    sensor.accel_cfg.power = BMI160_ACCEL_NORMAL_MODE;
 8007838:	4b33      	ldr	r3, [pc, #204]	@ (8007908 <BMI160_init+0x164>)
 800783a:	2211      	movs	r2, #17
 800783c:	711a      	strb	r2, [r3, #4]
    sensor.delay_ms(100);
 800783e:	4b32      	ldr	r3, [pc, #200]	@ (8007908 <BMI160_init+0x164>)
 8007840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007842:	2064      	movs	r0, #100	@ 0x64
 8007844:	4798      	blx	r3
    sensor.accel_cfg.bw = BMI160_ACCEL_BW_NORMAL_AVG4; //BMI160_ACCEL_BW_OSR2_AVG2
 8007846:	4b30      	ldr	r3, [pc, #192]	@ (8007908 <BMI160_init+0x164>)
 8007848:	2202      	movs	r2, #2
 800784a:	71da      	strb	r2, [r3, #7]
    sensor.delay_ms(100);
 800784c:	4b2e      	ldr	r3, [pc, #184]	@ (8007908 <BMI160_init+0x164>)
 800784e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007850:	2064      	movs	r0, #100	@ 0x64
 8007852:	4798      	blx	r3


    /* Select the Output data rate, range of Gyroscope sensor */
    sensor.gyro_cfg.odr = BMI160_GYRO_ODR_800HZ; //BMI160_GYRO_ODR_400HZ
 8007854:	4b2c      	ldr	r3, [pc, #176]	@ (8007908 <BMI160_init+0x164>)
 8007856:	220b      	movs	r2, #11
 8007858:	735a      	strb	r2, [r3, #13]
    sensor.delay_ms(100);
 800785a:	4b2b      	ldr	r3, [pc, #172]	@ (8007908 <BMI160_init+0x164>)
 800785c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800785e:	2064      	movs	r0, #100	@ 0x64
 8007860:	4798      	blx	r3
    sensor.gyro_cfg.range = BMI160_Gscale_bit; // BMI160_GYRO_RANGE_250_DPS
 8007862:	4b2e      	ldr	r3, [pc, #184]	@ (800791c <BMI160_init+0x178>)
 8007864:	781a      	ldrb	r2, [r3, #0]
 8007866:	4b28      	ldr	r3, [pc, #160]	@ (8007908 <BMI160_init+0x164>)
 8007868:	739a      	strb	r2, [r3, #14]
    sensor.delay_ms(100);
 800786a:	4b27      	ldr	r3, [pc, #156]	@ (8007908 <BMI160_init+0x164>)
 800786c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800786e:	2064      	movs	r0, #100	@ 0x64
 8007870:	4798      	blx	r3

    /* Select the power mode of Gyroscope sensor */
    sensor.gyro_cfg.power = BMI160_GYRO_NORMAL_MODE;
 8007872:	4b25      	ldr	r3, [pc, #148]	@ (8007908 <BMI160_init+0x164>)
 8007874:	2215      	movs	r2, #21
 8007876:	731a      	strb	r2, [r3, #12]
    sensor.delay_ms(100);
 8007878:	4b23      	ldr	r3, [pc, #140]	@ (8007908 <BMI160_init+0x164>)
 800787a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800787c:	2064      	movs	r0, #100	@ 0x64
 800787e:	4798      	blx	r3
    sensor.gyro_cfg.bw = BMI160_GYRO_BW_NORMAL_MODE; //BMI160_GYRO_BW_NORMAL_MODE
 8007880:	4b21      	ldr	r3, [pc, #132]	@ (8007908 <BMI160_init+0x164>)
 8007882:	2202      	movs	r2, #2
 8007884:	73da      	strb	r2, [r3, #15]
    sensor.delay_ms(100);
 8007886:	4b20      	ldr	r3, [pc, #128]	@ (8007908 <BMI160_init+0x164>)
 8007888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800788a:	2064      	movs	r0, #100	@ 0x64
 800788c:	4798      	blx	r3

    /* Set the sensor configuration */
    rslt = bmi160_set_sens_conf(&sensor);
 800788e:	481e      	ldr	r0, [pc, #120]	@ (8007908 <BMI160_init+0x164>)
 8007890:	f7fc ff6b 	bl	800476a <bmi160_set_sens_conf>
 8007894:	4603      	mov	r3, r0
 8007896:	73fb      	strb	r3, [r7, #15]

    /********************************************************************/

    rslt = start_foc();
 8007898:	f000 f844 	bl	8007924 <start_foc>
 800789c:	4603      	mov	r3, r0
 800789e:	73fb      	strb	r3, [r7, #15]

	/********************************************************************/

    /* Select the Interrupt channel/pin */
    int_config.int_channel = BMI160_INT_CHANNEL_1;// Interrupt channel/pin 1
 80078a0:	4b1f      	ldr	r3, [pc, #124]	@ (8007920 <BMI160_init+0x17c>)
 80078a2:	2201      	movs	r2, #1
 80078a4:	701a      	strb	r2, [r3, #0]

    /* Select the Interrupt type */
    int_config.int_type = BMI160_ACC_GYRO_DATA_RDY_INT;// Choosing Any motion interrupt
 80078a6:	4b1e      	ldr	r3, [pc, #120]	@ (8007920 <BMI160_init+0x17c>)
 80078a8:	220a      	movs	r2, #10
 80078aa:	705a      	strb	r2, [r3, #1]
    /* Select the interrupt channel/pin settings */
    int_config.int_pin_settg.output_en = BMI160_ENABLE;// Enabling interrupt pins to act as output pin
 80078ac:	4a1c      	ldr	r2, [pc, #112]	@ (8007920 <BMI160_init+0x17c>)
 80078ae:	7893      	ldrb	r3, [r2, #2]
 80078b0:	f043 0301 	orr.w	r3, r3, #1
 80078b4:	7093      	strb	r3, [r2, #2]
    int_config.int_pin_settg.output_mode = BMI160_DISABLE;// Choosing push-pull mode for interrupt pin
 80078b6:	4a1a      	ldr	r2, [pc, #104]	@ (8007920 <BMI160_init+0x17c>)
 80078b8:	7893      	ldrb	r3, [r2, #2]
 80078ba:	f36f 0341 	bfc	r3, #1, #1
 80078be:	7093      	strb	r3, [r2, #2]
    int_config.int_pin_settg.output_type = BMI160_DISABLE;// Choosing active low output
 80078c0:	4a17      	ldr	r2, [pc, #92]	@ (8007920 <BMI160_init+0x17c>)
 80078c2:	7893      	ldrb	r3, [r2, #2]
 80078c4:	f36f 0382 	bfc	r3, #2, #1
 80078c8:	7093      	strb	r3, [r2, #2]
    int_config.int_pin_settg.edge_ctrl = BMI160_ENABLE;// Choosing edge triggered output
 80078ca:	4a15      	ldr	r2, [pc, #84]	@ (8007920 <BMI160_init+0x17c>)
 80078cc:	7893      	ldrb	r3, [r2, #2]
 80078ce:	f043 0308 	orr.w	r3, r3, #8
 80078d2:	7093      	strb	r3, [r2, #2]
    int_config.int_pin_settg.input_en = BMI160_DISABLE;// Disabling interrupt pin to act as input
 80078d4:	4a12      	ldr	r2, [pc, #72]	@ (8007920 <BMI160_init+0x17c>)
 80078d6:	7893      	ldrb	r3, [r2, #2]
 80078d8:	f36f 1304 	bfc	r3, #4, #1
 80078dc:	7093      	strb	r3, [r2, #2]
    int_config.int_pin_settg.latch_dur = BMI160_LATCH_DUR_NONE;// non-latched output
 80078de:	4a10      	ldr	r2, [pc, #64]	@ (8007920 <BMI160_init+0x17c>)
 80078e0:	8853      	ldrh	r3, [r2, #2]
 80078e2:	f36f 1348 	bfc	r3, #5, #4
 80078e6:	8053      	strh	r3, [r2, #2]

    /* Set the Any-motion interrupt */
    rslt = bmi160_set_int_config(&int_config, &sensor); /* sensor is an instance of the structure bmi160_dev  */
 80078e8:	4907      	ldr	r1, [pc, #28]	@ (8007908 <BMI160_init+0x164>)
 80078ea:	480d      	ldr	r0, [pc, #52]	@ (8007920 <BMI160_init+0x17c>)
 80078ec:	f7fc fffe 	bl	80048ec <bmi160_set_int_config>
 80078f0:	4603      	mov	r3, r0
 80078f2:	73fb      	strb	r3, [r7, #15]

    DataStruct->INIT_OK_i8 = rslt;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	7bfa      	ldrb	r2, [r7, #15]
 80078f8:	761a      	strb	r2, [r3, #24]
    return rslt;
 80078fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}
 8007906:	bf00      	nop
 8007908:	20000334 	.word	0x20000334
 800790c:	08007c75 	.word	0x08007c75
 8007910:	08007cb9 	.word	0x08007cb9
 8007914:	08008fb9 	.word	0x08008fb9
 8007918:	20000396 	.word	0x20000396
 800791c:	20000397 	.word	0x20000397
 8007920:	2000038c 	.word	0x2000038c

08007924 <start_foc>:

int8_t start_foc()
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b082      	sub	sp, #8
 8007928:	af00      	add	r7, sp, #0
	int8_t rslt = 0;
 800792a:	2300      	movs	r3, #0
 800792c:	71fb      	strb	r3, [r7, #7]

	/* Enable FOC for accel with target values of z = 1g ; x,y as 0g */
	foc_conf.acc_off_en = BMI160_ENABLE;
 800792e:	4b13      	ldr	r3, [pc, #76]	@ (800797c <start_foc+0x58>)
 8007930:	2201      	movs	r2, #1
 8007932:	711a      	strb	r2, [r3, #4]
	foc_conf.foc_acc_x  = BMI160_FOC_ACCEL_0G;
 8007934:	4b11      	ldr	r3, [pc, #68]	@ (800797c <start_foc+0x58>)
 8007936:	2203      	movs	r2, #3
 8007938:	705a      	strb	r2, [r3, #1]
	foc_conf.foc_acc_y  = BMI160_FOC_ACCEL_0G;
 800793a:	4b10      	ldr	r3, [pc, #64]	@ (800797c <start_foc+0x58>)
 800793c:	2203      	movs	r2, #3
 800793e:	709a      	strb	r2, [r3, #2]
	foc_conf.foc_acc_z  = BMI160_FOC_ACCEL_POSITIVE_G;
 8007940:	4b0e      	ldr	r3, [pc, #56]	@ (800797c <start_foc+0x58>)
 8007942:	2201      	movs	r2, #1
 8007944:	70da      	strb	r2, [r3, #3]
	sensor.delay_ms(100);
 8007946:	4b0e      	ldr	r3, [pc, #56]	@ (8007980 <start_foc+0x5c>)
 8007948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800794a:	2064      	movs	r0, #100	@ 0x64
 800794c:	4798      	blx	r3

	/* Enable FOC for gyro */
	foc_conf.foc_gyr_en = BMI160_ENABLE;
 800794e:	4b0b      	ldr	r3, [pc, #44]	@ (800797c <start_foc+0x58>)
 8007950:	2201      	movs	r2, #1
 8007952:	701a      	strb	r2, [r3, #0]
	foc_conf.gyro_off_en = BMI160_ENABLE;
 8007954:	4b09      	ldr	r3, [pc, #36]	@ (800797c <start_foc+0x58>)
 8007956:	2201      	movs	r2, #1
 8007958:	715a      	strb	r2, [r3, #5]
	sensor.delay_ms(100);
 800795a:	4b09      	ldr	r3, [pc, #36]	@ (8007980 <start_foc+0x5c>)
 800795c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800795e:	2064      	movs	r0, #100	@ 0x64
 8007960:	4798      	blx	r3

	rslt = bmi160_start_foc(&foc_conf, &offsets, &sensor);
 8007962:	4a07      	ldr	r2, [pc, #28]	@ (8007980 <start_foc+0x5c>)
 8007964:	4907      	ldr	r1, [pc, #28]	@ (8007984 <start_foc+0x60>)
 8007966:	4805      	ldr	r0, [pc, #20]	@ (800797c <start_foc+0x58>)
 8007968:	f7fd f84c 	bl	8004a04 <bmi160_start_foc>
 800796c:	4603      	mov	r3, r0
 800796e:	71fb      	strb	r3, [r7, #7]

	return rslt;
 8007970:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8007974:	4618      	mov	r0, r3
 8007976:	3708      	adds	r7, #8
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}
 800797c:	20000378 	.word	0x20000378
 8007980:	20000334 	.word	0x20000334
 8007984:	20000380 	.word	0x20000380

08007988 <bmi160ReadAccelGyro>:

int8_t bmi160ReadAccelGyro(BMI160_t *DataStruct)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b08a      	sub	sp, #40	@ 0x28
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	float ax, ay, az, gx, gy, gz;

	rslt = bmi160_get_sensor_data((BMI160_ACCEL_SEL | BMI160_GYRO_SEL), &accel, &gyro, &sensor);
 8007990:	4b3a      	ldr	r3, [pc, #232]	@ (8007a7c <bmi160ReadAccelGyro+0xf4>)
 8007992:	4a3b      	ldr	r2, [pc, #236]	@ (8007a80 <bmi160ReadAccelGyro+0xf8>)
 8007994:	493b      	ldr	r1, [pc, #236]	@ (8007a84 <bmi160ReadAccelGyro+0xfc>)
 8007996:	2003      	movs	r0, #3
 8007998:	f7fc ff41 	bl	800481e <bmi160_get_sensor_data>
 800799c:	4603      	mov	r3, r0
 800799e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	ax = (float)accel.x / bmi160_aRes;
 80079a2:	4b38      	ldr	r3, [pc, #224]	@ (8007a84 <bmi160ReadAccelGyro+0xfc>)
 80079a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80079a8:	ee07 3a90 	vmov	s15, r3
 80079ac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80079b0:	4b35      	ldr	r3, [pc, #212]	@ (8007a88 <bmi160ReadAccelGyro+0x100>)
 80079b2:	ed93 7a00 	vldr	s14, [r3]
 80079b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079ba:	edc7 7a08 	vstr	s15, [r7, #32]
	ay = (float)accel.y / bmi160_aRes;
 80079be:	4b31      	ldr	r3, [pc, #196]	@ (8007a84 <bmi160ReadAccelGyro+0xfc>)
 80079c0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80079c4:	ee07 3a90 	vmov	s15, r3
 80079c8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80079cc:	4b2e      	ldr	r3, [pc, #184]	@ (8007a88 <bmi160ReadAccelGyro+0x100>)
 80079ce:	ed93 7a00 	vldr	s14, [r3]
 80079d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079d6:	edc7 7a07 	vstr	s15, [r7, #28]
	az = (float)accel.z / bmi160_aRes;
 80079da:	4b2a      	ldr	r3, [pc, #168]	@ (8007a84 <bmi160ReadAccelGyro+0xfc>)
 80079dc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80079e0:	ee07 3a90 	vmov	s15, r3
 80079e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80079e8:	4b27      	ldr	r3, [pc, #156]	@ (8007a88 <bmi160ReadAccelGyro+0x100>)
 80079ea:	ed93 7a00 	vldr	s14, [r3]
 80079ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079f2:	edc7 7a06 	vstr	s15, [r7, #24]

	gx = (float)gyro.x / bmi160_gRes;
 80079f6:	4b22      	ldr	r3, [pc, #136]	@ (8007a80 <bmi160ReadAccelGyro+0xf8>)
 80079f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80079fc:	ee07 3a90 	vmov	s15, r3
 8007a00:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007a04:	4b21      	ldr	r3, [pc, #132]	@ (8007a8c <bmi160ReadAccelGyro+0x104>)
 8007a06:	ed93 7a00 	vldr	s14, [r3]
 8007a0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a0e:	edc7 7a05 	vstr	s15, [r7, #20]
	gy = (float)gyro.y / bmi160_gRes;
 8007a12:	4b1b      	ldr	r3, [pc, #108]	@ (8007a80 <bmi160ReadAccelGyro+0xf8>)
 8007a14:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8007a18:	ee07 3a90 	vmov	s15, r3
 8007a1c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007a20:	4b1a      	ldr	r3, [pc, #104]	@ (8007a8c <bmi160ReadAccelGyro+0x104>)
 8007a22:	ed93 7a00 	vldr	s14, [r3]
 8007a26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a2a:	edc7 7a04 	vstr	s15, [r7, #16]
	gz = (float)gyro.z / bmi160_gRes;
 8007a2e:	4b14      	ldr	r3, [pc, #80]	@ (8007a80 <bmi160ReadAccelGyro+0xf8>)
 8007a30:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8007a34:	ee07 3a90 	vmov	s15, r3
 8007a38:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007a3c:	4b13      	ldr	r3, [pc, #76]	@ (8007a8c <bmi160ReadAccelGyro+0x104>)
 8007a3e:	ed93 7a00 	vldr	s14, [r3]
 8007a42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a46:	edc7 7a03 	vstr	s15, [r7, #12]


	DataStruct->BMI160_Ax_f32 = ax;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a3a      	ldr	r2, [r7, #32]
 8007a4e:	601a      	str	r2, [r3, #0]
	DataStruct->BMI160_Ay_f32 = ay;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	69fa      	ldr	r2, [r7, #28]
 8007a54:	605a      	str	r2, [r3, #4]
	DataStruct->BMI160_Az_f32 = az;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	69ba      	ldr	r2, [r7, #24]
 8007a5a:	609a      	str	r2, [r3, #8]

	DataStruct->BMI160_Gx_f32 = gx;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	697a      	ldr	r2, [r7, #20]
 8007a60:	60da      	str	r2, [r3, #12]
	DataStruct->BMI160_Gy_f32 = gy;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	693a      	ldr	r2, [r7, #16]
 8007a66:	611a      	str	r2, [r3, #16]
	DataStruct->BMI160_Gz_f32 = gz;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	615a      	str	r2, [r3, #20]

	return rslt;
 8007a6e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3728      	adds	r7, #40	@ 0x28
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	bf00      	nop
 8007a7c:	20000334 	.word	0x20000334
 8007a80:	2000036c 	.word	0x2000036c
 8007a84:	20000360 	.word	0x20000360
 8007a88:	20000398 	.word	0x20000398
 8007a8c:	2000039c 	.word	0x2000039c

08007a90 <set_bmi160_Ares>:

void set_bmi160_Ares()
{
 8007a90:	b480      	push	{r7}
 8007a92:	af00      	add	r7, sp, #0
	switch (BMI160_Asens)
 8007a94:	4b12      	ldr	r3, [pc, #72]	@ (8007ae0 <set_bmi160_Ares+0x50>)
 8007a96:	781b      	ldrb	r3, [r3, #0]
 8007a98:	3b01      	subs	r3, #1
 8007a9a:	2b03      	cmp	r3, #3
 8007a9c:	d81a      	bhi.n	8007ad4 <set_bmi160_Ares+0x44>
 8007a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa4 <set_bmi160_Ares+0x14>)
 8007aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa4:	08007ab5 	.word	0x08007ab5
 8007aa8:	08007abd 	.word	0x08007abd
 8007aac:	08007ac5 	.word	0x08007ac5
 8007ab0:	08007acd 	.word	0x08007acd
	{
		case AFS_2G:
			BMI160_Ascale_bit = BMI160_ACCEL_RANGE_2G;
 8007ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ae4 <set_bmi160_Ares+0x54>)
 8007ab6:	2203      	movs	r2, #3
 8007ab8:	701a      	strb	r2, [r3, #0]
			break;
 8007aba:	e00b      	b.n	8007ad4 <set_bmi160_Ares+0x44>
		case AFS_4G:
			BMI160_Ascale_bit = BMI160_ACCEL_RANGE_4G;
 8007abc:	4b09      	ldr	r3, [pc, #36]	@ (8007ae4 <set_bmi160_Ares+0x54>)
 8007abe:	2205      	movs	r2, #5
 8007ac0:	701a      	strb	r2, [r3, #0]
			break;
 8007ac2:	e007      	b.n	8007ad4 <set_bmi160_Ares+0x44>
		case AFS_8G:
			BMI160_Ascale_bit = BMI160_ACCEL_RANGE_8G;
 8007ac4:	4b07      	ldr	r3, [pc, #28]	@ (8007ae4 <set_bmi160_Ares+0x54>)
 8007ac6:	2208      	movs	r2, #8
 8007ac8:	701a      	strb	r2, [r3, #0]
			break;
 8007aca:	e003      	b.n	8007ad4 <set_bmi160_Ares+0x44>
		case AFS_16G:
			BMI160_Ascale_bit = BMI160_ACCEL_RANGE_16G;
 8007acc:	4b05      	ldr	r3, [pc, #20]	@ (8007ae4 <set_bmi160_Ares+0x54>)
 8007ace:	220c      	movs	r2, #12
 8007ad0:	701a      	strb	r2, [r3, #0]
			break;
 8007ad2:	bf00      	nop
	}
}
 8007ad4:	bf00      	nop
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007adc:	4770      	bx	lr
 8007ade:	bf00      	nop
 8007ae0:	20000018 	.word	0x20000018
 8007ae4:	20000396 	.word	0x20000396

08007ae8 <set_bmi160_Gres>:

void set_bmi160_Gres()
{
 8007ae8:	b480      	push	{r7}
 8007aea:	af00      	add	r7, sp, #0
	switch (BMI160_Gsens)
 8007aec:	4b15      	ldr	r3, [pc, #84]	@ (8007b44 <set_bmi160_Gres+0x5c>)
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	3b01      	subs	r3, #1
 8007af2:	2b04      	cmp	r3, #4
 8007af4:	d820      	bhi.n	8007b38 <set_bmi160_Gres+0x50>
 8007af6:	a201      	add	r2, pc, #4	@ (adr r2, 8007afc <set_bmi160_Gres+0x14>)
 8007af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007afc:	08007b11 	.word	0x08007b11
 8007b00:	08007b19 	.word	0x08007b19
 8007b04:	08007b21 	.word	0x08007b21
 8007b08:	08007b29 	.word	0x08007b29
 8007b0c:	08007b31 	.word	0x08007b31
	{
		case GFS_125DPS:
			BMI160_Gscale_bit = BMI160_GYRO_RANGE_125_DPS;
 8007b10:	4b0d      	ldr	r3, [pc, #52]	@ (8007b48 <set_bmi160_Gres+0x60>)
 8007b12:	2204      	movs	r2, #4
 8007b14:	701a      	strb	r2, [r3, #0]
			break;
 8007b16:	e00f      	b.n	8007b38 <set_bmi160_Gres+0x50>
		case GFS_250DPS:
			BMI160_Gscale_bit = BMI160_GYRO_RANGE_250_DPS;
 8007b18:	4b0b      	ldr	r3, [pc, #44]	@ (8007b48 <set_bmi160_Gres+0x60>)
 8007b1a:	2203      	movs	r2, #3
 8007b1c:	701a      	strb	r2, [r3, #0]
			break;
 8007b1e:	e00b      	b.n	8007b38 <set_bmi160_Gres+0x50>
		case GFS_500DPS:
			BMI160_Gscale_bit = BMI160_GYRO_RANGE_500_DPS;
 8007b20:	4b09      	ldr	r3, [pc, #36]	@ (8007b48 <set_bmi160_Gres+0x60>)
 8007b22:	2202      	movs	r2, #2
 8007b24:	701a      	strb	r2, [r3, #0]
			break;
 8007b26:	e007      	b.n	8007b38 <set_bmi160_Gres+0x50>
		case GFS_1000DPS:
			BMI160_Gscale_bit = BMI160_GYRO_RANGE_1000_DPS;
 8007b28:	4b07      	ldr	r3, [pc, #28]	@ (8007b48 <set_bmi160_Gres+0x60>)
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	701a      	strb	r2, [r3, #0]
			break;
 8007b2e:	e003      	b.n	8007b38 <set_bmi160_Gres+0x50>
		case GFS_2000DPS:
			BMI160_Gscale_bit = BMI160_GYRO_RANGE_2000_DPS;
 8007b30:	4b05      	ldr	r3, [pc, #20]	@ (8007b48 <set_bmi160_Gres+0x60>)
 8007b32:	2200      	movs	r2, #0
 8007b34:	701a      	strb	r2, [r3, #0]
			break;
 8007b36:	bf00      	nop
	}
}
 8007b38:	bf00      	nop
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	20000019 	.word	0x20000019
 8007b48:	20000397 	.word	0x20000397

08007b4c <get_bmi160_Ares>:

void get_bmi160_Ares()
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	af00      	add	r7, sp, #0
	switch (BMI160_Ascale)
 8007b50:	4b17      	ldr	r3, [pc, #92]	@ (8007bb0 <get_bmi160_Ares+0x64>)
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	2b04      	cmp	r3, #4
 8007b56:	d826      	bhi.n	8007ba6 <get_bmi160_Ares+0x5a>
 8007b58:	a201      	add	r2, pc, #4	@ (adr r2, 8007b60 <get_bmi160_Ares+0x14>)
 8007b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b5e:	bf00      	nop
 8007b60:	08007b75 	.word	0x08007b75
 8007b64:	08007b7f 	.word	0x08007b7f
 8007b68:	08007b89 	.word	0x08007b89
 8007b6c:	08007b93 	.word	0x08007b93
 8007b70:	08007b9d 	.word	0x08007b9d
	{
		case AFS_RAW:
			bmi160_aRes = 1.0f;
 8007b74:	4b0f      	ldr	r3, [pc, #60]	@ (8007bb4 <get_bmi160_Ares+0x68>)
 8007b76:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8007b7a:	601a      	str	r2, [r3, #0]
			break;
 8007b7c:	e013      	b.n	8007ba6 <get_bmi160_Ares+0x5a>
		case AFS_2G:
			bmi160_aRes = 16384.0f;
 8007b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb4 <get_bmi160_Ares+0x68>)
 8007b80:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 8007b84:	601a      	str	r2, [r3, #0]
			break;
 8007b86:	e00e      	b.n	8007ba6 <get_bmi160_Ares+0x5a>
		case AFS_4G:
			bmi160_aRes = 8192.0f;
 8007b88:	4b0a      	ldr	r3, [pc, #40]	@ (8007bb4 <get_bmi160_Ares+0x68>)
 8007b8a:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 8007b8e:	601a      	str	r2, [r3, #0]
			break;
 8007b90:	e009      	b.n	8007ba6 <get_bmi160_Ares+0x5a>
		case AFS_8G:
			bmi160_aRes = 4096.0f;
 8007b92:	4b08      	ldr	r3, [pc, #32]	@ (8007bb4 <get_bmi160_Ares+0x68>)
 8007b94:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 8007b98:	601a      	str	r2, [r3, #0]
			break;
 8007b9a:	e004      	b.n	8007ba6 <get_bmi160_Ares+0x5a>
		case AFS_16G:
			bmi160_aRes = 2048.0f;
 8007b9c:	4b05      	ldr	r3, [pc, #20]	@ (8007bb4 <get_bmi160_Ares+0x68>)
 8007b9e:	f04f 428a 	mov.w	r2, #1157627904	@ 0x45000000
 8007ba2:	601a      	str	r2, [r3, #0]
			break;
 8007ba4:	bf00      	nop
	}
}
 8007ba6:	bf00      	nop
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr
 8007bb0:	2000001a 	.word	0x2000001a
 8007bb4:	20000398 	.word	0x20000398

08007bb8 <get_bmi160_Gres>:

void get_bmi160_Gres()
{
 8007bb8:	b480      	push	{r7}
 8007bba:	af00      	add	r7, sp, #0
	switch (BMI160_Gscale)
 8007bbc:	4b18      	ldr	r3, [pc, #96]	@ (8007c20 <get_bmi160_Gres+0x68>)
 8007bbe:	781b      	ldrb	r3, [r3, #0]
 8007bc0:	2b05      	cmp	r3, #5
 8007bc2:	d828      	bhi.n	8007c16 <get_bmi160_Gres+0x5e>
 8007bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8007bcc <get_bmi160_Gres+0x14>)
 8007bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bca:	bf00      	nop
 8007bcc:	08007be5 	.word	0x08007be5
 8007bd0:	08007bef 	.word	0x08007bef
 8007bd4:	08007bf7 	.word	0x08007bf7
 8007bd8:	08007bff 	.word	0x08007bff
 8007bdc:	08007c07 	.word	0x08007c07
 8007be0:	08007c0f 	.word	0x08007c0f
	{
		case GFS_RAW:
			bmi160_aRes = 1.0f;
 8007be4:	4b0f      	ldr	r3, [pc, #60]	@ (8007c24 <get_bmi160_Gres+0x6c>)
 8007be6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8007bea:	601a      	str	r2, [r3, #0]
			break;
 8007bec:	e013      	b.n	8007c16 <get_bmi160_Gres+0x5e>
		case GFS_125DPS:
			bmi160_gRes = 262.4f;
 8007bee:	4b0e      	ldr	r3, [pc, #56]	@ (8007c28 <get_bmi160_Gres+0x70>)
 8007bf0:	4a0e      	ldr	r2, [pc, #56]	@ (8007c2c <get_bmi160_Gres+0x74>)
 8007bf2:	601a      	str	r2, [r3, #0]
			break;
 8007bf4:	e00f      	b.n	8007c16 <get_bmi160_Gres+0x5e>
		case GFS_250DPS:
			bmi160_gRes = 131.2f;
 8007bf6:	4b0c      	ldr	r3, [pc, #48]	@ (8007c28 <get_bmi160_Gres+0x70>)
 8007bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8007c30 <get_bmi160_Gres+0x78>)
 8007bfa:	601a      	str	r2, [r3, #0]
			break;
 8007bfc:	e00b      	b.n	8007c16 <get_bmi160_Gres+0x5e>
		case GFS_500DPS:
			bmi160_gRes = 65.6f;
 8007bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8007c28 <get_bmi160_Gres+0x70>)
 8007c00:	4a0c      	ldr	r2, [pc, #48]	@ (8007c34 <get_bmi160_Gres+0x7c>)
 8007c02:	601a      	str	r2, [r3, #0]
			break;
 8007c04:	e007      	b.n	8007c16 <get_bmi160_Gres+0x5e>
		case GFS_1000DPS:
			bmi160_gRes = 32.8f;
 8007c06:	4b08      	ldr	r3, [pc, #32]	@ (8007c28 <get_bmi160_Gres+0x70>)
 8007c08:	4a0b      	ldr	r2, [pc, #44]	@ (8007c38 <get_bmi160_Gres+0x80>)
 8007c0a:	601a      	str	r2, [r3, #0]
			break;
 8007c0c:	e003      	b.n	8007c16 <get_bmi160_Gres+0x5e>
		case GFS_2000DPS:
			bmi160_gRes = 16.4f;
 8007c0e:	4b06      	ldr	r3, [pc, #24]	@ (8007c28 <get_bmi160_Gres+0x70>)
 8007c10:	4a0a      	ldr	r2, [pc, #40]	@ (8007c3c <get_bmi160_Gres+0x84>)
 8007c12:	601a      	str	r2, [r3, #0]
			break;
 8007c14:	bf00      	nop
	}
}
 8007c16:	bf00      	nop
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr
 8007c20:	2000001b 	.word	0x2000001b
 8007c24:	20000398 	.word	0x20000398
 8007c28:	2000039c 	.word	0x2000039c
 8007c2c:	43833333 	.word	0x43833333
 8007c30:	43033333 	.word	0x43033333
 8007c34:	42833333 	.word	0x42833333
 8007c38:	42033333 	.word	0x42033333
 8007c3c:	41833333 	.word	0x41833333

08007c40 <bmi160_delay_us>:
		}
	}
}

void bmi160_delay_us(uint32_t period)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b085      	sub	sp, #20
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
	uint32_t i;

	while(period--)
 8007c48:	e008      	b.n	8007c5c <bmi160_delay_us+0x1c>
	{
		for(i = 0; i < 84; i++)
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	60fb      	str	r3, [r7, #12]
 8007c4e:	e002      	b.n	8007c56 <bmi160_delay_us+0x16>
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	3301      	adds	r3, #1
 8007c54:	60fb      	str	r3, [r7, #12]
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2b53      	cmp	r3, #83	@ 0x53
 8007c5a:	d9f9      	bls.n	8007c50 <bmi160_delay_us+0x10>
	while(period--)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	1e5a      	subs	r2, r3, #1
 8007c60:	607a      	str	r2, [r7, #4]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d1f1      	bne.n	8007c4a <bmi160_delay_us+0xa>
		{
			;
		}
	}
}
 8007c66:	bf00      	nop
 8007c68:	bf00      	nop
 8007c6a:	3714      	adds	r7, #20
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <SensorAPI_I2Cx_Read>:
* Input          : I2C2 device_address, register address, data, data lenght
* Output         : None
* Return         : None
*******************************************************************************/
int8_t SensorAPI_I2Cx_Read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af02      	add	r7, sp, #8
 8007c7a:	603a      	str	r2, [r7, #0]
 8007c7c:	461a      	mov	r2, r3
 8007c7e:	4603      	mov	r3, r0
 8007c80:	71fb      	strb	r3, [r7, #7]
 8007c82:	460b      	mov	r3, r1
 8007c84:	71bb      	strb	r3, [r7, #6]
 8007c86:	4613      	mov	r3, r2
 8007c88:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&I2C_HANDLE, BMI160_ADDR, &reg_addr, 1, I2CTIMEOUT);
 8007c8a:	1dba      	adds	r2, r7, #6
 8007c8c:	2364      	movs	r3, #100	@ 0x64
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	2301      	movs	r3, #1
 8007c92:	21d0      	movs	r1, #208	@ 0xd0
 8007c94:	4807      	ldr	r0, [pc, #28]	@ (8007cb4 <SensorAPI_I2Cx_Read+0x40>)
 8007c96:	f003 fa87 	bl	800b1a8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&I2C_HANDLE, BMI160_ADDR, data, len, I2CTIMEOUT);
 8007c9a:	88bb      	ldrh	r3, [r7, #4]
 8007c9c:	2264      	movs	r2, #100	@ 0x64
 8007c9e:	9200      	str	r2, [sp, #0]
 8007ca0:	683a      	ldr	r2, [r7, #0]
 8007ca2:	21d0      	movs	r1, #208	@ 0xd0
 8007ca4:	4803      	ldr	r0, [pc, #12]	@ (8007cb4 <SensorAPI_I2Cx_Read+0x40>)
 8007ca6:	f003 fb97 	bl	800b3d8 <HAL_I2C_Master_Receive>
	return 0;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3708      	adds	r7, #8
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	20000694 	.word	0x20000694

08007cb8 <SensorAPI_I2Cx_Write>:
* Input          : I2C2 device_address, register address, data, data lenght
* Output         : None
* Return         : None
*******************************************************************************/
int8_t SensorAPI_I2Cx_Write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af02      	add	r7, sp, #8
 8007cbe:	603a      	str	r2, [r7, #0]
 8007cc0:	461a      	mov	r2, r3
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	71fb      	strb	r3, [r7, #7]
 8007cc6:	460b      	mov	r3, r1
 8007cc8:	71bb      	strb	r3, [r7, #6]
 8007cca:	4613      	mov	r3, r2
 8007ccc:	80bb      	strh	r3, [r7, #4]
	GTXBuffer[0] = reg_addr;
 8007cce:	4a0c      	ldr	r2, [pc, #48]	@ (8007d00 <SensorAPI_I2Cx_Write+0x48>)
 8007cd0:	79bb      	ldrb	r3, [r7, #6]
 8007cd2:	7013      	strb	r3, [r2, #0]
	memcpy(&GTXBuffer[1], data, len);
 8007cd4:	88bb      	ldrh	r3, [r7, #4]
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	6839      	ldr	r1, [r7, #0]
 8007cda:	480a      	ldr	r0, [pc, #40]	@ (8007d04 <SensorAPI_I2Cx_Write+0x4c>)
 8007cdc:	f00f f8d3 	bl	8016e86 <memcpy>

	HAL_I2C_Master_Transmit(&I2C_HANDLE, BMI160_ADDR, GTXBuffer, len+1, I2CTIMEOUT);
 8007ce0:	88bb      	ldrh	r3, [r7, #4]
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	b29b      	uxth	r3, r3
 8007ce6:	2264      	movs	r2, #100	@ 0x64
 8007ce8:	9200      	str	r2, [sp, #0]
 8007cea:	4a05      	ldr	r2, [pc, #20]	@ (8007d00 <SensorAPI_I2Cx_Write+0x48>)
 8007cec:	21d0      	movs	r1, #208	@ 0xd0
 8007cee:	4806      	ldr	r0, [pc, #24]	@ (8007d08 <SensorAPI_I2Cx_Write+0x50>)
 8007cf0:	f003 fa5a 	bl	800b1a8 <HAL_I2C_Master_Transmit>
	return 0;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3708      	adds	r7, #8
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
 8007cfe:	bf00      	nop
 8007d00:	200003a0 	.word	0x200003a0
 8007d04:	200003a1 	.word	0x200003a1
 8007d08:	20000694 	.word	0x20000694

08007d0c <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b085      	sub	sp, #20
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8007d14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d18:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d1a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4313      	orrs	r3, r2
 8007d22:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8007d24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d28:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	4013      	ands	r3, r2
 8007d2e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007d30:	68fb      	ldr	r3, [r7, #12]
}
 8007d32:	bf00      	nop
 8007d34:	3714      	adds	r7, #20
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr

08007d3e <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8007d3e:	b480      	push	{r7}
 8007d40:	b085      	sub	sp, #20
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007d46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007d56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	4013      	ands	r3, r2
 8007d60:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007d62:	68fb      	ldr	r3, [r7, #12]
}
 8007d64:	bf00      	nop
 8007d66:	3714      	adds	r7, #20
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim2)
  {
 8007d70:	b480      	push	{r7}
 8007d72:	b085      	sub	sp, #20
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
	////this updates the X and Y axes of my joystick
	  for(uint8_t i = 0; i<hadc1.Init.NbrOfConversion; i++){
 8007d78:	2300      	movs	r3, #0
 8007d7a:	73fb      	strb	r3, [r7, #15]
 8007d7c:	e00a      	b.n	8007d94 <HAL_TIM_PeriodElapsedCallback+0x24>
		  mic = (uint16_t) rawValues[0];
 8007d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8007db0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8007d80:	881a      	ldrh	r2, [r3, #0]
 8007d82:	4b0c      	ldr	r3, [pc, #48]	@ (8007db4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8007d84:	801a      	strh	r2, [r3, #0]
		  mic2 = mic;
 8007d86:	4b0b      	ldr	r3, [pc, #44]	@ (8007db4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8007d88:	881a      	ldrh	r2, [r3, #0]
 8007d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8007db8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8007d8c:	801a      	strh	r2, [r3, #0]
	  for(uint8_t i = 0; i<hadc1.Init.NbrOfConversion; i++){
 8007d8e:	7bfb      	ldrb	r3, [r7, #15]
 8007d90:	3301      	adds	r3, #1
 8007d92:	73fb      	strb	r3, [r7, #15]
 8007d94:	7bfa      	ldrb	r2, [r7, #15]
 8007d96:	4b09      	ldr	r3, [pc, #36]	@ (8007dbc <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8007d98:	69db      	ldr	r3, [r3, #28]
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d3ef      	bcc.n	8007d7e <HAL_TIM_PeriodElapsedCallback+0xe>
	  }
	  flag = 1;
 8007d9e:	4b08      	ldr	r3, [pc, #32]	@ (8007dc0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8007da0:	2201      	movs	r2, #1
 8007da2:	701a      	strb	r2, [r3, #0]
	  sprintf(msg, "X axis: %hu, Y axis: %hu \r\n", Xaxis, Yaxis);
	  status = CDC_Transmit_FS(msg, strlen((char*)msg));
	  if (status == USBD_OK) {
	  	  HAL_GPIO_TogglePin(LED_RED_GPIO_Port,LED_RED_Pin); // Example: Toggle LED on success
	  }*/
  }
 8007da4:	bf00      	nop
 8007da6:	3714      	adds	r7, #20
 8007da8:	46bd      	mov	sp, r7
 8007daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dae:	4770      	bx	lr
 8007db0:	20000738 	.word	0x20000738
 8007db4:	20000734 	.word	0x20000734
 8007db8:	20000736 	.word	0x20000736
 8007dbc:	200005d0 	.word	0x200005d0
 8007dc0:	2000073c 	.word	0x2000073c

08007dc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007dc4:	b590      	push	{r4, r7, lr}
 8007dc6:	b0bf      	sub	sp, #252	@ 0xfc
 8007dc8:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
	int8_t rslt;
	uint8_t sensor_list[2] = { BMI2_ACCEL, BMI2_GYRO };
 8007dca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007dce:	f8a7 30cc 	strh.w	r3, [r7, #204]	@ 0xcc
	struct bmi2_dev bmi;
	struct bmi2_sens_data sensor_data = { { 0 } };
 8007dd2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007dd6:	2228      	movs	r2, #40	@ 0x28
 8007dd8:	2100      	movs	r1, #0
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f00e ffd4 	bl	8016d88 <memset>
	float acc_x = 0, acc_y = 0, acc_z = 0;
 8007de0:	f04f 0300 	mov.w	r3, #0
 8007de4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007de8:	f04f 0300 	mov.w	r3, #0
 8007dec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007df0:	f04f 0300 	mov.w	r3, #0
 8007df4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
	float gyr_x = 0, gyr_y = 0, gyr_z = 0;
 8007df8:	f04f 0300 	mov.w	r3, #0
 8007dfc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007e00:	f04f 0300 	mov.w	r3, #0
 8007e04:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007e08:	f04f 0300 	mov.w	r3, #0
 8007e0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007e10:	f001 f84c 	bl	8008eac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007e14:	f000 f93e 	bl	8008094 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8007e18:	f000 f9a0 	bl	800815c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007e1c:	f000 fae4 	bl	80083e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8007e20:	f000 fad0 	bl	80083c4 <MX_DMA_Init>
  MX_ADC1_Init();
 8007e24:	f000 f9cc 	bl	80081c0 <MX_ADC1_Init>
  MX_TIM2_Init();
 8007e28:	f000 fa7e 	bl	8008328 <MX_TIM2_Init>
  MX_USB_Device_Init();
 8007e2c:	f00d fc26 	bl	801567c <MX_USB_Device_Init>
  MX_I2C1_Init();
 8007e30:	f000 fa3a 	bl	80082a8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ////This begins the process of storing our ADC readings into the DMA. The DMA can be thought of a temporary storage location.
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) rawValues, 2);
 8007e34:	2202      	movs	r2, #2
 8007e36:	4989      	ldr	r1, [pc, #548]	@ (800805c <main+0x298>)
 8007e38:	4889      	ldr	r0, [pc, #548]	@ (8008060 <main+0x29c>)
 8007e3a:	f001 fc15 	bl	8009668 <HAL_ADC_Start_DMA>
    ////This begins our timer 2
  HAL_TIM_Base_Start_IT(&htim2);
 8007e3e:	4889      	ldr	r0, [pc, #548]	@ (8008064 <main+0x2a0>)
 8007e40:	f008 f83c 	bl	800febc <HAL_TIM_Base_Start_IT>
//  }

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_BLUE);
 8007e44:	2000      	movs	r0, #0
 8007e46:	f000 fed9 	bl	8008bfc <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
 8007e4a:	2001      	movs	r0, #1
 8007e4c:	f000 fed6 	bl	8008bfc <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8007e50:	2002      	movs	r0, #2
 8007e52:	f000 fed3 	bl	8008bfc <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 8007e56:	2101      	movs	r1, #1
 8007e58:	2000      	movs	r0, #0
 8007e5a:	f000 ff09 	bl	8008c70 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 8007e5e:	2101      	movs	r1, #1
 8007e60:	2001      	movs	r0, #1
 8007e62:	f000 ff05 	bl	8008c70 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW3, BUTTON_MODE_EXTI);
 8007e66:	2101      	movs	r1, #1
 8007e68:	2002      	movs	r0, #2
 8007e6a:	f000 ff01 	bl	8008c70 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8007e6e:	4b7e      	ldr	r3, [pc, #504]	@ (8008068 <main+0x2a4>)
 8007e70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007e74:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8007e76:	4b7c      	ldr	r3, [pc, #496]	@ (8008068 <main+0x2a4>)
 8007e78:	2200      	movs	r2, #0
 8007e7a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8007e7c:	4b7a      	ldr	r3, [pc, #488]	@ (8008068 <main+0x2a4>)
 8007e7e:	2200      	movs	r2, #0
 8007e80:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8007e82:	4b79      	ldr	r3, [pc, #484]	@ (8008068 <main+0x2a4>)
 8007e84:	2200      	movs	r2, #0
 8007e86:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8007e88:	4b77      	ldr	r3, [pc, #476]	@ (8008068 <main+0x2a4>)
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8007e8e:	4976      	ldr	r1, [pc, #472]	@ (8008068 <main+0x2a4>)
 8007e90:	2000      	movs	r0, #0
 8007e92:	f000 ff5d 	bl	8008d50 <BSP_COM_Init>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d001      	beq.n	8007ea0 <main+0xdc>
  {
    Error_Handler();
 8007e9c:	f000 fb8d 	bl	80085ba <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  /*                                                                          ********************************************************************* */
  printf("Before init");
 8007ea0:	4872      	ldr	r0, [pc, #456]	@ (800806c <main+0x2a8>)
 8007ea2:	f00e fe21 	bl	8016ae8 <iprintf>
  while (BMI160_init(imu_t) == 1); // waits for IMU to be ready
 8007ea6:	bf00      	nop
 8007ea8:	4b71      	ldr	r3, [pc, #452]	@ (8008070 <main+0x2ac>)
 8007eaa:	466c      	mov	r4, sp
 8007eac:	f103 0210 	add.w	r2, r3, #16
 8007eb0:	ca07      	ldmia	r2, {r0, r1, r2}
 8007eb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007eb6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007eb8:	f7ff fc74 	bl	80077a4 <BMI160_init>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d0f2      	beq.n	8007ea8 <main+0xe4>
  rslt = bmi2_interface_init(&bmi, BMI2_I2C_INTF);
 8007ec2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8007ec6:	2101      	movs	r1, #1
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f7fc f961 	bl	8004190 <bmi2_interface_init>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	f887 30cf 	strb.w	r3, [r7, #207]	@ 0xcf
  bmi2_error_codes_print_result(rslt);
 8007ed4:	f997 30cf 	ldrsb.w	r3, [r7, #207]	@ 0xcf
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f7fc f9a1 	bl	8004220 <bmi2_error_codes_print_result>
  rslt = bmi270_init(&bmi);
 8007ede:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7fb f98e 	bl	8003204 <bmi270_init>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	f887 30cf 	strb.w	r3, [r7, #207]	@ 0xcf
  bmi2_error_codes_print_result(rslt);
 8007eee:	f997 30cf 	ldrsb.w	r3, [r7, #207]	@ 0xcf
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f7fc f994 	bl	8004220 <bmi2_error_codes_print_result>
  rslt = set_accel_gyro_config(&bmi);
 8007ef8:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8007efc:	4618      	mov	r0, r3
 8007efe:	f000 fa80 	bl	8008402 <set_accel_gyro_config>
 8007f02:	4603      	mov	r3, r0
 8007f04:	f887 30cf 	strb.w	r3, [r7, #207]	@ 0xcf
  bmi2_error_codes_print_result(rslt);
 8007f08:	f997 30cf 	ldrsb.w	r3, [r7, #207]	@ 0xcf
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f7fc f987 	bl	8004220 <bmi2_error_codes_print_result>
  rslt = bmi2_sensor_enable(sensor_list, 2, &bmi);
 8007f12:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8007f16:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8007f1a:	2102      	movs	r1, #2
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f7f9 fa2b 	bl	8001378 <bmi2_sensor_enable>
 8007f22:	4603      	mov	r3, r0
 8007f24:	f887 30cf 	strb.w	r3, [r7, #207]	@ 0xcf
  bmi2_error_codes_print_result(rslt);
 8007f28:	f997 30cf 	ldrsb.w	r3, [r7, #207]	@ 0xcf
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f7fc f977 	bl	8004220 <bmi2_error_codes_print_result>
  config.type = BMI2_ACCEL;
 8007f32:	2300      	movs	r3, #0
 8007f34:	703b      	strb	r3, [r7, #0]

                  /* Get the accel configurations. */
                  rslt = bmi2_get_sensor_config(&config, 1, &bmi);
 8007f36:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8007f3a:	463b      	mov	r3, r7
 8007f3c:	2101      	movs	r1, #1
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f7f9 fb06 	bl	8001550 <bmi2_get_sensor_config>
 8007f44:	4603      	mov	r3, r0
 8007f46:	f887 30cf 	strb.w	r3, [r7, #207]	@ 0xcf
                  bmi2_error_codes_print_result(rslt);
 8007f4a:	f997 30cf 	ldrsb.w	r3, [r7, #207]	@ 0xcf
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f7fc f966 	bl	8004220 <bmi2_error_codes_print_result>

                  printf(
 8007f54:	4847      	ldr	r0, [pc, #284]	@ (8008074 <main+0x2b0>)
 8007f56:	f00e fe37 	bl	8016bc8 <puts>
                      "\nData set, Accel Range, Acc_Raw_X, Acc_Raw_Y, Acc_Raw_Z, Acc_ms2_X, Acc_ms2_Y, Acc_ms2_Z, Gyr_Raw_X, Gyr_Raw_Y, Gyr_Raw_Z, Gyro_DPS_X, Gyro_DPS_Y, Gyro_DPS_Z\n\n");
  printf("After init");
 8007f5a:	4847      	ldr	r0, [pc, #284]	@ (8008078 <main+0x2b4>)
 8007f5c:	f00e fdc4 	bl	8016ae8 <iprintf>

  if (imu_t.INIT_OK_i8 != TRUE){
 8007f60:	4b43      	ldr	r3, [pc, #268]	@ (8008070 <main+0x2ac>)
 8007f62:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d002      	beq.n	8007f70 <main+0x1ac>
	  printf("Stuck");
 8007f6a:	4844      	ldr	r0, [pc, #272]	@ (800807c <main+0x2b8>)
 8007f6c:	f00e fdbc 	bl	8016ae8 <iprintf>
	  //HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, SET);
  }
  printf("Now entering while...");
 8007f70:	4843      	ldr	r0, [pc, #268]	@ (8008080 <main+0x2bc>)
 8007f72:	f00e fdb9 	bl	8016ae8 <iprintf>
  while (1)
  {
	  bmi160ReadAccelGyro(&imu_t);
 8007f76:	483e      	ldr	r0, [pc, #248]	@ (8008070 <main+0x2ac>)
 8007f78:	f7ff fd06 	bl	8007988 <bmi160ReadAccelGyro>
	  //printf("Whileing!");
	  rslt = bmi2_get_sensor_data(&sensor_data, &bmi);
 8007f7c:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8007f80:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007f84:	4611      	mov	r1, r2
 8007f86:	4618      	mov	r0, r3
 8007f88:	f7f9 fc27 	bl	80017da <bmi2_get_sensor_data>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	f887 30cf 	strb.w	r3, [r7, #207]	@ 0xcf
	  bmi2_error_codes_print_result(rslt);
 8007f92:	f997 30cf 	ldrsb.w	r3, [r7, #207]	@ 0xcf
 8007f96:	4618      	mov	r0, r3
 8007f98:	f7fc f942 	bl	8004220 <bmi2_error_codes_print_result>
//	  printf("After get sensor...");
	  if (flag==1){
 8007f9c:	4b39      	ldr	r3, [pc, #228]	@ (8008084 <main+0x2c0>)
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d1e8      	bne.n	8007f76 <main+0x1b2>
//		  //snprintf(msg, sizeof(msg), "a: %.2f, g: %.2f", a_f32[0], g_f32[0]);
//		  //CDC_Transmit_FS((uint8_t *)msg, strlen(msg));

		  // BMI270
		  /* Converting lsb to meter per second squared for 16 bit accelerometer at 2G range. */
		  acc_x = lsb_to_mps2(sensor_data.acc.x, (float)2, bmi.resolution);
 8007fa4:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 8007fa8:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8007fac:	4611      	mov	r1, r2
 8007fae:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f000 fa7a 	bl	80084ac <lsb_to_mps2>
 8007fb8:	ed87 0a39 	vstr	s0, [r7, #228]	@ 0xe4
		  acc_y = lsb_to_mps2(sensor_data.acc.y, (float)2, bmi.resolution);
 8007fbc:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8007fc0:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8007fc4:	4611      	mov	r1, r2
 8007fc6:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f000 fa6e 	bl	80084ac <lsb_to_mps2>
 8007fd0:	ed87 0a38 	vstr	s0, [r7, #224]	@ 0xe0
		  acc_z = lsb_to_mps2(sensor_data.acc.z, (float)2, bmi.resolution);
 8007fd4:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 8007fd8:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8007fdc:	4611      	mov	r1, r2
 8007fde:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f000 fa62 	bl	80084ac <lsb_to_mps2>
 8007fe8:	ed87 0a37 	vstr	s0, [r7, #220]	@ 0xdc

		  /* Converting lsb to degree per second for 16 bit gyro at 2000dps range. */
		  gyr_x = lsb_to_dps(sensor_data.gyr.x, (float)2000, bmi.resolution);
 8007fec:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 8007ff0:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8007ff4:	4611      	mov	r1, r2
 8007ff6:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 8008088 <main+0x2c4>
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	f000 fa9e 	bl	800853c <lsb_to_dps>
 8008000:	ed87 0a36 	vstr	s0, [r7, #216]	@ 0xd8
		  gyr_y = lsb_to_dps(sensor_data.gyr.y, (float)2000, bmi.resolution);
 8008004:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8008008:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800800c:	4611      	mov	r1, r2
 800800e:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 8008088 <main+0x2c4>
 8008012:	4618      	mov	r0, r3
 8008014:	f000 fa92 	bl	800853c <lsb_to_dps>
 8008018:	ed87 0a35 	vstr	s0, [r7, #212]	@ 0xd4
		  gyr_z = lsb_to_dps(sensor_data.gyr.z, (float)2000, bmi.resolution);
 800801c:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008020:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8008024:	4611      	mov	r1, r2
 8008026:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8008088 <main+0x2c4>
 800802a:	4618      	mov	r0, r3
 800802c:	f000 fa86 	bl	800853c <lsb_to_dps>
 8008030:	ed87 0a34 	vstr	s0, [r7, #208]	@ 0xd0
//				 acc_z,
//				 gyr_x,
//				 gyr_y,
//				 gyr_z);

		  countertemp++;
 8008034:	4b15      	ldr	r3, [pc, #84]	@ (800808c <main+0x2c8>)
 8008036:	f993 3000 	ldrsb.w	r3, [r3]
 800803a:	b2db      	uxtb	r3, r3
 800803c:	3301      	adds	r3, #1
 800803e:	b2db      	uxtb	r3, r3
 8008040:	b25a      	sxtb	r2, r3
 8008042:	4b12      	ldr	r3, [pc, #72]	@ (800808c <main+0x2c8>)
 8008044:	701a      	strb	r2, [r3, #0]
		  printf("%d\r\n",countertemp);
 8008046:	4b11      	ldr	r3, [pc, #68]	@ (800808c <main+0x2c8>)
 8008048:	f993 3000 	ldrsb.w	r3, [r3]
 800804c:	4619      	mov	r1, r3
 800804e:	4810      	ldr	r0, [pc, #64]	@ (8008090 <main+0x2cc>)
 8008050:	f00e fd4a 	bl	8016ae8 <iprintf>


		  flag = 0;
 8008054:	4b0b      	ldr	r3, [pc, #44]	@ (8008084 <main+0x2c0>)
 8008056:	2200      	movs	r2, #0
 8008058:	701a      	strb	r2, [r3, #0]
	  bmi160ReadAccelGyro(&imu_t);
 800805a:	e78c      	b.n	8007f76 <main+0x1b2>
 800805c:	20000738 	.word	0x20000738
 8008060:	200005d0 	.word	0x200005d0
 8008064:	200006e8 	.word	0x200006e8
 8008068:	200005c0 	.word	0x200005c0
 800806c:	0801a92c 	.word	0x0801a92c
 8008070:	200005a0 	.word	0x200005a0
 8008074:	0801a938 	.word	0x0801a938
 8008078:	0801a9d8 	.word	0x0801a9d8
 800807c:	0801a9e4 	.word	0x0801a9e4
 8008080:	0801a9ec 	.word	0x0801a9ec
 8008084:	2000073c 	.word	0x2000073c
 8008088:	44fa0000 	.word	0x44fa0000
 800808c:	200005bc 	.word	0x200005bc
 8008090:	0801aa04 	.word	0x0801aa04

08008094 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b09a      	sub	sp, #104	@ 0x68
 8008098:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800809a:	f107 0320 	add.w	r3, r7, #32
 800809e:	2248      	movs	r2, #72	@ 0x48
 80080a0:	2100      	movs	r1, #0
 80080a2:	4618      	mov	r0, r3
 80080a4:	f00e fe70 	bl	8016d88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80080a8:	1d3b      	adds	r3, r7, #4
 80080aa:	2200      	movs	r2, #0
 80080ac:	601a      	str	r2, [r3, #0]
 80080ae:	605a      	str	r2, [r3, #4]
 80080b0:	609a      	str	r2, [r3, #8]
 80080b2:	60da      	str	r2, [r3, #12]
 80080b4:	611a      	str	r2, [r3, #16]
 80080b6:	615a      	str	r2, [r3, #20]
 80080b8:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80080ba:	4b27      	ldr	r3, [pc, #156]	@ (8008158 <SystemClock_Config+0xc4>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80080c2:	4a25      	ldr	r2, [pc, #148]	@ (8008158 <SystemClock_Config+0xc4>)
 80080c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80080c8:	6013      	str	r3, [r2, #0]
 80080ca:	4b23      	ldr	r3, [pc, #140]	@ (8008158 <SystemClock_Config+0xc4>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80080d2:	603b      	str	r3, [r7, #0]
 80080d4:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80080d6:	2303      	movs	r3, #3
 80080d8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80080da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80080de:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80080e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80080e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80080e6:	2340      	movs	r3, #64	@ 0x40
 80080e8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80080ea:	2302      	movs	r3, #2
 80080ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80080ee:	2303      	movs	r3, #3
 80080f0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80080f2:	2310      	movs	r3, #16
 80080f4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 8;
 80080f6:	2308      	movs	r3, #8
 80080f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80080fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80080fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8008100:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8008104:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8008106:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800810a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800810c:	f107 0320 	add.w	r3, r7, #32
 8008110:	4618      	mov	r0, r3
 8008112:	f006 fc43 	bl	800e99c <HAL_RCC_OscConfig>
 8008116:	4603      	mov	r3, r0
 8008118:	2b00      	cmp	r3, #0
 800811a:	d001      	beq.n	8008120 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800811c:	f000 fa4d 	bl	80085ba <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8008120:	236f      	movs	r3, #111	@ 0x6f
 8008122:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008124:	2303      	movs	r3, #3
 8008126:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008128:	2300      	movs	r3, #0
 800812a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800812c:	2300      	movs	r3, #0
 800812e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008130:	2300      	movs	r3, #0
 8008132:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8008134:	2380      	movs	r3, #128	@ 0x80
 8008136:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8008138:	2300      	movs	r3, #0
 800813a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800813c:	1d3b      	adds	r3, r7, #4
 800813e:	2103      	movs	r1, #3
 8008140:	4618      	mov	r0, r3
 8008142:	f006 ff9f 	bl	800f084 <HAL_RCC_ClockConfig>
 8008146:	4603      	mov	r3, r0
 8008148:	2b00      	cmp	r3, #0
 800814a:	d001      	beq.n	8008150 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 800814c:	f000 fa35 	bl	80085ba <Error_Handler>
  }
}
 8008150:	bf00      	nop
 8008152:	3768      	adds	r7, #104	@ 0x68
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}
 8008158:	58000400 	.word	0x58000400

0800815c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b094      	sub	sp, #80	@ 0x50
 8008160:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008162:	463b      	mov	r3, r7
 8008164:	2250      	movs	r2, #80	@ 0x50
 8008166:	2100      	movs	r1, #0
 8008168:	4618      	mov	r0, r3
 800816a:	f00e fe0d 	bl	8016d88 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_USB
 800816e:	f44f 5314 	mov.w	r3, #9472	@ 0x2500
 8008172:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 8008174:	2306      	movs	r3, #6
 8008176:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8008178:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800817c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 800817e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008182:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8008184:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8008188:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK|RCC_PLLSAI1_ADCCLK;
 800818a:	f04f 5388 	mov.w	r3, #285212672	@ 0x11000000
 800818e:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8008190:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008194:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8008196:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800819a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800819c:	2300      	movs	r3, #0
 800819e:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80081a0:	2300      	movs	r3, #0
 80081a2:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80081a4:	463b      	mov	r3, r7
 80081a6:	4618      	mov	r0, r3
 80081a8:	f007 fba9 	bl	800f8fe <HAL_RCCEx_PeriphCLKConfig>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d001      	beq.n	80081b6 <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 80081b2:	f000 fa02 	bl	80085ba <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80081b6:	bf00      	nop
 80081b8:	3750      	adds	r7, #80	@ 0x50
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
	...

080081c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b086      	sub	sp, #24
 80081c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80081c6:	463b      	mov	r3, r7
 80081c8:	2200      	movs	r2, #0
 80081ca:	601a      	str	r2, [r3, #0]
 80081cc:	605a      	str	r2, [r3, #4]
 80081ce:	609a      	str	r2, [r3, #8]
 80081d0:	60da      	str	r2, [r3, #12]
 80081d2:	611a      	str	r2, [r3, #16]
 80081d4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80081d6:	4b30      	ldr	r3, [pc, #192]	@ (8008298 <MX_ADC1_Init+0xd8>)
 80081d8:	4a30      	ldr	r2, [pc, #192]	@ (800829c <MX_ADC1_Init+0xdc>)
 80081da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80081dc:	4b2e      	ldr	r3, [pc, #184]	@ (8008298 <MX_ADC1_Init+0xd8>)
 80081de:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80081e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80081e4:	4b2c      	ldr	r3, [pc, #176]	@ (8008298 <MX_ADC1_Init+0xd8>)
 80081e6:	2200      	movs	r2, #0
 80081e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80081ea:	4b2b      	ldr	r3, [pc, #172]	@ (8008298 <MX_ADC1_Init+0xd8>)
 80081ec:	2200      	movs	r2, #0
 80081ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80081f0:	4b29      	ldr	r3, [pc, #164]	@ (8008298 <MX_ADC1_Init+0xd8>)
 80081f2:	2201      	movs	r2, #1
 80081f4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80081f6:	4b28      	ldr	r3, [pc, #160]	@ (8008298 <MX_ADC1_Init+0xd8>)
 80081f8:	2204      	movs	r2, #4
 80081fa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80081fc:	4b26      	ldr	r3, [pc, #152]	@ (8008298 <MX_ADC1_Init+0xd8>)
 80081fe:	2200      	movs	r2, #0
 8008200:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8008202:	4b25      	ldr	r3, [pc, #148]	@ (8008298 <MX_ADC1_Init+0xd8>)
 8008204:	2201      	movs	r2, #1
 8008206:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8008208:	4b23      	ldr	r3, [pc, #140]	@ (8008298 <MX_ADC1_Init+0xd8>)
 800820a:	2202      	movs	r2, #2
 800820c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800820e:	4b22      	ldr	r3, [pc, #136]	@ (8008298 <MX_ADC1_Init+0xd8>)
 8008210:	2200      	movs	r2, #0
 8008212:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008216:	4b20      	ldr	r3, [pc, #128]	@ (8008298 <MX_ADC1_Init+0xd8>)
 8008218:	2200      	movs	r2, #0
 800821a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800821c:	4b1e      	ldr	r3, [pc, #120]	@ (8008298 <MX_ADC1_Init+0xd8>)
 800821e:	2200      	movs	r2, #0
 8008220:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8008222:	4b1d      	ldr	r3, [pc, #116]	@ (8008298 <MX_ADC1_Init+0xd8>)
 8008224:	2201      	movs	r2, #1
 8008226:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800822a:	4b1b      	ldr	r3, [pc, #108]	@ (8008298 <MX_ADC1_Init+0xd8>)
 800822c:	2200      	movs	r2, #0
 800822e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8008230:	4b19      	ldr	r3, [pc, #100]	@ (8008298 <MX_ADC1_Init+0xd8>)
 8008232:	2200      	movs	r2, #0
 8008234:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8008238:	4817      	ldr	r0, [pc, #92]	@ (8008298 <MX_ADC1_Init+0xd8>)
 800823a:	f001 f8c9 	bl	80093d0 <HAL_ADC_Init>
 800823e:	4603      	mov	r3, r0
 8008240:	2b00      	cmp	r3, #0
 8008242:	d001      	beq.n	8008248 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8008244:	f000 f9b9 	bl	80085ba <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8008248:	4b15      	ldr	r3, [pc, #84]	@ (80082a0 <MX_ADC1_Init+0xe0>)
 800824a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800824c:	2306      	movs	r3, #6
 800824e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8008250:	2306      	movs	r3, #6
 8008252:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8008254:	237f      	movs	r3, #127	@ 0x7f
 8008256:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8008258:	2304      	movs	r3, #4
 800825a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800825c:	2300      	movs	r3, #0
 800825e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008260:	463b      	mov	r3, r7
 8008262:	4619      	mov	r1, r3
 8008264:	480c      	ldr	r0, [pc, #48]	@ (8008298 <MX_ADC1_Init+0xd8>)
 8008266:	f001 fc61 	bl	8009b2c <HAL_ADC_ConfigChannel>
 800826a:	4603      	mov	r3, r0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d001      	beq.n	8008274 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8008270:	f000 f9a3 	bl	80085ba <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8008274:	4b0b      	ldr	r3, [pc, #44]	@ (80082a4 <MX_ADC1_Init+0xe4>)
 8008276:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8008278:	230c      	movs	r3, #12
 800827a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800827c:	463b      	mov	r3, r7
 800827e:	4619      	mov	r1, r3
 8008280:	4805      	ldr	r0, [pc, #20]	@ (8008298 <MX_ADC1_Init+0xd8>)
 8008282:	f001 fc53 	bl	8009b2c <HAL_ADC_ConfigChannel>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d001      	beq.n	8008290 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 800828c:	f000 f995 	bl	80085ba <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8008290:	bf00      	nop
 8008292:	3718      	adds	r7, #24
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}
 8008298:	200005d0 	.word	0x200005d0
 800829c:	50040000 	.word	0x50040000
 80082a0:	04300002 	.word	0x04300002
 80082a4:	08600004 	.word	0x08600004

080082a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80082ac:	4b1b      	ldr	r3, [pc, #108]	@ (800831c <MX_I2C1_Init+0x74>)
 80082ae:	4a1c      	ldr	r2, [pc, #112]	@ (8008320 <MX_I2C1_Init+0x78>)
 80082b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 80082b2:	4b1a      	ldr	r3, [pc, #104]	@ (800831c <MX_I2C1_Init+0x74>)
 80082b4:	4a1b      	ldr	r2, [pc, #108]	@ (8008324 <MX_I2C1_Init+0x7c>)
 80082b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80082b8:	4b18      	ldr	r3, [pc, #96]	@ (800831c <MX_I2C1_Init+0x74>)
 80082ba:	2200      	movs	r2, #0
 80082bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80082be:	4b17      	ldr	r3, [pc, #92]	@ (800831c <MX_I2C1_Init+0x74>)
 80082c0:	2201      	movs	r2, #1
 80082c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80082c4:	4b15      	ldr	r3, [pc, #84]	@ (800831c <MX_I2C1_Init+0x74>)
 80082c6:	2200      	movs	r2, #0
 80082c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80082ca:	4b14      	ldr	r3, [pc, #80]	@ (800831c <MX_I2C1_Init+0x74>)
 80082cc:	2200      	movs	r2, #0
 80082ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80082d0:	4b12      	ldr	r3, [pc, #72]	@ (800831c <MX_I2C1_Init+0x74>)
 80082d2:	2200      	movs	r2, #0
 80082d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80082d6:	4b11      	ldr	r3, [pc, #68]	@ (800831c <MX_I2C1_Init+0x74>)
 80082d8:	2200      	movs	r2, #0
 80082da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80082dc:	4b0f      	ldr	r3, [pc, #60]	@ (800831c <MX_I2C1_Init+0x74>)
 80082de:	2200      	movs	r2, #0
 80082e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80082e2:	480e      	ldr	r0, [pc, #56]	@ (800831c <MX_I2C1_Init+0x74>)
 80082e4:	f002 fec5 	bl	800b072 <HAL_I2C_Init>
 80082e8:	4603      	mov	r3, r0
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d001      	beq.n	80082f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80082ee:	f000 f964 	bl	80085ba <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80082f2:	2100      	movs	r1, #0
 80082f4:	4809      	ldr	r0, [pc, #36]	@ (800831c <MX_I2C1_Init+0x74>)
 80082f6:	f004 f9e3 	bl	800c6c0 <HAL_I2CEx_ConfigAnalogFilter>
 80082fa:	4603      	mov	r3, r0
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d001      	beq.n	8008304 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8008300:	f000 f95b 	bl	80085ba <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8008304:	2100      	movs	r1, #0
 8008306:	4805      	ldr	r0, [pc, #20]	@ (800831c <MX_I2C1_Init+0x74>)
 8008308:	f004 fa25 	bl	800c756 <HAL_I2CEx_ConfigDigitalFilter>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d001      	beq.n	8008316 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8008312:	f000 f952 	bl	80085ba <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8008316:	bf00      	nop
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	20000694 	.word	0x20000694
 8008320:	40005400 	.word	0x40005400
 8008324:	10b17db5 	.word	0x10b17db5

08008328 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b088      	sub	sp, #32
 800832c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800832e:	f107 0310 	add.w	r3, r7, #16
 8008332:	2200      	movs	r2, #0
 8008334:	601a      	str	r2, [r3, #0]
 8008336:	605a      	str	r2, [r3, #4]
 8008338:	609a      	str	r2, [r3, #8]
 800833a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800833c:	1d3b      	adds	r3, r7, #4
 800833e:	2200      	movs	r2, #0
 8008340:	601a      	str	r2, [r3, #0]
 8008342:	605a      	str	r2, [r3, #4]
 8008344:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8008346:	4b1e      	ldr	r3, [pc, #120]	@ (80083c0 <MX_TIM2_Init+0x98>)
 8008348:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800834c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10;
 800834e:	4b1c      	ldr	r3, [pc, #112]	@ (80083c0 <MX_TIM2_Init+0x98>)
 8008350:	220a      	movs	r2, #10
 8008352:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008354:	4b1a      	ldr	r3, [pc, #104]	@ (80083c0 <MX_TIM2_Init+0x98>)
 8008356:	2200      	movs	r2, #0
 8008358:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64000-1;
 800835a:	4b19      	ldr	r3, [pc, #100]	@ (80083c0 <MX_TIM2_Init+0x98>)
 800835c:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8008360:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008362:	4b17      	ldr	r3, [pc, #92]	@ (80083c0 <MX_TIM2_Init+0x98>)
 8008364:	2200      	movs	r2, #0
 8008366:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008368:	4b15      	ldr	r3, [pc, #84]	@ (80083c0 <MX_TIM2_Init+0x98>)
 800836a:	2280      	movs	r2, #128	@ 0x80
 800836c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800836e:	4814      	ldr	r0, [pc, #80]	@ (80083c0 <MX_TIM2_Init+0x98>)
 8008370:	f007 fd4c 	bl	800fe0c <HAL_TIM_Base_Init>
 8008374:	4603      	mov	r3, r0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d001      	beq.n	800837e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800837a:	f000 f91e 	bl	80085ba <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800837e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008382:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8008384:	f107 0310 	add.w	r3, r7, #16
 8008388:	4619      	mov	r1, r3
 800838a:	480d      	ldr	r0, [pc, #52]	@ (80083c0 <MX_TIM2_Init+0x98>)
 800838c:	f007 feeb 	bl	8010166 <HAL_TIM_ConfigClockSource>
 8008390:	4603      	mov	r3, r0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d001      	beq.n	800839a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8008396:	f000 f910 	bl	80085ba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800839a:	2320      	movs	r3, #32
 800839c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800839e:	2300      	movs	r3, #0
 80083a0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80083a2:	1d3b      	adds	r3, r7, #4
 80083a4:	4619      	mov	r1, r3
 80083a6:	4806      	ldr	r0, [pc, #24]	@ (80083c0 <MX_TIM2_Init+0x98>)
 80083a8:	f008 f8da 	bl	8010560 <HAL_TIMEx_MasterConfigSynchronization>
 80083ac:	4603      	mov	r3, r0
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d001      	beq.n	80083b6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80083b2:	f000 f902 	bl	80085ba <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80083b6:	bf00      	nop
 80083b8:	3720      	adds	r7, #32
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}
 80083be:	bf00      	nop
 80083c0:	200006e8 	.word	0x200006e8

080083c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80083c8:	2004      	movs	r0, #4
 80083ca:	f7ff fc9f 	bl	8007d0c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80083ce:	2001      	movs	r0, #1
 80083d0:	f7ff fc9c 	bl	8007d0c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80083d4:	2200      	movs	r2, #0
 80083d6:	2100      	movs	r1, #0
 80083d8:	200b      	movs	r0, #11
 80083da:	f002 f988 	bl	800a6ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80083de:	200b      	movs	r0, #11
 80083e0:	f002 f99f 	bl	800a722 <HAL_NVIC_EnableIRQ>

}
 80083e4:	bf00      	nop
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80083ec:	2004      	movs	r0, #4
 80083ee:	f7ff fca6 	bl	8007d3e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80083f2:	2002      	movs	r0, #2
 80083f4:	f7ff fca3 	bl	8007d3e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80083f8:	2001      	movs	r0, #1
 80083fa:	f7ff fca0 	bl	8007d3e <LL_AHB2_GRP1_EnableClock>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80083fe:	bf00      	nop
 8008400:	bd80      	pop	{r7, pc}

08008402 <set_accel_gyro_config>:
	send_packet_joystick(x,y);
	HAL_Delay(delay);
}

static int8_t set_accel_gyro_config(struct bmi2_dev *bmi)
{
 8008402:	b580      	push	{r7, lr}
 8008404:	b0a0      	sub	sp, #128	@ 0x80
 8008406:	af00      	add	r7, sp, #0
 8008408:	6078      	str	r0, [r7, #4]

    /* Structure to define accelerometer and gyro configuration. */
    struct bmi2_sens_config config[2];

    /* Configure the type of feature. */
    config[ACCEL].type = BMI2_ACCEL;
 800840a:	2300      	movs	r3, #0
 800840c:	733b      	strb	r3, [r7, #12]
    config[GYRO].type = BMI2_GYRO;
 800840e:	2301      	movs	r3, #1
 8008410:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

    /* Get default configurations for the type of feature selected. */
    rslt = bmi270_set_sensor_config(config, 2, bmi);
 8008414:	f107 030c 	add.w	r3, r7, #12
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	2102      	movs	r1, #2
 800841c:	4618      	mov	r0, r3
 800841e:	f7fa ff4f 	bl	80032c0 <bmi270_set_sensor_config>
 8008422:	4603      	mov	r3, r0
 8008424:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    bmi2_error_codes_print_result(rslt);
 8008428:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800842c:	4618      	mov	r0, r3
 800842e:	f7fb fef7 	bl	8004220 <bmi2_error_codes_print_result>

    /* Map data ready interrupt to interrupt pin. */
    rslt = bmi2_map_data_int(BMI2_DRDY_INT, BMI2_INT1, bmi);
 8008432:	687a      	ldr	r2, [r7, #4]
 8008434:	2101      	movs	r1, #1
 8008436:	2004      	movs	r0, #4
 8008438:	f7f9 fa94 	bl	8001964 <bmi2_map_data_int>
 800843c:	4603      	mov	r3, r0
 800843e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    bmi2_error_codes_print_result(rslt);
 8008442:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 8008446:	4618      	mov	r0, r3
 8008448:	f7fb feea 	bl	8004220 <bmi2_error_codes_print_result>

    if (rslt == BMI2_OK)
 800844c:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 8008450:	2b00      	cmp	r3, #0
 8008452:	d125      	bne.n	80084a0 <set_accel_gyro_config+0x9e>
    {
        /* NOTE: The user can change the following configuration parameters according to their requirement. */
        /* Set Output Data Rate */
        config[ACCEL].cfg.acc.odr = BMI2_ACC_ODR_400HZ;
 8008454:	230a      	movs	r3, #10
 8008456:	743b      	strb	r3, [r7, #16]

        /* Gravity range of the sensor (+/- 2G, 4G, 8G, 16G). */
        config[ACCEL].cfg.acc.range = BMI2_ACC_RANGE_2G;
 8008458:	2300      	movs	r3, #0
 800845a:	74fb      	strb	r3, [r7, #19]
         * are averaged, resulting in 4 averaged samples.
         * Note1 : For more information, refer the datasheet.
         * Note2 : A higher number of averaged samples will result in a lower noise level of the signal, but
         * this has an adverse effect on the power consumed.
         */
        config[ACCEL].cfg.acc.bwp = BMI2_ACC_NORMAL_AVG4;
 800845c:	2302      	movs	r3, #2
 800845e:	747b      	strb	r3, [r7, #17]
         * There are two modes
         *  0 -> Ultra low power mode
         *  1 -> High performance mode(Default)
         * For more info refer datasheet.
         */
        config[ACCEL].cfg.acc.filter_perf = BMI2_PERF_OPT_MODE;
 8008460:	2301      	movs	r3, #1
 8008462:	74bb      	strb	r3, [r7, #18]

        /* The user can change the following configuration parameters according to their requirement. */
        /* Set Output Data Rate */
        config[GYRO].cfg.gyr.odr = BMI2_GYR_ODR_800HZ;
 8008464:	230b      	movs	r3, #11
 8008466:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

        /* Gyroscope Angular Rate Measurement Range.By default the range is 2000dps. */
        config[GYRO].cfg.gyr.range = BMI2_GYR_RANGE_2000;
 800846a:	2300      	movs	r3, #0
 800846c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c

        /* Gyroscope bandwidth parameters. By default the gyro bandwidth is in normal mode. */
        config[GYRO].cfg.gyr.bwp = BMI2_GYR_NORMAL_MODE;
 8008470:	2302      	movs	r3, #2
 8008472:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
        /* Enable/Disable the noise performance mode for precision yaw rate sensing
         * There are two modes
         *  0 -> Ultra low power mode(Default)
         *  1 -> High performance mode
         */
        config[GYRO].cfg.gyr.noise_perf = BMI2_POWER_OPT_MODE;
 8008476:	2300      	movs	r3, #0
 8008478:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
         * will be done based on above set bandwidth and ODR.
         * There are two modes
         *  0 -> Ultra low power mode
         *  1 -> High performance mode(Default)
         */
        config[GYRO].cfg.gyr.filter_perf = BMI2_PERF_OPT_MODE;
 800847c:	2301      	movs	r3, #1
 800847e:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

        /* Set the accel and gyro configurations. */
        rslt = bmi270_set_sensor_config(config, 2, bmi);
 8008482:	f107 030c 	add.w	r3, r7, #12
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	2102      	movs	r1, #2
 800848a:	4618      	mov	r0, r3
 800848c:	f7fa ff18 	bl	80032c0 <bmi270_set_sensor_config>
 8008490:	4603      	mov	r3, r0
 8008492:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
        bmi2_error_codes_print_result(rslt);
 8008496:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800849a:	4618      	mov	r0, r3
 800849c:	f7fb fec0 	bl	8004220 <bmi2_error_codes_print_result>
    }

    return rslt;
 80084a0:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3780      	adds	r7, #128	@ 0x80
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <lsb_to_mps2>:

static float lsb_to_mps2(int16_t val, float g_range, uint8_t bit_width)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b086      	sub	sp, #24
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	4603      	mov	r3, r0
 80084b4:	ed87 0a00 	vstr	s0, [r7]
 80084b8:	460a      	mov	r2, r1
 80084ba:	80fb      	strh	r3, [r7, #6]
 80084bc:	4613      	mov	r3, r2
 80084be:	717b      	strb	r3, [r7, #5]
    double power = 2;
 80084c0:	f04f 0200 	mov.w	r2, #0
 80084c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80084c8:	e9c7 2304 	strd	r2, r3, [r7, #16]

    float half_scale = (float)((pow((double)power, (double)bit_width) / 2.0f));
 80084cc:	797b      	ldrb	r3, [r7, #5]
 80084ce:	4618      	mov	r0, r3
 80084d0:	f7f7 fff0 	bl	80004b4 <__aeabi_ui2d>
 80084d4:	4602      	mov	r2, r0
 80084d6:	460b      	mov	r3, r1
 80084d8:	ec43 2b11 	vmov	d1, r2, r3
 80084dc:	ed97 0b04 	vldr	d0, [r7, #16]
 80084e0:	f010 fb16 	bl	8018b10 <pow>
 80084e4:	ec51 0b10 	vmov	r0, r1, d0
 80084e8:	f04f 0200 	mov.w	r2, #0
 80084ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80084f0:	f7f8 f984 	bl	80007fc <__aeabi_ddiv>
 80084f4:	4602      	mov	r2, r0
 80084f6:	460b      	mov	r3, r1
 80084f8:	4610      	mov	r0, r2
 80084fa:	4619      	mov	r1, r3
 80084fc:	f7f8 fb2c 	bl	8000b58 <__aeabi_d2f>
 8008500:	4603      	mov	r3, r0
 8008502:	60fb      	str	r3, [r7, #12]

    return (GRAVITY_EARTH * val * g_range) / half_scale;
 8008504:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008508:	ee07 3a90 	vmov	s15, r3
 800850c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008510:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8008538 <lsb_to_mps2+0x8c>
 8008514:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008518:	edd7 7a00 	vldr	s15, [r7]
 800851c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008520:	edd7 7a03 	vldr	s15, [r7, #12]
 8008524:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008528:	eef0 7a66 	vmov.f32	s15, s13
}
 800852c:	eeb0 0a67 	vmov.f32	s0, s15
 8008530:	3718      	adds	r7, #24
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	bf00      	nop
 8008538:	411ce80a 	.word	0x411ce80a

0800853c <lsb_to_dps>:
/*!
 * @brief This function converts lsb to degree per second for 16 bit gyro at
 * range 125, 250, 500, 1000 or 2000dps.
 */
static float lsb_to_dps(int16_t val, float dps, uint8_t bit_width)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b086      	sub	sp, #24
 8008540:	af00      	add	r7, sp, #0
 8008542:	4603      	mov	r3, r0
 8008544:	ed87 0a00 	vstr	s0, [r7]
 8008548:	460a      	mov	r2, r1
 800854a:	80fb      	strh	r3, [r7, #6]
 800854c:	4613      	mov	r3, r2
 800854e:	717b      	strb	r3, [r7, #5]
    double power = 2;
 8008550:	f04f 0200 	mov.w	r2, #0
 8008554:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008558:	e9c7 2304 	strd	r2, r3, [r7, #16]

    float half_scale = (float)((pow((double)power, (double)bit_width) / 2.0f));
 800855c:	797b      	ldrb	r3, [r7, #5]
 800855e:	4618      	mov	r0, r3
 8008560:	f7f7 ffa8 	bl	80004b4 <__aeabi_ui2d>
 8008564:	4602      	mov	r2, r0
 8008566:	460b      	mov	r3, r1
 8008568:	ec43 2b11 	vmov	d1, r2, r3
 800856c:	ed97 0b04 	vldr	d0, [r7, #16]
 8008570:	f010 face 	bl	8018b10 <pow>
 8008574:	ec51 0b10 	vmov	r0, r1, d0
 8008578:	f04f 0200 	mov.w	r2, #0
 800857c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008580:	f7f8 f93c 	bl	80007fc <__aeabi_ddiv>
 8008584:	4602      	mov	r2, r0
 8008586:	460b      	mov	r3, r1
 8008588:	4610      	mov	r0, r2
 800858a:	4619      	mov	r1, r3
 800858c:	f7f8 fae4 	bl	8000b58 <__aeabi_d2f>
 8008590:	4603      	mov	r3, r0
 8008592:	60fb      	str	r3, [r7, #12]

    return (dps / (half_scale)) * (val);
 8008594:	edd7 6a00 	vldr	s13, [r7]
 8008598:	edd7 7a03 	vldr	s15, [r7, #12]
 800859c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80085a4:	ee07 3a90 	vmov	s15, r3
 80085a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80085ac:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80085b0:	eeb0 0a67 	vmov.f32	s0, s15
 80085b4:	3718      	adds	r7, #24
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}

080085ba <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80085ba:	b480      	push	{r7}
 80085bc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80085be:	b672      	cpsid	i
}
 80085c0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80085c2:	bf00      	nop
 80085c4:	e7fd      	b.n	80085c2 <Error_Handler+0x8>

080085c6 <LL_AHB2_GRP1_EnableClock>:
{
 80085c6:	b480      	push	{r7}
 80085c8:	b085      	sub	sp, #20
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80085ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80085d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	4313      	orrs	r3, r2
 80085dc:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80085de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	4013      	ands	r3, r2
 80085e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80085ea:	68fb      	ldr	r3, [r7, #12]
}
 80085ec:	bf00      	nop
 80085ee:	3714      	adds	r7, #20
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b085      	sub	sp, #20
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8008600:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008604:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008606:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	4313      	orrs	r3, r2
 800860e:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8008610:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008614:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	4013      	ands	r3, r2
 800861a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800861c:	68fb      	ldr	r3, [r7, #12]
}
 800861e:	bf00      	nop
 8008620:	3714      	adds	r7, #20
 8008622:	46bd      	mov	sp, r7
 8008624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008628:	4770      	bx	lr

0800862a <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800862a:	b480      	push	{r7}
 800862c:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800862e:	bf00      	nop
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b088      	sub	sp, #32
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008640:	f107 030c 	add.w	r3, r7, #12
 8008644:	2200      	movs	r2, #0
 8008646:	601a      	str	r2, [r3, #0]
 8008648:	605a      	str	r2, [r3, #4]
 800864a:	609a      	str	r2, [r3, #8]
 800864c:	60da      	str	r2, [r3, #12]
 800864e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a26      	ldr	r2, [pc, #152]	@ (80086f0 <HAL_ADC_MspInit+0xb8>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d145      	bne.n	80086e6 <HAL_ADC_MspInit+0xae>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800865a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800865e:	f7ff ffb2 	bl	80085c6 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008662:	2004      	movs	r0, #4
 8008664:	f7ff ffaf 	bl	80085c6 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008668:	2303      	movs	r3, #3
 800866a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800866c:	2303      	movs	r3, #3
 800866e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008670:	2300      	movs	r3, #0
 8008672:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008674:	f107 030c 	add.w	r3, r7, #12
 8008678:	4619      	mov	r1, r3
 800867a:	481e      	ldr	r0, [pc, #120]	@ (80086f4 <HAL_ADC_MspInit+0xbc>)
 800867c:	f002 fb4e 	bl	800ad1c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8008680:	4b1d      	ldr	r3, [pc, #116]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 8008682:	4a1e      	ldr	r2, [pc, #120]	@ (80086fc <HAL_ADC_MspInit+0xc4>)
 8008684:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8008686:	4b1c      	ldr	r3, [pc, #112]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 8008688:	2205      	movs	r2, #5
 800868a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800868c:	4b1a      	ldr	r3, [pc, #104]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 800868e:	2200      	movs	r2, #0
 8008690:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8008692:	4b19      	ldr	r3, [pc, #100]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 8008694:	2200      	movs	r2, #0
 8008696:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8008698:	4b17      	ldr	r3, [pc, #92]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 800869a:	2280      	movs	r2, #128	@ 0x80
 800869c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800869e:	4b16      	ldr	r3, [pc, #88]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 80086a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80086a4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80086a6:	4b14      	ldr	r3, [pc, #80]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 80086a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80086ac:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80086ae:	4b12      	ldr	r3, [pc, #72]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 80086b0:	2220      	movs	r2, #32
 80086b2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80086b4:	4b10      	ldr	r3, [pc, #64]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 80086b6:	2200      	movs	r2, #0
 80086b8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80086ba:	480f      	ldr	r0, [pc, #60]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 80086bc:	f002 f84c 	bl	800a758 <HAL_DMA_Init>
 80086c0:	4603      	mov	r3, r0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d001      	beq.n	80086ca <HAL_ADC_MspInit+0x92>
    {
      Error_Handler();
 80086c6:	f7ff ff78 	bl	80085ba <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	4a0a      	ldr	r2, [pc, #40]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 80086ce:	64da      	str	r2, [r3, #76]	@ 0x4c
 80086d0:	4a09      	ldr	r2, [pc, #36]	@ (80086f8 <HAL_ADC_MspInit+0xc0>)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 2, 0);
 80086d6:	2200      	movs	r2, #0
 80086d8:	2102      	movs	r1, #2
 80086da:	2012      	movs	r0, #18
 80086dc:	f002 f807 	bl	800a6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80086e0:	2012      	movs	r0, #18
 80086e2:	f002 f81e 	bl	800a722 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80086e6:	bf00      	nop
 80086e8:	3720      	adds	r7, #32
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	bf00      	nop
 80086f0:	50040000 	.word	0x50040000
 80086f4:	48000800 	.word	0x48000800
 80086f8:	20000634 	.word	0x20000634
 80086fc:	40020008 	.word	0x40020008

08008700 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b09c      	sub	sp, #112	@ 0x70
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008708:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800870c:	2200      	movs	r2, #0
 800870e:	601a      	str	r2, [r3, #0]
 8008710:	605a      	str	r2, [r3, #4]
 8008712:	609a      	str	r2, [r3, #8]
 8008714:	60da      	str	r2, [r3, #12]
 8008716:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008718:	f107 030c 	add.w	r3, r7, #12
 800871c:	2250      	movs	r2, #80	@ 0x50
 800871e:	2100      	movs	r1, #0
 8008720:	4618      	mov	r0, r3
 8008722:	f00e fb31 	bl	8016d88 <memset>
  if(hi2c->Instance==I2C1)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a1f      	ldr	r2, [pc, #124]	@ (80087a8 <HAL_I2C_MspInit+0xa8>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d136      	bne.n	800879e <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8008730:	2304      	movs	r3, #4
 8008732:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8008734:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8008738:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800873a:	f107 030c 	add.w	r3, r7, #12
 800873e:	4618      	mov	r0, r3
 8008740:	f007 f8dd 	bl	800f8fe <HAL_RCCEx_PeriphCLKConfig>
 8008744:	4603      	mov	r3, r0
 8008746:	2b00      	cmp	r3, #0
 8008748:	d001      	beq.n	800874e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800874a:	f7ff ff36 	bl	80085ba <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800874e:	2002      	movs	r0, #2
 8008750:	f7ff ff39 	bl	80085c6 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8008754:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008758:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800875a:	2312      	movs	r3, #18
 800875c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800875e:	2300      	movs	r3, #0
 8008760:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008762:	2300      	movs	r3, #0
 8008764:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8008766:	2304      	movs	r3, #4
 8008768:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800876a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800876e:	4619      	mov	r1, r3
 8008770:	480e      	ldr	r0, [pc, #56]	@ (80087ac <HAL_I2C_MspInit+0xac>)
 8008772:	f002 fad3 	bl	800ad1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8008776:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800877a:	f7ff ff3d 	bl	80085f8 <LL_APB1_GRP1_EnableClock>
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800877e:	2200      	movs	r2, #0
 8008780:	2100      	movs	r1, #0
 8008782:	201e      	movs	r0, #30
 8008784:	f001 ffb3 	bl	800a6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8008788:	201e      	movs	r0, #30
 800878a:	f001 ffca 	bl	800a722 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800878e:	2200      	movs	r2, #0
 8008790:	2100      	movs	r1, #0
 8008792:	201f      	movs	r0, #31
 8008794:	f001 ffab 	bl	800a6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8008798:	201f      	movs	r0, #31
 800879a:	f001 ffc2 	bl	800a722 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800879e:	bf00      	nop
 80087a0:	3770      	adds	r7, #112	@ 0x70
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	40005400 	.word	0x40005400
 80087ac:	48000400 	.word	0x48000400

080087b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b082      	sub	sp, #8
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087c0:	d10a      	bne.n	80087d8 <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80087c2:	2001      	movs	r0, #1
 80087c4:	f7ff ff18 	bl	80085f8 <LL_APB1_GRP1_EnableClock>
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80087c8:	2200      	movs	r2, #0
 80087ca:	2100      	movs	r1, #0
 80087cc:	201c      	movs	r0, #28
 80087ce:	f001 ff8e 	bl	800a6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80087d2:	201c      	movs	r0, #28
 80087d4:	f001 ffa5 	bl	800a722 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80087d8:	bf00      	nop
 80087da:	3708      	adds	r7, #8
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}

080087e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80087e0:	b480      	push	{r7}
 80087e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80087e4:	bf00      	nop
 80087e6:	e7fd      	b.n	80087e4 <NMI_Handler+0x4>

080087e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80087e8:	b480      	push	{r7}
 80087ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80087ec:	bf00      	nop
 80087ee:	e7fd      	b.n	80087ec <HardFault_Handler+0x4>

080087f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80087f0:	b480      	push	{r7}
 80087f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80087f4:	bf00      	nop
 80087f6:	e7fd      	b.n	80087f4 <MemManage_Handler+0x4>

080087f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80087f8:	b480      	push	{r7}
 80087fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80087fc:	bf00      	nop
 80087fe:	e7fd      	b.n	80087fc <BusFault_Handler+0x4>

08008800 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008800:	b480      	push	{r7}
 8008802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008804:	bf00      	nop
 8008806:	e7fd      	b.n	8008804 <UsageFault_Handler+0x4>

08008808 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008808:	b480      	push	{r7}
 800880a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800880c:	bf00      	nop
 800880e:	46bd      	mov	sp, r7
 8008810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008814:	4770      	bx	lr

08008816 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008816:	b480      	push	{r7}
 8008818:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800881a:	bf00      	nop
 800881c:	46bd      	mov	sp, r7
 800881e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008822:	4770      	bx	lr

08008824 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008824:	b480      	push	{r7}
 8008826:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008828:	bf00      	nop
 800882a:	46bd      	mov	sp, r7
 800882c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008830:	4770      	bx	lr

08008832 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008832:	b580      	push	{r7, lr}
 8008834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008836:	f000 fb93 	bl	8008f60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800883a:	bf00      	nop
 800883c:	bd80      	pop	{r7, pc}

0800883e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800883e:	b580      	push	{r7, lr}
 8008840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW2_PIN);
 8008842:	2001      	movs	r0, #1
 8008844:	f002 fbf2 	bl	800b02c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8008848:	bf00      	nop
 800884a:	bd80      	pop	{r7, pc}

0800884c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW3_PIN);
 8008850:	2002      	movs	r0, #2
 8008852:	f002 fbeb 	bl	800b02c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8008856:	bf00      	nop
 8008858:	bd80      	pop	{r7, pc}

0800885a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800885a:	b580      	push	{r7, lr}
 800885c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW1_PIN);
 800885e:	2010      	movs	r0, #16
 8008860:	f002 fbe4 	bl	800b02c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8008864:	bf00      	nop
 8008866:	bd80      	pop	{r7, pc}

08008868 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800886c:	4802      	ldr	r0, [pc, #8]	@ (8008878 <DMA1_Channel1_IRQHandler+0x10>)
 800886e:	f002 f8f5 	bl	800aa5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008872:	bf00      	nop
 8008874:	bd80      	pop	{r7, pc}
 8008876:	bf00      	nop
 8008878:	20000634 	.word	0x20000634

0800887c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8008880:	4802      	ldr	r0, [pc, #8]	@ (800888c <ADC1_IRQHandler+0x10>)
 8008882:	f000 ff75 	bl	8009770 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8008886:	bf00      	nop
 8008888:	bd80      	pop	{r7, pc}
 800888a:	bf00      	nop
 800888c:	200005d0 	.word	0x200005d0

08008890 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt.
  */
void USB_HP_IRQHandler(void)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8008894:	4802      	ldr	r0, [pc, #8]	@ (80088a0 <USB_HP_IRQHandler+0x10>)
 8008896:	f004 f89a 	bl	800c9ce <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 800889a:	bf00      	nop
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	20001cc0 	.word	0x20001cc0

080088a4 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80088a8:	4802      	ldr	r0, [pc, #8]	@ (80088b4 <USB_LP_IRQHandler+0x10>)
 80088aa:	f004 f890 	bl	800c9ce <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80088ae:	bf00      	nop
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	20001cc0 	.word	0x20001cc0

080088b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80088bc:	4802      	ldr	r0, [pc, #8]	@ (80088c8 <TIM2_IRQHandler+0x10>)
 80088be:	f007 fb4b 	bl	800ff58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80088c2:	bf00      	nop
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	200006e8 	.word	0x200006e8

080088cc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80088d0:	4802      	ldr	r0, [pc, #8]	@ (80088dc <I2C1_EV_IRQHandler+0x10>)
 80088d2:	f002 fe77 	bl	800b5c4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80088d6:	bf00      	nop
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	20000694 	.word	0x20000694

080088e0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80088e4:	4802      	ldr	r0, [pc, #8]	@ (80088f0 <I2C1_ER_IRQHandler+0x10>)
 80088e6:	f002 fe87 	bl	800b5f8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80088ea:	bf00      	nop
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	20000694 	.word	0x20000694

080088f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80088f4:	b480      	push	{r7}
 80088f6:	af00      	add	r7, sp, #0
  return 1;
 80088f8:	2301      	movs	r3, #1
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	46bd      	mov	sp, r7
 80088fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008902:	4770      	bx	lr

08008904 <_kill>:

int _kill(int pid, int sig)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b082      	sub	sp, #8
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800890e:	f00e fa8d 	bl	8016e2c <__errno>
 8008912:	4603      	mov	r3, r0
 8008914:	2216      	movs	r2, #22
 8008916:	601a      	str	r2, [r3, #0]
  return -1;
 8008918:	f04f 33ff 	mov.w	r3, #4294967295
}
 800891c:	4618      	mov	r0, r3
 800891e:	3708      	adds	r7, #8
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}

08008924 <_exit>:

void _exit (int status)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b082      	sub	sp, #8
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800892c:	f04f 31ff 	mov.w	r1, #4294967295
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f7ff ffe7 	bl	8008904 <_kill>
  while (1) {}    /* Make sure we hang here */
 8008936:	bf00      	nop
 8008938:	e7fd      	b.n	8008936 <_exit+0x12>

0800893a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800893a:	b580      	push	{r7, lr}
 800893c:	b086      	sub	sp, #24
 800893e:	af00      	add	r7, sp, #0
 8008940:	60f8      	str	r0, [r7, #12]
 8008942:	60b9      	str	r1, [r7, #8]
 8008944:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008946:	2300      	movs	r3, #0
 8008948:	617b      	str	r3, [r7, #20]
 800894a:	e00a      	b.n	8008962 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800894c:	f3af 8000 	nop.w
 8008950:	4601      	mov	r1, r0
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	1c5a      	adds	r2, r3, #1
 8008956:	60ba      	str	r2, [r7, #8]
 8008958:	b2ca      	uxtb	r2, r1
 800895a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	3301      	adds	r3, #1
 8008960:	617b      	str	r3, [r7, #20]
 8008962:	697a      	ldr	r2, [r7, #20]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	429a      	cmp	r2, r3
 8008968:	dbf0      	blt.n	800894c <_read+0x12>
  }

  return len;
 800896a:	687b      	ldr	r3, [r7, #4]
}
 800896c:	4618      	mov	r0, r3
 800896e:	3718      	adds	r7, #24
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}

08008974 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b086      	sub	sp, #24
 8008978:	af00      	add	r7, sp, #0
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008980:	2300      	movs	r3, #0
 8008982:	617b      	str	r3, [r7, #20]
 8008984:	e009      	b.n	800899a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	1c5a      	adds	r2, r3, #1
 800898a:	60ba      	str	r2, [r7, #8]
 800898c:	781b      	ldrb	r3, [r3, #0]
 800898e:	4618      	mov	r0, r3
 8008990:	f000 fa40 	bl	8008e14 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	3301      	adds	r3, #1
 8008998:	617b      	str	r3, [r7, #20]
 800899a:	697a      	ldr	r2, [r7, #20]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	429a      	cmp	r2, r3
 80089a0:	dbf1      	blt.n	8008986 <_write+0x12>
  }
  return len;
 80089a2:	687b      	ldr	r3, [r7, #4]
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3718      	adds	r7, #24
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}

080089ac <_close>:

int _close(int file)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80089b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	370c      	adds	r7, #12
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr

080089c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b083      	sub	sp, #12
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80089d4:	605a      	str	r2, [r3, #4]
  return 0;
 80089d6:	2300      	movs	r3, #0
}
 80089d8:	4618      	mov	r0, r3
 80089da:	370c      	adds	r7, #12
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <_isatty>:

int _isatty(int file)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80089ec:	2301      	movs	r3, #1
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	370c      	adds	r7, #12
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr

080089fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80089fa:	b480      	push	{r7}
 80089fc:	b085      	sub	sp, #20
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	60f8      	str	r0, [r7, #12]
 8008a02:	60b9      	str	r1, [r7, #8]
 8008a04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8008a06:	2300      	movs	r3, #0
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3714      	adds	r7, #20
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b086      	sub	sp, #24
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008a1c:	4a14      	ldr	r2, [pc, #80]	@ (8008a70 <_sbrk+0x5c>)
 8008a1e:	4b15      	ldr	r3, [pc, #84]	@ (8008a74 <_sbrk+0x60>)
 8008a20:	1ad3      	subs	r3, r2, r3
 8008a22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008a28:	4b13      	ldr	r3, [pc, #76]	@ (8008a78 <_sbrk+0x64>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d102      	bne.n	8008a36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008a30:	4b11      	ldr	r3, [pc, #68]	@ (8008a78 <_sbrk+0x64>)
 8008a32:	4a12      	ldr	r2, [pc, #72]	@ (8008a7c <_sbrk+0x68>)
 8008a34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008a36:	4b10      	ldr	r3, [pc, #64]	@ (8008a78 <_sbrk+0x64>)
 8008a38:	681a      	ldr	r2, [r3, #0]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	693a      	ldr	r2, [r7, #16]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d207      	bcs.n	8008a54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008a44:	f00e f9f2 	bl	8016e2c <__errno>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	220c      	movs	r2, #12
 8008a4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8008a52:	e009      	b.n	8008a68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008a54:	4b08      	ldr	r3, [pc, #32]	@ (8008a78 <_sbrk+0x64>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008a5a:	4b07      	ldr	r3, [pc, #28]	@ (8008a78 <_sbrk+0x64>)
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	4413      	add	r3, r2
 8008a62:	4a05      	ldr	r2, [pc, #20]	@ (8008a78 <_sbrk+0x64>)
 8008a64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008a66:	68fb      	ldr	r3, [r7, #12]
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3718      	adds	r7, #24
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}
 8008a70:	20030000 	.word	0x20030000
 8008a74:	00000400 	.word	0x00000400
 8008a78:	20000740 	.word	0x20000740
 8008a7c:	20002308 	.word	0x20002308

08008a80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008a80:	b480      	push	{r7}
 8008a82:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8008a84:	4b24      	ldr	r3, [pc, #144]	@ (8008b18 <SystemInit+0x98>)
 8008a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a8a:	4a23      	ldr	r2, [pc, #140]	@ (8008b18 <SystemInit+0x98>)
 8008a8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8008a94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008a9e:	f043 0301 	orr.w	r3, r3, #1
 8008aa2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8008aa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008aa8:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8008aac:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8008aae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ab8:	4b18      	ldr	r3, [pc, #96]	@ (8008b1c <SystemInit+0x9c>)
 8008aba:	4013      	ands	r3, r2
 8008abc:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8008abe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ac2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ac6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008aca:	f023 0305 	bic.w	r3, r3, #5
 8008ace:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8008ad2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ad6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008ada:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008ade:	f023 0301 	bic.w	r3, r3, #1
 8008ae2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8008ae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008aea:	4a0d      	ldr	r2, [pc, #52]	@ (8008b20 <SystemInit+0xa0>)
 8008aec:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8008aee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008af2:	4a0b      	ldr	r2, [pc, #44]	@ (8008b20 <SystemInit+0xa0>)
 8008af4:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8008af6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008b00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008b04:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8008b06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	619a      	str	r2, [r3, #24]
}
 8008b0e:	bf00      	nop
 8008b10:	46bd      	mov	sp, r7
 8008b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b16:	4770      	bx	lr
 8008b18:	e000ed00 	.word	0xe000ed00
 8008b1c:	faf6fefb 	.word	0xfaf6fefb
 8008b20:	22041000 	.word	0x22041000

08008b24 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8008b24:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008b26:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008b28:	3304      	adds	r3, #4

08008b2a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008b2a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008b2c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8008b2e:	d3f9      	bcc.n	8008b24 <CopyDataInit>
  bx lr
 8008b30:	4770      	bx	lr

08008b32 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8008b32:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8008b34:	3004      	adds	r0, #4

08008b36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8008b36:	4288      	cmp	r0, r1
  bcc FillZerobss
 8008b38:	d3fb      	bcc.n	8008b32 <FillZerobss>
  bx lr
 8008b3a:	4770      	bx	lr

08008b3c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008b3c:	480c      	ldr	r0, [pc, #48]	@ (8008b70 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008b3e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8008b40:	f7ff ff9e 	bl	8008a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8008b44:	480b      	ldr	r0, [pc, #44]	@ (8008b74 <LoopForever+0x6>)
 8008b46:	490c      	ldr	r1, [pc, #48]	@ (8008b78 <LoopForever+0xa>)
 8008b48:	4a0c      	ldr	r2, [pc, #48]	@ (8008b7c <LoopForever+0xe>)
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	f7ff ffed 	bl	8008b2a <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8008b50:	480b      	ldr	r0, [pc, #44]	@ (8008b80 <LoopForever+0x12>)
 8008b52:	490c      	ldr	r1, [pc, #48]	@ (8008b84 <LoopForever+0x16>)
 8008b54:	4a0c      	ldr	r2, [pc, #48]	@ (8008b88 <LoopForever+0x1a>)
 8008b56:	2300      	movs	r3, #0
 8008b58:	f7ff ffe7 	bl	8008b2a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8008b5c:	480b      	ldr	r0, [pc, #44]	@ (8008b8c <LoopForever+0x1e>)
 8008b5e:	490c      	ldr	r1, [pc, #48]	@ (8008b90 <LoopForever+0x22>)
 8008b60:	2300      	movs	r3, #0
 8008b62:	f7ff ffe8 	bl	8008b36 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8008b66:	f00e f967 	bl	8016e38 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8008b6a:	f7ff f92b 	bl	8007dc4 <main>

08008b6e <LoopForever>:

LoopForever:
  b LoopForever
 8008b6e:	e7fe      	b.n	8008b6e <LoopForever>
  ldr   r0, =_estack
 8008b70:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8008b74:	20000008 	.word	0x20000008
 8008b78:	20000310 	.word	0x20000310
 8008b7c:	0801cf90 	.word	0x0801cf90
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8008b80:	20030000 	.word	0x20030000
 8008b84:	20030000 	.word	0x20030000
 8008b88:	0801d298 	.word	0x0801d298
  INIT_BSS _sbss, _ebss
 8008b8c:	20000310 	.word	0x20000310
 8008b90:	20002308 	.word	0x20002308

08008b94 <AES1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008b94:	e7fe      	b.n	8008b94 <AES1_IRQHandler>

08008b96 <LL_AHB2_GRP1_EnableClock>:
{
 8008b96:	b480      	push	{r7}
 8008b98:	b085      	sub	sp, #20
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8008b9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ba2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008ba4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	4313      	orrs	r3, r2
 8008bac:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8008bae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008bb2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	4013      	ands	r3, r2
 8008bb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008bba:	68fb      	ldr	r3, [r7, #12]
}
 8008bbc:	bf00      	nop
 8008bbe:	3714      	adds	r7, #20
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b085      	sub	sp, #20
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8008bd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008bd4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008bd6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8008be0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008be4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	4013      	ands	r3, r2
 8008bea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008bec:	68fb      	ldr	r3, [r7, #12]
}
 8008bee:	bf00      	nop
 8008bf0:	3714      	adds	r7, #20
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr
	...

08008bfc <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b088      	sub	sp, #32
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	4603      	mov	r3, r0
 8008c04:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8008c06:	f107 030c 	add.w	r3, r7, #12
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	601a      	str	r2, [r3, #0]
 8008c0e:	605a      	str	r2, [r3, #4]
 8008c10:	609a      	str	r2, [r3, #8]
 8008c12:	60da      	str	r2, [r3, #12]
 8008c14:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8008c16:	2002      	movs	r0, #2
 8008c18:	f7ff ffbd 	bl	8008b96 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN[Led];
 8008c1c:	79fb      	ldrb	r3, [r7, #7]
 8008c1e:	4a12      	ldr	r2, [pc, #72]	@ (8008c68 <BSP_LED_Init+0x6c>)
 8008c20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c24:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008c26:	2301      	movs	r3, #1
 8008c28:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008c2e:	2302      	movs	r3, #2
 8008c30:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpioinitstruct);
 8008c32:	79fb      	ldrb	r3, [r7, #7]
 8008c34:	4a0d      	ldr	r2, [pc, #52]	@ (8008c6c <BSP_LED_Init+0x70>)
 8008c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c3a:	f107 020c 	add.w	r2, r7, #12
 8008c3e:	4611      	mov	r1, r2
 8008c40:	4618      	mov	r0, r3
 8008c42:	f002 f86b 	bl	800ad1c <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8008c46:	79fb      	ldrb	r3, [r7, #7]
 8008c48:	4a08      	ldr	r2, [pc, #32]	@ (8008c6c <BSP_LED_Init+0x70>)
 8008c4a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8008c4e:	79fb      	ldrb	r3, [r7, #7]
 8008c50:	4a05      	ldr	r2, [pc, #20]	@ (8008c68 <BSP_LED_Init+0x6c>)
 8008c52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c56:	2200      	movs	r2, #0
 8008c58:	4619      	mov	r1, r3
 8008c5a:	f002 f9cf 	bl	800affc <HAL_GPIO_WritePin>
}
 8008c5e:	bf00      	nop
 8008c60:	3720      	adds	r7, #32
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop
 8008c68:	0801cbb4 	.word	0x0801cbb4
 8008c6c:	20000020 	.word	0x20000020

08008c70 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b088      	sub	sp, #32
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	4603      	mov	r3, r0
 8008c78:	460a      	mov	r2, r1
 8008c7a:	71fb      	strb	r3, [r7, #7]
 8008c7c:	4613      	mov	r3, r2
 8008c7e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpioinitstruct = {0};
 8008c80:	f107 030c 	add.w	r3, r7, #12
 8008c84:	2200      	movs	r2, #0
 8008c86:	601a      	str	r2, [r3, #0]
 8008c88:	605a      	str	r2, [r3, #4]
 8008c8a:	609a      	str	r2, [r3, #8]
 8008c8c:	60da      	str	r2, [r3, #12]
 8008c8e:	611a      	str	r2, [r3, #16]
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8008c90:	79fb      	ldrb	r3, [r7, #7]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d103      	bne.n	8008c9e <BSP_PB_Init+0x2e>
 8008c96:	2004      	movs	r0, #4
 8008c98:	f7ff ff7d 	bl	8008b96 <LL_AHB2_GRP1_EnableClock>
 8008c9c:	e00c      	b.n	8008cb8 <BSP_PB_Init+0x48>
 8008c9e:	79fb      	ldrb	r3, [r7, #7]
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d103      	bne.n	8008cac <BSP_PB_Init+0x3c>
 8008ca4:	2008      	movs	r0, #8
 8008ca6:	f7ff ff76 	bl	8008b96 <LL_AHB2_GRP1_EnableClock>
 8008caa:	e005      	b.n	8008cb8 <BSP_PB_Init+0x48>
 8008cac:	79fb      	ldrb	r3, [r7, #7]
 8008cae:	2b02      	cmp	r3, #2
 8008cb0:	d102      	bne.n	8008cb8 <BSP_PB_Init+0x48>
 8008cb2:	2008      	movs	r0, #8
 8008cb4:	f7ff ff6f 	bl	8008b96 <LL_AHB2_GRP1_EnableClock>
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8008cb8:	79bb      	ldrb	r3, [r7, #6]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d117      	bne.n	8008cee <BSP_PB_Init+0x7e>
  {
    /* Configure Button pin as input */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 8008cbe:	79fb      	ldrb	r3, [r7, #7]
 8008cc0:	4a20      	ldr	r2, [pc, #128]	@ (8008d44 <BSP_PB_Init+0xd4>)
 8008cc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008cc6:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Mode = GPIO_MODE_INPUT;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	613b      	str	r3, [r7, #16]
    gpioinitstruct.Pull = GPIO_PULLUP;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008cd0:	2302      	movs	r3, #2
 8008cd2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 8008cd4:	79fb      	ldrb	r3, [r7, #7]
 8008cd6:	4a1c      	ldr	r2, [pc, #112]	@ (8008d48 <BSP_PB_Init+0xd8>)
 8008cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008cdc:	f107 020c 	add.w	r2, r7, #12
 8008ce0:	4611      	mov	r1, r2
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f002 f81a 	bl	800ad1c <HAL_GPIO_Init>
    
    /* Wait Button pin startup stability */
    HAL_Delay(1);
 8008ce8:	2001      	movs	r0, #1
 8008cea:	f000 f965 	bl	8008fb8 <HAL_Delay>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8008cee:	79bb      	ldrb	r3, [r7, #6]
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d123      	bne.n	8008d3c <BSP_PB_Init+0xcc>
  {
    /* Configure Button pin as input with External interrupt */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 8008cf4:	79fb      	ldrb	r3, [r7, #7]
 8008cf6:	4a13      	ldr	r2, [pc, #76]	@ (8008d44 <BSP_PB_Init+0xd4>)
 8008cf8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008cfc:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Pull = GPIO_PULLUP;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Mode = GPIO_MODE_IT_FALLING; 
 8008d02:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8008d06:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 8008d08:	79fb      	ldrb	r3, [r7, #7]
 8008d0a:	4a0f      	ldr	r2, [pc, #60]	@ (8008d48 <BSP_PB_Init+0xd8>)
 8008d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d10:	f107 020c 	add.w	r2, r7, #12
 8008d14:	4611      	mov	r1, r2
 8008d16:	4618      	mov	r0, r3
 8008d18:	f002 f800 	bl	800ad1c <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8008d1c:	79fb      	ldrb	r3, [r7, #7]
 8008d1e:	4a0b      	ldr	r2, [pc, #44]	@ (8008d4c <BSP_PB_Init+0xdc>)
 8008d20:	5cd3      	ldrb	r3, [r2, r3]
 8008d22:	b25b      	sxtb	r3, r3
 8008d24:	2200      	movs	r2, #0
 8008d26:	210f      	movs	r1, #15
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f001 fce0 	bl	800a6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8008d2e:	79fb      	ldrb	r3, [r7, #7]
 8008d30:	4a06      	ldr	r2, [pc, #24]	@ (8008d4c <BSP_PB_Init+0xdc>)
 8008d32:	5cd3      	ldrb	r3, [r2, r3]
 8008d34:	b25b      	sxtb	r3, r3
 8008d36:	4618      	mov	r0, r3
 8008d38:	f001 fcf3 	bl	800a722 <HAL_NVIC_EnableIRQ>
  }
}
 8008d3c:	bf00      	nop
 8008d3e:	3720      	adds	r7, #32
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}
 8008d44:	0801cbbc 	.word	0x0801cbbc
 8008d48:	2000002c 	.word	0x2000002c
 8008d4c:	0801cbc4 	.word	0x0801cbc4

08008d50 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	4603      	mov	r3, r0
 8008d58:	6039      	str	r1, [r7, #0]
 8008d5a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8008d60:	79fb      	ldrb	r3, [r7, #7]
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d903      	bls.n	8008d6e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8008d66:	f06f 0301 	mvn.w	r3, #1
 8008d6a:	60fb      	str	r3, [r7, #12]
 8008d6c:	e018      	b.n	8008da0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8008d6e:	79fb      	ldrb	r3, [r7, #7]
 8008d70:	2294      	movs	r2, #148	@ 0x94
 8008d72:	fb02 f303 	mul.w	r3, r2, r3
 8008d76:	4a0d      	ldr	r2, [pc, #52]	@ (8008dac <BSP_COM_Init+0x5c>)
 8008d78:	4413      	add	r3, r2
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f000 f866 	bl	8008e4c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8008d80:	79fb      	ldrb	r3, [r7, #7]
 8008d82:	2294      	movs	r2, #148	@ 0x94
 8008d84:	fb02 f303 	mul.w	r3, r2, r3
 8008d88:	4a08      	ldr	r2, [pc, #32]	@ (8008dac <BSP_COM_Init+0x5c>)
 8008d8a:	4413      	add	r3, r2
 8008d8c:	6839      	ldr	r1, [r7, #0]
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f000 f80e 	bl	8008db0 <MX_LPUART1_Init>
 8008d94:	4603      	mov	r3, r0
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d002      	beq.n	8008da0 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8008d9a:	f06f 0303 	mvn.w	r3, #3
 8008d9e:	e000      	b.n	8008da2 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8008da0:	68fb      	ldr	r3, [r7, #12]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3710      	adds	r7, #16
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
 8008daa:	bf00      	nop
 8008dac:	20000744 	.word	0x20000744

08008db0 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b082      	sub	sp, #8
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8008dba:	4b15      	ldr	r3, [pc, #84]	@ (8008e10 <MX_LPUART1_Init+0x60>)
 8008dbc:	681a      	ldr	r2, [r3, #0]
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	681a      	ldr	r2, [r3, #0]
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	220c      	movs	r2, #12
 8008dce:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	895b      	ldrh	r3, [r3, #10]
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	685a      	ldr	r2, [r3, #4]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	891b      	ldrh	r3, [r3, #8]
 8008de6:	461a      	mov	r2, r3
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	899b      	ldrh	r3, [r3, #12]
 8008df0:	461a      	mov	r2, r3
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8008dfc:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f007 fc4c 	bl	801069c <HAL_UART_Init>
 8008e04:	4603      	mov	r3, r0
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3708      	adds	r7, #8
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}
 8008e0e:	bf00      	nop
 8008e10:	20000038 	.word	0x20000038

08008e14 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b082      	sub	sp, #8
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8008e1c:	4b09      	ldr	r3, [pc, #36]	@ (8008e44 <__io_putchar+0x30>)
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	461a      	mov	r2, r3
 8008e22:	2394      	movs	r3, #148	@ 0x94
 8008e24:	fb02 f303 	mul.w	r3, r2, r3
 8008e28:	4a07      	ldr	r2, [pc, #28]	@ (8008e48 <__io_putchar+0x34>)
 8008e2a:	1898      	adds	r0, r3, r2
 8008e2c:	1d39      	adds	r1, r7, #4
 8008e2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008e32:	2201      	movs	r2, #1
 8008e34:	f007 fc8c 	bl	8010750 <HAL_UART_Transmit>
  return ch;
 8008e38:	687b      	ldr	r3, [r7, #4]
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3708      	adds	r7, #8
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
 8008e42:	bf00      	nop
 8008e44:	200007d8 	.word	0x200007d8
 8008e48:	20000744 	.word	0x20000744

08008e4c <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b088      	sub	sp, #32
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8008e54:	2002      	movs	r0, #2
 8008e56:	f7ff fe9e 	bl	8008b96 <LL_AHB2_GRP1_EnableClock>
  COM1_RX_GPIO_CLK_ENABLE();
 8008e5a:	2002      	movs	r0, #2
 8008e5c:	f7ff fe9b 	bl	8008b96 <LL_AHB2_GRP1_EnableClock>

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8008e60:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8008e64:	f7ff feb0 	bl	8008bc8 <LL_APB2_GRP1_EnableClock>

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8008e68:	2340      	movs	r3, #64	@ 0x40
 8008e6a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8008e6c:	2302      	movs	r3, #2
 8008e6e:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8008e70:	2302      	movs	r3, #2
 8008e72:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8008e74:	2301      	movs	r3, #1
 8008e76:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8008e78:	2307      	movs	r3, #7
 8008e7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8008e7c:	f107 030c 	add.w	r3, r7, #12
 8008e80:	4619      	mov	r1, r3
 8008e82:	4809      	ldr	r0, [pc, #36]	@ (8008ea8 <COM1_MspInit+0x5c>)
 8008e84:	f001 ff4a 	bl	800ad1c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8008e88:	2380      	movs	r3, #128	@ 0x80
 8008e8a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8008e8c:	2302      	movs	r3, #2
 8008e8e:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8008e90:	2307      	movs	r3, #7
 8008e92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8008e94:	f107 030c 	add.w	r3, r7, #12
 8008e98:	4619      	mov	r1, r3
 8008e9a:	4803      	ldr	r0, [pc, #12]	@ (8008ea8 <COM1_MspInit+0x5c>)
 8008e9c:	f001 ff3e 	bl	800ad1c <HAL_GPIO_Init>
}
 8008ea0:	bf00      	nop
 8008ea2:	3720      	adds	r7, #32
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}
 8008ea8:	48000400 	.word	0x48000400

08008eac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b082      	sub	sp, #8
 8008eb0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8008ee8 <HAL_Init+0x3c>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4a0b      	ldr	r2, [pc, #44]	@ (8008ee8 <HAL_Init+0x3c>)
 8008ebc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ec0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008ec2:	2003      	movs	r0, #3
 8008ec4:	f001 fc08 	bl	800a6d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008ec8:	2000      	movs	r0, #0
 8008eca:	f000 f80f 	bl	8008eec <HAL_InitTick>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d002      	beq.n	8008eda <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	71fb      	strb	r3, [r7, #7]
 8008ed8:	e001      	b.n	8008ede <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008eda:	f7ff fba6 	bl	800862a <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008ede:	79fb      	ldrb	r3, [r7, #7]
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3708      	adds	r7, #8
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}
 8008ee8:	58004000 	.word	0x58004000

08008eec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b084      	sub	sp, #16
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8008ef8:	4b17      	ldr	r3, [pc, #92]	@ (8008f58 <HAL_InitTick+0x6c>)
 8008efa:	781b      	ldrb	r3, [r3, #0]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d024      	beq.n	8008f4a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8008f00:	f006 fa6c 	bl	800f3dc <HAL_RCC_GetHCLKFreq>
 8008f04:	4602      	mov	r2, r0
 8008f06:	4b14      	ldr	r3, [pc, #80]	@ (8008f58 <HAL_InitTick+0x6c>)
 8008f08:	781b      	ldrb	r3, [r3, #0]
 8008f0a:	4619      	mov	r1, r3
 8008f0c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008f10:	fbb3 f3f1 	udiv	r3, r3, r1
 8008f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f18:	4618      	mov	r0, r3
 8008f1a:	f001 fc10 	bl	800a73e <HAL_SYSTICK_Config>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d10f      	bne.n	8008f44 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2b0f      	cmp	r3, #15
 8008f28:	d809      	bhi.n	8008f3e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	6879      	ldr	r1, [r7, #4]
 8008f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f32:	f001 fbdc 	bl	800a6ee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008f36:	4a09      	ldr	r2, [pc, #36]	@ (8008f5c <HAL_InitTick+0x70>)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6013      	str	r3, [r2, #0]
 8008f3c:	e007      	b.n	8008f4e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	73fb      	strb	r3, [r7, #15]
 8008f42:	e004      	b.n	8008f4e <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	73fb      	strb	r3, [r7, #15]
 8008f48:	e001      	b.n	8008f4e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	3710      	adds	r7, #16
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}
 8008f58:	20000040 	.word	0x20000040
 8008f5c:	2000003c 	.word	0x2000003c

08008f60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008f60:	b480      	push	{r7}
 8008f62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008f64:	4b06      	ldr	r3, [pc, #24]	@ (8008f80 <HAL_IncTick+0x20>)
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	461a      	mov	r2, r3
 8008f6a:	4b06      	ldr	r3, [pc, #24]	@ (8008f84 <HAL_IncTick+0x24>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	4413      	add	r3, r2
 8008f70:	4a04      	ldr	r2, [pc, #16]	@ (8008f84 <HAL_IncTick+0x24>)
 8008f72:	6013      	str	r3, [r2, #0]
}
 8008f74:	bf00      	nop
 8008f76:	46bd      	mov	sp, r7
 8008f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7c:	4770      	bx	lr
 8008f7e:	bf00      	nop
 8008f80:	20000040 	.word	0x20000040
 8008f84:	200007dc 	.word	0x200007dc

08008f88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	af00      	add	r7, sp, #0
  return uwTick;
 8008f8c:	4b03      	ldr	r3, [pc, #12]	@ (8008f9c <HAL_GetTick+0x14>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr
 8008f9a:	bf00      	nop
 8008f9c:	200007dc 	.word	0x200007dc

08008fa0 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8008fa4:	4b03      	ldr	r3, [pc, #12]	@ (8008fb4 <HAL_GetTickPrio+0x14>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	46bd      	mov	sp, r7
 8008fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb0:	4770      	bx	lr
 8008fb2:	bf00      	nop
 8008fb4:	2000003c 	.word	0x2000003c

08008fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b084      	sub	sp, #16
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008fc0:	f7ff ffe2 	bl	8008f88 <HAL_GetTick>
 8008fc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fd0:	d005      	beq.n	8008fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8008ffc <HAL_Delay+0x44>)
 8008fd4:	781b      	ldrb	r3, [r3, #0]
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	4413      	add	r3, r2
 8008fdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008fde:	bf00      	nop
 8008fe0:	f7ff ffd2 	bl	8008f88 <HAL_GetTick>
 8008fe4:	4602      	mov	r2, r0
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	1ad3      	subs	r3, r2, r3
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d8f7      	bhi.n	8008fe0 <HAL_Delay+0x28>
  {
  }
}
 8008ff0:	bf00      	nop
 8008ff2:	bf00      	nop
 8008ff4:	3710      	adds	r7, #16
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}
 8008ffa:	bf00      	nop
 8008ffc:	20000040 	.word	0x20000040

08009000 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8009000:	b480      	push	{r7}
 8009002:	b083      	sub	sp, #12
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	431a      	orrs	r2, r3
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800901a:	bf00      	nop
 800901c:	370c      	adds	r7, #12
 800901e:	46bd      	mov	sp, r7
 8009020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009024:	4770      	bx	lr

08009026 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8009026:	b480      	push	{r7}
 8009028:	b083      	sub	sp, #12
 800902a:	af00      	add	r7, sp, #0
 800902c:	6078      	str	r0, [r7, #4]
 800902e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	431a      	orrs	r2, r3
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	609a      	str	r2, [r3, #8]
}
 8009040:	bf00      	nop
 8009042:	370c      	adds	r7, #12
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr

0800904c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800904c:	b480      	push	{r7}
 800904e:	b083      	sub	sp, #12
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800905c:	4618      	mov	r0, r3
 800905e:	370c      	adds	r7, #12
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8009068:	b480      	push	{r7}
 800906a:	b087      	sub	sp, #28
 800906c:	af00      	add	r7, sp, #0
 800906e:	60f8      	str	r0, [r7, #12]
 8009070:	60b9      	str	r1, [r7, #8]
 8009072:	607a      	str	r2, [r7, #4]
 8009074:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	3360      	adds	r3, #96	@ 0x60
 800907a:	461a      	mov	r2, r3
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	4413      	add	r3, r2
 8009082:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	681a      	ldr	r2, [r3, #0]
 8009088:	4b08      	ldr	r3, [pc, #32]	@ (80090ac <LL_ADC_SetOffset+0x44>)
 800908a:	4013      	ands	r3, r2
 800908c:	687a      	ldr	r2, [r7, #4]
 800908e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8009092:	683a      	ldr	r2, [r7, #0]
 8009094:	430a      	orrs	r2, r1
 8009096:	4313      	orrs	r3, r2
 8009098:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80090a0:	bf00      	nop
 80090a2:	371c      	adds	r7, #28
 80090a4:	46bd      	mov	sp, r7
 80090a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090aa:	4770      	bx	lr
 80090ac:	03fff000 	.word	0x03fff000

080090b0 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b085      	sub	sp, #20
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	3360      	adds	r3, #96	@ 0x60
 80090be:	461a      	mov	r2, r3
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	009b      	lsls	r3, r3, #2
 80090c4:	4413      	add	r3, r2
 80090c6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3714      	adds	r7, #20
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80090dc:	b480      	push	{r7}
 80090de:	b087      	sub	sp, #28
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	60f8      	str	r0, [r7, #12]
 80090e4:	60b9      	str	r1, [r7, #8]
 80090e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	3360      	adds	r3, #96	@ 0x60
 80090ec:	461a      	mov	r2, r3
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	009b      	lsls	r3, r3, #2
 80090f2:	4413      	add	r3, r2
 80090f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	431a      	orrs	r2, r3
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8009106:	bf00      	nop
 8009108:	371c      	adds	r7, #28
 800910a:	46bd      	mov	sp, r7
 800910c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009110:	4770      	bx	lr

08009112 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8009112:	b480      	push	{r7}
 8009114:	b083      	sub	sp, #12
 8009116:	af00      	add	r7, sp, #0
 8009118:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	68db      	ldr	r3, [r3, #12]
 800911e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009122:	2b00      	cmp	r3, #0
 8009124:	d101      	bne.n	800912a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009126:	2301      	movs	r3, #1
 8009128:	e000      	b.n	800912c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800912a:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800912c:	4618      	mov	r0, r3
 800912e:	370c      	adds	r7, #12
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr

08009138 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009138:	b480      	push	{r7}
 800913a:	b087      	sub	sp, #28
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	3330      	adds	r3, #48	@ 0x30
 8009148:	461a      	mov	r2, r3
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	0a1b      	lsrs	r3, r3, #8
 800914e:	009b      	lsls	r3, r3, #2
 8009150:	f003 030c 	and.w	r3, r3, #12
 8009154:	4413      	add	r3, r2
 8009156:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	f003 031f 	and.w	r3, r3, #31
 8009162:	211f      	movs	r1, #31
 8009164:	fa01 f303 	lsl.w	r3, r1, r3
 8009168:	43db      	mvns	r3, r3
 800916a:	401a      	ands	r2, r3
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	0e9b      	lsrs	r3, r3, #26
 8009170:	f003 011f 	and.w	r1, r3, #31
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	f003 031f 	and.w	r3, r3, #31
 800917a:	fa01 f303 	lsl.w	r3, r1, r3
 800917e:	431a      	orrs	r2, r3
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8009184:	bf00      	nop
 8009186:	371c      	adds	r7, #28
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr

08009190 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8009190:	b480      	push	{r7}
 8009192:	b083      	sub	sp, #12
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
#else
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG));
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	68db      	ldr	r3, [r3, #12]
 800919c:	f003 0303 	and.w	r3, r3, #3
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80091a0:	4618      	mov	r0, r3
 80091a2:	370c      	adds	r7, #12
 80091a4:	46bd      	mov	sp, r7
 80091a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091aa:	4770      	bx	lr

080091ac <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091b8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d101      	bne.n	80091c4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80091c0:	2301      	movs	r3, #1
 80091c2:	e000      	b.n	80091c6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80091c4:	2300      	movs	r3, #0
}
 80091c6:	4618      	mov	r0, r3
 80091c8:	370c      	adds	r7, #12
 80091ca:	46bd      	mov	sp, r7
 80091cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d0:	4770      	bx	lr

080091d2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80091d2:	b480      	push	{r7}
 80091d4:	b087      	sub	sp, #28
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	60f8      	str	r0, [r7, #12]
 80091da:	60b9      	str	r1, [r7, #8]
 80091dc:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	3314      	adds	r3, #20
 80091e2:	461a      	mov	r2, r3
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	0e5b      	lsrs	r3, r3, #25
 80091e8:	009b      	lsls	r3, r3, #2
 80091ea:	f003 0304 	and.w	r3, r3, #4
 80091ee:	4413      	add	r3, r2
 80091f0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	0d1b      	lsrs	r3, r3, #20
 80091fa:	f003 031f 	and.w	r3, r3, #31
 80091fe:	2107      	movs	r1, #7
 8009200:	fa01 f303 	lsl.w	r3, r1, r3
 8009204:	43db      	mvns	r3, r3
 8009206:	401a      	ands	r2, r3
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	0d1b      	lsrs	r3, r3, #20
 800920c:	f003 031f 	and.w	r3, r3, #31
 8009210:	6879      	ldr	r1, [r7, #4]
 8009212:	fa01 f303 	lsl.w	r3, r1, r3
 8009216:	431a      	orrs	r2, r3
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800921c:	bf00      	nop
 800921e:	371c      	adds	r7, #28
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr

08009228 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8009228:	b480      	push	{r7}
 800922a:	b085      	sub	sp, #20
 800922c:	af00      	add	r7, sp, #0
 800922e:	60f8      	str	r0, [r7, #12]
 8009230:	60b9      	str	r1, [r7, #8]
 8009232:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009240:	43db      	mvns	r3, r3
 8009242:	401a      	ands	r2, r3
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f003 0318 	and.w	r3, r3, #24
 800924a:	4908      	ldr	r1, [pc, #32]	@ (800926c <LL_ADC_SetChannelSingleDiff+0x44>)
 800924c:	40d9      	lsrs	r1, r3
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	400b      	ands	r3, r1
 8009252:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009256:	431a      	orrs	r2, r3
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800925e:	bf00      	nop
 8009260:	3714      	adds	r7, #20
 8009262:	46bd      	mov	sp, r7
 8009264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009268:	4770      	bx	lr
 800926a:	bf00      	nop
 800926c:	0007ffff 	.word	0x0007ffff

08009270 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009270:	b480      	push	{r7}
 8009272:	b083      	sub	sp, #12
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	689b      	ldr	r3, [r3, #8]
 800927c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8009280:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009284:	687a      	ldr	r2, [r7, #4]
 8009286:	6093      	str	r3, [r2, #8]
}
 8009288:	bf00      	nop
 800928a:	370c      	adds	r7, #12
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr

08009294 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8009294:	b480      	push	{r7}
 8009296:	b083      	sub	sp, #12
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	689b      	ldr	r3, [r3, #8]
 80092a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80092a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092a8:	d101      	bne.n	80092ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80092aa:	2301      	movs	r3, #1
 80092ac:	e000      	b.n	80092b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80092ae:	2300      	movs	r3, #0
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80092bc:	b480      	push	{r7}
 80092be:	b083      	sub	sp, #12
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80092cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80092d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80092d8:	bf00      	nop
 80092da:	370c      	adds	r7, #12
 80092dc:	46bd      	mov	sp, r7
 80092de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e2:	4770      	bx	lr

080092e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80092e4:	b480      	push	{r7}
 80092e6:	b083      	sub	sp, #12
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	689b      	ldr	r3, [r3, #8]
 80092f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80092f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092f8:	d101      	bne.n	80092fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80092fa:	2301      	movs	r3, #1
 80092fc:	e000      	b.n	8009300 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80092fe:	2300      	movs	r3, #0
}
 8009300:	4618      	mov	r0, r3
 8009302:	370c      	adds	r7, #12
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr

0800930c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800930c:	b480      	push	{r7}
 800930e:	b083      	sub	sp, #12
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800931c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009320:	f043 0201 	orr.w	r2, r3, #1
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009328:	bf00      	nop
 800932a:	370c      	adds	r7, #12
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr

08009334 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8009334:	b480      	push	{r7}
 8009336:	b083      	sub	sp, #12
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	f003 0301 	and.w	r3, r3, #1
 8009344:	2b01      	cmp	r3, #1
 8009346:	d101      	bne.n	800934c <LL_ADC_IsEnabled+0x18>
 8009348:	2301      	movs	r3, #1
 800934a:	e000      	b.n	800934e <LL_ADC_IsEnabled+0x1a>
 800934c:	2300      	movs	r3, #0
}
 800934e:	4618      	mov	r0, r3
 8009350:	370c      	adds	r7, #12
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr

0800935a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800935a:	b480      	push	{r7}
 800935c:	b083      	sub	sp, #12
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	689b      	ldr	r3, [r3, #8]
 8009366:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800936a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800936e:	f043 0204 	orr.w	r2, r3, #4
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8009376:	bf00      	nop
 8009378:	370c      	adds	r7, #12
 800937a:	46bd      	mov	sp, r7
 800937c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009380:	4770      	bx	lr

08009382 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009382:	b480      	push	{r7}
 8009384:	b083      	sub	sp, #12
 8009386:	af00      	add	r7, sp, #0
 8009388:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	f003 0304 	and.w	r3, r3, #4
 8009392:	2b04      	cmp	r3, #4
 8009394:	d101      	bne.n	800939a <LL_ADC_REG_IsConversionOngoing+0x18>
 8009396:	2301      	movs	r3, #1
 8009398:	e000      	b.n	800939c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800939a:	2300      	movs	r3, #0
}
 800939c:	4618      	mov	r0, r3
 800939e:	370c      	adds	r7, #12
 80093a0:	46bd      	mov	sp, r7
 80093a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a6:	4770      	bx	lr

080093a8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80093a8:	b480      	push	{r7}
 80093aa:	b083      	sub	sp, #12
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	689b      	ldr	r3, [r3, #8]
 80093b4:	f003 0308 	and.w	r3, r3, #8
 80093b8:	2b08      	cmp	r3, #8
 80093ba:	d101      	bne.n	80093c0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80093bc:	2301      	movs	r3, #1
 80093be:	e000      	b.n	80093c2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80093c0:	2300      	movs	r3, #0
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	370c      	adds	r7, #12
 80093c6:	46bd      	mov	sp, r7
 80093c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093cc:	4770      	bx	lr
	...

080093d0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b088      	sub	sp, #32
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80093d8:	2300      	movs	r3, #0
 80093da:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 80093dc:	2300      	movs	r3, #0
 80093de:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80093e0:	2300      	movs	r3, #0
 80093e2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d101      	bne.n	80093ee <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80093ea:	2301      	movs	r3, #1
 80093ec:	e12e      	b.n	800964c <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	691b      	ldr	r3, [r3, #16]
 80093f2:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d109      	bne.n	8009410 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f7ff f91b 	bl	8008638 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2200      	movs	r2, #0
 8009406:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2200      	movs	r2, #0
 800940c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4618      	mov	r0, r3
 8009416:	f7ff ff3d 	bl	8009294 <LL_ADC_IsDeepPowerDownEnabled>
 800941a:	4603      	mov	r3, r0
 800941c:	2b00      	cmp	r3, #0
 800941e:	d004      	beq.n	800942a <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4618      	mov	r0, r3
 8009426:	f7ff ff23 	bl	8009270 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4618      	mov	r0, r3
 8009430:	f7ff ff58 	bl	80092e4 <LL_ADC_IsInternalRegulatorEnabled>
 8009434:	4603      	mov	r3, r0
 8009436:	2b00      	cmp	r3, #0
 8009438:	d115      	bne.n	8009466 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4618      	mov	r0, r3
 8009440:	f7ff ff3c 	bl	80092bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009444:	4b83      	ldr	r3, [pc, #524]	@ (8009654 <HAL_ADC_Init+0x284>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	099b      	lsrs	r3, r3, #6
 800944a:	4a83      	ldr	r2, [pc, #524]	@ (8009658 <HAL_ADC_Init+0x288>)
 800944c:	fba2 2303 	umull	r2, r3, r2, r3
 8009450:	099b      	lsrs	r3, r3, #6
 8009452:	3301      	adds	r3, #1
 8009454:	005b      	lsls	r3, r3, #1
 8009456:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8009458:	e002      	b.n	8009460 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	3b01      	subs	r3, #1
 800945e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d1f9      	bne.n	800945a <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4618      	mov	r0, r3
 800946c:	f7ff ff3a 	bl	80092e4 <LL_ADC_IsInternalRegulatorEnabled>
 8009470:	4603      	mov	r3, r0
 8009472:	2b00      	cmp	r3, #0
 8009474:	d10d      	bne.n	8009492 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800947a:	f043 0210 	orr.w	r2, r3, #16
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009486:	f043 0201 	orr.w	r2, r3, #1
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800948e:	2301      	movs	r3, #1
 8009490:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4618      	mov	r0, r3
 8009498:	f7ff ff73 	bl	8009382 <LL_ADC_REG_IsConversionOngoing>
 800949c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094a2:	f003 0310 	and.w	r3, r3, #16
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	f040 80c7 	bne.w	800963a <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	f040 80c3 	bne.w	800963a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094b8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80094bc:	f043 0202 	orr.w	r2, r3, #2
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4618      	mov	r0, r3
 80094ca:	f7ff ff33 	bl	8009334 <LL_ADC_IsEnabled>
 80094ce:	4603      	mov	r3, r0
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d10b      	bne.n	80094ec <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80094d4:	4861      	ldr	r0, [pc, #388]	@ (800965c <HAL_ADC_Init+0x28c>)
 80094d6:	f7ff ff2d 	bl	8009334 <LL_ADC_IsEnabled>
 80094da:	4603      	mov	r3, r0
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d105      	bne.n	80094ec <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	4619      	mov	r1, r3
 80094e6:	485e      	ldr	r0, [pc, #376]	@ (8009660 <HAL_ADC_Init+0x290>)
 80094e8:	f7ff fd8a 	bl	8009000 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	7e5b      	ldrb	r3, [r3, #25]
 80094f0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80094f6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80094fc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8009502:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f893 3020 	ldrb.w	r3, [r3, #32]
 800950a:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 800950c:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800950e:	69ba      	ldr	r2, [r7, #24]
 8009510:	4313      	orrs	r3, r2
 8009512:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f893 3020 	ldrb.w	r3, [r3, #32]
 800951a:	2b01      	cmp	r3, #1
 800951c:	d106      	bne.n	800952c <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009522:	3b01      	subs	r3, #1
 8009524:	045b      	lsls	r3, r3, #17
 8009526:	69ba      	ldr	r2, [r7, #24]
 8009528:	4313      	orrs	r3, r2
 800952a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009530:	2b00      	cmp	r3, #0
 8009532:	d009      	beq.n	8009548 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009538:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009540:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009542:	69ba      	ldr	r2, [r7, #24]
 8009544:	4313      	orrs	r3, r2
 8009546:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	68da      	ldr	r2, [r3, #12]
 800954e:	4b45      	ldr	r3, [pc, #276]	@ (8009664 <HAL_ADC_Init+0x294>)
 8009550:	4013      	ands	r3, r2
 8009552:	687a      	ldr	r2, [r7, #4]
 8009554:	6812      	ldr	r2, [r2, #0]
 8009556:	69b9      	ldr	r1, [r7, #24]
 8009558:	430b      	orrs	r3, r1
 800955a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4618      	mov	r0, r3
 8009562:	f7ff ff0e 	bl	8009382 <LL_ADC_REG_IsConversionOngoing>
 8009566:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4618      	mov	r0, r3
 800956e:	f7ff ff1b 	bl	80093a8 <LL_ADC_INJ_IsConversionOngoing>
 8009572:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d13d      	bne.n	80095f6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d13a      	bne.n	80095f6 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8009584:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800958c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800958e:	4313      	orrs	r3, r2
 8009590:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	68db      	ldr	r3, [r3, #12]
 8009598:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800959c:	f023 0302 	bic.w	r3, r3, #2
 80095a0:	687a      	ldr	r2, [r7, #4]
 80095a2:	6812      	ldr	r2, [r2, #0]
 80095a4:	69b9      	ldr	r1, [r7, #24]
 80095a6:	430b      	orrs	r3, r1
 80095a8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d118      	bne.n	80095e6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	691b      	ldr	r3, [r3, #16]
 80095ba:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80095be:	f023 0304 	bic.w	r3, r3, #4
 80095c2:	687a      	ldr	r2, [r7, #4]
 80095c4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80095c6:	687a      	ldr	r2, [r7, #4]
 80095c8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80095ca:	4311      	orrs	r1, r2
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80095d0:	4311      	orrs	r1, r2
 80095d2:	687a      	ldr	r2, [r7, #4]
 80095d4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80095d6:	430a      	orrs	r2, r1
 80095d8:	431a      	orrs	r2, r3
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f042 0201 	orr.w	r2, r2, #1
 80095e2:	611a      	str	r2, [r3, #16]
 80095e4:	e007      	b.n	80095f6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	691a      	ldr	r2, [r3, #16]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f022 0201 	bic.w	r2, r2, #1
 80095f4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	691b      	ldr	r3, [r3, #16]
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d10c      	bne.n	8009618 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009604:	f023 010f 	bic.w	r1, r3, #15
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	69db      	ldr	r3, [r3, #28]
 800960c:	1e5a      	subs	r2, r3, #1
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	430a      	orrs	r2, r1
 8009614:	631a      	str	r2, [r3, #48]	@ 0x30
 8009616:	e007      	b.n	8009628 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f022 020f 	bic.w	r2, r2, #15
 8009626:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800962c:	f023 0303 	bic.w	r3, r3, #3
 8009630:	f043 0201 	orr.w	r2, r3, #1
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	655a      	str	r2, [r3, #84]	@ 0x54
 8009638:	e007      	b.n	800964a <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800963e:	f043 0210 	orr.w	r2, r3, #16
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8009646:	2301      	movs	r3, #1
 8009648:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800964a:	7ffb      	ldrb	r3, [r7, #31]
}
 800964c:	4618      	mov	r0, r3
 800964e:	3720      	adds	r7, #32
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}
 8009654:	2000001c 	.word	0x2000001c
 8009658:	053e2d63 	.word	0x053e2d63
 800965c:	50040000 	.word	0x50040000
 8009660:	50040300 	.word	0x50040300
 8009664:	fff0c007 	.word	0xfff0c007

08009668 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b086      	sub	sp, #24
 800966c:	af00      	add	r7, sp, #0
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4618      	mov	r0, r3
 800967a:	f7ff fe82 	bl	8009382 <LL_ADC_REG_IsConversionOngoing>
 800967e:	4603      	mov	r3, r0
 8009680:	2b00      	cmp	r3, #0
 8009682:	d167      	bne.n	8009754 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800968a:	2b01      	cmp	r3, #1
 800968c:	d101      	bne.n	8009692 <HAL_ADC_Start_DMA+0x2a>
 800968e:	2302      	movs	r3, #2
 8009690:	e063      	b.n	800975a <HAL_ADC_Start_DMA+0xf2>
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	2201      	movs	r2, #1
 8009696:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800969a:	68f8      	ldr	r0, [r7, #12]
 800969c:	f000 fe0c 	bl	800a2b8 <ADC_Enable>
 80096a0:	4603      	mov	r3, r0
 80096a2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80096a4:	7dfb      	ldrb	r3, [r7, #23]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d14f      	bne.n	800974a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096ae:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80096b2:	f023 0301 	bic.w	r3, r3, #1
 80096b6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d006      	beq.n	80096d8 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096ce:	f023 0206 	bic.w	r2, r3, #6
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	659a      	str	r2, [r3, #88]	@ 0x58
 80096d6:	e002      	b.n	80096de <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2200      	movs	r2, #0
 80096dc:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096e2:	4a20      	ldr	r2, [pc, #128]	@ (8009764 <HAL_ADC_Start_DMA+0xfc>)
 80096e4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ea:	4a1f      	ldr	r2, [pc, #124]	@ (8009768 <HAL_ADC_Start_DMA+0x100>)
 80096ec:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096f2:	4a1e      	ldr	r2, [pc, #120]	@ (800976c <HAL_ADC_Start_DMA+0x104>)
 80096f4:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	221c      	movs	r2, #28
 80096fc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2200      	movs	r2, #0
 8009702:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	685a      	ldr	r2, [r3, #4]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f042 0210 	orr.w	r2, r2, #16
 8009714:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if  defined(ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	68da      	ldr	r2, [r3, #12]
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f042 0201 	orr.w	r2, r2, #1
 8009724:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	3340      	adds	r3, #64	@ 0x40
 8009730:	4619      	mov	r1, r3
 8009732:	68ba      	ldr	r2, [r7, #8]
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f001 f8b7 	bl	800a8a8 <HAL_DMA_Start_IT>
 800973a:	4603      	mov	r3, r0
 800973c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	4618      	mov	r0, r3
 8009744:	f7ff fe09 	bl	800935a <LL_ADC_REG_StartConversion>
 8009748:	e006      	b.n	8009758 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2200      	movs	r2, #0
 800974e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8009752:	e001      	b.n	8009758 <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009754:	2302      	movs	r3, #2
 8009756:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009758:	7dfb      	ldrb	r3, [r7, #23]
}
 800975a:	4618      	mov	r0, r3
 800975c:	3718      	adds	r7, #24
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
 8009762:	bf00      	nop
 8009764:	0800a3ad 	.word	0x0800a3ad
 8009768:	0800a485 	.word	0x0800a485
 800976c:	0800a4a1 	.word	0x0800a4a1

08009770 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b088      	sub	sp, #32
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8009778:	2300      	movs	r3, #0
 800977a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800978c:	69bb      	ldr	r3, [r7, #24]
 800978e:	f003 0302 	and.w	r3, r3, #2
 8009792:	2b00      	cmp	r3, #0
 8009794:	d017      	beq.n	80097c6 <HAL_ADC_IRQHandler+0x56>
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	f003 0302 	and.w	r3, r3, #2
 800979c:	2b00      	cmp	r3, #0
 800979e:	d012      	beq.n	80097c6 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097a4:	f003 0310 	and.w	r3, r3, #16
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d105      	bne.n	80097b8 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097b0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 feb3 	bl	800a524 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2202      	movs	r2, #2
 80097c4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80097c6:	69bb      	ldr	r3, [r7, #24]
 80097c8:	f003 0304 	and.w	r3, r3, #4
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d004      	beq.n	80097da <HAL_ADC_IRQHandler+0x6a>
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	f003 0304 	and.w	r3, r3, #4
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d109      	bne.n	80097ee <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80097da:	69bb      	ldr	r3, [r7, #24]
 80097dc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d05d      	beq.n	80098a0 <HAL_ADC_IRQHandler+0x130>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	f003 0308 	and.w	r3, r3, #8
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d058      	beq.n	80098a0 <HAL_ADC_IRQHandler+0x130>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097f2:	f003 0310 	and.w	r3, r3, #16
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d105      	bne.n	8009806 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097fe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4618      	mov	r0, r3
 800980c:	f7ff fc81 	bl	8009112 <LL_ADC_REG_IsTriggerSourceSWStart>
 8009810:	4603      	mov	r3, r0
 8009812:	2b00      	cmp	r3, #0
 8009814:	d03d      	beq.n	8009892 <HAL_ADC_IRQHandler+0x122>
    {
      /* Carry on if continuous mode is disabled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
      if (READ_BIT (hadc->Instance->CFGR1, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
#else
      if (READ_BIT (hadc->Instance->CFGR, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	68db      	ldr	r3, [r3, #12]
 800981c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009820:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009824:	d035      	beq.n	8009892 <HAL_ADC_IRQHandler+0x122>
#endif /* ADC_SUPPORT_2_5_MSPS */
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f003 0308 	and.w	r3, r3, #8
 8009830:	2b08      	cmp	r3, #8
 8009832:	d12e      	bne.n	8009892 <HAL_ADC_IRQHandler+0x122>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4618      	mov	r0, r3
 800983a:	f7ff fda2 	bl	8009382 <LL_ADC_REG_IsConversionOngoing>
 800983e:	4603      	mov	r3, r0
 8009840:	2b00      	cmp	r3, #0
 8009842:	d11a      	bne.n	800987a <HAL_ADC_IRQHandler+0x10a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	685a      	ldr	r2, [r3, #4]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f022 020c 	bic.w	r2, r2, #12
 8009852:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009858:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009864:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009868:	2b00      	cmp	r3, #0
 800986a:	d112      	bne.n	8009892 <HAL_ADC_IRQHandler+0x122>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009870:	f043 0201 	orr.w	r2, r3, #1
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	655a      	str	r2, [r3, #84]	@ 0x54
 8009878:	e00b      	b.n	8009892 <HAL_ADC_IRQHandler+0x122>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800987e:	f043 0210 	orr.w	r2, r3, #16
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800988a:	f043 0201 	orr.w	r2, r3, #1
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009892:	6878      	ldr	r0, [r7, #4]
 8009894:	f000 f922 	bl	8009adc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	220c      	movs	r2, #12
 800989e:	601a      	str	r2, [r3, #0]

#if  defined(ADC_SUPPORT_2_5_MSPS)
/* Feature "ADC group injected" not available on ADC peripheral of this STM32WB device */
#else
  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80098a0:	69bb      	ldr	r3, [r7, #24]
 80098a2:	f003 0320 	and.w	r3, r3, #32
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d004      	beq.n	80098b4 <HAL_ADC_IRQHandler+0x144>
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	f003 0320 	and.w	r3, r3, #32
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d109      	bne.n	80098c8 <HAL_ADC_IRQHandler+0x158>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80098b4:	69bb      	ldr	r3, [r7, #24]
 80098b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d074      	beq.n	80099a8 <HAL_ADC_IRQHandler+0x238>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d06f      	beq.n	80099a8 <HAL_ADC_IRQHandler+0x238>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098cc:	f003 0310 	and.w	r3, r3, #16
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d105      	bne.n	80098e0 <HAL_ADC_IRQHandler+0x170>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098d8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4618      	mov	r0, r3
 80098e6:	f7ff fc61 	bl	80091ac <LL_ADC_INJ_IsTriggerSourceSWStart>
 80098ea:	6138      	str	r0, [r7, #16]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4618      	mov	r0, r3
 80098f2:	f7ff fc0e 	bl	8009112 <LL_ADC_REG_IsTriggerSourceSWStart>
 80098f6:	60f8      	str	r0, [r7, #12]
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	68db      	ldr	r3, [r3, #12]
 80098fe:	60bb      	str	r3, [r7, #8]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d049      	beq.n	800999a <HAL_ADC_IRQHandler+0x22a>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800990c:	2b00      	cmp	r3, #0
 800990e:	d007      	beq.n	8009920 <HAL_ADC_IRQHandler+0x1b0>
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d041      	beq.n	800999a <HAL_ADC_IRQHandler+0x22a>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800991c:	2b00      	cmp	r3, #0
 800991e:	d13c      	bne.n	800999a <HAL_ADC_IRQHandler+0x22a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800992a:	2b40      	cmp	r3, #64	@ 0x40
 800992c:	d135      	bne.n	800999a <HAL_ADC_IRQHandler+0x22a>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM) == 0UL)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	68db      	ldr	r3, [r3, #12]
 8009934:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009938:	2b00      	cmp	r3, #0
 800993a:	d12e      	bne.n	800999a <HAL_ADC_IRQHandler+0x22a>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4618      	mov	r0, r3
 8009942:	f7ff fd31 	bl	80093a8 <LL_ADC_INJ_IsConversionOngoing>
 8009946:	4603      	mov	r3, r0
 8009948:	2b00      	cmp	r3, #0
 800994a:	d11a      	bne.n	8009982 <HAL_ADC_IRQHandler+0x212>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	685a      	ldr	r2, [r3, #4]
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800995a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009960:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800996c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009970:	2b00      	cmp	r3, #0
 8009972:	d112      	bne.n	800999a <HAL_ADC_IRQHandler+0x22a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009978:	f043 0201 	orr.w	r2, r3, #1
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	655a      	str	r2, [r3, #84]	@ 0x54
 8009980:	e00b      	b.n	800999a <HAL_ADC_IRQHandler+0x22a>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009986:	f043 0210 	orr.w	r2, r3, #16
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009992:	f043 0201 	orr.w	r2, r3, #1
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f000 fd9a 	bl	800a4d4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	2260      	movs	r2, #96	@ 0x60
 80099a6:	601a      	str	r2, [r3, #0]
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80099a8:	69bb      	ldr	r3, [r7, #24]
 80099aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d011      	beq.n	80099d6 <HAL_ADC_IRQHandler+0x266>
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d00c      	beq.n	80099d6 <HAL_ADC_IRQHandler+0x266>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099c0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 f89b 	bl	8009b04 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	2280      	movs	r2, #128	@ 0x80
 80099d4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80099d6:	69bb      	ldr	r3, [r7, #24]
 80099d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d012      	beq.n	8009a06 <HAL_ADC_IRQHandler+0x296>
 80099e0:	697b      	ldr	r3, [r7, #20]
 80099e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d00d      	beq.n	8009a06 <HAL_ADC_IRQHandler+0x296>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 fd80 	bl	800a4fc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009a04:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8009a06:	69bb      	ldr	r3, [r7, #24]
 8009a08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d012      	beq.n	8009a36 <HAL_ADC_IRQHandler+0x2c6>
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d00d      	beq.n	8009a36 <HAL_ADC_IRQHandler+0x2c6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a1e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f000 fd72 	bl	800a510 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a34:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8009a36:	69bb      	ldr	r3, [r7, #24]
 8009a38:	f003 0310 	and.w	r3, r3, #16
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d02b      	beq.n	8009a98 <HAL_ADC_IRQHandler+0x328>
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	f003 0310 	and.w	r3, r3, #16
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d026      	beq.n	8009a98 <HAL_ADC_IRQHandler+0x328>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d102      	bne.n	8009a58 <HAL_ADC_IRQHandler+0x2e8>
    {
      overrun_error = 1UL;
 8009a52:	2301      	movs	r3, #1
 8009a54:	61fb      	str	r3, [r7, #28]
 8009a56:	e009      	b.n	8009a6c <HAL_ADC_IRQHandler+0x2fc>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f7ff fb97 	bl	8009190 <LL_ADC_REG_GetDMATransfer>
 8009a62:	4603      	mov	r3, r0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d001      	beq.n	8009a6c <HAL_ADC_IRQHandler+0x2fc>
      {
        overrun_error = 1UL;
 8009a68:	2301      	movs	r3, #1
 8009a6a:	61fb      	str	r3, [r7, #28]
      }
    }

    if (overrun_error == 1UL)
 8009a6c:	69fb      	ldr	r3, [r7, #28]
 8009a6e:	2b01      	cmp	r3, #1
 8009a70:	d10e      	bne.n	8009a90 <HAL_ADC_IRQHandler+0x320>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a76:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a82:	f043 0202 	orr.w	r2, r3, #2
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f000 f844 	bl	8009b18 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	2210      	movs	r2, #16
 8009a96:	601a      	str	r2, [r3, #0]

#if  defined(ADC_SUPPORT_2_5_MSPS)
/* Feature "ADC group injected" not available on ADC peripheral of this STM32WB device */
#else
  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8009a98:	69bb      	ldr	r3, [r7, #24]
 8009a9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d018      	beq.n	8009ad4 <HAL_ADC_IRQHandler+0x364>
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d013      	beq.n	8009ad4 <HAL_ADC_IRQHandler+0x364>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ab0:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009abc:	f043 0208 	orr.w	r2, r3, #8
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009acc:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f000 fd0a 	bl	800a4e8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

}
 8009ad4:	bf00      	nop
 8009ad6:	3720      	adds	r7, #32
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}

08009adc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b083      	sub	sp, #12
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8009ae4:	bf00      	nop
 8009ae6:	370c      	adds	r7, #12
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aee:	4770      	bx	lr

08009af0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b083      	sub	sp, #12
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8009af8:	bf00      	nop
 8009afa:	370c      	adds	r7, #12
 8009afc:	46bd      	mov	sp, r7
 8009afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b02:	4770      	bx	lr

08009b04 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b083      	sub	sp, #12
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8009b0c:	bf00      	nop
 8009b0e:	370c      	adds	r7, #12
 8009b10:	46bd      	mov	sp, r7
 8009b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b16:	4770      	bx	lr

08009b18 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b083      	sub	sp, #12
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8009b20:	bf00      	nop
 8009b22:	370c      	adds	r7, #12
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr

08009b2c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b0b6      	sub	sp, #216	@ 0xd8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
 8009b34:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009b36:	2300      	movs	r3, #0
 8009b38:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009b46:	2b01      	cmp	r3, #1
 8009b48:	d101      	bne.n	8009b4e <HAL_ADC_ConfigChannel+0x22>
 8009b4a:	2302      	movs	r3, #2
 8009b4c:	e39f      	b.n	800a28e <HAL_ADC_ConfigChannel+0x762>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2201      	movs	r2, #1
 8009b52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f7ff fc11 	bl	8009382 <LL_ADC_REG_IsConversionOngoing>
 8009b60:	4603      	mov	r3, r0
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	f040 8384 	bne.w	800a270 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6818      	ldr	r0, [r3, #0]
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	6859      	ldr	r1, [r3, #4]
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	461a      	mov	r2, r3
 8009b76:	f7ff fadf 	bl	8009138 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7ff fbff 	bl	8009382 <LL_ADC_REG_IsConversionOngoing>
 8009b84:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f7ff fc0b 	bl	80093a8 <LL_ADC_INJ_IsConversionOngoing>
 8009b92:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009b96:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	f040 81a6 	bne.w	8009eec <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009ba0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	f040 81a1 	bne.w	8009eec <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6818      	ldr	r0, [r3, #0]
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	6819      	ldr	r1, [r3, #0]
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	689b      	ldr	r3, [r3, #8]
 8009bb6:	461a      	mov	r2, r3
 8009bb8:	f7ff fb0b 	bl	80091d2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	695a      	ldr	r2, [r3, #20]
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	68db      	ldr	r3, [r3, #12]
 8009bc6:	08db      	lsrs	r3, r3, #3
 8009bc8:	f003 0303 	and.w	r3, r3, #3
 8009bcc:	005b      	lsls	r3, r3, #1
 8009bce:	fa02 f303 	lsl.w	r3, r2, r3
 8009bd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	691b      	ldr	r3, [r3, #16]
 8009bda:	2b04      	cmp	r3, #4
 8009bdc:	d00a      	beq.n	8009bf4 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6818      	ldr	r0, [r3, #0]
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	6919      	ldr	r1, [r3, #16]
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	681a      	ldr	r2, [r3, #0]
 8009bea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009bee:	f7ff fa3b 	bl	8009068 <LL_ADC_SetOffset>
 8009bf2:	e17b      	b.n	8009eec <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7ff fa58 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009c00:	4603      	mov	r3, r0
 8009c02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d10a      	bne.n	8009c20 <HAL_ADC_ConfigChannel+0xf4>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	2100      	movs	r1, #0
 8009c10:	4618      	mov	r0, r3
 8009c12:	f7ff fa4d 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009c16:	4603      	mov	r3, r0
 8009c18:	0e9b      	lsrs	r3, r3, #26
 8009c1a:	f003 021f 	and.w	r2, r3, #31
 8009c1e:	e01e      	b.n	8009c5e <HAL_ADC_ConfigChannel+0x132>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	2100      	movs	r1, #0
 8009c26:	4618      	mov	r0, r3
 8009c28:	f7ff fa42 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c32:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009c36:	fa93 f3a3 	rbit	r3, r3
 8009c3a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009c3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009c42:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8009c46:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d101      	bne.n	8009c52 <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8009c4e:	2320      	movs	r3, #32
 8009c50:	e004      	b.n	8009c5c <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 8009c52:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009c56:	fab3 f383 	clz	r3, r3
 8009c5a:	b2db      	uxtb	r3, r3
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d105      	bne.n	8009c76 <HAL_ADC_ConfigChannel+0x14a>
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	0e9b      	lsrs	r3, r3, #26
 8009c70:	f003 031f 	and.w	r3, r3, #31
 8009c74:	e018      	b.n	8009ca8 <HAL_ADC_ConfigChannel+0x17c>
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c7e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009c82:	fa93 f3a3 	rbit	r3, r3
 8009c86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8009c8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8009c92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d101      	bne.n	8009c9e <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8009c9a:	2320      	movs	r3, #32
 8009c9c:	e004      	b.n	8009ca8 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8009c9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009ca2:	fab3 f383 	clz	r3, r3
 8009ca6:	b2db      	uxtb	r3, r3
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d106      	bne.n	8009cba <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	2100      	movs	r1, #0
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	f7ff fa11 	bl	80090dc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	2101      	movs	r1, #1
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f7ff f9f5 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d10a      	bne.n	8009ce6 <HAL_ADC_ConfigChannel+0x1ba>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	2101      	movs	r1, #1
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f7ff f9ea 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	0e9b      	lsrs	r3, r3, #26
 8009ce0:	f003 021f 	and.w	r2, r3, #31
 8009ce4:	e01e      	b.n	8009d24 <HAL_ADC_ConfigChannel+0x1f8>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	2101      	movs	r1, #1
 8009cec:	4618      	mov	r0, r3
 8009cee:	f7ff f9df 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cf8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009cfc:	fa93 f3a3 	rbit	r3, r3
 8009d00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8009d04:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8009d0c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d101      	bne.n	8009d18 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8009d14:	2320      	movs	r3, #32
 8009d16:	e004      	b.n	8009d22 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8009d18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009d1c:	fab3 f383 	clz	r3, r3
 8009d20:	b2db      	uxtb	r3, r3
 8009d22:	461a      	mov	r2, r3
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d105      	bne.n	8009d3c <HAL_ADC_ConfigChannel+0x210>
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	0e9b      	lsrs	r3, r3, #26
 8009d36:	f003 031f 	and.w	r3, r3, #31
 8009d3a:	e018      	b.n	8009d6e <HAL_ADC_ConfigChannel+0x242>
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009d48:	fa93 f3a3 	rbit	r3, r3
 8009d4c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8009d50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009d54:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8009d58:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d101      	bne.n	8009d64 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8009d60:	2320      	movs	r3, #32
 8009d62:	e004      	b.n	8009d6e <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8009d64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009d68:	fab3 f383 	clz	r3, r3
 8009d6c:	b2db      	uxtb	r3, r3
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	d106      	bne.n	8009d80 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	2200      	movs	r2, #0
 8009d78:	2101      	movs	r1, #1
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f7ff f9ae 	bl	80090dc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	2102      	movs	r1, #2
 8009d86:	4618      	mov	r0, r3
 8009d88:	f7ff f992 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d10a      	bne.n	8009dac <HAL_ADC_ConfigChannel+0x280>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	2102      	movs	r1, #2
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	f7ff f987 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009da2:	4603      	mov	r3, r0
 8009da4:	0e9b      	lsrs	r3, r3, #26
 8009da6:	f003 021f 	and.w	r2, r3, #31
 8009daa:	e01e      	b.n	8009dea <HAL_ADC_ConfigChannel+0x2be>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	2102      	movs	r1, #2
 8009db2:	4618      	mov	r0, r3
 8009db4:	f7ff f97c 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009db8:	4603      	mov	r3, r0
 8009dba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009dbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009dc2:	fa93 f3a3 	rbit	r3, r3
 8009dc6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8009dca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009dce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8009dd2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d101      	bne.n	8009dde <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8009dda:	2320      	movs	r3, #32
 8009ddc:	e004      	b.n	8009de8 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8009dde:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009de2:	fab3 f383 	clz	r3, r3
 8009de6:	b2db      	uxtb	r3, r3
 8009de8:	461a      	mov	r2, r3
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d105      	bne.n	8009e02 <HAL_ADC_ConfigChannel+0x2d6>
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	0e9b      	lsrs	r3, r3, #26
 8009dfc:	f003 031f 	and.w	r3, r3, #31
 8009e00:	e016      	b.n	8009e30 <HAL_ADC_ConfigChannel+0x304>
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009e0e:	fa93 f3a3 	rbit	r3, r3
 8009e12:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8009e14:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009e16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8009e1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d101      	bne.n	8009e26 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8009e22:	2320      	movs	r3, #32
 8009e24:	e004      	b.n	8009e30 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8009e26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e2a:	fab3 f383 	clz	r3, r3
 8009e2e:	b2db      	uxtb	r3, r3
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d106      	bne.n	8009e42 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	2102      	movs	r1, #2
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f7ff f94d 	bl	80090dc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	2103      	movs	r1, #3
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f7ff f931 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009e4e:	4603      	mov	r3, r0
 8009e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d10a      	bne.n	8009e6e <HAL_ADC_ConfigChannel+0x342>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	2103      	movs	r1, #3
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f7ff f926 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009e64:	4603      	mov	r3, r0
 8009e66:	0e9b      	lsrs	r3, r3, #26
 8009e68:	f003 021f 	and.w	r2, r3, #31
 8009e6c:	e017      	b.n	8009e9e <HAL_ADC_ConfigChannel+0x372>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	2103      	movs	r1, #3
 8009e74:	4618      	mov	r0, r3
 8009e76:	f7ff f91b 	bl	80090b0 <LL_ADC_GetOffsetChannel>
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009e80:	fa93 f3a3 	rbit	r3, r3
 8009e84:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009e86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009e88:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8009e8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d101      	bne.n	8009e94 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8009e90:	2320      	movs	r3, #32
 8009e92:	e003      	b.n	8009e9c <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8009e94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009e96:	fab3 f383 	clz	r3, r3
 8009e9a:	b2db      	uxtb	r3, r3
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d105      	bne.n	8009eb6 <HAL_ADC_ConfigChannel+0x38a>
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	0e9b      	lsrs	r3, r3, #26
 8009eb0:	f003 031f 	and.w	r3, r3, #31
 8009eb4:	e011      	b.n	8009eda <HAL_ADC_ConfigChannel+0x3ae>
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ebc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ebe:	fa93 f3a3 	rbit	r3, r3
 8009ec2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8009ec4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ec6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8009ec8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d101      	bne.n	8009ed2 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8009ece:	2320      	movs	r3, #32
 8009ed0:	e003      	b.n	8009eda <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8009ed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ed4:	fab3 f383 	clz	r3, r3
 8009ed8:	b2db      	uxtb	r3, r3
 8009eda:	429a      	cmp	r2, r3
 8009edc:	d106      	bne.n	8009eec <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	2103      	movs	r1, #3
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f7ff f8f8 	bl	80090dc <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	f7ff fa1f 	bl	8009334 <LL_ADC_IsEnabled>
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	f040 81c2 	bne.w	800a282 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6818      	ldr	r0, [r3, #0]
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	6819      	ldr	r1, [r3, #0]
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	68db      	ldr	r3, [r3, #12]
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	f7ff f98c 	bl	8009228 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	68db      	ldr	r3, [r3, #12]
 8009f14:	4a8e      	ldr	r2, [pc, #568]	@ (800a150 <HAL_ADC_ConfigChannel+0x624>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	f040 8130 	bne.w	800a17c <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d10b      	bne.n	8009f44 <HAL_ADC_ConfigChannel+0x418>
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	0e9b      	lsrs	r3, r3, #26
 8009f32:	3301      	adds	r3, #1
 8009f34:	f003 031f 	and.w	r3, r3, #31
 8009f38:	2b09      	cmp	r3, #9
 8009f3a:	bf94      	ite	ls
 8009f3c:	2301      	movls	r3, #1
 8009f3e:	2300      	movhi	r3, #0
 8009f40:	b2db      	uxtb	r3, r3
 8009f42:	e019      	b.n	8009f78 <HAL_ADC_ConfigChannel+0x44c>
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f4c:	fa93 f3a3 	rbit	r3, r3
 8009f50:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009f52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f54:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009f56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d101      	bne.n	8009f60 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8009f5c:	2320      	movs	r3, #32
 8009f5e:	e003      	b.n	8009f68 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8009f60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009f62:	fab3 f383 	clz	r3, r3
 8009f66:	b2db      	uxtb	r3, r3
 8009f68:	3301      	adds	r3, #1
 8009f6a:	f003 031f 	and.w	r3, r3, #31
 8009f6e:	2b09      	cmp	r3, #9
 8009f70:	bf94      	ite	ls
 8009f72:	2301      	movls	r3, #1
 8009f74:	2300      	movhi	r3, #0
 8009f76:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d079      	beq.n	800a070 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d107      	bne.n	8009f98 <HAL_ADC_ConfigChannel+0x46c>
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	0e9b      	lsrs	r3, r3, #26
 8009f8e:	3301      	adds	r3, #1
 8009f90:	069b      	lsls	r3, r3, #26
 8009f92:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009f96:	e015      	b.n	8009fc4 <HAL_ADC_ConfigChannel+0x498>
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009fa0:	fa93 f3a3 	rbit	r3, r3
 8009fa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8009fa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fa8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8009faa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d101      	bne.n	8009fb4 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8009fb0:	2320      	movs	r3, #32
 8009fb2:	e003      	b.n	8009fbc <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8009fb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009fb6:	fab3 f383 	clz	r3, r3
 8009fba:	b2db      	uxtb	r3, r3
 8009fbc:	3301      	adds	r3, #1
 8009fbe:	069b      	lsls	r3, r3, #26
 8009fc0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d109      	bne.n	8009fe4 <HAL_ADC_ConfigChannel+0x4b8>
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	0e9b      	lsrs	r3, r3, #26
 8009fd6:	3301      	adds	r3, #1
 8009fd8:	f003 031f 	and.w	r3, r3, #31
 8009fdc:	2101      	movs	r1, #1
 8009fde:	fa01 f303 	lsl.w	r3, r1, r3
 8009fe2:	e017      	b.n	800a014 <HAL_ADC_ConfigChannel+0x4e8>
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009fea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009fec:	fa93 f3a3 	rbit	r3, r3
 8009ff0:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8009ff2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ff4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8009ff6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d101      	bne.n	800a000 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8009ffc:	2320      	movs	r3, #32
 8009ffe:	e003      	b.n	800a008 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 800a000:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a002:	fab3 f383 	clz	r3, r3
 800a006:	b2db      	uxtb	r3, r3
 800a008:	3301      	adds	r3, #1
 800a00a:	f003 031f 	and.w	r3, r3, #31
 800a00e:	2101      	movs	r1, #1
 800a010:	fa01 f303 	lsl.w	r3, r1, r3
 800a014:	ea42 0103 	orr.w	r1, r2, r3
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a020:	2b00      	cmp	r3, #0
 800a022:	d10a      	bne.n	800a03a <HAL_ADC_ConfigChannel+0x50e>
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	0e9b      	lsrs	r3, r3, #26
 800a02a:	3301      	adds	r3, #1
 800a02c:	f003 021f 	and.w	r2, r3, #31
 800a030:	4613      	mov	r3, r2
 800a032:	005b      	lsls	r3, r3, #1
 800a034:	4413      	add	r3, r2
 800a036:	051b      	lsls	r3, r3, #20
 800a038:	e018      	b.n	800a06c <HAL_ADC_ConfigChannel+0x540>
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a042:	fa93 f3a3 	rbit	r3, r3
 800a046:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800a048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a04a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800a04c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d101      	bne.n	800a056 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800a052:	2320      	movs	r3, #32
 800a054:	e003      	b.n	800a05e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800a056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a058:	fab3 f383 	clz	r3, r3
 800a05c:	b2db      	uxtb	r3, r3
 800a05e:	3301      	adds	r3, #1
 800a060:	f003 021f 	and.w	r2, r3, #31
 800a064:	4613      	mov	r3, r2
 800a066:	005b      	lsls	r3, r3, #1
 800a068:	4413      	add	r3, r2
 800a06a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a06c:	430b      	orrs	r3, r1
 800a06e:	e080      	b.n	800a172 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d107      	bne.n	800a08c <HAL_ADC_ConfigChannel+0x560>
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	0e9b      	lsrs	r3, r3, #26
 800a082:	3301      	adds	r3, #1
 800a084:	069b      	lsls	r3, r3, #26
 800a086:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a08a:	e015      	b.n	800a0b8 <HAL_ADC_ConfigChannel+0x58c>
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a094:	fa93 f3a3 	rbit	r3, r3
 800a098:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800a09a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800a09e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d101      	bne.n	800a0a8 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 800a0a4:	2320      	movs	r3, #32
 800a0a6:	e003      	b.n	800a0b0 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 800a0a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0aa:	fab3 f383 	clz	r3, r3
 800a0ae:	b2db      	uxtb	r3, r3
 800a0b0:	3301      	adds	r3, #1
 800a0b2:	069b      	lsls	r3, r3, #26
 800a0b4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d109      	bne.n	800a0d8 <HAL_ADC_ConfigChannel+0x5ac>
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	0e9b      	lsrs	r3, r3, #26
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	f003 031f 	and.w	r3, r3, #31
 800a0d0:	2101      	movs	r1, #1
 800a0d2:	fa01 f303 	lsl.w	r3, r1, r3
 800a0d6:	e017      	b.n	800a108 <HAL_ADC_ConfigChannel+0x5dc>
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a0de:	6a3b      	ldr	r3, [r7, #32]
 800a0e0:	fa93 f3a3 	rbit	r3, r3
 800a0e4:	61fb      	str	r3, [r7, #28]
  return result;
 800a0e6:	69fb      	ldr	r3, [r7, #28]
 800a0e8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800a0ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d101      	bne.n	800a0f4 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 800a0f0:	2320      	movs	r3, #32
 800a0f2:	e003      	b.n	800a0fc <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 800a0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f6:	fab3 f383 	clz	r3, r3
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	3301      	adds	r3, #1
 800a0fe:	f003 031f 	and.w	r3, r3, #31
 800a102:	2101      	movs	r1, #1
 800a104:	fa01 f303 	lsl.w	r3, r1, r3
 800a108:	ea42 0103 	orr.w	r1, r2, r3
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a114:	2b00      	cmp	r3, #0
 800a116:	d10d      	bne.n	800a134 <HAL_ADC_ConfigChannel+0x608>
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	0e9b      	lsrs	r3, r3, #26
 800a11e:	3301      	adds	r3, #1
 800a120:	f003 021f 	and.w	r2, r3, #31
 800a124:	4613      	mov	r3, r2
 800a126:	005b      	lsls	r3, r3, #1
 800a128:	4413      	add	r3, r2
 800a12a:	3b1e      	subs	r3, #30
 800a12c:	051b      	lsls	r3, r3, #20
 800a12e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a132:	e01d      	b.n	800a170 <HAL_ADC_ConfigChannel+0x644>
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	fa93 f3a3 	rbit	r3, r3
 800a140:	613b      	str	r3, [r7, #16]
  return result;
 800a142:	693b      	ldr	r3, [r7, #16]
 800a144:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d103      	bne.n	800a154 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 800a14c:	2320      	movs	r3, #32
 800a14e:	e005      	b.n	800a15c <HAL_ADC_ConfigChannel+0x630>
 800a150:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	fab3 f383 	clz	r3, r3
 800a15a:	b2db      	uxtb	r3, r3
 800a15c:	3301      	adds	r3, #1
 800a15e:	f003 021f 	and.w	r2, r3, #31
 800a162:	4613      	mov	r3, r2
 800a164:	005b      	lsls	r3, r3, #1
 800a166:	4413      	add	r3, r2
 800a168:	3b1e      	subs	r3, #30
 800a16a:	051b      	lsls	r3, r3, #20
 800a16c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a170:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 800a172:	683a      	ldr	r2, [r7, #0]
 800a174:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a176:	4619      	mov	r1, r3
 800a178:	f7ff f82b 	bl	80091d2 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	681a      	ldr	r2, [r3, #0]
 800a180:	4b45      	ldr	r3, [pc, #276]	@ (800a298 <HAL_ADC_ConfigChannel+0x76c>)
 800a182:	4013      	ands	r3, r2
 800a184:	2b00      	cmp	r3, #0
 800a186:	d07c      	beq.n	800a282 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a188:	4844      	ldr	r0, [pc, #272]	@ (800a29c <HAL_ADC_ConfigChannel+0x770>)
 800a18a:	f7fe ff5f 	bl	800904c <LL_ADC_GetCommonPathInternalCh>
 800a18e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a192:	4843      	ldr	r0, [pc, #268]	@ (800a2a0 <HAL_ADC_ConfigChannel+0x774>)
 800a194:	f7ff f8ce 	bl	8009334 <LL_ADC_IsEnabled>
 800a198:	4603      	mov	r3, r0
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d15e      	bne.n	800a25c <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	4a40      	ldr	r2, [pc, #256]	@ (800a2a4 <HAL_ADC_ConfigChannel+0x778>)
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d127      	bne.n	800a1f8 <HAL_ADC_ConfigChannel+0x6cc>
 800a1a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a1ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d121      	bne.n	800a1f8 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a39      	ldr	r2, [pc, #228]	@ (800a2a0 <HAL_ADC_ConfigChannel+0x774>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d161      	bne.n	800a282 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800a1be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a1c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a1c6:	4619      	mov	r1, r3
 800a1c8:	4834      	ldr	r0, [pc, #208]	@ (800a29c <HAL_ADC_ConfigChannel+0x770>)
 800a1ca:	f7fe ff2c 	bl	8009026 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a1ce:	4b36      	ldr	r3, [pc, #216]	@ (800a2a8 <HAL_ADC_ConfigChannel+0x77c>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	099b      	lsrs	r3, r3, #6
 800a1d4:	4a35      	ldr	r2, [pc, #212]	@ (800a2ac <HAL_ADC_ConfigChannel+0x780>)
 800a1d6:	fba2 2303 	umull	r2, r3, r2, r3
 800a1da:	099b      	lsrs	r3, r3, #6
 800a1dc:	1c5a      	adds	r2, r3, #1
 800a1de:	4613      	mov	r3, r2
 800a1e0:	005b      	lsls	r3, r3, #1
 800a1e2:	4413      	add	r3, r2
 800a1e4:	009b      	lsls	r3, r3, #2
 800a1e6:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800a1e8:	e002      	b.n	800a1f0 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	3b01      	subs	r3, #1
 800a1ee:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d1f9      	bne.n	800a1ea <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a1f6:	e044      	b.n	800a282 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4a2c      	ldr	r2, [pc, #176]	@ (800a2b0 <HAL_ADC_ConfigChannel+0x784>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d113      	bne.n	800a22a <HAL_ADC_ConfigChannel+0x6fe>
 800a202:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a206:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d10d      	bne.n	800a22a <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	4a23      	ldr	r2, [pc, #140]	@ (800a2a0 <HAL_ADC_ConfigChannel+0x774>)
 800a214:	4293      	cmp	r3, r2
 800a216:	d134      	bne.n	800a282 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800a218:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a21c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a220:	4619      	mov	r1, r3
 800a222:	481e      	ldr	r0, [pc, #120]	@ (800a29c <HAL_ADC_ConfigChannel+0x770>)
 800a224:	f7fe feff 	bl	8009026 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a228:	e02b      	b.n	800a282 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	4a21      	ldr	r2, [pc, #132]	@ (800a2b4 <HAL_ADC_ConfigChannel+0x788>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d126      	bne.n	800a282 <HAL_ADC_ConfigChannel+0x756>
 800a234:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a238:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d120      	bne.n	800a282 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4a16      	ldr	r2, [pc, #88]	@ (800a2a0 <HAL_ADC_ConfigChannel+0x774>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d11b      	bne.n	800a282 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800a24a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a24e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a252:	4619      	mov	r1, r3
 800a254:	4811      	ldr	r0, [pc, #68]	@ (800a29c <HAL_ADC_ConfigChannel+0x770>)
 800a256:	f7fe fee6 	bl	8009026 <LL_ADC_SetCommonPathInternalCh>
 800a25a:	e012      	b.n	800a282 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a260:	f043 0220 	orr.w	r2, r3, #32
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800a268:	2301      	movs	r3, #1
 800a26a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800a26e:	e008      	b.n	800a282 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a274:	f043 0220 	orr.w	r2, r3, #32
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800a27c:	2301      	movs	r3, #1
 800a27e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2200      	movs	r2, #0
 800a286:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 800a28a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800a28e:	4618      	mov	r0, r3
 800a290:	37d8      	adds	r7, #216	@ 0xd8
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
 800a296:	bf00      	nop
 800a298:	80080000 	.word	0x80080000
 800a29c:	50040300 	.word	0x50040300
 800a2a0:	50040000 	.word	0x50040000
 800a2a4:	c7520000 	.word	0xc7520000
 800a2a8:	2000001c 	.word	0x2000001c
 800a2ac:	053e2d63 	.word	0x053e2d63
 800a2b0:	cb840000 	.word	0xcb840000
 800a2b4:	80000001 	.word	0x80000001

0800a2b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b084      	sub	sp, #16
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	f7ff f833 	bl	8009334 <LL_ADC_IsEnabled>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d15e      	bne.n	800a392 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	689a      	ldr	r2, [r3, #8]
 800a2da:	4b30      	ldr	r3, [pc, #192]	@ (800a39c <ADC_Enable+0xe4>)
 800a2dc:	4013      	ands	r3, r2
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d00d      	beq.n	800a2fe <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2e6:	f043 0210 	orr.w	r2, r3, #16
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2f2:	f043 0201 	orr.w	r2, r3, #1
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	e04a      	b.n	800a394 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	4618      	mov	r0, r3
 800a304:	f7ff f802 	bl	800930c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800a308:	4825      	ldr	r0, [pc, #148]	@ (800a3a0 <ADC_Enable+0xe8>)
 800a30a:	f7fe fe9f 	bl	800904c <LL_ADC_GetCommonPathInternalCh>
 800a30e:	4603      	mov	r3, r0
 800a310:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a314:	2b00      	cmp	r3, #0
 800a316:	d00f      	beq.n	800a338 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a318:	4b22      	ldr	r3, [pc, #136]	@ (800a3a4 <ADC_Enable+0xec>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	099b      	lsrs	r3, r3, #6
 800a31e:	4a22      	ldr	r2, [pc, #136]	@ (800a3a8 <ADC_Enable+0xf0>)
 800a320:	fba2 2303 	umull	r2, r3, r2, r3
 800a324:	099b      	lsrs	r3, r3, #6
 800a326:	3301      	adds	r3, #1
 800a328:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800a32a:	e002      	b.n	800a332 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	3b01      	subs	r3, #1
 800a330:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d1f9      	bne.n	800a32c <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800a338:	f7fe fe26 	bl	8008f88 <HAL_GetTick>
 800a33c:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a33e:	e021      	b.n	800a384 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	4618      	mov	r0, r3
 800a346:	f7fe fff5 	bl	8009334 <LL_ADC_IsEnabled>
 800a34a:	4603      	mov	r3, r0
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d104      	bne.n	800a35a <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	4618      	mov	r0, r3
 800a356:	f7fe ffd9 	bl	800930c <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a35a:	f7fe fe15 	bl	8008f88 <HAL_GetTick>
 800a35e:	4602      	mov	r2, r0
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	1ad3      	subs	r3, r2, r3
 800a364:	2b02      	cmp	r3, #2
 800a366:	d90d      	bls.n	800a384 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a36c:	f043 0210 	orr.w	r2, r3, #16
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a378:	f043 0201 	orr.w	r2, r3, #1
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 800a380:	2301      	movs	r3, #1
 800a382:	e007      	b.n	800a394 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f003 0301 	and.w	r3, r3, #1
 800a38e:	2b01      	cmp	r3, #1
 800a390:	d1d6      	bne.n	800a340 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a392:	2300      	movs	r3, #0
}
 800a394:	4618      	mov	r0, r3
 800a396:	3710      	adds	r7, #16
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}
 800a39c:	8000003f 	.word	0x8000003f
 800a3a0:	50040300 	.word	0x50040300
 800a3a4:	2000001c 	.word	0x2000001c
 800a3a8:	053e2d63 	.word	0x053e2d63

0800a3ac <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3b8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3be:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d14b      	bne.n	800a45e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3ca:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f003 0308 	and.w	r3, r3, #8
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d021      	beq.n	800a424 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f7fe fe94 	bl	8009112 <LL_ADC_REG_IsTriggerSourceSWStart>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d032      	beq.n	800a456 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	68db      	ldr	r3, [r3, #12]
 800a3f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d12b      	bne.n	800a456 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a402:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a40e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a412:	2b00      	cmp	r3, #0
 800a414:	d11f      	bne.n	800a456 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a41a:	f043 0201 	orr.w	r2, r3, #1
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	655a      	str	r2, [r3, #84]	@ 0x54
 800a422:	e018      	b.n	800a456 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	68db      	ldr	r3, [r3, #12]
 800a42a:	f003 0302 	and.w	r3, r3, #2
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d111      	bne.n	800a456 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a436:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a442:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a446:	2b00      	cmp	r3, #0
 800a448:	d105      	bne.n	800a456 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a44e:	f043 0201 	orr.w	r2, r3, #1
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a456:	68f8      	ldr	r0, [r7, #12]
 800a458:	f7ff fb40 	bl	8009adc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a45c:	e00e      	b.n	800a47c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a462:	f003 0310 	and.w	r3, r3, #16
 800a466:	2b00      	cmp	r3, #0
 800a468:	d003      	beq.n	800a472 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800a46a:	68f8      	ldr	r0, [r7, #12]
 800a46c:	f7ff fb54 	bl	8009b18 <HAL_ADC_ErrorCallback>
}
 800a470:	e004      	b.n	800a47c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a476:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	4798      	blx	r3
}
 800a47c:	bf00      	nop
 800a47e:	3710      	adds	r7, #16
 800a480:	46bd      	mov	sp, r7
 800a482:	bd80      	pop	{r7, pc}

0800a484 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b084      	sub	sp, #16
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a490:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a492:	68f8      	ldr	r0, [r7, #12]
 800a494:	f7ff fb2c 	bl	8009af0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a498:	bf00      	nop
 800a49a:	3710      	adds	r7, #16
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}

0800a4a0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b084      	sub	sp, #16
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4ac:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4be:	f043 0204 	orr.w	r2, r3, #4
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a4c6:	68f8      	ldr	r0, [r7, #12]
 800a4c8:	f7ff fb26 	bl	8009b18 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a4cc:	bf00      	nop
 800a4ce:	3710      	adds	r7, #16
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b083      	sub	sp, #12
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800a4dc:	bf00      	nop
 800a4de:	370c      	adds	r7, #12
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr

0800a4e8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b083      	sub	sp, #12
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800a4f0:	bf00      	nop
 800a4f2:	370c      	adds	r7, #12
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr

0800a4fc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800a504:	bf00      	nop
 800a506:	370c      	adds	r7, #12
 800a508:	46bd      	mov	sp, r7
 800a50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50e:	4770      	bx	lr

0800a510 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800a510:	b480      	push	{r7}
 800a512:	b083      	sub	sp, #12
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800a518:	bf00      	nop
 800a51a:	370c      	adds	r7, #12
 800a51c:	46bd      	mov	sp, r7
 800a51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a522:	4770      	bx	lr

0800a524 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800a524:	b480      	push	{r7}
 800a526:	b083      	sub	sp, #12
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800a52c:	bf00      	nop
 800a52e:	370c      	adds	r7, #12
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr

0800a538 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a538:	b480      	push	{r7}
 800a53a:	b085      	sub	sp, #20
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f003 0307 	and.w	r3, r3, #7
 800a546:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a548:	4b0c      	ldr	r3, [pc, #48]	@ (800a57c <__NVIC_SetPriorityGrouping+0x44>)
 800a54a:	68db      	ldr	r3, [r3, #12]
 800a54c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a54e:	68ba      	ldr	r2, [r7, #8]
 800a550:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a554:	4013      	ands	r3, r2
 800a556:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a560:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a564:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a568:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a56a:	4a04      	ldr	r2, [pc, #16]	@ (800a57c <__NVIC_SetPriorityGrouping+0x44>)
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	60d3      	str	r3, [r2, #12]
}
 800a570:	bf00      	nop
 800a572:	3714      	adds	r7, #20
 800a574:	46bd      	mov	sp, r7
 800a576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57a:	4770      	bx	lr
 800a57c:	e000ed00 	.word	0xe000ed00

0800a580 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a580:	b480      	push	{r7}
 800a582:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a584:	4b04      	ldr	r3, [pc, #16]	@ (800a598 <__NVIC_GetPriorityGrouping+0x18>)
 800a586:	68db      	ldr	r3, [r3, #12]
 800a588:	0a1b      	lsrs	r3, r3, #8
 800a58a:	f003 0307 	and.w	r3, r3, #7
}
 800a58e:	4618      	mov	r0, r3
 800a590:	46bd      	mov	sp, r7
 800a592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a596:	4770      	bx	lr
 800a598:	e000ed00 	.word	0xe000ed00

0800a59c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a59c:	b480      	push	{r7}
 800a59e:	b083      	sub	sp, #12
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a5a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	db0b      	blt.n	800a5c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a5ae:	79fb      	ldrb	r3, [r7, #7]
 800a5b0:	f003 021f 	and.w	r2, r3, #31
 800a5b4:	4907      	ldr	r1, [pc, #28]	@ (800a5d4 <__NVIC_EnableIRQ+0x38>)
 800a5b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5ba:	095b      	lsrs	r3, r3, #5
 800a5bc:	2001      	movs	r0, #1
 800a5be:	fa00 f202 	lsl.w	r2, r0, r2
 800a5c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a5c6:	bf00      	nop
 800a5c8:	370c      	adds	r7, #12
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d0:	4770      	bx	lr
 800a5d2:	bf00      	nop
 800a5d4:	e000e100 	.word	0xe000e100

0800a5d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b083      	sub	sp, #12
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	4603      	mov	r3, r0
 800a5e0:	6039      	str	r1, [r7, #0]
 800a5e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a5e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	db0a      	blt.n	800a602 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	b2da      	uxtb	r2, r3
 800a5f0:	490c      	ldr	r1, [pc, #48]	@ (800a624 <__NVIC_SetPriority+0x4c>)
 800a5f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5f6:	0112      	lsls	r2, r2, #4
 800a5f8:	b2d2      	uxtb	r2, r2
 800a5fa:	440b      	add	r3, r1
 800a5fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a600:	e00a      	b.n	800a618 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	b2da      	uxtb	r2, r3
 800a606:	4908      	ldr	r1, [pc, #32]	@ (800a628 <__NVIC_SetPriority+0x50>)
 800a608:	79fb      	ldrb	r3, [r7, #7]
 800a60a:	f003 030f 	and.w	r3, r3, #15
 800a60e:	3b04      	subs	r3, #4
 800a610:	0112      	lsls	r2, r2, #4
 800a612:	b2d2      	uxtb	r2, r2
 800a614:	440b      	add	r3, r1
 800a616:	761a      	strb	r2, [r3, #24]
}
 800a618:	bf00      	nop
 800a61a:	370c      	adds	r7, #12
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr
 800a624:	e000e100 	.word	0xe000e100
 800a628:	e000ed00 	.word	0xe000ed00

0800a62c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b089      	sub	sp, #36	@ 0x24
 800a630:	af00      	add	r7, sp, #0
 800a632:	60f8      	str	r0, [r7, #12]
 800a634:	60b9      	str	r1, [r7, #8]
 800a636:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	f003 0307 	and.w	r3, r3, #7
 800a63e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a640:	69fb      	ldr	r3, [r7, #28]
 800a642:	f1c3 0307 	rsb	r3, r3, #7
 800a646:	2b04      	cmp	r3, #4
 800a648:	bf28      	it	cs
 800a64a:	2304      	movcs	r3, #4
 800a64c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a64e:	69fb      	ldr	r3, [r7, #28]
 800a650:	3304      	adds	r3, #4
 800a652:	2b06      	cmp	r3, #6
 800a654:	d902      	bls.n	800a65c <NVIC_EncodePriority+0x30>
 800a656:	69fb      	ldr	r3, [r7, #28]
 800a658:	3b03      	subs	r3, #3
 800a65a:	e000      	b.n	800a65e <NVIC_EncodePriority+0x32>
 800a65c:	2300      	movs	r3, #0
 800a65e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a660:	f04f 32ff 	mov.w	r2, #4294967295
 800a664:	69bb      	ldr	r3, [r7, #24]
 800a666:	fa02 f303 	lsl.w	r3, r2, r3
 800a66a:	43da      	mvns	r2, r3
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	401a      	ands	r2, r3
 800a670:	697b      	ldr	r3, [r7, #20]
 800a672:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a674:	f04f 31ff 	mov.w	r1, #4294967295
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	fa01 f303 	lsl.w	r3, r1, r3
 800a67e:	43d9      	mvns	r1, r3
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a684:	4313      	orrs	r3, r2
         );
}
 800a686:	4618      	mov	r0, r3
 800a688:	3724      	adds	r7, #36	@ 0x24
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr
	...

0800a694 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b082      	sub	sp, #8
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	3b01      	subs	r3, #1
 800a6a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a6a4:	d301      	bcc.n	800a6aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	e00f      	b.n	800a6ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a6aa:	4a0a      	ldr	r2, [pc, #40]	@ (800a6d4 <SysTick_Config+0x40>)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	3b01      	subs	r3, #1
 800a6b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a6b2:	210f      	movs	r1, #15
 800a6b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a6b8:	f7ff ff8e 	bl	800a5d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a6bc:	4b05      	ldr	r3, [pc, #20]	@ (800a6d4 <SysTick_Config+0x40>)
 800a6be:	2200      	movs	r2, #0
 800a6c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a6c2:	4b04      	ldr	r3, [pc, #16]	@ (800a6d4 <SysTick_Config+0x40>)
 800a6c4:	2207      	movs	r2, #7
 800a6c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a6c8:	2300      	movs	r3, #0
}
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	3708      	adds	r7, #8
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}
 800a6d2:	bf00      	nop
 800a6d4:	e000e010 	.word	0xe000e010

0800a6d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b082      	sub	sp, #8
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f7ff ff29 	bl	800a538 <__NVIC_SetPriorityGrouping>
}
 800a6e6:	bf00      	nop
 800a6e8:	3708      	adds	r7, #8
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd80      	pop	{r7, pc}

0800a6ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a6ee:	b580      	push	{r7, lr}
 800a6f0:	b086      	sub	sp, #24
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	60b9      	str	r1, [r7, #8]
 800a6f8:	607a      	str	r2, [r7, #4]
 800a6fa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a6fc:	f7ff ff40 	bl	800a580 <__NVIC_GetPriorityGrouping>
 800a700:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a702:	687a      	ldr	r2, [r7, #4]
 800a704:	68b9      	ldr	r1, [r7, #8]
 800a706:	6978      	ldr	r0, [r7, #20]
 800a708:	f7ff ff90 	bl	800a62c <NVIC_EncodePriority>
 800a70c:	4602      	mov	r2, r0
 800a70e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a712:	4611      	mov	r1, r2
 800a714:	4618      	mov	r0, r3
 800a716:	f7ff ff5f 	bl	800a5d8 <__NVIC_SetPriority>
}
 800a71a:	bf00      	nop
 800a71c:	3718      	adds	r7, #24
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd80      	pop	{r7, pc}

0800a722 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a722:	b580      	push	{r7, lr}
 800a724:	b082      	sub	sp, #8
 800a726:	af00      	add	r7, sp, #0
 800a728:	4603      	mov	r3, r0
 800a72a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a72c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a730:	4618      	mov	r0, r3
 800a732:	f7ff ff33 	bl	800a59c <__NVIC_EnableIRQ>
}
 800a736:	bf00      	nop
 800a738:	3708      	adds	r7, #8
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}

0800a73e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a73e:	b580      	push	{r7, lr}
 800a740:	b082      	sub	sp, #8
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f7ff ffa4 	bl	800a694 <SysTick_Config>
 800a74c:	4603      	mov	r3, r0
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3708      	adds	r7, #8
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
	...

0800a758 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b084      	sub	sp, #16
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d101      	bne.n	800a76a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a766:	2301      	movs	r3, #1
 800a768:	e08e      	b.n	800a888 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	461a      	mov	r2, r3
 800a770:	4b47      	ldr	r3, [pc, #284]	@ (800a890 <HAL_DMA_Init+0x138>)
 800a772:	429a      	cmp	r2, r3
 800a774:	d80f      	bhi.n	800a796 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	461a      	mov	r2, r3
 800a77c:	4b45      	ldr	r3, [pc, #276]	@ (800a894 <HAL_DMA_Init+0x13c>)
 800a77e:	4413      	add	r3, r2
 800a780:	4a45      	ldr	r2, [pc, #276]	@ (800a898 <HAL_DMA_Init+0x140>)
 800a782:	fba2 2303 	umull	r2, r3, r2, r3
 800a786:	091b      	lsrs	r3, r3, #4
 800a788:	009a      	lsls	r2, r3, #2
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	4a42      	ldr	r2, [pc, #264]	@ (800a89c <HAL_DMA_Init+0x144>)
 800a792:	641a      	str	r2, [r3, #64]	@ 0x40
 800a794:	e00e      	b.n	800a7b4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	461a      	mov	r2, r3
 800a79c:	4b40      	ldr	r3, [pc, #256]	@ (800a8a0 <HAL_DMA_Init+0x148>)
 800a79e:	4413      	add	r3, r2
 800a7a0:	4a3d      	ldr	r2, [pc, #244]	@ (800a898 <HAL_DMA_Init+0x140>)
 800a7a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a7a6:	091b      	lsrs	r3, r3, #4
 800a7a8:	009a      	lsls	r2, r3, #2
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	4a3c      	ldr	r2, [pc, #240]	@ (800a8a4 <HAL_DMA_Init+0x14c>)
 800a7b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2202      	movs	r2, #2
 800a7b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a7ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7ce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a7d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	691b      	ldr	r3, [r3, #16]
 800a7de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a7e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	699b      	ldr	r3, [r3, #24]
 800a7ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a7f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6a1b      	ldr	r3, [r3, #32]
 800a7f6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a7f8:	68fa      	ldr	r2, [r7, #12]
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	68fa      	ldr	r2, [r7, #12]
 800a804:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f000 fa24 	bl	800ac54 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	689b      	ldr	r3, [r3, #8]
 800a810:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a814:	d102      	bne.n	800a81c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2200      	movs	r2, #0
 800a81a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	685a      	ldr	r2, [r3, #4]
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a824:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800a828:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a82e:	687a      	ldr	r2, [r7, #4]
 800a830:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a832:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	685b      	ldr	r3, [r3, #4]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d010      	beq.n	800a85e <HAL_DMA_Init+0x106>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	685b      	ldr	r3, [r3, #4]
 800a840:	2b04      	cmp	r3, #4
 800a842:	d80c      	bhi.n	800a85e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f000 fa43 	bl	800acd0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a84e:	2200      	movs	r2, #0
 800a850:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a856:	687a      	ldr	r2, [r7, #4]
 800a858:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a85a:	605a      	str	r2, [r3, #4]
 800a85c:	e008      	b.n	800a870 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2200      	movs	r2, #0
 800a862:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2200      	movs	r2, #0
 800a868:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2200      	movs	r2, #0
 800a86e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2200      	movs	r2, #0
 800a874:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2201      	movs	r2, #1
 800a87a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	2200      	movs	r2, #0
 800a882:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a886:	2300      	movs	r3, #0
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3710      	adds	r7, #16
 800a88c:	46bd      	mov	sp, r7
 800a88e:	bd80      	pop	{r7, pc}
 800a890:	40020407 	.word	0x40020407
 800a894:	bffdfff8 	.word	0xbffdfff8
 800a898:	cccccccd 	.word	0xcccccccd
 800a89c:	40020000 	.word	0x40020000
 800a8a0:	bffdfbf8 	.word	0xbffdfbf8
 800a8a4:	40020400 	.word	0x40020400

0800a8a8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b086      	sub	sp, #24
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	60f8      	str	r0, [r7, #12]
 800a8b0:	60b9      	str	r1, [r7, #8]
 800a8b2:	607a      	str	r2, [r7, #4]
 800a8b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a8c0:	2b01      	cmp	r3, #1
 800a8c2:	d101      	bne.n	800a8c8 <HAL_DMA_Start_IT+0x20>
 800a8c4:	2302      	movs	r3, #2
 800a8c6:	e066      	b.n	800a996 <HAL_DMA_Start_IT+0xee>
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a8d6:	b2db      	uxtb	r3, r3
 800a8d8:	2b01      	cmp	r3, #1
 800a8da:	d155      	bne.n	800a988 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2202      	movs	r2, #2
 800a8e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	681a      	ldr	r2, [r3, #0]
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f022 0201 	bic.w	r2, r2, #1
 800a8f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	687a      	ldr	r2, [r7, #4]
 800a8fe:	68b9      	ldr	r1, [r7, #8]
 800a900:	68f8      	ldr	r0, [r7, #12]
 800a902:	f000 f968 	bl	800abd6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d008      	beq.n	800a920 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	681a      	ldr	r2, [r3, #0]
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	f042 020e 	orr.w	r2, r2, #14
 800a91c:	601a      	str	r2, [r3, #0]
 800a91e:	e00f      	b.n	800a940 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	681a      	ldr	r2, [r3, #0]
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f022 0204 	bic.w	r2, r2, #4
 800a92e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	681a      	ldr	r2, [r3, #0]
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	f042 020a 	orr.w	r2, r2, #10
 800a93e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d007      	beq.n	800a95e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a952:	681a      	ldr	r2, [r3, #0]
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a958:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a95c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a962:	2b00      	cmp	r3, #0
 800a964:	d007      	beq.n	800a976 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a96a:	681a      	ldr	r2, [r3, #0]
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a970:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a974:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	681a      	ldr	r2, [r3, #0]
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f042 0201 	orr.w	r2, r2, #1
 800a984:	601a      	str	r2, [r3, #0]
 800a986:	e005      	b.n	800a994 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	2200      	movs	r2, #0
 800a98c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a990:	2302      	movs	r3, #2
 800a992:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a994:	7dfb      	ldrb	r3, [r7, #23]
}
 800a996:	4618      	mov	r0, r3
 800a998:	3718      	adds	r7, #24
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}

0800a99e <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a99e:	b580      	push	{r7, lr}
 800a9a0:	b084      	sub	sp, #16
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a9b0:	b2db      	uxtb	r3, r3
 800a9b2:	2b02      	cmp	r3, #2
 800a9b4:	d005      	beq.n	800a9c2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2204      	movs	r2, #4
 800a9ba:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800a9bc:	2301      	movs	r3, #1
 800a9be:	73fb      	strb	r3, [r7, #15]
 800a9c0:	e047      	b.n	800aa52 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	681a      	ldr	r2, [r3, #0]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f022 020e 	bic.w	r2, r2, #14
 800a9d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	681a      	ldr	r2, [r3, #0]
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f022 0201 	bic.w	r2, r2, #1
 800a9e0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9e6:	681a      	ldr	r2, [r3, #0]
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a9f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9f6:	f003 021c 	and.w	r2, r3, #28
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9fe:	2101      	movs	r1, #1
 800aa00:	fa01 f202 	lsl.w	r2, r1, r2
 800aa04:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa0a:	687a      	ldr	r2, [r7, #4]
 800aa0c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aa0e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d00c      	beq.n	800aa32 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa22:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aa26:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800aa30:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	2201      	movs	r2, #1
 800aa36:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d003      	beq.n	800aa52 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	4798      	blx	r3
    }
  }
  return status;
 800aa52:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	3710      	adds	r7, #16
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}

0800aa5c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b084      	sub	sp, #16
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa78:	f003 031c 	and.w	r3, r3, #28
 800aa7c:	2204      	movs	r2, #4
 800aa7e:	409a      	lsls	r2, r3
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	4013      	ands	r3, r2
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d026      	beq.n	800aad6 <HAL_DMA_IRQHandler+0x7a>
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	f003 0304 	and.w	r3, r3, #4
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d021      	beq.n	800aad6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f003 0320 	and.w	r3, r3, #32
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d107      	bne.n	800aab0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	681a      	ldr	r2, [r3, #0]
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f022 0204 	bic.w	r2, r2, #4
 800aaae:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aab4:	f003 021c 	and.w	r2, r3, #28
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aabc:	2104      	movs	r1, #4
 800aabe:	fa01 f202 	lsl.w	r2, r1, r2
 800aac2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d071      	beq.n	800abb0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aad0:	6878      	ldr	r0, [r7, #4]
 800aad2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800aad4:	e06c      	b.n	800abb0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aada:	f003 031c 	and.w	r3, r3, #28
 800aade:	2202      	movs	r2, #2
 800aae0:	409a      	lsls	r2, r3
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	4013      	ands	r3, r2
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d02e      	beq.n	800ab48 <HAL_DMA_IRQHandler+0xec>
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	f003 0302 	and.w	r3, r3, #2
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d029      	beq.n	800ab48 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f003 0320 	and.w	r3, r3, #32
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d10b      	bne.n	800ab1a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f022 020a 	bic.w	r2, r2, #10
 800ab10:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2201      	movs	r2, #1
 800ab16:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab1e:	f003 021c 	and.w	r2, r3, #28
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab26:	2102      	movs	r1, #2
 800ab28:	fa01 f202 	lsl.w	r2, r1, r2
 800ab2c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	2200      	movs	r2, #0
 800ab32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d038      	beq.n	800abb0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800ab46:	e033      	b.n	800abb0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab4c:	f003 031c 	and.w	r3, r3, #28
 800ab50:	2208      	movs	r2, #8
 800ab52:	409a      	lsls	r2, r3
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	4013      	ands	r3, r2
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d02a      	beq.n	800abb2 <HAL_DMA_IRQHandler+0x156>
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	f003 0308 	and.w	r3, r3, #8
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d025      	beq.n	800abb2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	681a      	ldr	r2, [r3, #0]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f022 020e 	bic.w	r2, r2, #14
 800ab74:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab7a:	f003 021c 	and.w	r2, r3, #28
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab82:	2101      	movs	r1, #1
 800ab84:	fa01 f202 	lsl.w	r2, r1, r2
 800ab88:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2201      	movs	r2, #1
 800ab8e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2201      	movs	r2, #1
 800ab94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d004      	beq.n	800abb2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800abb0:	bf00      	nop
 800abb2:	bf00      	nop
}
 800abb4:	3710      	adds	r7, #16
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}

0800abba <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800abba:	b480      	push	{r7}
 800abbc:	b083      	sub	sp, #12
 800abbe:	af00      	add	r7, sp, #0
 800abc0:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800abc8:	b2db      	uxtb	r3, r3
}
 800abca:	4618      	mov	r0, r3
 800abcc:	370c      	adds	r7, #12
 800abce:	46bd      	mov	sp, r7
 800abd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd4:	4770      	bx	lr

0800abd6 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800abd6:	b480      	push	{r7}
 800abd8:	b085      	sub	sp, #20
 800abda:	af00      	add	r7, sp, #0
 800abdc:	60f8      	str	r0, [r7, #12]
 800abde:	60b9      	str	r1, [r7, #8]
 800abe0:	607a      	str	r2, [r7, #4]
 800abe2:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abe8:	68fa      	ldr	r2, [r7, #12]
 800abea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800abec:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d004      	beq.n	800ac00 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800abfe:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac04:	f003 021c 	and.w	r2, r3, #28
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac0c:	2101      	movs	r1, #1
 800ac0e:	fa01 f202 	lsl.w	r2, r1, r2
 800ac12:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	683a      	ldr	r2, [r7, #0]
 800ac1a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	689b      	ldr	r3, [r3, #8]
 800ac20:	2b10      	cmp	r3, #16
 800ac22:	d108      	bne.n	800ac36 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	687a      	ldr	r2, [r7, #4]
 800ac2a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	68ba      	ldr	r2, [r7, #8]
 800ac32:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800ac34:	e007      	b.n	800ac46 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	68ba      	ldr	r2, [r7, #8]
 800ac3c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	687a      	ldr	r2, [r7, #4]
 800ac44:	60da      	str	r2, [r3, #12]
}
 800ac46:	bf00      	nop
 800ac48:	3714      	adds	r7, #20
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac50:	4770      	bx	lr
	...

0800ac54 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b085      	sub	sp, #20
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	461a      	mov	r2, r3
 800ac62:	4b17      	ldr	r3, [pc, #92]	@ (800acc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d80a      	bhi.n	800ac7e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac6c:	089b      	lsrs	r3, r3, #2
 800ac6e:	009b      	lsls	r3, r3, #2
 800ac70:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac74:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800ac78:	687a      	ldr	r2, [r7, #4]
 800ac7a:	6493      	str	r3, [r2, #72]	@ 0x48
 800ac7c:	e007      	b.n	800ac8e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac82:	089b      	lsrs	r3, r3, #2
 800ac84:	009a      	lsls	r2, r3, #2
 800ac86:	4b0f      	ldr	r3, [pc, #60]	@ (800acc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800ac88:	4413      	add	r3, r2
 800ac8a:	687a      	ldr	r2, [r7, #4]
 800ac8c:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	3b08      	subs	r3, #8
 800ac96:	4a0c      	ldr	r2, [pc, #48]	@ (800acc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800ac98:	fba2 2303 	umull	r2, r3, r2, r3
 800ac9c:	091b      	lsrs	r3, r3, #4
 800ac9e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	4a0a      	ldr	r2, [pc, #40]	@ (800accc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800aca4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	f003 031f 	and.w	r3, r3, #31
 800acac:	2201      	movs	r2, #1
 800acae:	409a      	lsls	r2, r3
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800acb4:	bf00      	nop
 800acb6:	3714      	adds	r7, #20
 800acb8:	46bd      	mov	sp, r7
 800acba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbe:	4770      	bx	lr
 800acc0:	40020407 	.word	0x40020407
 800acc4:	4002081c 	.word	0x4002081c
 800acc8:	cccccccd 	.word	0xcccccccd
 800accc:	40020880 	.word	0x40020880

0800acd0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b085      	sub	sp, #20
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	685b      	ldr	r3, [r3, #4]
 800acdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ace0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800ace2:	68fa      	ldr	r2, [r7, #12]
 800ace4:	4b0b      	ldr	r3, [pc, #44]	@ (800ad14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800ace6:	4413      	add	r3, r2
 800ace8:	009b      	lsls	r3, r3, #2
 800acea:	461a      	mov	r2, r3
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	4a09      	ldr	r2, [pc, #36]	@ (800ad18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800acf4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	3b01      	subs	r3, #1
 800acfa:	f003 0303 	and.w	r3, r3, #3
 800acfe:	2201      	movs	r2, #1
 800ad00:	409a      	lsls	r2, r3
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800ad06:	bf00      	nop
 800ad08:	3714      	adds	r7, #20
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad10:	4770      	bx	lr
 800ad12:	bf00      	nop
 800ad14:	1000823f 	.word	0x1000823f
 800ad18:	40020940 	.word	0x40020940

0800ad1c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b087      	sub	sp, #28
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
 800ad24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ad26:	2300      	movs	r3, #0
 800ad28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ad2a:	e14c      	b.n	800afc6 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	681a      	ldr	r2, [r3, #0]
 800ad30:	2101      	movs	r1, #1
 800ad32:	697b      	ldr	r3, [r7, #20]
 800ad34:	fa01 f303 	lsl.w	r3, r1, r3
 800ad38:	4013      	ands	r3, r2
 800ad3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	f000 813e 	beq.w	800afc0 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	f003 0303 	and.w	r3, r3, #3
 800ad4c:	2b01      	cmp	r3, #1
 800ad4e:	d005      	beq.n	800ad5c <HAL_GPIO_Init+0x40>
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	685b      	ldr	r3, [r3, #4]
 800ad54:	f003 0303 	and.w	r3, r3, #3
 800ad58:	2b02      	cmp	r3, #2
 800ad5a:	d130      	bne.n	800adbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	689b      	ldr	r3, [r3, #8]
 800ad60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	005b      	lsls	r3, r3, #1
 800ad66:	2203      	movs	r2, #3
 800ad68:	fa02 f303 	lsl.w	r3, r2, r3
 800ad6c:	43db      	mvns	r3, r3
 800ad6e:	693a      	ldr	r2, [r7, #16]
 800ad70:	4013      	ands	r3, r2
 800ad72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	68da      	ldr	r2, [r3, #12]
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	005b      	lsls	r3, r3, #1
 800ad7c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad80:	693a      	ldr	r2, [r7, #16]
 800ad82:	4313      	orrs	r3, r2
 800ad84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	693a      	ldr	r2, [r7, #16]
 800ad8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ad92:	2201      	movs	r2, #1
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	fa02 f303 	lsl.w	r3, r2, r3
 800ad9a:	43db      	mvns	r3, r3
 800ad9c:	693a      	ldr	r2, [r7, #16]
 800ad9e:	4013      	ands	r3, r2
 800ada0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	685b      	ldr	r3, [r3, #4]
 800ada6:	091b      	lsrs	r3, r3, #4
 800ada8:	f003 0201 	and.w	r2, r3, #1
 800adac:	697b      	ldr	r3, [r7, #20]
 800adae:	fa02 f303 	lsl.w	r3, r2, r3
 800adb2:	693a      	ldr	r2, [r7, #16]
 800adb4:	4313      	orrs	r3, r2
 800adb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	693a      	ldr	r2, [r7, #16]
 800adbc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	685b      	ldr	r3, [r3, #4]
 800adc2:	f003 0303 	and.w	r3, r3, #3
 800adc6:	2b03      	cmp	r3, #3
 800adc8:	d017      	beq.n	800adfa <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	68db      	ldr	r3, [r3, #12]
 800adce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	005b      	lsls	r3, r3, #1
 800add4:	2203      	movs	r2, #3
 800add6:	fa02 f303 	lsl.w	r3, r2, r3
 800adda:	43db      	mvns	r3, r3
 800addc:	693a      	ldr	r2, [r7, #16]
 800adde:	4013      	ands	r3, r2
 800ade0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	689a      	ldr	r2, [r3, #8]
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	005b      	lsls	r3, r3, #1
 800adea:	fa02 f303 	lsl.w	r3, r2, r3
 800adee:	693a      	ldr	r2, [r7, #16]
 800adf0:	4313      	orrs	r3, r2
 800adf2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	693a      	ldr	r2, [r7, #16]
 800adf8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	f003 0303 	and.w	r3, r3, #3
 800ae02:	2b02      	cmp	r3, #2
 800ae04:	d123      	bne.n	800ae4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	08da      	lsrs	r2, r3, #3
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	3208      	adds	r2, #8
 800ae0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800ae14:	697b      	ldr	r3, [r7, #20]
 800ae16:	f003 0307 	and.w	r3, r3, #7
 800ae1a:	009b      	lsls	r3, r3, #2
 800ae1c:	220f      	movs	r2, #15
 800ae1e:	fa02 f303 	lsl.w	r3, r2, r3
 800ae22:	43db      	mvns	r3, r3
 800ae24:	693a      	ldr	r2, [r7, #16]
 800ae26:	4013      	ands	r3, r2
 800ae28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	691a      	ldr	r2, [r3, #16]
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	f003 0307 	and.w	r3, r3, #7
 800ae34:	009b      	lsls	r3, r3, #2
 800ae36:	fa02 f303 	lsl.w	r3, r2, r3
 800ae3a:	693a      	ldr	r2, [r7, #16]
 800ae3c:	4313      	orrs	r3, r2
 800ae3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	08da      	lsrs	r2, r3, #3
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	3208      	adds	r2, #8
 800ae48:	6939      	ldr	r1, [r7, #16]
 800ae4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	005b      	lsls	r3, r3, #1
 800ae58:	2203      	movs	r2, #3
 800ae5a:	fa02 f303 	lsl.w	r3, r2, r3
 800ae5e:	43db      	mvns	r3, r3
 800ae60:	693a      	ldr	r2, [r7, #16]
 800ae62:	4013      	ands	r3, r2
 800ae64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	685b      	ldr	r3, [r3, #4]
 800ae6a:	f003 0203 	and.w	r2, r3, #3
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	005b      	lsls	r3, r3, #1
 800ae72:	fa02 f303 	lsl.w	r3, r2, r3
 800ae76:	693a      	ldr	r2, [r7, #16]
 800ae78:	4313      	orrs	r3, r2
 800ae7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	693a      	ldr	r2, [r7, #16]
 800ae80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	f000 8098 	beq.w	800afc0 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800ae90:	4a54      	ldr	r2, [pc, #336]	@ (800afe4 <HAL_GPIO_Init+0x2c8>)
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	089b      	lsrs	r3, r3, #2
 800ae96:	3302      	adds	r3, #2
 800ae98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	f003 0303 	and.w	r3, r3, #3
 800aea4:	009b      	lsls	r3, r3, #2
 800aea6:	220f      	movs	r2, #15
 800aea8:	fa02 f303 	lsl.w	r3, r2, r3
 800aeac:	43db      	mvns	r3, r3
 800aeae:	693a      	ldr	r2, [r7, #16]
 800aeb0:	4013      	ands	r3, r2
 800aeb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800aeba:	d019      	beq.n	800aef0 <HAL_GPIO_Init+0x1d4>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	4a4a      	ldr	r2, [pc, #296]	@ (800afe8 <HAL_GPIO_Init+0x2cc>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d013      	beq.n	800aeec <HAL_GPIO_Init+0x1d0>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	4a49      	ldr	r2, [pc, #292]	@ (800afec <HAL_GPIO_Init+0x2d0>)
 800aec8:	4293      	cmp	r3, r2
 800aeca:	d00d      	beq.n	800aee8 <HAL_GPIO_Init+0x1cc>
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	4a48      	ldr	r2, [pc, #288]	@ (800aff0 <HAL_GPIO_Init+0x2d4>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d007      	beq.n	800aee4 <HAL_GPIO_Init+0x1c8>
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	4a47      	ldr	r2, [pc, #284]	@ (800aff4 <HAL_GPIO_Init+0x2d8>)
 800aed8:	4293      	cmp	r3, r2
 800aeda:	d101      	bne.n	800aee0 <HAL_GPIO_Init+0x1c4>
 800aedc:	2304      	movs	r3, #4
 800aede:	e008      	b.n	800aef2 <HAL_GPIO_Init+0x1d6>
 800aee0:	2307      	movs	r3, #7
 800aee2:	e006      	b.n	800aef2 <HAL_GPIO_Init+0x1d6>
 800aee4:	2303      	movs	r3, #3
 800aee6:	e004      	b.n	800aef2 <HAL_GPIO_Init+0x1d6>
 800aee8:	2302      	movs	r3, #2
 800aeea:	e002      	b.n	800aef2 <HAL_GPIO_Init+0x1d6>
 800aeec:	2301      	movs	r3, #1
 800aeee:	e000      	b.n	800aef2 <HAL_GPIO_Init+0x1d6>
 800aef0:	2300      	movs	r3, #0
 800aef2:	697a      	ldr	r2, [r7, #20]
 800aef4:	f002 0203 	and.w	r2, r2, #3
 800aef8:	0092      	lsls	r2, r2, #2
 800aefa:	4093      	lsls	r3, r2
 800aefc:	693a      	ldr	r2, [r7, #16]
 800aefe:	4313      	orrs	r3, r2
 800af00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800af02:	4938      	ldr	r1, [pc, #224]	@ (800afe4 <HAL_GPIO_Init+0x2c8>)
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	089b      	lsrs	r3, r3, #2
 800af08:	3302      	adds	r3, #2
 800af0a:	693a      	ldr	r2, [r7, #16]
 800af0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800af10:	4b39      	ldr	r3, [pc, #228]	@ (800aff8 <HAL_GPIO_Init+0x2dc>)
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	43db      	mvns	r3, r3
 800af1a:	693a      	ldr	r2, [r7, #16]
 800af1c:	4013      	ands	r3, r2
 800af1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	685b      	ldr	r3, [r3, #4]
 800af24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d003      	beq.n	800af34 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800af2c:	693a      	ldr	r2, [r7, #16]
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	4313      	orrs	r3, r2
 800af32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800af34:	4a30      	ldr	r2, [pc, #192]	@ (800aff8 <HAL_GPIO_Init+0x2dc>)
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800af3a:	4b2f      	ldr	r3, [pc, #188]	@ (800aff8 <HAL_GPIO_Init+0x2dc>)
 800af3c:	685b      	ldr	r3, [r3, #4]
 800af3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	43db      	mvns	r3, r3
 800af44:	693a      	ldr	r2, [r7, #16]
 800af46:	4013      	ands	r3, r2
 800af48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	685b      	ldr	r3, [r3, #4]
 800af4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800af52:	2b00      	cmp	r3, #0
 800af54:	d003      	beq.n	800af5e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800af56:	693a      	ldr	r2, [r7, #16]
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	4313      	orrs	r3, r2
 800af5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800af5e:	4a26      	ldr	r2, [pc, #152]	@ (800aff8 <HAL_GPIO_Init+0x2dc>)
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800af64:	4b24      	ldr	r3, [pc, #144]	@ (800aff8 <HAL_GPIO_Init+0x2dc>)
 800af66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	43db      	mvns	r3, r3
 800af70:	693a      	ldr	r2, [r7, #16]
 800af72:	4013      	ands	r3, r2
 800af74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	685b      	ldr	r3, [r3, #4]
 800af7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d003      	beq.n	800af8a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800af82:	693a      	ldr	r2, [r7, #16]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	4313      	orrs	r3, r2
 800af88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800af8a:	4a1b      	ldr	r2, [pc, #108]	@ (800aff8 <HAL_GPIO_Init+0x2dc>)
 800af8c:	693b      	ldr	r3, [r7, #16]
 800af8e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800af92:	4b19      	ldr	r3, [pc, #100]	@ (800aff8 <HAL_GPIO_Init+0x2dc>)
 800af94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800af98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	43db      	mvns	r3, r3
 800af9e:	693a      	ldr	r2, [r7, #16]
 800afa0:	4013      	ands	r3, r2
 800afa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	685b      	ldr	r3, [r3, #4]
 800afa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800afac:	2b00      	cmp	r3, #0
 800afae:	d003      	beq.n	800afb8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800afb0:	693a      	ldr	r2, [r7, #16]
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	4313      	orrs	r3, r2
 800afb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800afb8:	4a0f      	ldr	r2, [pc, #60]	@ (800aff8 <HAL_GPIO_Init+0x2dc>)
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800afc0:	697b      	ldr	r3, [r7, #20]
 800afc2:	3301      	adds	r3, #1
 800afc4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	681a      	ldr	r2, [r3, #0]
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	fa22 f303 	lsr.w	r3, r2, r3
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	f47f aeab 	bne.w	800ad2c <HAL_GPIO_Init+0x10>
  }
}
 800afd6:	bf00      	nop
 800afd8:	bf00      	nop
 800afda:	371c      	adds	r7, #28
 800afdc:	46bd      	mov	sp, r7
 800afde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe2:	4770      	bx	lr
 800afe4:	40010000 	.word	0x40010000
 800afe8:	48000400 	.word	0x48000400
 800afec:	48000800 	.word	0x48000800
 800aff0:	48000c00 	.word	0x48000c00
 800aff4:	48001000 	.word	0x48001000
 800aff8:	58000800 	.word	0x58000800

0800affc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800affc:	b480      	push	{r7}
 800affe:	b083      	sub	sp, #12
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
 800b004:	460b      	mov	r3, r1
 800b006:	807b      	strh	r3, [r7, #2]
 800b008:	4613      	mov	r3, r2
 800b00a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b00c:	787b      	ldrb	r3, [r7, #1]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d003      	beq.n	800b01a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b012:	887a      	ldrh	r2, [r7, #2]
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b018:	e002      	b.n	800b020 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b01a:	887a      	ldrh	r2, [r7, #2]
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b020:	bf00      	nop
 800b022:	370c      	adds	r7, #12
 800b024:	46bd      	mov	sp, r7
 800b026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02a:	4770      	bx	lr

0800b02c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b082      	sub	sp, #8
 800b030:	af00      	add	r7, sp, #0
 800b032:	4603      	mov	r3, r0
 800b034:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800b036:	4b08      	ldr	r3, [pc, #32]	@ (800b058 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b038:	68da      	ldr	r2, [r3, #12]
 800b03a:	88fb      	ldrh	r3, [r7, #6]
 800b03c:	4013      	ands	r3, r2
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d006      	beq.n	800b050 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b042:	4a05      	ldr	r2, [pc, #20]	@ (800b058 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b044:	88fb      	ldrh	r3, [r7, #6]
 800b046:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b048:	88fb      	ldrh	r3, [r7, #6]
 800b04a:	4618      	mov	r0, r3
 800b04c:	f000 f806 	bl	800b05c <HAL_GPIO_EXTI_Callback>
  }
}
 800b050:	bf00      	nop
 800b052:	3708      	adds	r7, #8
 800b054:	46bd      	mov	sp, r7
 800b056:	bd80      	pop	{r7, pc}
 800b058:	58000800 	.word	0x58000800

0800b05c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800b05c:	b480      	push	{r7}
 800b05e:	b083      	sub	sp, #12
 800b060:	af00      	add	r7, sp, #0
 800b062:	4603      	mov	r3, r0
 800b064:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800b066:	bf00      	nop
 800b068:	370c      	adds	r7, #12
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr

0800b072 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b072:	b580      	push	{r7, lr}
 800b074:	b082      	sub	sp, #8
 800b076:	af00      	add	r7, sp, #0
 800b078:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d101      	bne.n	800b084 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b080:	2301      	movs	r3, #1
 800b082:	e08d      	b.n	800b1a0 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b08a:	b2db      	uxtb	r3, r3
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d106      	bne.n	800b09e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2200      	movs	r2, #0
 800b094:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f7fd fb31 	bl	8008700 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	2224      	movs	r2, #36	@ 0x24
 800b0a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	681a      	ldr	r2, [r3, #0]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	f022 0201 	bic.w	r2, r2, #1
 800b0b4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	685a      	ldr	r2, [r3, #4]
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b0c2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	689a      	ldr	r2, [r3, #8]
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b0d2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	68db      	ldr	r3, [r3, #12]
 800b0d8:	2b01      	cmp	r3, #1
 800b0da:	d107      	bne.n	800b0ec <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	689a      	ldr	r2, [r3, #8]
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b0e8:	609a      	str	r2, [r3, #8]
 800b0ea:	e006      	b.n	800b0fa <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	689a      	ldr	r2, [r3, #8]
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800b0f8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	68db      	ldr	r3, [r3, #12]
 800b0fe:	2b02      	cmp	r3, #2
 800b100:	d108      	bne.n	800b114 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	685a      	ldr	r2, [r3, #4]
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b110:	605a      	str	r2, [r3, #4]
 800b112:	e007      	b.n	800b124 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	685a      	ldr	r2, [r3, #4]
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b122:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	685b      	ldr	r3, [r3, #4]
 800b12a:	687a      	ldr	r2, [r7, #4]
 800b12c:	6812      	ldr	r2, [r2, #0]
 800b12e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b132:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b136:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	68da      	ldr	r2, [r3, #12]
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b146:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	691a      	ldr	r2, [r3, #16]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	695b      	ldr	r3, [r3, #20]
 800b150:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	699b      	ldr	r3, [r3, #24]
 800b158:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	430a      	orrs	r2, r1
 800b160:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	69d9      	ldr	r1, [r3, #28]
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6a1a      	ldr	r2, [r3, #32]
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	430a      	orrs	r2, r1
 800b170:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	681a      	ldr	r2, [r3, #0]
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	f042 0201 	orr.w	r2, r2, #1
 800b180:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	2200      	movs	r2, #0
 800b186:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2220      	movs	r2, #32
 800b18c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2200      	movs	r2, #0
 800b194:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2200      	movs	r2, #0
 800b19a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800b19e:	2300      	movs	r3, #0
}
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	3708      	adds	r7, #8
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b088      	sub	sp, #32
 800b1ac:	af02      	add	r7, sp, #8
 800b1ae:	60f8      	str	r0, [r7, #12]
 800b1b0:	607a      	str	r2, [r7, #4]
 800b1b2:	461a      	mov	r2, r3
 800b1b4:	460b      	mov	r3, r1
 800b1b6:	817b      	strh	r3, [r7, #10]
 800b1b8:	4613      	mov	r3, r2
 800b1ba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b1c2:	b2db      	uxtb	r3, r3
 800b1c4:	2b20      	cmp	r3, #32
 800b1c6:	f040 80fd 	bne.w	800b3c4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b1d0:	2b01      	cmp	r3, #1
 800b1d2:	d101      	bne.n	800b1d8 <HAL_I2C_Master_Transmit+0x30>
 800b1d4:	2302      	movs	r3, #2
 800b1d6:	e0f6      	b.n	800b3c6 <HAL_I2C_Master_Transmit+0x21e>
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	2201      	movs	r2, #1
 800b1dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b1e0:	f7fd fed2 	bl	8008f88 <HAL_GetTick>
 800b1e4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	9300      	str	r3, [sp, #0]
 800b1ea:	2319      	movs	r3, #25
 800b1ec:	2201      	movs	r2, #1
 800b1ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b1f2:	68f8      	ldr	r0, [r7, #12]
 800b1f4:	f000 ff85 	bl	800c102 <I2C_WaitOnFlagUntilTimeout>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d001      	beq.n	800b202 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800b1fe:	2301      	movs	r3, #1
 800b200:	e0e1      	b.n	800b3c6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2221      	movs	r2, #33	@ 0x21
 800b206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	2210      	movs	r2, #16
 800b20e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	2200      	movs	r2, #0
 800b216:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	687a      	ldr	r2, [r7, #4]
 800b21c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	893a      	ldrh	r2, [r7, #8]
 800b222:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	2200      	movs	r2, #0
 800b228:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b22e:	b29b      	uxth	r3, r3
 800b230:	2bff      	cmp	r3, #255	@ 0xff
 800b232:	d906      	bls.n	800b242 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	22ff      	movs	r2, #255	@ 0xff
 800b238:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800b23a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b23e:	617b      	str	r3, [r7, #20]
 800b240:	e007      	b.n	800b252 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b246:	b29a      	uxth	r2, r3
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800b24c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b250:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b256:	2b00      	cmp	r3, #0
 800b258:	d024      	beq.n	800b2a4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b25e:	781a      	ldrb	r2, [r3, #0]
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b26a:	1c5a      	adds	r2, r3, #1
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b274:	b29b      	uxth	r3, r3
 800b276:	3b01      	subs	r3, #1
 800b278:	b29a      	uxth	r2, r3
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b282:	3b01      	subs	r3, #1
 800b284:	b29a      	uxth	r2, r3
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b28e:	b2db      	uxtb	r3, r3
 800b290:	3301      	adds	r3, #1
 800b292:	b2da      	uxtb	r2, r3
 800b294:	8979      	ldrh	r1, [r7, #10]
 800b296:	4b4e      	ldr	r3, [pc, #312]	@ (800b3d0 <HAL_I2C_Master_Transmit+0x228>)
 800b298:	9300      	str	r3, [sp, #0]
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	68f8      	ldr	r0, [r7, #12]
 800b29e:	f001 f97f 	bl	800c5a0 <I2C_TransferConfig>
 800b2a2:	e066      	b.n	800b372 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b2a8:	b2da      	uxtb	r2, r3
 800b2aa:	8979      	ldrh	r1, [r7, #10]
 800b2ac:	4b48      	ldr	r3, [pc, #288]	@ (800b3d0 <HAL_I2C_Master_Transmit+0x228>)
 800b2ae:	9300      	str	r3, [sp, #0]
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	68f8      	ldr	r0, [r7, #12]
 800b2b4:	f001 f974 	bl	800c5a0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800b2b8:	e05b      	b.n	800b372 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b2ba:	693a      	ldr	r2, [r7, #16]
 800b2bc:	6a39      	ldr	r1, [r7, #32]
 800b2be:	68f8      	ldr	r0, [r7, #12]
 800b2c0:	f000 ff78 	bl	800c1b4 <I2C_WaitOnTXISFlagUntilTimeout>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d001      	beq.n	800b2ce <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	e07b      	b.n	800b3c6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2d2:	781a      	ldrb	r2, [r3, #0]
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2de:	1c5a      	adds	r2, r3, #1
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b2e8:	b29b      	uxth	r3, r3
 800b2ea:	3b01      	subs	r3, #1
 800b2ec:	b29a      	uxth	r2, r3
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b2f6:	3b01      	subs	r3, #1
 800b2f8:	b29a      	uxth	r2, r3
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b302:	b29b      	uxth	r3, r3
 800b304:	2b00      	cmp	r3, #0
 800b306:	d034      	beq.n	800b372 <HAL_I2C_Master_Transmit+0x1ca>
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d130      	bne.n	800b372 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	9300      	str	r3, [sp, #0]
 800b314:	6a3b      	ldr	r3, [r7, #32]
 800b316:	2200      	movs	r2, #0
 800b318:	2180      	movs	r1, #128	@ 0x80
 800b31a:	68f8      	ldr	r0, [r7, #12]
 800b31c:	f000 fef1 	bl	800c102 <I2C_WaitOnFlagUntilTimeout>
 800b320:	4603      	mov	r3, r0
 800b322:	2b00      	cmp	r3, #0
 800b324:	d001      	beq.n	800b32a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800b326:	2301      	movs	r3, #1
 800b328:	e04d      	b.n	800b3c6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b32e:	b29b      	uxth	r3, r3
 800b330:	2bff      	cmp	r3, #255	@ 0xff
 800b332:	d90e      	bls.n	800b352 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	22ff      	movs	r2, #255	@ 0xff
 800b338:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b33e:	b2da      	uxtb	r2, r3
 800b340:	8979      	ldrh	r1, [r7, #10]
 800b342:	2300      	movs	r3, #0
 800b344:	9300      	str	r3, [sp, #0]
 800b346:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b34a:	68f8      	ldr	r0, [r7, #12]
 800b34c:	f001 f928 	bl	800c5a0 <I2C_TransferConfig>
 800b350:	e00f      	b.n	800b372 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b356:	b29a      	uxth	r2, r3
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b360:	b2da      	uxtb	r2, r3
 800b362:	8979      	ldrh	r1, [r7, #10]
 800b364:	2300      	movs	r3, #0
 800b366:	9300      	str	r3, [sp, #0]
 800b368:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b36c:	68f8      	ldr	r0, [r7, #12]
 800b36e:	f001 f917 	bl	800c5a0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b376:	b29b      	uxth	r3, r3
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d19e      	bne.n	800b2ba <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b37c:	693a      	ldr	r2, [r7, #16]
 800b37e:	6a39      	ldr	r1, [r7, #32]
 800b380:	68f8      	ldr	r0, [r7, #12]
 800b382:	f000 ff5e 	bl	800c242 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b386:	4603      	mov	r3, r0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d001      	beq.n	800b390 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800b38c:	2301      	movs	r3, #1
 800b38e:	e01a      	b.n	800b3c6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	2220      	movs	r2, #32
 800b396:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	6859      	ldr	r1, [r3, #4]
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681a      	ldr	r2, [r3, #0]
 800b3a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b3d4 <HAL_I2C_Master_Transmit+0x22c>)
 800b3a4:	400b      	ands	r3, r1
 800b3a6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	2220      	movs	r2, #32
 800b3ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	e000      	b.n	800b3c6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800b3c4:	2302      	movs	r3, #2
  }
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	3718      	adds	r7, #24
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}
 800b3ce:	bf00      	nop
 800b3d0:	80002000 	.word	0x80002000
 800b3d4:	fe00e800 	.word	0xfe00e800

0800b3d8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b088      	sub	sp, #32
 800b3dc:	af02      	add	r7, sp, #8
 800b3de:	60f8      	str	r0, [r7, #12]
 800b3e0:	607a      	str	r2, [r7, #4]
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	460b      	mov	r3, r1
 800b3e6:	817b      	strh	r3, [r7, #10]
 800b3e8:	4613      	mov	r3, r2
 800b3ea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3f2:	b2db      	uxtb	r3, r3
 800b3f4:	2b20      	cmp	r3, #32
 800b3f6:	f040 80db 	bne.w	800b5b0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b400:	2b01      	cmp	r3, #1
 800b402:	d101      	bne.n	800b408 <HAL_I2C_Master_Receive+0x30>
 800b404:	2302      	movs	r3, #2
 800b406:	e0d4      	b.n	800b5b2 <HAL_I2C_Master_Receive+0x1da>
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	2201      	movs	r2, #1
 800b40c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b410:	f7fd fdba 	bl	8008f88 <HAL_GetTick>
 800b414:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	9300      	str	r3, [sp, #0]
 800b41a:	2319      	movs	r3, #25
 800b41c:	2201      	movs	r2, #1
 800b41e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b422:	68f8      	ldr	r0, [r7, #12]
 800b424:	f000 fe6d 	bl	800c102 <I2C_WaitOnFlagUntilTimeout>
 800b428:	4603      	mov	r3, r0
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d001      	beq.n	800b432 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800b42e:	2301      	movs	r3, #1
 800b430:	e0bf      	b.n	800b5b2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	2222      	movs	r2, #34	@ 0x22
 800b436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	2210      	movs	r2, #16
 800b43e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	2200      	movs	r2, #0
 800b446:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	687a      	ldr	r2, [r7, #4]
 800b44c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	893a      	ldrh	r2, [r7, #8]
 800b452:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	2200      	movs	r2, #0
 800b458:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b45e:	b29b      	uxth	r3, r3
 800b460:	2bff      	cmp	r3, #255	@ 0xff
 800b462:	d90e      	bls.n	800b482 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	22ff      	movs	r2, #255	@ 0xff
 800b468:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b46e:	b2da      	uxtb	r2, r3
 800b470:	8979      	ldrh	r1, [r7, #10]
 800b472:	4b52      	ldr	r3, [pc, #328]	@ (800b5bc <HAL_I2C_Master_Receive+0x1e4>)
 800b474:	9300      	str	r3, [sp, #0]
 800b476:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b47a:	68f8      	ldr	r0, [r7, #12]
 800b47c:	f001 f890 	bl	800c5a0 <I2C_TransferConfig>
 800b480:	e06d      	b.n	800b55e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b486:	b29a      	uxth	r2, r3
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b490:	b2da      	uxtb	r2, r3
 800b492:	8979      	ldrh	r1, [r7, #10]
 800b494:	4b49      	ldr	r3, [pc, #292]	@ (800b5bc <HAL_I2C_Master_Receive+0x1e4>)
 800b496:	9300      	str	r3, [sp, #0]
 800b498:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b49c:	68f8      	ldr	r0, [r7, #12]
 800b49e:	f001 f87f 	bl	800c5a0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800b4a2:	e05c      	b.n	800b55e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b4a4:	697a      	ldr	r2, [r7, #20]
 800b4a6:	6a39      	ldr	r1, [r7, #32]
 800b4a8:	68f8      	ldr	r0, [r7, #12]
 800b4aa:	f000 ff0d 	bl	800c2c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d001      	beq.n	800b4b8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	e07c      	b.n	800b5b2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4c2:	b2d2      	uxtb	r2, r2
 800b4c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4ca:	1c5a      	adds	r2, r3, #1
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b4d4:	3b01      	subs	r3, #1
 800b4d6:	b29a      	uxth	r2, r3
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4e0:	b29b      	uxth	r3, r3
 800b4e2:	3b01      	subs	r3, #1
 800b4e4:	b29a      	uxth	r2, r3
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4ee:	b29b      	uxth	r3, r3
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d034      	beq.n	800b55e <HAL_I2C_Master_Receive+0x186>
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d130      	bne.n	800b55e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b4fc:	697b      	ldr	r3, [r7, #20]
 800b4fe:	9300      	str	r3, [sp, #0]
 800b500:	6a3b      	ldr	r3, [r7, #32]
 800b502:	2200      	movs	r2, #0
 800b504:	2180      	movs	r1, #128	@ 0x80
 800b506:	68f8      	ldr	r0, [r7, #12]
 800b508:	f000 fdfb 	bl	800c102 <I2C_WaitOnFlagUntilTimeout>
 800b50c:	4603      	mov	r3, r0
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d001      	beq.n	800b516 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800b512:	2301      	movs	r3, #1
 800b514:	e04d      	b.n	800b5b2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b51a:	b29b      	uxth	r3, r3
 800b51c:	2bff      	cmp	r3, #255	@ 0xff
 800b51e:	d90e      	bls.n	800b53e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	22ff      	movs	r2, #255	@ 0xff
 800b524:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b52a:	b2da      	uxtb	r2, r3
 800b52c:	8979      	ldrh	r1, [r7, #10]
 800b52e:	2300      	movs	r3, #0
 800b530:	9300      	str	r3, [sp, #0]
 800b532:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b536:	68f8      	ldr	r0, [r7, #12]
 800b538:	f001 f832 	bl	800c5a0 <I2C_TransferConfig>
 800b53c:	e00f      	b.n	800b55e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b542:	b29a      	uxth	r2, r3
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b54c:	b2da      	uxtb	r2, r3
 800b54e:	8979      	ldrh	r1, [r7, #10]
 800b550:	2300      	movs	r3, #0
 800b552:	9300      	str	r3, [sp, #0]
 800b554:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b558:	68f8      	ldr	r0, [r7, #12]
 800b55a:	f001 f821 	bl	800c5a0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b562:	b29b      	uxth	r3, r3
 800b564:	2b00      	cmp	r3, #0
 800b566:	d19d      	bne.n	800b4a4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b568:	697a      	ldr	r2, [r7, #20]
 800b56a:	6a39      	ldr	r1, [r7, #32]
 800b56c:	68f8      	ldr	r0, [r7, #12]
 800b56e:	f000 fe68 	bl	800c242 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b572:	4603      	mov	r3, r0
 800b574:	2b00      	cmp	r3, #0
 800b576:	d001      	beq.n	800b57c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800b578:	2301      	movs	r3, #1
 800b57a:	e01a      	b.n	800b5b2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	2220      	movs	r2, #32
 800b582:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	6859      	ldr	r1, [r3, #4]
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681a      	ldr	r2, [r3, #0]
 800b58e:	4b0c      	ldr	r3, [pc, #48]	@ (800b5c0 <HAL_I2C_Master_Receive+0x1e8>)
 800b590:	400b      	ands	r3, r1
 800b592:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	2220      	movs	r2, #32
 800b598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	2200      	movs	r2, #0
 800b5a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	e000      	b.n	800b5b2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800b5b0:	2302      	movs	r3, #2
  }
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	3718      	adds	r7, #24
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	bd80      	pop	{r7, pc}
 800b5ba:	bf00      	nop
 800b5bc:	80002400 	.word	0x80002400
 800b5c0:	fe00e800 	.word	0xfe00e800

0800b5c4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b084      	sub	sp, #16
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	699b      	ldr	r3, [r3, #24]
 800b5d2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d005      	beq.n	800b5f0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5e8:	68ba      	ldr	r2, [r7, #8]
 800b5ea:	68f9      	ldr	r1, [r7, #12]
 800b5ec:	6878      	ldr	r0, [r7, #4]
 800b5ee:	4798      	blx	r3
  }
}
 800b5f0:	bf00      	nop
 800b5f2:	3710      	adds	r7, #16
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	bd80      	pop	{r7, pc}

0800b5f8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b086      	sub	sp, #24
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	699b      	ldr	r3, [r3, #24]
 800b606:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b616:	2b00      	cmp	r3, #0
 800b618:	d00f      	beq.n	800b63a <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800b620:	2b00      	cmp	r3, #0
 800b622:	d00a      	beq.n	800b63a <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b628:	f043 0201 	orr.w	r2, r3, #1
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b638:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800b63a:	697b      	ldr	r3, [r7, #20]
 800b63c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b640:	2b00      	cmp	r3, #0
 800b642:	d00f      	beq.n	800b664 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b644:	693b      	ldr	r3, [r7, #16]
 800b646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d00a      	beq.n	800b664 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b652:	f043 0208 	orr.w	r2, r3, #8
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b662:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d00f      	beq.n	800b68e <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b66e:	693b      	ldr	r3, [r7, #16]
 800b670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800b674:	2b00      	cmp	r3, #0
 800b676:	d00a      	beq.n	800b68e <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b67c:	f043 0202 	orr.w	r2, r3, #2
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b68c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b692:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	f003 030b 	and.w	r3, r3, #11
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d003      	beq.n	800b6a6 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800b69e:	68f9      	ldr	r1, [r7, #12]
 800b6a0:	6878      	ldr	r0, [r7, #4]
 800b6a2:	f000 fbd5 	bl	800be50 <I2C_ITError>
  }
}
 800b6a6:	bf00      	nop
 800b6a8:	3718      	adds	r7, #24
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}

0800b6ae <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b6ae:	b480      	push	{r7}
 800b6b0:	b083      	sub	sp, #12
 800b6b2:	af00      	add	r7, sp, #0
 800b6b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800b6b6:	bf00      	nop
 800b6b8:	370c      	adds	r7, #12
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c0:	4770      	bx	lr

0800b6c2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b6c2:	b480      	push	{r7}
 800b6c4:	b083      	sub	sp, #12
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800b6ca:	bf00      	nop
 800b6cc:	370c      	adds	r7, #12
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d4:	4770      	bx	lr

0800b6d6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800b6d6:	b480      	push	{r7}
 800b6d8:	b083      	sub	sp, #12
 800b6da:	af00      	add	r7, sp, #0
 800b6dc:	6078      	str	r0, [r7, #4]
 800b6de:	460b      	mov	r3, r1
 800b6e0:	70fb      	strb	r3, [r7, #3]
 800b6e2:	4613      	mov	r3, r2
 800b6e4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800b6e6:	bf00      	nop
 800b6e8:	370c      	adds	r7, #12
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f0:	4770      	bx	lr

0800b6f2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b6f2:	b480      	push	{r7}
 800b6f4:	b083      	sub	sp, #12
 800b6f6:	af00      	add	r7, sp, #0
 800b6f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800b6fa:	bf00      	nop
 800b6fc:	370c      	adds	r7, #12
 800b6fe:	46bd      	mov	sp, r7
 800b700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b704:	4770      	bx	lr

0800b706 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800b706:	b480      	push	{r7}
 800b708:	b083      	sub	sp, #12
 800b70a:	af00      	add	r7, sp, #0
 800b70c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800b70e:	bf00      	nop
 800b710:	370c      	adds	r7, #12
 800b712:	46bd      	mov	sp, r7
 800b714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b718:	4770      	bx	lr

0800b71a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b71a:	b480      	push	{r7}
 800b71c:	b083      	sub	sp, #12
 800b71e:	af00      	add	r7, sp, #0
 800b720:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800b722:	bf00      	nop
 800b724:	370c      	adds	r7, #12
 800b726:	46bd      	mov	sp, r7
 800b728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72c:	4770      	bx	lr

0800b72e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800b72e:	b580      	push	{r7, lr}
 800b730:	b086      	sub	sp, #24
 800b732:	af00      	add	r7, sp, #0
 800b734:	60f8      	str	r0, [r7, #12]
 800b736:	60b9      	str	r1, [r7, #8]
 800b738:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b73e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b74a:	2b01      	cmp	r3, #1
 800b74c:	d101      	bne.n	800b752 <I2C_Slave_ISR_IT+0x24>
 800b74e:	2302      	movs	r3, #2
 800b750:	e0e2      	b.n	800b918 <I2C_Slave_ISR_IT+0x1ea>
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	2201      	movs	r2, #1
 800b756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b75a:	693b      	ldr	r3, [r7, #16]
 800b75c:	f003 0320 	and.w	r3, r3, #32
 800b760:	2b00      	cmp	r3, #0
 800b762:	d009      	beq.n	800b778 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d004      	beq.n	800b778 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800b76e:	6939      	ldr	r1, [r7, #16]
 800b770:	68f8      	ldr	r0, [r7, #12]
 800b772:	f000 f9b5 	bl	800bae0 <I2C_ITSlaveCplt>
 800b776:	e0ca      	b.n	800b90e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	f003 0310 	and.w	r3, r3, #16
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d04b      	beq.n	800b81a <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d046      	beq.n	800b81a <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b790:	b29b      	uxth	r3, r3
 800b792:	2b00      	cmp	r3, #0
 800b794:	d128      	bne.n	800b7e8 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b79c:	b2db      	uxtb	r3, r3
 800b79e:	2b28      	cmp	r3, #40	@ 0x28
 800b7a0:	d108      	bne.n	800b7b4 <I2C_Slave_ISR_IT+0x86>
 800b7a2:	697b      	ldr	r3, [r7, #20]
 800b7a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b7a8:	d104      	bne.n	800b7b4 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800b7aa:	6939      	ldr	r1, [r7, #16]
 800b7ac:	68f8      	ldr	r0, [r7, #12]
 800b7ae:	f000 fafb 	bl	800bda8 <I2C_ITListenCplt>
 800b7b2:	e031      	b.n	800b818 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b7ba:	b2db      	uxtb	r3, r3
 800b7bc:	2b29      	cmp	r3, #41	@ 0x29
 800b7be:	d10e      	bne.n	800b7de <I2C_Slave_ISR_IT+0xb0>
 800b7c0:	697b      	ldr	r3, [r7, #20]
 800b7c2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b7c6:	d00a      	beq.n	800b7de <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	2210      	movs	r2, #16
 800b7ce:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800b7d0:	68f8      	ldr	r0, [r7, #12]
 800b7d2:	f000 fc54 	bl	800c07e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b7d6:	68f8      	ldr	r0, [r7, #12]
 800b7d8:	f000 f926 	bl	800ba28 <I2C_ITSlaveSeqCplt>
 800b7dc:	e01c      	b.n	800b818 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	2210      	movs	r2, #16
 800b7e4:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800b7e6:	e08f      	b.n	800b908 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	2210      	movs	r2, #16
 800b7ee:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7f4:	f043 0204 	orr.w	r2, r3, #4
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800b7fc:	697b      	ldr	r3, [r7, #20]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d003      	beq.n	800b80a <I2C_Slave_ISR_IT+0xdc>
 800b802:	697b      	ldr	r3, [r7, #20]
 800b804:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b808:	d17e      	bne.n	800b908 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b80e:	4619      	mov	r1, r3
 800b810:	68f8      	ldr	r0, [r7, #12]
 800b812:	f000 fb1d 	bl	800be50 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800b816:	e077      	b.n	800b908 <I2C_Slave_ISR_IT+0x1da>
 800b818:	e076      	b.n	800b908 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800b81a:	693b      	ldr	r3, [r7, #16]
 800b81c:	f003 0304 	and.w	r3, r3, #4
 800b820:	2b00      	cmp	r3, #0
 800b822:	d02f      	beq.n	800b884 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d02a      	beq.n	800b884 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b832:	b29b      	uxth	r3, r3
 800b834:	2b00      	cmp	r3, #0
 800b836:	d018      	beq.n	800b86a <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b842:	b2d2      	uxtb	r2, r2
 800b844:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b84a:	1c5a      	adds	r2, r3, #1
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b854:	3b01      	subs	r3, #1
 800b856:	b29a      	uxth	r2, r3
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b860:	b29b      	uxth	r3, r3
 800b862:	3b01      	subs	r3, #1
 800b864:	b29a      	uxth	r2, r3
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b86e:	b29b      	uxth	r3, r3
 800b870:	2b00      	cmp	r3, #0
 800b872:	d14b      	bne.n	800b90c <I2C_Slave_ISR_IT+0x1de>
 800b874:	697b      	ldr	r3, [r7, #20]
 800b876:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b87a:	d047      	beq.n	800b90c <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800b87c:	68f8      	ldr	r0, [r7, #12]
 800b87e:	f000 f8d3 	bl	800ba28 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800b882:	e043      	b.n	800b90c <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b884:	693b      	ldr	r3, [r7, #16]
 800b886:	f003 0308 	and.w	r3, r3, #8
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d009      	beq.n	800b8a2 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b894:	2b00      	cmp	r3, #0
 800b896:	d004      	beq.n	800b8a2 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800b898:	6939      	ldr	r1, [r7, #16]
 800b89a:	68f8      	ldr	r0, [r7, #12]
 800b89c:	f000 f840 	bl	800b920 <I2C_ITAddrCplt>
 800b8a0:	e035      	b.n	800b90e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b8a2:	693b      	ldr	r3, [r7, #16]
 800b8a4:	f003 0302 	and.w	r3, r3, #2
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d030      	beq.n	800b90e <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d02b      	beq.n	800b90e <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8ba:	b29b      	uxth	r3, r3
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d018      	beq.n	800b8f2 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8c4:	781a      	ldrb	r2, [r3, #0]
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8d0:	1c5a      	adds	r2, r3, #1
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8da:	b29b      	uxth	r3, r3
 800b8dc:	3b01      	subs	r3, #1
 800b8de:	b29a      	uxth	r2, r3
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8e8:	3b01      	subs	r3, #1
 800b8ea:	b29a      	uxth	r2, r3
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	851a      	strh	r2, [r3, #40]	@ 0x28
 800b8f0:	e00d      	b.n	800b90e <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800b8f2:	697b      	ldr	r3, [r7, #20]
 800b8f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b8f8:	d002      	beq.n	800b900 <I2C_Slave_ISR_IT+0x1d2>
 800b8fa:	697b      	ldr	r3, [r7, #20]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d106      	bne.n	800b90e <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b900:	68f8      	ldr	r0, [r7, #12]
 800b902:	f000 f891 	bl	800ba28 <I2C_ITSlaveSeqCplt>
 800b906:	e002      	b.n	800b90e <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800b908:	bf00      	nop
 800b90a:	e000      	b.n	800b90e <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 800b90c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	2200      	movs	r2, #0
 800b912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b916:	2300      	movs	r3, #0
}
 800b918:	4618      	mov	r0, r3
 800b91a:	3718      	adds	r7, #24
 800b91c:	46bd      	mov	sp, r7
 800b91e:	bd80      	pop	{r7, pc}

0800b920 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b084      	sub	sp, #16
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]
 800b928:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b930:	b2db      	uxtb	r3, r3
 800b932:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b936:	2b28      	cmp	r3, #40	@ 0x28
 800b938:	d16a      	bne.n	800ba10 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	699b      	ldr	r3, [r3, #24]
 800b940:	0c1b      	lsrs	r3, r3, #16
 800b942:	b2db      	uxtb	r3, r3
 800b944:	f003 0301 	and.w	r3, r3, #1
 800b948:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	699b      	ldr	r3, [r3, #24]
 800b950:	0c1b      	lsrs	r3, r3, #16
 800b952:	b29b      	uxth	r3, r3
 800b954:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800b958:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	689b      	ldr	r3, [r3, #8]
 800b960:	b29b      	uxth	r3, r3
 800b962:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b966:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	68db      	ldr	r3, [r3, #12]
 800b96e:	b29b      	uxth	r3, r3
 800b970:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800b974:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	68db      	ldr	r3, [r3, #12]
 800b97a:	2b02      	cmp	r3, #2
 800b97c:	d138      	bne.n	800b9f0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800b97e:	897b      	ldrh	r3, [r7, #10]
 800b980:	09db      	lsrs	r3, r3, #7
 800b982:	b29a      	uxth	r2, r3
 800b984:	89bb      	ldrh	r3, [r7, #12]
 800b986:	4053      	eors	r3, r2
 800b988:	b29b      	uxth	r3, r3
 800b98a:	f003 0306 	and.w	r3, r3, #6
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d11c      	bne.n	800b9cc <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800b992:	897b      	ldrh	r3, [r7, #10]
 800b994:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b99a:	1c5a      	adds	r2, r3, #1
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b9a4:	2b02      	cmp	r3, #2
 800b9a6:	d13b      	bne.n	800ba20 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	2208      	movs	r2, #8
 800b9b4:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b9be:	89ba      	ldrh	r2, [r7, #12]
 800b9c0:	7bfb      	ldrb	r3, [r7, #15]
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	6878      	ldr	r0, [r7, #4]
 800b9c6:	f7ff fe86 	bl	800b6d6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b9ca:	e029      	b.n	800ba20 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800b9cc:	893b      	ldrh	r3, [r7, #8]
 800b9ce:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800b9d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b9d4:	6878      	ldr	r0, [r7, #4]
 800b9d6:	f000 fe15 	bl	800c604 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2200      	movs	r2, #0
 800b9de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b9e2:	89ba      	ldrh	r2, [r7, #12]
 800b9e4:	7bfb      	ldrb	r3, [r7, #15]
 800b9e6:	4619      	mov	r1, r3
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f7ff fe74 	bl	800b6d6 <HAL_I2C_AddrCallback>
}
 800b9ee:	e017      	b.n	800ba20 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800b9f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f000 fe05 	bl	800c604 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800ba02:	89ba      	ldrh	r2, [r7, #12]
 800ba04:	7bfb      	ldrb	r3, [r7, #15]
 800ba06:	4619      	mov	r1, r3
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f7ff fe64 	bl	800b6d6 <HAL_I2C_AddrCallback>
}
 800ba0e:	e007      	b.n	800ba20 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	2208      	movs	r2, #8
 800ba16:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800ba20:	bf00      	nop
 800ba22:	3710      	adds	r7, #16
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}

0800ba28 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b084      	sub	sp, #16
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d008      	beq.n	800ba5c <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	681a      	ldr	r2, [r3, #0]
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ba58:	601a      	str	r2, [r3, #0]
 800ba5a:	e00c      	b.n	800ba76 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d007      	beq.n	800ba76 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	681a      	ldr	r2, [r3, #0]
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ba74:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba7c:	b2db      	uxtb	r3, r3
 800ba7e:	2b29      	cmp	r3, #41	@ 0x29
 800ba80:	d112      	bne.n	800baa8 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	2228      	movs	r2, #40	@ 0x28
 800ba86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	2221      	movs	r2, #33	@ 0x21
 800ba8e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ba90:	2101      	movs	r1, #1
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f000 fdb6 	bl	800c604 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f7ff fe04 	bl	800b6ae <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800baa6:	e017      	b.n	800bad8 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800baae:	b2db      	uxtb	r3, r3
 800bab0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bab2:	d111      	bne.n	800bad8 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2228      	movs	r2, #40	@ 0x28
 800bab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2222      	movs	r2, #34	@ 0x22
 800bac0:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800bac2:	2102      	movs	r1, #2
 800bac4:	6878      	ldr	r0, [r7, #4]
 800bac6:	f000 fd9d 	bl	800c604 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2200      	movs	r2, #0
 800bace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800bad2:	6878      	ldr	r0, [r7, #4]
 800bad4:	f7ff fdf5 	bl	800b6c2 <HAL_I2C_SlaveRxCpltCallback>
}
 800bad8:	bf00      	nop
 800bada:	3710      	adds	r7, #16
 800badc:	46bd      	mov	sp, r7
 800bade:	bd80      	pop	{r7, pc}

0800bae0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b086      	sub	sp, #24
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
 800bae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bafa:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb02:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	2220      	movs	r2, #32
 800bb0a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800bb0c:	7afb      	ldrb	r3, [r7, #11]
 800bb0e:	2b21      	cmp	r3, #33	@ 0x21
 800bb10:	d002      	beq.n	800bb18 <I2C_ITSlaveCplt+0x38>
 800bb12:	7afb      	ldrb	r3, [r7, #11]
 800bb14:	2b29      	cmp	r3, #41	@ 0x29
 800bb16:	d108      	bne.n	800bb2a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800bb18:	f248 0101 	movw	r1, #32769	@ 0x8001
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f000 fd71 	bl	800c604 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2221      	movs	r2, #33	@ 0x21
 800bb26:	631a      	str	r2, [r3, #48]	@ 0x30
 800bb28:	e019      	b.n	800bb5e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800bb2a:	7afb      	ldrb	r3, [r7, #11]
 800bb2c:	2b22      	cmp	r3, #34	@ 0x22
 800bb2e:	d002      	beq.n	800bb36 <I2C_ITSlaveCplt+0x56>
 800bb30:	7afb      	ldrb	r3, [r7, #11]
 800bb32:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb34:	d108      	bne.n	800bb48 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800bb36:	f248 0102 	movw	r1, #32770	@ 0x8002
 800bb3a:	6878      	ldr	r0, [r7, #4]
 800bb3c:	f000 fd62 	bl	800c604 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2222      	movs	r2, #34	@ 0x22
 800bb44:	631a      	str	r2, [r3, #48]	@ 0x30
 800bb46:	e00a      	b.n	800bb5e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800bb48:	7afb      	ldrb	r3, [r7, #11]
 800bb4a:	2b28      	cmp	r3, #40	@ 0x28
 800bb4c:	d107      	bne.n	800bb5e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800bb4e:	f248 0103 	movw	r1, #32771	@ 0x8003
 800bb52:	6878      	ldr	r0, [r7, #4]
 800bb54:	f000 fd56 	bl	800c604 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	685a      	ldr	r2, [r3, #4]
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bb6c:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	6859      	ldr	r1, [r3, #4]
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681a      	ldr	r2, [r3, #0]
 800bb78:	4b89      	ldr	r3, [pc, #548]	@ (800bda0 <I2C_ITSlaveCplt+0x2c0>)
 800bb7a:	400b      	ands	r3, r1
 800bb7c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800bb7e:	6878      	ldr	r0, [r7, #4]
 800bb80:	f000 fa7d 	bl	800c07e <I2C_Flush_TXDR>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800bb84:	693b      	ldr	r3, [r7, #16]
 800bb86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d013      	beq.n	800bbb6 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	681a      	ldr	r2, [r3, #0]
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800bb9c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d01f      	beq.n	800bbe6 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	685b      	ldr	r3, [r3, #4]
 800bbae:	b29a      	uxth	r2, r3
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800bbb4:	e017      	b.n	800bbe6 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800bbb6:	693b      	ldr	r3, [r7, #16]
 800bbb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d012      	beq.n	800bbe6 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	681a      	ldr	r2, [r3, #0]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bbce:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d006      	beq.n	800bbe6 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	685b      	ldr	r3, [r3, #4]
 800bbe0:	b29a      	uxth	r2, r3
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800bbe6:	697b      	ldr	r3, [r7, #20]
 800bbe8:	f003 0304 	and.w	r3, r3, #4
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d020      	beq.n	800bc32 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	f023 0304 	bic.w	r3, r3, #4
 800bbf6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc02:	b2d2      	uxtb	r2, r2
 800bc04:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc0a:	1c5a      	adds	r2, r3, #1
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d00c      	beq.n	800bc32 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc1c:	3b01      	subs	r3, #1
 800bc1e:	b29a      	uxth	r2, r3
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc28:	b29b      	uxth	r3, r3
 800bc2a:	3b01      	subs	r3, #1
 800bc2c:	b29a      	uxth	r2, r3
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc36:	b29b      	uxth	r3, r3
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d005      	beq.n	800bc48 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc40:	f043 0204 	orr.w	r2, r3, #4
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800bc48:	697b      	ldr	r3, [r7, #20]
 800bc4a:	f003 0310 	and.w	r3, r3, #16
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d049      	beq.n	800bce6 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800bc52:	693b      	ldr	r3, [r7, #16]
 800bc54:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d044      	beq.n	800bce6 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc60:	b29b      	uxth	r3, r3
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d128      	bne.n	800bcb8 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bc6c:	b2db      	uxtb	r3, r3
 800bc6e:	2b28      	cmp	r3, #40	@ 0x28
 800bc70:	d108      	bne.n	800bc84 <I2C_ITSlaveCplt+0x1a4>
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bc78:	d104      	bne.n	800bc84 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800bc7a:	6979      	ldr	r1, [r7, #20]
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f000 f893 	bl	800bda8 <I2C_ITListenCplt>
 800bc82:	e030      	b.n	800bce6 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	2b29      	cmp	r3, #41	@ 0x29
 800bc8e:	d10e      	bne.n	800bcae <I2C_ITSlaveCplt+0x1ce>
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800bc96:	d00a      	beq.n	800bcae <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	2210      	movs	r2, #16
 800bc9e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f000 f9ec 	bl	800c07e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800bca6:	6878      	ldr	r0, [r7, #4]
 800bca8:	f7ff febe 	bl	800ba28 <I2C_ITSlaveSeqCplt>
 800bcac:	e01b      	b.n	800bce6 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	2210      	movs	r2, #16
 800bcb4:	61da      	str	r2, [r3, #28]
 800bcb6:	e016      	b.n	800bce6 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	2210      	movs	r2, #16
 800bcbe:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcc4:	f043 0204 	orr.w	r2, r3, #4
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d003      	beq.n	800bcda <I2C_ITSlaveCplt+0x1fa>
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bcd8:	d105      	bne.n	800bce6 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcde:	4619      	mov	r1, r3
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f000 f8b5 	bl	800be50 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2200      	movs	r2, #0
 800bcea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d010      	beq.n	800bd1e <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd00:	4619      	mov	r1, r3
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f000 f8a4 	bl	800be50 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bd0e:	b2db      	uxtb	r3, r3
 800bd10:	2b28      	cmp	r3, #40	@ 0x28
 800bd12:	d141      	bne.n	800bd98 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800bd14:	6979      	ldr	r1, [r7, #20]
 800bd16:	6878      	ldr	r0, [r7, #4]
 800bd18:	f000 f846 	bl	800bda8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bd1c:	e03c      	b.n	800bd98 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd22:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800bd26:	d014      	beq.n	800bd52 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 800bd28:	6878      	ldr	r0, [r7, #4]
 800bd2a:	f7ff fe7d 	bl	800ba28 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	4a1c      	ldr	r2, [pc, #112]	@ (800bda4 <I2C_ITSlaveCplt+0x2c4>)
 800bd32:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2220      	movs	r2, #32
 800bd38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	2200      	movs	r2, #0
 800bd46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800bd4a:	6878      	ldr	r0, [r7, #4]
 800bd4c:	f7ff fcd1 	bl	800b6f2 <HAL_I2C_ListenCpltCallback>
}
 800bd50:	e022      	b.n	800bd98 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bd58:	b2db      	uxtb	r3, r3
 800bd5a:	2b22      	cmp	r3, #34	@ 0x22
 800bd5c:	d10e      	bne.n	800bd7c <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	2220      	movs	r2, #32
 800bd62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	2200      	movs	r2, #0
 800bd6a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2200      	movs	r2, #0
 800bd70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f7ff fca4 	bl	800b6c2 <HAL_I2C_SlaveRxCpltCallback>
}
 800bd7a:	e00d      	b.n	800bd98 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2220      	movs	r2, #32
 800bd80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2200      	movs	r2, #0
 800bd88:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f7ff fc8b 	bl	800b6ae <HAL_I2C_SlaveTxCpltCallback>
}
 800bd98:	bf00      	nop
 800bd9a:	3718      	adds	r7, #24
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}
 800bda0:	fe00e800 	.word	0xfe00e800
 800bda4:	ffff0000 	.word	0xffff0000

0800bda8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b082      	sub	sp, #8
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
 800bdb0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	4a25      	ldr	r2, [pc, #148]	@ (800be4c <I2C_ITListenCplt+0xa4>)
 800bdb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2200      	movs	r2, #0
 800bdbc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2220      	movs	r2, #32
 800bdc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2200      	movs	r2, #0
 800bdca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	f003 0304 	and.w	r3, r3, #4
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d022      	beq.n	800be24 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bde8:	b2d2      	uxtb	r2, r2
 800bdea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdf0:	1c5a      	adds	r2, r3, #1
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d012      	beq.n	800be24 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800be02:	3b01      	subs	r3, #1
 800be04:	b29a      	uxth	r2, r3
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be0e:	b29b      	uxth	r3, r3
 800be10:	3b01      	subs	r3, #1
 800be12:	b29a      	uxth	r2, r3
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be1c:	f043 0204 	orr.w	r2, r3, #4
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800be24:	f248 0103 	movw	r1, #32771	@ 0x8003
 800be28:	6878      	ldr	r0, [r7, #4]
 800be2a:	f000 fbeb 	bl	800c604 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	2210      	movs	r2, #16
 800be34:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2200      	movs	r2, #0
 800be3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f7ff fc57 	bl	800b6f2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800be44:	bf00      	nop
 800be46:	3708      	adds	r7, #8
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}
 800be4c:	ffff0000 	.word	0xffff0000

0800be50 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b084      	sub	sp, #16
 800be54:	af00      	add	r7, sp, #0
 800be56:	6078      	str	r0, [r7, #4]
 800be58:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800be60:	73fb      	strb	r3, [r7, #15]
#if defined(HAL_DMA_MODULE_ENABLED)
  uint32_t tmppreviousstate;
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2200      	movs	r2, #0
 800be66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	4a6d      	ldr	r2, [pc, #436]	@ (800c024 <I2C_ITError+0x1d4>)
 800be6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	2200      	movs	r2, #0
 800be74:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be7a:	683b      	ldr	r3, [r7, #0]
 800be7c:	431a      	orrs	r2, r3
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800be82:	7bfb      	ldrb	r3, [r7, #15]
 800be84:	2b28      	cmp	r3, #40	@ 0x28
 800be86:	d005      	beq.n	800be94 <I2C_ITError+0x44>
 800be88:	7bfb      	ldrb	r3, [r7, #15]
 800be8a:	2b29      	cmp	r3, #41	@ 0x29
 800be8c:	d002      	beq.n	800be94 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800be8e:	7bfb      	ldrb	r3, [r7, #15]
 800be90:	2b2a      	cmp	r3, #42	@ 0x2a
 800be92:	d10b      	bne.n	800beac <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800be94:	2103      	movs	r1, #3
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f000 fbb4 	bl	800c604 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2228      	movs	r2, #40	@ 0x28
 800bea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	4a60      	ldr	r2, [pc, #384]	@ (800c028 <I2C_ITError+0x1d8>)
 800bea8:	635a      	str	r2, [r3, #52]	@ 0x34
 800beaa:	e030      	b.n	800bf0e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800beac:	f248 0103 	movw	r1, #32771	@ 0x8003
 800beb0:	6878      	ldr	r0, [r7, #4]
 800beb2:	f000 fba7 	bl	800c604 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	f000 f8e1 	bl	800c07e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bec2:	b2db      	uxtb	r3, r3
 800bec4:	2b60      	cmp	r3, #96	@ 0x60
 800bec6:	d01f      	beq.n	800bf08 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2220      	movs	r2, #32
 800becc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	699b      	ldr	r3, [r3, #24]
 800bed6:	f003 0320 	and.w	r3, r3, #32
 800beda:	2b20      	cmp	r3, #32
 800bedc:	d114      	bne.n	800bf08 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	699b      	ldr	r3, [r3, #24]
 800bee4:	f003 0310 	and.w	r3, r3, #16
 800bee8:	2b10      	cmp	r3, #16
 800beea:	d109      	bne.n	800bf00 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	2210      	movs	r2, #16
 800bef2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bef8:	f043 0204 	orr.w	r2, r3, #4
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	2220      	movs	r2, #32
 800bf06:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf12:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d039      	beq.n	800bf90 <I2C_ITError+0x140>
 800bf1c:	68bb      	ldr	r3, [r7, #8]
 800bf1e:	2b11      	cmp	r3, #17
 800bf20:	d002      	beq.n	800bf28 <I2C_ITError+0xd8>
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	2b21      	cmp	r3, #33	@ 0x21
 800bf26:	d133      	bne.n	800bf90 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bf32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bf36:	d107      	bne.n	800bf48 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	681a      	ldr	r2, [r3, #0]
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800bf46:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	f7fe fe34 	bl	800abba <HAL_DMA_GetState>
 800bf52:	4603      	mov	r3, r0
 800bf54:	2b01      	cmp	r3, #1
 800bf56:	d017      	beq.n	800bf88 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf5c:	4a33      	ldr	r2, [pc, #204]	@ (800c02c <I2C_ITError+0x1dc>)
 800bf5e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2200      	movs	r2, #0
 800bf64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f7fe fd16 	bl	800a99e <HAL_DMA_Abort_IT>
 800bf72:	4603      	mov	r3, r0
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d04d      	beq.n	800c014 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf7e:	687a      	ldr	r2, [r7, #4]
 800bf80:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800bf82:	4610      	mov	r0, r2
 800bf84:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bf86:	e045      	b.n	800c014 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800bf88:	6878      	ldr	r0, [r7, #4]
 800bf8a:	f000 f851 	bl	800c030 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bf8e:	e041      	b.n	800c014 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d039      	beq.n	800c00c <I2C_ITError+0x1bc>
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	2b12      	cmp	r3, #18
 800bf9c:	d002      	beq.n	800bfa4 <I2C_ITError+0x154>
 800bf9e:	68bb      	ldr	r3, [r7, #8]
 800bfa0:	2b22      	cmp	r3, #34	@ 0x22
 800bfa2:	d133      	bne.n	800c00c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bfae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bfb2:	d107      	bne.n	800bfc4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	681a      	ldr	r2, [r3, #0]
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bfc2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f7fe fdf6 	bl	800abba <HAL_DMA_GetState>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	d017      	beq.n	800c004 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfd8:	4a14      	ldr	r2, [pc, #80]	@ (800c02c <I2C_ITError+0x1dc>)
 800bfda:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2200      	movs	r2, #0
 800bfe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfe8:	4618      	mov	r0, r3
 800bfea:	f7fe fcd8 	bl	800a99e <HAL_DMA_Abort_IT>
 800bfee:	4603      	mov	r3, r0
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d011      	beq.n	800c018 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bffa:	687a      	ldr	r2, [r7, #4]
 800bffc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800bffe:	4610      	mov	r0, r2
 800c000:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c002:	e009      	b.n	800c018 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800c004:	6878      	ldr	r0, [r7, #4]
 800c006:	f000 f813 	bl	800c030 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c00a:	e005      	b.n	800c018 <I2C_ITError+0x1c8>
    }
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    I2C_TreatErrorCallback(hi2c);
 800c00c:	6878      	ldr	r0, [r7, #4]
 800c00e:	f000 f80f 	bl	800c030 <I2C_TreatErrorCallback>
  }
}
 800c012:	e002      	b.n	800c01a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c014:	bf00      	nop
 800c016:	e000      	b.n	800c01a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c018:	bf00      	nop
}
 800c01a:	bf00      	nop
 800c01c:	3710      	adds	r7, #16
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd80      	pop	{r7, pc}
 800c022:	bf00      	nop
 800c024:	ffff0000 	.word	0xffff0000
 800c028:	0800b72f 	.word	0x0800b72f
 800c02c:	0800c0c7 	.word	0x0800c0c7

0800c030 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b082      	sub	sp, #8
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c03e:	b2db      	uxtb	r3, r3
 800c040:	2b60      	cmp	r3, #96	@ 0x60
 800c042:	d10e      	bne.n	800c062 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2220      	movs	r2, #32
 800c048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2200      	movs	r2, #0
 800c050:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	2200      	movs	r2, #0
 800c056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800c05a:	6878      	ldr	r0, [r7, #4]
 800c05c:	f7ff fb5d 	bl	800b71a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c060:	e009      	b.n	800c076 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2200      	movs	r2, #0
 800c066:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2200      	movs	r2, #0
 800c06c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f7ff fb48 	bl	800b706 <HAL_I2C_ErrorCallback>
}
 800c076:	bf00      	nop
 800c078:	3708      	adds	r7, #8
 800c07a:	46bd      	mov	sp, r7
 800c07c:	bd80      	pop	{r7, pc}

0800c07e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c07e:	b480      	push	{r7}
 800c080:	b083      	sub	sp, #12
 800c082:	af00      	add	r7, sp, #0
 800c084:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	699b      	ldr	r3, [r3, #24]
 800c08c:	f003 0302 	and.w	r3, r3, #2
 800c090:	2b02      	cmp	r3, #2
 800c092:	d103      	bne.n	800c09c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	2200      	movs	r2, #0
 800c09a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	699b      	ldr	r3, [r3, #24]
 800c0a2:	f003 0301 	and.w	r3, r3, #1
 800c0a6:	2b01      	cmp	r3, #1
 800c0a8:	d007      	beq.n	800c0ba <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	699a      	ldr	r2, [r3, #24]
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	f042 0201 	orr.w	r2, r2, #1
 800c0b8:	619a      	str	r2, [r3, #24]
  }
}
 800c0ba:	bf00      	nop
 800c0bc:	370c      	adds	r7, #12
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c4:	4770      	bx	lr

0800c0c6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800c0c6:	b580      	push	{r7, lr}
 800c0c8:	b084      	sub	sp, #16
 800c0ca:	af00      	add	r7, sp, #0
 800c0cc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0d2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d003      	beq.n	800c0e4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d003      	beq.n	800c0f4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800c0f4:	68f8      	ldr	r0, [r7, #12]
 800c0f6:	f7ff ff9b 	bl	800c030 <I2C_TreatErrorCallback>
}
 800c0fa:	bf00      	nop
 800c0fc:	3710      	adds	r7, #16
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}

0800c102 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c102:	b580      	push	{r7, lr}
 800c104:	b084      	sub	sp, #16
 800c106:	af00      	add	r7, sp, #0
 800c108:	60f8      	str	r0, [r7, #12]
 800c10a:	60b9      	str	r1, [r7, #8]
 800c10c:	603b      	str	r3, [r7, #0]
 800c10e:	4613      	mov	r3, r2
 800c110:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c112:	e03b      	b.n	800c18c <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c114:	69ba      	ldr	r2, [r7, #24]
 800c116:	6839      	ldr	r1, [r7, #0]
 800c118:	68f8      	ldr	r0, [r7, #12]
 800c11a:	f000 f961 	bl	800c3e0 <I2C_IsErrorOccurred>
 800c11e:	4603      	mov	r3, r0
 800c120:	2b00      	cmp	r3, #0
 800c122:	d001      	beq.n	800c128 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800c124:	2301      	movs	r3, #1
 800c126:	e041      	b.n	800c1ac <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c12e:	d02d      	beq.n	800c18c <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c130:	f7fc ff2a 	bl	8008f88 <HAL_GetTick>
 800c134:	4602      	mov	r2, r0
 800c136:	69bb      	ldr	r3, [r7, #24]
 800c138:	1ad3      	subs	r3, r2, r3
 800c13a:	683a      	ldr	r2, [r7, #0]
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d302      	bcc.n	800c146 <I2C_WaitOnFlagUntilTimeout+0x44>
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d122      	bne.n	800c18c <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	699a      	ldr	r2, [r3, #24]
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	4013      	ands	r3, r2
 800c150:	68ba      	ldr	r2, [r7, #8]
 800c152:	429a      	cmp	r2, r3
 800c154:	bf0c      	ite	eq
 800c156:	2301      	moveq	r3, #1
 800c158:	2300      	movne	r3, #0
 800c15a:	b2db      	uxtb	r3, r3
 800c15c:	461a      	mov	r2, r3
 800c15e:	79fb      	ldrb	r3, [r7, #7]
 800c160:	429a      	cmp	r2, r3
 800c162:	d113      	bne.n	800c18c <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c168:	f043 0220 	orr.w	r2, r3, #32
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	2220      	movs	r2, #32
 800c174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	2200      	movs	r2, #0
 800c17c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	2200      	movs	r2, #0
 800c184:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800c188:	2301      	movs	r3, #1
 800c18a:	e00f      	b.n	800c1ac <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	699a      	ldr	r2, [r3, #24]
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	4013      	ands	r3, r2
 800c196:	68ba      	ldr	r2, [r7, #8]
 800c198:	429a      	cmp	r2, r3
 800c19a:	bf0c      	ite	eq
 800c19c:	2301      	moveq	r3, #1
 800c19e:	2300      	movne	r3, #0
 800c1a0:	b2db      	uxtb	r3, r3
 800c1a2:	461a      	mov	r2, r3
 800c1a4:	79fb      	ldrb	r3, [r7, #7]
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	d0b4      	beq.n	800c114 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c1aa:	2300      	movs	r3, #0
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	3710      	adds	r7, #16
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}

0800c1b4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b084      	sub	sp, #16
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	60f8      	str	r0, [r7, #12]
 800c1bc:	60b9      	str	r1, [r7, #8]
 800c1be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c1c0:	e033      	b.n	800c22a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c1c2:	687a      	ldr	r2, [r7, #4]
 800c1c4:	68b9      	ldr	r1, [r7, #8]
 800c1c6:	68f8      	ldr	r0, [r7, #12]
 800c1c8:	f000 f90a 	bl	800c3e0 <I2C_IsErrorOccurred>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d001      	beq.n	800c1d6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	e031      	b.n	800c23a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c1d6:	68bb      	ldr	r3, [r7, #8]
 800c1d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1dc:	d025      	beq.n	800c22a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c1de:	f7fc fed3 	bl	8008f88 <HAL_GetTick>
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	1ad3      	subs	r3, r2, r3
 800c1e8:	68ba      	ldr	r2, [r7, #8]
 800c1ea:	429a      	cmp	r2, r3
 800c1ec:	d302      	bcc.n	800c1f4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c1ee:	68bb      	ldr	r3, [r7, #8]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d11a      	bne.n	800c22a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	699b      	ldr	r3, [r3, #24]
 800c1fa:	f003 0302 	and.w	r3, r3, #2
 800c1fe:	2b02      	cmp	r3, #2
 800c200:	d013      	beq.n	800c22a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c206:	f043 0220 	orr.w	r2, r3, #32
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	2220      	movs	r2, #32
 800c212:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	2200      	movs	r2, #0
 800c21a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2200      	movs	r2, #0
 800c222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c226:	2301      	movs	r3, #1
 800c228:	e007      	b.n	800c23a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	699b      	ldr	r3, [r3, #24]
 800c230:	f003 0302 	and.w	r3, r3, #2
 800c234:	2b02      	cmp	r3, #2
 800c236:	d1c4      	bne.n	800c1c2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c238:	2300      	movs	r3, #0
}
 800c23a:	4618      	mov	r0, r3
 800c23c:	3710      	adds	r7, #16
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}

0800c242 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c242:	b580      	push	{r7, lr}
 800c244:	b084      	sub	sp, #16
 800c246:	af00      	add	r7, sp, #0
 800c248:	60f8      	str	r0, [r7, #12]
 800c24a:	60b9      	str	r1, [r7, #8]
 800c24c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c24e:	e02f      	b.n	800c2b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c250:	687a      	ldr	r2, [r7, #4]
 800c252:	68b9      	ldr	r1, [r7, #8]
 800c254:	68f8      	ldr	r0, [r7, #12]
 800c256:	f000 f8c3 	bl	800c3e0 <I2C_IsErrorOccurred>
 800c25a:	4603      	mov	r3, r0
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d001      	beq.n	800c264 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c260:	2301      	movs	r3, #1
 800c262:	e02d      	b.n	800c2c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c264:	f7fc fe90 	bl	8008f88 <HAL_GetTick>
 800c268:	4602      	mov	r2, r0
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	1ad3      	subs	r3, r2, r3
 800c26e:	68ba      	ldr	r2, [r7, #8]
 800c270:	429a      	cmp	r2, r3
 800c272:	d302      	bcc.n	800c27a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c274:	68bb      	ldr	r3, [r7, #8]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d11a      	bne.n	800c2b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	699b      	ldr	r3, [r3, #24]
 800c280:	f003 0320 	and.w	r3, r3, #32
 800c284:	2b20      	cmp	r3, #32
 800c286:	d013      	beq.n	800c2b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c28c:	f043 0220 	orr.w	r2, r3, #32
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	2220      	movs	r2, #32
 800c298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	2200      	movs	r2, #0
 800c2a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	2200      	movs	r2, #0
 800c2a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800c2ac:	2301      	movs	r3, #1
 800c2ae:	e007      	b.n	800c2c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	699b      	ldr	r3, [r3, #24]
 800c2b6:	f003 0320 	and.w	r3, r3, #32
 800c2ba:	2b20      	cmp	r3, #32
 800c2bc:	d1c8      	bne.n	800c250 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c2be:	2300      	movs	r3, #0
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	3710      	adds	r7, #16
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}

0800c2c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b086      	sub	sp, #24
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	60f8      	str	r0, [r7, #12]
 800c2d0:	60b9      	str	r1, [r7, #8]
 800c2d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800c2d8:	e071      	b.n	800c3be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c2da:	687a      	ldr	r2, [r7, #4]
 800c2dc:	68b9      	ldr	r1, [r7, #8]
 800c2de:	68f8      	ldr	r0, [r7, #12]
 800c2e0:	f000 f87e 	bl	800c3e0 <I2C_IsErrorOccurred>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d001      	beq.n	800c2ee <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	699b      	ldr	r3, [r3, #24]
 800c2f4:	f003 0320 	and.w	r3, r3, #32
 800c2f8:	2b20      	cmp	r3, #32
 800c2fa:	d13b      	bne.n	800c374 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800c2fc:	7dfb      	ldrb	r3, [r7, #23]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d138      	bne.n	800c374 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	699b      	ldr	r3, [r3, #24]
 800c308:	f003 0304 	and.w	r3, r3, #4
 800c30c:	2b04      	cmp	r3, #4
 800c30e:	d105      	bne.n	800c31c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c314:	2b00      	cmp	r3, #0
 800c316:	d001      	beq.n	800c31c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800c318:	2300      	movs	r3, #0
 800c31a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	699b      	ldr	r3, [r3, #24]
 800c322:	f003 0310 	and.w	r3, r3, #16
 800c326:	2b10      	cmp	r3, #16
 800c328:	d121      	bne.n	800c36e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	2210      	movs	r2, #16
 800c330:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	2204      	movs	r2, #4
 800c336:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	2220      	movs	r2, #32
 800c33e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	6859      	ldr	r1, [r3, #4]
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	681a      	ldr	r2, [r3, #0]
 800c34a:	4b24      	ldr	r3, [pc, #144]	@ (800c3dc <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800c34c:	400b      	ands	r3, r1
 800c34e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	2220      	movs	r2, #32
 800c354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	2200      	movs	r2, #0
 800c35c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	2200      	movs	r2, #0
 800c364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800c368:	2301      	movs	r3, #1
 800c36a:	75fb      	strb	r3, [r7, #23]
 800c36c:	e002      	b.n	800c374 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	2200      	movs	r2, #0
 800c372:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800c374:	f7fc fe08 	bl	8008f88 <HAL_GetTick>
 800c378:	4602      	mov	r2, r0
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	1ad3      	subs	r3, r2, r3
 800c37e:	68ba      	ldr	r2, [r7, #8]
 800c380:	429a      	cmp	r2, r3
 800c382:	d302      	bcc.n	800c38a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800c384:	68bb      	ldr	r3, [r7, #8]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d119      	bne.n	800c3be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800c38a:	7dfb      	ldrb	r3, [r7, #23]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d116      	bne.n	800c3be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	699b      	ldr	r3, [r3, #24]
 800c396:	f003 0304 	and.w	r3, r3, #4
 800c39a:	2b04      	cmp	r3, #4
 800c39c:	d00f      	beq.n	800c3be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3a2:	f043 0220 	orr.w	r2, r3, #32
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	2220      	movs	r2, #32
 800c3ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800c3ba:	2301      	movs	r3, #1
 800c3bc:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	699b      	ldr	r3, [r3, #24]
 800c3c4:	f003 0304 	and.w	r3, r3, #4
 800c3c8:	2b04      	cmp	r3, #4
 800c3ca:	d002      	beq.n	800c3d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800c3cc:	7dfb      	ldrb	r3, [r7, #23]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d083      	beq.n	800c2da <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800c3d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	3718      	adds	r7, #24
 800c3d8:	46bd      	mov	sp, r7
 800c3da:	bd80      	pop	{r7, pc}
 800c3dc:	fe00e800 	.word	0xfe00e800

0800c3e0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b08a      	sub	sp, #40	@ 0x28
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	60f8      	str	r0, [r7, #12]
 800c3e8:	60b9      	str	r1, [r7, #8]
 800c3ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	699b      	ldr	r3, [r3, #24]
 800c3f8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c402:	69bb      	ldr	r3, [r7, #24]
 800c404:	f003 0310 	and.w	r3, r3, #16
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d068      	beq.n	800c4de <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	2210      	movs	r2, #16
 800c412:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c414:	e049      	b.n	800c4aa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c416:	68bb      	ldr	r3, [r7, #8]
 800c418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c41c:	d045      	beq.n	800c4aa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c41e:	f7fc fdb3 	bl	8008f88 <HAL_GetTick>
 800c422:	4602      	mov	r2, r0
 800c424:	69fb      	ldr	r3, [r7, #28]
 800c426:	1ad3      	subs	r3, r2, r3
 800c428:	68ba      	ldr	r2, [r7, #8]
 800c42a:	429a      	cmp	r2, r3
 800c42c:	d302      	bcc.n	800c434 <I2C_IsErrorOccurred+0x54>
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d13a      	bne.n	800c4aa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	685b      	ldr	r3, [r3, #4]
 800c43a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c43e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c446:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	699b      	ldr	r3, [r3, #24]
 800c44e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c452:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c456:	d121      	bne.n	800c49c <I2C_IsErrorOccurred+0xbc>
 800c458:	697b      	ldr	r3, [r7, #20]
 800c45a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c45e:	d01d      	beq.n	800c49c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800c460:	7cfb      	ldrb	r3, [r7, #19]
 800c462:	2b20      	cmp	r3, #32
 800c464:	d01a      	beq.n	800c49c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	685a      	ldr	r2, [r3, #4]
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c474:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c476:	f7fc fd87 	bl	8008f88 <HAL_GetTick>
 800c47a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c47c:	e00e      	b.n	800c49c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c47e:	f7fc fd83 	bl	8008f88 <HAL_GetTick>
 800c482:	4602      	mov	r2, r0
 800c484:	69fb      	ldr	r3, [r7, #28]
 800c486:	1ad3      	subs	r3, r2, r3
 800c488:	2b19      	cmp	r3, #25
 800c48a:	d907      	bls.n	800c49c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800c48c:	6a3b      	ldr	r3, [r7, #32]
 800c48e:	f043 0320 	orr.w	r3, r3, #32
 800c492:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800c494:	2301      	movs	r3, #1
 800c496:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800c49a:	e006      	b.n	800c4aa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	699b      	ldr	r3, [r3, #24]
 800c4a2:	f003 0320 	and.w	r3, r3, #32
 800c4a6:	2b20      	cmp	r3, #32
 800c4a8:	d1e9      	bne.n	800c47e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	699b      	ldr	r3, [r3, #24]
 800c4b0:	f003 0320 	and.w	r3, r3, #32
 800c4b4:	2b20      	cmp	r3, #32
 800c4b6:	d003      	beq.n	800c4c0 <I2C_IsErrorOccurred+0xe0>
 800c4b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d0aa      	beq.n	800c416 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c4c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d103      	bne.n	800c4d0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	2220      	movs	r2, #32
 800c4ce:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c4d0:	6a3b      	ldr	r3, [r7, #32]
 800c4d2:	f043 0304 	orr.w	r3, r3, #4
 800c4d6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c4d8:	2301      	movs	r3, #1
 800c4da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	699b      	ldr	r3, [r3, #24]
 800c4e4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c4e6:	69bb      	ldr	r3, [r7, #24]
 800c4e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d00b      	beq.n	800c508 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c4f0:	6a3b      	ldr	r3, [r7, #32]
 800c4f2:	f043 0301 	orr.w	r3, r3, #1
 800c4f6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c500:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c502:	2301      	movs	r3, #1
 800c504:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c508:	69bb      	ldr	r3, [r7, #24]
 800c50a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d00b      	beq.n	800c52a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c512:	6a3b      	ldr	r3, [r7, #32]
 800c514:	f043 0308 	orr.w	r3, r3, #8
 800c518:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c522:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c524:	2301      	movs	r3, #1
 800c526:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800c52a:	69bb      	ldr	r3, [r7, #24]
 800c52c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c530:	2b00      	cmp	r3, #0
 800c532:	d00b      	beq.n	800c54c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800c534:	6a3b      	ldr	r3, [r7, #32]
 800c536:	f043 0302 	orr.w	r3, r3, #2
 800c53a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c544:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c546:	2301      	movs	r3, #1
 800c548:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800c54c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c550:	2b00      	cmp	r3, #0
 800c552:	d01c      	beq.n	800c58e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c554:	68f8      	ldr	r0, [r7, #12]
 800c556:	f7ff fd92 	bl	800c07e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	6859      	ldr	r1, [r3, #4]
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	681a      	ldr	r2, [r3, #0]
 800c564:	4b0d      	ldr	r3, [pc, #52]	@ (800c59c <I2C_IsErrorOccurred+0x1bc>)
 800c566:	400b      	ands	r3, r1
 800c568:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c56e:	6a3b      	ldr	r3, [r7, #32]
 800c570:	431a      	orrs	r2, r3
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	2220      	movs	r2, #32
 800c57a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	2200      	movs	r2, #0
 800c582:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	2200      	movs	r2, #0
 800c58a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800c58e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c592:	4618      	mov	r0, r3
 800c594:	3728      	adds	r7, #40	@ 0x28
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}
 800c59a:	bf00      	nop
 800c59c:	fe00e800 	.word	0xfe00e800

0800c5a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c5a0:	b480      	push	{r7}
 800c5a2:	b087      	sub	sp, #28
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	60f8      	str	r0, [r7, #12]
 800c5a8:	607b      	str	r3, [r7, #4]
 800c5aa:	460b      	mov	r3, r1
 800c5ac:	817b      	strh	r3, [r7, #10]
 800c5ae:	4613      	mov	r3, r2
 800c5b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c5b2:	897b      	ldrh	r3, [r7, #10]
 800c5b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c5b8:	7a7b      	ldrb	r3, [r7, #9]
 800c5ba:	041b      	lsls	r3, r3, #16
 800c5bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c5c0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c5c6:	6a3b      	ldr	r3, [r7, #32]
 800c5c8:	4313      	orrs	r3, r2
 800c5ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c5ce:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	685a      	ldr	r2, [r3, #4]
 800c5d6:	6a3b      	ldr	r3, [r7, #32]
 800c5d8:	0d5b      	lsrs	r3, r3, #21
 800c5da:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800c5de:	4b08      	ldr	r3, [pc, #32]	@ (800c600 <I2C_TransferConfig+0x60>)
 800c5e0:	430b      	orrs	r3, r1
 800c5e2:	43db      	mvns	r3, r3
 800c5e4:	ea02 0103 	and.w	r1, r2, r3
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	697a      	ldr	r2, [r7, #20]
 800c5ee:	430a      	orrs	r2, r1
 800c5f0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c5f2:	bf00      	nop
 800c5f4:	371c      	adds	r7, #28
 800c5f6:	46bd      	mov	sp, r7
 800c5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fc:	4770      	bx	lr
 800c5fe:	bf00      	nop
 800c600:	03ff63ff 	.word	0x03ff63ff

0800c604 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800c604:	b480      	push	{r7}
 800c606:	b085      	sub	sp, #20
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
 800c60c:	460b      	mov	r3, r1
 800c60e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800c610:	2300      	movs	r3, #0
 800c612:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c614:	887b      	ldrh	r3, [r7, #2]
 800c616:	f003 0301 	and.w	r3, r3, #1
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d00f      	beq.n	800c63e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800c624:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c62c:	b2db      	uxtb	r3, r3
 800c62e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c632:	2b28      	cmp	r3, #40	@ 0x28
 800c634:	d003      	beq.n	800c63e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800c63c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c63e:	887b      	ldrh	r3, [r7, #2]
 800c640:	f003 0302 	and.w	r3, r3, #2
 800c644:	2b00      	cmp	r3, #0
 800c646:	d00f      	beq.n	800c668 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800c64e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c656:	b2db      	uxtb	r3, r3
 800c658:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c65c:	2b28      	cmp	r3, #40	@ 0x28
 800c65e:	d003      	beq.n	800c668 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800c666:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c668:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	da03      	bge.n	800c678 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c676:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c678:	887b      	ldrh	r3, [r7, #2]
 800c67a:	2b10      	cmp	r3, #16
 800c67c:	d103      	bne.n	800c686 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c684:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c686:	887b      	ldrh	r3, [r7, #2]
 800c688:	2b20      	cmp	r3, #32
 800c68a:	d103      	bne.n	800c694 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	f043 0320 	orr.w	r3, r3, #32
 800c692:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800c694:	887b      	ldrh	r3, [r7, #2]
 800c696:	2b40      	cmp	r3, #64	@ 0x40
 800c698:	d103      	bne.n	800c6a2 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6a0:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	6819      	ldr	r1, [r3, #0]
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	43da      	mvns	r2, r3
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	400a      	ands	r2, r1
 800c6b2:	601a      	str	r2, [r3, #0]
}
 800c6b4:	bf00      	nop
 800c6b6:	3714      	adds	r7, #20
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6be:	4770      	bx	lr

0800c6c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c6c0:	b480      	push	{r7}
 800c6c2:	b083      	sub	sp, #12
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
 800c6c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c6d0:	b2db      	uxtb	r3, r3
 800c6d2:	2b20      	cmp	r3, #32
 800c6d4:	d138      	bne.n	800c748 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c6dc:	2b01      	cmp	r3, #1
 800c6de:	d101      	bne.n	800c6e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c6e0:	2302      	movs	r3, #2
 800c6e2:	e032      	b.n	800c74a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	2201      	movs	r2, #1
 800c6e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	2224      	movs	r2, #36	@ 0x24
 800c6f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	681a      	ldr	r2, [r3, #0]
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	f022 0201 	bic.w	r2, r2, #1
 800c702:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	681a      	ldr	r2, [r3, #0]
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c712:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	6819      	ldr	r1, [r3, #0]
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	683a      	ldr	r2, [r7, #0]
 800c720:	430a      	orrs	r2, r1
 800c722:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	681a      	ldr	r2, [r3, #0]
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	f042 0201 	orr.w	r2, r2, #1
 800c732:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	2220      	movs	r2, #32
 800c738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2200      	movs	r2, #0
 800c740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c744:	2300      	movs	r3, #0
 800c746:	e000      	b.n	800c74a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c748:	2302      	movs	r3, #2
  }
}
 800c74a:	4618      	mov	r0, r3
 800c74c:	370c      	adds	r7, #12
 800c74e:	46bd      	mov	sp, r7
 800c750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c754:	4770      	bx	lr

0800c756 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c756:	b480      	push	{r7}
 800c758:	b085      	sub	sp, #20
 800c75a:	af00      	add	r7, sp, #0
 800c75c:	6078      	str	r0, [r7, #4]
 800c75e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c766:	b2db      	uxtb	r3, r3
 800c768:	2b20      	cmp	r3, #32
 800c76a:	d139      	bne.n	800c7e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c772:	2b01      	cmp	r3, #1
 800c774:	d101      	bne.n	800c77a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c776:	2302      	movs	r3, #2
 800c778:	e033      	b.n	800c7e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	2201      	movs	r2, #1
 800c77e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2224      	movs	r2, #36	@ 0x24
 800c786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	681a      	ldr	r2, [r3, #0]
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f022 0201 	bic.w	r2, r2, #1
 800c798:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800c7a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c7aa:	683b      	ldr	r3, [r7, #0]
 800c7ac:	021b      	lsls	r3, r3, #8
 800c7ae:	68fa      	ldr	r2, [r7, #12]
 800c7b0:	4313      	orrs	r3, r2
 800c7b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	68fa      	ldr	r2, [r7, #12]
 800c7ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	681a      	ldr	r2, [r3, #0]
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	f042 0201 	orr.w	r2, r2, #1
 800c7ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	2220      	movs	r2, #32
 800c7d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c7dc:	2300      	movs	r3, #0
 800c7de:	e000      	b.n	800c7e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c7e0:	2302      	movs	r3, #2
  }
}
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	3714      	adds	r7, #20
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ec:	4770      	bx	lr

0800c7ee <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c7ee:	b580      	push	{r7, lr}
 800c7f0:	b084      	sub	sp, #16
 800c7f2:	af00      	add	r7, sp, #0
 800c7f4:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d101      	bne.n	800c800 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	e0c0      	b.n	800c982 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800c806:	b2db      	uxtb	r3, r3
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d106      	bne.n	800c81a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2200      	movs	r2, #0
 800c810:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	f009 f943 	bl	8015aa0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	2203      	movs	r2, #3
 800c81e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	4618      	mov	r0, r3
 800c828:	f004 fc7e 	bl	8011128 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c82c:	2300      	movs	r3, #0
 800c82e:	73fb      	strb	r3, [r7, #15]
 800c830:	e03e      	b.n	800c8b0 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c832:	7bfa      	ldrb	r2, [r7, #15]
 800c834:	6879      	ldr	r1, [r7, #4]
 800c836:	4613      	mov	r3, r2
 800c838:	009b      	lsls	r3, r3, #2
 800c83a:	4413      	add	r3, r2
 800c83c:	00db      	lsls	r3, r3, #3
 800c83e:	440b      	add	r3, r1
 800c840:	3311      	adds	r3, #17
 800c842:	2201      	movs	r2, #1
 800c844:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c846:	7bfa      	ldrb	r2, [r7, #15]
 800c848:	6879      	ldr	r1, [r7, #4]
 800c84a:	4613      	mov	r3, r2
 800c84c:	009b      	lsls	r3, r3, #2
 800c84e:	4413      	add	r3, r2
 800c850:	00db      	lsls	r3, r3, #3
 800c852:	440b      	add	r3, r1
 800c854:	3310      	adds	r3, #16
 800c856:	7bfa      	ldrb	r2, [r7, #15]
 800c858:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c85a:	7bfa      	ldrb	r2, [r7, #15]
 800c85c:	6879      	ldr	r1, [r7, #4]
 800c85e:	4613      	mov	r3, r2
 800c860:	009b      	lsls	r3, r3, #2
 800c862:	4413      	add	r3, r2
 800c864:	00db      	lsls	r3, r3, #3
 800c866:	440b      	add	r3, r1
 800c868:	3313      	adds	r3, #19
 800c86a:	2200      	movs	r2, #0
 800c86c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c86e:	7bfa      	ldrb	r2, [r7, #15]
 800c870:	6879      	ldr	r1, [r7, #4]
 800c872:	4613      	mov	r3, r2
 800c874:	009b      	lsls	r3, r3, #2
 800c876:	4413      	add	r3, r2
 800c878:	00db      	lsls	r3, r3, #3
 800c87a:	440b      	add	r3, r1
 800c87c:	3320      	adds	r3, #32
 800c87e:	2200      	movs	r2, #0
 800c880:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c882:	7bfa      	ldrb	r2, [r7, #15]
 800c884:	6879      	ldr	r1, [r7, #4]
 800c886:	4613      	mov	r3, r2
 800c888:	009b      	lsls	r3, r3, #2
 800c88a:	4413      	add	r3, r2
 800c88c:	00db      	lsls	r3, r3, #3
 800c88e:	440b      	add	r3, r1
 800c890:	3324      	adds	r3, #36	@ 0x24
 800c892:	2200      	movs	r2, #0
 800c894:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c896:	7bfb      	ldrb	r3, [r7, #15]
 800c898:	6879      	ldr	r1, [r7, #4]
 800c89a:	1c5a      	adds	r2, r3, #1
 800c89c:	4613      	mov	r3, r2
 800c89e:	009b      	lsls	r3, r3, #2
 800c8a0:	4413      	add	r3, r2
 800c8a2:	00db      	lsls	r3, r3, #3
 800c8a4:	440b      	add	r3, r1
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c8aa:	7bfb      	ldrb	r3, [r7, #15]
 800c8ac:	3301      	adds	r3, #1
 800c8ae:	73fb      	strb	r3, [r7, #15]
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	791b      	ldrb	r3, [r3, #4]
 800c8b4:	7bfa      	ldrb	r2, [r7, #15]
 800c8b6:	429a      	cmp	r2, r3
 800c8b8:	d3bb      	bcc.n	800c832 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	73fb      	strb	r3, [r7, #15]
 800c8be:	e044      	b.n	800c94a <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c8c0:	7bfa      	ldrb	r2, [r7, #15]
 800c8c2:	6879      	ldr	r1, [r7, #4]
 800c8c4:	4613      	mov	r3, r2
 800c8c6:	009b      	lsls	r3, r3, #2
 800c8c8:	4413      	add	r3, r2
 800c8ca:	00db      	lsls	r3, r3, #3
 800c8cc:	440b      	add	r3, r1
 800c8ce:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c8d6:	7bfa      	ldrb	r2, [r7, #15]
 800c8d8:	6879      	ldr	r1, [r7, #4]
 800c8da:	4613      	mov	r3, r2
 800c8dc:	009b      	lsls	r3, r3, #2
 800c8de:	4413      	add	r3, r2
 800c8e0:	00db      	lsls	r3, r3, #3
 800c8e2:	440b      	add	r3, r1
 800c8e4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c8e8:	7bfa      	ldrb	r2, [r7, #15]
 800c8ea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c8ec:	7bfa      	ldrb	r2, [r7, #15]
 800c8ee:	6879      	ldr	r1, [r7, #4]
 800c8f0:	4613      	mov	r3, r2
 800c8f2:	009b      	lsls	r3, r3, #2
 800c8f4:	4413      	add	r3, r2
 800c8f6:	00db      	lsls	r3, r3, #3
 800c8f8:	440b      	add	r3, r1
 800c8fa:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800c8fe:	2200      	movs	r2, #0
 800c900:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c902:	7bfa      	ldrb	r2, [r7, #15]
 800c904:	6879      	ldr	r1, [r7, #4]
 800c906:	4613      	mov	r3, r2
 800c908:	009b      	lsls	r3, r3, #2
 800c90a:	4413      	add	r3, r2
 800c90c:	00db      	lsls	r3, r3, #3
 800c90e:	440b      	add	r3, r1
 800c910:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800c914:	2200      	movs	r2, #0
 800c916:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c918:	7bfa      	ldrb	r2, [r7, #15]
 800c91a:	6879      	ldr	r1, [r7, #4]
 800c91c:	4613      	mov	r3, r2
 800c91e:	009b      	lsls	r3, r3, #2
 800c920:	4413      	add	r3, r2
 800c922:	00db      	lsls	r3, r3, #3
 800c924:	440b      	add	r3, r1
 800c926:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c92a:	2200      	movs	r2, #0
 800c92c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c92e:	7bfa      	ldrb	r2, [r7, #15]
 800c930:	6879      	ldr	r1, [r7, #4]
 800c932:	4613      	mov	r3, r2
 800c934:	009b      	lsls	r3, r3, #2
 800c936:	4413      	add	r3, r2
 800c938:	00db      	lsls	r3, r3, #3
 800c93a:	440b      	add	r3, r1
 800c93c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800c940:	2200      	movs	r2, #0
 800c942:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c944:	7bfb      	ldrb	r3, [r7, #15]
 800c946:	3301      	adds	r3, #1
 800c948:	73fb      	strb	r3, [r7, #15]
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	791b      	ldrb	r3, [r3, #4]
 800c94e:	7bfa      	ldrb	r2, [r7, #15]
 800c950:	429a      	cmp	r2, r3
 800c952:	d3b5      	bcc.n	800c8c0 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	6818      	ldr	r0, [r3, #0]
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	3304      	adds	r3, #4
 800c95c:	e893 0006 	ldmia.w	r3, {r1, r2}
 800c960:	f004 fbfd 	bl	801115e <USB_DevInit>

  hpcd->USB_Address = 0U;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2200      	movs	r2, #0
 800c968:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	2201      	movs	r2, #1
 800c96e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	7a9b      	ldrb	r3, [r3, #10]
 800c976:	2b01      	cmp	r3, #1
 800c978:	d102      	bne.n	800c980 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800c97a:	6878      	ldr	r0, [r7, #4]
 800c97c:	f001 fc40 	bl	800e200 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800c980:	2300      	movs	r3, #0
}
 800c982:	4618      	mov	r0, r3
 800c984:	3710      	adds	r7, #16
 800c986:	46bd      	mov	sp, r7
 800c988:	bd80      	pop	{r7, pc}

0800c98a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c98a:	b580      	push	{r7, lr}
 800c98c:	b082      	sub	sp, #8
 800c98e:	af00      	add	r7, sp, #0
 800c990:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c998:	2b01      	cmp	r3, #1
 800c99a:	d101      	bne.n	800c9a0 <HAL_PCD_Start+0x16>
 800c99c:	2302      	movs	r3, #2
 800c99e:	e012      	b.n	800c9c6 <HAL_PCD_Start+0x3c>
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2201      	movs	r2, #1
 800c9a4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	f004 fba4 	bl	80110fa <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	f006 fe65 	bl	8013686 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	2200      	movs	r2, #0
 800c9c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c9c4:	2300      	movs	r3, #0
}
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	3708      	adds	r7, #8
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	bd80      	pop	{r7, pc}

0800c9ce <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c9ce:	b580      	push	{r7, lr}
 800c9d0:	b084      	sub	sp, #16
 800c9d2:	af00      	add	r7, sp, #0
 800c9d4:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	4618      	mov	r0, r3
 800c9dc:	f006 fe6a 	bl	80136b4 <USB_ReadInterrupts>
 800c9e0:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d003      	beq.n	800c9f4 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800c9ec:	6878      	ldr	r0, [r7, #4]
 800c9ee:	f000 fb04 	bl	800cffa <PCD_EP_ISR_Handler>

    return;
 800c9f2:	e110      	b.n	800cc16 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d013      	beq.n	800ca26 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ca06:	b29a      	uxth	r2, r3
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ca10:	b292      	uxth	r2, r2
 800ca12:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800ca16:	6878      	ldr	r0, [r7, #4]
 800ca18:	f009 f8d7 	bl	8015bca <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800ca1c:	2100      	movs	r1, #0
 800ca1e:	6878      	ldr	r0, [r7, #4]
 800ca20:	f000 f8fc 	bl	800cc1c <HAL_PCD_SetAddress>

    return;
 800ca24:	e0f7      	b.n	800cc16 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d00c      	beq.n	800ca4a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ca38:	b29a      	uxth	r2, r3
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ca42:	b292      	uxth	r2, r2
 800ca44:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800ca48:	e0e5      	b.n	800cc16 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d00c      	beq.n	800ca6e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ca5c:	b29a      	uxth	r2, r3
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ca66:	b292      	uxth	r2, r2
 800ca68:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800ca6c:	e0d3      	b.n	800cc16 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d034      	beq.n	800cae2 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ca80:	b29a      	uxth	r2, r3
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f022 0204 	bic.w	r2, r2, #4
 800ca8a:	b292      	uxth	r2, r2
 800ca8c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ca98:	b29a      	uxth	r2, r3
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	f022 0208 	bic.w	r2, r2, #8
 800caa2:	b292      	uxth	r2, r2
 800caa4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800caae:	2b01      	cmp	r3, #1
 800cab0:	d107      	bne.n	800cac2 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	2200      	movs	r2, #0
 800cab6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800caba:	2100      	movs	r1, #0
 800cabc:	6878      	ldr	r0, [r7, #4]
 800cabe:	f009 fa79 	bl	8015fb4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800cac2:	6878      	ldr	r0, [r7, #4]
 800cac4:	f009 f8ba 	bl	8015c3c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cad0:	b29a      	uxth	r2, r3
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cada:	b292      	uxth	r2, r2
 800cadc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800cae0:	e099      	b.n	800cc16 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d027      	beq.n	800cb3c <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800caf4:	b29a      	uxth	r2, r3
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	f042 0208 	orr.w	r2, r2, #8
 800cafe:	b292      	uxth	r2, r2
 800cb00:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cb0c:	b29a      	uxth	r2, r3
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800cb16:	b292      	uxth	r2, r2
 800cb18:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800cb24:	b29a      	uxth	r2, r3
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	f042 0204 	orr.w	r2, r2, #4
 800cb2e:	b292      	uxth	r2, r2
 800cb30:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800cb34:	6878      	ldr	r0, [r7, #4]
 800cb36:	f009 f867 	bl	8015c08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800cb3a:	e06c      	b.n	800cc16 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d040      	beq.n	800cbc8 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cb4e:	b29a      	uxth	r2, r3
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cb58:	b292      	uxth	r2, r2
 800cb5a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d12b      	bne.n	800cbc0 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800cb70:	b29a      	uxth	r2, r3
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	f042 0204 	orr.w	r2, r2, #4
 800cb7a:	b292      	uxth	r2, r2
 800cb7c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800cb88:	b29a      	uxth	r2, r3
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	f042 0208 	orr.w	r2, r2, #8
 800cb92:	b292      	uxth	r2, r2
 800cb94:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	2201      	movs	r2, #1
 800cb9c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800cba8:	b29b      	uxth	r3, r3
 800cbaa:	089b      	lsrs	r3, r3, #2
 800cbac:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800cbb6:	2101      	movs	r1, #1
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f009 f9fb 	bl	8015fb4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800cbbe:	e02a      	b.n	800cc16 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f009 f821 	bl	8015c08 <HAL_PCD_SuspendCallback>
    return;
 800cbc6:	e026      	b.n	800cc16 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d00f      	beq.n	800cbf2 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cbda:	b29a      	uxth	r2, r3
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800cbe4:	b292      	uxth	r2, r2
 800cbe6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800cbea:	6878      	ldr	r0, [r7, #4]
 800cbec:	f008 ffdf 	bl	8015bae <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800cbf0:	e011      	b.n	800cc16 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d00c      	beq.n	800cc16 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cc04:	b29a      	uxth	r2, r3
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cc0e:	b292      	uxth	r2, r2
 800cc10:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800cc14:	bf00      	nop
  }
}
 800cc16:	3710      	adds	r7, #16
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	bd80      	pop	{r7, pc}

0800cc1c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800cc1c:	b580      	push	{r7, lr}
 800cc1e:	b082      	sub	sp, #8
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
 800cc24:	460b      	mov	r3, r1
 800cc26:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cc2e:	2b01      	cmp	r3, #1
 800cc30:	d101      	bne.n	800cc36 <HAL_PCD_SetAddress+0x1a>
 800cc32:	2302      	movs	r3, #2
 800cc34:	e012      	b.n	800cc5c <HAL_PCD_SetAddress+0x40>
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2201      	movs	r2, #1
 800cc3a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	78fa      	ldrb	r2, [r7, #3]
 800cc42:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	78fa      	ldrb	r2, [r7, #3]
 800cc4a:	4611      	mov	r1, r2
 800cc4c:	4618      	mov	r0, r3
 800cc4e:	f006 fd06 	bl	801365e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2200      	movs	r2, #0
 800cc56:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800cc5a:	2300      	movs	r3, #0
}
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	3708      	adds	r7, #8
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}

0800cc64 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800cc64:	b580      	push	{r7, lr}
 800cc66:	b084      	sub	sp, #16
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	6078      	str	r0, [r7, #4]
 800cc6c:	4608      	mov	r0, r1
 800cc6e:	4611      	mov	r1, r2
 800cc70:	461a      	mov	r2, r3
 800cc72:	4603      	mov	r3, r0
 800cc74:	70fb      	strb	r3, [r7, #3]
 800cc76:	460b      	mov	r3, r1
 800cc78:	803b      	strh	r3, [r7, #0]
 800cc7a:	4613      	mov	r3, r2
 800cc7c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800cc7e:	2300      	movs	r3, #0
 800cc80:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cc82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	da0e      	bge.n	800cca8 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cc8a:	78fb      	ldrb	r3, [r7, #3]
 800cc8c:	f003 0207 	and.w	r2, r3, #7
 800cc90:	4613      	mov	r3, r2
 800cc92:	009b      	lsls	r3, r3, #2
 800cc94:	4413      	add	r3, r2
 800cc96:	00db      	lsls	r3, r3, #3
 800cc98:	3310      	adds	r3, #16
 800cc9a:	687a      	ldr	r2, [r7, #4]
 800cc9c:	4413      	add	r3, r2
 800cc9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	2201      	movs	r2, #1
 800cca4:	705a      	strb	r2, [r3, #1]
 800cca6:	e00e      	b.n	800ccc6 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cca8:	78fb      	ldrb	r3, [r7, #3]
 800ccaa:	f003 0207 	and.w	r2, r3, #7
 800ccae:	4613      	mov	r3, r2
 800ccb0:	009b      	lsls	r3, r3, #2
 800ccb2:	4413      	add	r3, r2
 800ccb4:	00db      	lsls	r3, r3, #3
 800ccb6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ccba:	687a      	ldr	r2, [r7, #4]
 800ccbc:	4413      	add	r3, r2
 800ccbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800ccc6:	78fb      	ldrb	r3, [r7, #3]
 800ccc8:	f003 0307 	and.w	r3, r3, #7
 800cccc:	b2da      	uxtb	r2, r3
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800ccd2:	883a      	ldrh	r2, [r7, #0]
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	78ba      	ldrb	r2, [r7, #2]
 800ccdc:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800ccde:	78bb      	ldrb	r3, [r7, #2]
 800cce0:	2b02      	cmp	r3, #2
 800cce2:	d102      	bne.n	800ccea <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	2200      	movs	r2, #0
 800cce8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800ccf0:	2b01      	cmp	r3, #1
 800ccf2:	d101      	bne.n	800ccf8 <HAL_PCD_EP_Open+0x94>
 800ccf4:	2302      	movs	r3, #2
 800ccf6:	e00e      	b.n	800cd16 <HAL_PCD_EP_Open+0xb2>
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2201      	movs	r2, #1
 800ccfc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	68f9      	ldr	r1, [r7, #12]
 800cd06:	4618      	mov	r0, r3
 800cd08:	f004 fa48 	bl	801119c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800cd14:	7afb      	ldrb	r3, [r7, #11]
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	3710      	adds	r7, #16
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd80      	pop	{r7, pc}

0800cd1e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cd1e:	b580      	push	{r7, lr}
 800cd20:	b084      	sub	sp, #16
 800cd22:	af00      	add	r7, sp, #0
 800cd24:	6078      	str	r0, [r7, #4]
 800cd26:	460b      	mov	r3, r1
 800cd28:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cd2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	da0e      	bge.n	800cd50 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cd32:	78fb      	ldrb	r3, [r7, #3]
 800cd34:	f003 0207 	and.w	r2, r3, #7
 800cd38:	4613      	mov	r3, r2
 800cd3a:	009b      	lsls	r3, r3, #2
 800cd3c:	4413      	add	r3, r2
 800cd3e:	00db      	lsls	r3, r3, #3
 800cd40:	3310      	adds	r3, #16
 800cd42:	687a      	ldr	r2, [r7, #4]
 800cd44:	4413      	add	r3, r2
 800cd46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	2201      	movs	r2, #1
 800cd4c:	705a      	strb	r2, [r3, #1]
 800cd4e:	e00e      	b.n	800cd6e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cd50:	78fb      	ldrb	r3, [r7, #3]
 800cd52:	f003 0207 	and.w	r2, r3, #7
 800cd56:	4613      	mov	r3, r2
 800cd58:	009b      	lsls	r3, r3, #2
 800cd5a:	4413      	add	r3, r2
 800cd5c:	00db      	lsls	r3, r3, #3
 800cd5e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cd62:	687a      	ldr	r2, [r7, #4]
 800cd64:	4413      	add	r3, r2
 800cd66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800cd6e:	78fb      	ldrb	r3, [r7, #3]
 800cd70:	f003 0307 	and.w	r3, r3, #7
 800cd74:	b2da      	uxtb	r2, r3
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cd80:	2b01      	cmp	r3, #1
 800cd82:	d101      	bne.n	800cd88 <HAL_PCD_EP_Close+0x6a>
 800cd84:	2302      	movs	r3, #2
 800cd86:	e00e      	b.n	800cda6 <HAL_PCD_EP_Close+0x88>
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2201      	movs	r2, #1
 800cd8c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	68f9      	ldr	r1, [r7, #12]
 800cd96:	4618      	mov	r0, r3
 800cd98:	f004 fdc4 	bl	8011924 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	2200      	movs	r2, #0
 800cda0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800cda4:	2300      	movs	r3, #0
}
 800cda6:	4618      	mov	r0, r3
 800cda8:	3710      	adds	r7, #16
 800cdaa:	46bd      	mov	sp, r7
 800cdac:	bd80      	pop	{r7, pc}

0800cdae <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800cdae:	b580      	push	{r7, lr}
 800cdb0:	b086      	sub	sp, #24
 800cdb2:	af00      	add	r7, sp, #0
 800cdb4:	60f8      	str	r0, [r7, #12]
 800cdb6:	607a      	str	r2, [r7, #4]
 800cdb8:	603b      	str	r3, [r7, #0]
 800cdba:	460b      	mov	r3, r1
 800cdbc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cdbe:	7afb      	ldrb	r3, [r7, #11]
 800cdc0:	f003 0207 	and.w	r2, r3, #7
 800cdc4:	4613      	mov	r3, r2
 800cdc6:	009b      	lsls	r3, r3, #2
 800cdc8:	4413      	add	r3, r2
 800cdca:	00db      	lsls	r3, r3, #3
 800cdcc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cdd0:	68fa      	ldr	r2, [r7, #12]
 800cdd2:	4413      	add	r3, r2
 800cdd4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800cdd6:	697b      	ldr	r3, [r7, #20]
 800cdd8:	687a      	ldr	r2, [r7, #4]
 800cdda:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800cddc:	697b      	ldr	r3, [r7, #20]
 800cdde:	683a      	ldr	r2, [r7, #0]
 800cde0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800cde2:	697b      	ldr	r3, [r7, #20]
 800cde4:	2200      	movs	r2, #0
 800cde6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800cde8:	697b      	ldr	r3, [r7, #20]
 800cdea:	2200      	movs	r2, #0
 800cdec:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cdee:	7afb      	ldrb	r3, [r7, #11]
 800cdf0:	f003 0307 	and.w	r3, r3, #7
 800cdf4:	b2da      	uxtb	r2, r3
 800cdf6:	697b      	ldr	r3, [r7, #20]
 800cdf8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	6979      	ldr	r1, [r7, #20]
 800ce00:	4618      	mov	r0, r3
 800ce02:	f004 ff7c 	bl	8011cfe <USB_EPStartXfer>

  return HAL_OK;
 800ce06:	2300      	movs	r3, #0
}
 800ce08:	4618      	mov	r0, r3
 800ce0a:	3718      	adds	r7, #24
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	bd80      	pop	{r7, pc}

0800ce10 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800ce10:	b480      	push	{r7}
 800ce12:	b083      	sub	sp, #12
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
 800ce18:	460b      	mov	r3, r1
 800ce1a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800ce1c:	78fb      	ldrb	r3, [r7, #3]
 800ce1e:	f003 0207 	and.w	r2, r3, #7
 800ce22:	6879      	ldr	r1, [r7, #4]
 800ce24:	4613      	mov	r3, r2
 800ce26:	009b      	lsls	r3, r3, #2
 800ce28:	4413      	add	r3, r2
 800ce2a:	00db      	lsls	r3, r3, #3
 800ce2c:	440b      	add	r3, r1
 800ce2e:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800ce32:	681b      	ldr	r3, [r3, #0]
}
 800ce34:	4618      	mov	r0, r3
 800ce36:	370c      	adds	r7, #12
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3e:	4770      	bx	lr

0800ce40 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b086      	sub	sp, #24
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	60f8      	str	r0, [r7, #12]
 800ce48:	607a      	str	r2, [r7, #4]
 800ce4a:	603b      	str	r3, [r7, #0]
 800ce4c:	460b      	mov	r3, r1
 800ce4e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ce50:	7afb      	ldrb	r3, [r7, #11]
 800ce52:	f003 0207 	and.w	r2, r3, #7
 800ce56:	4613      	mov	r3, r2
 800ce58:	009b      	lsls	r3, r3, #2
 800ce5a:	4413      	add	r3, r2
 800ce5c:	00db      	lsls	r3, r3, #3
 800ce5e:	3310      	adds	r3, #16
 800ce60:	68fa      	ldr	r2, [r7, #12]
 800ce62:	4413      	add	r3, r2
 800ce64:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ce66:	697b      	ldr	r3, [r7, #20]
 800ce68:	687a      	ldr	r2, [r7, #4]
 800ce6a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800ce6c:	697b      	ldr	r3, [r7, #20]
 800ce6e:	683a      	ldr	r2, [r7, #0]
 800ce70:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800ce72:	697b      	ldr	r3, [r7, #20]
 800ce74:	2201      	movs	r2, #1
 800ce76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800ce7a:	697b      	ldr	r3, [r7, #20]
 800ce7c:	683a      	ldr	r2, [r7, #0]
 800ce7e:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800ce80:	697b      	ldr	r3, [r7, #20]
 800ce82:	2200      	movs	r2, #0
 800ce84:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800ce86:	697b      	ldr	r3, [r7, #20]
 800ce88:	2201      	movs	r2, #1
 800ce8a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ce8c:	7afb      	ldrb	r3, [r7, #11]
 800ce8e:	f003 0307 	and.w	r3, r3, #7
 800ce92:	b2da      	uxtb	r2, r3
 800ce94:	697b      	ldr	r3, [r7, #20]
 800ce96:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	6979      	ldr	r1, [r7, #20]
 800ce9e:	4618      	mov	r0, r3
 800cea0:	f004 ff2d 	bl	8011cfe <USB_EPStartXfer>

  return HAL_OK;
 800cea4:	2300      	movs	r3, #0
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3718      	adds	r7, #24
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}

0800ceae <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ceae:	b580      	push	{r7, lr}
 800ceb0:	b084      	sub	sp, #16
 800ceb2:	af00      	add	r7, sp, #0
 800ceb4:	6078      	str	r0, [r7, #4]
 800ceb6:	460b      	mov	r3, r1
 800ceb8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ceba:	78fb      	ldrb	r3, [r7, #3]
 800cebc:	f003 0307 	and.w	r3, r3, #7
 800cec0:	687a      	ldr	r2, [r7, #4]
 800cec2:	7912      	ldrb	r2, [r2, #4]
 800cec4:	4293      	cmp	r3, r2
 800cec6:	d901      	bls.n	800cecc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800cec8:	2301      	movs	r3, #1
 800ceca:	e03e      	b.n	800cf4a <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cecc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	da0e      	bge.n	800cef2 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ced4:	78fb      	ldrb	r3, [r7, #3]
 800ced6:	f003 0207 	and.w	r2, r3, #7
 800ceda:	4613      	mov	r3, r2
 800cedc:	009b      	lsls	r3, r3, #2
 800cede:	4413      	add	r3, r2
 800cee0:	00db      	lsls	r3, r3, #3
 800cee2:	3310      	adds	r3, #16
 800cee4:	687a      	ldr	r2, [r7, #4]
 800cee6:	4413      	add	r3, r2
 800cee8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	2201      	movs	r2, #1
 800ceee:	705a      	strb	r2, [r3, #1]
 800cef0:	e00c      	b.n	800cf0c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800cef2:	78fa      	ldrb	r2, [r7, #3]
 800cef4:	4613      	mov	r3, r2
 800cef6:	009b      	lsls	r3, r3, #2
 800cef8:	4413      	add	r3, r2
 800cefa:	00db      	lsls	r3, r3, #3
 800cefc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cf00:	687a      	ldr	r2, [r7, #4]
 800cf02:	4413      	add	r3, r2
 800cf04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	2200      	movs	r2, #0
 800cf0a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	2201      	movs	r2, #1
 800cf10:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cf12:	78fb      	ldrb	r3, [r7, #3]
 800cf14:	f003 0307 	and.w	r3, r3, #7
 800cf18:	b2da      	uxtb	r2, r3
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cf24:	2b01      	cmp	r3, #1
 800cf26:	d101      	bne.n	800cf2c <HAL_PCD_EP_SetStall+0x7e>
 800cf28:	2302      	movs	r3, #2
 800cf2a:	e00e      	b.n	800cf4a <HAL_PCD_EP_SetStall+0x9c>
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	2201      	movs	r2, #1
 800cf30:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	68f9      	ldr	r1, [r7, #12]
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f006 fa90 	bl	8013460 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	2200      	movs	r2, #0
 800cf44:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800cf48:	2300      	movs	r3, #0
}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	3710      	adds	r7, #16
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}

0800cf52 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cf52:	b580      	push	{r7, lr}
 800cf54:	b084      	sub	sp, #16
 800cf56:	af00      	add	r7, sp, #0
 800cf58:	6078      	str	r0, [r7, #4]
 800cf5a:	460b      	mov	r3, r1
 800cf5c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800cf5e:	78fb      	ldrb	r3, [r7, #3]
 800cf60:	f003 030f 	and.w	r3, r3, #15
 800cf64:	687a      	ldr	r2, [r7, #4]
 800cf66:	7912      	ldrb	r2, [r2, #4]
 800cf68:	4293      	cmp	r3, r2
 800cf6a:	d901      	bls.n	800cf70 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	e040      	b.n	800cff2 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cf70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	da0e      	bge.n	800cf96 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cf78:	78fb      	ldrb	r3, [r7, #3]
 800cf7a:	f003 0207 	and.w	r2, r3, #7
 800cf7e:	4613      	mov	r3, r2
 800cf80:	009b      	lsls	r3, r3, #2
 800cf82:	4413      	add	r3, r2
 800cf84:	00db      	lsls	r3, r3, #3
 800cf86:	3310      	adds	r3, #16
 800cf88:	687a      	ldr	r2, [r7, #4]
 800cf8a:	4413      	add	r3, r2
 800cf8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	2201      	movs	r2, #1
 800cf92:	705a      	strb	r2, [r3, #1]
 800cf94:	e00e      	b.n	800cfb4 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cf96:	78fb      	ldrb	r3, [r7, #3]
 800cf98:	f003 0207 	and.w	r2, r3, #7
 800cf9c:	4613      	mov	r3, r2
 800cf9e:	009b      	lsls	r3, r3, #2
 800cfa0:	4413      	add	r3, r2
 800cfa2:	00db      	lsls	r3, r3, #3
 800cfa4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cfa8:	687a      	ldr	r2, [r7, #4]
 800cfaa:	4413      	add	r3, r2
 800cfac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cfba:	78fb      	ldrb	r3, [r7, #3]
 800cfbc:	f003 0307 	and.w	r3, r3, #7
 800cfc0:	b2da      	uxtb	r2, r3
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cfcc:	2b01      	cmp	r3, #1
 800cfce:	d101      	bne.n	800cfd4 <HAL_PCD_EP_ClrStall+0x82>
 800cfd0:	2302      	movs	r3, #2
 800cfd2:	e00e      	b.n	800cff2 <HAL_PCD_EP_ClrStall+0xa0>
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2201      	movs	r2, #1
 800cfd8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	68f9      	ldr	r1, [r7, #12]
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	f006 fa8d 	bl	8013502 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2200      	movs	r2, #0
 800cfec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800cff0:	2300      	movs	r3, #0
}
 800cff2:	4618      	mov	r0, r3
 800cff4:	3710      	adds	r7, #16
 800cff6:	46bd      	mov	sp, r7
 800cff8:	bd80      	pop	{r7, pc}

0800cffa <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800cffa:	b580      	push	{r7, lr}
 800cffc:	b096      	sub	sp, #88	@ 0x58
 800cffe:	af00      	add	r7, sp, #0
 800d000:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800d002:	e3ad      	b.n	800d760 <PCD_EP_ISR_Handler+0x766>
  {
    wIstr = hpcd->Instance->ISTR;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800d00c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800d010:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800d014:	b2db      	uxtb	r3, r3
 800d016:	f003 030f 	and.w	r3, r3, #15
 800d01a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 800d01e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800d022:	2b00      	cmp	r3, #0
 800d024:	f040 816f 	bne.w	800d306 <PCD_EP_ISR_Handler+0x30c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800d028:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800d02c:	f003 0310 	and.w	r3, r3, #16
 800d030:	2b00      	cmp	r3, #0
 800d032:	d14c      	bne.n	800d0ce <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	881b      	ldrh	r3, [r3, #0]
 800d03a:	b29b      	uxth	r3, r3
 800d03c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800d040:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d044:	81fb      	strh	r3, [r7, #14]
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681a      	ldr	r2, [r3, #0]
 800d04a:	89fb      	ldrh	r3, [r7, #14]
 800d04c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d050:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d054:	b29b      	uxth	r3, r3
 800d056:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	3310      	adds	r3, #16
 800d05c:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d066:	b29b      	uxth	r3, r3
 800d068:	461a      	mov	r2, r3
 800d06a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d06c:	781b      	ldrb	r3, [r3, #0]
 800d06e:	00db      	lsls	r3, r3, #3
 800d070:	4413      	add	r3, r2
 800d072:	687a      	ldr	r2, [r7, #4]
 800d074:	6812      	ldr	r2, [r2, #0]
 800d076:	4413      	add	r3, r2
 800d078:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d07c:	881b      	ldrh	r3, [r3, #0]
 800d07e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800d082:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d084:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800d086:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d088:	695a      	ldr	r2, [r3, #20]
 800d08a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d08c:	69db      	ldr	r3, [r3, #28]
 800d08e:	441a      	add	r2, r3
 800d090:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d092:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800d094:	2100      	movs	r1, #0
 800d096:	6878      	ldr	r0, [r7, #4]
 800d098:	f008 fd6f 	bl	8015b7a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	7b1b      	ldrb	r3, [r3, #12]
 800d0a0:	b2db      	uxtb	r3, r3
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	f000 835c 	beq.w	800d760 <PCD_EP_ISR_Handler+0x766>
 800d0a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d0aa:	699b      	ldr	r3, [r3, #24]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	f040 8357 	bne.w	800d760 <PCD_EP_ISR_Handler+0x766>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	7b1b      	ldrb	r3, [r3, #12]
 800d0b6:	b2db      	uxtb	r3, r3
 800d0b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d0bc:	b2da      	uxtb	r2, r3
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	731a      	strb	r2, [r3, #12]
 800d0cc:	e348      	b.n	800d760 <PCD_EP_ISR_Handler+0x766>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d0d4:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	881b      	ldrh	r3, [r3, #0]
 800d0dc:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800d0e0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800d0e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d032      	beq.n	800d152 <PCD_EP_ISR_Handler+0x158>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d0f4:	b29b      	uxth	r3, r3
 800d0f6:	461a      	mov	r2, r3
 800d0f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d0fa:	781b      	ldrb	r3, [r3, #0]
 800d0fc:	00db      	lsls	r3, r3, #3
 800d0fe:	4413      	add	r3, r2
 800d100:	687a      	ldr	r2, [r7, #4]
 800d102:	6812      	ldr	r2, [r2, #0]
 800d104:	4413      	add	r3, r2
 800d106:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d10a:	881b      	ldrh	r3, [r3, #0]
 800d10c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800d110:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d112:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	6818      	ldr	r0, [r3, #0]
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800d11e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d120:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800d122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d124:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800d126:	b29b      	uxth	r3, r3
 800d128:	f006 fb16 	bl	8013758 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	881b      	ldrh	r3, [r3, #0]
 800d132:	b29a      	uxth	r2, r3
 800d134:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800d138:	4013      	ands	r3, r2
 800d13a:	823b      	strh	r3, [r7, #16]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	8a3a      	ldrh	r2, [r7, #16]
 800d142:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d146:	b292      	uxth	r2, r2
 800d148:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800d14a:	6878      	ldr	r0, [r7, #4]
 800d14c:	f008 fce8 	bl	8015b20 <HAL_PCD_SetupStageCallback>
 800d150:	e306      	b.n	800d760 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800d152:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800d156:	2b00      	cmp	r3, #0
 800d158:	f280 8302 	bge.w	800d760 <PCD_EP_ISR_Handler+0x766>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	881b      	ldrh	r3, [r3, #0]
 800d162:	b29a      	uxth	r2, r3
 800d164:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800d168:	4013      	ands	r3, r2
 800d16a:	83fb      	strh	r3, [r7, #30]
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	8bfa      	ldrh	r2, [r7, #30]
 800d172:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d176:	b292      	uxth	r2, r2
 800d178:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d182:	b29b      	uxth	r3, r3
 800d184:	461a      	mov	r2, r3
 800d186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d188:	781b      	ldrb	r3, [r3, #0]
 800d18a:	00db      	lsls	r3, r3, #3
 800d18c:	4413      	add	r3, r2
 800d18e:	687a      	ldr	r2, [r7, #4]
 800d190:	6812      	ldr	r2, [r2, #0]
 800d192:	4413      	add	r3, r2
 800d194:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d198:	881b      	ldrh	r3, [r3, #0]
 800d19a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800d19e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1a0:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800d1a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1a4:	69db      	ldr	r3, [r3, #28]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d019      	beq.n	800d1de <PCD_EP_ISR_Handler+0x1e4>
 800d1aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1ac:	695b      	ldr	r3, [r3, #20]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d015      	beq.n	800d1de <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	6818      	ldr	r0, [r3, #0]
 800d1b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1b8:	6959      	ldr	r1, [r3, #20]
 800d1ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1bc:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800d1be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1c0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800d1c2:	b29b      	uxth	r3, r3
 800d1c4:	f006 fac8 	bl	8013758 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800d1c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1ca:	695a      	ldr	r2, [r3, #20]
 800d1cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1ce:	69db      	ldr	r3, [r3, #28]
 800d1d0:	441a      	add	r2, r3
 800d1d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1d4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800d1d6:	2100      	movs	r1, #0
 800d1d8:	6878      	ldr	r0, [r7, #4]
 800d1da:	f008 fcb3 	bl	8015b44 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	881b      	ldrh	r3, [r3, #0]
 800d1e4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800d1e8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800d1ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	f040 82b5 	bne.w	800d760 <PCD_EP_ISR_Handler+0x766>
 800d1f6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800d1fa:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800d1fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d202:	f000 82ad 	beq.w	800d760 <PCD_EP_ISR_Handler+0x766>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	61bb      	str	r3, [r7, #24]
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d214:	b29b      	uxth	r3, r3
 800d216:	461a      	mov	r2, r3
 800d218:	69bb      	ldr	r3, [r7, #24]
 800d21a:	4413      	add	r3, r2
 800d21c:	61bb      	str	r3, [r7, #24]
 800d21e:	69bb      	ldr	r3, [r7, #24]
 800d220:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d224:	617b      	str	r3, [r7, #20]
 800d226:	697b      	ldr	r3, [r7, #20]
 800d228:	881b      	ldrh	r3, [r3, #0]
 800d22a:	b29b      	uxth	r3, r3
 800d22c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d230:	b29a      	uxth	r2, r3
 800d232:	697b      	ldr	r3, [r7, #20]
 800d234:	801a      	strh	r2, [r3, #0]
 800d236:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d238:	691b      	ldr	r3, [r3, #16]
 800d23a:	2b3e      	cmp	r3, #62	@ 0x3e
 800d23c:	d91d      	bls.n	800d27a <PCD_EP_ISR_Handler+0x280>
 800d23e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d240:	691b      	ldr	r3, [r3, #16]
 800d242:	095b      	lsrs	r3, r3, #5
 800d244:	647b      	str	r3, [r7, #68]	@ 0x44
 800d246:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d248:	691b      	ldr	r3, [r3, #16]
 800d24a:	f003 031f 	and.w	r3, r3, #31
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d102      	bne.n	800d258 <PCD_EP_ISR_Handler+0x25e>
 800d252:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d254:	3b01      	subs	r3, #1
 800d256:	647b      	str	r3, [r7, #68]	@ 0x44
 800d258:	697b      	ldr	r3, [r7, #20]
 800d25a:	881b      	ldrh	r3, [r3, #0]
 800d25c:	b29a      	uxth	r2, r3
 800d25e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d260:	b29b      	uxth	r3, r3
 800d262:	029b      	lsls	r3, r3, #10
 800d264:	b29b      	uxth	r3, r3
 800d266:	4313      	orrs	r3, r2
 800d268:	b29b      	uxth	r3, r3
 800d26a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d26e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d272:	b29a      	uxth	r2, r3
 800d274:	697b      	ldr	r3, [r7, #20]
 800d276:	801a      	strh	r2, [r3, #0]
 800d278:	e026      	b.n	800d2c8 <PCD_EP_ISR_Handler+0x2ce>
 800d27a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d27c:	691b      	ldr	r3, [r3, #16]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d10a      	bne.n	800d298 <PCD_EP_ISR_Handler+0x29e>
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	881b      	ldrh	r3, [r3, #0]
 800d286:	b29b      	uxth	r3, r3
 800d288:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d28c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d290:	b29a      	uxth	r2, r3
 800d292:	697b      	ldr	r3, [r7, #20]
 800d294:	801a      	strh	r2, [r3, #0]
 800d296:	e017      	b.n	800d2c8 <PCD_EP_ISR_Handler+0x2ce>
 800d298:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d29a:	691b      	ldr	r3, [r3, #16]
 800d29c:	085b      	lsrs	r3, r3, #1
 800d29e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d2a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d2a2:	691b      	ldr	r3, [r3, #16]
 800d2a4:	f003 0301 	and.w	r3, r3, #1
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d002      	beq.n	800d2b2 <PCD_EP_ISR_Handler+0x2b8>
 800d2ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2ae:	3301      	adds	r3, #1
 800d2b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d2b2:	697b      	ldr	r3, [r7, #20]
 800d2b4:	881b      	ldrh	r3, [r3, #0]
 800d2b6:	b29a      	uxth	r2, r3
 800d2b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2ba:	b29b      	uxth	r3, r3
 800d2bc:	029b      	lsls	r3, r3, #10
 800d2be:	b29b      	uxth	r3, r3
 800d2c0:	4313      	orrs	r3, r2
 800d2c2:	b29a      	uxth	r2, r3
 800d2c4:	697b      	ldr	r3, [r7, #20]
 800d2c6:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	881b      	ldrh	r3, [r3, #0]
 800d2ce:	b29b      	uxth	r3, r3
 800d2d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d2d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2d8:	827b      	strh	r3, [r7, #18]
 800d2da:	8a7b      	ldrh	r3, [r7, #18]
 800d2dc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d2e0:	827b      	strh	r3, [r7, #18]
 800d2e2:	8a7b      	ldrh	r3, [r7, #18]
 800d2e4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d2e8:	827b      	strh	r3, [r7, #18]
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681a      	ldr	r2, [r3, #0]
 800d2ee:	8a7b      	ldrh	r3, [r7, #18]
 800d2f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d300:	b29b      	uxth	r3, r3
 800d302:	8013      	strh	r3, [r2, #0]
 800d304:	e22c      	b.n	800d760 <PCD_EP_ISR_Handler+0x766>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	461a      	mov	r2, r3
 800d30c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800d310:	009b      	lsls	r3, r3, #2
 800d312:	4413      	add	r3, r2
 800d314:	881b      	ldrh	r3, [r3, #0]
 800d316:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800d31a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800d31e:	2b00      	cmp	r3, #0
 800d320:	f280 80f6 	bge.w	800d510 <PCD_EP_ISR_Handler+0x516>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	461a      	mov	r2, r3
 800d32a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800d32e:	009b      	lsls	r3, r3, #2
 800d330:	4413      	add	r3, r2
 800d332:	881b      	ldrh	r3, [r3, #0]
 800d334:	b29a      	uxth	r2, r3
 800d336:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800d33a:	4013      	ands	r3, r2
 800d33c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	461a      	mov	r2, r3
 800d346:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800d34a:	009b      	lsls	r3, r3, #2
 800d34c:	4413      	add	r3, r2
 800d34e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800d352:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d356:	b292      	uxth	r2, r2
 800d358:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800d35a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800d35e:	4613      	mov	r3, r2
 800d360:	009b      	lsls	r3, r3, #2
 800d362:	4413      	add	r3, r2
 800d364:	00db      	lsls	r3, r3, #3
 800d366:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d36a:	687a      	ldr	r2, [r7, #4]
 800d36c:	4413      	add	r3, r2
 800d36e:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800d370:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d372:	7b1b      	ldrb	r3, [r3, #12]
 800d374:	2b00      	cmp	r3, #0
 800d376:	d123      	bne.n	800d3c0 <PCD_EP_ISR_Handler+0x3c6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d380:	b29b      	uxth	r3, r3
 800d382:	461a      	mov	r2, r3
 800d384:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d386:	781b      	ldrb	r3, [r3, #0]
 800d388:	00db      	lsls	r3, r3, #3
 800d38a:	4413      	add	r3, r2
 800d38c:	687a      	ldr	r2, [r7, #4]
 800d38e:	6812      	ldr	r2, [r2, #0]
 800d390:	4413      	add	r3, r2
 800d392:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d396:	881b      	ldrh	r3, [r3, #0]
 800d398:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d39c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 800d3a0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	f000 808e 	beq.w	800d4c6 <PCD_EP_ISR_Handler+0x4cc>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	6818      	ldr	r0, [r3, #0]
 800d3ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3b0:	6959      	ldr	r1, [r3, #20]
 800d3b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3b4:	88da      	ldrh	r2, [r3, #6]
 800d3b6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800d3ba:	f006 f9cd 	bl	8013758 <USB_ReadPMA>
 800d3be:	e082      	b.n	800d4c6 <PCD_EP_ISR_Handler+0x4cc>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800d3c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3c2:	78db      	ldrb	r3, [r3, #3]
 800d3c4:	2b02      	cmp	r3, #2
 800d3c6:	d10a      	bne.n	800d3de <PCD_EP_ISR_Handler+0x3e4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800d3c8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800d3cc:	461a      	mov	r2, r3
 800d3ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d3d0:	6878      	ldr	r0, [r7, #4]
 800d3d2:	f000 f9d3 	bl	800d77c <HAL_PCD_EP_DB_Receive>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 800d3dc:	e073      	b.n	800d4c6 <PCD_EP_ISR_Handler+0x4cc>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	461a      	mov	r2, r3
 800d3e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	009b      	lsls	r3, r3, #2
 800d3ea:	4413      	add	r3, r2
 800d3ec:	881b      	ldrh	r3, [r3, #0]
 800d3ee:	b29b      	uxth	r3, r3
 800d3f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d3f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3f8:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	461a      	mov	r2, r3
 800d402:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d404:	781b      	ldrb	r3, [r3, #0]
 800d406:	009b      	lsls	r3, r3, #2
 800d408:	441a      	add	r2, r3
 800d40a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800d40e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d412:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d416:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d41a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d41e:	b29b      	uxth	r3, r3
 800d420:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	461a      	mov	r2, r3
 800d428:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d42a:	781b      	ldrb	r3, [r3, #0]
 800d42c:	009b      	lsls	r3, r3, #2
 800d42e:	4413      	add	r3, r2
 800d430:	881b      	ldrh	r3, [r3, #0]
 800d432:	b29b      	uxth	r3, r3
 800d434:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d022      	beq.n	800d482 <PCD_EP_ISR_Handler+0x488>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d444:	b29b      	uxth	r3, r3
 800d446:	461a      	mov	r2, r3
 800d448:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d44a:	781b      	ldrb	r3, [r3, #0]
 800d44c:	00db      	lsls	r3, r3, #3
 800d44e:	4413      	add	r3, r2
 800d450:	687a      	ldr	r2, [r7, #4]
 800d452:	6812      	ldr	r2, [r2, #0]
 800d454:	4413      	add	r3, r2
 800d456:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d45a:	881b      	ldrh	r3, [r3, #0]
 800d45c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d460:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800d464:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d02c      	beq.n	800d4c6 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	6818      	ldr	r0, [r3, #0]
 800d470:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d472:	6959      	ldr	r1, [r3, #20]
 800d474:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d476:	891a      	ldrh	r2, [r3, #8]
 800d478:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800d47c:	f006 f96c 	bl	8013758 <USB_ReadPMA>
 800d480:	e021      	b.n	800d4c6 <PCD_EP_ISR_Handler+0x4cc>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d48a:	b29b      	uxth	r3, r3
 800d48c:	461a      	mov	r2, r3
 800d48e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d490:	781b      	ldrb	r3, [r3, #0]
 800d492:	00db      	lsls	r3, r3, #3
 800d494:	4413      	add	r3, r2
 800d496:	687a      	ldr	r2, [r7, #4]
 800d498:	6812      	ldr	r2, [r2, #0]
 800d49a:	4413      	add	r3, r2
 800d49c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d4a0:	881b      	ldrh	r3, [r3, #0]
 800d4a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d4a6:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800d4aa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d009      	beq.n	800d4c6 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	6818      	ldr	r0, [r3, #0]
 800d4b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4b8:	6959      	ldr	r1, [r3, #20]
 800d4ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4bc:	895a      	ldrh	r2, [r3, #10]
 800d4be:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800d4c2:	f006 f949 	bl	8013758 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800d4c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4c8:	69da      	ldr	r2, [r3, #28]
 800d4ca:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800d4ce:	441a      	add	r2, r3
 800d4d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4d2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800d4d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4d6:	695a      	ldr	r2, [r3, #20]
 800d4d8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800d4dc:	441a      	add	r2, r3
 800d4de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4e0:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800d4e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4e4:	699b      	ldr	r3, [r3, #24]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d005      	beq.n	800d4f6 <PCD_EP_ISR_Handler+0x4fc>
 800d4ea:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800d4ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4f0:	691b      	ldr	r3, [r3, #16]
 800d4f2:	429a      	cmp	r2, r3
 800d4f4:	d206      	bcs.n	800d504 <PCD_EP_ISR_Handler+0x50a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800d4f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4f8:	781b      	ldrb	r3, [r3, #0]
 800d4fa:	4619      	mov	r1, r3
 800d4fc:	6878      	ldr	r0, [r7, #4]
 800d4fe:	f008 fb21 	bl	8015b44 <HAL_PCD_DataOutStageCallback>
 800d502:	e005      	b.n	800d510 <PCD_EP_ISR_Handler+0x516>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d50a:	4618      	mov	r0, r3
 800d50c:	f004 fbf7 	bl	8011cfe <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800d510:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800d514:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d518:	2b00      	cmp	r3, #0
 800d51a:	f000 8121 	beq.w	800d760 <PCD_EP_ISR_Handler+0x766>
      {
        ep = &hpcd->IN_ep[epindex];
 800d51e:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800d522:	4613      	mov	r3, r2
 800d524:	009b      	lsls	r3, r3, #2
 800d526:	4413      	add	r3, r2
 800d528:	00db      	lsls	r3, r3, #3
 800d52a:	3310      	adds	r3, #16
 800d52c:	687a      	ldr	r2, [r7, #4]
 800d52e:	4413      	add	r3, r2
 800d530:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	461a      	mov	r2, r3
 800d538:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800d53c:	009b      	lsls	r3, r3, #2
 800d53e:	4413      	add	r3, r2
 800d540:	881b      	ldrh	r3, [r3, #0]
 800d542:	b29b      	uxth	r3, r3
 800d544:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800d548:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d54c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	461a      	mov	r2, r3
 800d556:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800d55a:	009b      	lsls	r3, r3, #2
 800d55c:	441a      	add	r2, r3
 800d55e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800d562:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d566:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d56a:	b29b      	uxth	r3, r3
 800d56c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800d56e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d570:	78db      	ldrb	r3, [r3, #3]
 800d572:	2b01      	cmp	r3, #1
 800d574:	f040 80a2 	bne.w	800d6bc <PCD_EP_ISR_Handler+0x6c2>
        {
          ep->xfer_len = 0U;
 800d578:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d57a:	2200      	movs	r2, #0
 800d57c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800d57e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d580:	7b1b      	ldrb	r3, [r3, #12]
 800d582:	2b00      	cmp	r3, #0
 800d584:	f000 8093 	beq.w	800d6ae <PCD_EP_ISR_Handler+0x6b4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d588:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800d58c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d590:	2b00      	cmp	r3, #0
 800d592:	d046      	beq.n	800d622 <PCD_EP_ISR_Handler+0x628>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d594:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d596:	785b      	ldrb	r3, [r3, #1]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d126      	bne.n	800d5ea <PCD_EP_ISR_Handler+0x5f0>
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5aa:	b29b      	uxth	r3, r3
 800d5ac:	461a      	mov	r2, r3
 800d5ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5b0:	4413      	add	r3, r2
 800d5b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5b6:	781b      	ldrb	r3, [r3, #0]
 800d5b8:	00da      	lsls	r2, r3, #3
 800d5ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5bc:	4413      	add	r3, r2
 800d5be:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d5c2:	623b      	str	r3, [r7, #32]
 800d5c4:	6a3b      	ldr	r3, [r7, #32]
 800d5c6:	881b      	ldrh	r3, [r3, #0]
 800d5c8:	b29b      	uxth	r3, r3
 800d5ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d5ce:	b29a      	uxth	r2, r3
 800d5d0:	6a3b      	ldr	r3, [r7, #32]
 800d5d2:	801a      	strh	r2, [r3, #0]
 800d5d4:	6a3b      	ldr	r3, [r7, #32]
 800d5d6:	881b      	ldrh	r3, [r3, #0]
 800d5d8:	b29b      	uxth	r3, r3
 800d5da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d5de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d5e2:	b29a      	uxth	r2, r3
 800d5e4:	6a3b      	ldr	r3, [r7, #32]
 800d5e6:	801a      	strh	r2, [r3, #0]
 800d5e8:	e061      	b.n	800d6ae <PCD_EP_ISR_Handler+0x6b4>
 800d5ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5ec:	785b      	ldrb	r3, [r3, #1]
 800d5ee:	2b01      	cmp	r3, #1
 800d5f0:	d15d      	bne.n	800d6ae <PCD_EP_ISR_Handler+0x6b4>
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d600:	b29b      	uxth	r3, r3
 800d602:	461a      	mov	r2, r3
 800d604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d606:	4413      	add	r3, r2
 800d608:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d60a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d60c:	781b      	ldrb	r3, [r3, #0]
 800d60e:	00da      	lsls	r2, r3, #3
 800d610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d612:	4413      	add	r3, r2
 800d614:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d618:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d61a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d61c:	2200      	movs	r2, #0
 800d61e:	801a      	strh	r2, [r3, #0]
 800d620:	e045      	b.n	800d6ae <PCD_EP_ISR_Handler+0x6b4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d628:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d62a:	785b      	ldrb	r3, [r3, #1]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d126      	bne.n	800d67e <PCD_EP_ISR_Handler+0x684>
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	637b      	str	r3, [r7, #52]	@ 0x34
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d63e:	b29b      	uxth	r3, r3
 800d640:	461a      	mov	r2, r3
 800d642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d644:	4413      	add	r3, r2
 800d646:	637b      	str	r3, [r7, #52]	@ 0x34
 800d648:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d64a:	781b      	ldrb	r3, [r3, #0]
 800d64c:	00da      	lsls	r2, r3, #3
 800d64e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d650:	4413      	add	r3, r2
 800d652:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d656:	633b      	str	r3, [r7, #48]	@ 0x30
 800d658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d65a:	881b      	ldrh	r3, [r3, #0]
 800d65c:	b29b      	uxth	r3, r3
 800d65e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d662:	b29a      	uxth	r2, r3
 800d664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d666:	801a      	strh	r2, [r3, #0]
 800d668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d66a:	881b      	ldrh	r3, [r3, #0]
 800d66c:	b29b      	uxth	r3, r3
 800d66e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d672:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d676:	b29a      	uxth	r2, r3
 800d678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d67a:	801a      	strh	r2, [r3, #0]
 800d67c:	e017      	b.n	800d6ae <PCD_EP_ISR_Handler+0x6b4>
 800d67e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d680:	785b      	ldrb	r3, [r3, #1]
 800d682:	2b01      	cmp	r3, #1
 800d684:	d113      	bne.n	800d6ae <PCD_EP_ISR_Handler+0x6b4>
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d68e:	b29b      	uxth	r3, r3
 800d690:	461a      	mov	r2, r3
 800d692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d694:	4413      	add	r3, r2
 800d696:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d698:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d69a:	781b      	ldrb	r3, [r3, #0]
 800d69c:	00da      	lsls	r2, r3, #3
 800d69e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6a0:	4413      	add	r3, r2
 800d6a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d6a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d6a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d6ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6b0:	781b      	ldrb	r3, [r3, #0]
 800d6b2:	4619      	mov	r1, r3
 800d6b4:	6878      	ldr	r0, [r7, #4]
 800d6b6:	f008 fa60 	bl	8015b7a <HAL_PCD_DataInStageCallback>
 800d6ba:	e051      	b.n	800d760 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800d6bc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800d6c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d144      	bne.n	800d752 <PCD_EP_ISR_Handler+0x758>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d6d0:	b29b      	uxth	r3, r3
 800d6d2:	461a      	mov	r2, r3
 800d6d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6d6:	781b      	ldrb	r3, [r3, #0]
 800d6d8:	00db      	lsls	r3, r3, #3
 800d6da:	4413      	add	r3, r2
 800d6dc:	687a      	ldr	r2, [r7, #4]
 800d6de:	6812      	ldr	r2, [r2, #0]
 800d6e0:	4413      	add	r3, r2
 800d6e2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d6e6:	881b      	ldrh	r3, [r3, #0]
 800d6e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d6ec:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 800d6f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6f2:	699a      	ldr	r2, [r3, #24]
 800d6f4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800d6f8:	429a      	cmp	r2, r3
 800d6fa:	d907      	bls.n	800d70c <PCD_EP_ISR_Handler+0x712>
            {
              ep->xfer_len -= TxPctSize;
 800d6fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6fe:	699a      	ldr	r2, [r3, #24]
 800d700:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800d704:	1ad2      	subs	r2, r2, r3
 800d706:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d708:	619a      	str	r2, [r3, #24]
 800d70a:	e002      	b.n	800d712 <PCD_EP_ISR_Handler+0x718>
            }
            else
            {
              ep->xfer_len = 0U;
 800d70c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d70e:	2200      	movs	r2, #0
 800d710:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800d712:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d714:	699b      	ldr	r3, [r3, #24]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d106      	bne.n	800d728 <PCD_EP_ISR_Handler+0x72e>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d71a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d71c:	781b      	ldrb	r3, [r3, #0]
 800d71e:	4619      	mov	r1, r3
 800d720:	6878      	ldr	r0, [r7, #4]
 800d722:	f008 fa2a 	bl	8015b7a <HAL_PCD_DataInStageCallback>
 800d726:	e01b      	b.n	800d760 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800d728:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d72a:	695a      	ldr	r2, [r3, #20]
 800d72c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800d730:	441a      	add	r2, r3
 800d732:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d734:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800d736:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d738:	69da      	ldr	r2, [r3, #28]
 800d73a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800d73e:	441a      	add	r2, r3
 800d740:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d742:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d74a:	4618      	mov	r0, r3
 800d74c:	f004 fad7 	bl	8011cfe <USB_EPStartXfer>
 800d750:	e006      	b.n	800d760 <PCD_EP_ISR_Handler+0x766>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800d752:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800d756:	461a      	mov	r2, r3
 800d758:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d75a:	6878      	ldr	r0, [r7, #4]
 800d75c:	f000 f917 	bl	800d98e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800d768:	b29b      	uxth	r3, r3
 800d76a:	b21b      	sxth	r3, r3
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	f6ff ac49 	blt.w	800d004 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800d772:	2300      	movs	r3, #0
}
 800d774:	4618      	mov	r0, r3
 800d776:	3758      	adds	r7, #88	@ 0x58
 800d778:	46bd      	mov	sp, r7
 800d77a:	bd80      	pop	{r7, pc}

0800d77c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b088      	sub	sp, #32
 800d780:	af00      	add	r7, sp, #0
 800d782:	60f8      	str	r0, [r7, #12]
 800d784:	60b9      	str	r1, [r7, #8]
 800d786:	4613      	mov	r3, r2
 800d788:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d78a:	88fb      	ldrh	r3, [r7, #6]
 800d78c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d790:	2b00      	cmp	r3, #0
 800d792:	d07c      	beq.n	800d88e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d79c:	b29b      	uxth	r3, r3
 800d79e:	461a      	mov	r2, r3
 800d7a0:	68bb      	ldr	r3, [r7, #8]
 800d7a2:	781b      	ldrb	r3, [r3, #0]
 800d7a4:	00db      	lsls	r3, r3, #3
 800d7a6:	4413      	add	r3, r2
 800d7a8:	68fa      	ldr	r2, [r7, #12]
 800d7aa:	6812      	ldr	r2, [r2, #0]
 800d7ac:	4413      	add	r3, r2
 800d7ae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d7b2:	881b      	ldrh	r3, [r3, #0]
 800d7b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d7b8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d7ba:	68bb      	ldr	r3, [r7, #8]
 800d7bc:	699a      	ldr	r2, [r3, #24]
 800d7be:	8b7b      	ldrh	r3, [r7, #26]
 800d7c0:	429a      	cmp	r2, r3
 800d7c2:	d306      	bcc.n	800d7d2 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800d7c4:	68bb      	ldr	r3, [r7, #8]
 800d7c6:	699a      	ldr	r2, [r3, #24]
 800d7c8:	8b7b      	ldrh	r3, [r7, #26]
 800d7ca:	1ad2      	subs	r2, r2, r3
 800d7cc:	68bb      	ldr	r3, [r7, #8]
 800d7ce:	619a      	str	r2, [r3, #24]
 800d7d0:	e002      	b.n	800d7d8 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	699b      	ldr	r3, [r3, #24]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d123      	bne.n	800d828 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	461a      	mov	r2, r3
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	781b      	ldrb	r3, [r3, #0]
 800d7ea:	009b      	lsls	r3, r3, #2
 800d7ec:	4413      	add	r3, r2
 800d7ee:	881b      	ldrh	r3, [r3, #0]
 800d7f0:	b29b      	uxth	r3, r3
 800d7f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d7f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d7fa:	833b      	strh	r3, [r7, #24]
 800d7fc:	8b3b      	ldrh	r3, [r7, #24]
 800d7fe:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d802:	833b      	strh	r3, [r7, #24]
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	461a      	mov	r2, r3
 800d80a:	68bb      	ldr	r3, [r7, #8]
 800d80c:	781b      	ldrb	r3, [r3, #0]
 800d80e:	009b      	lsls	r3, r3, #2
 800d810:	441a      	add	r2, r3
 800d812:	8b3b      	ldrh	r3, [r7, #24]
 800d814:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d818:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d81c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d820:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d824:	b29b      	uxth	r3, r3
 800d826:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d828:	88fb      	ldrh	r3, [r7, #6]
 800d82a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d01f      	beq.n	800d872 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	461a      	mov	r2, r3
 800d838:	68bb      	ldr	r3, [r7, #8]
 800d83a:	781b      	ldrb	r3, [r3, #0]
 800d83c:	009b      	lsls	r3, r3, #2
 800d83e:	4413      	add	r3, r2
 800d840:	881b      	ldrh	r3, [r3, #0]
 800d842:	b29b      	uxth	r3, r3
 800d844:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d848:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d84c:	82fb      	strh	r3, [r7, #22]
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	461a      	mov	r2, r3
 800d854:	68bb      	ldr	r3, [r7, #8]
 800d856:	781b      	ldrb	r3, [r3, #0]
 800d858:	009b      	lsls	r3, r3, #2
 800d85a:	441a      	add	r2, r3
 800d85c:	8afb      	ldrh	r3, [r7, #22]
 800d85e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d862:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d866:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d86a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d86e:	b29b      	uxth	r3, r3
 800d870:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d872:	8b7b      	ldrh	r3, [r7, #26]
 800d874:	2b00      	cmp	r3, #0
 800d876:	f000 8085 	beq.w	800d984 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	6818      	ldr	r0, [r3, #0]
 800d87e:	68bb      	ldr	r3, [r7, #8]
 800d880:	6959      	ldr	r1, [r3, #20]
 800d882:	68bb      	ldr	r3, [r7, #8]
 800d884:	891a      	ldrh	r2, [r3, #8]
 800d886:	8b7b      	ldrh	r3, [r7, #26]
 800d888:	f005 ff66 	bl	8013758 <USB_ReadPMA>
 800d88c:	e07a      	b.n	800d984 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d896:	b29b      	uxth	r3, r3
 800d898:	461a      	mov	r2, r3
 800d89a:	68bb      	ldr	r3, [r7, #8]
 800d89c:	781b      	ldrb	r3, [r3, #0]
 800d89e:	00db      	lsls	r3, r3, #3
 800d8a0:	4413      	add	r3, r2
 800d8a2:	68fa      	ldr	r2, [r7, #12]
 800d8a4:	6812      	ldr	r2, [r2, #0]
 800d8a6:	4413      	add	r3, r2
 800d8a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d8ac:	881b      	ldrh	r3, [r3, #0]
 800d8ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d8b2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d8b4:	68bb      	ldr	r3, [r7, #8]
 800d8b6:	699a      	ldr	r2, [r3, #24]
 800d8b8:	8b7b      	ldrh	r3, [r7, #26]
 800d8ba:	429a      	cmp	r2, r3
 800d8bc:	d306      	bcc.n	800d8cc <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800d8be:	68bb      	ldr	r3, [r7, #8]
 800d8c0:	699a      	ldr	r2, [r3, #24]
 800d8c2:	8b7b      	ldrh	r3, [r7, #26]
 800d8c4:	1ad2      	subs	r2, r2, r3
 800d8c6:	68bb      	ldr	r3, [r7, #8]
 800d8c8:	619a      	str	r2, [r3, #24]
 800d8ca:	e002      	b.n	800d8d2 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800d8cc:	68bb      	ldr	r3, [r7, #8]
 800d8ce:	2200      	movs	r2, #0
 800d8d0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d8d2:	68bb      	ldr	r3, [r7, #8]
 800d8d4:	699b      	ldr	r3, [r3, #24]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d123      	bne.n	800d922 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	461a      	mov	r2, r3
 800d8e0:	68bb      	ldr	r3, [r7, #8]
 800d8e2:	781b      	ldrb	r3, [r3, #0]
 800d8e4:	009b      	lsls	r3, r3, #2
 800d8e6:	4413      	add	r3, r2
 800d8e8:	881b      	ldrh	r3, [r3, #0]
 800d8ea:	b29b      	uxth	r3, r3
 800d8ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d8f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d8f4:	83fb      	strh	r3, [r7, #30]
 800d8f6:	8bfb      	ldrh	r3, [r7, #30]
 800d8f8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d8fc:	83fb      	strh	r3, [r7, #30]
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	461a      	mov	r2, r3
 800d904:	68bb      	ldr	r3, [r7, #8]
 800d906:	781b      	ldrb	r3, [r3, #0]
 800d908:	009b      	lsls	r3, r3, #2
 800d90a:	441a      	add	r2, r3
 800d90c:	8bfb      	ldrh	r3, [r7, #30]
 800d90e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d912:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d916:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d91a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d91e:	b29b      	uxth	r3, r3
 800d920:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800d922:	88fb      	ldrh	r3, [r7, #6]
 800d924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d11f      	bne.n	800d96c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	461a      	mov	r2, r3
 800d932:	68bb      	ldr	r3, [r7, #8]
 800d934:	781b      	ldrb	r3, [r3, #0]
 800d936:	009b      	lsls	r3, r3, #2
 800d938:	4413      	add	r3, r2
 800d93a:	881b      	ldrh	r3, [r3, #0]
 800d93c:	b29b      	uxth	r3, r3
 800d93e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d942:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d946:	83bb      	strh	r3, [r7, #28]
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	461a      	mov	r2, r3
 800d94e:	68bb      	ldr	r3, [r7, #8]
 800d950:	781b      	ldrb	r3, [r3, #0]
 800d952:	009b      	lsls	r3, r3, #2
 800d954:	441a      	add	r2, r3
 800d956:	8bbb      	ldrh	r3, [r7, #28]
 800d958:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d95c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d960:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d964:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d968:	b29b      	uxth	r3, r3
 800d96a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d96c:	8b7b      	ldrh	r3, [r7, #26]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d008      	beq.n	800d984 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	6818      	ldr	r0, [r3, #0]
 800d976:	68bb      	ldr	r3, [r7, #8]
 800d978:	6959      	ldr	r1, [r3, #20]
 800d97a:	68bb      	ldr	r3, [r7, #8]
 800d97c:	895a      	ldrh	r2, [r3, #10]
 800d97e:	8b7b      	ldrh	r3, [r7, #26]
 800d980:	f005 feea 	bl	8013758 <USB_ReadPMA>
    }
  }

  return count;
 800d984:	8b7b      	ldrh	r3, [r7, #26]
}
 800d986:	4618      	mov	r0, r3
 800d988:	3720      	adds	r7, #32
 800d98a:	46bd      	mov	sp, r7
 800d98c:	bd80      	pop	{r7, pc}

0800d98e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d98e:	b580      	push	{r7, lr}
 800d990:	b0a4      	sub	sp, #144	@ 0x90
 800d992:	af00      	add	r7, sp, #0
 800d994:	60f8      	str	r0, [r7, #12]
 800d996:	60b9      	str	r1, [r7, #8]
 800d998:	4613      	mov	r3, r2
 800d99a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d99c:	88fb      	ldrh	r3, [r7, #6]
 800d99e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	f000 81db 	beq.w	800dd5e <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9b0:	b29b      	uxth	r3, r3
 800d9b2:	461a      	mov	r2, r3
 800d9b4:	68bb      	ldr	r3, [r7, #8]
 800d9b6:	781b      	ldrb	r3, [r3, #0]
 800d9b8:	00db      	lsls	r3, r3, #3
 800d9ba:	4413      	add	r3, r2
 800d9bc:	68fa      	ldr	r2, [r7, #12]
 800d9be:	6812      	ldr	r2, [r2, #0]
 800d9c0:	4413      	add	r3, r2
 800d9c2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d9c6:	881b      	ldrh	r3, [r3, #0]
 800d9c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d9cc:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 800d9d0:	68bb      	ldr	r3, [r7, #8]
 800d9d2:	699a      	ldr	r2, [r3, #24]
 800d9d4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800d9d8:	429a      	cmp	r2, r3
 800d9da:	d907      	bls.n	800d9ec <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800d9dc:	68bb      	ldr	r3, [r7, #8]
 800d9de:	699a      	ldr	r2, [r3, #24]
 800d9e0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800d9e4:	1ad2      	subs	r2, r2, r3
 800d9e6:	68bb      	ldr	r3, [r7, #8]
 800d9e8:	619a      	str	r2, [r3, #24]
 800d9ea:	e002      	b.n	800d9f2 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800d9ec:	68bb      	ldr	r3, [r7, #8]
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d9f2:	68bb      	ldr	r3, [r7, #8]
 800d9f4:	699b      	ldr	r3, [r3, #24]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	f040 80b9 	bne.w	800db6e <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d9fc:	68bb      	ldr	r3, [r7, #8]
 800d9fe:	785b      	ldrb	r3, [r3, #1]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d126      	bne.n	800da52 <HAL_PCD_EP_DB_Transmit+0xc4>
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da12:	b29b      	uxth	r3, r3
 800da14:	461a      	mov	r2, r3
 800da16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da18:	4413      	add	r3, r2
 800da1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800da1c:	68bb      	ldr	r3, [r7, #8]
 800da1e:	781b      	ldrb	r3, [r3, #0]
 800da20:	00da      	lsls	r2, r3, #3
 800da22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da24:	4413      	add	r3, r2
 800da26:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da2e:	881b      	ldrh	r3, [r3, #0]
 800da30:	b29b      	uxth	r3, r3
 800da32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da36:	b29a      	uxth	r2, r3
 800da38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da3a:	801a      	strh	r2, [r3, #0]
 800da3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da3e:	881b      	ldrh	r3, [r3, #0]
 800da40:	b29b      	uxth	r3, r3
 800da42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da4a:	b29a      	uxth	r2, r3
 800da4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da4e:	801a      	strh	r2, [r3, #0]
 800da50:	e01a      	b.n	800da88 <HAL_PCD_EP_DB_Transmit+0xfa>
 800da52:	68bb      	ldr	r3, [r7, #8]
 800da54:	785b      	ldrb	r3, [r3, #1]
 800da56:	2b01      	cmp	r3, #1
 800da58:	d116      	bne.n	800da88 <HAL_PCD_EP_DB_Transmit+0xfa>
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	637b      	str	r3, [r7, #52]	@ 0x34
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da68:	b29b      	uxth	r3, r3
 800da6a:	461a      	mov	r2, r3
 800da6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da6e:	4413      	add	r3, r2
 800da70:	637b      	str	r3, [r7, #52]	@ 0x34
 800da72:	68bb      	ldr	r3, [r7, #8]
 800da74:	781b      	ldrb	r3, [r3, #0]
 800da76:	00da      	lsls	r2, r3, #3
 800da78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da7a:	4413      	add	r3, r2
 800da7c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da80:	633b      	str	r3, [r7, #48]	@ 0x30
 800da82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da84:	2200      	movs	r2, #0
 800da86:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	627b      	str	r3, [r7, #36]	@ 0x24
 800da8e:	68bb      	ldr	r3, [r7, #8]
 800da90:	785b      	ldrb	r3, [r3, #1]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d126      	bne.n	800dae4 <HAL_PCD_EP_DB_Transmit+0x156>
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	61fb      	str	r3, [r7, #28]
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800daa4:	b29b      	uxth	r3, r3
 800daa6:	461a      	mov	r2, r3
 800daa8:	69fb      	ldr	r3, [r7, #28]
 800daaa:	4413      	add	r3, r2
 800daac:	61fb      	str	r3, [r7, #28]
 800daae:	68bb      	ldr	r3, [r7, #8]
 800dab0:	781b      	ldrb	r3, [r3, #0]
 800dab2:	00da      	lsls	r2, r3, #3
 800dab4:	69fb      	ldr	r3, [r7, #28]
 800dab6:	4413      	add	r3, r2
 800dab8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dabc:	61bb      	str	r3, [r7, #24]
 800dabe:	69bb      	ldr	r3, [r7, #24]
 800dac0:	881b      	ldrh	r3, [r3, #0]
 800dac2:	b29b      	uxth	r3, r3
 800dac4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dac8:	b29a      	uxth	r2, r3
 800daca:	69bb      	ldr	r3, [r7, #24]
 800dacc:	801a      	strh	r2, [r3, #0]
 800dace:	69bb      	ldr	r3, [r7, #24]
 800dad0:	881b      	ldrh	r3, [r3, #0]
 800dad2:	b29b      	uxth	r3, r3
 800dad4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dad8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dadc:	b29a      	uxth	r2, r3
 800dade:	69bb      	ldr	r3, [r7, #24]
 800dae0:	801a      	strh	r2, [r3, #0]
 800dae2:	e017      	b.n	800db14 <HAL_PCD_EP_DB_Transmit+0x186>
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	785b      	ldrb	r3, [r3, #1]
 800dae8:	2b01      	cmp	r3, #1
 800daea:	d113      	bne.n	800db14 <HAL_PCD_EP_DB_Transmit+0x186>
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800daf4:	b29b      	uxth	r3, r3
 800daf6:	461a      	mov	r2, r3
 800daf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dafa:	4413      	add	r3, r2
 800dafc:	627b      	str	r3, [r7, #36]	@ 0x24
 800dafe:	68bb      	ldr	r3, [r7, #8]
 800db00:	781b      	ldrb	r3, [r3, #0]
 800db02:	00da      	lsls	r2, r3, #3
 800db04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db06:	4413      	add	r3, r2
 800db08:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800db0c:	623b      	str	r3, [r7, #32]
 800db0e:	6a3b      	ldr	r3, [r7, #32]
 800db10:	2200      	movs	r2, #0
 800db12:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800db14:	68bb      	ldr	r3, [r7, #8]
 800db16:	781b      	ldrb	r3, [r3, #0]
 800db18:	4619      	mov	r1, r3
 800db1a:	68f8      	ldr	r0, [r7, #12]
 800db1c:	f008 f82d 	bl	8015b7a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800db20:	88fb      	ldrh	r3, [r7, #6]
 800db22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db26:	2b00      	cmp	r3, #0
 800db28:	f000 82fa 	beq.w	800e120 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	461a      	mov	r2, r3
 800db32:	68bb      	ldr	r3, [r7, #8]
 800db34:	781b      	ldrb	r3, [r3, #0]
 800db36:	009b      	lsls	r3, r3, #2
 800db38:	4413      	add	r3, r2
 800db3a:	881b      	ldrh	r3, [r3, #0]
 800db3c:	b29b      	uxth	r3, r3
 800db3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db46:	82fb      	strh	r3, [r7, #22]
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	461a      	mov	r2, r3
 800db4e:	68bb      	ldr	r3, [r7, #8]
 800db50:	781b      	ldrb	r3, [r3, #0]
 800db52:	009b      	lsls	r3, r3, #2
 800db54:	441a      	add	r2, r3
 800db56:	8afb      	ldrh	r3, [r7, #22]
 800db58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db60:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800db64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db68:	b29b      	uxth	r3, r3
 800db6a:	8013      	strh	r3, [r2, #0]
 800db6c:	e2d8      	b.n	800e120 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800db6e:	88fb      	ldrh	r3, [r7, #6]
 800db70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db74:	2b00      	cmp	r3, #0
 800db76:	d021      	beq.n	800dbbc <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	461a      	mov	r2, r3
 800db7e:	68bb      	ldr	r3, [r7, #8]
 800db80:	781b      	ldrb	r3, [r3, #0]
 800db82:	009b      	lsls	r3, r3, #2
 800db84:	4413      	add	r3, r2
 800db86:	881b      	ldrh	r3, [r3, #0]
 800db88:	b29b      	uxth	r3, r3
 800db8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db92:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	461a      	mov	r2, r3
 800db9c:	68bb      	ldr	r3, [r7, #8]
 800db9e:	781b      	ldrb	r3, [r3, #0]
 800dba0:	009b      	lsls	r3, r3, #2
 800dba2:	441a      	add	r2, r3
 800dba4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800dba8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dbb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbb8:	b29b      	uxth	r3, r3
 800dbba:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800dbbc:	68bb      	ldr	r3, [r7, #8]
 800dbbe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800dbc2:	2b01      	cmp	r3, #1
 800dbc4:	f040 82ac 	bne.w	800e120 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 800dbc8:	68bb      	ldr	r3, [r7, #8]
 800dbca:	695a      	ldr	r2, [r3, #20]
 800dbcc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800dbd0:	441a      	add	r2, r3
 800dbd2:	68bb      	ldr	r3, [r7, #8]
 800dbd4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800dbd6:	68bb      	ldr	r3, [r7, #8]
 800dbd8:	69da      	ldr	r2, [r3, #28]
 800dbda:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800dbde:	441a      	add	r2, r3
 800dbe0:	68bb      	ldr	r3, [r7, #8]
 800dbe2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800dbe4:	68bb      	ldr	r3, [r7, #8]
 800dbe6:	6a1a      	ldr	r2, [r3, #32]
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	691b      	ldr	r3, [r3, #16]
 800dbec:	429a      	cmp	r2, r3
 800dbee:	d30b      	bcc.n	800dc08 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 800dbf0:	68bb      	ldr	r3, [r7, #8]
 800dbf2:	691b      	ldr	r3, [r3, #16]
 800dbf4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800dbf8:	68bb      	ldr	r3, [r7, #8]
 800dbfa:	6a1a      	ldr	r2, [r3, #32]
 800dbfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dc00:	1ad2      	subs	r2, r2, r3
 800dc02:	68bb      	ldr	r3, [r7, #8]
 800dc04:	621a      	str	r2, [r3, #32]
 800dc06:	e017      	b.n	800dc38 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 800dc08:	68bb      	ldr	r3, [r7, #8]
 800dc0a:	6a1b      	ldr	r3, [r3, #32]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d108      	bne.n	800dc22 <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 800dc10:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800dc14:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800dc18:	68bb      	ldr	r3, [r7, #8]
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800dc20:	e00a      	b.n	800dc38 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800dc22:	68bb      	ldr	r3, [r7, #8]
 800dc24:	2200      	movs	r2, #0
 800dc26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800dc2a:	68bb      	ldr	r3, [r7, #8]
 800dc2c:	6a1b      	ldr	r3, [r3, #32]
 800dc2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800dc32:	68bb      	ldr	r3, [r7, #8]
 800dc34:	2200      	movs	r2, #0
 800dc36:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800dc38:	68bb      	ldr	r3, [r7, #8]
 800dc3a:	785b      	ldrb	r3, [r3, #1]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d165      	bne.n	800dd0c <HAL_PCD_EP_DB_Transmit+0x37e>
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc4e:	b29b      	uxth	r3, r3
 800dc50:	461a      	mov	r2, r3
 800dc52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc54:	4413      	add	r3, r2
 800dc56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc58:	68bb      	ldr	r3, [r7, #8]
 800dc5a:	781b      	ldrb	r3, [r3, #0]
 800dc5c:	00da      	lsls	r2, r3, #3
 800dc5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc60:	4413      	add	r3, r2
 800dc62:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dc66:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dc68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc6a:	881b      	ldrh	r3, [r3, #0]
 800dc6c:	b29b      	uxth	r3, r3
 800dc6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dc72:	b29a      	uxth	r2, r3
 800dc74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc76:	801a      	strh	r2, [r3, #0]
 800dc78:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dc7c:	2b3e      	cmp	r3, #62	@ 0x3e
 800dc7e:	d91d      	bls.n	800dcbc <HAL_PCD_EP_DB_Transmit+0x32e>
 800dc80:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dc84:	095b      	lsrs	r3, r3, #5
 800dc86:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dc8c:	f003 031f 	and.w	r3, r3, #31
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d102      	bne.n	800dc9a <HAL_PCD_EP_DB_Transmit+0x30c>
 800dc94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc96:	3b01      	subs	r3, #1
 800dc98:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc9c:	881b      	ldrh	r3, [r3, #0]
 800dc9e:	b29a      	uxth	r2, r3
 800dca0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dca2:	b29b      	uxth	r3, r3
 800dca4:	029b      	lsls	r3, r3, #10
 800dca6:	b29b      	uxth	r3, r3
 800dca8:	4313      	orrs	r3, r2
 800dcaa:	b29b      	uxth	r3, r3
 800dcac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dcb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dcb4:	b29a      	uxth	r2, r3
 800dcb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcb8:	801a      	strh	r2, [r3, #0]
 800dcba:	e044      	b.n	800dd46 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800dcbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d10a      	bne.n	800dcda <HAL_PCD_EP_DB_Transmit+0x34c>
 800dcc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcc6:	881b      	ldrh	r3, [r3, #0]
 800dcc8:	b29b      	uxth	r3, r3
 800dcca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dcce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dcd2:	b29a      	uxth	r2, r3
 800dcd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcd6:	801a      	strh	r2, [r3, #0]
 800dcd8:	e035      	b.n	800dd46 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800dcda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dcde:	085b      	lsrs	r3, r3, #1
 800dce0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dce2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dce6:	f003 0301 	and.w	r3, r3, #1
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d002      	beq.n	800dcf4 <HAL_PCD_EP_DB_Transmit+0x366>
 800dcee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dcf0:	3301      	adds	r3, #1
 800dcf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dcf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcf6:	881b      	ldrh	r3, [r3, #0]
 800dcf8:	b29a      	uxth	r2, r3
 800dcfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dcfc:	b29b      	uxth	r3, r3
 800dcfe:	029b      	lsls	r3, r3, #10
 800dd00:	b29b      	uxth	r3, r3
 800dd02:	4313      	orrs	r3, r2
 800dd04:	b29a      	uxth	r2, r3
 800dd06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd08:	801a      	strh	r2, [r3, #0]
 800dd0a:	e01c      	b.n	800dd46 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800dd0c:	68bb      	ldr	r3, [r7, #8]
 800dd0e:	785b      	ldrb	r3, [r3, #1]
 800dd10:	2b01      	cmp	r3, #1
 800dd12:	d118      	bne.n	800dd46 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd22:	b29b      	uxth	r3, r3
 800dd24:	461a      	mov	r2, r3
 800dd26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd28:	4413      	add	r3, r2
 800dd2a:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd2c:	68bb      	ldr	r3, [r7, #8]
 800dd2e:	781b      	ldrb	r3, [r3, #0]
 800dd30:	00da      	lsls	r2, r3, #3
 800dd32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd34:	4413      	add	r3, r2
 800dd36:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dd3a:	643b      	str	r3, [r7, #64]	@ 0x40
 800dd3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dd40:	b29a      	uxth	r2, r3
 800dd42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd44:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	6818      	ldr	r0, [r3, #0]
 800dd4a:	68bb      	ldr	r3, [r7, #8]
 800dd4c:	6959      	ldr	r1, [r3, #20]
 800dd4e:	68bb      	ldr	r3, [r7, #8]
 800dd50:	891a      	ldrh	r2, [r3, #8]
 800dd52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dd56:	b29b      	uxth	r3, r3
 800dd58:	f005 fcbc 	bl	80136d4 <USB_WritePMA>
 800dd5c:	e1e0      	b.n	800e120 <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd66:	b29b      	uxth	r3, r3
 800dd68:	461a      	mov	r2, r3
 800dd6a:	68bb      	ldr	r3, [r7, #8]
 800dd6c:	781b      	ldrb	r3, [r3, #0]
 800dd6e:	00db      	lsls	r3, r3, #3
 800dd70:	4413      	add	r3, r2
 800dd72:	68fa      	ldr	r2, [r7, #12]
 800dd74:	6812      	ldr	r2, [r2, #0]
 800dd76:	4413      	add	r3, r2
 800dd78:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd7c:	881b      	ldrh	r3, [r3, #0]
 800dd7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd82:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 800dd86:	68bb      	ldr	r3, [r7, #8]
 800dd88:	699a      	ldr	r2, [r3, #24]
 800dd8a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800dd8e:	429a      	cmp	r2, r3
 800dd90:	d307      	bcc.n	800dda2 <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 800dd92:	68bb      	ldr	r3, [r7, #8]
 800dd94:	699a      	ldr	r2, [r3, #24]
 800dd96:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800dd9a:	1ad2      	subs	r2, r2, r3
 800dd9c:	68bb      	ldr	r3, [r7, #8]
 800dd9e:	619a      	str	r2, [r3, #24]
 800dda0:	e002      	b.n	800dda8 <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	2200      	movs	r2, #0
 800dda6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800dda8:	68bb      	ldr	r3, [r7, #8]
 800ddaa:	699b      	ldr	r3, [r3, #24]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	f040 80c0 	bne.w	800df32 <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ddb2:	68bb      	ldr	r3, [r7, #8]
 800ddb4:	785b      	ldrb	r3, [r3, #1]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d126      	bne.n	800de08 <HAL_PCD_EP_DB_Transmit+0x47a>
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ddc8:	b29b      	uxth	r3, r3
 800ddca:	461a      	mov	r2, r3
 800ddcc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ddce:	4413      	add	r3, r2
 800ddd0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ddd2:	68bb      	ldr	r3, [r7, #8]
 800ddd4:	781b      	ldrb	r3, [r3, #0]
 800ddd6:	00da      	lsls	r2, r3, #3
 800ddd8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ddda:	4413      	add	r3, r2
 800dddc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dde0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dde2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dde4:	881b      	ldrh	r3, [r3, #0]
 800dde6:	b29b      	uxth	r3, r3
 800dde8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ddec:	b29a      	uxth	r2, r3
 800ddee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ddf0:	801a      	strh	r2, [r3, #0]
 800ddf2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ddf4:	881b      	ldrh	r3, [r3, #0]
 800ddf6:	b29b      	uxth	r3, r3
 800ddf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ddfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de00:	b29a      	uxth	r2, r3
 800de02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de04:	801a      	strh	r2, [r3, #0]
 800de06:	e01a      	b.n	800de3e <HAL_PCD_EP_DB_Transmit+0x4b0>
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	785b      	ldrb	r3, [r3, #1]
 800de0c:	2b01      	cmp	r3, #1
 800de0e:	d116      	bne.n	800de3e <HAL_PCD_EP_DB_Transmit+0x4b0>
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	667b      	str	r3, [r7, #100]	@ 0x64
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de1e:	b29b      	uxth	r3, r3
 800de20:	461a      	mov	r2, r3
 800de22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de24:	4413      	add	r3, r2
 800de26:	667b      	str	r3, [r7, #100]	@ 0x64
 800de28:	68bb      	ldr	r3, [r7, #8]
 800de2a:	781b      	ldrb	r3, [r3, #0]
 800de2c:	00da      	lsls	r2, r3, #3
 800de2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de30:	4413      	add	r3, r2
 800de32:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800de36:	663b      	str	r3, [r7, #96]	@ 0x60
 800de38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800de3a:	2200      	movs	r2, #0
 800de3c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	677b      	str	r3, [r7, #116]	@ 0x74
 800de44:	68bb      	ldr	r3, [r7, #8]
 800de46:	785b      	ldrb	r3, [r3, #1]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d12b      	bne.n	800dea4 <HAL_PCD_EP_DB_Transmit+0x516>
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de5a:	b29b      	uxth	r3, r3
 800de5c:	461a      	mov	r2, r3
 800de5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de60:	4413      	add	r3, r2
 800de62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	781b      	ldrb	r3, [r3, #0]
 800de68:	00da      	lsls	r2, r3, #3
 800de6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de6c:	4413      	add	r3, r2
 800de6e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800de72:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800de76:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de7a:	881b      	ldrh	r3, [r3, #0]
 800de7c:	b29b      	uxth	r3, r3
 800de7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800de82:	b29a      	uxth	r2, r3
 800de84:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de88:	801a      	strh	r2, [r3, #0]
 800de8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de8e:	881b      	ldrh	r3, [r3, #0]
 800de90:	b29b      	uxth	r3, r3
 800de92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de9a:	b29a      	uxth	r2, r3
 800de9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dea0:	801a      	strh	r2, [r3, #0]
 800dea2:	e017      	b.n	800ded4 <HAL_PCD_EP_DB_Transmit+0x546>
 800dea4:	68bb      	ldr	r3, [r7, #8]
 800dea6:	785b      	ldrb	r3, [r3, #1]
 800dea8:	2b01      	cmp	r3, #1
 800deaa:	d113      	bne.n	800ded4 <HAL_PCD_EP_DB_Transmit+0x546>
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800deb4:	b29b      	uxth	r3, r3
 800deb6:	461a      	mov	r2, r3
 800deb8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800deba:	4413      	add	r3, r2
 800debc:	677b      	str	r3, [r7, #116]	@ 0x74
 800debe:	68bb      	ldr	r3, [r7, #8]
 800dec0:	781b      	ldrb	r3, [r3, #0]
 800dec2:	00da      	lsls	r2, r3, #3
 800dec4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dec6:	4413      	add	r3, r2
 800dec8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800decc:	673b      	str	r3, [r7, #112]	@ 0x70
 800dece:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ded0:	2200      	movs	r2, #0
 800ded2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ded4:	68bb      	ldr	r3, [r7, #8]
 800ded6:	781b      	ldrb	r3, [r3, #0]
 800ded8:	4619      	mov	r1, r3
 800deda:	68f8      	ldr	r0, [r7, #12]
 800dedc:	f007 fe4d 	bl	8015b7a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800dee0:	88fb      	ldrh	r3, [r7, #6]
 800dee2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	f040 811a 	bne.w	800e120 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	461a      	mov	r2, r3
 800def2:	68bb      	ldr	r3, [r7, #8]
 800def4:	781b      	ldrb	r3, [r3, #0]
 800def6:	009b      	lsls	r3, r3, #2
 800def8:	4413      	add	r3, r2
 800defa:	881b      	ldrh	r3, [r3, #0]
 800defc:	b29b      	uxth	r3, r3
 800defe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df06:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	461a      	mov	r2, r3
 800df10:	68bb      	ldr	r3, [r7, #8]
 800df12:	781b      	ldrb	r3, [r3, #0]
 800df14:	009b      	lsls	r3, r3, #2
 800df16:	441a      	add	r2, r3
 800df18:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800df1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800df28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df2c:	b29b      	uxth	r3, r3
 800df2e:	8013      	strh	r3, [r2, #0]
 800df30:	e0f6      	b.n	800e120 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800df32:	88fb      	ldrh	r3, [r7, #6]
 800df34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d121      	bne.n	800df80 <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	461a      	mov	r2, r3
 800df42:	68bb      	ldr	r3, [r7, #8]
 800df44:	781b      	ldrb	r3, [r3, #0]
 800df46:	009b      	lsls	r3, r3, #2
 800df48:	4413      	add	r3, r2
 800df4a:	881b      	ldrh	r3, [r3, #0]
 800df4c:	b29b      	uxth	r3, r3
 800df4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df56:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	461a      	mov	r2, r3
 800df60:	68bb      	ldr	r3, [r7, #8]
 800df62:	781b      	ldrb	r3, [r3, #0]
 800df64:	009b      	lsls	r3, r3, #2
 800df66:	441a      	add	r2, r3
 800df68:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800df6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df74:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800df78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df7c:	b29b      	uxth	r3, r3
 800df7e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800df86:	2b01      	cmp	r3, #1
 800df88:	f040 80ca 	bne.w	800e120 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 800df8c:	68bb      	ldr	r3, [r7, #8]
 800df8e:	695a      	ldr	r2, [r3, #20]
 800df90:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800df94:	441a      	add	r2, r3
 800df96:	68bb      	ldr	r3, [r7, #8]
 800df98:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800df9a:	68bb      	ldr	r3, [r7, #8]
 800df9c:	69da      	ldr	r2, [r3, #28]
 800df9e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800dfa2:	441a      	add	r2, r3
 800dfa4:	68bb      	ldr	r3, [r7, #8]
 800dfa6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800dfa8:	68bb      	ldr	r3, [r7, #8]
 800dfaa:	6a1a      	ldr	r2, [r3, #32]
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	691b      	ldr	r3, [r3, #16]
 800dfb0:	429a      	cmp	r2, r3
 800dfb2:	d30b      	bcc.n	800dfcc <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 800dfb4:	68bb      	ldr	r3, [r7, #8]
 800dfb6:	691b      	ldr	r3, [r3, #16]
 800dfb8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800dfbc:	68bb      	ldr	r3, [r7, #8]
 800dfbe:	6a1a      	ldr	r2, [r3, #32]
 800dfc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dfc4:	1ad2      	subs	r2, r2, r3
 800dfc6:	68bb      	ldr	r3, [r7, #8]
 800dfc8:	621a      	str	r2, [r3, #32]
 800dfca:	e017      	b.n	800dffc <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 800dfcc:	68bb      	ldr	r3, [r7, #8]
 800dfce:	6a1b      	ldr	r3, [r3, #32]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d108      	bne.n	800dfe6 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 800dfd4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800dfd8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800dfdc:	68bb      	ldr	r3, [r7, #8]
 800dfde:	2200      	movs	r2, #0
 800dfe0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800dfe4:	e00a      	b.n	800dffc <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 800dfe6:	68bb      	ldr	r3, [r7, #8]
 800dfe8:	6a1b      	ldr	r3, [r3, #32]
 800dfea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800dfee:	68bb      	ldr	r3, [r7, #8]
 800dff0:	2200      	movs	r2, #0
 800dff2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800dff4:	68bb      	ldr	r3, [r7, #8]
 800dff6:	2200      	movs	r2, #0
 800dff8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	657b      	str	r3, [r7, #84]	@ 0x54
 800e002:	68bb      	ldr	r3, [r7, #8]
 800e004:	785b      	ldrb	r3, [r3, #1]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d165      	bne.n	800e0d6 <HAL_PCD_EP_DB_Transmit+0x748>
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e018:	b29b      	uxth	r3, r3
 800e01a:	461a      	mov	r2, r3
 800e01c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e01e:	4413      	add	r3, r2
 800e020:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e022:	68bb      	ldr	r3, [r7, #8]
 800e024:	781b      	ldrb	r3, [r3, #0]
 800e026:	00da      	lsls	r2, r3, #3
 800e028:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e02a:	4413      	add	r3, r2
 800e02c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e030:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e032:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e034:	881b      	ldrh	r3, [r3, #0]
 800e036:	b29b      	uxth	r3, r3
 800e038:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e03c:	b29a      	uxth	r2, r3
 800e03e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e040:	801a      	strh	r2, [r3, #0]
 800e042:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e046:	2b3e      	cmp	r3, #62	@ 0x3e
 800e048:	d91d      	bls.n	800e086 <HAL_PCD_EP_DB_Transmit+0x6f8>
 800e04a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e04e:	095b      	lsrs	r3, r3, #5
 800e050:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e052:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e056:	f003 031f 	and.w	r3, r3, #31
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d102      	bne.n	800e064 <HAL_PCD_EP_DB_Transmit+0x6d6>
 800e05e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e060:	3b01      	subs	r3, #1
 800e062:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e064:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e066:	881b      	ldrh	r3, [r3, #0]
 800e068:	b29a      	uxth	r2, r3
 800e06a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e06c:	b29b      	uxth	r3, r3
 800e06e:	029b      	lsls	r3, r3, #10
 800e070:	b29b      	uxth	r3, r3
 800e072:	4313      	orrs	r3, r2
 800e074:	b29b      	uxth	r3, r3
 800e076:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e07a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e07e:	b29a      	uxth	r2, r3
 800e080:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e082:	801a      	strh	r2, [r3, #0]
 800e084:	e041      	b.n	800e10a <HAL_PCD_EP_DB_Transmit+0x77c>
 800e086:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d10a      	bne.n	800e0a4 <HAL_PCD_EP_DB_Transmit+0x716>
 800e08e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e090:	881b      	ldrh	r3, [r3, #0]
 800e092:	b29b      	uxth	r3, r3
 800e094:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e098:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e09c:	b29a      	uxth	r2, r3
 800e09e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e0a0:	801a      	strh	r2, [r3, #0]
 800e0a2:	e032      	b.n	800e10a <HAL_PCD_EP_DB_Transmit+0x77c>
 800e0a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0a8:	085b      	lsrs	r3, r3, #1
 800e0aa:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e0ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0b0:	f003 0301 	and.w	r3, r3, #1
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d002      	beq.n	800e0be <HAL_PCD_EP_DB_Transmit+0x730>
 800e0b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e0ba:	3301      	adds	r3, #1
 800e0bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e0be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e0c0:	881b      	ldrh	r3, [r3, #0]
 800e0c2:	b29a      	uxth	r2, r3
 800e0c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e0c6:	b29b      	uxth	r3, r3
 800e0c8:	029b      	lsls	r3, r3, #10
 800e0ca:	b29b      	uxth	r3, r3
 800e0cc:	4313      	orrs	r3, r2
 800e0ce:	b29a      	uxth	r2, r3
 800e0d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e0d2:	801a      	strh	r2, [r3, #0]
 800e0d4:	e019      	b.n	800e10a <HAL_PCD_EP_DB_Transmit+0x77c>
 800e0d6:	68bb      	ldr	r3, [r7, #8]
 800e0d8:	785b      	ldrb	r3, [r3, #1]
 800e0da:	2b01      	cmp	r3, #1
 800e0dc:	d115      	bne.n	800e10a <HAL_PCD_EP_DB_Transmit+0x77c>
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e0e6:	b29b      	uxth	r3, r3
 800e0e8:	461a      	mov	r2, r3
 800e0ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0ec:	4413      	add	r3, r2
 800e0ee:	657b      	str	r3, [r7, #84]	@ 0x54
 800e0f0:	68bb      	ldr	r3, [r7, #8]
 800e0f2:	781b      	ldrb	r3, [r3, #0]
 800e0f4:	00da      	lsls	r2, r3, #3
 800e0f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0f8:	4413      	add	r3, r2
 800e0fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e0fe:	653b      	str	r3, [r7, #80]	@ 0x50
 800e100:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e104:	b29a      	uxth	r2, r3
 800e106:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e108:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	6818      	ldr	r0, [r3, #0]
 800e10e:	68bb      	ldr	r3, [r7, #8]
 800e110:	6959      	ldr	r1, [r3, #20]
 800e112:	68bb      	ldr	r3, [r7, #8]
 800e114:	895a      	ldrh	r2, [r3, #10]
 800e116:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e11a:	b29b      	uxth	r3, r3
 800e11c:	f005 fada 	bl	80136d4 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	461a      	mov	r2, r3
 800e126:	68bb      	ldr	r3, [r7, #8]
 800e128:	781b      	ldrb	r3, [r3, #0]
 800e12a:	009b      	lsls	r3, r3, #2
 800e12c:	4413      	add	r3, r2
 800e12e:	881b      	ldrh	r3, [r3, #0]
 800e130:	b29b      	uxth	r3, r3
 800e132:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e136:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e13a:	82bb      	strh	r3, [r7, #20]
 800e13c:	8abb      	ldrh	r3, [r7, #20]
 800e13e:	f083 0310 	eor.w	r3, r3, #16
 800e142:	82bb      	strh	r3, [r7, #20]
 800e144:	8abb      	ldrh	r3, [r7, #20]
 800e146:	f083 0320 	eor.w	r3, r3, #32
 800e14a:	82bb      	strh	r3, [r7, #20]
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	461a      	mov	r2, r3
 800e152:	68bb      	ldr	r3, [r7, #8]
 800e154:	781b      	ldrb	r3, [r3, #0]
 800e156:	009b      	lsls	r3, r3, #2
 800e158:	441a      	add	r2, r3
 800e15a:	8abb      	ldrh	r3, [r7, #20]
 800e15c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e160:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e164:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e168:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e16c:	b29b      	uxth	r3, r3
 800e16e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800e170:	2300      	movs	r3, #0
}
 800e172:	4618      	mov	r0, r3
 800e174:	3790      	adds	r7, #144	@ 0x90
 800e176:	46bd      	mov	sp, r7
 800e178:	bd80      	pop	{r7, pc}

0800e17a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800e17a:	b480      	push	{r7}
 800e17c:	b087      	sub	sp, #28
 800e17e:	af00      	add	r7, sp, #0
 800e180:	60f8      	str	r0, [r7, #12]
 800e182:	607b      	str	r3, [r7, #4]
 800e184:	460b      	mov	r3, r1
 800e186:	817b      	strh	r3, [r7, #10]
 800e188:	4613      	mov	r3, r2
 800e18a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800e18c:	897b      	ldrh	r3, [r7, #10]
 800e18e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e192:	b29b      	uxth	r3, r3
 800e194:	2b00      	cmp	r3, #0
 800e196:	d00b      	beq.n	800e1b0 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e198:	897b      	ldrh	r3, [r7, #10]
 800e19a:	f003 0207 	and.w	r2, r3, #7
 800e19e:	4613      	mov	r3, r2
 800e1a0:	009b      	lsls	r3, r3, #2
 800e1a2:	4413      	add	r3, r2
 800e1a4:	00db      	lsls	r3, r3, #3
 800e1a6:	3310      	adds	r3, #16
 800e1a8:	68fa      	ldr	r2, [r7, #12]
 800e1aa:	4413      	add	r3, r2
 800e1ac:	617b      	str	r3, [r7, #20]
 800e1ae:	e009      	b.n	800e1c4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800e1b0:	897a      	ldrh	r2, [r7, #10]
 800e1b2:	4613      	mov	r3, r2
 800e1b4:	009b      	lsls	r3, r3, #2
 800e1b6:	4413      	add	r3, r2
 800e1b8:	00db      	lsls	r3, r3, #3
 800e1ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e1be:	68fa      	ldr	r2, [r7, #12]
 800e1c0:	4413      	add	r3, r2
 800e1c2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800e1c4:	893b      	ldrh	r3, [r7, #8]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d107      	bne.n	800e1da <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800e1ca:	697b      	ldr	r3, [r7, #20]
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	b29a      	uxth	r2, r3
 800e1d4:	697b      	ldr	r3, [r7, #20]
 800e1d6:	80da      	strh	r2, [r3, #6]
 800e1d8:	e00b      	b.n	800e1f2 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800e1da:	697b      	ldr	r3, [r7, #20]
 800e1dc:	2201      	movs	r2, #1
 800e1de:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	b29a      	uxth	r2, r3
 800e1e4:	697b      	ldr	r3, [r7, #20]
 800e1e6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	0c1b      	lsrs	r3, r3, #16
 800e1ec:	b29a      	uxth	r2, r3
 800e1ee:	697b      	ldr	r3, [r7, #20]
 800e1f0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800e1f2:	2300      	movs	r3, #0
}
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	371c      	adds	r7, #28
 800e1f8:	46bd      	mov	sp, r7
 800e1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1fe:	4770      	bx	lr

0800e200 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800e200:	b480      	push	{r7}
 800e202:	b085      	sub	sp, #20
 800e204:	af00      	add	r7, sp, #0
 800e206:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	2201      	movs	r2, #1
 800e212:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	2200      	movs	r2, #0
 800e21a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800e224:	b29b      	uxth	r3, r3
 800e226:	f043 0301 	orr.w	r3, r3, #1
 800e22a:	b29a      	uxth	r2, r3
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800e238:	b29b      	uxth	r3, r3
 800e23a:	f043 0302 	orr.w	r3, r3, #2
 800e23e:	b29a      	uxth	r2, r3
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800e246:	2300      	movs	r3, #0
}
 800e248:	4618      	mov	r0, r3
 800e24a:	3714      	adds	r7, #20
 800e24c:	46bd      	mov	sp, r7
 800e24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e252:	4770      	bx	lr

0800e254 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800e254:	b480      	push	{r7}
 800e256:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e258:	4b05      	ldr	r3, [pc, #20]	@ (800e270 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	4a04      	ldr	r2, [pc, #16]	@ (800e270 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800e25e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e262:	6013      	str	r3, [r2, #0]
}
 800e264:	bf00      	nop
 800e266:	46bd      	mov	sp, r7
 800e268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e26c:	4770      	bx	lr
 800e26e:	bf00      	nop
 800e270:	58000400 	.word	0x58000400

0800e274 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800e274:	b480      	push	{r7}
 800e276:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800e278:	4b04      	ldr	r3, [pc, #16]	@ (800e28c <HAL_PWREx_GetVoltageRange+0x18>)
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800e280:	4618      	mov	r0, r3
 800e282:	46bd      	mov	sp, r7
 800e284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e288:	4770      	bx	lr
 800e28a:	bf00      	nop
 800e28c:	58000400 	.word	0x58000400

0800e290 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800e290:	b480      	push	{r7}
 800e292:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800e294:	4b05      	ldr	r3, [pc, #20]	@ (800e2ac <HAL_PWREx_EnableVddUSB+0x1c>)
 800e296:	685b      	ldr	r3, [r3, #4]
 800e298:	4a04      	ldr	r2, [pc, #16]	@ (800e2ac <HAL_PWREx_EnableVddUSB+0x1c>)
 800e29a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e29e:	6053      	str	r3, [r2, #4]
}
 800e2a0:	bf00      	nop
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a8:	4770      	bx	lr
 800e2aa:	bf00      	nop
 800e2ac:	58000400 	.word	0x58000400

0800e2b0 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 800e2b0:	b480      	push	{r7}
 800e2b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800e2b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e2be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e2c2:	d101      	bne.n	800e2c8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800e2c4:	2301      	movs	r3, #1
 800e2c6:	e000      	b.n	800e2ca <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800e2c8:	2300      	movs	r3, #0
}
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	46bd      	mov	sp, r7
 800e2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2d2:	4770      	bx	lr

0800e2d4 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800e2d4:	b480      	push	{r7}
 800e2d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800e2d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e2e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e2e6:	6013      	str	r3, [r2, #0]
}
 800e2e8:	bf00      	nop
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f0:	4770      	bx	lr

0800e2f2 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800e2f2:	b480      	push	{r7}
 800e2f4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800e2f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e300:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e304:	6013      	str	r3, [r2, #0]
}
 800e306:	bf00      	nop
 800e308:	46bd      	mov	sp, r7
 800e30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30e:	4770      	bx	lr

0800e310 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800e310:	b480      	push	{r7}
 800e312:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800e314:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e31e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e322:	d101      	bne.n	800e328 <LL_RCC_HSE_IsReady+0x18>
 800e324:	2301      	movs	r3, #1
 800e326:	e000      	b.n	800e32a <LL_RCC_HSE_IsReady+0x1a>
 800e328:	2300      	movs	r3, #0
}
 800e32a:	4618      	mov	r0, r3
 800e32c:	46bd      	mov	sp, r7
 800e32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e332:	4770      	bx	lr

0800e334 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800e334:	b480      	push	{r7}
 800e336:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800e338:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e342:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e346:	6013      	str	r3, [r2, #0]
}
 800e348:	bf00      	nop
 800e34a:	46bd      	mov	sp, r7
 800e34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e350:	4770      	bx	lr

0800e352 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 800e352:	b480      	push	{r7}
 800e354:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800e356:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e360:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e364:	6013      	str	r3, [r2, #0]
}
 800e366:	bf00      	nop
 800e368:	46bd      	mov	sp, r7
 800e36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e36e:	4770      	bx	lr

0800e370 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800e370:	b480      	push	{r7}
 800e372:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800e374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e37e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e382:	d101      	bne.n	800e388 <LL_RCC_HSI_IsReady+0x18>
 800e384:	2301      	movs	r3, #1
 800e386:	e000      	b.n	800e38a <LL_RCC_HSI_IsReady+0x1a>
 800e388:	2300      	movs	r3, #0
}
 800e38a:	4618      	mov	r0, r3
 800e38c:	46bd      	mov	sp, r7
 800e38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e392:	4770      	bx	lr

0800e394 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800e394:	b480      	push	{r7}
 800e396:	b083      	sub	sp, #12
 800e398:	af00      	add	r7, sp, #0
 800e39a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800e39c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e3a0:	685b      	ldr	r3, [r3, #4]
 800e3a2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	061b      	lsls	r3, r3, #24
 800e3aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e3ae:	4313      	orrs	r3, r2
 800e3b0:	604b      	str	r3, [r1, #4]
}
 800e3b2:	bf00      	nop
 800e3b4:	370c      	adds	r7, #12
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3bc:	4770      	bx	lr

0800e3be <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 800e3be:	b480      	push	{r7}
 800e3c0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800e3c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e3c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e3ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e3ce:	f043 0301 	orr.w	r3, r3, #1
 800e3d2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800e3d6:	bf00      	nop
 800e3d8:	46bd      	mov	sp, r7
 800e3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3de:	4770      	bx	lr

0800e3e0 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 800e3e0:	b480      	push	{r7}
 800e3e2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800e3e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e3e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e3ec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e3f0:	f023 0301 	bic.w	r3, r3, #1
 800e3f4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800e3f8:	bf00      	nop
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e400:	4770      	bx	lr

0800e402 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 800e402:	b480      	push	{r7}
 800e404:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800e406:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e40a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e40e:	f003 0302 	and.w	r3, r3, #2
 800e412:	2b02      	cmp	r3, #2
 800e414:	d101      	bne.n	800e41a <LL_RCC_HSI48_IsReady+0x18>
 800e416:	2301      	movs	r3, #1
 800e418:	e000      	b.n	800e41c <LL_RCC_HSI48_IsReady+0x1a>
 800e41a:	2300      	movs	r3, #0
}
 800e41c:	4618      	mov	r0, r3
 800e41e:	46bd      	mov	sp, r7
 800e420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e424:	4770      	bx	lr

0800e426 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 800e426:	b480      	push	{r7}
 800e428:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800e42a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e42e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e432:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e436:	f043 0301 	orr.w	r3, r3, #1
 800e43a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800e43e:	bf00      	nop
 800e440:	46bd      	mov	sp, r7
 800e442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e446:	4770      	bx	lr

0800e448 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 800e448:	b480      	push	{r7}
 800e44a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800e44c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e450:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e454:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e458:	f023 0301 	bic.w	r3, r3, #1
 800e45c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800e460:	bf00      	nop
 800e462:	46bd      	mov	sp, r7
 800e464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e468:	4770      	bx	lr

0800e46a <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 800e46a:	b480      	push	{r7}
 800e46c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800e46e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e476:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e47a:	f043 0304 	orr.w	r3, r3, #4
 800e47e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800e482:	bf00      	nop
 800e484:	46bd      	mov	sp, r7
 800e486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48a:	4770      	bx	lr

0800e48c <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 800e48c:	b480      	push	{r7}
 800e48e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800e490:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e498:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e49c:	f023 0304 	bic.w	r3, r3, #4
 800e4a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800e4a4:	bf00      	nop
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ac:	4770      	bx	lr

0800e4ae <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800e4ae:	b480      	push	{r7}
 800e4b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800e4b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e4b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e4ba:	f003 0302 	and.w	r3, r3, #2
 800e4be:	2b02      	cmp	r3, #2
 800e4c0:	d101      	bne.n	800e4c6 <LL_RCC_LSE_IsReady+0x18>
 800e4c2:	2301      	movs	r3, #1
 800e4c4:	e000      	b.n	800e4c8 <LL_RCC_LSE_IsReady+0x1a>
 800e4c6:	2300      	movs	r3, #0
}
 800e4c8:	4618      	mov	r0, r3
 800e4ca:	46bd      	mov	sp, r7
 800e4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4d0:	4770      	bx	lr

0800e4d2 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 800e4d2:	b480      	push	{r7}
 800e4d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800e4d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e4da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e4de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e4e2:	f043 0301 	orr.w	r3, r3, #1
 800e4e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800e4ea:	bf00      	nop
 800e4ec:	46bd      	mov	sp, r7
 800e4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f2:	4770      	bx	lr

0800e4f4 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 800e4f4:	b480      	push	{r7}
 800e4f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800e4f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e4fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e500:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e504:	f023 0301 	bic.w	r3, r3, #1
 800e508:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800e50c:	bf00      	nop
 800e50e:	46bd      	mov	sp, r7
 800e510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e514:	4770      	bx	lr

0800e516 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 800e516:	b480      	push	{r7}
 800e518:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800e51a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e51e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e522:	f003 0302 	and.w	r3, r3, #2
 800e526:	2b02      	cmp	r3, #2
 800e528:	d101      	bne.n	800e52e <LL_RCC_LSI1_IsReady+0x18>
 800e52a:	2301      	movs	r3, #1
 800e52c:	e000      	b.n	800e530 <LL_RCC_LSI1_IsReady+0x1a>
 800e52e:	2300      	movs	r3, #0
}
 800e530:	4618      	mov	r0, r3
 800e532:	46bd      	mov	sp, r7
 800e534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e538:	4770      	bx	lr

0800e53a <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 800e53a:	b480      	push	{r7}
 800e53c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800e53e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e542:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e546:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e54a:	f043 0304 	orr.w	r3, r3, #4
 800e54e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800e552:	bf00      	nop
 800e554:	46bd      	mov	sp, r7
 800e556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55a:	4770      	bx	lr

0800e55c <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 800e55c:	b480      	push	{r7}
 800e55e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800e560:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e564:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e568:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e56c:	f023 0304 	bic.w	r3, r3, #4
 800e570:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800e574:	bf00      	nop
 800e576:	46bd      	mov	sp, r7
 800e578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e57c:	4770      	bx	lr

0800e57e <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 800e57e:	b480      	push	{r7}
 800e580:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800e582:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e586:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e58a:	f003 0308 	and.w	r3, r3, #8
 800e58e:	2b08      	cmp	r3, #8
 800e590:	d101      	bne.n	800e596 <LL_RCC_LSI2_IsReady+0x18>
 800e592:	2301      	movs	r3, #1
 800e594:	e000      	b.n	800e598 <LL_RCC_LSI2_IsReady+0x1a>
 800e596:	2300      	movs	r3, #0
}
 800e598:	4618      	mov	r0, r3
 800e59a:	46bd      	mov	sp, r7
 800e59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a0:	4770      	bx	lr

0800e5a2 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 800e5a2:	b480      	push	{r7}
 800e5a4:	b083      	sub	sp, #12
 800e5a6:	af00      	add	r7, sp, #0
 800e5a8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800e5aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e5ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e5b2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	021b      	lsls	r3, r3, #8
 800e5ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e5be:	4313      	orrs	r3, r2
 800e5c0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800e5c4:	bf00      	nop
 800e5c6:	370c      	adds	r7, #12
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ce:	4770      	bx	lr

0800e5d0 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 800e5d0:	b480      	push	{r7}
 800e5d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800e5d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e5de:	f043 0301 	orr.w	r3, r3, #1
 800e5e2:	6013      	str	r3, [r2, #0]
}
 800e5e4:	bf00      	nop
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ec:	4770      	bx	lr

0800e5ee <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 800e5ee:	b480      	push	{r7}
 800e5f0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800e5f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e5fc:	f023 0301 	bic.w	r3, r3, #1
 800e600:	6013      	str	r3, [r2, #0]
}
 800e602:	bf00      	nop
 800e604:	46bd      	mov	sp, r7
 800e606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60a:	4770      	bx	lr

0800e60c <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800e60c:	b480      	push	{r7}
 800e60e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800e610:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	f003 0302 	and.w	r3, r3, #2
 800e61a:	2b02      	cmp	r3, #2
 800e61c:	d101      	bne.n	800e622 <LL_RCC_MSI_IsReady+0x16>
 800e61e:	2301      	movs	r3, #1
 800e620:	e000      	b.n	800e624 <LL_RCC_MSI_IsReady+0x18>
 800e622:	2300      	movs	r3, #0
}
 800e624:	4618      	mov	r0, r3
 800e626:	46bd      	mov	sp, r7
 800e628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e62c:	4770      	bx	lr

0800e62e <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 800e62e:	b480      	push	{r7}
 800e630:	b083      	sub	sp, #12
 800e632:	af00      	add	r7, sp, #0
 800e634:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800e636:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800e640:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	4313      	orrs	r3, r2
 800e648:	600b      	str	r3, [r1, #0]
}
 800e64a:	bf00      	nop
 800e64c:	370c      	adds	r7, #12
 800e64e:	46bd      	mov	sp, r7
 800e650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e654:	4770      	bx	lr

0800e656 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800e656:	b480      	push	{r7}
 800e658:	b083      	sub	sp, #12
 800e65a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800e65c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e666:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	2bb0      	cmp	r3, #176	@ 0xb0
 800e66c:	d901      	bls.n	800e672 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 800e66e:	23b0      	movs	r3, #176	@ 0xb0
 800e670:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 800e672:	687b      	ldr	r3, [r7, #4]
}
 800e674:	4618      	mov	r0, r3
 800e676:	370c      	adds	r7, #12
 800e678:	46bd      	mov	sp, r7
 800e67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67e:	4770      	bx	lr

0800e680 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800e680:	b480      	push	{r7}
 800e682:	b083      	sub	sp, #12
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800e688:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e68c:	685b      	ldr	r3, [r3, #4]
 800e68e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	021b      	lsls	r3, r3, #8
 800e696:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e69a:	4313      	orrs	r3, r2
 800e69c:	604b      	str	r3, [r1, #4]
}
 800e69e:	bf00      	nop
 800e6a0:	370c      	adds	r7, #12
 800e6a2:	46bd      	mov	sp, r7
 800e6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a8:	4770      	bx	lr

0800e6aa <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800e6aa:	b480      	push	{r7}
 800e6ac:	b083      	sub	sp, #12
 800e6ae:	af00      	add	r7, sp, #0
 800e6b0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800e6b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e6b6:	689b      	ldr	r3, [r3, #8]
 800e6b8:	f023 0203 	bic.w	r2, r3, #3
 800e6bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	4313      	orrs	r3, r2
 800e6c4:	608b      	str	r3, [r1, #8]
}
 800e6c6:	bf00      	nop
 800e6c8:	370c      	adds	r7, #12
 800e6ca:	46bd      	mov	sp, r7
 800e6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d0:	4770      	bx	lr

0800e6d2 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800e6d2:	b480      	push	{r7}
 800e6d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800e6d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e6da:	689b      	ldr	r3, [r3, #8]
 800e6dc:	f003 030c 	and.w	r3, r3, #12
}
 800e6e0:	4618      	mov	r0, r3
 800e6e2:	46bd      	mov	sp, r7
 800e6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e8:	4770      	bx	lr

0800e6ea <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800e6ea:	b480      	push	{r7}
 800e6ec:	b083      	sub	sp, #12
 800e6ee:	af00      	add	r7, sp, #0
 800e6f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800e6f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e6f6:	689b      	ldr	r3, [r3, #8]
 800e6f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800e6fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	4313      	orrs	r3, r2
 800e704:	608b      	str	r3, [r1, #8]
}
 800e706:	bf00      	nop
 800e708:	370c      	adds	r7, #12
 800e70a:	46bd      	mov	sp, r7
 800e70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e710:	4770      	bx	lr

0800e712 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800e712:	b480      	push	{r7}
 800e714:	b083      	sub	sp, #12
 800e716:	af00      	add	r7, sp, #0
 800e718:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800e71a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e71e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800e722:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800e726:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	4313      	orrs	r3, r2
 800e72e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800e732:	bf00      	nop
 800e734:	370c      	adds	r7, #12
 800e736:	46bd      	mov	sp, r7
 800e738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73c:	4770      	bx	lr

0800e73e <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 800e73e:	b480      	push	{r7}
 800e740:	b083      	sub	sp, #12
 800e742:	af00      	add	r7, sp, #0
 800e744:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800e746:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e74a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800e74e:	f023 020f 	bic.w	r2, r3, #15
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	091b      	lsrs	r3, r3, #4
 800e756:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e75a:	4313      	orrs	r3, r2
 800e75c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800e760:	bf00      	nop
 800e762:	370c      	adds	r7, #12
 800e764:	46bd      	mov	sp, r7
 800e766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e76a:	4770      	bx	lr

0800e76c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800e76c:	b480      	push	{r7}
 800e76e:	b083      	sub	sp, #12
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800e774:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e778:	689b      	ldr	r3, [r3, #8]
 800e77a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e77e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	4313      	orrs	r3, r2
 800e786:	608b      	str	r3, [r1, #8]
}
 800e788:	bf00      	nop
 800e78a:	370c      	adds	r7, #12
 800e78c:	46bd      	mov	sp, r7
 800e78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e792:	4770      	bx	lr

0800e794 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800e794:	b480      	push	{r7}
 800e796:	b083      	sub	sp, #12
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800e79c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e7a0:	689b      	ldr	r3, [r3, #8]
 800e7a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800e7a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	4313      	orrs	r3, r2
 800e7ae:	608b      	str	r3, [r1, #8]
}
 800e7b0:	bf00      	nop
 800e7b2:	370c      	adds	r7, #12
 800e7b4:	46bd      	mov	sp, r7
 800e7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ba:	4770      	bx	lr

0800e7bc <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800e7bc:	b480      	push	{r7}
 800e7be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800e7c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e7c4:	689b      	ldr	r3, [r3, #8]
 800e7c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	46bd      	mov	sp, r7
 800e7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d2:	4770      	bx	lr

0800e7d4 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 800e7d4:	b480      	push	{r7}
 800e7d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800e7d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e7dc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800e7e0:	011b      	lsls	r3, r3, #4
 800e7e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	46bd      	mov	sp, r7
 800e7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ee:	4770      	bx	lr

0800e7f0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800e7f0:	b480      	push	{r7}
 800e7f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800e7f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e7f8:	689b      	ldr	r3, [r3, #8]
 800e7fa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800e7fe:	4618      	mov	r0, r3
 800e800:	46bd      	mov	sp, r7
 800e802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e806:	4770      	bx	lr

0800e808 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800e808:	b480      	push	{r7}
 800e80a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800e80c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e810:	689b      	ldr	r3, [r3, #8]
 800e812:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800e816:	4618      	mov	r0, r3
 800e818:	46bd      	mov	sp, r7
 800e81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e81e:	4770      	bx	lr

0800e820 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800e820:	b480      	push	{r7}
 800e822:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800e824:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e82e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e832:	6013      	str	r3, [r2, #0]
}
 800e834:	bf00      	nop
 800e836:	46bd      	mov	sp, r7
 800e838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83c:	4770      	bx	lr

0800e83e <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800e83e:	b480      	push	{r7}
 800e840:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800e842:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e84c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e850:	6013      	str	r3, [r2, #0]
}
 800e852:	bf00      	nop
 800e854:	46bd      	mov	sp, r7
 800e856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e85a:	4770      	bx	lr

0800e85c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800e85c:	b480      	push	{r7}
 800e85e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800e860:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e86a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e86e:	d101      	bne.n	800e874 <LL_RCC_PLL_IsReady+0x18>
 800e870:	2301      	movs	r3, #1
 800e872:	e000      	b.n	800e876 <LL_RCC_PLL_IsReady+0x1a>
 800e874:	2300      	movs	r3, #0
}
 800e876:	4618      	mov	r0, r3
 800e878:	46bd      	mov	sp, r7
 800e87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e87e:	4770      	bx	lr

0800e880 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800e880:	b480      	push	{r7}
 800e882:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800e884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e888:	68db      	ldr	r3, [r3, #12]
 800e88a:	0a1b      	lsrs	r3, r3, #8
 800e88c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800e890:	4618      	mov	r0, r3
 800e892:	46bd      	mov	sp, r7
 800e894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e898:	4770      	bx	lr

0800e89a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800e89a:	b480      	push	{r7}
 800e89c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800e89e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e8a2:	68db      	ldr	r3, [r3, #12]
 800e8a4:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800e8a8:	4618      	mov	r0, r3
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b0:	4770      	bx	lr

0800e8b2 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800e8b2:	b480      	push	{r7}
 800e8b4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800e8b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e8ba:	68db      	ldr	r3, [r3, #12]
 800e8bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800e8c0:	4618      	mov	r0, r3
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c8:	4770      	bx	lr

0800e8ca <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800e8ca:	b480      	push	{r7}
 800e8cc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800e8ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e8d2:	68db      	ldr	r3, [r3, #12]
 800e8d4:	f003 0303 	and.w	r3, r3, #3
}
 800e8d8:	4618      	mov	r0, r3
 800e8da:	46bd      	mov	sp, r7
 800e8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e0:	4770      	bx	lr

0800e8e2 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800e8e2:	b480      	push	{r7}
 800e8e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800e8e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e8ea:	689b      	ldr	r3, [r3, #8]
 800e8ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e8f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e8f4:	d101      	bne.n	800e8fa <LL_RCC_IsActiveFlag_HPRE+0x18>
 800e8f6:	2301      	movs	r3, #1
 800e8f8:	e000      	b.n	800e8fc <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800e8fa:	2300      	movs	r3, #0
}
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	46bd      	mov	sp, r7
 800e900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e904:	4770      	bx	lr

0800e906 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800e906:	b480      	push	{r7}
 800e908:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800e90a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e90e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800e912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e916:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e91a:	d101      	bne.n	800e920 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800e91c:	2301      	movs	r3, #1
 800e91e:	e000      	b.n	800e922 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800e920:	2300      	movs	r3, #0
}
 800e922:	4618      	mov	r0, r3
 800e924:	46bd      	mov	sp, r7
 800e926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92a:	4770      	bx	lr

0800e92c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800e92c:	b480      	push	{r7}
 800e92e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800e930:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e934:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800e938:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e93c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e940:	d101      	bne.n	800e946 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800e942:	2301      	movs	r3, #1
 800e944:	e000      	b.n	800e948 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800e946:	2300      	movs	r3, #0
}
 800e948:	4618      	mov	r0, r3
 800e94a:	46bd      	mov	sp, r7
 800e94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e950:	4770      	bx	lr

0800e952 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800e952:	b480      	push	{r7}
 800e954:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800e956:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e95a:	689b      	ldr	r3, [r3, #8]
 800e95c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e960:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e964:	d101      	bne.n	800e96a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800e966:	2301      	movs	r3, #1
 800e968:	e000      	b.n	800e96c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800e96a:	2300      	movs	r3, #0
}
 800e96c:	4618      	mov	r0, r3
 800e96e:	46bd      	mov	sp, r7
 800e970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e974:	4770      	bx	lr

0800e976 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800e976:	b480      	push	{r7}
 800e978:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800e97a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e97e:	689b      	ldr	r3, [r3, #8]
 800e980:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e984:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e988:	d101      	bne.n	800e98e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800e98a:	2301      	movs	r3, #1
 800e98c:	e000      	b.n	800e990 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800e98e:	2300      	movs	r3, #0
}
 800e990:	4618      	mov	r0, r3
 800e992:	46bd      	mov	sp, r7
 800e994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e998:	4770      	bx	lr
	...

0800e99c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e99c:	b590      	push	{r4, r7, lr}
 800e99e:	b08d      	sub	sp, #52	@ 0x34
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d101      	bne.n	800e9ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e9aa:	2301      	movs	r3, #1
 800e9ac:	e363      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	f003 0320 	and.w	r3, r3, #32
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	f000 808d 	beq.w	800ead6 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e9bc:	f7ff fe89 	bl	800e6d2 <LL_RCC_GetSysClkSource>
 800e9c0:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e9c2:	f7ff ff82 	bl	800e8ca <LL_RCC_PLL_GetMainSource>
 800e9c6:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800e9c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d005      	beq.n	800e9da <HAL_RCC_OscConfig+0x3e>
 800e9ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9d0:	2b0c      	cmp	r3, #12
 800e9d2:	d147      	bne.n	800ea64 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800e9d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9d6:	2b01      	cmp	r3, #1
 800e9d8:	d144      	bne.n	800ea64 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	69db      	ldr	r3, [r3, #28]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d101      	bne.n	800e9e6 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800e9e2:	2301      	movs	r3, #1
 800e9e4:	e347      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e9ea:	f7ff fe34 	bl	800e656 <LL_RCC_MSI_GetRange>
 800e9ee:	4603      	mov	r3, r0
 800e9f0:	429c      	cmp	r4, r3
 800e9f2:	d914      	bls.n	800ea1e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	f000 fd2f 	bl	800f45c <RCC_SetFlashLatencyFromMSIRange>
 800e9fe:	4603      	mov	r3, r0
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d001      	beq.n	800ea08 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800ea04:	2301      	movs	r3, #1
 800ea06:	e336      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	f7ff fe0e 	bl	800e62e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	6a1b      	ldr	r3, [r3, #32]
 800ea16:	4618      	mov	r0, r3
 800ea18:	f7ff fe32 	bl	800e680 <LL_RCC_MSI_SetCalibTrimming>
 800ea1c:	e013      	b.n	800ea46 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea22:	4618      	mov	r0, r3
 800ea24:	f7ff fe03 	bl	800e62e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	6a1b      	ldr	r3, [r3, #32]
 800ea2c:	4618      	mov	r0, r3
 800ea2e:	f7ff fe27 	bl	800e680 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea36:	4618      	mov	r0, r3
 800ea38:	f000 fd10 	bl	800f45c <RCC_SetFlashLatencyFromMSIRange>
 800ea3c:	4603      	mov	r3, r0
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d001      	beq.n	800ea46 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800ea42:	2301      	movs	r3, #1
 800ea44:	e317      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800ea46:	f000 fcc9 	bl	800f3dc <HAL_RCC_GetHCLKFreq>
 800ea4a:	4603      	mov	r3, r0
 800ea4c:	4aa4      	ldr	r2, [pc, #656]	@ (800ece0 <HAL_RCC_OscConfig+0x344>)
 800ea4e:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800ea50:	4ba4      	ldr	r3, [pc, #656]	@ (800ece4 <HAL_RCC_OscConfig+0x348>)
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	4618      	mov	r0, r3
 800ea56:	f7fa fa49 	bl	8008eec <HAL_InitTick>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d039      	beq.n	800ead4 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800ea60:	2301      	movs	r3, #1
 800ea62:	e308      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	69db      	ldr	r3, [r3, #28]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d01e      	beq.n	800eaaa <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800ea6c:	f7ff fdb0 	bl	800e5d0 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ea70:	f7fa fa8a 	bl	8008f88 <HAL_GetTick>
 800ea74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800ea76:	e008      	b.n	800ea8a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ea78:	f7fa fa86 	bl	8008f88 <HAL_GetTick>
 800ea7c:	4602      	mov	r2, r0
 800ea7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea80:	1ad3      	subs	r3, r2, r3
 800ea82:	2b02      	cmp	r3, #2
 800ea84:	d901      	bls.n	800ea8a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800ea86:	2303      	movs	r3, #3
 800ea88:	e2f5      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800ea8a:	f7ff fdbf 	bl	800e60c <LL_RCC_MSI_IsReady>
 800ea8e:	4603      	mov	r3, r0
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d0f1      	beq.n	800ea78 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea98:	4618      	mov	r0, r3
 800ea9a:	f7ff fdc8 	bl	800e62e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	6a1b      	ldr	r3, [r3, #32]
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	f7ff fdec 	bl	800e680 <LL_RCC_MSI_SetCalibTrimming>
 800eaa8:	e015      	b.n	800ead6 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800eaaa:	f7ff fda0 	bl	800e5ee <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800eaae:	f7fa fa6b 	bl	8008f88 <HAL_GetTick>
 800eab2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800eab4:	e008      	b.n	800eac8 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800eab6:	f7fa fa67 	bl	8008f88 <HAL_GetTick>
 800eaba:	4602      	mov	r2, r0
 800eabc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eabe:	1ad3      	subs	r3, r2, r3
 800eac0:	2b02      	cmp	r3, #2
 800eac2:	d901      	bls.n	800eac8 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800eac4:	2303      	movs	r3, #3
 800eac6:	e2d6      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800eac8:	f7ff fda0 	bl	800e60c <LL_RCC_MSI_IsReady>
 800eacc:	4603      	mov	r3, r0
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d1f1      	bne.n	800eab6 <HAL_RCC_OscConfig+0x11a>
 800ead2:	e000      	b.n	800ead6 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800ead4:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	f003 0301 	and.w	r3, r3, #1
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d047      	beq.n	800eb72 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800eae2:	f7ff fdf6 	bl	800e6d2 <LL_RCC_GetSysClkSource>
 800eae6:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800eae8:	f7ff feef 	bl	800e8ca <LL_RCC_PLL_GetMainSource>
 800eaec:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800eaee:	6a3b      	ldr	r3, [r7, #32]
 800eaf0:	2b08      	cmp	r3, #8
 800eaf2:	d005      	beq.n	800eb00 <HAL_RCC_OscConfig+0x164>
 800eaf4:	6a3b      	ldr	r3, [r7, #32]
 800eaf6:	2b0c      	cmp	r3, #12
 800eaf8:	d108      	bne.n	800eb0c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800eafa:	69fb      	ldr	r3, [r7, #28]
 800eafc:	2b03      	cmp	r3, #3
 800eafe:	d105      	bne.n	800eb0c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	685b      	ldr	r3, [r3, #4]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d134      	bne.n	800eb72 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800eb08:	2301      	movs	r3, #1
 800eb0a:	e2b4      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	685b      	ldr	r3, [r3, #4]
 800eb10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb14:	d102      	bne.n	800eb1c <HAL_RCC_OscConfig+0x180>
 800eb16:	f7ff fbdd 	bl	800e2d4 <LL_RCC_HSE_Enable>
 800eb1a:	e001      	b.n	800eb20 <HAL_RCC_OscConfig+0x184>
 800eb1c:	f7ff fbe9 	bl	800e2f2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	685b      	ldr	r3, [r3, #4]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d012      	beq.n	800eb4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb28:	f7fa fa2e 	bl	8008f88 <HAL_GetTick>
 800eb2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800eb2e:	e008      	b.n	800eb42 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800eb30:	f7fa fa2a 	bl	8008f88 <HAL_GetTick>
 800eb34:	4602      	mov	r2, r0
 800eb36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb38:	1ad3      	subs	r3, r2, r3
 800eb3a:	2b64      	cmp	r3, #100	@ 0x64
 800eb3c:	d901      	bls.n	800eb42 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800eb3e:	2303      	movs	r3, #3
 800eb40:	e299      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800eb42:	f7ff fbe5 	bl	800e310 <LL_RCC_HSE_IsReady>
 800eb46:	4603      	mov	r3, r0
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d0f1      	beq.n	800eb30 <HAL_RCC_OscConfig+0x194>
 800eb4c:	e011      	b.n	800eb72 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb4e:	f7fa fa1b 	bl	8008f88 <HAL_GetTick>
 800eb52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800eb54:	e008      	b.n	800eb68 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800eb56:	f7fa fa17 	bl	8008f88 <HAL_GetTick>
 800eb5a:	4602      	mov	r2, r0
 800eb5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb5e:	1ad3      	subs	r3, r2, r3
 800eb60:	2b64      	cmp	r3, #100	@ 0x64
 800eb62:	d901      	bls.n	800eb68 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800eb64:	2303      	movs	r3, #3
 800eb66:	e286      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800eb68:	f7ff fbd2 	bl	800e310 <LL_RCC_HSE_IsReady>
 800eb6c:	4603      	mov	r3, r0
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d1f1      	bne.n	800eb56 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	f003 0302 	and.w	r3, r3, #2
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d04c      	beq.n	800ec18 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800eb7e:	f7ff fda8 	bl	800e6d2 <LL_RCC_GetSysClkSource>
 800eb82:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800eb84:	f7ff fea1 	bl	800e8ca <LL_RCC_PLL_GetMainSource>
 800eb88:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800eb8a:	69bb      	ldr	r3, [r7, #24]
 800eb8c:	2b04      	cmp	r3, #4
 800eb8e:	d005      	beq.n	800eb9c <HAL_RCC_OscConfig+0x200>
 800eb90:	69bb      	ldr	r3, [r7, #24]
 800eb92:	2b0c      	cmp	r3, #12
 800eb94:	d10e      	bne.n	800ebb4 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800eb96:	697b      	ldr	r3, [r7, #20]
 800eb98:	2b02      	cmp	r3, #2
 800eb9a:	d10b      	bne.n	800ebb4 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	68db      	ldr	r3, [r3, #12]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d101      	bne.n	800eba8 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800eba4:	2301      	movs	r3, #1
 800eba6:	e266      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	691b      	ldr	r3, [r3, #16]
 800ebac:	4618      	mov	r0, r3
 800ebae:	f7ff fbf1 	bl	800e394 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800ebb2:	e031      	b.n	800ec18 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	68db      	ldr	r3, [r3, #12]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d019      	beq.n	800ebf0 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ebbc:	f7ff fbba 	bl	800e334 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ebc0:	f7fa f9e2 	bl	8008f88 <HAL_GetTick>
 800ebc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800ebc6:	e008      	b.n	800ebda <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ebc8:	f7fa f9de 	bl	8008f88 <HAL_GetTick>
 800ebcc:	4602      	mov	r2, r0
 800ebce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebd0:	1ad3      	subs	r3, r2, r3
 800ebd2:	2b02      	cmp	r3, #2
 800ebd4:	d901      	bls.n	800ebda <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800ebd6:	2303      	movs	r3, #3
 800ebd8:	e24d      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800ebda:	f7ff fbc9 	bl	800e370 <LL_RCC_HSI_IsReady>
 800ebde:	4603      	mov	r3, r0
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d0f1      	beq.n	800ebc8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	691b      	ldr	r3, [r3, #16]
 800ebe8:	4618      	mov	r0, r3
 800ebea:	f7ff fbd3 	bl	800e394 <LL_RCC_HSI_SetCalibTrimming>
 800ebee:	e013      	b.n	800ec18 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ebf0:	f7ff fbaf 	bl	800e352 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ebf4:	f7fa f9c8 	bl	8008f88 <HAL_GetTick>
 800ebf8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800ebfa:	e008      	b.n	800ec0e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ebfc:	f7fa f9c4 	bl	8008f88 <HAL_GetTick>
 800ec00:	4602      	mov	r2, r0
 800ec02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec04:	1ad3      	subs	r3, r2, r3
 800ec06:	2b02      	cmp	r3, #2
 800ec08:	d901      	bls.n	800ec0e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800ec0a:	2303      	movs	r3, #3
 800ec0c:	e233      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800ec0e:	f7ff fbaf 	bl	800e370 <LL_RCC_HSI_IsReady>
 800ec12:	4603      	mov	r3, r0
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d1f1      	bne.n	800ebfc <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	f003 0308 	and.w	r3, r3, #8
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d106      	bne.n	800ec32 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	f000 80a3 	beq.w	800ed78 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	695b      	ldr	r3, [r3, #20]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d076      	beq.n	800ed28 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	f003 0310 	and.w	r3, r3, #16
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d046      	beq.n	800ecd4 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800ec46:	f7ff fc66 	bl	800e516 <LL_RCC_LSI1_IsReady>
 800ec4a:	4603      	mov	r3, r0
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d113      	bne.n	800ec78 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800ec50:	f7ff fc3f 	bl	800e4d2 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ec54:	f7fa f998 	bl	8008f88 <HAL_GetTick>
 800ec58:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800ec5a:	e008      	b.n	800ec6e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800ec5c:	f7fa f994 	bl	8008f88 <HAL_GetTick>
 800ec60:	4602      	mov	r2, r0
 800ec62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec64:	1ad3      	subs	r3, r2, r3
 800ec66:	2b02      	cmp	r3, #2
 800ec68:	d901      	bls.n	800ec6e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800ec6a:	2303      	movs	r3, #3
 800ec6c:	e203      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800ec6e:	f7ff fc52 	bl	800e516 <LL_RCC_LSI1_IsReady>
 800ec72:	4603      	mov	r3, r0
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d0f1      	beq.n	800ec5c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800ec78:	f7ff fc5f 	bl	800e53a <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ec7c:	f7fa f984 	bl	8008f88 <HAL_GetTick>
 800ec80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800ec82:	e008      	b.n	800ec96 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800ec84:	f7fa f980 	bl	8008f88 <HAL_GetTick>
 800ec88:	4602      	mov	r2, r0
 800ec8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec8c:	1ad3      	subs	r3, r2, r3
 800ec8e:	2b03      	cmp	r3, #3
 800ec90:	d901      	bls.n	800ec96 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800ec92:	2303      	movs	r3, #3
 800ec94:	e1ef      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800ec96:	f7ff fc72 	bl	800e57e <LL_RCC_LSI2_IsReady>
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d0f1      	beq.n	800ec84 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	699b      	ldr	r3, [r3, #24]
 800eca4:	4618      	mov	r0, r3
 800eca6:	f7ff fc7c 	bl	800e5a2 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800ecaa:	f7ff fc23 	bl	800e4f4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ecae:	f7fa f96b 	bl	8008f88 <HAL_GetTick>
 800ecb2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800ecb4:	e008      	b.n	800ecc8 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800ecb6:	f7fa f967 	bl	8008f88 <HAL_GetTick>
 800ecba:	4602      	mov	r2, r0
 800ecbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecbe:	1ad3      	subs	r3, r2, r3
 800ecc0:	2b02      	cmp	r3, #2
 800ecc2:	d901      	bls.n	800ecc8 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800ecc4:	2303      	movs	r3, #3
 800ecc6:	e1d6      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800ecc8:	f7ff fc25 	bl	800e516 <LL_RCC_LSI1_IsReady>
 800eccc:	4603      	mov	r3, r0
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d1f1      	bne.n	800ecb6 <HAL_RCC_OscConfig+0x31a>
 800ecd2:	e051      	b.n	800ed78 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800ecd4:	f7ff fbfd 	bl	800e4d2 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ecd8:	f7fa f956 	bl	8008f88 <HAL_GetTick>
 800ecdc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800ecde:	e00c      	b.n	800ecfa <HAL_RCC_OscConfig+0x35e>
 800ece0:	2000001c 	.word	0x2000001c
 800ece4:	2000003c 	.word	0x2000003c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800ece8:	f7fa f94e 	bl	8008f88 <HAL_GetTick>
 800ecec:	4602      	mov	r2, r0
 800ecee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecf0:	1ad3      	subs	r3, r2, r3
 800ecf2:	2b02      	cmp	r3, #2
 800ecf4:	d901      	bls.n	800ecfa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800ecf6:	2303      	movs	r3, #3
 800ecf8:	e1bd      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800ecfa:	f7ff fc0c 	bl	800e516 <LL_RCC_LSI1_IsReady>
 800ecfe:	4603      	mov	r3, r0
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d0f1      	beq.n	800ece8 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800ed04:	f7ff fc2a 	bl	800e55c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800ed08:	e008      	b.n	800ed1c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800ed0a:	f7fa f93d 	bl	8008f88 <HAL_GetTick>
 800ed0e:	4602      	mov	r2, r0
 800ed10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed12:	1ad3      	subs	r3, r2, r3
 800ed14:	2b03      	cmp	r3, #3
 800ed16:	d901      	bls.n	800ed1c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800ed18:	2303      	movs	r3, #3
 800ed1a:	e1ac      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800ed1c:	f7ff fc2f 	bl	800e57e <LL_RCC_LSI2_IsReady>
 800ed20:	4603      	mov	r3, r0
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d1f1      	bne.n	800ed0a <HAL_RCC_OscConfig+0x36e>
 800ed26:	e027      	b.n	800ed78 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800ed28:	f7ff fc18 	bl	800e55c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ed2c:	f7fa f92c 	bl	8008f88 <HAL_GetTick>
 800ed30:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800ed32:	e008      	b.n	800ed46 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800ed34:	f7fa f928 	bl	8008f88 <HAL_GetTick>
 800ed38:	4602      	mov	r2, r0
 800ed3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed3c:	1ad3      	subs	r3, r2, r3
 800ed3e:	2b03      	cmp	r3, #3
 800ed40:	d901      	bls.n	800ed46 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800ed42:	2303      	movs	r3, #3
 800ed44:	e197      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800ed46:	f7ff fc1a 	bl	800e57e <LL_RCC_LSI2_IsReady>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d1f1      	bne.n	800ed34 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800ed50:	f7ff fbd0 	bl	800e4f4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ed54:	f7fa f918 	bl	8008f88 <HAL_GetTick>
 800ed58:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800ed5a:	e008      	b.n	800ed6e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800ed5c:	f7fa f914 	bl	8008f88 <HAL_GetTick>
 800ed60:	4602      	mov	r2, r0
 800ed62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed64:	1ad3      	subs	r3, r2, r3
 800ed66:	2b02      	cmp	r3, #2
 800ed68:	d901      	bls.n	800ed6e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800ed6a:	2303      	movs	r3, #3
 800ed6c:	e183      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800ed6e:	f7ff fbd2 	bl	800e516 <LL_RCC_LSI1_IsReady>
 800ed72:	4603      	mov	r3, r0
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d1f1      	bne.n	800ed5c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	f003 0304 	and.w	r3, r3, #4
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d05b      	beq.n	800ee3c <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ed84:	4ba7      	ldr	r3, [pc, #668]	@ (800f024 <HAL_RCC_OscConfig+0x688>)
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d114      	bne.n	800edba <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800ed90:	f7ff fa60 	bl	800e254 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ed94:	f7fa f8f8 	bl	8008f88 <HAL_GetTick>
 800ed98:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ed9a:	e008      	b.n	800edae <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ed9c:	f7fa f8f4 	bl	8008f88 <HAL_GetTick>
 800eda0:	4602      	mov	r2, r0
 800eda2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eda4:	1ad3      	subs	r3, r2, r3
 800eda6:	2b02      	cmp	r3, #2
 800eda8:	d901      	bls.n	800edae <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800edaa:	2303      	movs	r3, #3
 800edac:	e163      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800edae:	4b9d      	ldr	r3, [pc, #628]	@ (800f024 <HAL_RCC_OscConfig+0x688>)
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d0f0      	beq.n	800ed9c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	689b      	ldr	r3, [r3, #8]
 800edbe:	2b01      	cmp	r3, #1
 800edc0:	d102      	bne.n	800edc8 <HAL_RCC_OscConfig+0x42c>
 800edc2:	f7ff fb30 	bl	800e426 <LL_RCC_LSE_Enable>
 800edc6:	e00c      	b.n	800ede2 <HAL_RCC_OscConfig+0x446>
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	689b      	ldr	r3, [r3, #8]
 800edcc:	2b05      	cmp	r3, #5
 800edce:	d104      	bne.n	800edda <HAL_RCC_OscConfig+0x43e>
 800edd0:	f7ff fb4b 	bl	800e46a <LL_RCC_LSE_EnableBypass>
 800edd4:	f7ff fb27 	bl	800e426 <LL_RCC_LSE_Enable>
 800edd8:	e003      	b.n	800ede2 <HAL_RCC_OscConfig+0x446>
 800edda:	f7ff fb35 	bl	800e448 <LL_RCC_LSE_Disable>
 800edde:	f7ff fb55 	bl	800e48c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	689b      	ldr	r3, [r3, #8]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d014      	beq.n	800ee14 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800edea:	f7fa f8cd 	bl	8008f88 <HAL_GetTick>
 800edee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800edf0:	e00a      	b.n	800ee08 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800edf2:	f7fa f8c9 	bl	8008f88 <HAL_GetTick>
 800edf6:	4602      	mov	r2, r0
 800edf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edfa:	1ad3      	subs	r3, r2, r3
 800edfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ee00:	4293      	cmp	r3, r2
 800ee02:	d901      	bls.n	800ee08 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800ee04:	2303      	movs	r3, #3
 800ee06:	e136      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800ee08:	f7ff fb51 	bl	800e4ae <LL_RCC_LSE_IsReady>
 800ee0c:	4603      	mov	r3, r0
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d0ef      	beq.n	800edf2 <HAL_RCC_OscConfig+0x456>
 800ee12:	e013      	b.n	800ee3c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ee14:	f7fa f8b8 	bl	8008f88 <HAL_GetTick>
 800ee18:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800ee1a:	e00a      	b.n	800ee32 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ee1c:	f7fa f8b4 	bl	8008f88 <HAL_GetTick>
 800ee20:	4602      	mov	r2, r0
 800ee22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee24:	1ad3      	subs	r3, r2, r3
 800ee26:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ee2a:	4293      	cmp	r3, r2
 800ee2c:	d901      	bls.n	800ee32 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800ee2e:	2303      	movs	r3, #3
 800ee30:	e121      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800ee32:	f7ff fb3c 	bl	800e4ae <LL_RCC_LSE_IsReady>
 800ee36:	4603      	mov	r3, r0
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d1ef      	bne.n	800ee1c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d02c      	beq.n	800eea2 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d014      	beq.n	800ee7a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ee50:	f7ff fab5 	bl	800e3be <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ee54:	f7fa f898 	bl	8008f88 <HAL_GetTick>
 800ee58:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800ee5a:	e008      	b.n	800ee6e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ee5c:	f7fa f894 	bl	8008f88 <HAL_GetTick>
 800ee60:	4602      	mov	r2, r0
 800ee62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee64:	1ad3      	subs	r3, r2, r3
 800ee66:	2b02      	cmp	r3, #2
 800ee68:	d901      	bls.n	800ee6e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800ee6a:	2303      	movs	r3, #3
 800ee6c:	e103      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800ee6e:	f7ff fac8 	bl	800e402 <LL_RCC_HSI48_IsReady>
 800ee72:	4603      	mov	r3, r0
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d0f1      	beq.n	800ee5c <HAL_RCC_OscConfig+0x4c0>
 800ee78:	e013      	b.n	800eea2 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ee7a:	f7ff fab1 	bl	800e3e0 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ee7e:	f7fa f883 	bl	8008f88 <HAL_GetTick>
 800ee82:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800ee84:	e008      	b.n	800ee98 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ee86:	f7fa f87f 	bl	8008f88 <HAL_GetTick>
 800ee8a:	4602      	mov	r2, r0
 800ee8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee8e:	1ad3      	subs	r3, r2, r3
 800ee90:	2b02      	cmp	r3, #2
 800ee92:	d901      	bls.n	800ee98 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800ee94:	2303      	movs	r3, #3
 800ee96:	e0ee      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800ee98:	f7ff fab3 	bl	800e402 <LL_RCC_HSI48_IsReady>
 800ee9c:	4603      	mov	r3, r0
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d1f1      	bne.n	800ee86 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	f000 80e4 	beq.w	800f074 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800eeac:	f7ff fc11 	bl	800e6d2 <LL_RCC_GetSysClkSource>
 800eeb0:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800eeb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800eeb6:	68db      	ldr	r3, [r3, #12]
 800eeb8:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eebe:	2b02      	cmp	r3, #2
 800eec0:	f040 80b4 	bne.w	800f02c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	f003 0203 	and.w	r2, r3, #3
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eece:	429a      	cmp	r2, r3
 800eed0:	d123      	bne.n	800ef1a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800eedc:	429a      	cmp	r2, r3
 800eede:	d11c      	bne.n	800ef1a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	0a1b      	lsrs	r3, r3, #8
 800eee4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800eeec:	429a      	cmp	r2, r3
 800eeee:	d114      	bne.n	800ef1a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800eefa:	429a      	cmp	r2, r3
 800eefc:	d10d      	bne.n	800ef1a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ef08:	429a      	cmp	r2, r3
 800ef0a:	d106      	bne.n	800ef1a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800ef16:	429a      	cmp	r2, r3
 800ef18:	d05d      	beq.n	800efd6 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ef1a:	693b      	ldr	r3, [r7, #16]
 800ef1c:	2b0c      	cmp	r3, #12
 800ef1e:	d058      	beq.n	800efd2 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800ef20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d001      	beq.n	800ef32 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800ef2e:	2301      	movs	r3, #1
 800ef30:	e0a1      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800ef32:	f7ff fc84 	bl	800e83e <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800ef36:	f7fa f827 	bl	8008f88 <HAL_GetTick>
 800ef3a:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ef3c:	e008      	b.n	800ef50 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ef3e:	f7fa f823 	bl	8008f88 <HAL_GetTick>
 800ef42:	4602      	mov	r2, r0
 800ef44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef46:	1ad3      	subs	r3, r2, r3
 800ef48:	2b02      	cmp	r3, #2
 800ef4a:	d901      	bls.n	800ef50 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800ef4c:	2303      	movs	r3, #3
 800ef4e:	e092      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ef50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d1ef      	bne.n	800ef3e <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ef5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ef62:	68da      	ldr	r2, [r3, #12]
 800ef64:	4b30      	ldr	r3, [pc, #192]	@ (800f028 <HAL_RCC_OscConfig+0x68c>)
 800ef66:	4013      	ands	r3, r2
 800ef68:	687a      	ldr	r2, [r7, #4]
 800ef6a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800ef6c:	687a      	ldr	r2, [r7, #4]
 800ef6e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ef70:	4311      	orrs	r1, r2
 800ef72:	687a      	ldr	r2, [r7, #4]
 800ef74:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800ef76:	0212      	lsls	r2, r2, #8
 800ef78:	4311      	orrs	r1, r2
 800ef7a:	687a      	ldr	r2, [r7, #4]
 800ef7c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ef7e:	4311      	orrs	r1, r2
 800ef80:	687a      	ldr	r2, [r7, #4]
 800ef82:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800ef84:	4311      	orrs	r1, r2
 800ef86:	687a      	ldr	r2, [r7, #4]
 800ef88:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800ef8a:	430a      	orrs	r2, r1
 800ef8c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ef90:	4313      	orrs	r3, r2
 800ef92:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800ef94:	f7ff fc44 	bl	800e820 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ef98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ef9c:	68db      	ldr	r3, [r3, #12]
 800ef9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800efa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800efa6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800efa8:	f7f9 ffee 	bl	8008f88 <HAL_GetTick>
 800efac:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800efae:	e008      	b.n	800efc2 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800efb0:	f7f9 ffea 	bl	8008f88 <HAL_GetTick>
 800efb4:	4602      	mov	r2, r0
 800efb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efb8:	1ad3      	subs	r3, r2, r3
 800efba:	2b02      	cmp	r3, #2
 800efbc:	d901      	bls.n	800efc2 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800efbe:	2303      	movs	r3, #3
 800efc0:	e059      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800efc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d0ef      	beq.n	800efb0 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800efd0:	e050      	b.n	800f074 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800efd2:	2301      	movs	r3, #1
 800efd4:	e04f      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800efd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d147      	bne.n	800f074 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800efe4:	f7ff fc1c 	bl	800e820 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800efe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800efec:	68db      	ldr	r3, [r3, #12]
 800efee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800eff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800eff6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800eff8:	f7f9 ffc6 	bl	8008f88 <HAL_GetTick>
 800effc:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800effe:	e008      	b.n	800f012 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800f000:	f7f9 ffc2 	bl	8008f88 <HAL_GetTick>
 800f004:	4602      	mov	r2, r0
 800f006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f008:	1ad3      	subs	r3, r2, r3
 800f00a:	2b02      	cmp	r3, #2
 800f00c:	d901      	bls.n	800f012 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800f00e:	2303      	movs	r3, #3
 800f010:	e031      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800f012:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d0ef      	beq.n	800f000 <HAL_RCC_OscConfig+0x664>
 800f020:	e028      	b.n	800f074 <HAL_RCC_OscConfig+0x6d8>
 800f022:	bf00      	nop
 800f024:	58000400 	.word	0x58000400
 800f028:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800f02c:	693b      	ldr	r3, [r7, #16]
 800f02e:	2b0c      	cmp	r3, #12
 800f030:	d01e      	beq.n	800f070 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f032:	f7ff fc04 	bl	800e83e <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f036:	f7f9 ffa7 	bl	8008f88 <HAL_GetTick>
 800f03a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800f03c:	e008      	b.n	800f050 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800f03e:	f7f9 ffa3 	bl	8008f88 <HAL_GetTick>
 800f042:	4602      	mov	r2, r0
 800f044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f046:	1ad3      	subs	r3, r2, r3
 800f048:	2b02      	cmp	r3, #2
 800f04a:	d901      	bls.n	800f050 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800f04c:	2303      	movs	r3, #3
 800f04e:	e012      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800f050:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d1ef      	bne.n	800f03e <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800f05e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f062:	68da      	ldr	r2, [r3, #12]
 800f064:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f068:	4b05      	ldr	r3, [pc, #20]	@ (800f080 <HAL_RCC_OscConfig+0x6e4>)
 800f06a:	4013      	ands	r3, r2
 800f06c:	60cb      	str	r3, [r1, #12]
 800f06e:	e001      	b.n	800f074 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800f070:	2301      	movs	r3, #1
 800f072:	e000      	b.n	800f076 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800f074:	2300      	movs	r3, #0
}
 800f076:	4618      	mov	r0, r3
 800f078:	3734      	adds	r7, #52	@ 0x34
 800f07a:	46bd      	mov	sp, r7
 800f07c:	bd90      	pop	{r4, r7, pc}
 800f07e:	bf00      	nop
 800f080:	eefefffc 	.word	0xeefefffc

0800f084 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	b084      	sub	sp, #16
 800f088:	af00      	add	r7, sp, #0
 800f08a:	6078      	str	r0, [r7, #4]
 800f08c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	2b00      	cmp	r3, #0
 800f092:	d101      	bne.n	800f098 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800f094:	2301      	movs	r3, #1
 800f096:	e12d      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800f098:	4b98      	ldr	r3, [pc, #608]	@ (800f2fc <HAL_RCC_ClockConfig+0x278>)
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	f003 0307 	and.w	r3, r3, #7
 800f0a0:	683a      	ldr	r2, [r7, #0]
 800f0a2:	429a      	cmp	r2, r3
 800f0a4:	d91b      	bls.n	800f0de <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f0a6:	4b95      	ldr	r3, [pc, #596]	@ (800f2fc <HAL_RCC_ClockConfig+0x278>)
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	f023 0207 	bic.w	r2, r3, #7
 800f0ae:	4993      	ldr	r1, [pc, #588]	@ (800f2fc <HAL_RCC_ClockConfig+0x278>)
 800f0b0:	683b      	ldr	r3, [r7, #0]
 800f0b2:	4313      	orrs	r3, r2
 800f0b4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f0b6:	f7f9 ff67 	bl	8008f88 <HAL_GetTick>
 800f0ba:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f0bc:	e008      	b.n	800f0d0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800f0be:	f7f9 ff63 	bl	8008f88 <HAL_GetTick>
 800f0c2:	4602      	mov	r2, r0
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	1ad3      	subs	r3, r2, r3
 800f0c8:	2b02      	cmp	r3, #2
 800f0ca:	d901      	bls.n	800f0d0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800f0cc:	2303      	movs	r3, #3
 800f0ce:	e111      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f0d0:	4b8a      	ldr	r3, [pc, #552]	@ (800f2fc <HAL_RCC_ClockConfig+0x278>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	f003 0307 	and.w	r3, r3, #7
 800f0d8:	683a      	ldr	r2, [r7, #0]
 800f0da:	429a      	cmp	r2, r3
 800f0dc:	d1ef      	bne.n	800f0be <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	f003 0302 	and.w	r3, r3, #2
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d016      	beq.n	800f118 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	689b      	ldr	r3, [r3, #8]
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	f7ff fafb 	bl	800e6ea <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800f0f4:	f7f9 ff48 	bl	8008f88 <HAL_GetTick>
 800f0f8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800f0fa:	e008      	b.n	800f10e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800f0fc:	f7f9 ff44 	bl	8008f88 <HAL_GetTick>
 800f100:	4602      	mov	r2, r0
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	1ad3      	subs	r3, r2, r3
 800f106:	2b02      	cmp	r3, #2
 800f108:	d901      	bls.n	800f10e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800f10a:	2303      	movs	r3, #3
 800f10c:	e0f2      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800f10e:	f7ff fbe8 	bl	800e8e2 <LL_RCC_IsActiveFlag_HPRE>
 800f112:	4603      	mov	r3, r0
 800f114:	2b00      	cmp	r3, #0
 800f116:	d0f1      	beq.n	800f0fc <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	f003 0320 	and.w	r3, r3, #32
 800f120:	2b00      	cmp	r3, #0
 800f122:	d016      	beq.n	800f152 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	695b      	ldr	r3, [r3, #20]
 800f128:	4618      	mov	r0, r3
 800f12a:	f7ff faf2 	bl	800e712 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800f12e:	f7f9 ff2b 	bl	8008f88 <HAL_GetTick>
 800f132:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800f134:	e008      	b.n	800f148 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800f136:	f7f9 ff27 	bl	8008f88 <HAL_GetTick>
 800f13a:	4602      	mov	r2, r0
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	1ad3      	subs	r3, r2, r3
 800f140:	2b02      	cmp	r3, #2
 800f142:	d901      	bls.n	800f148 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800f144:	2303      	movs	r3, #3
 800f146:	e0d5      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800f148:	f7ff fbdd 	bl	800e906 <LL_RCC_IsActiveFlag_C2HPRE>
 800f14c:	4603      	mov	r3, r0
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d0f1      	beq.n	800f136 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d016      	beq.n	800f18c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	699b      	ldr	r3, [r3, #24]
 800f162:	4618      	mov	r0, r3
 800f164:	f7ff faeb 	bl	800e73e <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800f168:	f7f9 ff0e 	bl	8008f88 <HAL_GetTick>
 800f16c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800f16e:	e008      	b.n	800f182 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800f170:	f7f9 ff0a 	bl	8008f88 <HAL_GetTick>
 800f174:	4602      	mov	r2, r0
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	1ad3      	subs	r3, r2, r3
 800f17a:	2b02      	cmp	r3, #2
 800f17c:	d901      	bls.n	800f182 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800f17e:	2303      	movs	r3, #3
 800f180:	e0b8      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800f182:	f7ff fbd3 	bl	800e92c <LL_RCC_IsActiveFlag_SHDHPRE>
 800f186:	4603      	mov	r3, r0
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d0f1      	beq.n	800f170 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	f003 0304 	and.w	r3, r3, #4
 800f194:	2b00      	cmp	r3, #0
 800f196:	d016      	beq.n	800f1c6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	68db      	ldr	r3, [r3, #12]
 800f19c:	4618      	mov	r0, r3
 800f19e:	f7ff fae5 	bl	800e76c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800f1a2:	f7f9 fef1 	bl	8008f88 <HAL_GetTick>
 800f1a6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800f1a8:	e008      	b.n	800f1bc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800f1aa:	f7f9 feed 	bl	8008f88 <HAL_GetTick>
 800f1ae:	4602      	mov	r2, r0
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	1ad3      	subs	r3, r2, r3
 800f1b4:	2b02      	cmp	r3, #2
 800f1b6:	d901      	bls.n	800f1bc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800f1b8:	2303      	movs	r3, #3
 800f1ba:	e09b      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800f1bc:	f7ff fbc9 	bl	800e952 <LL_RCC_IsActiveFlag_PPRE1>
 800f1c0:	4603      	mov	r3, r0
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d0f1      	beq.n	800f1aa <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	f003 0308 	and.w	r3, r3, #8
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d017      	beq.n	800f202 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	691b      	ldr	r3, [r3, #16]
 800f1d6:	00db      	lsls	r3, r3, #3
 800f1d8:	4618      	mov	r0, r3
 800f1da:	f7ff fadb 	bl	800e794 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800f1de:	f7f9 fed3 	bl	8008f88 <HAL_GetTick>
 800f1e2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800f1e4:	e008      	b.n	800f1f8 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800f1e6:	f7f9 fecf 	bl	8008f88 <HAL_GetTick>
 800f1ea:	4602      	mov	r2, r0
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	1ad3      	subs	r3, r2, r3
 800f1f0:	2b02      	cmp	r3, #2
 800f1f2:	d901      	bls.n	800f1f8 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800f1f4:	2303      	movs	r3, #3
 800f1f6:	e07d      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800f1f8:	f7ff fbbd 	bl	800e976 <LL_RCC_IsActiveFlag_PPRE2>
 800f1fc:	4603      	mov	r3, r0
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d0f1      	beq.n	800f1e6 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	f003 0301 	and.w	r3, r3, #1
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d043      	beq.n	800f296 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	685b      	ldr	r3, [r3, #4]
 800f212:	2b02      	cmp	r3, #2
 800f214:	d106      	bne.n	800f224 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800f216:	f7ff f87b 	bl	800e310 <LL_RCC_HSE_IsReady>
 800f21a:	4603      	mov	r3, r0
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d11e      	bne.n	800f25e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800f220:	2301      	movs	r3, #1
 800f222:	e067      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	685b      	ldr	r3, [r3, #4]
 800f228:	2b03      	cmp	r3, #3
 800f22a:	d106      	bne.n	800f23a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800f22c:	f7ff fb16 	bl	800e85c <LL_RCC_PLL_IsReady>
 800f230:	4603      	mov	r3, r0
 800f232:	2b00      	cmp	r3, #0
 800f234:	d113      	bne.n	800f25e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800f236:	2301      	movs	r3, #1
 800f238:	e05c      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	685b      	ldr	r3, [r3, #4]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d106      	bne.n	800f250 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800f242:	f7ff f9e3 	bl	800e60c <LL_RCC_MSI_IsReady>
 800f246:	4603      	mov	r3, r0
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d108      	bne.n	800f25e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800f24c:	2301      	movs	r3, #1
 800f24e:	e051      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800f250:	f7ff f88e 	bl	800e370 <LL_RCC_HSI_IsReady>
 800f254:	4603      	mov	r3, r0
 800f256:	2b00      	cmp	r3, #0
 800f258:	d101      	bne.n	800f25e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800f25a:	2301      	movs	r3, #1
 800f25c:	e04a      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	685b      	ldr	r3, [r3, #4]
 800f262:	4618      	mov	r0, r3
 800f264:	f7ff fa21 	bl	800e6aa <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f268:	f7f9 fe8e 	bl	8008f88 <HAL_GetTick>
 800f26c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f26e:	e00a      	b.n	800f286 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f270:	f7f9 fe8a 	bl	8008f88 <HAL_GetTick>
 800f274:	4602      	mov	r2, r0
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	1ad3      	subs	r3, r2, r3
 800f27a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f27e:	4293      	cmp	r3, r2
 800f280:	d901      	bls.n	800f286 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800f282:	2303      	movs	r3, #3
 800f284:	e036      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f286:	f7ff fa24 	bl	800e6d2 <LL_RCC_GetSysClkSource>
 800f28a:	4602      	mov	r2, r0
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	685b      	ldr	r3, [r3, #4]
 800f290:	009b      	lsls	r3, r3, #2
 800f292:	429a      	cmp	r2, r3
 800f294:	d1ec      	bne.n	800f270 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800f296:	4b19      	ldr	r3, [pc, #100]	@ (800f2fc <HAL_RCC_ClockConfig+0x278>)
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	f003 0307 	and.w	r3, r3, #7
 800f29e:	683a      	ldr	r2, [r7, #0]
 800f2a0:	429a      	cmp	r2, r3
 800f2a2:	d21b      	bcs.n	800f2dc <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f2a4:	4b15      	ldr	r3, [pc, #84]	@ (800f2fc <HAL_RCC_ClockConfig+0x278>)
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	f023 0207 	bic.w	r2, r3, #7
 800f2ac:	4913      	ldr	r1, [pc, #76]	@ (800f2fc <HAL_RCC_ClockConfig+0x278>)
 800f2ae:	683b      	ldr	r3, [r7, #0]
 800f2b0:	4313      	orrs	r3, r2
 800f2b2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f2b4:	f7f9 fe68 	bl	8008f88 <HAL_GetTick>
 800f2b8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f2ba:	e008      	b.n	800f2ce <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800f2bc:	f7f9 fe64 	bl	8008f88 <HAL_GetTick>
 800f2c0:	4602      	mov	r2, r0
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	1ad3      	subs	r3, r2, r3
 800f2c6:	2b02      	cmp	r3, #2
 800f2c8:	d901      	bls.n	800f2ce <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800f2ca:	2303      	movs	r3, #3
 800f2cc:	e012      	b.n	800f2f4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f2ce:	4b0b      	ldr	r3, [pc, #44]	@ (800f2fc <HAL_RCC_ClockConfig+0x278>)
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	f003 0307 	and.w	r3, r3, #7
 800f2d6:	683a      	ldr	r2, [r7, #0]
 800f2d8:	429a      	cmp	r2, r3
 800f2da:	d1ef      	bne.n	800f2bc <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800f2dc:	f000 f87e 	bl	800f3dc <HAL_RCC_GetHCLKFreq>
 800f2e0:	4603      	mov	r3, r0
 800f2e2:	4a07      	ldr	r2, [pc, #28]	@ (800f300 <HAL_RCC_ClockConfig+0x27c>)
 800f2e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800f2e6:	f7f9 fe5b 	bl	8008fa0 <HAL_GetTickPrio>
 800f2ea:	4603      	mov	r3, r0
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	f7f9 fdfd 	bl	8008eec <HAL_InitTick>
 800f2f2:	4603      	mov	r3, r0
}
 800f2f4:	4618      	mov	r0, r3
 800f2f6:	3710      	adds	r7, #16
 800f2f8:	46bd      	mov	sp, r7
 800f2fa:	bd80      	pop	{r7, pc}
 800f2fc:	58004000 	.word	0x58004000
 800f300:	2000001c 	.word	0x2000001c

0800f304 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f304:	b590      	push	{r4, r7, lr}
 800f306:	b085      	sub	sp, #20
 800f308:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800f30a:	f7ff f9e2 	bl	800e6d2 <LL_RCC_GetSysClkSource>
 800f30e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	2b00      	cmp	r3, #0
 800f314:	d10a      	bne.n	800f32c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800f316:	f7ff f99e 	bl	800e656 <LL_RCC_MSI_GetRange>
 800f31a:	4603      	mov	r3, r0
 800f31c:	091b      	lsrs	r3, r3, #4
 800f31e:	f003 030f 	and.w	r3, r3, #15
 800f322:	4a2b      	ldr	r2, [pc, #172]	@ (800f3d0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800f324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f328:	60fb      	str	r3, [r7, #12]
 800f32a:	e04b      	b.n	800f3c4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	2b04      	cmp	r3, #4
 800f330:	d102      	bne.n	800f338 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800f332:	4b28      	ldr	r3, [pc, #160]	@ (800f3d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800f334:	60fb      	str	r3, [r7, #12]
 800f336:	e045      	b.n	800f3c4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	2b08      	cmp	r3, #8
 800f33c:	d10a      	bne.n	800f354 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800f33e:	f7fe ffb7 	bl	800e2b0 <LL_RCC_HSE_IsEnabledDiv2>
 800f342:	4603      	mov	r3, r0
 800f344:	2b01      	cmp	r3, #1
 800f346:	d102      	bne.n	800f34e <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800f348:	4b22      	ldr	r3, [pc, #136]	@ (800f3d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800f34a:	60fb      	str	r3, [r7, #12]
 800f34c:	e03a      	b.n	800f3c4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800f34e:	4b22      	ldr	r3, [pc, #136]	@ (800f3d8 <HAL_RCC_GetSysClockFreq+0xd4>)
 800f350:	60fb      	str	r3, [r7, #12]
 800f352:	e037      	b.n	800f3c4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800f354:	f7ff fab9 	bl	800e8ca <LL_RCC_PLL_GetMainSource>
 800f358:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800f35a:	683b      	ldr	r3, [r7, #0]
 800f35c:	2b02      	cmp	r3, #2
 800f35e:	d003      	beq.n	800f368 <HAL_RCC_GetSysClockFreq+0x64>
 800f360:	683b      	ldr	r3, [r7, #0]
 800f362:	2b03      	cmp	r3, #3
 800f364:	d003      	beq.n	800f36e <HAL_RCC_GetSysClockFreq+0x6a>
 800f366:	e00d      	b.n	800f384 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800f368:	4b1a      	ldr	r3, [pc, #104]	@ (800f3d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800f36a:	60bb      	str	r3, [r7, #8]
        break;
 800f36c:	e015      	b.n	800f39a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800f36e:	f7fe ff9f 	bl	800e2b0 <LL_RCC_HSE_IsEnabledDiv2>
 800f372:	4603      	mov	r3, r0
 800f374:	2b01      	cmp	r3, #1
 800f376:	d102      	bne.n	800f37e <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800f378:	4b16      	ldr	r3, [pc, #88]	@ (800f3d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800f37a:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800f37c:	e00d      	b.n	800f39a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800f37e:	4b16      	ldr	r3, [pc, #88]	@ (800f3d8 <HAL_RCC_GetSysClockFreq+0xd4>)
 800f380:	60bb      	str	r3, [r7, #8]
        break;
 800f382:	e00a      	b.n	800f39a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800f384:	f7ff f967 	bl	800e656 <LL_RCC_MSI_GetRange>
 800f388:	4603      	mov	r3, r0
 800f38a:	091b      	lsrs	r3, r3, #4
 800f38c:	f003 030f 	and.w	r3, r3, #15
 800f390:	4a0f      	ldr	r2, [pc, #60]	@ (800f3d0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800f392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f396:	60bb      	str	r3, [r7, #8]
        break;
 800f398:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800f39a:	f7ff fa71 	bl	800e880 <LL_RCC_PLL_GetN>
 800f39e:	4602      	mov	r2, r0
 800f3a0:	68bb      	ldr	r3, [r7, #8]
 800f3a2:	fb03 f402 	mul.w	r4, r3, r2
 800f3a6:	f7ff fa84 	bl	800e8b2 <LL_RCC_PLL_GetDivider>
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	091b      	lsrs	r3, r3, #4
 800f3ae:	3301      	adds	r3, #1
 800f3b0:	fbb4 f4f3 	udiv	r4, r4, r3
 800f3b4:	f7ff fa71 	bl	800e89a <LL_RCC_PLL_GetR>
 800f3b8:	4603      	mov	r3, r0
 800f3ba:	0f5b      	lsrs	r3, r3, #29
 800f3bc:	3301      	adds	r3, #1
 800f3be:	fbb4 f3f3 	udiv	r3, r4, r3
 800f3c2:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800f3c4:	68fb      	ldr	r3, [r7, #12]
}
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	3714      	adds	r7, #20
 800f3ca:	46bd      	mov	sp, r7
 800f3cc:	bd90      	pop	{r4, r7, pc}
 800f3ce:	bf00      	nop
 800f3d0:	0801cb74 	.word	0x0801cb74
 800f3d4:	00f42400 	.word	0x00f42400
 800f3d8:	01e84800 	.word	0x01e84800

0800f3dc <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f3dc:	b598      	push	{r3, r4, r7, lr}
 800f3de:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800f3e0:	f7ff ff90 	bl	800f304 <HAL_RCC_GetSysClockFreq>
 800f3e4:	4604      	mov	r4, r0
 800f3e6:	f7ff f9e9 	bl	800e7bc <LL_RCC_GetAHBPrescaler>
 800f3ea:	4603      	mov	r3, r0
 800f3ec:	091b      	lsrs	r3, r3, #4
 800f3ee:	f003 030f 	and.w	r3, r3, #15
 800f3f2:	4a03      	ldr	r2, [pc, #12]	@ (800f400 <HAL_RCC_GetHCLKFreq+0x24>)
 800f3f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f3f8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	bd98      	pop	{r3, r4, r7, pc}
 800f400:	0801cb14 	.word	0x0801cb14

0800f404 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f404:	b598      	push	{r3, r4, r7, lr}
 800f406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800f408:	f7ff ffe8 	bl	800f3dc <HAL_RCC_GetHCLKFreq>
 800f40c:	4604      	mov	r4, r0
 800f40e:	f7ff f9ef 	bl	800e7f0 <LL_RCC_GetAPB1Prescaler>
 800f412:	4603      	mov	r3, r0
 800f414:	0a1b      	lsrs	r3, r3, #8
 800f416:	f003 0307 	and.w	r3, r3, #7
 800f41a:	4a04      	ldr	r2, [pc, #16]	@ (800f42c <HAL_RCC_GetPCLK1Freq+0x28>)
 800f41c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f420:	f003 031f 	and.w	r3, r3, #31
 800f424:	fa24 f303 	lsr.w	r3, r4, r3
}
 800f428:	4618      	mov	r0, r3
 800f42a:	bd98      	pop	{r3, r4, r7, pc}
 800f42c:	0801cb54 	.word	0x0801cb54

0800f430 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f430:	b598      	push	{r3, r4, r7, lr}
 800f432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800f434:	f7ff ffd2 	bl	800f3dc <HAL_RCC_GetHCLKFreq>
 800f438:	4604      	mov	r4, r0
 800f43a:	f7ff f9e5 	bl	800e808 <LL_RCC_GetAPB2Prescaler>
 800f43e:	4603      	mov	r3, r0
 800f440:	0adb      	lsrs	r3, r3, #11
 800f442:	f003 0307 	and.w	r3, r3, #7
 800f446:	4a04      	ldr	r2, [pc, #16]	@ (800f458 <HAL_RCC_GetPCLK2Freq+0x28>)
 800f448:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f44c:	f003 031f 	and.w	r3, r3, #31
 800f450:	fa24 f303 	lsr.w	r3, r4, r3
}
 800f454:	4618      	mov	r0, r3
 800f456:	bd98      	pop	{r3, r4, r7, pc}
 800f458:	0801cb54 	.word	0x0801cb54

0800f45c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800f45c:	b590      	push	{r4, r7, lr}
 800f45e:	b085      	sub	sp, #20
 800f460:	af00      	add	r7, sp, #0
 800f462:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	2bb0      	cmp	r3, #176	@ 0xb0
 800f468:	d903      	bls.n	800f472 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800f46a:	4b15      	ldr	r3, [pc, #84]	@ (800f4c0 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800f46c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f46e:	60fb      	str	r3, [r7, #12]
 800f470:	e007      	b.n	800f482 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	091b      	lsrs	r3, r3, #4
 800f476:	f003 030f 	and.w	r3, r3, #15
 800f47a:	4a11      	ldr	r2, [pc, #68]	@ (800f4c0 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800f47c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f480:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800f482:	f7ff f9a7 	bl	800e7d4 <LL_RCC_GetAHB4Prescaler>
 800f486:	4603      	mov	r3, r0
 800f488:	091b      	lsrs	r3, r3, #4
 800f48a:	f003 030f 	and.w	r3, r3, #15
 800f48e:	4a0d      	ldr	r2, [pc, #52]	@ (800f4c4 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800f490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f494:	68fa      	ldr	r2, [r7, #12]
 800f496:	fbb2 f3f3 	udiv	r3, r2, r3
 800f49a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800f49c:	68bb      	ldr	r3, [r7, #8]
 800f49e:	4a0a      	ldr	r2, [pc, #40]	@ (800f4c8 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800f4a0:	fba2 2303 	umull	r2, r3, r2, r3
 800f4a4:	0c9c      	lsrs	r4, r3, #18
 800f4a6:	f7fe fee5 	bl	800e274 <HAL_PWREx_GetVoltageRange>
 800f4aa:	4603      	mov	r3, r0
 800f4ac:	4619      	mov	r1, r3
 800f4ae:	4620      	mov	r0, r4
 800f4b0:	f000 f80c 	bl	800f4cc <RCC_SetFlashLatency>
 800f4b4:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	3714      	adds	r7, #20
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	bd90      	pop	{r4, r7, pc}
 800f4be:	bf00      	nop
 800f4c0:	0801cb74 	.word	0x0801cb74
 800f4c4:	0801cb14 	.word	0x0801cb14
 800f4c8:	431bde83 	.word	0x431bde83

0800f4cc <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800f4cc:	b590      	push	{r4, r7, lr}
 800f4ce:	b093      	sub	sp, #76	@ 0x4c
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
 800f4d4:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800f4d6:	4b37      	ldr	r3, [pc, #220]	@ (800f5b4 <RCC_SetFlashLatency+0xe8>)
 800f4d8:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800f4dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f4de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800f4e2:	4a35      	ldr	r2, [pc, #212]	@ (800f5b8 <RCC_SetFlashLatency+0xec>)
 800f4e4:	f107 031c 	add.w	r3, r7, #28
 800f4e8:	ca07      	ldmia	r2, {r0, r1, r2}
 800f4ea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800f4ee:	4b33      	ldr	r3, [pc, #204]	@ (800f5bc <RCC_SetFlashLatency+0xf0>)
 800f4f0:	f107 040c 	add.w	r4, r7, #12
 800f4f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f4f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f504:	d11a      	bne.n	800f53c <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800f506:	2300      	movs	r3, #0
 800f508:	643b      	str	r3, [r7, #64]	@ 0x40
 800f50a:	e013      	b.n	800f534 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800f50c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f50e:	009b      	lsls	r3, r3, #2
 800f510:	3348      	adds	r3, #72	@ 0x48
 800f512:	443b      	add	r3, r7
 800f514:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800f518:	687a      	ldr	r2, [r7, #4]
 800f51a:	429a      	cmp	r2, r3
 800f51c:	d807      	bhi.n	800f52e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800f51e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f520:	009b      	lsls	r3, r3, #2
 800f522:	3348      	adds	r3, #72	@ 0x48
 800f524:	443b      	add	r3, r7
 800f526:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800f52a:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800f52c:	e020      	b.n	800f570 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800f52e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f530:	3301      	adds	r3, #1
 800f532:	643b      	str	r3, [r7, #64]	@ 0x40
 800f534:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f536:	2b03      	cmp	r3, #3
 800f538:	d9e8      	bls.n	800f50c <RCC_SetFlashLatency+0x40>
 800f53a:	e019      	b.n	800f570 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800f53c:	2300      	movs	r3, #0
 800f53e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f540:	e013      	b.n	800f56a <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800f542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f544:	009b      	lsls	r3, r3, #2
 800f546:	3348      	adds	r3, #72	@ 0x48
 800f548:	443b      	add	r3, r7
 800f54a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800f54e:	687a      	ldr	r2, [r7, #4]
 800f550:	429a      	cmp	r2, r3
 800f552:	d807      	bhi.n	800f564 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800f554:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f556:	009b      	lsls	r3, r3, #2
 800f558:	3348      	adds	r3, #72	@ 0x48
 800f55a:	443b      	add	r3, r7
 800f55c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800f560:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800f562:	e005      	b.n	800f570 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800f564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f566:	3301      	adds	r3, #1
 800f568:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f56a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f56c:	2b02      	cmp	r3, #2
 800f56e:	d9e8      	bls.n	800f542 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800f570:	4b13      	ldr	r3, [pc, #76]	@ (800f5c0 <RCC_SetFlashLatency+0xf4>)
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	f023 0207 	bic.w	r2, r3, #7
 800f578:	4911      	ldr	r1, [pc, #68]	@ (800f5c0 <RCC_SetFlashLatency+0xf4>)
 800f57a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f57c:	4313      	orrs	r3, r2
 800f57e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f580:	f7f9 fd02 	bl	8008f88 <HAL_GetTick>
 800f584:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800f586:	e008      	b.n	800f59a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800f588:	f7f9 fcfe 	bl	8008f88 <HAL_GetTick>
 800f58c:	4602      	mov	r2, r0
 800f58e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f590:	1ad3      	subs	r3, r2, r3
 800f592:	2b02      	cmp	r3, #2
 800f594:	d901      	bls.n	800f59a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800f596:	2303      	movs	r3, #3
 800f598:	e007      	b.n	800f5aa <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800f59a:	4b09      	ldr	r3, [pc, #36]	@ (800f5c0 <RCC_SetFlashLatency+0xf4>)
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	f003 0307 	and.w	r3, r3, #7
 800f5a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f5a4:	429a      	cmp	r2, r3
 800f5a6:	d1ef      	bne.n	800f588 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800f5a8:	2300      	movs	r3, #0
}
 800f5aa:	4618      	mov	r0, r3
 800f5ac:	374c      	adds	r7, #76	@ 0x4c
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	bd90      	pop	{r4, r7, pc}
 800f5b2:	bf00      	nop
 800f5b4:	0801aa0c 	.word	0x0801aa0c
 800f5b8:	0801aa1c 	.word	0x0801aa1c
 800f5bc:	0801aa28 	.word	0x0801aa28
 800f5c0:	58004000 	.word	0x58004000

0800f5c4 <LL_RCC_LSE_IsEnabled>:
{
 800f5c4:	b480      	push	{r7}
 800f5c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800f5c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f5cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f5d0:	f003 0301 	and.w	r3, r3, #1
 800f5d4:	2b01      	cmp	r3, #1
 800f5d6:	d101      	bne.n	800f5dc <LL_RCC_LSE_IsEnabled+0x18>
 800f5d8:	2301      	movs	r3, #1
 800f5da:	e000      	b.n	800f5de <LL_RCC_LSE_IsEnabled+0x1a>
 800f5dc:	2300      	movs	r3, #0
}
 800f5de:	4618      	mov	r0, r3
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e6:	4770      	bx	lr

0800f5e8 <LL_RCC_LSE_IsReady>:
{
 800f5e8:	b480      	push	{r7}
 800f5ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800f5ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f5f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f5f4:	f003 0302 	and.w	r3, r3, #2
 800f5f8:	2b02      	cmp	r3, #2
 800f5fa:	d101      	bne.n	800f600 <LL_RCC_LSE_IsReady+0x18>
 800f5fc:	2301      	movs	r3, #1
 800f5fe:	e000      	b.n	800f602 <LL_RCC_LSE_IsReady+0x1a>
 800f600:	2300      	movs	r3, #0
}
 800f602:	4618      	mov	r0, r3
 800f604:	46bd      	mov	sp, r7
 800f606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f60a:	4770      	bx	lr

0800f60c <LL_RCC_SetRFWKPClockSource>:
{
 800f60c:	b480      	push	{r7}
 800f60e:	b083      	sub	sp, #12
 800f610:	af00      	add	r7, sp, #0
 800f612:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800f614:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f618:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f61c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800f620:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	4313      	orrs	r3, r2
 800f628:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800f62c:	bf00      	nop
 800f62e:	370c      	adds	r7, #12
 800f630:	46bd      	mov	sp, r7
 800f632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f636:	4770      	bx	lr

0800f638 <LL_RCC_SetSMPSClockSource>:
{
 800f638:	b480      	push	{r7}
 800f63a:	b083      	sub	sp, #12
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800f640:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f646:	f023 0203 	bic.w	r2, r3, #3
 800f64a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	4313      	orrs	r3, r2
 800f652:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800f654:	bf00      	nop
 800f656:	370c      	adds	r7, #12
 800f658:	46bd      	mov	sp, r7
 800f65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65e:	4770      	bx	lr

0800f660 <LL_RCC_SetSMPSPrescaler>:
{
 800f660:	b480      	push	{r7}
 800f662:	b083      	sub	sp, #12
 800f664:	af00      	add	r7, sp, #0
 800f666:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800f668:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f66c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f66e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800f672:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	4313      	orrs	r3, r2
 800f67a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800f67c:	bf00      	nop
 800f67e:	370c      	adds	r7, #12
 800f680:	46bd      	mov	sp, r7
 800f682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f686:	4770      	bx	lr

0800f688 <LL_RCC_SetUSARTClockSource>:
{
 800f688:	b480      	push	{r7}
 800f68a:	b083      	sub	sp, #12
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800f690:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f698:	f023 0203 	bic.w	r2, r3, #3
 800f69c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	4313      	orrs	r3, r2
 800f6a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800f6a8:	bf00      	nop
 800f6aa:	370c      	adds	r7, #12
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b2:	4770      	bx	lr

0800f6b4 <LL_RCC_SetLPUARTClockSource>:
{
 800f6b4:	b480      	push	{r7}
 800f6b6:	b083      	sub	sp, #12
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800f6bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f6c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f6c4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800f6c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	4313      	orrs	r3, r2
 800f6d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800f6d4:	bf00      	nop
 800f6d6:	370c      	adds	r7, #12
 800f6d8:	46bd      	mov	sp, r7
 800f6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6de:	4770      	bx	lr

0800f6e0 <LL_RCC_SetI2CClockSource>:
{
 800f6e0:	b480      	push	{r7}
 800f6e2:	b083      	sub	sp, #12
 800f6e4:	af00      	add	r7, sp, #0
 800f6e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800f6e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f6ec:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	091b      	lsrs	r3, r3, #4
 800f6f4:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800f6f8:	43db      	mvns	r3, r3
 800f6fa:	401a      	ands	r2, r3
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	011b      	lsls	r3, r3, #4
 800f700:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800f704:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f708:	4313      	orrs	r3, r2
 800f70a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800f70e:	bf00      	nop
 800f710:	370c      	adds	r7, #12
 800f712:	46bd      	mov	sp, r7
 800f714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f718:	4770      	bx	lr

0800f71a <LL_RCC_SetLPTIMClockSource>:
{
 800f71a:	b480      	push	{r7}
 800f71c:	b083      	sub	sp, #12
 800f71e:	af00      	add	r7, sp, #0
 800f720:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800f722:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f726:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	0c1b      	lsrs	r3, r3, #16
 800f72e:	041b      	lsls	r3, r3, #16
 800f730:	43db      	mvns	r3, r3
 800f732:	401a      	ands	r2, r3
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	041b      	lsls	r3, r3, #16
 800f738:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f73c:	4313      	orrs	r3, r2
 800f73e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800f742:	bf00      	nop
 800f744:	370c      	adds	r7, #12
 800f746:	46bd      	mov	sp, r7
 800f748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74c:	4770      	bx	lr

0800f74e <LL_RCC_SetSAIClockSource>:
{
 800f74e:	b480      	push	{r7}
 800f750:	b083      	sub	sp, #12
 800f752:	af00      	add	r7, sp, #0
 800f754:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800f756:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f75a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f75e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800f762:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	4313      	orrs	r3, r2
 800f76a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800f76e:	bf00      	nop
 800f770:	370c      	adds	r7, #12
 800f772:	46bd      	mov	sp, r7
 800f774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f778:	4770      	bx	lr

0800f77a <LL_RCC_SetRNGClockSource>:
{
 800f77a:	b480      	push	{r7}
 800f77c:	b083      	sub	sp, #12
 800f77e:	af00      	add	r7, sp, #0
 800f780:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800f782:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f78a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800f78e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	4313      	orrs	r3, r2
 800f796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800f79a:	bf00      	nop
 800f79c:	370c      	adds	r7, #12
 800f79e:	46bd      	mov	sp, r7
 800f7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a4:	4770      	bx	lr

0800f7a6 <LL_RCC_SetCLK48ClockSource>:
{
 800f7a6:	b480      	push	{r7}
 800f7a8:	b083      	sub	sp, #12
 800f7aa:	af00      	add	r7, sp, #0
 800f7ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800f7ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f7b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f7b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800f7ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	4313      	orrs	r3, r2
 800f7c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800f7c6:	bf00      	nop
 800f7c8:	370c      	adds	r7, #12
 800f7ca:	46bd      	mov	sp, r7
 800f7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d0:	4770      	bx	lr

0800f7d2 <LL_RCC_SetUSBClockSource>:
{
 800f7d2:	b580      	push	{r7, lr}
 800f7d4:	b082      	sub	sp, #8
 800f7d6:	af00      	add	r7, sp, #0
 800f7d8:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800f7da:	6878      	ldr	r0, [r7, #4]
 800f7dc:	f7ff ffe3 	bl	800f7a6 <LL_RCC_SetCLK48ClockSource>
}
 800f7e0:	bf00      	nop
 800f7e2:	3708      	adds	r7, #8
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	bd80      	pop	{r7, pc}

0800f7e8 <LL_RCC_SetADCClockSource>:
{
 800f7e8:	b480      	push	{r7}
 800f7ea:	b083      	sub	sp, #12
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800f7f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f7f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f7f8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800f7fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	4313      	orrs	r3, r2
 800f804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800f808:	bf00      	nop
 800f80a:	370c      	adds	r7, #12
 800f80c:	46bd      	mov	sp, r7
 800f80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f812:	4770      	bx	lr

0800f814 <LL_RCC_SetRTCClockSource>:
{
 800f814:	b480      	push	{r7}
 800f816:	b083      	sub	sp, #12
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800f81c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f824:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f828:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	4313      	orrs	r3, r2
 800f830:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800f834:	bf00      	nop
 800f836:	370c      	adds	r7, #12
 800f838:	46bd      	mov	sp, r7
 800f83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f83e:	4770      	bx	lr

0800f840 <LL_RCC_GetRTCClockSource>:
{
 800f840:	b480      	push	{r7}
 800f842:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800f844:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f84c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800f850:	4618      	mov	r0, r3
 800f852:	46bd      	mov	sp, r7
 800f854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f858:	4770      	bx	lr

0800f85a <LL_RCC_ForceBackupDomainReset>:
{
 800f85a:	b480      	push	{r7}
 800f85c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800f85e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f866:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800f86a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f86e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800f872:	bf00      	nop
 800f874:	46bd      	mov	sp, r7
 800f876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f87a:	4770      	bx	lr

0800f87c <LL_RCC_ReleaseBackupDomainReset>:
{
 800f87c:	b480      	push	{r7}
 800f87e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800f880:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f888:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800f88c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800f894:	bf00      	nop
 800f896:	46bd      	mov	sp, r7
 800f898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f89c:	4770      	bx	lr

0800f89e <LL_RCC_PLLSAI1_Enable>:
{
 800f89e:	b480      	push	{r7}
 800f8a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800f8a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800f8ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f8b0:	6013      	str	r3, [r2, #0]
}
 800f8b2:	bf00      	nop
 800f8b4:	46bd      	mov	sp, r7
 800f8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ba:	4770      	bx	lr

0800f8bc <LL_RCC_PLLSAI1_Disable>:
{
 800f8bc:	b480      	push	{r7}
 800f8be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800f8c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800f8ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f8ce:	6013      	str	r3, [r2, #0]
}
 800f8d0:	bf00      	nop
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d8:	4770      	bx	lr

0800f8da <LL_RCC_PLLSAI1_IsReady>:
{
 800f8da:	b480      	push	{r7}
 800f8dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800f8de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f8e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f8ec:	d101      	bne.n	800f8f2 <LL_RCC_PLLSAI1_IsReady+0x18>
 800f8ee:	2301      	movs	r3, #1
 800f8f0:	e000      	b.n	800f8f4 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800f8f2:	2300      	movs	r3, #0
}
 800f8f4:	4618      	mov	r0, r3
 800f8f6:	46bd      	mov	sp, r7
 800f8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fc:	4770      	bx	lr

0800f8fe <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f8fe:	b580      	push	{r7, lr}
 800f900:	b088      	sub	sp, #32
 800f902:	af00      	add	r7, sp, #0
 800f904:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800f906:	2300      	movs	r3, #0
 800f908:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800f90a:	2300      	movs	r3, #0
 800f90c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f916:	2b00      	cmp	r3, #0
 800f918:	d034      	beq.n	800f984 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f91e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800f922:	d021      	beq.n	800f968 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800f924:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800f928:	d81b      	bhi.n	800f962 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f92a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f92e:	d01d      	beq.n	800f96c <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800f930:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f934:	d815      	bhi.n	800f962 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f936:	2b00      	cmp	r3, #0
 800f938:	d00b      	beq.n	800f952 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800f93a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f93e:	d110      	bne.n	800f962 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800f940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f944:	68db      	ldr	r3, [r3, #12]
 800f946:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800f94a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f94e:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800f950:	e00d      	b.n	800f96e <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	3304      	adds	r3, #4
 800f956:	4618      	mov	r0, r3
 800f958:	f000 f947 	bl	800fbea <RCCEx_PLLSAI1_ConfigNP>
 800f95c:	4603      	mov	r3, r0
 800f95e:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800f960:	e005      	b.n	800f96e <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800f962:	2301      	movs	r3, #1
 800f964:	77fb      	strb	r3, [r7, #31]
        break;
 800f966:	e002      	b.n	800f96e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800f968:	bf00      	nop
 800f96a:	e000      	b.n	800f96e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800f96c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f96e:	7ffb      	ldrb	r3, [r7, #31]
 800f970:	2b00      	cmp	r3, #0
 800f972:	d105      	bne.n	800f980 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f978:	4618      	mov	r0, r3
 800f97a:	f7ff fee8 	bl	800f74e <LL_RCC_SetSAIClockSource>
 800f97e:	e001      	b.n	800f984 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f980:	7ffb      	ldrb	r3, [r7, #31]
 800f982:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d046      	beq.n	800fa1e <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800f990:	f7ff ff56 	bl	800f840 <LL_RCC_GetRTCClockSource>
 800f994:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f99a:	69ba      	ldr	r2, [r7, #24]
 800f99c:	429a      	cmp	r2, r3
 800f99e:	d03c      	beq.n	800fa1a <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800f9a0:	f7fe fc58 	bl	800e254 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800f9a4:	69bb      	ldr	r3, [r7, #24]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d105      	bne.n	800f9b6 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	f7ff ff30 	bl	800f814 <LL_RCC_SetRTCClockSource>
 800f9b4:	e02e      	b.n	800fa14 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800f9b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f9ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9be:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800f9c0:	f7ff ff4b 	bl	800f85a <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800f9c4:	f7ff ff5a 	bl	800f87c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800f9c8:	697b      	ldr	r3, [r7, #20]
 800f9ca:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9d2:	4313      	orrs	r3, r2
 800f9d4:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800f9d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800f9da:	697b      	ldr	r3, [r7, #20]
 800f9dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800f9e0:	f7ff fdf0 	bl	800f5c4 <LL_RCC_LSE_IsEnabled>
 800f9e4:	4603      	mov	r3, r0
 800f9e6:	2b01      	cmp	r3, #1
 800f9e8:	d114      	bne.n	800fa14 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800f9ea:	f7f9 facd 	bl	8008f88 <HAL_GetTick>
 800f9ee:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800f9f0:	e00b      	b.n	800fa0a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f9f2:	f7f9 fac9 	bl	8008f88 <HAL_GetTick>
 800f9f6:	4602      	mov	r2, r0
 800f9f8:	693b      	ldr	r3, [r7, #16]
 800f9fa:	1ad3      	subs	r3, r2, r3
 800f9fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fa00:	4293      	cmp	r3, r2
 800fa02:	d902      	bls.n	800fa0a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800fa04:	2303      	movs	r3, #3
 800fa06:	77fb      	strb	r3, [r7, #31]
              break;
 800fa08:	e004      	b.n	800fa14 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800fa0a:	f7ff fded 	bl	800f5e8 <LL_RCC_LSE_IsReady>
 800fa0e:	4603      	mov	r3, r0
 800fa10:	2b01      	cmp	r3, #1
 800fa12:	d1ee      	bne.n	800f9f2 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800fa14:	7ffb      	ldrb	r3, [r7, #31]
 800fa16:	77bb      	strb	r3, [r7, #30]
 800fa18:	e001      	b.n	800fa1e <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa1a:	7ffb      	ldrb	r3, [r7, #31]
 800fa1c:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	f003 0301 	and.w	r3, r3, #1
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d004      	beq.n	800fa34 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	699b      	ldr	r3, [r3, #24]
 800fa2e:	4618      	mov	r0, r3
 800fa30:	f7ff fe2a 	bl	800f688 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	f003 0302 	and.w	r3, r3, #2
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d004      	beq.n	800fa4a <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	69db      	ldr	r3, [r3, #28]
 800fa44:	4618      	mov	r0, r3
 800fa46:	f7ff fe35 	bl	800f6b4 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	f003 0310 	and.w	r3, r3, #16
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d004      	beq.n	800fa60 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa5a:	4618      	mov	r0, r3
 800fa5c:	f7ff fe5d 	bl	800f71a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	f003 0320 	and.w	r3, r3, #32
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d004      	beq.n	800fa76 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa70:	4618      	mov	r0, r3
 800fa72:	f7ff fe52 	bl	800f71a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	f003 0304 	and.w	r3, r3, #4
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d004      	beq.n	800fa8c <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	6a1b      	ldr	r3, [r3, #32]
 800fa86:	4618      	mov	r0, r3
 800fa88:	f7ff fe2a 	bl	800f6e0 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	f003 0308 	and.w	r3, r3, #8
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d004      	beq.n	800faa2 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa9c:	4618      	mov	r0, r3
 800fa9e:	f7ff fe1f 	bl	800f6e0 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d022      	beq.n	800faf4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fab2:	4618      	mov	r0, r3
 800fab4:	f7ff fe8d 	bl	800f7d2 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fabc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fac0:	d107      	bne.n	800fad2 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800fac2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fac6:	68db      	ldr	r3, [r3, #12]
 800fac8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800facc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800fad0:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fad6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800fada:	d10b      	bne.n	800faf4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	3304      	adds	r3, #4
 800fae0:	4618      	mov	r0, r3
 800fae2:	f000 f8dd 	bl	800fca0 <RCCEx_PLLSAI1_ConfigNQ>
 800fae6:	4603      	mov	r3, r0
 800fae8:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800faea:	7ffb      	ldrb	r3, [r7, #31]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d001      	beq.n	800faf4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800faf0:	7ffb      	ldrb	r3, [r7, #31]
 800faf2:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d02b      	beq.n	800fb58 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb08:	d008      	beq.n	800fb1c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fb12:	d003      	beq.n	800fb1c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d105      	bne.n	800fb28 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb20:	4618      	mov	r0, r3
 800fb22:	f7ff fe2a 	bl	800f77a <LL_RCC_SetRNGClockSource>
 800fb26:	e00a      	b.n	800fb3e <HAL_RCCEx_PeriphCLKConfig+0x240>
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fb30:	60fb      	str	r3, [r7, #12]
 800fb32:	2000      	movs	r0, #0
 800fb34:	f7ff fe21 	bl	800f77a <LL_RCC_SetRNGClockSource>
 800fb38:	68f8      	ldr	r0, [r7, #12]
 800fb3a:	f7ff fe34 	bl	800f7a6 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb42:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800fb46:	d107      	bne.n	800fb58 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800fb48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fb4c:	68db      	ldr	r3, [r3, #12]
 800fb4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800fb52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800fb56:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	d022      	beq.n	800fbaa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb68:	4618      	mov	r0, r3
 800fb6a:	f7ff fe3d 	bl	800f7e8 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb76:	d107      	bne.n	800fb88 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800fb78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fb7c:	68db      	ldr	r3, [r3, #12]
 800fb7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800fb82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fb86:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fb90:	d10b      	bne.n	800fbaa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	3304      	adds	r3, #4
 800fb96:	4618      	mov	r0, r3
 800fb98:	f000 f8dd 	bl	800fd56 <RCCEx_PLLSAI1_ConfigNR>
 800fb9c:	4603      	mov	r3, r0
 800fb9e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800fba0:	7ffb      	ldrb	r3, [r7, #31]
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	d001      	beq.n	800fbaa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800fba6:	7ffb      	ldrb	r3, [r7, #31]
 800fba8:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d004      	beq.n	800fbc0 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fbba:	4618      	mov	r0, r3
 800fbbc:	f7ff fd26 	bl	800f60c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d009      	beq.n	800fbe0 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fbd0:	4618      	mov	r0, r3
 800fbd2:	f7ff fd45 	bl	800f660 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fbda:	4618      	mov	r0, r3
 800fbdc:	f7ff fd2c 	bl	800f638 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800fbe0:	7fbb      	ldrb	r3, [r7, #30]
}
 800fbe2:	4618      	mov	r0, r3
 800fbe4:	3720      	adds	r7, #32
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	bd80      	pop	{r7, pc}

0800fbea <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800fbea:	b580      	push	{r7, lr}
 800fbec:	b084      	sub	sp, #16
 800fbee:	af00      	add	r7, sp, #0
 800fbf0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800fbf6:	f7ff fe61 	bl	800f8bc <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800fbfa:	f7f9 f9c5 	bl	8008f88 <HAL_GetTick>
 800fbfe:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800fc00:	e009      	b.n	800fc16 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800fc02:	f7f9 f9c1 	bl	8008f88 <HAL_GetTick>
 800fc06:	4602      	mov	r2, r0
 800fc08:	68bb      	ldr	r3, [r7, #8]
 800fc0a:	1ad3      	subs	r3, r2, r3
 800fc0c:	2b02      	cmp	r3, #2
 800fc0e:	d902      	bls.n	800fc16 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800fc10:	2303      	movs	r3, #3
 800fc12:	73fb      	strb	r3, [r7, #15]
      break;
 800fc14:	e004      	b.n	800fc20 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800fc16:	f7ff fe60 	bl	800f8da <LL_RCC_PLLSAI1_IsReady>
 800fc1a:	4603      	mov	r3, r0
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d1f0      	bne.n	800fc02 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800fc20:	7bfb      	ldrb	r3, [r7, #15]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d137      	bne.n	800fc96 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800fc26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fc2a:	691b      	ldr	r3, [r3, #16]
 800fc2c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	021b      	lsls	r3, r3, #8
 800fc36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800fc3a:	4313      	orrs	r3, r2
 800fc3c:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800fc3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fc42:	691b      	ldr	r3, [r3, #16]
 800fc44:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	685b      	ldr	r3, [r3, #4]
 800fc4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800fc50:	4313      	orrs	r3, r2
 800fc52:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800fc54:	f7ff fe23 	bl	800f89e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fc58:	f7f9 f996 	bl	8008f88 <HAL_GetTick>
 800fc5c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800fc5e:	e009      	b.n	800fc74 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800fc60:	f7f9 f992 	bl	8008f88 <HAL_GetTick>
 800fc64:	4602      	mov	r2, r0
 800fc66:	68bb      	ldr	r3, [r7, #8]
 800fc68:	1ad3      	subs	r3, r2, r3
 800fc6a:	2b02      	cmp	r3, #2
 800fc6c:	d902      	bls.n	800fc74 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800fc6e:	2303      	movs	r3, #3
 800fc70:	73fb      	strb	r3, [r7, #15]
        break;
 800fc72:	e004      	b.n	800fc7e <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800fc74:	f7ff fe31 	bl	800f8da <LL_RCC_PLLSAI1_IsReady>
 800fc78:	4603      	mov	r3, r0
 800fc7a:	2b01      	cmp	r3, #1
 800fc7c:	d1f0      	bne.n	800fc60 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800fc7e:	7bfb      	ldrb	r3, [r7, #15]
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d108      	bne.n	800fc96 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800fc84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fc88:	691a      	ldr	r2, [r3, #16]
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	691b      	ldr	r3, [r3, #16]
 800fc8e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800fc92:	4313      	orrs	r3, r2
 800fc94:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800fc96:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc98:	4618      	mov	r0, r3
 800fc9a:	3710      	adds	r7, #16
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	bd80      	pop	{r7, pc}

0800fca0 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800fca0:	b580      	push	{r7, lr}
 800fca2:	b084      	sub	sp, #16
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800fca8:	2300      	movs	r3, #0
 800fcaa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800fcac:	f7ff fe06 	bl	800f8bc <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800fcb0:	f7f9 f96a 	bl	8008f88 <HAL_GetTick>
 800fcb4:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800fcb6:	e009      	b.n	800fccc <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800fcb8:	f7f9 f966 	bl	8008f88 <HAL_GetTick>
 800fcbc:	4602      	mov	r2, r0
 800fcbe:	68bb      	ldr	r3, [r7, #8]
 800fcc0:	1ad3      	subs	r3, r2, r3
 800fcc2:	2b02      	cmp	r3, #2
 800fcc4:	d902      	bls.n	800fccc <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800fcc6:	2303      	movs	r3, #3
 800fcc8:	73fb      	strb	r3, [r7, #15]
      break;
 800fcca:	e004      	b.n	800fcd6 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800fccc:	f7ff fe05 	bl	800f8da <LL_RCC_PLLSAI1_IsReady>
 800fcd0:	4603      	mov	r3, r0
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d1f0      	bne.n	800fcb8 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800fcd6:	7bfb      	ldrb	r3, [r7, #15]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d137      	bne.n	800fd4c <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800fcdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fce0:	691b      	ldr	r3, [r3, #16]
 800fce2:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	021b      	lsls	r3, r3, #8
 800fcec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800fcf0:	4313      	orrs	r3, r2
 800fcf2:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800fcf4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fcf8:	691b      	ldr	r3, [r3, #16]
 800fcfa:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	689b      	ldr	r3, [r3, #8]
 800fd02:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800fd06:	4313      	orrs	r3, r2
 800fd08:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800fd0a:	f7ff fdc8 	bl	800f89e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fd0e:	f7f9 f93b 	bl	8008f88 <HAL_GetTick>
 800fd12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800fd14:	e009      	b.n	800fd2a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800fd16:	f7f9 f937 	bl	8008f88 <HAL_GetTick>
 800fd1a:	4602      	mov	r2, r0
 800fd1c:	68bb      	ldr	r3, [r7, #8]
 800fd1e:	1ad3      	subs	r3, r2, r3
 800fd20:	2b02      	cmp	r3, #2
 800fd22:	d902      	bls.n	800fd2a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800fd24:	2303      	movs	r3, #3
 800fd26:	73fb      	strb	r3, [r7, #15]
        break;
 800fd28:	e004      	b.n	800fd34 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800fd2a:	f7ff fdd6 	bl	800f8da <LL_RCC_PLLSAI1_IsReady>
 800fd2e:	4603      	mov	r3, r0
 800fd30:	2b01      	cmp	r3, #1
 800fd32:	d1f0      	bne.n	800fd16 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800fd34:	7bfb      	ldrb	r3, [r7, #15]
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d108      	bne.n	800fd4c <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800fd3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fd3e:	691a      	ldr	r2, [r3, #16]
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	691b      	ldr	r3, [r3, #16]
 800fd44:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800fd48:	4313      	orrs	r3, r2
 800fd4a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800fd4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd4e:	4618      	mov	r0, r3
 800fd50:	3710      	adds	r7, #16
 800fd52:	46bd      	mov	sp, r7
 800fd54:	bd80      	pop	{r7, pc}

0800fd56 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800fd56:	b580      	push	{r7, lr}
 800fd58:	b084      	sub	sp, #16
 800fd5a:	af00      	add	r7, sp, #0
 800fd5c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800fd5e:	2300      	movs	r3, #0
 800fd60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800fd62:	f7ff fdab 	bl	800f8bc <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800fd66:	f7f9 f90f 	bl	8008f88 <HAL_GetTick>
 800fd6a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800fd6c:	e009      	b.n	800fd82 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800fd6e:	f7f9 f90b 	bl	8008f88 <HAL_GetTick>
 800fd72:	4602      	mov	r2, r0
 800fd74:	68bb      	ldr	r3, [r7, #8]
 800fd76:	1ad3      	subs	r3, r2, r3
 800fd78:	2b02      	cmp	r3, #2
 800fd7a:	d902      	bls.n	800fd82 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800fd7c:	2303      	movs	r3, #3
 800fd7e:	73fb      	strb	r3, [r7, #15]
      break;
 800fd80:	e004      	b.n	800fd8c <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800fd82:	f7ff fdaa 	bl	800f8da <LL_RCC_PLLSAI1_IsReady>
 800fd86:	4603      	mov	r3, r0
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d1f0      	bne.n	800fd6e <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800fd8c:	7bfb      	ldrb	r3, [r7, #15]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d137      	bne.n	800fe02 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800fd92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fd96:	691b      	ldr	r3, [r3, #16]
 800fd98:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	021b      	lsls	r3, r3, #8
 800fda2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800fda6:	4313      	orrs	r3, r2
 800fda8:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800fdaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fdae:	691b      	ldr	r3, [r3, #16]
 800fdb0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	68db      	ldr	r3, [r3, #12]
 800fdb8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800fdbc:	4313      	orrs	r3, r2
 800fdbe:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800fdc0:	f7ff fd6d 	bl	800f89e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fdc4:	f7f9 f8e0 	bl	8008f88 <HAL_GetTick>
 800fdc8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800fdca:	e009      	b.n	800fde0 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800fdcc:	f7f9 f8dc 	bl	8008f88 <HAL_GetTick>
 800fdd0:	4602      	mov	r2, r0
 800fdd2:	68bb      	ldr	r3, [r7, #8]
 800fdd4:	1ad3      	subs	r3, r2, r3
 800fdd6:	2b02      	cmp	r3, #2
 800fdd8:	d902      	bls.n	800fde0 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800fdda:	2303      	movs	r3, #3
 800fddc:	73fb      	strb	r3, [r7, #15]
        break;
 800fdde:	e004      	b.n	800fdea <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800fde0:	f7ff fd7b 	bl	800f8da <LL_RCC_PLLSAI1_IsReady>
 800fde4:	4603      	mov	r3, r0
 800fde6:	2b01      	cmp	r3, #1
 800fde8:	d1f0      	bne.n	800fdcc <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800fdea:	7bfb      	ldrb	r3, [r7, #15]
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d108      	bne.n	800fe02 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800fdf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800fdf4:	691a      	ldr	r2, [r3, #16]
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	691b      	ldr	r3, [r3, #16]
 800fdfa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800fdfe:	4313      	orrs	r3, r2
 800fe00:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800fe02:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe04:	4618      	mov	r0, r3
 800fe06:	3710      	adds	r7, #16
 800fe08:	46bd      	mov	sp, r7
 800fe0a:	bd80      	pop	{r7, pc}

0800fe0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800fe0c:	b580      	push	{r7, lr}
 800fe0e:	b082      	sub	sp, #8
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d101      	bne.n	800fe1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800fe1a:	2301      	movs	r3, #1
 800fe1c:	e049      	b.n	800feb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800fe24:	b2db      	uxtb	r3, r3
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d106      	bne.n	800fe38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	2200      	movs	r2, #0
 800fe2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800fe32:	6878      	ldr	r0, [r7, #4]
 800fe34:	f7f8 fcbc 	bl	80087b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	2202      	movs	r2, #2
 800fe3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	681a      	ldr	r2, [r3, #0]
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	3304      	adds	r3, #4
 800fe48:	4619      	mov	r1, r3
 800fe4a:	4610      	mov	r0, r2
 800fe4c:	f000 fa7c 	bl	8010348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	2201      	movs	r2, #1
 800fe54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	2201      	movs	r2, #1
 800fe5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	2201      	movs	r2, #1
 800fe64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	2201      	movs	r2, #1
 800fe6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	2201      	movs	r2, #1
 800fe74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	2201      	movs	r2, #1
 800fe7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	2201      	movs	r2, #1
 800fe84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	2201      	movs	r2, #1
 800fe8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	2201      	movs	r2, #1
 800fe94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	2201      	movs	r2, #1
 800fe9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	2201      	movs	r2, #1
 800fea4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	2201      	movs	r2, #1
 800feac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800feb0:	2300      	movs	r3, #0
}
 800feb2:	4618      	mov	r0, r3
 800feb4:	3708      	adds	r7, #8
 800feb6:	46bd      	mov	sp, r7
 800feb8:	bd80      	pop	{r7, pc}
	...

0800febc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800febc:	b480      	push	{r7}
 800febe:	b085      	sub	sp, #20
 800fec0:	af00      	add	r7, sp, #0
 800fec2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800feca:	b2db      	uxtb	r3, r3
 800fecc:	2b01      	cmp	r3, #1
 800fece:	d001      	beq.n	800fed4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800fed0:	2301      	movs	r3, #1
 800fed2:	e036      	b.n	800ff42 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	2202      	movs	r2, #2
 800fed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	68da      	ldr	r2, [r3, #12]
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	f042 0201 	orr.w	r2, r2, #1
 800feea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	4a17      	ldr	r2, [pc, #92]	@ (800ff50 <HAL_TIM_Base_Start_IT+0x94>)
 800fef2:	4293      	cmp	r3, r2
 800fef4:	d004      	beq.n	800ff00 <HAL_TIM_Base_Start_IT+0x44>
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fefe:	d115      	bne.n	800ff2c <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	689a      	ldr	r2, [r3, #8]
 800ff06:	4b13      	ldr	r3, [pc, #76]	@ (800ff54 <HAL_TIM_Base_Start_IT+0x98>)
 800ff08:	4013      	ands	r3, r2
 800ff0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	2b06      	cmp	r3, #6
 800ff10:	d015      	beq.n	800ff3e <HAL_TIM_Base_Start_IT+0x82>
 800ff12:	68fb      	ldr	r3, [r7, #12]
 800ff14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ff18:	d011      	beq.n	800ff3e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	681a      	ldr	r2, [r3, #0]
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	f042 0201 	orr.w	r2, r2, #1
 800ff28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ff2a:	e008      	b.n	800ff3e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	681a      	ldr	r2, [r3, #0]
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	f042 0201 	orr.w	r2, r2, #1
 800ff3a:	601a      	str	r2, [r3, #0]
 800ff3c:	e000      	b.n	800ff40 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ff3e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ff40:	2300      	movs	r3, #0
}
 800ff42:	4618      	mov	r0, r3
 800ff44:	3714      	adds	r7, #20
 800ff46:	46bd      	mov	sp, r7
 800ff48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4c:	4770      	bx	lr
 800ff4e:	bf00      	nop
 800ff50:	40012c00 	.word	0x40012c00
 800ff54:	00010007 	.word	0x00010007

0800ff58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ff58:	b580      	push	{r7, lr}
 800ff5a:	b084      	sub	sp, #16
 800ff5c:	af00      	add	r7, sp, #0
 800ff5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	68db      	ldr	r3, [r3, #12]
 800ff66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	691b      	ldr	r3, [r3, #16]
 800ff6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ff70:	68bb      	ldr	r3, [r7, #8]
 800ff72:	f003 0302 	and.w	r3, r3, #2
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d020      	beq.n	800ffbc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	f003 0302 	and.w	r3, r3, #2
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d01b      	beq.n	800ffbc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	f06f 0202 	mvn.w	r2, #2
 800ff8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	2201      	movs	r2, #1
 800ff92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	699b      	ldr	r3, [r3, #24]
 800ff9a:	f003 0303 	and.w	r3, r3, #3
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d003      	beq.n	800ffaa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ffa2:	6878      	ldr	r0, [r7, #4]
 800ffa4:	f000 f9b2 	bl	801030c <HAL_TIM_IC_CaptureCallback>
 800ffa8:	e005      	b.n	800ffb6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ffaa:	6878      	ldr	r0, [r7, #4]
 800ffac:	f000 f9a4 	bl	80102f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ffb0:	6878      	ldr	r0, [r7, #4]
 800ffb2:	f000 f9b5 	bl	8010320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	2200      	movs	r2, #0
 800ffba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ffbc:	68bb      	ldr	r3, [r7, #8]
 800ffbe:	f003 0304 	and.w	r3, r3, #4
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d020      	beq.n	8010008 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	f003 0304 	and.w	r3, r3, #4
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d01b      	beq.n	8010008 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	f06f 0204 	mvn.w	r2, #4
 800ffd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	2202      	movs	r2, #2
 800ffde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	699b      	ldr	r3, [r3, #24]
 800ffe6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d003      	beq.n	800fff6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ffee:	6878      	ldr	r0, [r7, #4]
 800fff0:	f000 f98c 	bl	801030c <HAL_TIM_IC_CaptureCallback>
 800fff4:	e005      	b.n	8010002 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fff6:	6878      	ldr	r0, [r7, #4]
 800fff8:	f000 f97e 	bl	80102f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fffc:	6878      	ldr	r0, [r7, #4]
 800fffe:	f000 f98f 	bl	8010320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	2200      	movs	r2, #0
 8010006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8010008:	68bb      	ldr	r3, [r7, #8]
 801000a:	f003 0308 	and.w	r3, r3, #8
 801000e:	2b00      	cmp	r3, #0
 8010010:	d020      	beq.n	8010054 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	f003 0308 	and.w	r3, r3, #8
 8010018:	2b00      	cmp	r3, #0
 801001a:	d01b      	beq.n	8010054 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	f06f 0208 	mvn.w	r2, #8
 8010024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	2204      	movs	r2, #4
 801002a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	69db      	ldr	r3, [r3, #28]
 8010032:	f003 0303 	and.w	r3, r3, #3
 8010036:	2b00      	cmp	r3, #0
 8010038:	d003      	beq.n	8010042 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801003a:	6878      	ldr	r0, [r7, #4]
 801003c:	f000 f966 	bl	801030c <HAL_TIM_IC_CaptureCallback>
 8010040:	e005      	b.n	801004e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010042:	6878      	ldr	r0, [r7, #4]
 8010044:	f000 f958 	bl	80102f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010048:	6878      	ldr	r0, [r7, #4]
 801004a:	f000 f969 	bl	8010320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	2200      	movs	r2, #0
 8010052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8010054:	68bb      	ldr	r3, [r7, #8]
 8010056:	f003 0310 	and.w	r3, r3, #16
 801005a:	2b00      	cmp	r3, #0
 801005c:	d020      	beq.n	80100a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	f003 0310 	and.w	r3, r3, #16
 8010064:	2b00      	cmp	r3, #0
 8010066:	d01b      	beq.n	80100a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	f06f 0210 	mvn.w	r2, #16
 8010070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	2208      	movs	r2, #8
 8010076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	69db      	ldr	r3, [r3, #28]
 801007e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010082:	2b00      	cmp	r3, #0
 8010084:	d003      	beq.n	801008e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010086:	6878      	ldr	r0, [r7, #4]
 8010088:	f000 f940 	bl	801030c <HAL_TIM_IC_CaptureCallback>
 801008c:	e005      	b.n	801009a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801008e:	6878      	ldr	r0, [r7, #4]
 8010090:	f000 f932 	bl	80102f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010094:	6878      	ldr	r0, [r7, #4]
 8010096:	f000 f943 	bl	8010320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	2200      	movs	r2, #0
 801009e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80100a0:	68bb      	ldr	r3, [r7, #8]
 80100a2:	f003 0301 	and.w	r3, r3, #1
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d00c      	beq.n	80100c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	f003 0301 	and.w	r3, r3, #1
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d007      	beq.n	80100c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	f06f 0201 	mvn.w	r2, #1
 80100bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80100be:	6878      	ldr	r0, [r7, #4]
 80100c0:	f7f7 fe56 	bl	8007d70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80100c4:	68bb      	ldr	r3, [r7, #8]
 80100c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d104      	bne.n	80100d8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80100ce:	68bb      	ldr	r3, [r7, #8]
 80100d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d00c      	beq.n	80100f2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d007      	beq.n	80100f2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80100ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80100ec:	6878      	ldr	r0, [r7, #4]
 80100ee:	f000 faa1 	bl	8010634 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80100f2:	68bb      	ldr	r3, [r7, #8]
 80100f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d00c      	beq.n	8010116 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010102:	2b00      	cmp	r3, #0
 8010104:	d007      	beq.n	8010116 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 801010e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010110:	6878      	ldr	r0, [r7, #4]
 8010112:	f000 fa99 	bl	8010648 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8010116:	68bb      	ldr	r3, [r7, #8]
 8010118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801011c:	2b00      	cmp	r3, #0
 801011e:	d00c      	beq.n	801013a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010126:	2b00      	cmp	r3, #0
 8010128:	d007      	beq.n	801013a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8010132:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010134:	6878      	ldr	r0, [r7, #4]
 8010136:	f000 f8fd 	bl	8010334 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801013a:	68bb      	ldr	r3, [r7, #8]
 801013c:	f003 0320 	and.w	r3, r3, #32
 8010140:	2b00      	cmp	r3, #0
 8010142:	d00c      	beq.n	801015e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	f003 0320 	and.w	r3, r3, #32
 801014a:	2b00      	cmp	r3, #0
 801014c:	d007      	beq.n	801015e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	f06f 0220 	mvn.w	r2, #32
 8010156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010158:	6878      	ldr	r0, [r7, #4]
 801015a:	f000 fa61 	bl	8010620 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801015e:	bf00      	nop
 8010160:	3710      	adds	r7, #16
 8010162:	46bd      	mov	sp, r7
 8010164:	bd80      	pop	{r7, pc}

08010166 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8010166:	b580      	push	{r7, lr}
 8010168:	b084      	sub	sp, #16
 801016a:	af00      	add	r7, sp, #0
 801016c:	6078      	str	r0, [r7, #4]
 801016e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010170:	2300      	movs	r3, #0
 8010172:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801017a:	2b01      	cmp	r3, #1
 801017c:	d101      	bne.n	8010182 <HAL_TIM_ConfigClockSource+0x1c>
 801017e:	2302      	movs	r3, #2
 8010180:	e0b6      	b.n	80102f0 <HAL_TIM_ConfigClockSource+0x18a>
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	2201      	movs	r2, #1
 8010186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	2202      	movs	r2, #2
 801018e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	689b      	ldr	r3, [r3, #8]
 8010198:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801019a:	68bb      	ldr	r3, [r7, #8]
 801019c:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80101a0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80101a4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80101a6:	68bb      	ldr	r3, [r7, #8]
 80101a8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80101ac:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	68ba      	ldr	r2, [r7, #8]
 80101b4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80101b6:	683b      	ldr	r3, [r7, #0]
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80101be:	d03e      	beq.n	801023e <HAL_TIM_ConfigClockSource+0xd8>
 80101c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80101c4:	f200 8087 	bhi.w	80102d6 <HAL_TIM_ConfigClockSource+0x170>
 80101c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80101cc:	f000 8086 	beq.w	80102dc <HAL_TIM_ConfigClockSource+0x176>
 80101d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80101d4:	d87f      	bhi.n	80102d6 <HAL_TIM_ConfigClockSource+0x170>
 80101d6:	2b70      	cmp	r3, #112	@ 0x70
 80101d8:	d01a      	beq.n	8010210 <HAL_TIM_ConfigClockSource+0xaa>
 80101da:	2b70      	cmp	r3, #112	@ 0x70
 80101dc:	d87b      	bhi.n	80102d6 <HAL_TIM_ConfigClockSource+0x170>
 80101de:	2b60      	cmp	r3, #96	@ 0x60
 80101e0:	d050      	beq.n	8010284 <HAL_TIM_ConfigClockSource+0x11e>
 80101e2:	2b60      	cmp	r3, #96	@ 0x60
 80101e4:	d877      	bhi.n	80102d6 <HAL_TIM_ConfigClockSource+0x170>
 80101e6:	2b50      	cmp	r3, #80	@ 0x50
 80101e8:	d03c      	beq.n	8010264 <HAL_TIM_ConfigClockSource+0xfe>
 80101ea:	2b50      	cmp	r3, #80	@ 0x50
 80101ec:	d873      	bhi.n	80102d6 <HAL_TIM_ConfigClockSource+0x170>
 80101ee:	2b40      	cmp	r3, #64	@ 0x40
 80101f0:	d058      	beq.n	80102a4 <HAL_TIM_ConfigClockSource+0x13e>
 80101f2:	2b40      	cmp	r3, #64	@ 0x40
 80101f4:	d86f      	bhi.n	80102d6 <HAL_TIM_ConfigClockSource+0x170>
 80101f6:	2b30      	cmp	r3, #48	@ 0x30
 80101f8:	d064      	beq.n	80102c4 <HAL_TIM_ConfigClockSource+0x15e>
 80101fa:	2b30      	cmp	r3, #48	@ 0x30
 80101fc:	d86b      	bhi.n	80102d6 <HAL_TIM_ConfigClockSource+0x170>
 80101fe:	2b20      	cmp	r3, #32
 8010200:	d060      	beq.n	80102c4 <HAL_TIM_ConfigClockSource+0x15e>
 8010202:	2b20      	cmp	r3, #32
 8010204:	d867      	bhi.n	80102d6 <HAL_TIM_ConfigClockSource+0x170>
 8010206:	2b00      	cmp	r3, #0
 8010208:	d05c      	beq.n	80102c4 <HAL_TIM_ConfigClockSource+0x15e>
 801020a:	2b10      	cmp	r3, #16
 801020c:	d05a      	beq.n	80102c4 <HAL_TIM_ConfigClockSource+0x15e>
 801020e:	e062      	b.n	80102d6 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010214:	683b      	ldr	r3, [r7, #0]
 8010216:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010218:	683b      	ldr	r3, [r7, #0]
 801021a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010220:	f000 f97e 	bl	8010520 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	689b      	ldr	r3, [r3, #8]
 801022a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801022c:	68bb      	ldr	r3, [r7, #8]
 801022e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8010232:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	68ba      	ldr	r2, [r7, #8]
 801023a:	609a      	str	r2, [r3, #8]
      break;
 801023c:	e04f      	b.n	80102de <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010242:	683b      	ldr	r3, [r7, #0]
 8010244:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010246:	683b      	ldr	r3, [r7, #0]
 8010248:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801024a:	683b      	ldr	r3, [r7, #0]
 801024c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801024e:	f000 f967 	bl	8010520 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	689a      	ldr	r2, [r3, #8]
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8010260:	609a      	str	r2, [r3, #8]
      break;
 8010262:	e03c      	b.n	80102de <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010268:	683b      	ldr	r3, [r7, #0]
 801026a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801026c:	683b      	ldr	r3, [r7, #0]
 801026e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010270:	461a      	mov	r2, r3
 8010272:	f000 f8d9 	bl	8010428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	2150      	movs	r1, #80	@ 0x50
 801027c:	4618      	mov	r0, r3
 801027e:	f000 f932 	bl	80104e6 <TIM_ITRx_SetConfig>
      break;
 8010282:	e02c      	b.n	80102de <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010288:	683b      	ldr	r3, [r7, #0]
 801028a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801028c:	683b      	ldr	r3, [r7, #0]
 801028e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010290:	461a      	mov	r2, r3
 8010292:	f000 f8f8 	bl	8010486 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	2160      	movs	r1, #96	@ 0x60
 801029c:	4618      	mov	r0, r3
 801029e:	f000 f922 	bl	80104e6 <TIM_ITRx_SetConfig>
      break;
 80102a2:	e01c      	b.n	80102de <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80102ac:	683b      	ldr	r3, [r7, #0]
 80102ae:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80102b0:	461a      	mov	r2, r3
 80102b2:	f000 f8b9 	bl	8010428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	2140      	movs	r1, #64	@ 0x40
 80102bc:	4618      	mov	r0, r3
 80102be:	f000 f912 	bl	80104e6 <TIM_ITRx_SetConfig>
      break;
 80102c2:	e00c      	b.n	80102de <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681a      	ldr	r2, [r3, #0]
 80102c8:	683b      	ldr	r3, [r7, #0]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	4619      	mov	r1, r3
 80102ce:	4610      	mov	r0, r2
 80102d0:	f000 f909 	bl	80104e6 <TIM_ITRx_SetConfig>
      break;
 80102d4:	e003      	b.n	80102de <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80102d6:	2301      	movs	r3, #1
 80102d8:	73fb      	strb	r3, [r7, #15]
      break;
 80102da:	e000      	b.n	80102de <HAL_TIM_ConfigClockSource+0x178>
      break;
 80102dc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	2201      	movs	r2, #1
 80102e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	2200      	movs	r2, #0
 80102ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80102ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80102f0:	4618      	mov	r0, r3
 80102f2:	3710      	adds	r7, #16
 80102f4:	46bd      	mov	sp, r7
 80102f6:	bd80      	pop	{r7, pc}

080102f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80102f8:	b480      	push	{r7}
 80102fa:	b083      	sub	sp, #12
 80102fc:	af00      	add	r7, sp, #0
 80102fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010300:	bf00      	nop
 8010302:	370c      	adds	r7, #12
 8010304:	46bd      	mov	sp, r7
 8010306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801030a:	4770      	bx	lr

0801030c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801030c:	b480      	push	{r7}
 801030e:	b083      	sub	sp, #12
 8010310:	af00      	add	r7, sp, #0
 8010312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010314:	bf00      	nop
 8010316:	370c      	adds	r7, #12
 8010318:	46bd      	mov	sp, r7
 801031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801031e:	4770      	bx	lr

08010320 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010320:	b480      	push	{r7}
 8010322:	b083      	sub	sp, #12
 8010324:	af00      	add	r7, sp, #0
 8010326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010328:	bf00      	nop
 801032a:	370c      	adds	r7, #12
 801032c:	46bd      	mov	sp, r7
 801032e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010332:	4770      	bx	lr

08010334 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010334:	b480      	push	{r7}
 8010336:	b083      	sub	sp, #12
 8010338:	af00      	add	r7, sp, #0
 801033a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801033c:	bf00      	nop
 801033e:	370c      	adds	r7, #12
 8010340:	46bd      	mov	sp, r7
 8010342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010346:	4770      	bx	lr

08010348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010348:	b480      	push	{r7}
 801034a:	b085      	sub	sp, #20
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
 8010350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	4a30      	ldr	r2, [pc, #192]	@ (801041c <TIM_Base_SetConfig+0xd4>)
 801035c:	4293      	cmp	r3, r2
 801035e:	d003      	beq.n	8010368 <TIM_Base_SetConfig+0x20>
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010366:	d108      	bne.n	801037a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010368:	68fb      	ldr	r3, [r7, #12]
 801036a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801036e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010370:	683b      	ldr	r3, [r7, #0]
 8010372:	685b      	ldr	r3, [r3, #4]
 8010374:	68fa      	ldr	r2, [r7, #12]
 8010376:	4313      	orrs	r3, r2
 8010378:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	4a27      	ldr	r2, [pc, #156]	@ (801041c <TIM_Base_SetConfig+0xd4>)
 801037e:	4293      	cmp	r3, r2
 8010380:	d00b      	beq.n	801039a <TIM_Base_SetConfig+0x52>
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010388:	d007      	beq.n	801039a <TIM_Base_SetConfig+0x52>
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	4a24      	ldr	r2, [pc, #144]	@ (8010420 <TIM_Base_SetConfig+0xd8>)
 801038e:	4293      	cmp	r3, r2
 8010390:	d003      	beq.n	801039a <TIM_Base_SetConfig+0x52>
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	4a23      	ldr	r2, [pc, #140]	@ (8010424 <TIM_Base_SetConfig+0xdc>)
 8010396:	4293      	cmp	r3, r2
 8010398:	d108      	bne.n	80103ac <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80103a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80103a2:	683b      	ldr	r3, [r7, #0]
 80103a4:	68db      	ldr	r3, [r3, #12]
 80103a6:	68fa      	ldr	r2, [r7, #12]
 80103a8:	4313      	orrs	r3, r2
 80103aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80103b2:	683b      	ldr	r3, [r7, #0]
 80103b4:	695b      	ldr	r3, [r3, #20]
 80103b6:	4313      	orrs	r3, r2
 80103b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	68fa      	ldr	r2, [r7, #12]
 80103be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80103c0:	683b      	ldr	r3, [r7, #0]
 80103c2:	689a      	ldr	r2, [r3, #8]
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80103c8:	683b      	ldr	r3, [r7, #0]
 80103ca:	681a      	ldr	r2, [r3, #0]
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	4a12      	ldr	r2, [pc, #72]	@ (801041c <TIM_Base_SetConfig+0xd4>)
 80103d4:	4293      	cmp	r3, r2
 80103d6:	d007      	beq.n	80103e8 <TIM_Base_SetConfig+0xa0>
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	4a11      	ldr	r2, [pc, #68]	@ (8010420 <TIM_Base_SetConfig+0xd8>)
 80103dc:	4293      	cmp	r3, r2
 80103de:	d003      	beq.n	80103e8 <TIM_Base_SetConfig+0xa0>
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	4a10      	ldr	r2, [pc, #64]	@ (8010424 <TIM_Base_SetConfig+0xdc>)
 80103e4:	4293      	cmp	r3, r2
 80103e6:	d103      	bne.n	80103f0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80103e8:	683b      	ldr	r3, [r7, #0]
 80103ea:	691a      	ldr	r2, [r3, #16]
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	2201      	movs	r2, #1
 80103f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	691b      	ldr	r3, [r3, #16]
 80103fa:	f003 0301 	and.w	r3, r3, #1
 80103fe:	2b01      	cmp	r3, #1
 8010400:	d105      	bne.n	801040e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	691b      	ldr	r3, [r3, #16]
 8010406:	f023 0201 	bic.w	r2, r3, #1
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	611a      	str	r2, [r3, #16]
  }
}
 801040e:	bf00      	nop
 8010410:	3714      	adds	r7, #20
 8010412:	46bd      	mov	sp, r7
 8010414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010418:	4770      	bx	lr
 801041a:	bf00      	nop
 801041c:	40012c00 	.word	0x40012c00
 8010420:	40014400 	.word	0x40014400
 8010424:	40014800 	.word	0x40014800

08010428 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010428:	b480      	push	{r7}
 801042a:	b087      	sub	sp, #28
 801042c:	af00      	add	r7, sp, #0
 801042e:	60f8      	str	r0, [r7, #12]
 8010430:	60b9      	str	r1, [r7, #8]
 8010432:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010434:	68fb      	ldr	r3, [r7, #12]
 8010436:	6a1b      	ldr	r3, [r3, #32]
 8010438:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	6a1b      	ldr	r3, [r3, #32]
 801043e:	f023 0201 	bic.w	r2, r3, #1
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	699b      	ldr	r3, [r3, #24]
 801044a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801044c:	693b      	ldr	r3, [r7, #16]
 801044e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8010452:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	011b      	lsls	r3, r3, #4
 8010458:	693a      	ldr	r2, [r7, #16]
 801045a:	4313      	orrs	r3, r2
 801045c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801045e:	697b      	ldr	r3, [r7, #20]
 8010460:	f023 030a 	bic.w	r3, r3, #10
 8010464:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010466:	697a      	ldr	r2, [r7, #20]
 8010468:	68bb      	ldr	r3, [r7, #8]
 801046a:	4313      	orrs	r3, r2
 801046c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	693a      	ldr	r2, [r7, #16]
 8010472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	697a      	ldr	r2, [r7, #20]
 8010478:	621a      	str	r2, [r3, #32]
}
 801047a:	bf00      	nop
 801047c:	371c      	adds	r7, #28
 801047e:	46bd      	mov	sp, r7
 8010480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010484:	4770      	bx	lr

08010486 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010486:	b480      	push	{r7}
 8010488:	b087      	sub	sp, #28
 801048a:	af00      	add	r7, sp, #0
 801048c:	60f8      	str	r0, [r7, #12]
 801048e:	60b9      	str	r1, [r7, #8]
 8010490:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010492:	68fb      	ldr	r3, [r7, #12]
 8010494:	6a1b      	ldr	r3, [r3, #32]
 8010496:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	6a1b      	ldr	r3, [r3, #32]
 801049c:	f023 0210 	bic.w	r2, r3, #16
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	699b      	ldr	r3, [r3, #24]
 80104a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80104aa:	693b      	ldr	r3, [r7, #16]
 80104ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80104b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	031b      	lsls	r3, r3, #12
 80104b6:	693a      	ldr	r2, [r7, #16]
 80104b8:	4313      	orrs	r3, r2
 80104ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80104bc:	697b      	ldr	r3, [r7, #20]
 80104be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80104c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80104c4:	68bb      	ldr	r3, [r7, #8]
 80104c6:	011b      	lsls	r3, r3, #4
 80104c8:	697a      	ldr	r2, [r7, #20]
 80104ca:	4313      	orrs	r3, r2
 80104cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80104ce:	68fb      	ldr	r3, [r7, #12]
 80104d0:	693a      	ldr	r2, [r7, #16]
 80104d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	697a      	ldr	r2, [r7, #20]
 80104d8:	621a      	str	r2, [r3, #32]
}
 80104da:	bf00      	nop
 80104dc:	371c      	adds	r7, #28
 80104de:	46bd      	mov	sp, r7
 80104e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e4:	4770      	bx	lr

080104e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80104e6:	b480      	push	{r7}
 80104e8:	b085      	sub	sp, #20
 80104ea:	af00      	add	r7, sp, #0
 80104ec:	6078      	str	r0, [r7, #4]
 80104ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	689b      	ldr	r3, [r3, #8]
 80104f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80104fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010500:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010502:	683a      	ldr	r2, [r7, #0]
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	4313      	orrs	r3, r2
 8010508:	f043 0307 	orr.w	r3, r3, #7
 801050c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	68fa      	ldr	r2, [r7, #12]
 8010512:	609a      	str	r2, [r3, #8]
}
 8010514:	bf00      	nop
 8010516:	3714      	adds	r7, #20
 8010518:	46bd      	mov	sp, r7
 801051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051e:	4770      	bx	lr

08010520 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010520:	b480      	push	{r7}
 8010522:	b087      	sub	sp, #28
 8010524:	af00      	add	r7, sp, #0
 8010526:	60f8      	str	r0, [r7, #12]
 8010528:	60b9      	str	r1, [r7, #8]
 801052a:	607a      	str	r2, [r7, #4]
 801052c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801052e:	68fb      	ldr	r3, [r7, #12]
 8010530:	689b      	ldr	r3, [r3, #8]
 8010532:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010534:	697b      	ldr	r3, [r7, #20]
 8010536:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801053a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801053c:	683b      	ldr	r3, [r7, #0]
 801053e:	021a      	lsls	r2, r3, #8
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	431a      	orrs	r2, r3
 8010544:	68bb      	ldr	r3, [r7, #8]
 8010546:	4313      	orrs	r3, r2
 8010548:	697a      	ldr	r2, [r7, #20]
 801054a:	4313      	orrs	r3, r2
 801054c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	697a      	ldr	r2, [r7, #20]
 8010552:	609a      	str	r2, [r3, #8]
}
 8010554:	bf00      	nop
 8010556:	371c      	adds	r7, #28
 8010558:	46bd      	mov	sp, r7
 801055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055e:	4770      	bx	lr

08010560 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010560:	b480      	push	{r7}
 8010562:	b085      	sub	sp, #20
 8010564:	af00      	add	r7, sp, #0
 8010566:	6078      	str	r0, [r7, #4]
 8010568:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010570:	2b01      	cmp	r3, #1
 8010572:	d101      	bne.n	8010578 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010574:	2302      	movs	r3, #2
 8010576:	e04a      	b.n	801060e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	2201      	movs	r2, #1
 801057c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	2202      	movs	r2, #2
 8010584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	685b      	ldr	r3, [r3, #4]
 801058e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	689b      	ldr	r3, [r3, #8]
 8010596:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	681b      	ldr	r3, [r3, #0]
 801059c:	4a1f      	ldr	r2, [pc, #124]	@ (801061c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 801059e:	4293      	cmp	r3, r2
 80105a0:	d108      	bne.n	80105b4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80105a8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80105aa:	683b      	ldr	r3, [r7, #0]
 80105ac:	685b      	ldr	r3, [r3, #4]
 80105ae:	68fa      	ldr	r2, [r7, #12]
 80105b0:	4313      	orrs	r3, r2
 80105b2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80105b4:	68fb      	ldr	r3, [r7, #12]
 80105b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80105ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80105bc:	683b      	ldr	r3, [r7, #0]
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	68fa      	ldr	r2, [r7, #12]
 80105c2:	4313      	orrs	r3, r2
 80105c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	68fa      	ldr	r2, [r7, #12]
 80105cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	4a12      	ldr	r2, [pc, #72]	@ (801061c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80105d4:	4293      	cmp	r3, r2
 80105d6:	d004      	beq.n	80105e2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80105e0:	d10c      	bne.n	80105fc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80105e2:	68bb      	ldr	r3, [r7, #8]
 80105e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80105e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80105ea:	683b      	ldr	r3, [r7, #0]
 80105ec:	689b      	ldr	r3, [r3, #8]
 80105ee:	68ba      	ldr	r2, [r7, #8]
 80105f0:	4313      	orrs	r3, r2
 80105f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	68ba      	ldr	r2, [r7, #8]
 80105fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	2201      	movs	r2, #1
 8010600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	2200      	movs	r2, #0
 8010608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801060c:	2300      	movs	r3, #0
}
 801060e:	4618      	mov	r0, r3
 8010610:	3714      	adds	r7, #20
 8010612:	46bd      	mov	sp, r7
 8010614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010618:	4770      	bx	lr
 801061a:	bf00      	nop
 801061c:	40012c00 	.word	0x40012c00

08010620 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010620:	b480      	push	{r7}
 8010622:	b083      	sub	sp, #12
 8010624:	af00      	add	r7, sp, #0
 8010626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010628:	bf00      	nop
 801062a:	370c      	adds	r7, #12
 801062c:	46bd      	mov	sp, r7
 801062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010632:	4770      	bx	lr

08010634 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010634:	b480      	push	{r7}
 8010636:	b083      	sub	sp, #12
 8010638:	af00      	add	r7, sp, #0
 801063a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801063c:	bf00      	nop
 801063e:	370c      	adds	r7, #12
 8010640:	46bd      	mov	sp, r7
 8010642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010646:	4770      	bx	lr

08010648 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010648:	b480      	push	{r7}
 801064a:	b083      	sub	sp, #12
 801064c:	af00      	add	r7, sp, #0
 801064e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010650:	bf00      	nop
 8010652:	370c      	adds	r7, #12
 8010654:	46bd      	mov	sp, r7
 8010656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801065a:	4770      	bx	lr

0801065c <LL_RCC_GetUSARTClockSource>:
{
 801065c:	b480      	push	{r7}
 801065e:	b083      	sub	sp, #12
 8010660:	af00      	add	r7, sp, #0
 8010662:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8010664:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8010668:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	4013      	ands	r3, r2
}
 8010670:	4618      	mov	r0, r3
 8010672:	370c      	adds	r7, #12
 8010674:	46bd      	mov	sp, r7
 8010676:	f85d 7b04 	ldr.w	r7, [sp], #4
 801067a:	4770      	bx	lr

0801067c <LL_RCC_GetLPUARTClockSource>:
{
 801067c:	b480      	push	{r7}
 801067e:	b083      	sub	sp, #12
 8010680:	af00      	add	r7, sp, #0
 8010682:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8010684:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8010688:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	4013      	ands	r3, r2
}
 8010690:	4618      	mov	r0, r3
 8010692:	370c      	adds	r7, #12
 8010694:	46bd      	mov	sp, r7
 8010696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801069a:	4770      	bx	lr

0801069c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801069c:	b580      	push	{r7, lr}
 801069e:	b082      	sub	sp, #8
 80106a0:	af00      	add	r7, sp, #0
 80106a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d101      	bne.n	80106ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80106aa:	2301      	movs	r3, #1
 80106ac:	e042      	b.n	8010734 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d106      	bne.n	80106c6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	2200      	movs	r2, #0
 80106bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80106c0:	6878      	ldr	r0, [r7, #4]
 80106c2:	f000 f83b 	bl	801073c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	2224      	movs	r2, #36	@ 0x24
 80106ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	681a      	ldr	r2, [r3, #0]
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	681b      	ldr	r3, [r3, #0]
 80106d8:	f022 0201 	bic.w	r2, r2, #1
 80106dc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d002      	beq.n	80106ec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80106e6:	6878      	ldr	r0, [r7, #4]
 80106e8:	f000 fae8 	bl	8010cbc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80106ec:	6878      	ldr	r0, [r7, #4]
 80106ee:	f000 f8bd 	bl	801086c <UART_SetConfig>
 80106f2:	4603      	mov	r3, r0
 80106f4:	2b01      	cmp	r3, #1
 80106f6:	d101      	bne.n	80106fc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80106f8:	2301      	movs	r3, #1
 80106fa:	e01b      	b.n	8010734 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	685a      	ldr	r2, [r3, #4]
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801070a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	689a      	ldr	r2, [r3, #8]
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801071a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	681a      	ldr	r2, [r3, #0]
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	f042 0201 	orr.w	r2, r2, #1
 801072a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801072c:	6878      	ldr	r0, [r7, #4]
 801072e:	f000 fb67 	bl	8010e00 <UART_CheckIdleState>
 8010732:	4603      	mov	r3, r0
}
 8010734:	4618      	mov	r0, r3
 8010736:	3708      	adds	r7, #8
 8010738:	46bd      	mov	sp, r7
 801073a:	bd80      	pop	{r7, pc}

0801073c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 801073c:	b480      	push	{r7}
 801073e:	b083      	sub	sp, #12
 8010740:	af00      	add	r7, sp, #0
 8010742:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8010744:	bf00      	nop
 8010746:	370c      	adds	r7, #12
 8010748:	46bd      	mov	sp, r7
 801074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801074e:	4770      	bx	lr

08010750 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010750:	b580      	push	{r7, lr}
 8010752:	b08a      	sub	sp, #40	@ 0x28
 8010754:	af02      	add	r7, sp, #8
 8010756:	60f8      	str	r0, [r7, #12]
 8010758:	60b9      	str	r1, [r7, #8]
 801075a:	603b      	str	r3, [r7, #0]
 801075c:	4613      	mov	r3, r2
 801075e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010766:	2b20      	cmp	r3, #32
 8010768:	d17b      	bne.n	8010862 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 801076a:	68bb      	ldr	r3, [r7, #8]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d002      	beq.n	8010776 <HAL_UART_Transmit+0x26>
 8010770:	88fb      	ldrh	r3, [r7, #6]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d101      	bne.n	801077a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8010776:	2301      	movs	r3, #1
 8010778:	e074      	b.n	8010864 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	2200      	movs	r2, #0
 801077e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	2221      	movs	r2, #33	@ 0x21
 8010786:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801078a:	f7f8 fbfd 	bl	8008f88 <HAL_GetTick>
 801078e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	88fa      	ldrh	r2, [r7, #6]
 8010794:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	88fa      	ldrh	r2, [r7, #6]
 801079c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	689b      	ldr	r3, [r3, #8]
 80107a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80107a8:	d108      	bne.n	80107bc <HAL_UART_Transmit+0x6c>
 80107aa:	68fb      	ldr	r3, [r7, #12]
 80107ac:	691b      	ldr	r3, [r3, #16]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d104      	bne.n	80107bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80107b2:	2300      	movs	r3, #0
 80107b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80107b6:	68bb      	ldr	r3, [r7, #8]
 80107b8:	61bb      	str	r3, [r7, #24]
 80107ba:	e003      	b.n	80107c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80107bc:	68bb      	ldr	r3, [r7, #8]
 80107be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80107c0:	2300      	movs	r3, #0
 80107c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80107c4:	e030      	b.n	8010828 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80107c6:	683b      	ldr	r3, [r7, #0]
 80107c8:	9300      	str	r3, [sp, #0]
 80107ca:	697b      	ldr	r3, [r7, #20]
 80107cc:	2200      	movs	r2, #0
 80107ce:	2180      	movs	r1, #128	@ 0x80
 80107d0:	68f8      	ldr	r0, [r7, #12]
 80107d2:	f000 fbbf 	bl	8010f54 <UART_WaitOnFlagUntilTimeout>
 80107d6:	4603      	mov	r3, r0
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d005      	beq.n	80107e8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	2220      	movs	r2, #32
 80107e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80107e4:	2303      	movs	r3, #3
 80107e6:	e03d      	b.n	8010864 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80107e8:	69fb      	ldr	r3, [r7, #28]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d10b      	bne.n	8010806 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80107ee:	69bb      	ldr	r3, [r7, #24]
 80107f0:	881b      	ldrh	r3, [r3, #0]
 80107f2:	461a      	mov	r2, r3
 80107f4:	68fb      	ldr	r3, [r7, #12]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80107fc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80107fe:	69bb      	ldr	r3, [r7, #24]
 8010800:	3302      	adds	r3, #2
 8010802:	61bb      	str	r3, [r7, #24]
 8010804:	e007      	b.n	8010816 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8010806:	69fb      	ldr	r3, [r7, #28]
 8010808:	781a      	ldrb	r2, [r3, #0]
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8010810:	69fb      	ldr	r3, [r7, #28]
 8010812:	3301      	adds	r3, #1
 8010814:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801081c:	b29b      	uxth	r3, r3
 801081e:	3b01      	subs	r3, #1
 8010820:	b29a      	uxth	r2, r3
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8010828:	68fb      	ldr	r3, [r7, #12]
 801082a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801082e:	b29b      	uxth	r3, r3
 8010830:	2b00      	cmp	r3, #0
 8010832:	d1c8      	bne.n	80107c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010834:	683b      	ldr	r3, [r7, #0]
 8010836:	9300      	str	r3, [sp, #0]
 8010838:	697b      	ldr	r3, [r7, #20]
 801083a:	2200      	movs	r2, #0
 801083c:	2140      	movs	r1, #64	@ 0x40
 801083e:	68f8      	ldr	r0, [r7, #12]
 8010840:	f000 fb88 	bl	8010f54 <UART_WaitOnFlagUntilTimeout>
 8010844:	4603      	mov	r3, r0
 8010846:	2b00      	cmp	r3, #0
 8010848:	d005      	beq.n	8010856 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	2220      	movs	r2, #32
 801084e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8010852:	2303      	movs	r3, #3
 8010854:	e006      	b.n	8010864 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	2220      	movs	r2, #32
 801085a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 801085e:	2300      	movs	r3, #0
 8010860:	e000      	b.n	8010864 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8010862:	2302      	movs	r3, #2
  }
}
 8010864:	4618      	mov	r0, r3
 8010866:	3720      	adds	r7, #32
 8010868:	46bd      	mov	sp, r7
 801086a:	bd80      	pop	{r7, pc}

0801086c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801086c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010870:	b08c      	sub	sp, #48	@ 0x30
 8010872:	af00      	add	r7, sp, #0
 8010874:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010876:	2300      	movs	r3, #0
 8010878:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801087c:	697b      	ldr	r3, [r7, #20]
 801087e:	689a      	ldr	r2, [r3, #8]
 8010880:	697b      	ldr	r3, [r7, #20]
 8010882:	691b      	ldr	r3, [r3, #16]
 8010884:	431a      	orrs	r2, r3
 8010886:	697b      	ldr	r3, [r7, #20]
 8010888:	695b      	ldr	r3, [r3, #20]
 801088a:	431a      	orrs	r2, r3
 801088c:	697b      	ldr	r3, [r7, #20]
 801088e:	69db      	ldr	r3, [r3, #28]
 8010890:	4313      	orrs	r3, r2
 8010892:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010894:	697b      	ldr	r3, [r7, #20]
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	681a      	ldr	r2, [r3, #0]
 801089a:	4baf      	ldr	r3, [pc, #700]	@ (8010b58 <UART_SetConfig+0x2ec>)
 801089c:	4013      	ands	r3, r2
 801089e:	697a      	ldr	r2, [r7, #20]
 80108a0:	6812      	ldr	r2, [r2, #0]
 80108a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80108a4:	430b      	orrs	r3, r1
 80108a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80108a8:	697b      	ldr	r3, [r7, #20]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	685b      	ldr	r3, [r3, #4]
 80108ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80108b2:	697b      	ldr	r3, [r7, #20]
 80108b4:	68da      	ldr	r2, [r3, #12]
 80108b6:	697b      	ldr	r3, [r7, #20]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	430a      	orrs	r2, r1
 80108bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80108be:	697b      	ldr	r3, [r7, #20]
 80108c0:	699b      	ldr	r3, [r3, #24]
 80108c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80108c4:	697b      	ldr	r3, [r7, #20]
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	4aa4      	ldr	r2, [pc, #656]	@ (8010b5c <UART_SetConfig+0x2f0>)
 80108ca:	4293      	cmp	r3, r2
 80108cc:	d004      	beq.n	80108d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80108ce:	697b      	ldr	r3, [r7, #20]
 80108d0:	6a1b      	ldr	r3, [r3, #32]
 80108d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80108d4:	4313      	orrs	r3, r2
 80108d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80108d8:	697b      	ldr	r3, [r7, #20]
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	689b      	ldr	r3, [r3, #8]
 80108de:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80108e2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80108e6:	697a      	ldr	r2, [r7, #20]
 80108e8:	6812      	ldr	r2, [r2, #0]
 80108ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80108ec:	430b      	orrs	r3, r1
 80108ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80108f0:	697b      	ldr	r3, [r7, #20]
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108f6:	f023 010f 	bic.w	r1, r3, #15
 80108fa:	697b      	ldr	r3, [r7, #20]
 80108fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80108fe:	697b      	ldr	r3, [r7, #20]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	430a      	orrs	r2, r1
 8010904:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010906:	697b      	ldr	r3, [r7, #20]
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	4a95      	ldr	r2, [pc, #596]	@ (8010b60 <UART_SetConfig+0x2f4>)
 801090c:	4293      	cmp	r3, r2
 801090e:	d125      	bne.n	801095c <UART_SetConfig+0xf0>
 8010910:	2003      	movs	r0, #3
 8010912:	f7ff fea3 	bl	801065c <LL_RCC_GetUSARTClockSource>
 8010916:	4603      	mov	r3, r0
 8010918:	2b03      	cmp	r3, #3
 801091a:	d81b      	bhi.n	8010954 <UART_SetConfig+0xe8>
 801091c:	a201      	add	r2, pc, #4	@ (adr r2, 8010924 <UART_SetConfig+0xb8>)
 801091e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010922:	bf00      	nop
 8010924:	08010935 	.word	0x08010935
 8010928:	08010945 	.word	0x08010945
 801092c:	0801093d 	.word	0x0801093d
 8010930:	0801094d 	.word	0x0801094d
 8010934:	2301      	movs	r3, #1
 8010936:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801093a:	e042      	b.n	80109c2 <UART_SetConfig+0x156>
 801093c:	2302      	movs	r3, #2
 801093e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010942:	e03e      	b.n	80109c2 <UART_SetConfig+0x156>
 8010944:	2304      	movs	r3, #4
 8010946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801094a:	e03a      	b.n	80109c2 <UART_SetConfig+0x156>
 801094c:	2308      	movs	r3, #8
 801094e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010952:	e036      	b.n	80109c2 <UART_SetConfig+0x156>
 8010954:	2310      	movs	r3, #16
 8010956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801095a:	e032      	b.n	80109c2 <UART_SetConfig+0x156>
 801095c:	697b      	ldr	r3, [r7, #20]
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	4a7e      	ldr	r2, [pc, #504]	@ (8010b5c <UART_SetConfig+0x2f0>)
 8010962:	4293      	cmp	r3, r2
 8010964:	d12a      	bne.n	80109bc <UART_SetConfig+0x150>
 8010966:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 801096a:	f7ff fe87 	bl	801067c <LL_RCC_GetLPUARTClockSource>
 801096e:	4603      	mov	r3, r0
 8010970:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010974:	d01a      	beq.n	80109ac <UART_SetConfig+0x140>
 8010976:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801097a:	d81b      	bhi.n	80109b4 <UART_SetConfig+0x148>
 801097c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010980:	d00c      	beq.n	801099c <UART_SetConfig+0x130>
 8010982:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010986:	d815      	bhi.n	80109b4 <UART_SetConfig+0x148>
 8010988:	2b00      	cmp	r3, #0
 801098a:	d003      	beq.n	8010994 <UART_SetConfig+0x128>
 801098c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010990:	d008      	beq.n	80109a4 <UART_SetConfig+0x138>
 8010992:	e00f      	b.n	80109b4 <UART_SetConfig+0x148>
 8010994:	2300      	movs	r3, #0
 8010996:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801099a:	e012      	b.n	80109c2 <UART_SetConfig+0x156>
 801099c:	2302      	movs	r3, #2
 801099e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80109a2:	e00e      	b.n	80109c2 <UART_SetConfig+0x156>
 80109a4:	2304      	movs	r3, #4
 80109a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80109aa:	e00a      	b.n	80109c2 <UART_SetConfig+0x156>
 80109ac:	2308      	movs	r3, #8
 80109ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80109b2:	e006      	b.n	80109c2 <UART_SetConfig+0x156>
 80109b4:	2310      	movs	r3, #16
 80109b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80109ba:	e002      	b.n	80109c2 <UART_SetConfig+0x156>
 80109bc:	2310      	movs	r3, #16
 80109be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80109c2:	697b      	ldr	r3, [r7, #20]
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	4a65      	ldr	r2, [pc, #404]	@ (8010b5c <UART_SetConfig+0x2f0>)
 80109c8:	4293      	cmp	r3, r2
 80109ca:	f040 8097 	bne.w	8010afc <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80109ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80109d2:	2b08      	cmp	r3, #8
 80109d4:	d823      	bhi.n	8010a1e <UART_SetConfig+0x1b2>
 80109d6:	a201      	add	r2, pc, #4	@ (adr r2, 80109dc <UART_SetConfig+0x170>)
 80109d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109dc:	08010a01 	.word	0x08010a01
 80109e0:	08010a1f 	.word	0x08010a1f
 80109e4:	08010a09 	.word	0x08010a09
 80109e8:	08010a1f 	.word	0x08010a1f
 80109ec:	08010a0f 	.word	0x08010a0f
 80109f0:	08010a1f 	.word	0x08010a1f
 80109f4:	08010a1f 	.word	0x08010a1f
 80109f8:	08010a1f 	.word	0x08010a1f
 80109fc:	08010a17 	.word	0x08010a17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010a00:	f7fe fd00 	bl	800f404 <HAL_RCC_GetPCLK1Freq>
 8010a04:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010a06:	e010      	b.n	8010a2a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010a08:	4b56      	ldr	r3, [pc, #344]	@ (8010b64 <UART_SetConfig+0x2f8>)
 8010a0a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010a0c:	e00d      	b.n	8010a2a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010a0e:	f7fe fc79 	bl	800f304 <HAL_RCC_GetSysClockFreq>
 8010a12:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010a14:	e009      	b.n	8010a2a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010a16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010a1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010a1c:	e005      	b.n	8010a2a <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8010a1e:	2300      	movs	r3, #0
 8010a20:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010a22:	2301      	movs	r3, #1
 8010a24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010a28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	f000 812b 	beq.w	8010c88 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010a32:	697b      	ldr	r3, [r7, #20]
 8010a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a36:	4a4c      	ldr	r2, [pc, #304]	@ (8010b68 <UART_SetConfig+0x2fc>)
 8010a38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010a3c:	461a      	mov	r2, r3
 8010a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a40:	fbb3 f3f2 	udiv	r3, r3, r2
 8010a44:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010a46:	697b      	ldr	r3, [r7, #20]
 8010a48:	685a      	ldr	r2, [r3, #4]
 8010a4a:	4613      	mov	r3, r2
 8010a4c:	005b      	lsls	r3, r3, #1
 8010a4e:	4413      	add	r3, r2
 8010a50:	69ba      	ldr	r2, [r7, #24]
 8010a52:	429a      	cmp	r2, r3
 8010a54:	d305      	bcc.n	8010a62 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010a56:	697b      	ldr	r3, [r7, #20]
 8010a58:	685b      	ldr	r3, [r3, #4]
 8010a5a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010a5c:	69ba      	ldr	r2, [r7, #24]
 8010a5e:	429a      	cmp	r2, r3
 8010a60:	d903      	bls.n	8010a6a <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8010a62:	2301      	movs	r3, #1
 8010a64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010a68:	e10e      	b.n	8010c88 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a6c:	2200      	movs	r2, #0
 8010a6e:	60bb      	str	r3, [r7, #8]
 8010a70:	60fa      	str	r2, [r7, #12]
 8010a72:	697b      	ldr	r3, [r7, #20]
 8010a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a76:	4a3c      	ldr	r2, [pc, #240]	@ (8010b68 <UART_SetConfig+0x2fc>)
 8010a78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010a7c:	b29b      	uxth	r3, r3
 8010a7e:	2200      	movs	r2, #0
 8010a80:	603b      	str	r3, [r7, #0]
 8010a82:	607a      	str	r2, [r7, #4]
 8010a84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a88:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010a8c:	f7f0 f8b4 	bl	8000bf8 <__aeabi_uldivmod>
 8010a90:	4602      	mov	r2, r0
 8010a92:	460b      	mov	r3, r1
 8010a94:	4610      	mov	r0, r2
 8010a96:	4619      	mov	r1, r3
 8010a98:	f04f 0200 	mov.w	r2, #0
 8010a9c:	f04f 0300 	mov.w	r3, #0
 8010aa0:	020b      	lsls	r3, r1, #8
 8010aa2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010aa6:	0202      	lsls	r2, r0, #8
 8010aa8:	6979      	ldr	r1, [r7, #20]
 8010aaa:	6849      	ldr	r1, [r1, #4]
 8010aac:	0849      	lsrs	r1, r1, #1
 8010aae:	2000      	movs	r0, #0
 8010ab0:	460c      	mov	r4, r1
 8010ab2:	4605      	mov	r5, r0
 8010ab4:	eb12 0804 	adds.w	r8, r2, r4
 8010ab8:	eb43 0905 	adc.w	r9, r3, r5
 8010abc:	697b      	ldr	r3, [r7, #20]
 8010abe:	685b      	ldr	r3, [r3, #4]
 8010ac0:	2200      	movs	r2, #0
 8010ac2:	469a      	mov	sl, r3
 8010ac4:	4693      	mov	fp, r2
 8010ac6:	4652      	mov	r2, sl
 8010ac8:	465b      	mov	r3, fp
 8010aca:	4640      	mov	r0, r8
 8010acc:	4649      	mov	r1, r9
 8010ace:	f7f0 f893 	bl	8000bf8 <__aeabi_uldivmod>
 8010ad2:	4602      	mov	r2, r0
 8010ad4:	460b      	mov	r3, r1
 8010ad6:	4613      	mov	r3, r2
 8010ad8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010ada:	6a3b      	ldr	r3, [r7, #32]
 8010adc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010ae0:	d308      	bcc.n	8010af4 <UART_SetConfig+0x288>
 8010ae2:	6a3b      	ldr	r3, [r7, #32]
 8010ae4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010ae8:	d204      	bcs.n	8010af4 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8010aea:	697b      	ldr	r3, [r7, #20]
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	6a3a      	ldr	r2, [r7, #32]
 8010af0:	60da      	str	r2, [r3, #12]
 8010af2:	e0c9      	b.n	8010c88 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8010af4:	2301      	movs	r3, #1
 8010af6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010afa:	e0c5      	b.n	8010c88 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010afc:	697b      	ldr	r3, [r7, #20]
 8010afe:	69db      	ldr	r3, [r3, #28]
 8010b00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010b04:	d16d      	bne.n	8010be2 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8010b06:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010b0a:	3b01      	subs	r3, #1
 8010b0c:	2b07      	cmp	r3, #7
 8010b0e:	d82d      	bhi.n	8010b6c <UART_SetConfig+0x300>
 8010b10:	a201      	add	r2, pc, #4	@ (adr r2, 8010b18 <UART_SetConfig+0x2ac>)
 8010b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b16:	bf00      	nop
 8010b18:	08010b39 	.word	0x08010b39
 8010b1c:	08010b41 	.word	0x08010b41
 8010b20:	08010b6d 	.word	0x08010b6d
 8010b24:	08010b47 	.word	0x08010b47
 8010b28:	08010b6d 	.word	0x08010b6d
 8010b2c:	08010b6d 	.word	0x08010b6d
 8010b30:	08010b6d 	.word	0x08010b6d
 8010b34:	08010b4f 	.word	0x08010b4f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010b38:	f7fe fc7a 	bl	800f430 <HAL_RCC_GetPCLK2Freq>
 8010b3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010b3e:	e01b      	b.n	8010b78 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010b40:	4b08      	ldr	r3, [pc, #32]	@ (8010b64 <UART_SetConfig+0x2f8>)
 8010b42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010b44:	e018      	b.n	8010b78 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010b46:	f7fe fbdd 	bl	800f304 <HAL_RCC_GetSysClockFreq>
 8010b4a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010b4c:	e014      	b.n	8010b78 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010b52:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010b54:	e010      	b.n	8010b78 <UART_SetConfig+0x30c>
 8010b56:	bf00      	nop
 8010b58:	cfff69f3 	.word	0xcfff69f3
 8010b5c:	40008000 	.word	0x40008000
 8010b60:	40013800 	.word	0x40013800
 8010b64:	00f42400 	.word	0x00f42400
 8010b68:	0801cbc8 	.word	0x0801cbc8
      default:
        pclk = 0U;
 8010b6c:	2300      	movs	r3, #0
 8010b6e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010b70:	2301      	movs	r3, #1
 8010b72:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010b76:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	f000 8084 	beq.w	8010c88 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010b80:	697b      	ldr	r3, [r7, #20]
 8010b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b84:	4a4b      	ldr	r2, [pc, #300]	@ (8010cb4 <UART_SetConfig+0x448>)
 8010b86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010b8a:	461a      	mov	r2, r3
 8010b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8010b92:	005a      	lsls	r2, r3, #1
 8010b94:	697b      	ldr	r3, [r7, #20]
 8010b96:	685b      	ldr	r3, [r3, #4]
 8010b98:	085b      	lsrs	r3, r3, #1
 8010b9a:	441a      	add	r2, r3
 8010b9c:	697b      	ldr	r3, [r7, #20]
 8010b9e:	685b      	ldr	r3, [r3, #4]
 8010ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8010ba4:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010ba6:	6a3b      	ldr	r3, [r7, #32]
 8010ba8:	2b0f      	cmp	r3, #15
 8010baa:	d916      	bls.n	8010bda <UART_SetConfig+0x36e>
 8010bac:	6a3b      	ldr	r3, [r7, #32]
 8010bae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010bb2:	d212      	bcs.n	8010bda <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010bb4:	6a3b      	ldr	r3, [r7, #32]
 8010bb6:	b29b      	uxth	r3, r3
 8010bb8:	f023 030f 	bic.w	r3, r3, #15
 8010bbc:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010bbe:	6a3b      	ldr	r3, [r7, #32]
 8010bc0:	085b      	lsrs	r3, r3, #1
 8010bc2:	b29b      	uxth	r3, r3
 8010bc4:	f003 0307 	and.w	r3, r3, #7
 8010bc8:	b29a      	uxth	r2, r3
 8010bca:	8bfb      	ldrh	r3, [r7, #30]
 8010bcc:	4313      	orrs	r3, r2
 8010bce:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8010bd0:	697b      	ldr	r3, [r7, #20]
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	8bfa      	ldrh	r2, [r7, #30]
 8010bd6:	60da      	str	r2, [r3, #12]
 8010bd8:	e056      	b.n	8010c88 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8010bda:	2301      	movs	r3, #1
 8010bdc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010be0:	e052      	b.n	8010c88 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010be2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010be6:	3b01      	subs	r3, #1
 8010be8:	2b07      	cmp	r3, #7
 8010bea:	d822      	bhi.n	8010c32 <UART_SetConfig+0x3c6>
 8010bec:	a201      	add	r2, pc, #4	@ (adr r2, 8010bf4 <UART_SetConfig+0x388>)
 8010bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bf2:	bf00      	nop
 8010bf4:	08010c15 	.word	0x08010c15
 8010bf8:	08010c1d 	.word	0x08010c1d
 8010bfc:	08010c33 	.word	0x08010c33
 8010c00:	08010c23 	.word	0x08010c23
 8010c04:	08010c33 	.word	0x08010c33
 8010c08:	08010c33 	.word	0x08010c33
 8010c0c:	08010c33 	.word	0x08010c33
 8010c10:	08010c2b 	.word	0x08010c2b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010c14:	f7fe fc0c 	bl	800f430 <HAL_RCC_GetPCLK2Freq>
 8010c18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010c1a:	e010      	b.n	8010c3e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010c1c:	4b26      	ldr	r3, [pc, #152]	@ (8010cb8 <UART_SetConfig+0x44c>)
 8010c1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010c20:	e00d      	b.n	8010c3e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010c22:	f7fe fb6f 	bl	800f304 <HAL_RCC_GetSysClockFreq>
 8010c26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010c28:	e009      	b.n	8010c3e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010c2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010c2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010c30:	e005      	b.n	8010c3e <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8010c32:	2300      	movs	r3, #0
 8010c34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010c36:	2301      	movs	r3, #1
 8010c38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010c3c:	bf00      	nop
    }

    if (pclk != 0U)
 8010c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d021      	beq.n	8010c88 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010c44:	697b      	ldr	r3, [r7, #20]
 8010c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c48:	4a1a      	ldr	r2, [pc, #104]	@ (8010cb4 <UART_SetConfig+0x448>)
 8010c4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010c4e:	461a      	mov	r2, r3
 8010c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c52:	fbb3 f2f2 	udiv	r2, r3, r2
 8010c56:	697b      	ldr	r3, [r7, #20]
 8010c58:	685b      	ldr	r3, [r3, #4]
 8010c5a:	085b      	lsrs	r3, r3, #1
 8010c5c:	441a      	add	r2, r3
 8010c5e:	697b      	ldr	r3, [r7, #20]
 8010c60:	685b      	ldr	r3, [r3, #4]
 8010c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c66:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010c68:	6a3b      	ldr	r3, [r7, #32]
 8010c6a:	2b0f      	cmp	r3, #15
 8010c6c:	d909      	bls.n	8010c82 <UART_SetConfig+0x416>
 8010c6e:	6a3b      	ldr	r3, [r7, #32]
 8010c70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010c74:	d205      	bcs.n	8010c82 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010c76:	6a3b      	ldr	r3, [r7, #32]
 8010c78:	b29a      	uxth	r2, r3
 8010c7a:	697b      	ldr	r3, [r7, #20]
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	60da      	str	r2, [r3, #12]
 8010c80:	e002      	b.n	8010c88 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8010c82:	2301      	movs	r3, #1
 8010c84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010c88:	697b      	ldr	r3, [r7, #20]
 8010c8a:	2201      	movs	r2, #1
 8010c8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010c90:	697b      	ldr	r3, [r7, #20]
 8010c92:	2201      	movs	r2, #1
 8010c94:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010c98:	697b      	ldr	r3, [r7, #20]
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010c9e:	697b      	ldr	r3, [r7, #20]
 8010ca0:	2200      	movs	r2, #0
 8010ca2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010ca4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8010ca8:	4618      	mov	r0, r3
 8010caa:	3730      	adds	r7, #48	@ 0x30
 8010cac:	46bd      	mov	sp, r7
 8010cae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010cb2:	bf00      	nop
 8010cb4:	0801cbc8 	.word	0x0801cbc8
 8010cb8:	00f42400 	.word	0x00f42400

08010cbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010cbc:	b480      	push	{r7}
 8010cbe:	b083      	sub	sp, #12
 8010cc0:	af00      	add	r7, sp, #0
 8010cc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cc8:	f003 0308 	and.w	r3, r3, #8
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d00a      	beq.n	8010ce6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	681b      	ldr	r3, [r3, #0]
 8010cd4:	685b      	ldr	r3, [r3, #4]
 8010cd6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	430a      	orrs	r2, r1
 8010ce4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cea:	f003 0301 	and.w	r3, r3, #1
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d00a      	beq.n	8010d08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	685b      	ldr	r3, [r3, #4]
 8010cf8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	430a      	orrs	r2, r1
 8010d06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d0c:	f003 0302 	and.w	r3, r3, #2
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d00a      	beq.n	8010d2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	685b      	ldr	r3, [r3, #4]
 8010d1a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	430a      	orrs	r2, r1
 8010d28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d2e:	f003 0304 	and.w	r3, r3, #4
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d00a      	beq.n	8010d4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	685b      	ldr	r3, [r3, #4]
 8010d3c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	430a      	orrs	r2, r1
 8010d4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d50:	f003 0310 	and.w	r3, r3, #16
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d00a      	beq.n	8010d6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	689b      	ldr	r3, [r3, #8]
 8010d5e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	430a      	orrs	r2, r1
 8010d6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d72:	f003 0320 	and.w	r3, r3, #32
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d00a      	beq.n	8010d90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	689b      	ldr	r3, [r3, #8]
 8010d80:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	430a      	orrs	r2, r1
 8010d8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d01a      	beq.n	8010dd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	685b      	ldr	r3, [r3, #4]
 8010da2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	430a      	orrs	r2, r1
 8010db0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010db6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010dba:	d10a      	bne.n	8010dd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	685b      	ldr	r3, [r3, #4]
 8010dc2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	430a      	orrs	r2, r1
 8010dd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d00a      	beq.n	8010df4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	685b      	ldr	r3, [r3, #4]
 8010de4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	430a      	orrs	r2, r1
 8010df2:	605a      	str	r2, [r3, #4]
  }
}
 8010df4:	bf00      	nop
 8010df6:	370c      	adds	r7, #12
 8010df8:	46bd      	mov	sp, r7
 8010dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dfe:	4770      	bx	lr

08010e00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010e00:	b580      	push	{r7, lr}
 8010e02:	b098      	sub	sp, #96	@ 0x60
 8010e04:	af02      	add	r7, sp, #8
 8010e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	2200      	movs	r2, #0
 8010e0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010e10:	f7f8 f8ba 	bl	8008f88 <HAL_GetTick>
 8010e14:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	681b      	ldr	r3, [r3, #0]
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	f003 0308 	and.w	r3, r3, #8
 8010e20:	2b08      	cmp	r3, #8
 8010e22:	d12f      	bne.n	8010e84 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010e24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010e28:	9300      	str	r3, [sp, #0]
 8010e2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010e2c:	2200      	movs	r2, #0
 8010e2e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010e32:	6878      	ldr	r0, [r7, #4]
 8010e34:	f000 f88e 	bl	8010f54 <UART_WaitOnFlagUntilTimeout>
 8010e38:	4603      	mov	r3, r0
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d022      	beq.n	8010e84 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e46:	e853 3f00 	ldrex	r3, [r3]
 8010e4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010e52:	653b      	str	r3, [r7, #80]	@ 0x50
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	461a      	mov	r2, r3
 8010e5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8010e5e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010e62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010e64:	e841 2300 	strex	r3, r2, [r1]
 8010e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d1e6      	bne.n	8010e3e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	2220      	movs	r2, #32
 8010e74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	2200      	movs	r2, #0
 8010e7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010e80:	2303      	movs	r3, #3
 8010e82:	e063      	b.n	8010f4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	681b      	ldr	r3, [r3, #0]
 8010e8a:	f003 0304 	and.w	r3, r3, #4
 8010e8e:	2b04      	cmp	r3, #4
 8010e90:	d149      	bne.n	8010f26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010e92:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010e96:	9300      	str	r3, [sp, #0]
 8010e98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010e9a:	2200      	movs	r2, #0
 8010e9c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010ea0:	6878      	ldr	r0, [r7, #4]
 8010ea2:	f000 f857 	bl	8010f54 <UART_WaitOnFlagUntilTimeout>
 8010ea6:	4603      	mov	r3, r0
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d03c      	beq.n	8010f26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eb4:	e853 3f00 	ldrex	r3, [r3]
 8010eb8:	623b      	str	r3, [r7, #32]
   return(result);
 8010eba:	6a3b      	ldr	r3, [r7, #32]
 8010ebc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010ec0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	461a      	mov	r2, r3
 8010ec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010eca:	633b      	str	r3, [r7, #48]	@ 0x30
 8010ecc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ece:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010ed0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ed2:	e841 2300 	strex	r3, r2, [r1]
 8010ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d1e6      	bne.n	8010eac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	3308      	adds	r3, #8
 8010ee4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ee6:	693b      	ldr	r3, [r7, #16]
 8010ee8:	e853 3f00 	ldrex	r3, [r3]
 8010eec:	60fb      	str	r3, [r7, #12]
   return(result);
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	f023 0301 	bic.w	r3, r3, #1
 8010ef4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	3308      	adds	r3, #8
 8010efc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010efe:	61fa      	str	r2, [r7, #28]
 8010f00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f02:	69b9      	ldr	r1, [r7, #24]
 8010f04:	69fa      	ldr	r2, [r7, #28]
 8010f06:	e841 2300 	strex	r3, r2, [r1]
 8010f0a:	617b      	str	r3, [r7, #20]
   return(result);
 8010f0c:	697b      	ldr	r3, [r7, #20]
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d1e5      	bne.n	8010ede <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	2220      	movs	r2, #32
 8010f16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	2200      	movs	r2, #0
 8010f1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010f22:	2303      	movs	r3, #3
 8010f24:	e012      	b.n	8010f4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	2220      	movs	r2, #32
 8010f2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	2220      	movs	r2, #32
 8010f32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	2200      	movs	r2, #0
 8010f3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	2200      	movs	r2, #0
 8010f40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	2200      	movs	r2, #0
 8010f46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010f4a:	2300      	movs	r3, #0
}
 8010f4c:	4618      	mov	r0, r3
 8010f4e:	3758      	adds	r7, #88	@ 0x58
 8010f50:	46bd      	mov	sp, r7
 8010f52:	bd80      	pop	{r7, pc}

08010f54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010f54:	b580      	push	{r7, lr}
 8010f56:	b084      	sub	sp, #16
 8010f58:	af00      	add	r7, sp, #0
 8010f5a:	60f8      	str	r0, [r7, #12]
 8010f5c:	60b9      	str	r1, [r7, #8]
 8010f5e:	603b      	str	r3, [r7, #0]
 8010f60:	4613      	mov	r3, r2
 8010f62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010f64:	e04f      	b.n	8011006 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010f66:	69bb      	ldr	r3, [r7, #24]
 8010f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f6c:	d04b      	beq.n	8011006 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010f6e:	f7f8 f80b 	bl	8008f88 <HAL_GetTick>
 8010f72:	4602      	mov	r2, r0
 8010f74:	683b      	ldr	r3, [r7, #0]
 8010f76:	1ad3      	subs	r3, r2, r3
 8010f78:	69ba      	ldr	r2, [r7, #24]
 8010f7a:	429a      	cmp	r2, r3
 8010f7c:	d302      	bcc.n	8010f84 <UART_WaitOnFlagUntilTimeout+0x30>
 8010f7e:	69bb      	ldr	r3, [r7, #24]
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d101      	bne.n	8010f88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010f84:	2303      	movs	r3, #3
 8010f86:	e04e      	b.n	8011026 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010f88:	68fb      	ldr	r3, [r7, #12]
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	f003 0304 	and.w	r3, r3, #4
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d037      	beq.n	8011006 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010f96:	68bb      	ldr	r3, [r7, #8]
 8010f98:	2b80      	cmp	r3, #128	@ 0x80
 8010f9a:	d034      	beq.n	8011006 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010f9c:	68bb      	ldr	r3, [r7, #8]
 8010f9e:	2b40      	cmp	r3, #64	@ 0x40
 8010fa0:	d031      	beq.n	8011006 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	69db      	ldr	r3, [r3, #28]
 8010fa8:	f003 0308 	and.w	r3, r3, #8
 8010fac:	2b08      	cmp	r3, #8
 8010fae:	d110      	bne.n	8010fd2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	2208      	movs	r2, #8
 8010fb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010fb8:	68f8      	ldr	r0, [r7, #12]
 8010fba:	f000 f838 	bl	801102e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	2208      	movs	r2, #8
 8010fc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	2200      	movs	r2, #0
 8010fca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010fce:	2301      	movs	r3, #1
 8010fd0:	e029      	b.n	8011026 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	69db      	ldr	r3, [r3, #28]
 8010fd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010fdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010fe0:	d111      	bne.n	8011006 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010fea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010fec:	68f8      	ldr	r0, [r7, #12]
 8010fee:	f000 f81e 	bl	801102e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	2220      	movs	r2, #32
 8010ff6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010ffa:	68fb      	ldr	r3, [r7, #12]
 8010ffc:	2200      	movs	r2, #0
 8010ffe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8011002:	2303      	movs	r3, #3
 8011004:	e00f      	b.n	8011026 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	69da      	ldr	r2, [r3, #28]
 801100c:	68bb      	ldr	r3, [r7, #8]
 801100e:	4013      	ands	r3, r2
 8011010:	68ba      	ldr	r2, [r7, #8]
 8011012:	429a      	cmp	r2, r3
 8011014:	bf0c      	ite	eq
 8011016:	2301      	moveq	r3, #1
 8011018:	2300      	movne	r3, #0
 801101a:	b2db      	uxtb	r3, r3
 801101c:	461a      	mov	r2, r3
 801101e:	79fb      	ldrb	r3, [r7, #7]
 8011020:	429a      	cmp	r2, r3
 8011022:	d0a0      	beq.n	8010f66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011024:	2300      	movs	r3, #0
}
 8011026:	4618      	mov	r0, r3
 8011028:	3710      	adds	r7, #16
 801102a:	46bd      	mov	sp, r7
 801102c:	bd80      	pop	{r7, pc}

0801102e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801102e:	b480      	push	{r7}
 8011030:	b095      	sub	sp, #84	@ 0x54
 8011032:	af00      	add	r7, sp, #0
 8011034:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801103c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801103e:	e853 3f00 	ldrex	r3, [r3]
 8011042:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011046:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801104a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	461a      	mov	r2, r3
 8011052:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011054:	643b      	str	r3, [r7, #64]	@ 0x40
 8011056:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011058:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801105a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801105c:	e841 2300 	strex	r3, r2, [r1]
 8011060:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011064:	2b00      	cmp	r3, #0
 8011066:	d1e6      	bne.n	8011036 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	3308      	adds	r3, #8
 801106e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011070:	6a3b      	ldr	r3, [r7, #32]
 8011072:	e853 3f00 	ldrex	r3, [r3]
 8011076:	61fb      	str	r3, [r7, #28]
   return(result);
 8011078:	69fb      	ldr	r3, [r7, #28]
 801107a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801107e:	f023 0301 	bic.w	r3, r3, #1
 8011082:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	681b      	ldr	r3, [r3, #0]
 8011088:	3308      	adds	r3, #8
 801108a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801108c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801108e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011090:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011092:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011094:	e841 2300 	strex	r3, r2, [r1]
 8011098:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801109a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801109c:	2b00      	cmp	r3, #0
 801109e:	d1e3      	bne.n	8011068 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80110a4:	2b01      	cmp	r3, #1
 80110a6:	d118      	bne.n	80110da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	e853 3f00 	ldrex	r3, [r3]
 80110b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80110b6:	68bb      	ldr	r3, [r7, #8]
 80110b8:	f023 0310 	bic.w	r3, r3, #16
 80110bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	461a      	mov	r2, r3
 80110c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110c6:	61bb      	str	r3, [r7, #24]
 80110c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110ca:	6979      	ldr	r1, [r7, #20]
 80110cc:	69ba      	ldr	r2, [r7, #24]
 80110ce:	e841 2300 	strex	r3, r2, [r1]
 80110d2:	613b      	str	r3, [r7, #16]
   return(result);
 80110d4:	693b      	ldr	r3, [r7, #16]
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d1e6      	bne.n	80110a8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	2220      	movs	r2, #32
 80110de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	2200      	movs	r2, #0
 80110e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	2200      	movs	r2, #0
 80110ec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80110ee:	bf00      	nop
 80110f0:	3754      	adds	r7, #84	@ 0x54
 80110f2:	46bd      	mov	sp, r7
 80110f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f8:	4770      	bx	lr

080110fa <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80110fa:	b480      	push	{r7}
 80110fc:	b085      	sub	sp, #20
 80110fe:	af00      	add	r7, sp, #0
 8011100:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	2200      	movs	r2, #0
 8011106:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801110a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 801110e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	b29a      	uxth	r2, r3
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801111a:	2300      	movs	r3, #0
}
 801111c:	4618      	mov	r0, r3
 801111e:	3714      	adds	r7, #20
 8011120:	46bd      	mov	sp, r7
 8011122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011126:	4770      	bx	lr

08011128 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8011128:	b480      	push	{r7}
 801112a:	b085      	sub	sp, #20
 801112c:	af00      	add	r7, sp, #0
 801112e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8011130:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8011134:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 801113c:	b29a      	uxth	r2, r3
 801113e:	68fb      	ldr	r3, [r7, #12]
 8011140:	b29b      	uxth	r3, r3
 8011142:	43db      	mvns	r3, r3
 8011144:	b29b      	uxth	r3, r3
 8011146:	4013      	ands	r3, r2
 8011148:	b29a      	uxth	r2, r3
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8011150:	2300      	movs	r3, #0
}
 8011152:	4618      	mov	r0, r3
 8011154:	3714      	adds	r7, #20
 8011156:	46bd      	mov	sp, r7
 8011158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115c:	4770      	bx	lr

0801115e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 801115e:	b480      	push	{r7}
 8011160:	b085      	sub	sp, #20
 8011162:	af00      	add	r7, sp, #0
 8011164:	60f8      	str	r0, [r7, #12]
 8011166:	1d3b      	adds	r3, r7, #4
 8011168:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	2201      	movs	r2, #1
 8011170:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8011174:	68fb      	ldr	r3, [r7, #12]
 8011176:	2200      	movs	r2, #0
 8011178:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	2200      	movs	r2, #0
 8011180:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	2200      	movs	r2, #0
 8011188:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 801118c:	2300      	movs	r3, #0
}
 801118e:	4618      	mov	r0, r3
 8011190:	3714      	adds	r7, #20
 8011192:	46bd      	mov	sp, r7
 8011194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011198:	4770      	bx	lr
	...

0801119c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801119c:	b480      	push	{r7}
 801119e:	b09d      	sub	sp, #116	@ 0x74
 80111a0:	af00      	add	r7, sp, #0
 80111a2:	6078      	str	r0, [r7, #4]
 80111a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80111a6:	2300      	movs	r3, #0
 80111a8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80111ac:	687a      	ldr	r2, [r7, #4]
 80111ae:	683b      	ldr	r3, [r7, #0]
 80111b0:	781b      	ldrb	r3, [r3, #0]
 80111b2:	009b      	lsls	r3, r3, #2
 80111b4:	4413      	add	r3, r2
 80111b6:	881b      	ldrh	r3, [r3, #0]
 80111b8:	b29b      	uxth	r3, r3
 80111ba:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80111be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80111c2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80111c6:	683b      	ldr	r3, [r7, #0]
 80111c8:	78db      	ldrb	r3, [r3, #3]
 80111ca:	2b03      	cmp	r3, #3
 80111cc:	d81f      	bhi.n	801120e <USB_ActivateEndpoint+0x72>
 80111ce:	a201      	add	r2, pc, #4	@ (adr r2, 80111d4 <USB_ActivateEndpoint+0x38>)
 80111d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111d4:	080111e5 	.word	0x080111e5
 80111d8:	08011201 	.word	0x08011201
 80111dc:	08011217 	.word	0x08011217
 80111e0:	080111f3 	.word	0x080111f3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80111e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80111e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80111ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80111f0:	e012      	b.n	8011218 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80111f2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80111f6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80111fa:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80111fe:	e00b      	b.n	8011218 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8011200:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8011204:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8011208:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 801120c:	e004      	b.n	8011218 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 801120e:	2301      	movs	r3, #1
 8011210:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8011214:	e000      	b.n	8011218 <USB_ActivateEndpoint+0x7c>
      break;
 8011216:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8011218:	687a      	ldr	r2, [r7, #4]
 801121a:	683b      	ldr	r3, [r7, #0]
 801121c:	781b      	ldrb	r3, [r3, #0]
 801121e:	009b      	lsls	r3, r3, #2
 8011220:	441a      	add	r2, r3
 8011222:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8011226:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801122a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801122e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011236:	b29b      	uxth	r3, r3
 8011238:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 801123a:	687a      	ldr	r2, [r7, #4]
 801123c:	683b      	ldr	r3, [r7, #0]
 801123e:	781b      	ldrb	r3, [r3, #0]
 8011240:	009b      	lsls	r3, r3, #2
 8011242:	4413      	add	r3, r2
 8011244:	881b      	ldrh	r3, [r3, #0]
 8011246:	b29b      	uxth	r3, r3
 8011248:	b21b      	sxth	r3, r3
 801124a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801124e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011252:	b21a      	sxth	r2, r3
 8011254:	683b      	ldr	r3, [r7, #0]
 8011256:	781b      	ldrb	r3, [r3, #0]
 8011258:	b21b      	sxth	r3, r3
 801125a:	4313      	orrs	r3, r2
 801125c:	b21b      	sxth	r3, r3
 801125e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8011262:	687a      	ldr	r2, [r7, #4]
 8011264:	683b      	ldr	r3, [r7, #0]
 8011266:	781b      	ldrb	r3, [r3, #0]
 8011268:	009b      	lsls	r3, r3, #2
 801126a:	441a      	add	r2, r3
 801126c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8011270:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011274:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011278:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801127c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011280:	b29b      	uxth	r3, r3
 8011282:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8011284:	683b      	ldr	r3, [r7, #0]
 8011286:	7b1b      	ldrb	r3, [r3, #12]
 8011288:	2b00      	cmp	r3, #0
 801128a:	f040 8178 	bne.w	801157e <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 801128e:	683b      	ldr	r3, [r7, #0]
 8011290:	785b      	ldrb	r3, [r3, #1]
 8011292:	2b00      	cmp	r3, #0
 8011294:	f000 8084 	beq.w	80113a0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	61bb      	str	r3, [r7, #24]
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80112a2:	b29b      	uxth	r3, r3
 80112a4:	461a      	mov	r2, r3
 80112a6:	69bb      	ldr	r3, [r7, #24]
 80112a8:	4413      	add	r3, r2
 80112aa:	61bb      	str	r3, [r7, #24]
 80112ac:	683b      	ldr	r3, [r7, #0]
 80112ae:	781b      	ldrb	r3, [r3, #0]
 80112b0:	00da      	lsls	r2, r3, #3
 80112b2:	69bb      	ldr	r3, [r7, #24]
 80112b4:	4413      	add	r3, r2
 80112b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80112ba:	617b      	str	r3, [r7, #20]
 80112bc:	683b      	ldr	r3, [r7, #0]
 80112be:	88db      	ldrh	r3, [r3, #6]
 80112c0:	085b      	lsrs	r3, r3, #1
 80112c2:	b29b      	uxth	r3, r3
 80112c4:	005b      	lsls	r3, r3, #1
 80112c6:	b29a      	uxth	r2, r3
 80112c8:	697b      	ldr	r3, [r7, #20]
 80112ca:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80112cc:	687a      	ldr	r2, [r7, #4]
 80112ce:	683b      	ldr	r3, [r7, #0]
 80112d0:	781b      	ldrb	r3, [r3, #0]
 80112d2:	009b      	lsls	r3, r3, #2
 80112d4:	4413      	add	r3, r2
 80112d6:	881b      	ldrh	r3, [r3, #0]
 80112d8:	827b      	strh	r3, [r7, #18]
 80112da:	8a7b      	ldrh	r3, [r7, #18]
 80112dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d01b      	beq.n	801131c <USB_ActivateEndpoint+0x180>
 80112e4:	687a      	ldr	r2, [r7, #4]
 80112e6:	683b      	ldr	r3, [r7, #0]
 80112e8:	781b      	ldrb	r3, [r3, #0]
 80112ea:	009b      	lsls	r3, r3, #2
 80112ec:	4413      	add	r3, r2
 80112ee:	881b      	ldrh	r3, [r3, #0]
 80112f0:	b29b      	uxth	r3, r3
 80112f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80112f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80112fa:	823b      	strh	r3, [r7, #16]
 80112fc:	687a      	ldr	r2, [r7, #4]
 80112fe:	683b      	ldr	r3, [r7, #0]
 8011300:	781b      	ldrb	r3, [r3, #0]
 8011302:	009b      	lsls	r3, r3, #2
 8011304:	441a      	add	r2, r3
 8011306:	8a3b      	ldrh	r3, [r7, #16]
 8011308:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801130c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011310:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011314:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011318:	b29b      	uxth	r3, r3
 801131a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801131c:	683b      	ldr	r3, [r7, #0]
 801131e:	78db      	ldrb	r3, [r3, #3]
 8011320:	2b01      	cmp	r3, #1
 8011322:	d020      	beq.n	8011366 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011324:	687a      	ldr	r2, [r7, #4]
 8011326:	683b      	ldr	r3, [r7, #0]
 8011328:	781b      	ldrb	r3, [r3, #0]
 801132a:	009b      	lsls	r3, r3, #2
 801132c:	4413      	add	r3, r2
 801132e:	881b      	ldrh	r3, [r3, #0]
 8011330:	b29b      	uxth	r3, r3
 8011332:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011336:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801133a:	81bb      	strh	r3, [r7, #12]
 801133c:	89bb      	ldrh	r3, [r7, #12]
 801133e:	f083 0320 	eor.w	r3, r3, #32
 8011342:	81bb      	strh	r3, [r7, #12]
 8011344:	687a      	ldr	r2, [r7, #4]
 8011346:	683b      	ldr	r3, [r7, #0]
 8011348:	781b      	ldrb	r3, [r3, #0]
 801134a:	009b      	lsls	r3, r3, #2
 801134c:	441a      	add	r2, r3
 801134e:	89bb      	ldrh	r3, [r7, #12]
 8011350:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011354:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011358:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801135c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011360:	b29b      	uxth	r3, r3
 8011362:	8013      	strh	r3, [r2, #0]
 8011364:	e2d5      	b.n	8011912 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011366:	687a      	ldr	r2, [r7, #4]
 8011368:	683b      	ldr	r3, [r7, #0]
 801136a:	781b      	ldrb	r3, [r3, #0]
 801136c:	009b      	lsls	r3, r3, #2
 801136e:	4413      	add	r3, r2
 8011370:	881b      	ldrh	r3, [r3, #0]
 8011372:	b29b      	uxth	r3, r3
 8011374:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011378:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801137c:	81fb      	strh	r3, [r7, #14]
 801137e:	687a      	ldr	r2, [r7, #4]
 8011380:	683b      	ldr	r3, [r7, #0]
 8011382:	781b      	ldrb	r3, [r3, #0]
 8011384:	009b      	lsls	r3, r3, #2
 8011386:	441a      	add	r2, r3
 8011388:	89fb      	ldrh	r3, [r7, #14]
 801138a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801138e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011392:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801139a:	b29b      	uxth	r3, r3
 801139c:	8013      	strh	r3, [r2, #0]
 801139e:	e2b8      	b.n	8011912 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80113aa:	b29b      	uxth	r3, r3
 80113ac:	461a      	mov	r2, r3
 80113ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113b0:	4413      	add	r3, r2
 80113b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80113b4:	683b      	ldr	r3, [r7, #0]
 80113b6:	781b      	ldrb	r3, [r3, #0]
 80113b8:	00da      	lsls	r2, r3, #3
 80113ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113bc:	4413      	add	r3, r2
 80113be:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80113c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80113c4:	683b      	ldr	r3, [r7, #0]
 80113c6:	88db      	ldrh	r3, [r3, #6]
 80113c8:	085b      	lsrs	r3, r3, #1
 80113ca:	b29b      	uxth	r3, r3
 80113cc:	005b      	lsls	r3, r3, #1
 80113ce:	b29a      	uxth	r2, r3
 80113d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113d2:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80113de:	b29b      	uxth	r3, r3
 80113e0:	461a      	mov	r2, r3
 80113e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113e4:	4413      	add	r3, r2
 80113e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80113e8:	683b      	ldr	r3, [r7, #0]
 80113ea:	781b      	ldrb	r3, [r3, #0]
 80113ec:	00da      	lsls	r2, r3, #3
 80113ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113f0:	4413      	add	r3, r2
 80113f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80113f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80113f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113fa:	881b      	ldrh	r3, [r3, #0]
 80113fc:	b29b      	uxth	r3, r3
 80113fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011402:	b29a      	uxth	r2, r3
 8011404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011406:	801a      	strh	r2, [r3, #0]
 8011408:	683b      	ldr	r3, [r7, #0]
 801140a:	691b      	ldr	r3, [r3, #16]
 801140c:	2b3e      	cmp	r3, #62	@ 0x3e
 801140e:	d91d      	bls.n	801144c <USB_ActivateEndpoint+0x2b0>
 8011410:	683b      	ldr	r3, [r7, #0]
 8011412:	691b      	ldr	r3, [r3, #16]
 8011414:	095b      	lsrs	r3, r3, #5
 8011416:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	691b      	ldr	r3, [r3, #16]
 801141c:	f003 031f 	and.w	r3, r3, #31
 8011420:	2b00      	cmp	r3, #0
 8011422:	d102      	bne.n	801142a <USB_ActivateEndpoint+0x28e>
 8011424:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011426:	3b01      	subs	r3, #1
 8011428:	66bb      	str	r3, [r7, #104]	@ 0x68
 801142a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801142c:	881b      	ldrh	r3, [r3, #0]
 801142e:	b29a      	uxth	r2, r3
 8011430:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011432:	b29b      	uxth	r3, r3
 8011434:	029b      	lsls	r3, r3, #10
 8011436:	b29b      	uxth	r3, r3
 8011438:	4313      	orrs	r3, r2
 801143a:	b29b      	uxth	r3, r3
 801143c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011440:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011444:	b29a      	uxth	r2, r3
 8011446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011448:	801a      	strh	r2, [r3, #0]
 801144a:	e026      	b.n	801149a <USB_ActivateEndpoint+0x2fe>
 801144c:	683b      	ldr	r3, [r7, #0]
 801144e:	691b      	ldr	r3, [r3, #16]
 8011450:	2b00      	cmp	r3, #0
 8011452:	d10a      	bne.n	801146a <USB_ActivateEndpoint+0x2ce>
 8011454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011456:	881b      	ldrh	r3, [r3, #0]
 8011458:	b29b      	uxth	r3, r3
 801145a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801145e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011462:	b29a      	uxth	r2, r3
 8011464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011466:	801a      	strh	r2, [r3, #0]
 8011468:	e017      	b.n	801149a <USB_ActivateEndpoint+0x2fe>
 801146a:	683b      	ldr	r3, [r7, #0]
 801146c:	691b      	ldr	r3, [r3, #16]
 801146e:	085b      	lsrs	r3, r3, #1
 8011470:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011472:	683b      	ldr	r3, [r7, #0]
 8011474:	691b      	ldr	r3, [r3, #16]
 8011476:	f003 0301 	and.w	r3, r3, #1
 801147a:	2b00      	cmp	r3, #0
 801147c:	d002      	beq.n	8011484 <USB_ActivateEndpoint+0x2e8>
 801147e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011480:	3301      	adds	r3, #1
 8011482:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011486:	881b      	ldrh	r3, [r3, #0]
 8011488:	b29a      	uxth	r2, r3
 801148a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801148c:	b29b      	uxth	r3, r3
 801148e:	029b      	lsls	r3, r3, #10
 8011490:	b29b      	uxth	r3, r3
 8011492:	4313      	orrs	r3, r2
 8011494:	b29a      	uxth	r2, r3
 8011496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011498:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801149a:	687a      	ldr	r2, [r7, #4]
 801149c:	683b      	ldr	r3, [r7, #0]
 801149e:	781b      	ldrb	r3, [r3, #0]
 80114a0:	009b      	lsls	r3, r3, #2
 80114a2:	4413      	add	r3, r2
 80114a4:	881b      	ldrh	r3, [r3, #0]
 80114a6:	847b      	strh	r3, [r7, #34]	@ 0x22
 80114a8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80114aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d01b      	beq.n	80114ea <USB_ActivateEndpoint+0x34e>
 80114b2:	687a      	ldr	r2, [r7, #4]
 80114b4:	683b      	ldr	r3, [r7, #0]
 80114b6:	781b      	ldrb	r3, [r3, #0]
 80114b8:	009b      	lsls	r3, r3, #2
 80114ba:	4413      	add	r3, r2
 80114bc:	881b      	ldrh	r3, [r3, #0]
 80114be:	b29b      	uxth	r3, r3
 80114c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114c8:	843b      	strh	r3, [r7, #32]
 80114ca:	687a      	ldr	r2, [r7, #4]
 80114cc:	683b      	ldr	r3, [r7, #0]
 80114ce:	781b      	ldrb	r3, [r3, #0]
 80114d0:	009b      	lsls	r3, r3, #2
 80114d2:	441a      	add	r2, r3
 80114d4:	8c3b      	ldrh	r3, [r7, #32]
 80114d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80114da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80114de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80114e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114e6:	b29b      	uxth	r3, r3
 80114e8:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80114ea:	683b      	ldr	r3, [r7, #0]
 80114ec:	781b      	ldrb	r3, [r3, #0]
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d124      	bne.n	801153c <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80114f2:	687a      	ldr	r2, [r7, #4]
 80114f4:	683b      	ldr	r3, [r7, #0]
 80114f6:	781b      	ldrb	r3, [r3, #0]
 80114f8:	009b      	lsls	r3, r3, #2
 80114fa:	4413      	add	r3, r2
 80114fc:	881b      	ldrh	r3, [r3, #0]
 80114fe:	b29b      	uxth	r3, r3
 8011500:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011504:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011508:	83bb      	strh	r3, [r7, #28]
 801150a:	8bbb      	ldrh	r3, [r7, #28]
 801150c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011510:	83bb      	strh	r3, [r7, #28]
 8011512:	8bbb      	ldrh	r3, [r7, #28]
 8011514:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011518:	83bb      	strh	r3, [r7, #28]
 801151a:	687a      	ldr	r2, [r7, #4]
 801151c:	683b      	ldr	r3, [r7, #0]
 801151e:	781b      	ldrb	r3, [r3, #0]
 8011520:	009b      	lsls	r3, r3, #2
 8011522:	441a      	add	r2, r3
 8011524:	8bbb      	ldrh	r3, [r7, #28]
 8011526:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801152a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801152e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011536:	b29b      	uxth	r3, r3
 8011538:	8013      	strh	r3, [r2, #0]
 801153a:	e1ea      	b.n	8011912 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 801153c:	687a      	ldr	r2, [r7, #4]
 801153e:	683b      	ldr	r3, [r7, #0]
 8011540:	781b      	ldrb	r3, [r3, #0]
 8011542:	009b      	lsls	r3, r3, #2
 8011544:	4413      	add	r3, r2
 8011546:	881b      	ldrh	r3, [r3, #0]
 8011548:	b29b      	uxth	r3, r3
 801154a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801154e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011552:	83fb      	strh	r3, [r7, #30]
 8011554:	8bfb      	ldrh	r3, [r7, #30]
 8011556:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801155a:	83fb      	strh	r3, [r7, #30]
 801155c:	687a      	ldr	r2, [r7, #4]
 801155e:	683b      	ldr	r3, [r7, #0]
 8011560:	781b      	ldrb	r3, [r3, #0]
 8011562:	009b      	lsls	r3, r3, #2
 8011564:	441a      	add	r2, r3
 8011566:	8bfb      	ldrh	r3, [r7, #30]
 8011568:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801156c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011570:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011574:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011578:	b29b      	uxth	r3, r3
 801157a:	8013      	strh	r3, [r2, #0]
 801157c:	e1c9      	b.n	8011912 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 801157e:	683b      	ldr	r3, [r7, #0]
 8011580:	78db      	ldrb	r3, [r3, #3]
 8011582:	2b02      	cmp	r3, #2
 8011584:	d11e      	bne.n	80115c4 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011586:	687a      	ldr	r2, [r7, #4]
 8011588:	683b      	ldr	r3, [r7, #0]
 801158a:	781b      	ldrb	r3, [r3, #0]
 801158c:	009b      	lsls	r3, r3, #2
 801158e:	4413      	add	r3, r2
 8011590:	881b      	ldrh	r3, [r3, #0]
 8011592:	b29b      	uxth	r3, r3
 8011594:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011598:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801159c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80115a0:	687a      	ldr	r2, [r7, #4]
 80115a2:	683b      	ldr	r3, [r7, #0]
 80115a4:	781b      	ldrb	r3, [r3, #0]
 80115a6:	009b      	lsls	r3, r3, #2
 80115a8:	441a      	add	r2, r3
 80115aa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80115ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115b6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80115ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115be:	b29b      	uxth	r3, r3
 80115c0:	8013      	strh	r3, [r2, #0]
 80115c2:	e01d      	b.n	8011600 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80115c4:	687a      	ldr	r2, [r7, #4]
 80115c6:	683b      	ldr	r3, [r7, #0]
 80115c8:	781b      	ldrb	r3, [r3, #0]
 80115ca:	009b      	lsls	r3, r3, #2
 80115cc:	4413      	add	r3, r2
 80115ce:	881b      	ldrh	r3, [r3, #0]
 80115d0:	b29b      	uxth	r3, r3
 80115d2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80115d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80115da:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80115de:	687a      	ldr	r2, [r7, #4]
 80115e0:	683b      	ldr	r3, [r7, #0]
 80115e2:	781b      	ldrb	r3, [r3, #0]
 80115e4:	009b      	lsls	r3, r3, #2
 80115e6:	441a      	add	r2, r3
 80115e8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80115ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80115f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115fc:	b29b      	uxth	r3, r3
 80115fe:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801160a:	b29b      	uxth	r3, r3
 801160c:	461a      	mov	r2, r3
 801160e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011610:	4413      	add	r3, r2
 8011612:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011614:	683b      	ldr	r3, [r7, #0]
 8011616:	781b      	ldrb	r3, [r3, #0]
 8011618:	00da      	lsls	r2, r3, #3
 801161a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801161c:	4413      	add	r3, r2
 801161e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011622:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011624:	683b      	ldr	r3, [r7, #0]
 8011626:	891b      	ldrh	r3, [r3, #8]
 8011628:	085b      	lsrs	r3, r3, #1
 801162a:	b29b      	uxth	r3, r3
 801162c:	005b      	lsls	r3, r3, #1
 801162e:	b29a      	uxth	r2, r3
 8011630:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011632:	801a      	strh	r2, [r3, #0]
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	657b      	str	r3, [r7, #84]	@ 0x54
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801163e:	b29b      	uxth	r3, r3
 8011640:	461a      	mov	r2, r3
 8011642:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011644:	4413      	add	r3, r2
 8011646:	657b      	str	r3, [r7, #84]	@ 0x54
 8011648:	683b      	ldr	r3, [r7, #0]
 801164a:	781b      	ldrb	r3, [r3, #0]
 801164c:	00da      	lsls	r2, r3, #3
 801164e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011650:	4413      	add	r3, r2
 8011652:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011656:	653b      	str	r3, [r7, #80]	@ 0x50
 8011658:	683b      	ldr	r3, [r7, #0]
 801165a:	895b      	ldrh	r3, [r3, #10]
 801165c:	085b      	lsrs	r3, r3, #1
 801165e:	b29b      	uxth	r3, r3
 8011660:	005b      	lsls	r3, r3, #1
 8011662:	b29a      	uxth	r2, r3
 8011664:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011666:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8011668:	683b      	ldr	r3, [r7, #0]
 801166a:	785b      	ldrb	r3, [r3, #1]
 801166c:	2b00      	cmp	r3, #0
 801166e:	f040 8093 	bne.w	8011798 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011672:	687a      	ldr	r2, [r7, #4]
 8011674:	683b      	ldr	r3, [r7, #0]
 8011676:	781b      	ldrb	r3, [r3, #0]
 8011678:	009b      	lsls	r3, r3, #2
 801167a:	4413      	add	r3, r2
 801167c:	881b      	ldrh	r3, [r3, #0]
 801167e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8011682:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8011686:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801168a:	2b00      	cmp	r3, #0
 801168c:	d01b      	beq.n	80116c6 <USB_ActivateEndpoint+0x52a>
 801168e:	687a      	ldr	r2, [r7, #4]
 8011690:	683b      	ldr	r3, [r7, #0]
 8011692:	781b      	ldrb	r3, [r3, #0]
 8011694:	009b      	lsls	r3, r3, #2
 8011696:	4413      	add	r3, r2
 8011698:	881b      	ldrh	r3, [r3, #0]
 801169a:	b29b      	uxth	r3, r3
 801169c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80116a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80116a4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80116a6:	687a      	ldr	r2, [r7, #4]
 80116a8:	683b      	ldr	r3, [r7, #0]
 80116aa:	781b      	ldrb	r3, [r3, #0]
 80116ac:	009b      	lsls	r3, r3, #2
 80116ae:	441a      	add	r2, r3
 80116b0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80116b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80116be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116c2:	b29b      	uxth	r3, r3
 80116c4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80116c6:	687a      	ldr	r2, [r7, #4]
 80116c8:	683b      	ldr	r3, [r7, #0]
 80116ca:	781b      	ldrb	r3, [r3, #0]
 80116cc:	009b      	lsls	r3, r3, #2
 80116ce:	4413      	add	r3, r2
 80116d0:	881b      	ldrh	r3, [r3, #0]
 80116d2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80116d4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80116d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d01b      	beq.n	8011716 <USB_ActivateEndpoint+0x57a>
 80116de:	687a      	ldr	r2, [r7, #4]
 80116e0:	683b      	ldr	r3, [r7, #0]
 80116e2:	781b      	ldrb	r3, [r3, #0]
 80116e4:	009b      	lsls	r3, r3, #2
 80116e6:	4413      	add	r3, r2
 80116e8:	881b      	ldrh	r3, [r3, #0]
 80116ea:	b29b      	uxth	r3, r3
 80116ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80116f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80116f4:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80116f6:	687a      	ldr	r2, [r7, #4]
 80116f8:	683b      	ldr	r3, [r7, #0]
 80116fa:	781b      	ldrb	r3, [r3, #0]
 80116fc:	009b      	lsls	r3, r3, #2
 80116fe:	441a      	add	r2, r3
 8011700:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8011702:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011706:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801170a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801170e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011712:	b29b      	uxth	r3, r3
 8011714:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011716:	687a      	ldr	r2, [r7, #4]
 8011718:	683b      	ldr	r3, [r7, #0]
 801171a:	781b      	ldrb	r3, [r3, #0]
 801171c:	009b      	lsls	r3, r3, #2
 801171e:	4413      	add	r3, r2
 8011720:	881b      	ldrh	r3, [r3, #0]
 8011722:	b29b      	uxth	r3, r3
 8011724:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011728:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801172c:	873b      	strh	r3, [r7, #56]	@ 0x38
 801172e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8011730:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011734:	873b      	strh	r3, [r7, #56]	@ 0x38
 8011736:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8011738:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801173c:	873b      	strh	r3, [r7, #56]	@ 0x38
 801173e:	687a      	ldr	r2, [r7, #4]
 8011740:	683b      	ldr	r3, [r7, #0]
 8011742:	781b      	ldrb	r3, [r3, #0]
 8011744:	009b      	lsls	r3, r3, #2
 8011746:	441a      	add	r2, r3
 8011748:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801174a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801174e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011752:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801175a:	b29b      	uxth	r3, r3
 801175c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801175e:	687a      	ldr	r2, [r7, #4]
 8011760:	683b      	ldr	r3, [r7, #0]
 8011762:	781b      	ldrb	r3, [r3, #0]
 8011764:	009b      	lsls	r3, r3, #2
 8011766:	4413      	add	r3, r2
 8011768:	881b      	ldrh	r3, [r3, #0]
 801176a:	b29b      	uxth	r3, r3
 801176c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011770:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011774:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011776:	687a      	ldr	r2, [r7, #4]
 8011778:	683b      	ldr	r3, [r7, #0]
 801177a:	781b      	ldrb	r3, [r3, #0]
 801177c:	009b      	lsls	r3, r3, #2
 801177e:	441a      	add	r2, r3
 8011780:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011782:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011786:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801178a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801178e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011792:	b29b      	uxth	r3, r3
 8011794:	8013      	strh	r3, [r2, #0]
 8011796:	e0bc      	b.n	8011912 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011798:	687a      	ldr	r2, [r7, #4]
 801179a:	683b      	ldr	r3, [r7, #0]
 801179c:	781b      	ldrb	r3, [r3, #0]
 801179e:	009b      	lsls	r3, r3, #2
 80117a0:	4413      	add	r3, r2
 80117a2:	881b      	ldrh	r3, [r3, #0]
 80117a4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80117a8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80117ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	d01d      	beq.n	80117f0 <USB_ActivateEndpoint+0x654>
 80117b4:	687a      	ldr	r2, [r7, #4]
 80117b6:	683b      	ldr	r3, [r7, #0]
 80117b8:	781b      	ldrb	r3, [r3, #0]
 80117ba:	009b      	lsls	r3, r3, #2
 80117bc:	4413      	add	r3, r2
 80117be:	881b      	ldrh	r3, [r3, #0]
 80117c0:	b29b      	uxth	r3, r3
 80117c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80117c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117ca:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80117ce:	687a      	ldr	r2, [r7, #4]
 80117d0:	683b      	ldr	r3, [r7, #0]
 80117d2:	781b      	ldrb	r3, [r3, #0]
 80117d4:	009b      	lsls	r3, r3, #2
 80117d6:	441a      	add	r2, r3
 80117d8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80117dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80117e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117ec:	b29b      	uxth	r3, r3
 80117ee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80117f0:	687a      	ldr	r2, [r7, #4]
 80117f2:	683b      	ldr	r3, [r7, #0]
 80117f4:	781b      	ldrb	r3, [r3, #0]
 80117f6:	009b      	lsls	r3, r3, #2
 80117f8:	4413      	add	r3, r2
 80117fa:	881b      	ldrh	r3, [r3, #0]
 80117fc:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8011800:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8011804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011808:	2b00      	cmp	r3, #0
 801180a:	d01d      	beq.n	8011848 <USB_ActivateEndpoint+0x6ac>
 801180c:	687a      	ldr	r2, [r7, #4]
 801180e:	683b      	ldr	r3, [r7, #0]
 8011810:	781b      	ldrb	r3, [r3, #0]
 8011812:	009b      	lsls	r3, r3, #2
 8011814:	4413      	add	r3, r2
 8011816:	881b      	ldrh	r3, [r3, #0]
 8011818:	b29b      	uxth	r3, r3
 801181a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801181e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011822:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8011826:	687a      	ldr	r2, [r7, #4]
 8011828:	683b      	ldr	r3, [r7, #0]
 801182a:	781b      	ldrb	r3, [r3, #0]
 801182c:	009b      	lsls	r3, r3, #2
 801182e:	441a      	add	r2, r3
 8011830:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8011834:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011838:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801183c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011840:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011844:	b29b      	uxth	r3, r3
 8011846:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011848:	683b      	ldr	r3, [r7, #0]
 801184a:	78db      	ldrb	r3, [r3, #3]
 801184c:	2b01      	cmp	r3, #1
 801184e:	d024      	beq.n	801189a <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011850:	687a      	ldr	r2, [r7, #4]
 8011852:	683b      	ldr	r3, [r7, #0]
 8011854:	781b      	ldrb	r3, [r3, #0]
 8011856:	009b      	lsls	r3, r3, #2
 8011858:	4413      	add	r3, r2
 801185a:	881b      	ldrh	r3, [r3, #0]
 801185c:	b29b      	uxth	r3, r3
 801185e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011862:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011866:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 801186a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801186e:	f083 0320 	eor.w	r3, r3, #32
 8011872:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8011876:	687a      	ldr	r2, [r7, #4]
 8011878:	683b      	ldr	r3, [r7, #0]
 801187a:	781b      	ldrb	r3, [r3, #0]
 801187c:	009b      	lsls	r3, r3, #2
 801187e:	441a      	add	r2, r3
 8011880:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8011884:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011888:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801188c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011890:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011894:	b29b      	uxth	r3, r3
 8011896:	8013      	strh	r3, [r2, #0]
 8011898:	e01d      	b.n	80118d6 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801189a:	687a      	ldr	r2, [r7, #4]
 801189c:	683b      	ldr	r3, [r7, #0]
 801189e:	781b      	ldrb	r3, [r3, #0]
 80118a0:	009b      	lsls	r3, r3, #2
 80118a2:	4413      	add	r3, r2
 80118a4:	881b      	ldrh	r3, [r3, #0]
 80118a6:	b29b      	uxth	r3, r3
 80118a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80118ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80118b0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80118b4:	687a      	ldr	r2, [r7, #4]
 80118b6:	683b      	ldr	r3, [r7, #0]
 80118b8:	781b      	ldrb	r3, [r3, #0]
 80118ba:	009b      	lsls	r3, r3, #2
 80118bc:	441a      	add	r2, r3
 80118be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80118c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80118ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80118ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118d2:	b29b      	uxth	r3, r3
 80118d4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80118d6:	687a      	ldr	r2, [r7, #4]
 80118d8:	683b      	ldr	r3, [r7, #0]
 80118da:	781b      	ldrb	r3, [r3, #0]
 80118dc:	009b      	lsls	r3, r3, #2
 80118de:	4413      	add	r3, r2
 80118e0:	881b      	ldrh	r3, [r3, #0]
 80118e2:	b29b      	uxth	r3, r3
 80118e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80118e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80118ec:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80118f0:	687a      	ldr	r2, [r7, #4]
 80118f2:	683b      	ldr	r3, [r7, #0]
 80118f4:	781b      	ldrb	r3, [r3, #0]
 80118f6:	009b      	lsls	r3, r3, #2
 80118f8:	441a      	add	r2, r3
 80118fa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80118fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011902:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011906:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801190a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801190e:	b29b      	uxth	r3, r3
 8011910:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8011912:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8011916:	4618      	mov	r0, r3
 8011918:	3774      	adds	r7, #116	@ 0x74
 801191a:	46bd      	mov	sp, r7
 801191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011920:	4770      	bx	lr
 8011922:	bf00      	nop

08011924 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011924:	b480      	push	{r7}
 8011926:	b08d      	sub	sp, #52	@ 0x34
 8011928:	af00      	add	r7, sp, #0
 801192a:	6078      	str	r0, [r7, #4]
 801192c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801192e:	683b      	ldr	r3, [r7, #0]
 8011930:	7b1b      	ldrb	r3, [r3, #12]
 8011932:	2b00      	cmp	r3, #0
 8011934:	f040 808e 	bne.w	8011a54 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8011938:	683b      	ldr	r3, [r7, #0]
 801193a:	785b      	ldrb	r3, [r3, #1]
 801193c:	2b00      	cmp	r3, #0
 801193e:	d044      	beq.n	80119ca <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011940:	687a      	ldr	r2, [r7, #4]
 8011942:	683b      	ldr	r3, [r7, #0]
 8011944:	781b      	ldrb	r3, [r3, #0]
 8011946:	009b      	lsls	r3, r3, #2
 8011948:	4413      	add	r3, r2
 801194a:	881b      	ldrh	r3, [r3, #0]
 801194c:	81bb      	strh	r3, [r7, #12]
 801194e:	89bb      	ldrh	r3, [r7, #12]
 8011950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011954:	2b00      	cmp	r3, #0
 8011956:	d01b      	beq.n	8011990 <USB_DeactivateEndpoint+0x6c>
 8011958:	687a      	ldr	r2, [r7, #4]
 801195a:	683b      	ldr	r3, [r7, #0]
 801195c:	781b      	ldrb	r3, [r3, #0]
 801195e:	009b      	lsls	r3, r3, #2
 8011960:	4413      	add	r3, r2
 8011962:	881b      	ldrh	r3, [r3, #0]
 8011964:	b29b      	uxth	r3, r3
 8011966:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801196a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801196e:	817b      	strh	r3, [r7, #10]
 8011970:	687a      	ldr	r2, [r7, #4]
 8011972:	683b      	ldr	r3, [r7, #0]
 8011974:	781b      	ldrb	r3, [r3, #0]
 8011976:	009b      	lsls	r3, r3, #2
 8011978:	441a      	add	r2, r3
 801197a:	897b      	ldrh	r3, [r7, #10]
 801197c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011980:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011984:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011988:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801198c:	b29b      	uxth	r3, r3
 801198e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011990:	687a      	ldr	r2, [r7, #4]
 8011992:	683b      	ldr	r3, [r7, #0]
 8011994:	781b      	ldrb	r3, [r3, #0]
 8011996:	009b      	lsls	r3, r3, #2
 8011998:	4413      	add	r3, r2
 801199a:	881b      	ldrh	r3, [r3, #0]
 801199c:	b29b      	uxth	r3, r3
 801199e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80119a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80119a6:	813b      	strh	r3, [r7, #8]
 80119a8:	687a      	ldr	r2, [r7, #4]
 80119aa:	683b      	ldr	r3, [r7, #0]
 80119ac:	781b      	ldrb	r3, [r3, #0]
 80119ae:	009b      	lsls	r3, r3, #2
 80119b0:	441a      	add	r2, r3
 80119b2:	893b      	ldrh	r3, [r7, #8]
 80119b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80119b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80119bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80119c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80119c4:	b29b      	uxth	r3, r3
 80119c6:	8013      	strh	r3, [r2, #0]
 80119c8:	e192      	b.n	8011cf0 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80119ca:	687a      	ldr	r2, [r7, #4]
 80119cc:	683b      	ldr	r3, [r7, #0]
 80119ce:	781b      	ldrb	r3, [r3, #0]
 80119d0:	009b      	lsls	r3, r3, #2
 80119d2:	4413      	add	r3, r2
 80119d4:	881b      	ldrh	r3, [r3, #0]
 80119d6:	827b      	strh	r3, [r7, #18]
 80119d8:	8a7b      	ldrh	r3, [r7, #18]
 80119da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d01b      	beq.n	8011a1a <USB_DeactivateEndpoint+0xf6>
 80119e2:	687a      	ldr	r2, [r7, #4]
 80119e4:	683b      	ldr	r3, [r7, #0]
 80119e6:	781b      	ldrb	r3, [r3, #0]
 80119e8:	009b      	lsls	r3, r3, #2
 80119ea:	4413      	add	r3, r2
 80119ec:	881b      	ldrh	r3, [r3, #0]
 80119ee:	b29b      	uxth	r3, r3
 80119f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80119f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80119f8:	823b      	strh	r3, [r7, #16]
 80119fa:	687a      	ldr	r2, [r7, #4]
 80119fc:	683b      	ldr	r3, [r7, #0]
 80119fe:	781b      	ldrb	r3, [r3, #0]
 8011a00:	009b      	lsls	r3, r3, #2
 8011a02:	441a      	add	r2, r3
 8011a04:	8a3b      	ldrh	r3, [r7, #16]
 8011a06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011a12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a16:	b29b      	uxth	r3, r3
 8011a18:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011a1a:	687a      	ldr	r2, [r7, #4]
 8011a1c:	683b      	ldr	r3, [r7, #0]
 8011a1e:	781b      	ldrb	r3, [r3, #0]
 8011a20:	009b      	lsls	r3, r3, #2
 8011a22:	4413      	add	r3, r2
 8011a24:	881b      	ldrh	r3, [r3, #0]
 8011a26:	b29b      	uxth	r3, r3
 8011a28:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011a2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a30:	81fb      	strh	r3, [r7, #14]
 8011a32:	687a      	ldr	r2, [r7, #4]
 8011a34:	683b      	ldr	r3, [r7, #0]
 8011a36:	781b      	ldrb	r3, [r3, #0]
 8011a38:	009b      	lsls	r3, r3, #2
 8011a3a:	441a      	add	r2, r3
 8011a3c:	89fb      	ldrh	r3, [r7, #14]
 8011a3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011a4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a4e:	b29b      	uxth	r3, r3
 8011a50:	8013      	strh	r3, [r2, #0]
 8011a52:	e14d      	b.n	8011cf0 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8011a54:	683b      	ldr	r3, [r7, #0]
 8011a56:	785b      	ldrb	r3, [r3, #1]
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	f040 80a5 	bne.w	8011ba8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011a5e:	687a      	ldr	r2, [r7, #4]
 8011a60:	683b      	ldr	r3, [r7, #0]
 8011a62:	781b      	ldrb	r3, [r3, #0]
 8011a64:	009b      	lsls	r3, r3, #2
 8011a66:	4413      	add	r3, r2
 8011a68:	881b      	ldrh	r3, [r3, #0]
 8011a6a:	843b      	strh	r3, [r7, #32]
 8011a6c:	8c3b      	ldrh	r3, [r7, #32]
 8011a6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d01b      	beq.n	8011aae <USB_DeactivateEndpoint+0x18a>
 8011a76:	687a      	ldr	r2, [r7, #4]
 8011a78:	683b      	ldr	r3, [r7, #0]
 8011a7a:	781b      	ldrb	r3, [r3, #0]
 8011a7c:	009b      	lsls	r3, r3, #2
 8011a7e:	4413      	add	r3, r2
 8011a80:	881b      	ldrh	r3, [r3, #0]
 8011a82:	b29b      	uxth	r3, r3
 8011a84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a8c:	83fb      	strh	r3, [r7, #30]
 8011a8e:	687a      	ldr	r2, [r7, #4]
 8011a90:	683b      	ldr	r3, [r7, #0]
 8011a92:	781b      	ldrb	r3, [r3, #0]
 8011a94:	009b      	lsls	r3, r3, #2
 8011a96:	441a      	add	r2, r3
 8011a98:	8bfb      	ldrh	r3, [r7, #30]
 8011a9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011aa2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011aa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011aaa:	b29b      	uxth	r3, r3
 8011aac:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011aae:	687a      	ldr	r2, [r7, #4]
 8011ab0:	683b      	ldr	r3, [r7, #0]
 8011ab2:	781b      	ldrb	r3, [r3, #0]
 8011ab4:	009b      	lsls	r3, r3, #2
 8011ab6:	4413      	add	r3, r2
 8011ab8:	881b      	ldrh	r3, [r3, #0]
 8011aba:	83bb      	strh	r3, [r7, #28]
 8011abc:	8bbb      	ldrh	r3, [r7, #28]
 8011abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d01b      	beq.n	8011afe <USB_DeactivateEndpoint+0x1da>
 8011ac6:	687a      	ldr	r2, [r7, #4]
 8011ac8:	683b      	ldr	r3, [r7, #0]
 8011aca:	781b      	ldrb	r3, [r3, #0]
 8011acc:	009b      	lsls	r3, r3, #2
 8011ace:	4413      	add	r3, r2
 8011ad0:	881b      	ldrh	r3, [r3, #0]
 8011ad2:	b29b      	uxth	r3, r3
 8011ad4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ad8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011adc:	837b      	strh	r3, [r7, #26]
 8011ade:	687a      	ldr	r2, [r7, #4]
 8011ae0:	683b      	ldr	r3, [r7, #0]
 8011ae2:	781b      	ldrb	r3, [r3, #0]
 8011ae4:	009b      	lsls	r3, r3, #2
 8011ae6:	441a      	add	r2, r3
 8011ae8:	8b7b      	ldrh	r3, [r7, #26]
 8011aea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011aee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011af2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011af6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011afa:	b29b      	uxth	r3, r3
 8011afc:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8011afe:	687a      	ldr	r2, [r7, #4]
 8011b00:	683b      	ldr	r3, [r7, #0]
 8011b02:	781b      	ldrb	r3, [r3, #0]
 8011b04:	009b      	lsls	r3, r3, #2
 8011b06:	4413      	add	r3, r2
 8011b08:	881b      	ldrh	r3, [r3, #0]
 8011b0a:	b29b      	uxth	r3, r3
 8011b0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011b10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b14:	833b      	strh	r3, [r7, #24]
 8011b16:	687a      	ldr	r2, [r7, #4]
 8011b18:	683b      	ldr	r3, [r7, #0]
 8011b1a:	781b      	ldrb	r3, [r3, #0]
 8011b1c:	009b      	lsls	r3, r3, #2
 8011b1e:	441a      	add	r2, r3
 8011b20:	8b3b      	ldrh	r3, [r7, #24]
 8011b22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b2e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011b32:	b29b      	uxth	r3, r3
 8011b34:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011b36:	687a      	ldr	r2, [r7, #4]
 8011b38:	683b      	ldr	r3, [r7, #0]
 8011b3a:	781b      	ldrb	r3, [r3, #0]
 8011b3c:	009b      	lsls	r3, r3, #2
 8011b3e:	4413      	add	r3, r2
 8011b40:	881b      	ldrh	r3, [r3, #0]
 8011b42:	b29b      	uxth	r3, r3
 8011b44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011b48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b4c:	82fb      	strh	r3, [r7, #22]
 8011b4e:	687a      	ldr	r2, [r7, #4]
 8011b50:	683b      	ldr	r3, [r7, #0]
 8011b52:	781b      	ldrb	r3, [r3, #0]
 8011b54:	009b      	lsls	r3, r3, #2
 8011b56:	441a      	add	r2, r3
 8011b58:	8afb      	ldrh	r3, [r7, #22]
 8011b5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b6a:	b29b      	uxth	r3, r3
 8011b6c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011b6e:	687a      	ldr	r2, [r7, #4]
 8011b70:	683b      	ldr	r3, [r7, #0]
 8011b72:	781b      	ldrb	r3, [r3, #0]
 8011b74:	009b      	lsls	r3, r3, #2
 8011b76:	4413      	add	r3, r2
 8011b78:	881b      	ldrh	r3, [r3, #0]
 8011b7a:	b29b      	uxth	r3, r3
 8011b7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011b80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011b84:	82bb      	strh	r3, [r7, #20]
 8011b86:	687a      	ldr	r2, [r7, #4]
 8011b88:	683b      	ldr	r3, [r7, #0]
 8011b8a:	781b      	ldrb	r3, [r3, #0]
 8011b8c:	009b      	lsls	r3, r3, #2
 8011b8e:	441a      	add	r2, r3
 8011b90:	8abb      	ldrh	r3, [r7, #20]
 8011b92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ba2:	b29b      	uxth	r3, r3
 8011ba4:	8013      	strh	r3, [r2, #0]
 8011ba6:	e0a3      	b.n	8011cf0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011ba8:	687a      	ldr	r2, [r7, #4]
 8011baa:	683b      	ldr	r3, [r7, #0]
 8011bac:	781b      	ldrb	r3, [r3, #0]
 8011bae:	009b      	lsls	r3, r3, #2
 8011bb0:	4413      	add	r3, r2
 8011bb2:	881b      	ldrh	r3, [r3, #0]
 8011bb4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8011bb6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011bb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	d01b      	beq.n	8011bf8 <USB_DeactivateEndpoint+0x2d4>
 8011bc0:	687a      	ldr	r2, [r7, #4]
 8011bc2:	683b      	ldr	r3, [r7, #0]
 8011bc4:	781b      	ldrb	r3, [r3, #0]
 8011bc6:	009b      	lsls	r3, r3, #2
 8011bc8:	4413      	add	r3, r2
 8011bca:	881b      	ldrh	r3, [r3, #0]
 8011bcc:	b29b      	uxth	r3, r3
 8011bce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011bd6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011bd8:	687a      	ldr	r2, [r7, #4]
 8011bda:	683b      	ldr	r3, [r7, #0]
 8011bdc:	781b      	ldrb	r3, [r3, #0]
 8011bde:	009b      	lsls	r3, r3, #2
 8011be0:	441a      	add	r2, r3
 8011be2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011be4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011be8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011bec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011bf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011bf4:	b29b      	uxth	r3, r3
 8011bf6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011bf8:	687a      	ldr	r2, [r7, #4]
 8011bfa:	683b      	ldr	r3, [r7, #0]
 8011bfc:	781b      	ldrb	r3, [r3, #0]
 8011bfe:	009b      	lsls	r3, r3, #2
 8011c00:	4413      	add	r3, r2
 8011c02:	881b      	ldrh	r3, [r3, #0]
 8011c04:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8011c06:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d01b      	beq.n	8011c48 <USB_DeactivateEndpoint+0x324>
 8011c10:	687a      	ldr	r2, [r7, #4]
 8011c12:	683b      	ldr	r3, [r7, #0]
 8011c14:	781b      	ldrb	r3, [r3, #0]
 8011c16:	009b      	lsls	r3, r3, #2
 8011c18:	4413      	add	r3, r2
 8011c1a:	881b      	ldrh	r3, [r3, #0]
 8011c1c:	b29b      	uxth	r3, r3
 8011c1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c26:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011c28:	687a      	ldr	r2, [r7, #4]
 8011c2a:	683b      	ldr	r3, [r7, #0]
 8011c2c:	781b      	ldrb	r3, [r3, #0]
 8011c2e:	009b      	lsls	r3, r3, #2
 8011c30:	441a      	add	r2, r3
 8011c32:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011c34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c40:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011c44:	b29b      	uxth	r3, r3
 8011c46:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8011c48:	687a      	ldr	r2, [r7, #4]
 8011c4a:	683b      	ldr	r3, [r7, #0]
 8011c4c:	781b      	ldrb	r3, [r3, #0]
 8011c4e:	009b      	lsls	r3, r3, #2
 8011c50:	4413      	add	r3, r2
 8011c52:	881b      	ldrh	r3, [r3, #0]
 8011c54:	b29b      	uxth	r3, r3
 8011c56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c5e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011c60:	687a      	ldr	r2, [r7, #4]
 8011c62:	683b      	ldr	r3, [r7, #0]
 8011c64:	781b      	ldrb	r3, [r3, #0]
 8011c66:	009b      	lsls	r3, r3, #2
 8011c68:	441a      	add	r2, r3
 8011c6a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011c6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c74:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011c78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c7c:	b29b      	uxth	r3, r3
 8011c7e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011c80:	687a      	ldr	r2, [r7, #4]
 8011c82:	683b      	ldr	r3, [r7, #0]
 8011c84:	781b      	ldrb	r3, [r3, #0]
 8011c86:	009b      	lsls	r3, r3, #2
 8011c88:	4413      	add	r3, r2
 8011c8a:	881b      	ldrh	r3, [r3, #0]
 8011c8c:	b29b      	uxth	r3, r3
 8011c8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011c96:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8011c98:	687a      	ldr	r2, [r7, #4]
 8011c9a:	683b      	ldr	r3, [r7, #0]
 8011c9c:	781b      	ldrb	r3, [r3, #0]
 8011c9e:	009b      	lsls	r3, r3, #2
 8011ca0:	441a      	add	r2, r3
 8011ca2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011ca4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ca8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011cac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011cb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cb4:	b29b      	uxth	r3, r3
 8011cb6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011cb8:	687a      	ldr	r2, [r7, #4]
 8011cba:	683b      	ldr	r3, [r7, #0]
 8011cbc:	781b      	ldrb	r3, [r3, #0]
 8011cbe:	009b      	lsls	r3, r3, #2
 8011cc0:	4413      	add	r3, r2
 8011cc2:	881b      	ldrh	r3, [r3, #0]
 8011cc4:	b29b      	uxth	r3, r3
 8011cc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011cca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cce:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011cd0:	687a      	ldr	r2, [r7, #4]
 8011cd2:	683b      	ldr	r3, [r7, #0]
 8011cd4:	781b      	ldrb	r3, [r3, #0]
 8011cd6:	009b      	lsls	r3, r3, #2
 8011cd8:	441a      	add	r2, r3
 8011cda:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011cdc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ce0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ce4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011ce8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cec:	b29b      	uxth	r3, r3
 8011cee:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8011cf0:	2300      	movs	r3, #0
}
 8011cf2:	4618      	mov	r0, r3
 8011cf4:	3734      	adds	r7, #52	@ 0x34
 8011cf6:	46bd      	mov	sp, r7
 8011cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cfc:	4770      	bx	lr

08011cfe <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011cfe:	b580      	push	{r7, lr}
 8011d00:	b0c2      	sub	sp, #264	@ 0x108
 8011d02:	af00      	add	r7, sp, #0
 8011d04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011d08:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011d0c:	6018      	str	r0, [r3, #0]
 8011d0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011d12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011d16:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011d18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011d1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011d20:	681b      	ldr	r3, [r3, #0]
 8011d22:	785b      	ldrb	r3, [r3, #1]
 8011d24:	2b01      	cmp	r3, #1
 8011d26:	f040 86b7 	bne.w	8012a98 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8011d2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011d2e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	699a      	ldr	r2, [r3, #24]
 8011d36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011d3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	691b      	ldr	r3, [r3, #16]
 8011d42:	429a      	cmp	r2, r3
 8011d44:	d908      	bls.n	8011d58 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8011d46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011d4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	691b      	ldr	r3, [r3, #16]
 8011d52:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8011d56:	e007      	b.n	8011d68 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8011d58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011d5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011d60:	681b      	ldr	r3, [r3, #0]
 8011d62:	699b      	ldr	r3, [r3, #24]
 8011d64:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8011d68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011d6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	7b1b      	ldrb	r3, [r3, #12]
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d13a      	bne.n	8011dee <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8011d78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011d7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011d80:	681b      	ldr	r3, [r3, #0]
 8011d82:	6959      	ldr	r1, [r3, #20]
 8011d84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011d88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	88da      	ldrh	r2, [r3, #6]
 8011d90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011d94:	b29b      	uxth	r3, r3
 8011d96:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8011d9a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8011d9e:	6800      	ldr	r0, [r0, #0]
 8011da0:	f001 fc98 	bl	80136d4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011da4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011da8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	613b      	str	r3, [r7, #16]
 8011db0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011db4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011dbe:	b29b      	uxth	r3, r3
 8011dc0:	461a      	mov	r2, r3
 8011dc2:	693b      	ldr	r3, [r7, #16]
 8011dc4:	4413      	add	r3, r2
 8011dc6:	613b      	str	r3, [r7, #16]
 8011dc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011dcc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	781b      	ldrb	r3, [r3, #0]
 8011dd4:	00da      	lsls	r2, r3, #3
 8011dd6:	693b      	ldr	r3, [r7, #16]
 8011dd8:	4413      	add	r3, r2
 8011dda:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011dde:	60fb      	str	r3, [r7, #12]
 8011de0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011de4:	b29a      	uxth	r2, r3
 8011de6:	68fb      	ldr	r3, [r7, #12]
 8011de8:	801a      	strh	r2, [r3, #0]
 8011dea:	f000 be1f 	b.w	8012a2c <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8011dee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011df2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	78db      	ldrb	r3, [r3, #3]
 8011dfa:	2b02      	cmp	r3, #2
 8011dfc:	f040 8462 	bne.w	80126c4 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8011e00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	6a1a      	ldr	r2, [r3, #32]
 8011e0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	691b      	ldr	r3, [r3, #16]
 8011e18:	429a      	cmp	r2, r3
 8011e1a:	f240 83df 	bls.w	80125dc <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011e1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011e26:	681a      	ldr	r2, [r3, #0]
 8011e28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	781b      	ldrb	r3, [r3, #0]
 8011e34:	009b      	lsls	r3, r3, #2
 8011e36:	4413      	add	r3, r2
 8011e38:	881b      	ldrh	r3, [r3, #0]
 8011e3a:	b29b      	uxth	r3, r3
 8011e3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e44:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8011e48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e4c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011e50:	681a      	ldr	r2, [r3, #0]
 8011e52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	781b      	ldrb	r3, [r3, #0]
 8011e5e:	009b      	lsls	r3, r3, #2
 8011e60:	441a      	add	r2, r3
 8011e62:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8011e66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e6e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011e72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e76:	b29b      	uxth	r3, r3
 8011e78:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8011e7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011e82:	681b      	ldr	r3, [r3, #0]
 8011e84:	6a1a      	ldr	r2, [r3, #32]
 8011e86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011e8a:	1ad2      	subs	r2, r2, r3
 8011e8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011e98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e9c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011ea0:	681a      	ldr	r2, [r3, #0]
 8011ea2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011ea6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011eaa:	681b      	ldr	r3, [r3, #0]
 8011eac:	781b      	ldrb	r3, [r3, #0]
 8011eae:	009b      	lsls	r3, r3, #2
 8011eb0:	4413      	add	r3, r2
 8011eb2:	881b      	ldrh	r3, [r3, #0]
 8011eb4:	b29b      	uxth	r3, r3
 8011eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	f000 81c7 	beq.w	801224e <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011ec0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011ec4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	633b      	str	r3, [r7, #48]	@ 0x30
 8011ecc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011ed0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011ed4:	681b      	ldr	r3, [r3, #0]
 8011ed6:	785b      	ldrb	r3, [r3, #1]
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d177      	bne.n	8011fcc <USB_EPStartXfer+0x2ce>
 8011edc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011ee0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011ee8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011eec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011ef6:	b29b      	uxth	r3, r3
 8011ef8:	461a      	mov	r2, r3
 8011efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011efc:	4413      	add	r3, r2
 8011efe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011f00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011f04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	781b      	ldrb	r3, [r3, #0]
 8011f0c:	00da      	lsls	r2, r3, #3
 8011f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f10:	4413      	add	r3, r2
 8011f12:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011f16:	627b      	str	r3, [r7, #36]	@ 0x24
 8011f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f1a:	881b      	ldrh	r3, [r3, #0]
 8011f1c:	b29b      	uxth	r3, r3
 8011f1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011f22:	b29a      	uxth	r2, r3
 8011f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f26:	801a      	strh	r2, [r3, #0]
 8011f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011f2c:	2b3e      	cmp	r3, #62	@ 0x3e
 8011f2e:	d921      	bls.n	8011f74 <USB_EPStartXfer+0x276>
 8011f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011f34:	095b      	lsrs	r3, r3, #5
 8011f36:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8011f3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011f3e:	f003 031f 	and.w	r3, r3, #31
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d104      	bne.n	8011f50 <USB_EPStartXfer+0x252>
 8011f46:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8011f4a:	3b01      	subs	r3, #1
 8011f4c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8011f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f52:	881b      	ldrh	r3, [r3, #0]
 8011f54:	b29a      	uxth	r2, r3
 8011f56:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8011f5a:	b29b      	uxth	r3, r3
 8011f5c:	029b      	lsls	r3, r3, #10
 8011f5e:	b29b      	uxth	r3, r3
 8011f60:	4313      	orrs	r3, r2
 8011f62:	b29b      	uxth	r3, r3
 8011f64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f6c:	b29a      	uxth	r2, r3
 8011f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f70:	801a      	strh	r2, [r3, #0]
 8011f72:	e050      	b.n	8012016 <USB_EPStartXfer+0x318>
 8011f74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d10a      	bne.n	8011f92 <USB_EPStartXfer+0x294>
 8011f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f7e:	881b      	ldrh	r3, [r3, #0]
 8011f80:	b29b      	uxth	r3, r3
 8011f82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f8a:	b29a      	uxth	r2, r3
 8011f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f8e:	801a      	strh	r2, [r3, #0]
 8011f90:	e041      	b.n	8012016 <USB_EPStartXfer+0x318>
 8011f92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011f96:	085b      	lsrs	r3, r3, #1
 8011f98:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8011f9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011fa0:	f003 0301 	and.w	r3, r3, #1
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d004      	beq.n	8011fb2 <USB_EPStartXfer+0x2b4>
 8011fa8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8011fac:	3301      	adds	r3, #1
 8011fae:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8011fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fb4:	881b      	ldrh	r3, [r3, #0]
 8011fb6:	b29a      	uxth	r2, r3
 8011fb8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8011fbc:	b29b      	uxth	r3, r3
 8011fbe:	029b      	lsls	r3, r3, #10
 8011fc0:	b29b      	uxth	r3, r3
 8011fc2:	4313      	orrs	r3, r2
 8011fc4:	b29a      	uxth	r2, r3
 8011fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fc8:	801a      	strh	r2, [r3, #0]
 8011fca:	e024      	b.n	8012016 <USB_EPStartXfer+0x318>
 8011fcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011fd0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	785b      	ldrb	r3, [r3, #1]
 8011fd8:	2b01      	cmp	r3, #1
 8011fda:	d11c      	bne.n	8012016 <USB_EPStartXfer+0x318>
 8011fdc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011fe0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011fea:	b29b      	uxth	r3, r3
 8011fec:	461a      	mov	r2, r3
 8011fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ff0:	4413      	add	r3, r2
 8011ff2:	633b      	str	r3, [r7, #48]	@ 0x30
 8011ff4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011ff8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	781b      	ldrb	r3, [r3, #0]
 8012000:	00da      	lsls	r2, r3, #3
 8012002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012004:	4413      	add	r3, r2
 8012006:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801200a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801200c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012010:	b29a      	uxth	r2, r3
 8012012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012014:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8012016:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801201a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	895b      	ldrh	r3, [r3, #10]
 8012022:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012026:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801202a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801202e:	681b      	ldr	r3, [r3, #0]
 8012030:	6959      	ldr	r1, [r3, #20]
 8012032:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012036:	b29b      	uxth	r3, r3
 8012038:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801203c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8012040:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8012044:	6800      	ldr	r0, [r0, #0]
 8012046:	f001 fb45 	bl	80136d4 <USB_WritePMA>
            ep->xfer_buff += len;
 801204a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801204e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	695a      	ldr	r2, [r3, #20]
 8012056:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801205a:	441a      	add	r2, r3
 801205c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012060:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012064:	681b      	ldr	r3, [r3, #0]
 8012066:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8012068:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801206c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	6a1a      	ldr	r2, [r3, #32]
 8012074:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012078:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	691b      	ldr	r3, [r3, #16]
 8012080:	429a      	cmp	r2, r3
 8012082:	d90f      	bls.n	80120a4 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8012084:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012088:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	6a1a      	ldr	r2, [r3, #32]
 8012090:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012094:	1ad2      	subs	r2, r2, r3
 8012096:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801209a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801209e:	681b      	ldr	r3, [r3, #0]
 80120a0:	621a      	str	r2, [r3, #32]
 80120a2:	e00e      	b.n	80120c2 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80120a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80120a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	6a1b      	ldr	r3, [r3, #32]
 80120b0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80120b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80120b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	2200      	movs	r2, #0
 80120c0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80120c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80120c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	785b      	ldrb	r3, [r3, #1]
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d177      	bne.n	80121c2 <USB_EPStartXfer+0x4c4>
 80120d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80120d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	61bb      	str	r3, [r7, #24]
 80120de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80120e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80120ec:	b29b      	uxth	r3, r3
 80120ee:	461a      	mov	r2, r3
 80120f0:	69bb      	ldr	r3, [r7, #24]
 80120f2:	4413      	add	r3, r2
 80120f4:	61bb      	str	r3, [r7, #24]
 80120f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80120fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	781b      	ldrb	r3, [r3, #0]
 8012102:	00da      	lsls	r2, r3, #3
 8012104:	69bb      	ldr	r3, [r7, #24]
 8012106:	4413      	add	r3, r2
 8012108:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801210c:	617b      	str	r3, [r7, #20]
 801210e:	697b      	ldr	r3, [r7, #20]
 8012110:	881b      	ldrh	r3, [r3, #0]
 8012112:	b29b      	uxth	r3, r3
 8012114:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012118:	b29a      	uxth	r2, r3
 801211a:	697b      	ldr	r3, [r7, #20]
 801211c:	801a      	strh	r2, [r3, #0]
 801211e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012122:	2b3e      	cmp	r3, #62	@ 0x3e
 8012124:	d921      	bls.n	801216a <USB_EPStartXfer+0x46c>
 8012126:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801212a:	095b      	lsrs	r3, r3, #5
 801212c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8012130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012134:	f003 031f 	and.w	r3, r3, #31
 8012138:	2b00      	cmp	r3, #0
 801213a:	d104      	bne.n	8012146 <USB_EPStartXfer+0x448>
 801213c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012140:	3b01      	subs	r3, #1
 8012142:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8012146:	697b      	ldr	r3, [r7, #20]
 8012148:	881b      	ldrh	r3, [r3, #0]
 801214a:	b29a      	uxth	r2, r3
 801214c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012150:	b29b      	uxth	r3, r3
 8012152:	029b      	lsls	r3, r3, #10
 8012154:	b29b      	uxth	r3, r3
 8012156:	4313      	orrs	r3, r2
 8012158:	b29b      	uxth	r3, r3
 801215a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801215e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012162:	b29a      	uxth	r2, r3
 8012164:	697b      	ldr	r3, [r7, #20]
 8012166:	801a      	strh	r2, [r3, #0]
 8012168:	e056      	b.n	8012218 <USB_EPStartXfer+0x51a>
 801216a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801216e:	2b00      	cmp	r3, #0
 8012170:	d10a      	bne.n	8012188 <USB_EPStartXfer+0x48a>
 8012172:	697b      	ldr	r3, [r7, #20]
 8012174:	881b      	ldrh	r3, [r3, #0]
 8012176:	b29b      	uxth	r3, r3
 8012178:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801217c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012180:	b29a      	uxth	r2, r3
 8012182:	697b      	ldr	r3, [r7, #20]
 8012184:	801a      	strh	r2, [r3, #0]
 8012186:	e047      	b.n	8012218 <USB_EPStartXfer+0x51a>
 8012188:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801218c:	085b      	lsrs	r3, r3, #1
 801218e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8012192:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012196:	f003 0301 	and.w	r3, r3, #1
 801219a:	2b00      	cmp	r3, #0
 801219c:	d004      	beq.n	80121a8 <USB_EPStartXfer+0x4aa>
 801219e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80121a2:	3301      	adds	r3, #1
 80121a4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80121a8:	697b      	ldr	r3, [r7, #20]
 80121aa:	881b      	ldrh	r3, [r3, #0]
 80121ac:	b29a      	uxth	r2, r3
 80121ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80121b2:	b29b      	uxth	r3, r3
 80121b4:	029b      	lsls	r3, r3, #10
 80121b6:	b29b      	uxth	r3, r3
 80121b8:	4313      	orrs	r3, r2
 80121ba:	b29a      	uxth	r2, r3
 80121bc:	697b      	ldr	r3, [r7, #20]
 80121be:	801a      	strh	r2, [r3, #0]
 80121c0:	e02a      	b.n	8012218 <USB_EPStartXfer+0x51a>
 80121c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80121c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	785b      	ldrb	r3, [r3, #1]
 80121ce:	2b01      	cmp	r3, #1
 80121d0:	d122      	bne.n	8012218 <USB_EPStartXfer+0x51a>
 80121d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80121d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	623b      	str	r3, [r7, #32]
 80121de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80121e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80121ec:	b29b      	uxth	r3, r3
 80121ee:	461a      	mov	r2, r3
 80121f0:	6a3b      	ldr	r3, [r7, #32]
 80121f2:	4413      	add	r3, r2
 80121f4:	623b      	str	r3, [r7, #32]
 80121f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80121fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80121fe:	681b      	ldr	r3, [r3, #0]
 8012200:	781b      	ldrb	r3, [r3, #0]
 8012202:	00da      	lsls	r2, r3, #3
 8012204:	6a3b      	ldr	r3, [r7, #32]
 8012206:	4413      	add	r3, r2
 8012208:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801220c:	61fb      	str	r3, [r7, #28]
 801220e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012212:	b29a      	uxth	r2, r3
 8012214:	69fb      	ldr	r3, [r7, #28]
 8012216:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012218:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801221c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	891b      	ldrh	r3, [r3, #8]
 8012224:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012228:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801222c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	6959      	ldr	r1, [r3, #20]
 8012234:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012238:	b29b      	uxth	r3, r3
 801223a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801223e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8012242:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8012246:	6800      	ldr	r0, [r0, #0]
 8012248:	f001 fa44 	bl	80136d4 <USB_WritePMA>
 801224c:	e3ee      	b.n	8012a2c <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801224e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012252:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	785b      	ldrb	r3, [r3, #1]
 801225a:	2b00      	cmp	r3, #0
 801225c:	d177      	bne.n	801234e <USB_EPStartXfer+0x650>
 801225e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012262:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	64bb      	str	r3, [r7, #72]	@ 0x48
 801226a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801226e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012278:	b29b      	uxth	r3, r3
 801227a:	461a      	mov	r2, r3
 801227c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801227e:	4413      	add	r3, r2
 8012280:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012282:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012286:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801228a:	681b      	ldr	r3, [r3, #0]
 801228c:	781b      	ldrb	r3, [r3, #0]
 801228e:	00da      	lsls	r2, r3, #3
 8012290:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012292:	4413      	add	r3, r2
 8012294:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012298:	647b      	str	r3, [r7, #68]	@ 0x44
 801229a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801229c:	881b      	ldrh	r3, [r3, #0]
 801229e:	b29b      	uxth	r3, r3
 80122a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80122a4:	b29a      	uxth	r2, r3
 80122a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80122a8:	801a      	strh	r2, [r3, #0]
 80122aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80122ae:	2b3e      	cmp	r3, #62	@ 0x3e
 80122b0:	d921      	bls.n	80122f6 <USB_EPStartXfer+0x5f8>
 80122b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80122b6:	095b      	lsrs	r3, r3, #5
 80122b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80122bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80122c0:	f003 031f 	and.w	r3, r3, #31
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d104      	bne.n	80122d2 <USB_EPStartXfer+0x5d4>
 80122c8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80122cc:	3b01      	subs	r3, #1
 80122ce:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80122d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80122d4:	881b      	ldrh	r3, [r3, #0]
 80122d6:	b29a      	uxth	r2, r3
 80122d8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80122dc:	b29b      	uxth	r3, r3
 80122de:	029b      	lsls	r3, r3, #10
 80122e0:	b29b      	uxth	r3, r3
 80122e2:	4313      	orrs	r3, r2
 80122e4:	b29b      	uxth	r3, r3
 80122e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80122ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80122ee:	b29a      	uxth	r2, r3
 80122f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80122f2:	801a      	strh	r2, [r3, #0]
 80122f4:	e056      	b.n	80123a4 <USB_EPStartXfer+0x6a6>
 80122f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d10a      	bne.n	8012314 <USB_EPStartXfer+0x616>
 80122fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012300:	881b      	ldrh	r3, [r3, #0]
 8012302:	b29b      	uxth	r3, r3
 8012304:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012308:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801230c:	b29a      	uxth	r2, r3
 801230e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012310:	801a      	strh	r2, [r3, #0]
 8012312:	e047      	b.n	80123a4 <USB_EPStartXfer+0x6a6>
 8012314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012318:	085b      	lsrs	r3, r3, #1
 801231a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 801231e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012322:	f003 0301 	and.w	r3, r3, #1
 8012326:	2b00      	cmp	r3, #0
 8012328:	d004      	beq.n	8012334 <USB_EPStartXfer+0x636>
 801232a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 801232e:	3301      	adds	r3, #1
 8012330:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8012334:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012336:	881b      	ldrh	r3, [r3, #0]
 8012338:	b29a      	uxth	r2, r3
 801233a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 801233e:	b29b      	uxth	r3, r3
 8012340:	029b      	lsls	r3, r3, #10
 8012342:	b29b      	uxth	r3, r3
 8012344:	4313      	orrs	r3, r2
 8012346:	b29a      	uxth	r2, r3
 8012348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801234a:	801a      	strh	r2, [r3, #0]
 801234c:	e02a      	b.n	80123a4 <USB_EPStartXfer+0x6a6>
 801234e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012352:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	785b      	ldrb	r3, [r3, #1]
 801235a:	2b01      	cmp	r3, #1
 801235c:	d122      	bne.n	80123a4 <USB_EPStartXfer+0x6a6>
 801235e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012362:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	653b      	str	r3, [r7, #80]	@ 0x50
 801236a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801236e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012372:	681b      	ldr	r3, [r3, #0]
 8012374:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012378:	b29b      	uxth	r3, r3
 801237a:	461a      	mov	r2, r3
 801237c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801237e:	4413      	add	r3, r2
 8012380:	653b      	str	r3, [r7, #80]	@ 0x50
 8012382:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012386:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	781b      	ldrb	r3, [r3, #0]
 801238e:	00da      	lsls	r2, r3, #3
 8012390:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012392:	4413      	add	r3, r2
 8012394:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012398:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801239a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801239e:	b29a      	uxth	r2, r3
 80123a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80123a2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80123a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80123a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	891b      	ldrh	r3, [r3, #8]
 80123b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80123b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80123b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80123bc:	681b      	ldr	r3, [r3, #0]
 80123be:	6959      	ldr	r1, [r3, #20]
 80123c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80123c4:	b29b      	uxth	r3, r3
 80123c6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80123ca:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80123ce:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80123d2:	6800      	ldr	r0, [r0, #0]
 80123d4:	f001 f97e 	bl	80136d4 <USB_WritePMA>
            ep->xfer_buff += len;
 80123d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80123dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80123e0:	681b      	ldr	r3, [r3, #0]
 80123e2:	695a      	ldr	r2, [r3, #20]
 80123e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80123e8:	441a      	add	r2, r3
 80123ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80123ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80123f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80123fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	6a1a      	ldr	r2, [r3, #32]
 8012402:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012406:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	691b      	ldr	r3, [r3, #16]
 801240e:	429a      	cmp	r2, r3
 8012410:	d90f      	bls.n	8012432 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8012412:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012416:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801241a:	681b      	ldr	r3, [r3, #0]
 801241c:	6a1a      	ldr	r2, [r3, #32]
 801241e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012422:	1ad2      	subs	r2, r2, r3
 8012424:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012428:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	621a      	str	r2, [r3, #32]
 8012430:	e00e      	b.n	8012450 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8012432:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012436:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	6a1b      	ldr	r3, [r3, #32]
 801243e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8012442:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012446:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	2200      	movs	r2, #0
 801244e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012450:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012454:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	643b      	str	r3, [r7, #64]	@ 0x40
 801245c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012460:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	785b      	ldrb	r3, [r3, #1]
 8012468:	2b00      	cmp	r3, #0
 801246a:	d177      	bne.n	801255c <USB_EPStartXfer+0x85e>
 801246c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012470:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012474:	681b      	ldr	r3, [r3, #0]
 8012476:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012478:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801247c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012486:	b29b      	uxth	r3, r3
 8012488:	461a      	mov	r2, r3
 801248a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801248c:	4413      	add	r3, r2
 801248e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012490:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012494:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	781b      	ldrb	r3, [r3, #0]
 801249c:	00da      	lsls	r2, r3, #3
 801249e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124a0:	4413      	add	r3, r2
 80124a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80124a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80124a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124aa:	881b      	ldrh	r3, [r3, #0]
 80124ac:	b29b      	uxth	r3, r3
 80124ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80124b2:	b29a      	uxth	r2, r3
 80124b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124b6:	801a      	strh	r2, [r3, #0]
 80124b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80124bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80124be:	d921      	bls.n	8012504 <USB_EPStartXfer+0x806>
 80124c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80124c4:	095b      	lsrs	r3, r3, #5
 80124c6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80124ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80124ce:	f003 031f 	and.w	r3, r3, #31
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d104      	bne.n	80124e0 <USB_EPStartXfer+0x7e2>
 80124d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80124da:	3b01      	subs	r3, #1
 80124dc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80124e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124e2:	881b      	ldrh	r3, [r3, #0]
 80124e4:	b29a      	uxth	r2, r3
 80124e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80124ea:	b29b      	uxth	r3, r3
 80124ec:	029b      	lsls	r3, r3, #10
 80124ee:	b29b      	uxth	r3, r3
 80124f0:	4313      	orrs	r3, r2
 80124f2:	b29b      	uxth	r3, r3
 80124f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80124f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80124fc:	b29a      	uxth	r2, r3
 80124fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012500:	801a      	strh	r2, [r3, #0]
 8012502:	e050      	b.n	80125a6 <USB_EPStartXfer+0x8a8>
 8012504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012508:	2b00      	cmp	r3, #0
 801250a:	d10a      	bne.n	8012522 <USB_EPStartXfer+0x824>
 801250c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801250e:	881b      	ldrh	r3, [r3, #0]
 8012510:	b29b      	uxth	r3, r3
 8012512:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012516:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801251a:	b29a      	uxth	r2, r3
 801251c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801251e:	801a      	strh	r2, [r3, #0]
 8012520:	e041      	b.n	80125a6 <USB_EPStartXfer+0x8a8>
 8012522:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012526:	085b      	lsrs	r3, r3, #1
 8012528:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 801252c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012530:	f003 0301 	and.w	r3, r3, #1
 8012534:	2b00      	cmp	r3, #0
 8012536:	d004      	beq.n	8012542 <USB_EPStartXfer+0x844>
 8012538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801253c:	3301      	adds	r3, #1
 801253e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8012542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012544:	881b      	ldrh	r3, [r3, #0]
 8012546:	b29a      	uxth	r2, r3
 8012548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801254c:	b29b      	uxth	r3, r3
 801254e:	029b      	lsls	r3, r3, #10
 8012550:	b29b      	uxth	r3, r3
 8012552:	4313      	orrs	r3, r2
 8012554:	b29a      	uxth	r2, r3
 8012556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012558:	801a      	strh	r2, [r3, #0]
 801255a:	e024      	b.n	80125a6 <USB_EPStartXfer+0x8a8>
 801255c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012560:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	785b      	ldrb	r3, [r3, #1]
 8012568:	2b01      	cmp	r3, #1
 801256a:	d11c      	bne.n	80125a6 <USB_EPStartXfer+0x8a8>
 801256c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012570:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801257a:	b29b      	uxth	r3, r3
 801257c:	461a      	mov	r2, r3
 801257e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012580:	4413      	add	r3, r2
 8012582:	643b      	str	r3, [r7, #64]	@ 0x40
 8012584:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012588:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	781b      	ldrb	r3, [r3, #0]
 8012590:	00da      	lsls	r2, r3, #3
 8012592:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012594:	4413      	add	r3, r2
 8012596:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801259a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801259c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80125a0:	b29a      	uxth	r2, r3
 80125a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80125a4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80125a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80125aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80125ae:	681b      	ldr	r3, [r3, #0]
 80125b0:	895b      	ldrh	r3, [r3, #10]
 80125b2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80125b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80125ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	6959      	ldr	r1, [r3, #20]
 80125c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80125c6:	b29b      	uxth	r3, r3
 80125c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80125cc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80125d0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80125d4:	6800      	ldr	r0, [r0, #0]
 80125d6:	f001 f87d 	bl	80136d4 <USB_WritePMA>
 80125da:	e227      	b.n	8012a2c <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80125dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80125e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80125e4:	681b      	ldr	r3, [r3, #0]
 80125e6:	6a1b      	ldr	r3, [r3, #32]
 80125e8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80125ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80125f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80125f4:	681a      	ldr	r2, [r3, #0]
 80125f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80125fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	781b      	ldrb	r3, [r3, #0]
 8012602:	009b      	lsls	r3, r3, #2
 8012604:	4413      	add	r3, r2
 8012606:	881b      	ldrh	r3, [r3, #0]
 8012608:	b29b      	uxth	r3, r3
 801260a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 801260e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012612:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8012616:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801261a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801261e:	681a      	ldr	r2, [r3, #0]
 8012620:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012624:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	781b      	ldrb	r3, [r3, #0]
 801262c:	009b      	lsls	r3, r3, #2
 801262e:	441a      	add	r2, r3
 8012630:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8012634:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012638:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801263c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012640:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012644:	b29b      	uxth	r3, r3
 8012646:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8012648:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801264c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012650:	681b      	ldr	r3, [r3, #0]
 8012652:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012654:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012658:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801265c:	681b      	ldr	r3, [r3, #0]
 801265e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012662:	b29b      	uxth	r3, r3
 8012664:	461a      	mov	r2, r3
 8012666:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012668:	4413      	add	r3, r2
 801266a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801266c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012670:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	781b      	ldrb	r3, [r3, #0]
 8012678:	00da      	lsls	r2, r3, #3
 801267a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801267c:	4413      	add	r3, r2
 801267e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012682:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012684:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012688:	b29a      	uxth	r2, r3
 801268a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801268c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801268e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012692:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012696:	681b      	ldr	r3, [r3, #0]
 8012698:	891b      	ldrh	r3, [r3, #8]
 801269a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801269e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80126a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80126a6:	681b      	ldr	r3, [r3, #0]
 80126a8:	6959      	ldr	r1, [r3, #20]
 80126aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80126ae:	b29b      	uxth	r3, r3
 80126b0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80126b4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80126b8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80126bc:	6800      	ldr	r0, [r0, #0]
 80126be:	f001 f809 	bl	80136d4 <USB_WritePMA>
 80126c2:	e1b3      	b.n	8012a2c <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80126c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80126c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	6a1a      	ldr	r2, [r3, #32]
 80126d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80126d4:	1ad2      	subs	r2, r2, r3
 80126d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80126da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80126e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80126e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80126ea:	681a      	ldr	r2, [r3, #0]
 80126ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80126f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	781b      	ldrb	r3, [r3, #0]
 80126f8:	009b      	lsls	r3, r3, #2
 80126fa:	4413      	add	r3, r2
 80126fc:	881b      	ldrh	r3, [r3, #0]
 80126fe:	b29b      	uxth	r3, r3
 8012700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012704:	2b00      	cmp	r3, #0
 8012706:	f000 80c6 	beq.w	8012896 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801270a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801270e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012712:	681b      	ldr	r3, [r3, #0]
 8012714:	673b      	str	r3, [r7, #112]	@ 0x70
 8012716:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801271a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801271e:	681b      	ldr	r3, [r3, #0]
 8012720:	785b      	ldrb	r3, [r3, #1]
 8012722:	2b00      	cmp	r3, #0
 8012724:	d177      	bne.n	8012816 <USB_EPStartXfer+0xb18>
 8012726:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801272a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801272e:	681b      	ldr	r3, [r3, #0]
 8012730:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012732:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012736:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801273a:	681b      	ldr	r3, [r3, #0]
 801273c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012740:	b29b      	uxth	r3, r3
 8012742:	461a      	mov	r2, r3
 8012744:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012746:	4413      	add	r3, r2
 8012748:	66bb      	str	r3, [r7, #104]	@ 0x68
 801274a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801274e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	781b      	ldrb	r3, [r3, #0]
 8012756:	00da      	lsls	r2, r3, #3
 8012758:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801275a:	4413      	add	r3, r2
 801275c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012760:	667b      	str	r3, [r7, #100]	@ 0x64
 8012762:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012764:	881b      	ldrh	r3, [r3, #0]
 8012766:	b29b      	uxth	r3, r3
 8012768:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801276c:	b29a      	uxth	r2, r3
 801276e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012770:	801a      	strh	r2, [r3, #0]
 8012772:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012776:	2b3e      	cmp	r3, #62	@ 0x3e
 8012778:	d921      	bls.n	80127be <USB_EPStartXfer+0xac0>
 801277a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801277e:	095b      	lsrs	r3, r3, #5
 8012780:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8012784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012788:	f003 031f 	and.w	r3, r3, #31
 801278c:	2b00      	cmp	r3, #0
 801278e:	d104      	bne.n	801279a <USB_EPStartXfer+0xa9c>
 8012790:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8012794:	3b01      	subs	r3, #1
 8012796:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 801279a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801279c:	881b      	ldrh	r3, [r3, #0]
 801279e:	b29a      	uxth	r2, r3
 80127a0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80127a4:	b29b      	uxth	r3, r3
 80127a6:	029b      	lsls	r3, r3, #10
 80127a8:	b29b      	uxth	r3, r3
 80127aa:	4313      	orrs	r3, r2
 80127ac:	b29b      	uxth	r3, r3
 80127ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80127b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80127b6:	b29a      	uxth	r2, r3
 80127b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80127ba:	801a      	strh	r2, [r3, #0]
 80127bc:	e050      	b.n	8012860 <USB_EPStartXfer+0xb62>
 80127be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d10a      	bne.n	80127dc <USB_EPStartXfer+0xade>
 80127c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80127c8:	881b      	ldrh	r3, [r3, #0]
 80127ca:	b29b      	uxth	r3, r3
 80127cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80127d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80127d4:	b29a      	uxth	r2, r3
 80127d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80127d8:	801a      	strh	r2, [r3, #0]
 80127da:	e041      	b.n	8012860 <USB_EPStartXfer+0xb62>
 80127dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80127e0:	085b      	lsrs	r3, r3, #1
 80127e2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80127e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80127ea:	f003 0301 	and.w	r3, r3, #1
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d004      	beq.n	80127fc <USB_EPStartXfer+0xafe>
 80127f2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80127f6:	3301      	adds	r3, #1
 80127f8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80127fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80127fe:	881b      	ldrh	r3, [r3, #0]
 8012800:	b29a      	uxth	r2, r3
 8012802:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8012806:	b29b      	uxth	r3, r3
 8012808:	029b      	lsls	r3, r3, #10
 801280a:	b29b      	uxth	r3, r3
 801280c:	4313      	orrs	r3, r2
 801280e:	b29a      	uxth	r2, r3
 8012810:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012812:	801a      	strh	r2, [r3, #0]
 8012814:	e024      	b.n	8012860 <USB_EPStartXfer+0xb62>
 8012816:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801281a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	785b      	ldrb	r3, [r3, #1]
 8012822:	2b01      	cmp	r3, #1
 8012824:	d11c      	bne.n	8012860 <USB_EPStartXfer+0xb62>
 8012826:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801282a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012834:	b29b      	uxth	r3, r3
 8012836:	461a      	mov	r2, r3
 8012838:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801283a:	4413      	add	r3, r2
 801283c:	673b      	str	r3, [r7, #112]	@ 0x70
 801283e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012842:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012846:	681b      	ldr	r3, [r3, #0]
 8012848:	781b      	ldrb	r3, [r3, #0]
 801284a:	00da      	lsls	r2, r3, #3
 801284c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801284e:	4413      	add	r3, r2
 8012850:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012854:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012856:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801285a:	b29a      	uxth	r2, r3
 801285c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801285e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8012860:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012864:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012868:	681b      	ldr	r3, [r3, #0]
 801286a:	895b      	ldrh	r3, [r3, #10]
 801286c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012870:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012874:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	6959      	ldr	r1, [r3, #20]
 801287c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012880:	b29b      	uxth	r3, r3
 8012882:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012886:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 801288a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 801288e:	6800      	ldr	r0, [r0, #0]
 8012890:	f000 ff20 	bl	80136d4 <USB_WritePMA>
 8012894:	e0ca      	b.n	8012a2c <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8012896:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801289a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801289e:	681b      	ldr	r3, [r3, #0]
 80128a0:	785b      	ldrb	r3, [r3, #1]
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d177      	bne.n	8012996 <USB_EPStartXfer+0xc98>
 80128a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80128aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80128b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80128b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80128ba:	681b      	ldr	r3, [r3, #0]
 80128bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80128c0:	b29b      	uxth	r3, r3
 80128c2:	461a      	mov	r2, r3
 80128c4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80128c6:	4413      	add	r3, r2
 80128c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80128ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80128ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	781b      	ldrb	r3, [r3, #0]
 80128d6:	00da      	lsls	r2, r3, #3
 80128d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80128da:	4413      	add	r3, r2
 80128dc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80128e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80128e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80128e4:	881b      	ldrh	r3, [r3, #0]
 80128e6:	b29b      	uxth	r3, r3
 80128e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80128ec:	b29a      	uxth	r2, r3
 80128ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80128f0:	801a      	strh	r2, [r3, #0]
 80128f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80128f6:	2b3e      	cmp	r3, #62	@ 0x3e
 80128f8:	d921      	bls.n	801293e <USB_EPStartXfer+0xc40>
 80128fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80128fe:	095b      	lsrs	r3, r3, #5
 8012900:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8012904:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012908:	f003 031f 	and.w	r3, r3, #31
 801290c:	2b00      	cmp	r3, #0
 801290e:	d104      	bne.n	801291a <USB_EPStartXfer+0xc1c>
 8012910:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8012914:	3b01      	subs	r3, #1
 8012916:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 801291a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801291c:	881b      	ldrh	r3, [r3, #0]
 801291e:	b29a      	uxth	r2, r3
 8012920:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8012924:	b29b      	uxth	r3, r3
 8012926:	029b      	lsls	r3, r3, #10
 8012928:	b29b      	uxth	r3, r3
 801292a:	4313      	orrs	r3, r2
 801292c:	b29b      	uxth	r3, r3
 801292e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012932:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012936:	b29a      	uxth	r2, r3
 8012938:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801293a:	801a      	strh	r2, [r3, #0]
 801293c:	e05c      	b.n	80129f8 <USB_EPStartXfer+0xcfa>
 801293e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012942:	2b00      	cmp	r3, #0
 8012944:	d10a      	bne.n	801295c <USB_EPStartXfer+0xc5e>
 8012946:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012948:	881b      	ldrh	r3, [r3, #0]
 801294a:	b29b      	uxth	r3, r3
 801294c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012954:	b29a      	uxth	r2, r3
 8012956:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012958:	801a      	strh	r2, [r3, #0]
 801295a:	e04d      	b.n	80129f8 <USB_EPStartXfer+0xcfa>
 801295c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012960:	085b      	lsrs	r3, r3, #1
 8012962:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8012966:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801296a:	f003 0301 	and.w	r3, r3, #1
 801296e:	2b00      	cmp	r3, #0
 8012970:	d004      	beq.n	801297c <USB_EPStartXfer+0xc7e>
 8012972:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8012976:	3301      	adds	r3, #1
 8012978:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 801297c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801297e:	881b      	ldrh	r3, [r3, #0]
 8012980:	b29a      	uxth	r2, r3
 8012982:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8012986:	b29b      	uxth	r3, r3
 8012988:	029b      	lsls	r3, r3, #10
 801298a:	b29b      	uxth	r3, r3
 801298c:	4313      	orrs	r3, r2
 801298e:	b29a      	uxth	r2, r3
 8012990:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012992:	801a      	strh	r2, [r3, #0]
 8012994:	e030      	b.n	80129f8 <USB_EPStartXfer+0xcfa>
 8012996:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801299a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801299e:	681b      	ldr	r3, [r3, #0]
 80129a0:	785b      	ldrb	r3, [r3, #1]
 80129a2:	2b01      	cmp	r3, #1
 80129a4:	d128      	bne.n	80129f8 <USB_EPStartXfer+0xcfa>
 80129a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80129aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80129b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80129b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80129c2:	b29b      	uxth	r3, r3
 80129c4:	461a      	mov	r2, r3
 80129c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80129ca:	4413      	add	r3, r2
 80129cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80129d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80129d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80129d8:	681b      	ldr	r3, [r3, #0]
 80129da:	781b      	ldrb	r3, [r3, #0]
 80129dc:	00da      	lsls	r2, r3, #3
 80129de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80129e2:	4413      	add	r3, r2
 80129e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80129e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80129ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80129f0:	b29a      	uxth	r2, r3
 80129f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80129f6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80129f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80129fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	891b      	ldrh	r3, [r3, #8]
 8012a04:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012a08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	6959      	ldr	r1, [r3, #20]
 8012a14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012a18:	b29b      	uxth	r3, r3
 8012a1a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012a1e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8012a22:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8012a26:	6800      	ldr	r0, [r0, #0]
 8012a28:	f000 fe54 	bl	80136d4 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8012a2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a30:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012a34:	681a      	ldr	r2, [r3, #0]
 8012a36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012a3e:	681b      	ldr	r3, [r3, #0]
 8012a40:	781b      	ldrb	r3, [r3, #0]
 8012a42:	009b      	lsls	r3, r3, #2
 8012a44:	4413      	add	r3, r2
 8012a46:	881b      	ldrh	r3, [r3, #0]
 8012a48:	b29b      	uxth	r3, r3
 8012a4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012a4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012a52:	817b      	strh	r3, [r7, #10]
 8012a54:	897b      	ldrh	r3, [r7, #10]
 8012a56:	f083 0310 	eor.w	r3, r3, #16
 8012a5a:	817b      	strh	r3, [r7, #10]
 8012a5c:	897b      	ldrh	r3, [r7, #10]
 8012a5e:	f083 0320 	eor.w	r3, r3, #32
 8012a62:	817b      	strh	r3, [r7, #10]
 8012a64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012a6c:	681a      	ldr	r2, [r3, #0]
 8012a6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	781b      	ldrb	r3, [r3, #0]
 8012a7a:	009b      	lsls	r3, r3, #2
 8012a7c:	441a      	add	r2, r3
 8012a7e:	897b      	ldrh	r3, [r7, #10]
 8012a80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012a84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012a88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012a8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a90:	b29b      	uxth	r3, r3
 8012a92:	8013      	strh	r3, [r2, #0]
 8012a94:	f000 bcde 	b.w	8013454 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8012a98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012aa0:	681b      	ldr	r3, [r3, #0]
 8012aa2:	7b1b      	ldrb	r3, [r3, #12]
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	f040 80bb 	bne.w	8012c20 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8012aaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012aae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	699a      	ldr	r2, [r3, #24]
 8012ab6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012aba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012abe:	681b      	ldr	r3, [r3, #0]
 8012ac0:	691b      	ldr	r3, [r3, #16]
 8012ac2:	429a      	cmp	r2, r3
 8012ac4:	d917      	bls.n	8012af6 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8012ac6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012aca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012ace:	681b      	ldr	r3, [r3, #0]
 8012ad0:	691b      	ldr	r3, [r3, #16]
 8012ad2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8012ad6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012ada:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	699a      	ldr	r2, [r3, #24]
 8012ae2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012ae6:	1ad2      	subs	r2, r2, r3
 8012ae8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012aec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	619a      	str	r2, [r3, #24]
 8012af4:	e00e      	b.n	8012b14 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8012af6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012afa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	699b      	ldr	r3, [r3, #24]
 8012b02:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8012b06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012b0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012b0e:	681b      	ldr	r3, [r3, #0]
 8012b10:	2200      	movs	r2, #0
 8012b12:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8012b14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012b18:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012b1c:	681b      	ldr	r3, [r3, #0]
 8012b1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012b22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012b26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012b2a:	681b      	ldr	r3, [r3, #0]
 8012b2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012b30:	b29b      	uxth	r3, r3
 8012b32:	461a      	mov	r2, r3
 8012b34:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8012b38:	4413      	add	r3, r2
 8012b3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012b3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012b42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	781b      	ldrb	r3, [r3, #0]
 8012b4a:	00da      	lsls	r2, r3, #3
 8012b4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8012b50:	4413      	add	r3, r2
 8012b52:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012b56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012b5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012b5e:	881b      	ldrh	r3, [r3, #0]
 8012b60:	b29b      	uxth	r3, r3
 8012b62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012b66:	b29a      	uxth	r2, r3
 8012b68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012b6c:	801a      	strh	r2, [r3, #0]
 8012b6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012b72:	2b3e      	cmp	r3, #62	@ 0x3e
 8012b74:	d924      	bls.n	8012bc0 <USB_EPStartXfer+0xec2>
 8012b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012b7a:	095b      	lsrs	r3, r3, #5
 8012b7c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8012b80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012b84:	f003 031f 	and.w	r3, r3, #31
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d104      	bne.n	8012b96 <USB_EPStartXfer+0xe98>
 8012b8c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8012b90:	3b01      	subs	r3, #1
 8012b92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8012b96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012b9a:	881b      	ldrh	r3, [r3, #0]
 8012b9c:	b29a      	uxth	r2, r3
 8012b9e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8012ba2:	b29b      	uxth	r3, r3
 8012ba4:	029b      	lsls	r3, r3, #10
 8012ba6:	b29b      	uxth	r3, r3
 8012ba8:	4313      	orrs	r3, r2
 8012baa:	b29b      	uxth	r3, r3
 8012bac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012bb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012bb4:	b29a      	uxth	r2, r3
 8012bb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012bba:	801a      	strh	r2, [r3, #0]
 8012bbc:	f000 bc10 	b.w	80133e0 <USB_EPStartXfer+0x16e2>
 8012bc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	d10c      	bne.n	8012be2 <USB_EPStartXfer+0xee4>
 8012bc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012bcc:	881b      	ldrh	r3, [r3, #0]
 8012bce:	b29b      	uxth	r3, r3
 8012bd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012bd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012bd8:	b29a      	uxth	r2, r3
 8012bda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012bde:	801a      	strh	r2, [r3, #0]
 8012be0:	e3fe      	b.n	80133e0 <USB_EPStartXfer+0x16e2>
 8012be2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012be6:	085b      	lsrs	r3, r3, #1
 8012be8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8012bec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012bf0:	f003 0301 	and.w	r3, r3, #1
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	d004      	beq.n	8012c02 <USB_EPStartXfer+0xf04>
 8012bf8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8012bfc:	3301      	adds	r3, #1
 8012bfe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8012c02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012c06:	881b      	ldrh	r3, [r3, #0]
 8012c08:	b29a      	uxth	r2, r3
 8012c0a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8012c0e:	b29b      	uxth	r3, r3
 8012c10:	029b      	lsls	r3, r3, #10
 8012c12:	b29b      	uxth	r3, r3
 8012c14:	4313      	orrs	r3, r2
 8012c16:	b29a      	uxth	r2, r3
 8012c18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012c1c:	801a      	strh	r2, [r3, #0]
 8012c1e:	e3df      	b.n	80133e0 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8012c20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	78db      	ldrb	r3, [r3, #3]
 8012c2c:	2b02      	cmp	r3, #2
 8012c2e:	f040 8218 	bne.w	8013062 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8012c32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012c3a:	681b      	ldr	r3, [r3, #0]
 8012c3c:	785b      	ldrb	r3, [r3, #1]
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	f040 809d 	bne.w	8012d7e <USB_EPStartXfer+0x1080>
 8012c44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8012c52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012c5a:	681b      	ldr	r3, [r3, #0]
 8012c5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012c60:	b29b      	uxth	r3, r3
 8012c62:	461a      	mov	r2, r3
 8012c64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012c68:	4413      	add	r3, r2
 8012c6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8012c6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012c76:	681b      	ldr	r3, [r3, #0]
 8012c78:	781b      	ldrb	r3, [r3, #0]
 8012c7a:	00da      	lsls	r2, r3, #3
 8012c7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012c80:	4413      	add	r3, r2
 8012c82:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012c86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012c8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012c8e:	881b      	ldrh	r3, [r3, #0]
 8012c90:	b29b      	uxth	r3, r3
 8012c92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012c96:	b29a      	uxth	r2, r3
 8012c98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012c9c:	801a      	strh	r2, [r3, #0]
 8012c9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012ca2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012ca6:	681b      	ldr	r3, [r3, #0]
 8012ca8:	691b      	ldr	r3, [r3, #16]
 8012caa:	2b3e      	cmp	r3, #62	@ 0x3e
 8012cac:	d92b      	bls.n	8012d06 <USB_EPStartXfer+0x1008>
 8012cae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012cb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012cb6:	681b      	ldr	r3, [r3, #0]
 8012cb8:	691b      	ldr	r3, [r3, #16]
 8012cba:	095b      	lsrs	r3, r3, #5
 8012cbc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012cc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012cc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012cc8:	681b      	ldr	r3, [r3, #0]
 8012cca:	691b      	ldr	r3, [r3, #16]
 8012ccc:	f003 031f 	and.w	r3, r3, #31
 8012cd0:	2b00      	cmp	r3, #0
 8012cd2:	d104      	bne.n	8012cde <USB_EPStartXfer+0xfe0>
 8012cd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012cd8:	3b01      	subs	r3, #1
 8012cda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012cde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012ce2:	881b      	ldrh	r3, [r3, #0]
 8012ce4:	b29a      	uxth	r2, r3
 8012ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012cea:	b29b      	uxth	r3, r3
 8012cec:	029b      	lsls	r3, r3, #10
 8012cee:	b29b      	uxth	r3, r3
 8012cf0:	4313      	orrs	r3, r2
 8012cf2:	b29b      	uxth	r3, r3
 8012cf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012cf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012cfc:	b29a      	uxth	r2, r3
 8012cfe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012d02:	801a      	strh	r2, [r3, #0]
 8012d04:	e070      	b.n	8012de8 <USB_EPStartXfer+0x10ea>
 8012d06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012d0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	691b      	ldr	r3, [r3, #16]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d10c      	bne.n	8012d30 <USB_EPStartXfer+0x1032>
 8012d16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012d1a:	881b      	ldrh	r3, [r3, #0]
 8012d1c:	b29b      	uxth	r3, r3
 8012d1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012d22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012d26:	b29a      	uxth	r2, r3
 8012d28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012d2c:	801a      	strh	r2, [r3, #0]
 8012d2e:	e05b      	b.n	8012de8 <USB_EPStartXfer+0x10ea>
 8012d30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012d34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012d38:	681b      	ldr	r3, [r3, #0]
 8012d3a:	691b      	ldr	r3, [r3, #16]
 8012d3c:	085b      	lsrs	r3, r3, #1
 8012d3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012d42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012d46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012d4a:	681b      	ldr	r3, [r3, #0]
 8012d4c:	691b      	ldr	r3, [r3, #16]
 8012d4e:	f003 0301 	and.w	r3, r3, #1
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d004      	beq.n	8012d60 <USB_EPStartXfer+0x1062>
 8012d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012d5a:	3301      	adds	r3, #1
 8012d5c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012d60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012d64:	881b      	ldrh	r3, [r3, #0]
 8012d66:	b29a      	uxth	r2, r3
 8012d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012d6c:	b29b      	uxth	r3, r3
 8012d6e:	029b      	lsls	r3, r3, #10
 8012d70:	b29b      	uxth	r3, r3
 8012d72:	4313      	orrs	r3, r2
 8012d74:	b29a      	uxth	r2, r3
 8012d76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012d7a:	801a      	strh	r2, [r3, #0]
 8012d7c:	e034      	b.n	8012de8 <USB_EPStartXfer+0x10ea>
 8012d7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012d82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	785b      	ldrb	r3, [r3, #1]
 8012d8a:	2b01      	cmp	r3, #1
 8012d8c:	d12c      	bne.n	8012de8 <USB_EPStartXfer+0x10ea>
 8012d8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012d92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012d9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012da0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012da4:	681b      	ldr	r3, [r3, #0]
 8012da6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012daa:	b29b      	uxth	r3, r3
 8012dac:	461a      	mov	r2, r3
 8012dae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8012db2:	4413      	add	r3, r2
 8012db4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012db8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012dbc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012dc0:	681b      	ldr	r3, [r3, #0]
 8012dc2:	781b      	ldrb	r3, [r3, #0]
 8012dc4:	00da      	lsls	r2, r3, #3
 8012dc6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8012dca:	4413      	add	r3, r2
 8012dcc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012dd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012dd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012dd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012ddc:	681b      	ldr	r3, [r3, #0]
 8012dde:	691b      	ldr	r3, [r3, #16]
 8012de0:	b29a      	uxth	r2, r3
 8012de2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8012de6:	801a      	strh	r2, [r3, #0]
 8012de8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012dec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012df0:	681b      	ldr	r3, [r3, #0]
 8012df2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012df6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012dfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	785b      	ldrb	r3, [r3, #1]
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	f040 809d 	bne.w	8012f42 <USB_EPStartXfer+0x1244>
 8012e08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e0c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012e10:	681b      	ldr	r3, [r3, #0]
 8012e12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012e16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012e24:	b29b      	uxth	r3, r3
 8012e26:	461a      	mov	r2, r3
 8012e28:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012e2c:	4413      	add	r3, r2
 8012e2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012e32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	781b      	ldrb	r3, [r3, #0]
 8012e3e:	00da      	lsls	r2, r3, #3
 8012e40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012e44:	4413      	add	r3, r2
 8012e46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012e4a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012e4e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012e52:	881b      	ldrh	r3, [r3, #0]
 8012e54:	b29b      	uxth	r3, r3
 8012e56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012e5a:	b29a      	uxth	r2, r3
 8012e5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012e60:	801a      	strh	r2, [r3, #0]
 8012e62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	691b      	ldr	r3, [r3, #16]
 8012e6e:	2b3e      	cmp	r3, #62	@ 0x3e
 8012e70:	d92b      	bls.n	8012eca <USB_EPStartXfer+0x11cc>
 8012e72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	691b      	ldr	r3, [r3, #16]
 8012e7e:	095b      	lsrs	r3, r3, #5
 8012e80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012e84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012e8c:	681b      	ldr	r3, [r3, #0]
 8012e8e:	691b      	ldr	r3, [r3, #16]
 8012e90:	f003 031f 	and.w	r3, r3, #31
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d104      	bne.n	8012ea2 <USB_EPStartXfer+0x11a4>
 8012e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012e9c:	3b01      	subs	r3, #1
 8012e9e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012ea2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012ea6:	881b      	ldrh	r3, [r3, #0]
 8012ea8:	b29a      	uxth	r2, r3
 8012eaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012eae:	b29b      	uxth	r3, r3
 8012eb0:	029b      	lsls	r3, r3, #10
 8012eb2:	b29b      	uxth	r3, r3
 8012eb4:	4313      	orrs	r3, r2
 8012eb6:	b29b      	uxth	r3, r3
 8012eb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012ebc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012ec0:	b29a      	uxth	r2, r3
 8012ec2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012ec6:	801a      	strh	r2, [r3, #0]
 8012ec8:	e069      	b.n	8012f9e <USB_EPStartXfer+0x12a0>
 8012eca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012ece:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012ed2:	681b      	ldr	r3, [r3, #0]
 8012ed4:	691b      	ldr	r3, [r3, #16]
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d10c      	bne.n	8012ef4 <USB_EPStartXfer+0x11f6>
 8012eda:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012ede:	881b      	ldrh	r3, [r3, #0]
 8012ee0:	b29b      	uxth	r3, r3
 8012ee2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012ee6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012eea:	b29a      	uxth	r2, r3
 8012eec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012ef0:	801a      	strh	r2, [r3, #0]
 8012ef2:	e054      	b.n	8012f9e <USB_EPStartXfer+0x12a0>
 8012ef4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012ef8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012efc:	681b      	ldr	r3, [r3, #0]
 8012efe:	691b      	ldr	r3, [r3, #16]
 8012f00:	085b      	lsrs	r3, r3, #1
 8012f02:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012f06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012f0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012f0e:	681b      	ldr	r3, [r3, #0]
 8012f10:	691b      	ldr	r3, [r3, #16]
 8012f12:	f003 0301 	and.w	r3, r3, #1
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d004      	beq.n	8012f24 <USB_EPStartXfer+0x1226>
 8012f1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012f1e:	3301      	adds	r3, #1
 8012f20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012f24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012f28:	881b      	ldrh	r3, [r3, #0]
 8012f2a:	b29a      	uxth	r2, r3
 8012f2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012f30:	b29b      	uxth	r3, r3
 8012f32:	029b      	lsls	r3, r3, #10
 8012f34:	b29b      	uxth	r3, r3
 8012f36:	4313      	orrs	r3, r2
 8012f38:	b29a      	uxth	r2, r3
 8012f3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012f3e:	801a      	strh	r2, [r3, #0]
 8012f40:	e02d      	b.n	8012f9e <USB_EPStartXfer+0x12a0>
 8012f42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012f46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012f4a:	681b      	ldr	r3, [r3, #0]
 8012f4c:	785b      	ldrb	r3, [r3, #1]
 8012f4e:	2b01      	cmp	r3, #1
 8012f50:	d125      	bne.n	8012f9e <USB_EPStartXfer+0x12a0>
 8012f52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012f56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012f5a:	681b      	ldr	r3, [r3, #0]
 8012f5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012f60:	b29b      	uxth	r3, r3
 8012f62:	461a      	mov	r2, r3
 8012f64:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012f68:	4413      	add	r3, r2
 8012f6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012f6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012f72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012f76:	681b      	ldr	r3, [r3, #0]
 8012f78:	781b      	ldrb	r3, [r3, #0]
 8012f7a:	00da      	lsls	r2, r3, #3
 8012f7c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012f80:	4413      	add	r3, r2
 8012f82:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012f86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012f8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012f8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012f92:	681b      	ldr	r3, [r3, #0]
 8012f94:	691b      	ldr	r3, [r3, #16]
 8012f96:	b29a      	uxth	r2, r3
 8012f98:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012f9c:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8012f9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012fa2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	69db      	ldr	r3, [r3, #28]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	f000 8218 	beq.w	80133e0 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012fb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012fb4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012fb8:	681a      	ldr	r2, [r3, #0]
 8012fba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012fbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	781b      	ldrb	r3, [r3, #0]
 8012fc6:	009b      	lsls	r3, r3, #2
 8012fc8:	4413      	add	r3, r2
 8012fca:	881b      	ldrh	r3, [r3, #0]
 8012fcc:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012fd0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8012fd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d005      	beq.n	8012fe8 <USB_EPStartXfer+0x12ea>
 8012fdc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8012fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	d10d      	bne.n	8013004 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012fe8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8012fec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	f040 81f5 	bne.w	80133e0 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012ff6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8012ffa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	f040 81ee 	bne.w	80133e0 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8013004:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013008:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801300c:	681a      	ldr	r2, [r3, #0]
 801300e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013012:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	781b      	ldrb	r3, [r3, #0]
 801301a:	009b      	lsls	r3, r3, #2
 801301c:	4413      	add	r3, r2
 801301e:	881b      	ldrh	r3, [r3, #0]
 8013020:	b29b      	uxth	r3, r3
 8013022:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8013026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801302a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 801302e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013032:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8013036:	681a      	ldr	r2, [r3, #0]
 8013038:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801303c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8013040:	681b      	ldr	r3, [r3, #0]
 8013042:	781b      	ldrb	r3, [r3, #0]
 8013044:	009b      	lsls	r3, r3, #2
 8013046:	441a      	add	r2, r3
 8013048:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 801304c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013050:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013054:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8013058:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801305c:	b29b      	uxth	r3, r3
 801305e:	8013      	strh	r3, [r2, #0]
 8013060:	e1be      	b.n	80133e0 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8013062:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013066:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801306a:	681b      	ldr	r3, [r3, #0]
 801306c:	78db      	ldrb	r3, [r3, #3]
 801306e:	2b01      	cmp	r3, #1
 8013070:	f040 81b4 	bne.w	80133dc <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8013074:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013078:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801307c:	681b      	ldr	r3, [r3, #0]
 801307e:	699a      	ldr	r2, [r3, #24]
 8013080:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013084:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8013088:	681b      	ldr	r3, [r3, #0]
 801308a:	691b      	ldr	r3, [r3, #16]
 801308c:	429a      	cmp	r2, r3
 801308e:	d917      	bls.n	80130c0 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8013090:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013094:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8013098:	681b      	ldr	r3, [r3, #0]
 801309a:	691b      	ldr	r3, [r3, #16]
 801309c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 80130a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80130a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	699a      	ldr	r2, [r3, #24]
 80130ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80130b0:	1ad2      	subs	r2, r2, r3
 80130b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80130b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80130ba:	681b      	ldr	r3, [r3, #0]
 80130bc:	619a      	str	r2, [r3, #24]
 80130be:	e00e      	b.n	80130de <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80130c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80130c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	699b      	ldr	r3, [r3, #24]
 80130cc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 80130d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80130d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	2200      	movs	r2, #0
 80130dc:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80130de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80130e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80130e6:	681b      	ldr	r3, [r3, #0]
 80130e8:	785b      	ldrb	r3, [r3, #1]
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	f040 8085 	bne.w	80131fa <USB_EPStartXfer+0x14fc>
 80130f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80130f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80130f8:	681b      	ldr	r3, [r3, #0]
 80130fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80130fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013102:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8013106:	681b      	ldr	r3, [r3, #0]
 8013108:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801310c:	b29b      	uxth	r3, r3
 801310e:	461a      	mov	r2, r3
 8013110:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8013114:	4413      	add	r3, r2
 8013116:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 801311a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801311e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8013122:	681b      	ldr	r3, [r3, #0]
 8013124:	781b      	ldrb	r3, [r3, #0]
 8013126:	00da      	lsls	r2, r3, #3
 8013128:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 801312c:	4413      	add	r3, r2
 801312e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8013132:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8013136:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801313a:	881b      	ldrh	r3, [r3, #0]
 801313c:	b29b      	uxth	r3, r3
 801313e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8013142:	b29a      	uxth	r2, r3
 8013144:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013148:	801a      	strh	r2, [r3, #0]
 801314a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801314e:	2b3e      	cmp	r3, #62	@ 0x3e
 8013150:	d923      	bls.n	801319a <USB_EPStartXfer+0x149c>
 8013152:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8013156:	095b      	lsrs	r3, r3, #5
 8013158:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 801315c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8013160:	f003 031f 	and.w	r3, r3, #31
 8013164:	2b00      	cmp	r3, #0
 8013166:	d104      	bne.n	8013172 <USB_EPStartXfer+0x1474>
 8013168:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801316c:	3b01      	subs	r3, #1
 801316e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8013172:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013176:	881b      	ldrh	r3, [r3, #0]
 8013178:	b29a      	uxth	r2, r3
 801317a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801317e:	b29b      	uxth	r3, r3
 8013180:	029b      	lsls	r3, r3, #10
 8013182:	b29b      	uxth	r3, r3
 8013184:	4313      	orrs	r3, r2
 8013186:	b29b      	uxth	r3, r3
 8013188:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801318c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8013190:	b29a      	uxth	r2, r3
 8013192:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013196:	801a      	strh	r2, [r3, #0]
 8013198:	e060      	b.n	801325c <USB_EPStartXfer+0x155e>
 801319a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d10c      	bne.n	80131bc <USB_EPStartXfer+0x14be>
 80131a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80131a6:	881b      	ldrh	r3, [r3, #0]
 80131a8:	b29b      	uxth	r3, r3
 80131aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80131ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80131b2:	b29a      	uxth	r2, r3
 80131b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80131b8:	801a      	strh	r2, [r3, #0]
 80131ba:	e04f      	b.n	801325c <USB_EPStartXfer+0x155e>
 80131bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80131c0:	085b      	lsrs	r3, r3, #1
 80131c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80131c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80131ca:	f003 0301 	and.w	r3, r3, #1
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d004      	beq.n	80131dc <USB_EPStartXfer+0x14de>
 80131d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80131d6:	3301      	adds	r3, #1
 80131d8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80131dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80131e0:	881b      	ldrh	r3, [r3, #0]
 80131e2:	b29a      	uxth	r2, r3
 80131e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80131e8:	b29b      	uxth	r3, r3
 80131ea:	029b      	lsls	r3, r3, #10
 80131ec:	b29b      	uxth	r3, r3
 80131ee:	4313      	orrs	r3, r2
 80131f0:	b29a      	uxth	r2, r3
 80131f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80131f6:	801a      	strh	r2, [r3, #0]
 80131f8:	e030      	b.n	801325c <USB_EPStartXfer+0x155e>
 80131fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80131fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	785b      	ldrb	r3, [r3, #1]
 8013206:	2b01      	cmp	r3, #1
 8013208:	d128      	bne.n	801325c <USB_EPStartXfer+0x155e>
 801320a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801320e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8013218:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801321c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8013220:	681b      	ldr	r3, [r3, #0]
 8013222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8013226:	b29b      	uxth	r3, r3
 8013228:	461a      	mov	r2, r3
 801322a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801322e:	4413      	add	r3, r2
 8013230:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8013234:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013238:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	781b      	ldrb	r3, [r3, #0]
 8013240:	00da      	lsls	r2, r3, #3
 8013242:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8013246:	4413      	add	r3, r2
 8013248:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801324c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8013250:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8013254:	b29a      	uxth	r2, r3
 8013256:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 801325a:	801a      	strh	r2, [r3, #0]
 801325c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013260:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8013264:	681b      	ldr	r3, [r3, #0]
 8013266:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801326a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801326e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8013272:	681b      	ldr	r3, [r3, #0]
 8013274:	785b      	ldrb	r3, [r3, #1]
 8013276:	2b00      	cmp	r3, #0
 8013278:	f040 8085 	bne.w	8013386 <USB_EPStartXfer+0x1688>
 801327c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013280:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8013284:	681b      	ldr	r3, [r3, #0]
 8013286:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801328a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801328e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8013298:	b29b      	uxth	r3, r3
 801329a:	461a      	mov	r2, r3
 801329c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80132a0:	4413      	add	r3, r2
 80132a2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80132a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80132aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	781b      	ldrb	r3, [r3, #0]
 80132b2:	00da      	lsls	r2, r3, #3
 80132b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80132b8:	4413      	add	r3, r2
 80132ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80132be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80132c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80132c6:	881b      	ldrh	r3, [r3, #0]
 80132c8:	b29b      	uxth	r3, r3
 80132ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80132ce:	b29a      	uxth	r2, r3
 80132d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80132d4:	801a      	strh	r2, [r3, #0]
 80132d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80132da:	2b3e      	cmp	r3, #62	@ 0x3e
 80132dc:	d923      	bls.n	8013326 <USB_EPStartXfer+0x1628>
 80132de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80132e2:	095b      	lsrs	r3, r3, #5
 80132e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80132e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80132ec:	f003 031f 	and.w	r3, r3, #31
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d104      	bne.n	80132fe <USB_EPStartXfer+0x1600>
 80132f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80132f8:	3b01      	subs	r3, #1
 80132fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80132fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013302:	881b      	ldrh	r3, [r3, #0]
 8013304:	b29a      	uxth	r2, r3
 8013306:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801330a:	b29b      	uxth	r3, r3
 801330c:	029b      	lsls	r3, r3, #10
 801330e:	b29b      	uxth	r3, r3
 8013310:	4313      	orrs	r3, r2
 8013312:	b29b      	uxth	r3, r3
 8013314:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8013318:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801331c:	b29a      	uxth	r2, r3
 801331e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013322:	801a      	strh	r2, [r3, #0]
 8013324:	e05c      	b.n	80133e0 <USB_EPStartXfer+0x16e2>
 8013326:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801332a:	2b00      	cmp	r3, #0
 801332c:	d10c      	bne.n	8013348 <USB_EPStartXfer+0x164a>
 801332e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013332:	881b      	ldrh	r3, [r3, #0]
 8013334:	b29b      	uxth	r3, r3
 8013336:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801333a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801333e:	b29a      	uxth	r2, r3
 8013340:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013344:	801a      	strh	r2, [r3, #0]
 8013346:	e04b      	b.n	80133e0 <USB_EPStartXfer+0x16e2>
 8013348:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801334c:	085b      	lsrs	r3, r3, #1
 801334e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8013352:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8013356:	f003 0301 	and.w	r3, r3, #1
 801335a:	2b00      	cmp	r3, #0
 801335c:	d004      	beq.n	8013368 <USB_EPStartXfer+0x166a>
 801335e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8013362:	3301      	adds	r3, #1
 8013364:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8013368:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801336c:	881b      	ldrh	r3, [r3, #0]
 801336e:	b29a      	uxth	r2, r3
 8013370:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8013374:	b29b      	uxth	r3, r3
 8013376:	029b      	lsls	r3, r3, #10
 8013378:	b29b      	uxth	r3, r3
 801337a:	4313      	orrs	r3, r2
 801337c:	b29a      	uxth	r2, r3
 801337e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013382:	801a      	strh	r2, [r3, #0]
 8013384:	e02c      	b.n	80133e0 <USB_EPStartXfer+0x16e2>
 8013386:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801338a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	785b      	ldrb	r3, [r3, #1]
 8013392:	2b01      	cmp	r3, #1
 8013394:	d124      	bne.n	80133e0 <USB_EPStartXfer+0x16e2>
 8013396:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801339a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801339e:	681b      	ldr	r3, [r3, #0]
 80133a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80133a4:	b29b      	uxth	r3, r3
 80133a6:	461a      	mov	r2, r3
 80133a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80133ac:	4413      	add	r3, r2
 80133ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80133b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80133b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	781b      	ldrb	r3, [r3, #0]
 80133be:	00da      	lsls	r2, r3, #3
 80133c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80133c4:	4413      	add	r3, r2
 80133c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80133ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80133ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80133d2:	b29a      	uxth	r2, r3
 80133d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80133d8:	801a      	strh	r2, [r3, #0]
 80133da:	e001      	b.n	80133e0 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 80133dc:	2301      	movs	r3, #1
 80133de:	e03a      	b.n	8013456 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80133e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80133e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80133e8:	681a      	ldr	r2, [r3, #0]
 80133ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80133ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	781b      	ldrb	r3, [r3, #0]
 80133f6:	009b      	lsls	r3, r3, #2
 80133f8:	4413      	add	r3, r2
 80133fa:	881b      	ldrh	r3, [r3, #0]
 80133fc:	b29b      	uxth	r3, r3
 80133fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8013402:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013406:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801340a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801340e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8013412:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8013416:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801341a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801341e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8013422:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013426:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801342a:	681a      	ldr	r2, [r3, #0]
 801342c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013430:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8013434:	681b      	ldr	r3, [r3, #0]
 8013436:	781b      	ldrb	r3, [r3, #0]
 8013438:	009b      	lsls	r3, r3, #2
 801343a:	441a      	add	r2, r3
 801343c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8013440:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013444:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013448:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801344c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013450:	b29b      	uxth	r3, r3
 8013452:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8013454:	2300      	movs	r3, #0
}
 8013456:	4618      	mov	r0, r3
 8013458:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 801345c:	46bd      	mov	sp, r7
 801345e:	bd80      	pop	{r7, pc}

08013460 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8013460:	b480      	push	{r7}
 8013462:	b085      	sub	sp, #20
 8013464:	af00      	add	r7, sp, #0
 8013466:	6078      	str	r0, [r7, #4]
 8013468:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801346a:	683b      	ldr	r3, [r7, #0]
 801346c:	785b      	ldrb	r3, [r3, #1]
 801346e:	2b00      	cmp	r3, #0
 8013470:	d020      	beq.n	80134b4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8013472:	687a      	ldr	r2, [r7, #4]
 8013474:	683b      	ldr	r3, [r7, #0]
 8013476:	781b      	ldrb	r3, [r3, #0]
 8013478:	009b      	lsls	r3, r3, #2
 801347a:	4413      	add	r3, r2
 801347c:	881b      	ldrh	r3, [r3, #0]
 801347e:	b29b      	uxth	r3, r3
 8013480:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8013484:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013488:	81bb      	strh	r3, [r7, #12]
 801348a:	89bb      	ldrh	r3, [r7, #12]
 801348c:	f083 0310 	eor.w	r3, r3, #16
 8013490:	81bb      	strh	r3, [r7, #12]
 8013492:	687a      	ldr	r2, [r7, #4]
 8013494:	683b      	ldr	r3, [r7, #0]
 8013496:	781b      	ldrb	r3, [r3, #0]
 8013498:	009b      	lsls	r3, r3, #2
 801349a:	441a      	add	r2, r3
 801349c:	89bb      	ldrh	r3, [r7, #12]
 801349e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80134a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80134a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80134aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80134ae:	b29b      	uxth	r3, r3
 80134b0:	8013      	strh	r3, [r2, #0]
 80134b2:	e01f      	b.n	80134f4 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80134b4:	687a      	ldr	r2, [r7, #4]
 80134b6:	683b      	ldr	r3, [r7, #0]
 80134b8:	781b      	ldrb	r3, [r3, #0]
 80134ba:	009b      	lsls	r3, r3, #2
 80134bc:	4413      	add	r3, r2
 80134be:	881b      	ldrh	r3, [r3, #0]
 80134c0:	b29b      	uxth	r3, r3
 80134c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80134c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80134ca:	81fb      	strh	r3, [r7, #14]
 80134cc:	89fb      	ldrh	r3, [r7, #14]
 80134ce:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80134d2:	81fb      	strh	r3, [r7, #14]
 80134d4:	687a      	ldr	r2, [r7, #4]
 80134d6:	683b      	ldr	r3, [r7, #0]
 80134d8:	781b      	ldrb	r3, [r3, #0]
 80134da:	009b      	lsls	r3, r3, #2
 80134dc:	441a      	add	r2, r3
 80134de:	89fb      	ldrh	r3, [r7, #14]
 80134e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80134e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80134e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80134ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80134f0:	b29b      	uxth	r3, r3
 80134f2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80134f4:	2300      	movs	r3, #0
}
 80134f6:	4618      	mov	r0, r3
 80134f8:	3714      	adds	r7, #20
 80134fa:	46bd      	mov	sp, r7
 80134fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013500:	4770      	bx	lr

08013502 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8013502:	b480      	push	{r7}
 8013504:	b087      	sub	sp, #28
 8013506:	af00      	add	r7, sp, #0
 8013508:	6078      	str	r0, [r7, #4]
 801350a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801350c:	683b      	ldr	r3, [r7, #0]
 801350e:	7b1b      	ldrb	r3, [r3, #12]
 8013510:	2b00      	cmp	r3, #0
 8013512:	f040 809d 	bne.w	8013650 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8013516:	683b      	ldr	r3, [r7, #0]
 8013518:	785b      	ldrb	r3, [r3, #1]
 801351a:	2b00      	cmp	r3, #0
 801351c:	d04c      	beq.n	80135b8 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801351e:	687a      	ldr	r2, [r7, #4]
 8013520:	683b      	ldr	r3, [r7, #0]
 8013522:	781b      	ldrb	r3, [r3, #0]
 8013524:	009b      	lsls	r3, r3, #2
 8013526:	4413      	add	r3, r2
 8013528:	881b      	ldrh	r3, [r3, #0]
 801352a:	823b      	strh	r3, [r7, #16]
 801352c:	8a3b      	ldrh	r3, [r7, #16]
 801352e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013532:	2b00      	cmp	r3, #0
 8013534:	d01b      	beq.n	801356e <USB_EPClearStall+0x6c>
 8013536:	687a      	ldr	r2, [r7, #4]
 8013538:	683b      	ldr	r3, [r7, #0]
 801353a:	781b      	ldrb	r3, [r3, #0]
 801353c:	009b      	lsls	r3, r3, #2
 801353e:	4413      	add	r3, r2
 8013540:	881b      	ldrh	r3, [r3, #0]
 8013542:	b29b      	uxth	r3, r3
 8013544:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8013548:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801354c:	81fb      	strh	r3, [r7, #14]
 801354e:	687a      	ldr	r2, [r7, #4]
 8013550:	683b      	ldr	r3, [r7, #0]
 8013552:	781b      	ldrb	r3, [r3, #0]
 8013554:	009b      	lsls	r3, r3, #2
 8013556:	441a      	add	r2, r3
 8013558:	89fb      	ldrh	r3, [r7, #14]
 801355a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801355e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013562:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8013566:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801356a:	b29b      	uxth	r3, r3
 801356c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801356e:	683b      	ldr	r3, [r7, #0]
 8013570:	78db      	ldrb	r3, [r3, #3]
 8013572:	2b01      	cmp	r3, #1
 8013574:	d06c      	beq.n	8013650 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8013576:	687a      	ldr	r2, [r7, #4]
 8013578:	683b      	ldr	r3, [r7, #0]
 801357a:	781b      	ldrb	r3, [r3, #0]
 801357c:	009b      	lsls	r3, r3, #2
 801357e:	4413      	add	r3, r2
 8013580:	881b      	ldrh	r3, [r3, #0]
 8013582:	b29b      	uxth	r3, r3
 8013584:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8013588:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801358c:	81bb      	strh	r3, [r7, #12]
 801358e:	89bb      	ldrh	r3, [r7, #12]
 8013590:	f083 0320 	eor.w	r3, r3, #32
 8013594:	81bb      	strh	r3, [r7, #12]
 8013596:	687a      	ldr	r2, [r7, #4]
 8013598:	683b      	ldr	r3, [r7, #0]
 801359a:	781b      	ldrb	r3, [r3, #0]
 801359c:	009b      	lsls	r3, r3, #2
 801359e:	441a      	add	r2, r3
 80135a0:	89bb      	ldrh	r3, [r7, #12]
 80135a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80135a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80135aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80135ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80135b2:	b29b      	uxth	r3, r3
 80135b4:	8013      	strh	r3, [r2, #0]
 80135b6:	e04b      	b.n	8013650 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80135b8:	687a      	ldr	r2, [r7, #4]
 80135ba:	683b      	ldr	r3, [r7, #0]
 80135bc:	781b      	ldrb	r3, [r3, #0]
 80135be:	009b      	lsls	r3, r3, #2
 80135c0:	4413      	add	r3, r2
 80135c2:	881b      	ldrh	r3, [r3, #0]
 80135c4:	82fb      	strh	r3, [r7, #22]
 80135c6:	8afb      	ldrh	r3, [r7, #22]
 80135c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	d01b      	beq.n	8013608 <USB_EPClearStall+0x106>
 80135d0:	687a      	ldr	r2, [r7, #4]
 80135d2:	683b      	ldr	r3, [r7, #0]
 80135d4:	781b      	ldrb	r3, [r3, #0]
 80135d6:	009b      	lsls	r3, r3, #2
 80135d8:	4413      	add	r3, r2
 80135da:	881b      	ldrh	r3, [r3, #0]
 80135dc:	b29b      	uxth	r3, r3
 80135de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80135e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80135e6:	82bb      	strh	r3, [r7, #20]
 80135e8:	687a      	ldr	r2, [r7, #4]
 80135ea:	683b      	ldr	r3, [r7, #0]
 80135ec:	781b      	ldrb	r3, [r3, #0]
 80135ee:	009b      	lsls	r3, r3, #2
 80135f0:	441a      	add	r2, r3
 80135f2:	8abb      	ldrh	r3, [r7, #20]
 80135f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80135f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80135fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8013600:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013604:	b29b      	uxth	r3, r3
 8013606:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8013608:	687a      	ldr	r2, [r7, #4]
 801360a:	683b      	ldr	r3, [r7, #0]
 801360c:	781b      	ldrb	r3, [r3, #0]
 801360e:	009b      	lsls	r3, r3, #2
 8013610:	4413      	add	r3, r2
 8013612:	881b      	ldrh	r3, [r3, #0]
 8013614:	b29b      	uxth	r3, r3
 8013616:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801361a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801361e:	827b      	strh	r3, [r7, #18]
 8013620:	8a7b      	ldrh	r3, [r7, #18]
 8013622:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8013626:	827b      	strh	r3, [r7, #18]
 8013628:	8a7b      	ldrh	r3, [r7, #18]
 801362a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801362e:	827b      	strh	r3, [r7, #18]
 8013630:	687a      	ldr	r2, [r7, #4]
 8013632:	683b      	ldr	r3, [r7, #0]
 8013634:	781b      	ldrb	r3, [r3, #0]
 8013636:	009b      	lsls	r3, r3, #2
 8013638:	441a      	add	r2, r3
 801363a:	8a7b      	ldrh	r3, [r7, #18]
 801363c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013640:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013644:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8013648:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801364c:	b29b      	uxth	r3, r3
 801364e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8013650:	2300      	movs	r3, #0
}
 8013652:	4618      	mov	r0, r3
 8013654:	371c      	adds	r7, #28
 8013656:	46bd      	mov	sp, r7
 8013658:	f85d 7b04 	ldr.w	r7, [sp], #4
 801365c:	4770      	bx	lr

0801365e <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 801365e:	b480      	push	{r7}
 8013660:	b083      	sub	sp, #12
 8013662:	af00      	add	r7, sp, #0
 8013664:	6078      	str	r0, [r7, #4]
 8013666:	460b      	mov	r3, r1
 8013668:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 801366a:	78fb      	ldrb	r3, [r7, #3]
 801366c:	2b00      	cmp	r3, #0
 801366e:	d103      	bne.n	8013678 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8013670:	687b      	ldr	r3, [r7, #4]
 8013672:	2280      	movs	r2, #128	@ 0x80
 8013674:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8013678:	2300      	movs	r3, #0
}
 801367a:	4618      	mov	r0, r3
 801367c:	370c      	adds	r7, #12
 801367e:	46bd      	mov	sp, r7
 8013680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013684:	4770      	bx	lr

08013686 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8013686:	b480      	push	{r7}
 8013688:	b083      	sub	sp, #12
 801368a:	af00      	add	r7, sp, #0
 801368c:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8013694:	b29b      	uxth	r3, r3
 8013696:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801369a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801369e:	b29a      	uxth	r2, r3
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80136a6:	2300      	movs	r3, #0
}
 80136a8:	4618      	mov	r0, r3
 80136aa:	370c      	adds	r7, #12
 80136ac:	46bd      	mov	sp, r7
 80136ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136b2:	4770      	bx	lr

080136b4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80136b4:	b480      	push	{r7}
 80136b6:	b085      	sub	sp, #20
 80136b8:	af00      	add	r7, sp, #0
 80136ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80136c2:	b29b      	uxth	r3, r3
 80136c4:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80136c6:	68fb      	ldr	r3, [r7, #12]
}
 80136c8:	4618      	mov	r0, r3
 80136ca:	3714      	adds	r7, #20
 80136cc:	46bd      	mov	sp, r7
 80136ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136d2:	4770      	bx	lr

080136d4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80136d4:	b480      	push	{r7}
 80136d6:	b08b      	sub	sp, #44	@ 0x2c
 80136d8:	af00      	add	r7, sp, #0
 80136da:	60f8      	str	r0, [r7, #12]
 80136dc:	60b9      	str	r1, [r7, #8]
 80136de:	4611      	mov	r1, r2
 80136e0:	461a      	mov	r2, r3
 80136e2:	460b      	mov	r3, r1
 80136e4:	80fb      	strh	r3, [r7, #6]
 80136e6:	4613      	mov	r3, r2
 80136e8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80136ea:	88bb      	ldrh	r3, [r7, #4]
 80136ec:	3301      	adds	r3, #1
 80136ee:	085b      	lsrs	r3, r3, #1
 80136f0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80136f2:	68fb      	ldr	r3, [r7, #12]
 80136f4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80136f6:	68bb      	ldr	r3, [r7, #8]
 80136f8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80136fa:	88fa      	ldrh	r2, [r7, #6]
 80136fc:	697b      	ldr	r3, [r7, #20]
 80136fe:	4413      	add	r3, r2
 8013700:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013704:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8013706:	69bb      	ldr	r3, [r7, #24]
 8013708:	627b      	str	r3, [r7, #36]	@ 0x24
 801370a:	e01b      	b.n	8013744 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 801370c:	69fb      	ldr	r3, [r7, #28]
 801370e:	781b      	ldrb	r3, [r3, #0]
 8013710:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8013712:	69fb      	ldr	r3, [r7, #28]
 8013714:	3301      	adds	r3, #1
 8013716:	781b      	ldrb	r3, [r3, #0]
 8013718:	021b      	lsls	r3, r3, #8
 801371a:	b21a      	sxth	r2, r3
 801371c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013720:	4313      	orrs	r3, r2
 8013722:	b21b      	sxth	r3, r3
 8013724:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8013726:	6a3b      	ldr	r3, [r7, #32]
 8013728:	8a7a      	ldrh	r2, [r7, #18]
 801372a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 801372c:	6a3b      	ldr	r3, [r7, #32]
 801372e:	3302      	adds	r3, #2
 8013730:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8013732:	69fb      	ldr	r3, [r7, #28]
 8013734:	3301      	adds	r3, #1
 8013736:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8013738:	69fb      	ldr	r3, [r7, #28]
 801373a:	3301      	adds	r3, #1
 801373c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801373e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013740:	3b01      	subs	r3, #1
 8013742:	627b      	str	r3, [r7, #36]	@ 0x24
 8013744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013746:	2b00      	cmp	r3, #0
 8013748:	d1e0      	bne.n	801370c <USB_WritePMA+0x38>
  }
}
 801374a:	bf00      	nop
 801374c:	bf00      	nop
 801374e:	372c      	adds	r7, #44	@ 0x2c
 8013750:	46bd      	mov	sp, r7
 8013752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013756:	4770      	bx	lr

08013758 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8013758:	b480      	push	{r7}
 801375a:	b08b      	sub	sp, #44	@ 0x2c
 801375c:	af00      	add	r7, sp, #0
 801375e:	60f8      	str	r0, [r7, #12]
 8013760:	60b9      	str	r1, [r7, #8]
 8013762:	4611      	mov	r1, r2
 8013764:	461a      	mov	r2, r3
 8013766:	460b      	mov	r3, r1
 8013768:	80fb      	strh	r3, [r7, #6]
 801376a:	4613      	mov	r3, r2
 801376c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 801376e:	88bb      	ldrh	r3, [r7, #4]
 8013770:	085b      	lsrs	r3, r3, #1
 8013772:	b29b      	uxth	r3, r3
 8013774:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801377a:	68bb      	ldr	r3, [r7, #8]
 801377c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801377e:	88fa      	ldrh	r2, [r7, #6]
 8013780:	697b      	ldr	r3, [r7, #20]
 8013782:	4413      	add	r3, r2
 8013784:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013788:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 801378a:	69bb      	ldr	r3, [r7, #24]
 801378c:	627b      	str	r3, [r7, #36]	@ 0x24
 801378e:	e018      	b.n	80137c2 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8013790:	6a3b      	ldr	r3, [r7, #32]
 8013792:	881b      	ldrh	r3, [r3, #0]
 8013794:	b29b      	uxth	r3, r3
 8013796:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8013798:	6a3b      	ldr	r3, [r7, #32]
 801379a:	3302      	adds	r3, #2
 801379c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 801379e:	693b      	ldr	r3, [r7, #16]
 80137a0:	b2da      	uxtb	r2, r3
 80137a2:	69fb      	ldr	r3, [r7, #28]
 80137a4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80137a6:	69fb      	ldr	r3, [r7, #28]
 80137a8:	3301      	adds	r3, #1
 80137aa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80137ac:	693b      	ldr	r3, [r7, #16]
 80137ae:	0a1b      	lsrs	r3, r3, #8
 80137b0:	b2da      	uxtb	r2, r3
 80137b2:	69fb      	ldr	r3, [r7, #28]
 80137b4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80137b6:	69fb      	ldr	r3, [r7, #28]
 80137b8:	3301      	adds	r3, #1
 80137ba:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80137bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137be:	3b01      	subs	r3, #1
 80137c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80137c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d1e3      	bne.n	8013790 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80137c8:	88bb      	ldrh	r3, [r7, #4]
 80137ca:	f003 0301 	and.w	r3, r3, #1
 80137ce:	b29b      	uxth	r3, r3
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d007      	beq.n	80137e4 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80137d4:	6a3b      	ldr	r3, [r7, #32]
 80137d6:	881b      	ldrh	r3, [r3, #0]
 80137d8:	b29b      	uxth	r3, r3
 80137da:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80137dc:	693b      	ldr	r3, [r7, #16]
 80137de:	b2da      	uxtb	r2, r3
 80137e0:	69fb      	ldr	r3, [r7, #28]
 80137e2:	701a      	strb	r2, [r3, #0]
  }
}
 80137e4:	bf00      	nop
 80137e6:	372c      	adds	r7, #44	@ 0x2c
 80137e8:	46bd      	mov	sp, r7
 80137ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137ee:	4770      	bx	lr

080137f0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80137f0:	b580      	push	{r7, lr}
 80137f2:	b084      	sub	sp, #16
 80137f4:	af00      	add	r7, sp, #0
 80137f6:	6078      	str	r0, [r7, #4]
 80137f8:	460b      	mov	r3, r1
 80137fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80137fc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8013800:	f002 fc0e 	bl	8016020 <USBD_static_malloc>
 8013804:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	2b00      	cmp	r3, #0
 801380a:	d109      	bne.n	8013820 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	32b0      	adds	r2, #176	@ 0xb0
 8013816:	2100      	movs	r1, #0
 8013818:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 801381c:	2302      	movs	r3, #2
 801381e:	e0d4      	b.n	80139ca <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8013820:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8013824:	2100      	movs	r1, #0
 8013826:	68f8      	ldr	r0, [r7, #12]
 8013828:	f003 faae 	bl	8016d88 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	32b0      	adds	r2, #176	@ 0xb0
 8013836:	68f9      	ldr	r1, [r7, #12]
 8013838:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	32b0      	adds	r2, #176	@ 0xb0
 8013846:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801384a:	687b      	ldr	r3, [r7, #4]
 801384c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	7c1b      	ldrb	r3, [r3, #16]
 8013854:	2b00      	cmp	r3, #0
 8013856:	d138      	bne.n	80138ca <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8013858:	4b5e      	ldr	r3, [pc, #376]	@ (80139d4 <USBD_CDC_Init+0x1e4>)
 801385a:	7819      	ldrb	r1, [r3, #0]
 801385c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013860:	2202      	movs	r2, #2
 8013862:	6878      	ldr	r0, [r7, #4]
 8013864:	f002 fa83 	bl	8015d6e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8013868:	4b5a      	ldr	r3, [pc, #360]	@ (80139d4 <USBD_CDC_Init+0x1e4>)
 801386a:	781b      	ldrb	r3, [r3, #0]
 801386c:	f003 020f 	and.w	r2, r3, #15
 8013870:	6879      	ldr	r1, [r7, #4]
 8013872:	4613      	mov	r3, r2
 8013874:	009b      	lsls	r3, r3, #2
 8013876:	4413      	add	r3, r2
 8013878:	009b      	lsls	r3, r3, #2
 801387a:	440b      	add	r3, r1
 801387c:	3324      	adds	r3, #36	@ 0x24
 801387e:	2201      	movs	r2, #1
 8013880:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8013882:	4b55      	ldr	r3, [pc, #340]	@ (80139d8 <USBD_CDC_Init+0x1e8>)
 8013884:	7819      	ldrb	r1, [r3, #0]
 8013886:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801388a:	2202      	movs	r2, #2
 801388c:	6878      	ldr	r0, [r7, #4]
 801388e:	f002 fa6e 	bl	8015d6e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8013892:	4b51      	ldr	r3, [pc, #324]	@ (80139d8 <USBD_CDC_Init+0x1e8>)
 8013894:	781b      	ldrb	r3, [r3, #0]
 8013896:	f003 020f 	and.w	r2, r3, #15
 801389a:	6879      	ldr	r1, [r7, #4]
 801389c:	4613      	mov	r3, r2
 801389e:	009b      	lsls	r3, r3, #2
 80138a0:	4413      	add	r3, r2
 80138a2:	009b      	lsls	r3, r3, #2
 80138a4:	440b      	add	r3, r1
 80138a6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80138aa:	2201      	movs	r2, #1
 80138ac:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80138ae:	4b4b      	ldr	r3, [pc, #300]	@ (80139dc <USBD_CDC_Init+0x1ec>)
 80138b0:	781b      	ldrb	r3, [r3, #0]
 80138b2:	f003 020f 	and.w	r2, r3, #15
 80138b6:	6879      	ldr	r1, [r7, #4]
 80138b8:	4613      	mov	r3, r2
 80138ba:	009b      	lsls	r3, r3, #2
 80138bc:	4413      	add	r3, r2
 80138be:	009b      	lsls	r3, r3, #2
 80138c0:	440b      	add	r3, r1
 80138c2:	3326      	adds	r3, #38	@ 0x26
 80138c4:	2210      	movs	r2, #16
 80138c6:	801a      	strh	r2, [r3, #0]
 80138c8:	e035      	b.n	8013936 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80138ca:	4b42      	ldr	r3, [pc, #264]	@ (80139d4 <USBD_CDC_Init+0x1e4>)
 80138cc:	7819      	ldrb	r1, [r3, #0]
 80138ce:	2340      	movs	r3, #64	@ 0x40
 80138d0:	2202      	movs	r2, #2
 80138d2:	6878      	ldr	r0, [r7, #4]
 80138d4:	f002 fa4b 	bl	8015d6e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80138d8:	4b3e      	ldr	r3, [pc, #248]	@ (80139d4 <USBD_CDC_Init+0x1e4>)
 80138da:	781b      	ldrb	r3, [r3, #0]
 80138dc:	f003 020f 	and.w	r2, r3, #15
 80138e0:	6879      	ldr	r1, [r7, #4]
 80138e2:	4613      	mov	r3, r2
 80138e4:	009b      	lsls	r3, r3, #2
 80138e6:	4413      	add	r3, r2
 80138e8:	009b      	lsls	r3, r3, #2
 80138ea:	440b      	add	r3, r1
 80138ec:	3324      	adds	r3, #36	@ 0x24
 80138ee:	2201      	movs	r2, #1
 80138f0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80138f2:	4b39      	ldr	r3, [pc, #228]	@ (80139d8 <USBD_CDC_Init+0x1e8>)
 80138f4:	7819      	ldrb	r1, [r3, #0]
 80138f6:	2340      	movs	r3, #64	@ 0x40
 80138f8:	2202      	movs	r2, #2
 80138fa:	6878      	ldr	r0, [r7, #4]
 80138fc:	f002 fa37 	bl	8015d6e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8013900:	4b35      	ldr	r3, [pc, #212]	@ (80139d8 <USBD_CDC_Init+0x1e8>)
 8013902:	781b      	ldrb	r3, [r3, #0]
 8013904:	f003 020f 	and.w	r2, r3, #15
 8013908:	6879      	ldr	r1, [r7, #4]
 801390a:	4613      	mov	r3, r2
 801390c:	009b      	lsls	r3, r3, #2
 801390e:	4413      	add	r3, r2
 8013910:	009b      	lsls	r3, r3, #2
 8013912:	440b      	add	r3, r1
 8013914:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013918:	2201      	movs	r2, #1
 801391a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801391c:	4b2f      	ldr	r3, [pc, #188]	@ (80139dc <USBD_CDC_Init+0x1ec>)
 801391e:	781b      	ldrb	r3, [r3, #0]
 8013920:	f003 020f 	and.w	r2, r3, #15
 8013924:	6879      	ldr	r1, [r7, #4]
 8013926:	4613      	mov	r3, r2
 8013928:	009b      	lsls	r3, r3, #2
 801392a:	4413      	add	r3, r2
 801392c:	009b      	lsls	r3, r3, #2
 801392e:	440b      	add	r3, r1
 8013930:	3326      	adds	r3, #38	@ 0x26
 8013932:	2210      	movs	r2, #16
 8013934:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8013936:	4b29      	ldr	r3, [pc, #164]	@ (80139dc <USBD_CDC_Init+0x1ec>)
 8013938:	7819      	ldrb	r1, [r3, #0]
 801393a:	2308      	movs	r3, #8
 801393c:	2203      	movs	r2, #3
 801393e:	6878      	ldr	r0, [r7, #4]
 8013940:	f002 fa15 	bl	8015d6e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8013944:	4b25      	ldr	r3, [pc, #148]	@ (80139dc <USBD_CDC_Init+0x1ec>)
 8013946:	781b      	ldrb	r3, [r3, #0]
 8013948:	f003 020f 	and.w	r2, r3, #15
 801394c:	6879      	ldr	r1, [r7, #4]
 801394e:	4613      	mov	r3, r2
 8013950:	009b      	lsls	r3, r3, #2
 8013952:	4413      	add	r3, r2
 8013954:	009b      	lsls	r3, r3, #2
 8013956:	440b      	add	r3, r1
 8013958:	3324      	adds	r3, #36	@ 0x24
 801395a:	2201      	movs	r2, #1
 801395c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	2200      	movs	r2, #0
 8013962:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801396c:	687a      	ldr	r2, [r7, #4]
 801396e:	33b0      	adds	r3, #176	@ 0xb0
 8013970:	009b      	lsls	r3, r3, #2
 8013972:	4413      	add	r3, r2
 8013974:	685b      	ldr	r3, [r3, #4]
 8013976:	681b      	ldr	r3, [r3, #0]
 8013978:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	2200      	movs	r2, #0
 801397e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	2200      	movs	r2, #0
 8013986:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 801398a:	68fb      	ldr	r3, [r7, #12]
 801398c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8013990:	2b00      	cmp	r3, #0
 8013992:	d101      	bne.n	8013998 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8013994:	2302      	movs	r3, #2
 8013996:	e018      	b.n	80139ca <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	7c1b      	ldrb	r3, [r3, #16]
 801399c:	2b00      	cmp	r3, #0
 801399e:	d10a      	bne.n	80139b6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80139a0:	4b0d      	ldr	r3, [pc, #52]	@ (80139d8 <USBD_CDC_Init+0x1e8>)
 80139a2:	7819      	ldrb	r1, [r3, #0]
 80139a4:	68fb      	ldr	r3, [r7, #12]
 80139a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80139aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80139ae:	6878      	ldr	r0, [r7, #4]
 80139b0:	f002 facc 	bl	8015f4c <USBD_LL_PrepareReceive>
 80139b4:	e008      	b.n	80139c8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80139b6:	4b08      	ldr	r3, [pc, #32]	@ (80139d8 <USBD_CDC_Init+0x1e8>)
 80139b8:	7819      	ldrb	r1, [r3, #0]
 80139ba:	68fb      	ldr	r3, [r7, #12]
 80139bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80139c0:	2340      	movs	r3, #64	@ 0x40
 80139c2:	6878      	ldr	r0, [r7, #4]
 80139c4:	f002 fac2 	bl	8015f4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80139c8:	2300      	movs	r3, #0
}
 80139ca:	4618      	mov	r0, r3
 80139cc:	3710      	adds	r7, #16
 80139ce:	46bd      	mov	sp, r7
 80139d0:	bd80      	pop	{r7, pc}
 80139d2:	bf00      	nop
 80139d4:	200000cb 	.word	0x200000cb
 80139d8:	200000cc 	.word	0x200000cc
 80139dc:	200000cd 	.word	0x200000cd

080139e0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80139e0:	b580      	push	{r7, lr}
 80139e2:	b082      	sub	sp, #8
 80139e4:	af00      	add	r7, sp, #0
 80139e6:	6078      	str	r0, [r7, #4]
 80139e8:	460b      	mov	r3, r1
 80139ea:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80139ec:	4b3a      	ldr	r3, [pc, #232]	@ (8013ad8 <USBD_CDC_DeInit+0xf8>)
 80139ee:	781b      	ldrb	r3, [r3, #0]
 80139f0:	4619      	mov	r1, r3
 80139f2:	6878      	ldr	r0, [r7, #4]
 80139f4:	f002 f9e1 	bl	8015dba <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80139f8:	4b37      	ldr	r3, [pc, #220]	@ (8013ad8 <USBD_CDC_DeInit+0xf8>)
 80139fa:	781b      	ldrb	r3, [r3, #0]
 80139fc:	f003 020f 	and.w	r2, r3, #15
 8013a00:	6879      	ldr	r1, [r7, #4]
 8013a02:	4613      	mov	r3, r2
 8013a04:	009b      	lsls	r3, r3, #2
 8013a06:	4413      	add	r3, r2
 8013a08:	009b      	lsls	r3, r3, #2
 8013a0a:	440b      	add	r3, r1
 8013a0c:	3324      	adds	r3, #36	@ 0x24
 8013a0e:	2200      	movs	r2, #0
 8013a10:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8013a12:	4b32      	ldr	r3, [pc, #200]	@ (8013adc <USBD_CDC_DeInit+0xfc>)
 8013a14:	781b      	ldrb	r3, [r3, #0]
 8013a16:	4619      	mov	r1, r3
 8013a18:	6878      	ldr	r0, [r7, #4]
 8013a1a:	f002 f9ce 	bl	8015dba <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8013a1e:	4b2f      	ldr	r3, [pc, #188]	@ (8013adc <USBD_CDC_DeInit+0xfc>)
 8013a20:	781b      	ldrb	r3, [r3, #0]
 8013a22:	f003 020f 	and.w	r2, r3, #15
 8013a26:	6879      	ldr	r1, [r7, #4]
 8013a28:	4613      	mov	r3, r2
 8013a2a:	009b      	lsls	r3, r3, #2
 8013a2c:	4413      	add	r3, r2
 8013a2e:	009b      	lsls	r3, r3, #2
 8013a30:	440b      	add	r3, r1
 8013a32:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013a36:	2200      	movs	r2, #0
 8013a38:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8013a3a:	4b29      	ldr	r3, [pc, #164]	@ (8013ae0 <USBD_CDC_DeInit+0x100>)
 8013a3c:	781b      	ldrb	r3, [r3, #0]
 8013a3e:	4619      	mov	r1, r3
 8013a40:	6878      	ldr	r0, [r7, #4]
 8013a42:	f002 f9ba 	bl	8015dba <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8013a46:	4b26      	ldr	r3, [pc, #152]	@ (8013ae0 <USBD_CDC_DeInit+0x100>)
 8013a48:	781b      	ldrb	r3, [r3, #0]
 8013a4a:	f003 020f 	and.w	r2, r3, #15
 8013a4e:	6879      	ldr	r1, [r7, #4]
 8013a50:	4613      	mov	r3, r2
 8013a52:	009b      	lsls	r3, r3, #2
 8013a54:	4413      	add	r3, r2
 8013a56:	009b      	lsls	r3, r3, #2
 8013a58:	440b      	add	r3, r1
 8013a5a:	3324      	adds	r3, #36	@ 0x24
 8013a5c:	2200      	movs	r2, #0
 8013a5e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8013a60:	4b1f      	ldr	r3, [pc, #124]	@ (8013ae0 <USBD_CDC_DeInit+0x100>)
 8013a62:	781b      	ldrb	r3, [r3, #0]
 8013a64:	f003 020f 	and.w	r2, r3, #15
 8013a68:	6879      	ldr	r1, [r7, #4]
 8013a6a:	4613      	mov	r3, r2
 8013a6c:	009b      	lsls	r3, r3, #2
 8013a6e:	4413      	add	r3, r2
 8013a70:	009b      	lsls	r3, r3, #2
 8013a72:	440b      	add	r3, r1
 8013a74:	3326      	adds	r3, #38	@ 0x26
 8013a76:	2200      	movs	r2, #0
 8013a78:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	32b0      	adds	r2, #176	@ 0xb0
 8013a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d01f      	beq.n	8013acc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013a92:	687a      	ldr	r2, [r7, #4]
 8013a94:	33b0      	adds	r3, #176	@ 0xb0
 8013a96:	009b      	lsls	r3, r3, #2
 8013a98:	4413      	add	r3, r2
 8013a9a:	685b      	ldr	r3, [r3, #4]
 8013a9c:	685b      	ldr	r3, [r3, #4]
 8013a9e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	32b0      	adds	r2, #176	@ 0xb0
 8013aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013aae:	4618      	mov	r0, r3
 8013ab0:	f002 fac4 	bl	801603c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	32b0      	adds	r2, #176	@ 0xb0
 8013abe:	2100      	movs	r1, #0
 8013ac0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	2200      	movs	r2, #0
 8013ac8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8013acc:	2300      	movs	r3, #0
}
 8013ace:	4618      	mov	r0, r3
 8013ad0:	3708      	adds	r7, #8
 8013ad2:	46bd      	mov	sp, r7
 8013ad4:	bd80      	pop	{r7, pc}
 8013ad6:	bf00      	nop
 8013ad8:	200000cb 	.word	0x200000cb
 8013adc:	200000cc 	.word	0x200000cc
 8013ae0:	200000cd 	.word	0x200000cd

08013ae4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8013ae4:	b580      	push	{r7, lr}
 8013ae6:	b086      	sub	sp, #24
 8013ae8:	af00      	add	r7, sp, #0
 8013aea:	6078      	str	r0, [r7, #4]
 8013aec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	32b0      	adds	r2, #176	@ 0xb0
 8013af8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013afc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8013afe:	2300      	movs	r3, #0
 8013b00:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8013b02:	2300      	movs	r3, #0
 8013b04:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8013b06:	2300      	movs	r3, #0
 8013b08:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8013b0a:	693b      	ldr	r3, [r7, #16]
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d101      	bne.n	8013b14 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8013b10:	2303      	movs	r3, #3
 8013b12:	e0bf      	b.n	8013c94 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013b14:	683b      	ldr	r3, [r7, #0]
 8013b16:	781b      	ldrb	r3, [r3, #0]
 8013b18:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	d050      	beq.n	8013bc2 <USBD_CDC_Setup+0xde>
 8013b20:	2b20      	cmp	r3, #32
 8013b22:	f040 80af 	bne.w	8013c84 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8013b26:	683b      	ldr	r3, [r7, #0]
 8013b28:	88db      	ldrh	r3, [r3, #6]
 8013b2a:	2b00      	cmp	r3, #0
 8013b2c:	d03a      	beq.n	8013ba4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8013b2e:	683b      	ldr	r3, [r7, #0]
 8013b30:	781b      	ldrb	r3, [r3, #0]
 8013b32:	b25b      	sxtb	r3, r3
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	da1b      	bge.n	8013b70 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013b3e:	687a      	ldr	r2, [r7, #4]
 8013b40:	33b0      	adds	r3, #176	@ 0xb0
 8013b42:	009b      	lsls	r3, r3, #2
 8013b44:	4413      	add	r3, r2
 8013b46:	685b      	ldr	r3, [r3, #4]
 8013b48:	689b      	ldr	r3, [r3, #8]
 8013b4a:	683a      	ldr	r2, [r7, #0]
 8013b4c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8013b4e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8013b50:	683a      	ldr	r2, [r7, #0]
 8013b52:	88d2      	ldrh	r2, [r2, #6]
 8013b54:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8013b56:	683b      	ldr	r3, [r7, #0]
 8013b58:	88db      	ldrh	r3, [r3, #6]
 8013b5a:	2b07      	cmp	r3, #7
 8013b5c:	bf28      	it	cs
 8013b5e:	2307      	movcs	r3, #7
 8013b60:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8013b62:	693b      	ldr	r3, [r7, #16]
 8013b64:	89fa      	ldrh	r2, [r7, #14]
 8013b66:	4619      	mov	r1, r3
 8013b68:	6878      	ldr	r0, [r7, #4]
 8013b6a:	f001 fd07 	bl	801557c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8013b6e:	e090      	b.n	8013c92 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8013b70:	683b      	ldr	r3, [r7, #0]
 8013b72:	785a      	ldrb	r2, [r3, #1]
 8013b74:	693b      	ldr	r3, [r7, #16]
 8013b76:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8013b7a:	683b      	ldr	r3, [r7, #0]
 8013b7c:	88db      	ldrh	r3, [r3, #6]
 8013b7e:	2b3f      	cmp	r3, #63	@ 0x3f
 8013b80:	d803      	bhi.n	8013b8a <USBD_CDC_Setup+0xa6>
 8013b82:	683b      	ldr	r3, [r7, #0]
 8013b84:	88db      	ldrh	r3, [r3, #6]
 8013b86:	b2da      	uxtb	r2, r3
 8013b88:	e000      	b.n	8013b8c <USBD_CDC_Setup+0xa8>
 8013b8a:	2240      	movs	r2, #64	@ 0x40
 8013b8c:	693b      	ldr	r3, [r7, #16]
 8013b8e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8013b92:	6939      	ldr	r1, [r7, #16]
 8013b94:	693b      	ldr	r3, [r7, #16]
 8013b96:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8013b9a:	461a      	mov	r2, r3
 8013b9c:	6878      	ldr	r0, [r7, #4]
 8013b9e:	f001 fd19 	bl	80155d4 <USBD_CtlPrepareRx>
      break;
 8013ba2:	e076      	b.n	8013c92 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013baa:	687a      	ldr	r2, [r7, #4]
 8013bac:	33b0      	adds	r3, #176	@ 0xb0
 8013bae:	009b      	lsls	r3, r3, #2
 8013bb0:	4413      	add	r3, r2
 8013bb2:	685b      	ldr	r3, [r3, #4]
 8013bb4:	689b      	ldr	r3, [r3, #8]
 8013bb6:	683a      	ldr	r2, [r7, #0]
 8013bb8:	7850      	ldrb	r0, [r2, #1]
 8013bba:	2200      	movs	r2, #0
 8013bbc:	6839      	ldr	r1, [r7, #0]
 8013bbe:	4798      	blx	r3
      break;
 8013bc0:	e067      	b.n	8013c92 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013bc2:	683b      	ldr	r3, [r7, #0]
 8013bc4:	785b      	ldrb	r3, [r3, #1]
 8013bc6:	2b0b      	cmp	r3, #11
 8013bc8:	d851      	bhi.n	8013c6e <USBD_CDC_Setup+0x18a>
 8013bca:	a201      	add	r2, pc, #4	@ (adr r2, 8013bd0 <USBD_CDC_Setup+0xec>)
 8013bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bd0:	08013c01 	.word	0x08013c01
 8013bd4:	08013c7d 	.word	0x08013c7d
 8013bd8:	08013c6f 	.word	0x08013c6f
 8013bdc:	08013c6f 	.word	0x08013c6f
 8013be0:	08013c6f 	.word	0x08013c6f
 8013be4:	08013c6f 	.word	0x08013c6f
 8013be8:	08013c6f 	.word	0x08013c6f
 8013bec:	08013c6f 	.word	0x08013c6f
 8013bf0:	08013c6f 	.word	0x08013c6f
 8013bf4:	08013c6f 	.word	0x08013c6f
 8013bf8:	08013c2b 	.word	0x08013c2b
 8013bfc:	08013c55 	.word	0x08013c55
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c06:	b2db      	uxtb	r3, r3
 8013c08:	2b03      	cmp	r3, #3
 8013c0a:	d107      	bne.n	8013c1c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8013c0c:	f107 030a 	add.w	r3, r7, #10
 8013c10:	2202      	movs	r2, #2
 8013c12:	4619      	mov	r1, r3
 8013c14:	6878      	ldr	r0, [r7, #4]
 8013c16:	f001 fcb1 	bl	801557c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013c1a:	e032      	b.n	8013c82 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8013c1c:	6839      	ldr	r1, [r7, #0]
 8013c1e:	6878      	ldr	r0, [r7, #4]
 8013c20:	f001 fc2f 	bl	8015482 <USBD_CtlError>
            ret = USBD_FAIL;
 8013c24:	2303      	movs	r3, #3
 8013c26:	75fb      	strb	r3, [r7, #23]
          break;
 8013c28:	e02b      	b.n	8013c82 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c30:	b2db      	uxtb	r3, r3
 8013c32:	2b03      	cmp	r3, #3
 8013c34:	d107      	bne.n	8013c46 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8013c36:	f107 030d 	add.w	r3, r7, #13
 8013c3a:	2201      	movs	r2, #1
 8013c3c:	4619      	mov	r1, r3
 8013c3e:	6878      	ldr	r0, [r7, #4]
 8013c40:	f001 fc9c 	bl	801557c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013c44:	e01d      	b.n	8013c82 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8013c46:	6839      	ldr	r1, [r7, #0]
 8013c48:	6878      	ldr	r0, [r7, #4]
 8013c4a:	f001 fc1a 	bl	8015482 <USBD_CtlError>
            ret = USBD_FAIL;
 8013c4e:	2303      	movs	r3, #3
 8013c50:	75fb      	strb	r3, [r7, #23]
          break;
 8013c52:	e016      	b.n	8013c82 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c5a:	b2db      	uxtb	r3, r3
 8013c5c:	2b03      	cmp	r3, #3
 8013c5e:	d00f      	beq.n	8013c80 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8013c60:	6839      	ldr	r1, [r7, #0]
 8013c62:	6878      	ldr	r0, [r7, #4]
 8013c64:	f001 fc0d 	bl	8015482 <USBD_CtlError>
            ret = USBD_FAIL;
 8013c68:	2303      	movs	r3, #3
 8013c6a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8013c6c:	e008      	b.n	8013c80 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8013c6e:	6839      	ldr	r1, [r7, #0]
 8013c70:	6878      	ldr	r0, [r7, #4]
 8013c72:	f001 fc06 	bl	8015482 <USBD_CtlError>
          ret = USBD_FAIL;
 8013c76:	2303      	movs	r3, #3
 8013c78:	75fb      	strb	r3, [r7, #23]
          break;
 8013c7a:	e002      	b.n	8013c82 <USBD_CDC_Setup+0x19e>
          break;
 8013c7c:	bf00      	nop
 8013c7e:	e008      	b.n	8013c92 <USBD_CDC_Setup+0x1ae>
          break;
 8013c80:	bf00      	nop
      }
      break;
 8013c82:	e006      	b.n	8013c92 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8013c84:	6839      	ldr	r1, [r7, #0]
 8013c86:	6878      	ldr	r0, [r7, #4]
 8013c88:	f001 fbfb 	bl	8015482 <USBD_CtlError>
      ret = USBD_FAIL;
 8013c8c:	2303      	movs	r3, #3
 8013c8e:	75fb      	strb	r3, [r7, #23]
      break;
 8013c90:	bf00      	nop
  }

  return (uint8_t)ret;
 8013c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8013c94:	4618      	mov	r0, r3
 8013c96:	3718      	adds	r7, #24
 8013c98:	46bd      	mov	sp, r7
 8013c9a:	bd80      	pop	{r7, pc}

08013c9c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	b084      	sub	sp, #16
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
 8013ca4:	460b      	mov	r3, r1
 8013ca6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8013ca8:	687b      	ldr	r3, [r7, #4]
 8013caa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8013cae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	32b0      	adds	r2, #176	@ 0xb0
 8013cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013cbe:	2b00      	cmp	r3, #0
 8013cc0:	d101      	bne.n	8013cc6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8013cc2:	2303      	movs	r3, #3
 8013cc4:	e065      	b.n	8013d92 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	32b0      	adds	r2, #176	@ 0xb0
 8013cd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013cd4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8013cd6:	78fb      	ldrb	r3, [r7, #3]
 8013cd8:	f003 020f 	and.w	r2, r3, #15
 8013cdc:	6879      	ldr	r1, [r7, #4]
 8013cde:	4613      	mov	r3, r2
 8013ce0:	009b      	lsls	r3, r3, #2
 8013ce2:	4413      	add	r3, r2
 8013ce4:	009b      	lsls	r3, r3, #2
 8013ce6:	440b      	add	r3, r1
 8013ce8:	3318      	adds	r3, #24
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d02f      	beq.n	8013d50 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8013cf0:	78fb      	ldrb	r3, [r7, #3]
 8013cf2:	f003 020f 	and.w	r2, r3, #15
 8013cf6:	6879      	ldr	r1, [r7, #4]
 8013cf8:	4613      	mov	r3, r2
 8013cfa:	009b      	lsls	r3, r3, #2
 8013cfc:	4413      	add	r3, r2
 8013cfe:	009b      	lsls	r3, r3, #2
 8013d00:	440b      	add	r3, r1
 8013d02:	3318      	adds	r3, #24
 8013d04:	681a      	ldr	r2, [r3, #0]
 8013d06:	78fb      	ldrb	r3, [r7, #3]
 8013d08:	f003 010f 	and.w	r1, r3, #15
 8013d0c:	68f8      	ldr	r0, [r7, #12]
 8013d0e:	460b      	mov	r3, r1
 8013d10:	009b      	lsls	r3, r3, #2
 8013d12:	440b      	add	r3, r1
 8013d14:	00db      	lsls	r3, r3, #3
 8013d16:	4403      	add	r3, r0
 8013d18:	3320      	adds	r3, #32
 8013d1a:	681b      	ldr	r3, [r3, #0]
 8013d1c:	fbb2 f1f3 	udiv	r1, r2, r3
 8013d20:	fb01 f303 	mul.w	r3, r1, r3
 8013d24:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d112      	bne.n	8013d50 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8013d2a:	78fb      	ldrb	r3, [r7, #3]
 8013d2c:	f003 020f 	and.w	r2, r3, #15
 8013d30:	6879      	ldr	r1, [r7, #4]
 8013d32:	4613      	mov	r3, r2
 8013d34:	009b      	lsls	r3, r3, #2
 8013d36:	4413      	add	r3, r2
 8013d38:	009b      	lsls	r3, r3, #2
 8013d3a:	440b      	add	r3, r1
 8013d3c:	3318      	adds	r3, #24
 8013d3e:	2200      	movs	r2, #0
 8013d40:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8013d42:	78f9      	ldrb	r1, [r7, #3]
 8013d44:	2300      	movs	r3, #0
 8013d46:	2200      	movs	r2, #0
 8013d48:	6878      	ldr	r0, [r7, #4]
 8013d4a:	f002 f8de 	bl	8015f0a <USBD_LL_Transmit>
 8013d4e:	e01f      	b.n	8013d90 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8013d50:	68bb      	ldr	r3, [r7, #8]
 8013d52:	2200      	movs	r2, #0
 8013d54:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8013d58:	687b      	ldr	r3, [r7, #4]
 8013d5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013d5e:	687a      	ldr	r2, [r7, #4]
 8013d60:	33b0      	adds	r3, #176	@ 0xb0
 8013d62:	009b      	lsls	r3, r3, #2
 8013d64:	4413      	add	r3, r2
 8013d66:	685b      	ldr	r3, [r3, #4]
 8013d68:	691b      	ldr	r3, [r3, #16]
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d010      	beq.n	8013d90 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013d74:	687a      	ldr	r2, [r7, #4]
 8013d76:	33b0      	adds	r3, #176	@ 0xb0
 8013d78:	009b      	lsls	r3, r3, #2
 8013d7a:	4413      	add	r3, r2
 8013d7c:	685b      	ldr	r3, [r3, #4]
 8013d7e:	691b      	ldr	r3, [r3, #16]
 8013d80:	68ba      	ldr	r2, [r7, #8]
 8013d82:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8013d86:	68ba      	ldr	r2, [r7, #8]
 8013d88:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8013d8c:	78fa      	ldrb	r2, [r7, #3]
 8013d8e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8013d90:	2300      	movs	r3, #0
}
 8013d92:	4618      	mov	r0, r3
 8013d94:	3710      	adds	r7, #16
 8013d96:	46bd      	mov	sp, r7
 8013d98:	bd80      	pop	{r7, pc}

08013d9a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013d9a:	b580      	push	{r7, lr}
 8013d9c:	b084      	sub	sp, #16
 8013d9e:	af00      	add	r7, sp, #0
 8013da0:	6078      	str	r0, [r7, #4]
 8013da2:	460b      	mov	r3, r1
 8013da4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	32b0      	adds	r2, #176	@ 0xb0
 8013db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013db4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	32b0      	adds	r2, #176	@ 0xb0
 8013dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	d101      	bne.n	8013dcc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8013dc8:	2303      	movs	r3, #3
 8013dca:	e01a      	b.n	8013e02 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8013dcc:	78fb      	ldrb	r3, [r7, #3]
 8013dce:	4619      	mov	r1, r3
 8013dd0:	6878      	ldr	r0, [r7, #4]
 8013dd2:	f002 f8dc 	bl	8015f8e <USBD_LL_GetRxDataSize>
 8013dd6:	4602      	mov	r2, r0
 8013dd8:	68fb      	ldr	r3, [r7, #12]
 8013dda:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013de4:	687a      	ldr	r2, [r7, #4]
 8013de6:	33b0      	adds	r3, #176	@ 0xb0
 8013de8:	009b      	lsls	r3, r3, #2
 8013dea:	4413      	add	r3, r2
 8013dec:	685b      	ldr	r3, [r3, #4]
 8013dee:	68db      	ldr	r3, [r3, #12]
 8013df0:	68fa      	ldr	r2, [r7, #12]
 8013df2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8013df6:	68fa      	ldr	r2, [r7, #12]
 8013df8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8013dfc:	4611      	mov	r1, r2
 8013dfe:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8013e00:	2300      	movs	r3, #0
}
 8013e02:	4618      	mov	r0, r3
 8013e04:	3710      	adds	r7, #16
 8013e06:	46bd      	mov	sp, r7
 8013e08:	bd80      	pop	{r7, pc}

08013e0a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8013e0a:	b580      	push	{r7, lr}
 8013e0c:	b084      	sub	sp, #16
 8013e0e:	af00      	add	r7, sp, #0
 8013e10:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	32b0      	adds	r2, #176	@ 0xb0
 8013e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e20:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013e22:	68fb      	ldr	r3, [r7, #12]
 8013e24:	2b00      	cmp	r3, #0
 8013e26:	d101      	bne.n	8013e2c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013e28:	2303      	movs	r3, #3
 8013e2a:	e024      	b.n	8013e76 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013e32:	687a      	ldr	r2, [r7, #4]
 8013e34:	33b0      	adds	r3, #176	@ 0xb0
 8013e36:	009b      	lsls	r3, r3, #2
 8013e38:	4413      	add	r3, r2
 8013e3a:	685b      	ldr	r3, [r3, #4]
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d019      	beq.n	8013e74 <USBD_CDC_EP0_RxReady+0x6a>
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8013e46:	2bff      	cmp	r3, #255	@ 0xff
 8013e48:	d014      	beq.n	8013e74 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013e50:	687a      	ldr	r2, [r7, #4]
 8013e52:	33b0      	adds	r3, #176	@ 0xb0
 8013e54:	009b      	lsls	r3, r3, #2
 8013e56:	4413      	add	r3, r2
 8013e58:	685b      	ldr	r3, [r3, #4]
 8013e5a:	689b      	ldr	r3, [r3, #8]
 8013e5c:	68fa      	ldr	r2, [r7, #12]
 8013e5e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8013e62:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8013e64:	68fa      	ldr	r2, [r7, #12]
 8013e66:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8013e6a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8013e6c:	68fb      	ldr	r3, [r7, #12]
 8013e6e:	22ff      	movs	r2, #255	@ 0xff
 8013e70:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8013e74:	2300      	movs	r3, #0
}
 8013e76:	4618      	mov	r0, r3
 8013e78:	3710      	adds	r7, #16
 8013e7a:	46bd      	mov	sp, r7
 8013e7c:	bd80      	pop	{r7, pc}
	...

08013e80 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8013e80:	b580      	push	{r7, lr}
 8013e82:	b086      	sub	sp, #24
 8013e84:	af00      	add	r7, sp, #0
 8013e86:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8013e88:	2182      	movs	r1, #130	@ 0x82
 8013e8a:	4818      	ldr	r0, [pc, #96]	@ (8013eec <USBD_CDC_GetFSCfgDesc+0x6c>)
 8013e8c:	f000 fc99 	bl	80147c2 <USBD_GetEpDesc>
 8013e90:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8013e92:	2101      	movs	r1, #1
 8013e94:	4815      	ldr	r0, [pc, #84]	@ (8013eec <USBD_CDC_GetFSCfgDesc+0x6c>)
 8013e96:	f000 fc94 	bl	80147c2 <USBD_GetEpDesc>
 8013e9a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8013e9c:	2181      	movs	r1, #129	@ 0x81
 8013e9e:	4813      	ldr	r0, [pc, #76]	@ (8013eec <USBD_CDC_GetFSCfgDesc+0x6c>)
 8013ea0:	f000 fc8f 	bl	80147c2 <USBD_GetEpDesc>
 8013ea4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8013ea6:	697b      	ldr	r3, [r7, #20]
 8013ea8:	2b00      	cmp	r3, #0
 8013eaa:	d002      	beq.n	8013eb2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8013eac:	697b      	ldr	r3, [r7, #20]
 8013eae:	2210      	movs	r2, #16
 8013eb0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8013eb2:	693b      	ldr	r3, [r7, #16]
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d006      	beq.n	8013ec6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8013eb8:	693b      	ldr	r3, [r7, #16]
 8013eba:	2200      	movs	r2, #0
 8013ebc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8013ec0:	711a      	strb	r2, [r3, #4]
 8013ec2:	2200      	movs	r2, #0
 8013ec4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8013ec6:	68fb      	ldr	r3, [r7, #12]
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d006      	beq.n	8013eda <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	2200      	movs	r2, #0
 8013ed0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8013ed4:	711a      	strb	r2, [r3, #4]
 8013ed6:	2200      	movs	r2, #0
 8013ed8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	2243      	movs	r2, #67	@ 0x43
 8013ede:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8013ee0:	4b02      	ldr	r3, [pc, #8]	@ (8013eec <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	3718      	adds	r7, #24
 8013ee6:	46bd      	mov	sp, r7
 8013ee8:	bd80      	pop	{r7, pc}
 8013eea:	bf00      	nop
 8013eec:	20000088 	.word	0x20000088

08013ef0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8013ef0:	b580      	push	{r7, lr}
 8013ef2:	b086      	sub	sp, #24
 8013ef4:	af00      	add	r7, sp, #0
 8013ef6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8013ef8:	2182      	movs	r1, #130	@ 0x82
 8013efa:	4818      	ldr	r0, [pc, #96]	@ (8013f5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8013efc:	f000 fc61 	bl	80147c2 <USBD_GetEpDesc>
 8013f00:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8013f02:	2101      	movs	r1, #1
 8013f04:	4815      	ldr	r0, [pc, #84]	@ (8013f5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8013f06:	f000 fc5c 	bl	80147c2 <USBD_GetEpDesc>
 8013f0a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8013f0c:	2181      	movs	r1, #129	@ 0x81
 8013f0e:	4813      	ldr	r0, [pc, #76]	@ (8013f5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8013f10:	f000 fc57 	bl	80147c2 <USBD_GetEpDesc>
 8013f14:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8013f16:	697b      	ldr	r3, [r7, #20]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d002      	beq.n	8013f22 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8013f1c:	697b      	ldr	r3, [r7, #20]
 8013f1e:	2210      	movs	r2, #16
 8013f20:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8013f22:	693b      	ldr	r3, [r7, #16]
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d006      	beq.n	8013f36 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8013f28:	693b      	ldr	r3, [r7, #16]
 8013f2a:	2200      	movs	r2, #0
 8013f2c:	711a      	strb	r2, [r3, #4]
 8013f2e:	2200      	movs	r2, #0
 8013f30:	f042 0202 	orr.w	r2, r2, #2
 8013f34:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8013f36:	68fb      	ldr	r3, [r7, #12]
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d006      	beq.n	8013f4a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8013f3c:	68fb      	ldr	r3, [r7, #12]
 8013f3e:	2200      	movs	r2, #0
 8013f40:	711a      	strb	r2, [r3, #4]
 8013f42:	2200      	movs	r2, #0
 8013f44:	f042 0202 	orr.w	r2, r2, #2
 8013f48:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	2243      	movs	r2, #67	@ 0x43
 8013f4e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8013f50:	4b02      	ldr	r3, [pc, #8]	@ (8013f5c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8013f52:	4618      	mov	r0, r3
 8013f54:	3718      	adds	r7, #24
 8013f56:	46bd      	mov	sp, r7
 8013f58:	bd80      	pop	{r7, pc}
 8013f5a:	bf00      	nop
 8013f5c:	20000088 	.word	0x20000088

08013f60 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8013f60:	b580      	push	{r7, lr}
 8013f62:	b086      	sub	sp, #24
 8013f64:	af00      	add	r7, sp, #0
 8013f66:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8013f68:	2182      	movs	r1, #130	@ 0x82
 8013f6a:	4818      	ldr	r0, [pc, #96]	@ (8013fcc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8013f6c:	f000 fc29 	bl	80147c2 <USBD_GetEpDesc>
 8013f70:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8013f72:	2101      	movs	r1, #1
 8013f74:	4815      	ldr	r0, [pc, #84]	@ (8013fcc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8013f76:	f000 fc24 	bl	80147c2 <USBD_GetEpDesc>
 8013f7a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8013f7c:	2181      	movs	r1, #129	@ 0x81
 8013f7e:	4813      	ldr	r0, [pc, #76]	@ (8013fcc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8013f80:	f000 fc1f 	bl	80147c2 <USBD_GetEpDesc>
 8013f84:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8013f86:	697b      	ldr	r3, [r7, #20]
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d002      	beq.n	8013f92 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8013f8c:	697b      	ldr	r3, [r7, #20]
 8013f8e:	2210      	movs	r2, #16
 8013f90:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8013f92:	693b      	ldr	r3, [r7, #16]
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d006      	beq.n	8013fa6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8013f98:	693b      	ldr	r3, [r7, #16]
 8013f9a:	2200      	movs	r2, #0
 8013f9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8013fa0:	711a      	strb	r2, [r3, #4]
 8013fa2:	2200      	movs	r2, #0
 8013fa4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8013fa6:	68fb      	ldr	r3, [r7, #12]
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	d006      	beq.n	8013fba <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8013fac:	68fb      	ldr	r3, [r7, #12]
 8013fae:	2200      	movs	r2, #0
 8013fb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8013fb4:	711a      	strb	r2, [r3, #4]
 8013fb6:	2200      	movs	r2, #0
 8013fb8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	2243      	movs	r2, #67	@ 0x43
 8013fbe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8013fc0:	4b02      	ldr	r3, [pc, #8]	@ (8013fcc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8013fc2:	4618      	mov	r0, r3
 8013fc4:	3718      	adds	r7, #24
 8013fc6:	46bd      	mov	sp, r7
 8013fc8:	bd80      	pop	{r7, pc}
 8013fca:	bf00      	nop
 8013fcc:	20000088 	.word	0x20000088

08013fd0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8013fd0:	b480      	push	{r7}
 8013fd2:	b083      	sub	sp, #12
 8013fd4:	af00      	add	r7, sp, #0
 8013fd6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	220a      	movs	r2, #10
 8013fdc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8013fde:	4b03      	ldr	r3, [pc, #12]	@ (8013fec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8013fe0:	4618      	mov	r0, r3
 8013fe2:	370c      	adds	r7, #12
 8013fe4:	46bd      	mov	sp, r7
 8013fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fea:	4770      	bx	lr
 8013fec:	20000044 	.word	0x20000044

08013ff0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8013ff0:	b480      	push	{r7}
 8013ff2:	b083      	sub	sp, #12
 8013ff4:	af00      	add	r7, sp, #0
 8013ff6:	6078      	str	r0, [r7, #4]
 8013ff8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8013ffa:	683b      	ldr	r3, [r7, #0]
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	d101      	bne.n	8014004 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8014000:	2303      	movs	r3, #3
 8014002:	e009      	b.n	8014018 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801400a:	687a      	ldr	r2, [r7, #4]
 801400c:	33b0      	adds	r3, #176	@ 0xb0
 801400e:	009b      	lsls	r3, r3, #2
 8014010:	4413      	add	r3, r2
 8014012:	683a      	ldr	r2, [r7, #0]
 8014014:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8014016:	2300      	movs	r3, #0
}
 8014018:	4618      	mov	r0, r3
 801401a:	370c      	adds	r7, #12
 801401c:	46bd      	mov	sp, r7
 801401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014022:	4770      	bx	lr

08014024 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8014024:	b480      	push	{r7}
 8014026:	b087      	sub	sp, #28
 8014028:	af00      	add	r7, sp, #0
 801402a:	60f8      	str	r0, [r7, #12]
 801402c:	60b9      	str	r1, [r7, #8]
 801402e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014030:	68fb      	ldr	r3, [r7, #12]
 8014032:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	32b0      	adds	r2, #176	@ 0xb0
 801403a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801403e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8014040:	697b      	ldr	r3, [r7, #20]
 8014042:	2b00      	cmp	r3, #0
 8014044:	d101      	bne.n	801404a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8014046:	2303      	movs	r3, #3
 8014048:	e008      	b.n	801405c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 801404a:	697b      	ldr	r3, [r7, #20]
 801404c:	68ba      	ldr	r2, [r7, #8]
 801404e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8014052:	697b      	ldr	r3, [r7, #20]
 8014054:	687a      	ldr	r2, [r7, #4]
 8014056:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801405a:	2300      	movs	r3, #0
}
 801405c:	4618      	mov	r0, r3
 801405e:	371c      	adds	r7, #28
 8014060:	46bd      	mov	sp, r7
 8014062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014066:	4770      	bx	lr

08014068 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8014068:	b480      	push	{r7}
 801406a:	b085      	sub	sp, #20
 801406c:	af00      	add	r7, sp, #0
 801406e:	6078      	str	r0, [r7, #4]
 8014070:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014078:	687b      	ldr	r3, [r7, #4]
 801407a:	32b0      	adds	r2, #176	@ 0xb0
 801407c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014080:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8014082:	68fb      	ldr	r3, [r7, #12]
 8014084:	2b00      	cmp	r3, #0
 8014086:	d101      	bne.n	801408c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8014088:	2303      	movs	r3, #3
 801408a:	e004      	b.n	8014096 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 801408c:	68fb      	ldr	r3, [r7, #12]
 801408e:	683a      	ldr	r2, [r7, #0]
 8014090:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8014094:	2300      	movs	r3, #0
}
 8014096:	4618      	mov	r0, r3
 8014098:	3714      	adds	r7, #20
 801409a:	46bd      	mov	sp, r7
 801409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140a0:	4770      	bx	lr
	...

080140a4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80140a4:	b580      	push	{r7, lr}
 80140a6:	b084      	sub	sp, #16
 80140a8:	af00      	add	r7, sp, #0
 80140aa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	32b0      	adds	r2, #176	@ 0xb0
 80140b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80140ba:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	32b0      	adds	r2, #176	@ 0xb0
 80140c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d101      	bne.n	80140d2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80140ce:	2303      	movs	r3, #3
 80140d0:	e018      	b.n	8014104 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	7c1b      	ldrb	r3, [r3, #16]
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d10a      	bne.n	80140f0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80140da:	4b0c      	ldr	r3, [pc, #48]	@ (801410c <USBD_CDC_ReceivePacket+0x68>)
 80140dc:	7819      	ldrb	r1, [r3, #0]
 80140de:	68fb      	ldr	r3, [r7, #12]
 80140e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80140e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80140e8:	6878      	ldr	r0, [r7, #4]
 80140ea:	f001 ff2f 	bl	8015f4c <USBD_LL_PrepareReceive>
 80140ee:	e008      	b.n	8014102 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80140f0:	4b06      	ldr	r3, [pc, #24]	@ (801410c <USBD_CDC_ReceivePacket+0x68>)
 80140f2:	7819      	ldrb	r1, [r3, #0]
 80140f4:	68fb      	ldr	r3, [r7, #12]
 80140f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80140fa:	2340      	movs	r3, #64	@ 0x40
 80140fc:	6878      	ldr	r0, [r7, #4]
 80140fe:	f001 ff25 	bl	8015f4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014102:	2300      	movs	r3, #0
}
 8014104:	4618      	mov	r0, r3
 8014106:	3710      	adds	r7, #16
 8014108:	46bd      	mov	sp, r7
 801410a:	bd80      	pop	{r7, pc}
 801410c:	200000cc 	.word	0x200000cc

08014110 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8014110:	b580      	push	{r7, lr}
 8014112:	b086      	sub	sp, #24
 8014114:	af00      	add	r7, sp, #0
 8014116:	60f8      	str	r0, [r7, #12]
 8014118:	60b9      	str	r1, [r7, #8]
 801411a:	4613      	mov	r3, r2
 801411c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	2b00      	cmp	r3, #0
 8014122:	d10a      	bne.n	801413a <USBD_Init+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
 8014124:	4817      	ldr	r0, [pc, #92]	@ (8014184 <USBD_Init+0x74>)
 8014126:	f002 fcdf 	bl	8016ae8 <iprintf>
 801412a:	4817      	ldr	r0, [pc, #92]	@ (8014188 <USBD_Init+0x78>)
 801412c:	f002 fcdc 	bl	8016ae8 <iprintf>
 8014130:	200a      	movs	r0, #10
 8014132:	f002 fceb 	bl	8016b0c <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8014136:	2303      	movs	r3, #3
 8014138:	e01f      	b.n	801417a <USBD_Init+0x6a>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	2200      	movs	r2, #0
 801413e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8014142:	68fb      	ldr	r3, [r7, #12]
 8014144:	2200      	movs	r2, #0
 8014146:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801414a:	68fb      	ldr	r3, [r7, #12]
 801414c:	2200      	movs	r2, #0
 801414e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8014152:	68bb      	ldr	r3, [r7, #8]
 8014154:	2b00      	cmp	r3, #0
 8014156:	d003      	beq.n	8014160 <USBD_Init+0x50>
  {
    pdev->pDesc = pdesc;
 8014158:	68fb      	ldr	r3, [r7, #12]
 801415a:	68ba      	ldr	r2, [r7, #8]
 801415c:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014160:	68fb      	ldr	r3, [r7, #12]
 8014162:	2201      	movs	r2, #1
 8014164:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8014168:	68fb      	ldr	r3, [r7, #12]
 801416a:	79fa      	ldrb	r2, [r7, #7]
 801416c:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801416e:	68f8      	ldr	r0, [r7, #12]
 8014170:	f001 fd80 	bl	8015c74 <USBD_LL_Init>
 8014174:	4603      	mov	r3, r0
 8014176:	75fb      	strb	r3, [r7, #23]

  return ret;
 8014178:	7dfb      	ldrb	r3, [r7, #23]
}
 801417a:	4618      	mov	r0, r3
 801417c:	3718      	adds	r7, #24
 801417e:	46bd      	mov	sp, r7
 8014180:	bd80      	pop	{r7, pc}
 8014182:	bf00      	nop
 8014184:	0801aa38 	.word	0x0801aa38
 8014188:	0801aa40 	.word	0x0801aa40

0801418c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801418c:	b580      	push	{r7, lr}
 801418e:	b084      	sub	sp, #16
 8014190:	af00      	add	r7, sp, #0
 8014192:	6078      	str	r0, [r7, #4]
 8014194:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014196:	2300      	movs	r3, #0
 8014198:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801419a:	683b      	ldr	r3, [r7, #0]
 801419c:	2b00      	cmp	r3, #0
 801419e:	d10a      	bne.n	80141b6 <USBD_RegisterClass+0x2a>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
 80141a0:	481a      	ldr	r0, [pc, #104]	@ (801420c <USBD_RegisterClass+0x80>)
 80141a2:	f002 fca1 	bl	8016ae8 <iprintf>
 80141a6:	481a      	ldr	r0, [pc, #104]	@ (8014210 <USBD_RegisterClass+0x84>)
 80141a8:	f002 fc9e 	bl	8016ae8 <iprintf>
 80141ac:	200a      	movs	r0, #10
 80141ae:	f002 fcad 	bl	8016b0c <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80141b2:	2303      	movs	r3, #3
 80141b4:	e025      	b.n	8014202 <USBD_RegisterClass+0x76>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	683a      	ldr	r2, [r7, #0]
 80141ba:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80141c4:	687b      	ldr	r3, [r7, #4]
 80141c6:	32ae      	adds	r2, #174	@ 0xae
 80141c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80141cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d00f      	beq.n	80141f2 <USBD_RegisterClass+0x66>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	32ae      	adds	r2, #174	@ 0xae
 80141dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80141e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80141e2:	f107 020e 	add.w	r2, r7, #14
 80141e6:	4610      	mov	r0, r2
 80141e8:	4798      	blx	r3
 80141ea:	4602      	mov	r2, r0
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80141f8:	1c5a      	adds	r2, r3, #1
 80141fa:	687b      	ldr	r3, [r7, #4]
 80141fc:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8014200:	2300      	movs	r3, #0
}
 8014202:	4618      	mov	r0, r3
 8014204:	3710      	adds	r7, #16
 8014206:	46bd      	mov	sp, r7
 8014208:	bd80      	pop	{r7, pc}
 801420a:	bf00      	nop
 801420c:	0801aa38 	.word	0x0801aa38
 8014210:	0801aa58 	.word	0x0801aa58

08014214 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8014214:	b580      	push	{r7, lr}
 8014216:	b082      	sub	sp, #8
 8014218:	af00      	add	r7, sp, #0
 801421a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801421c:	6878      	ldr	r0, [r7, #4]
 801421e:	f001 fd8b 	bl	8015d38 <USBD_LL_Start>
 8014222:	4603      	mov	r3, r0
}
 8014224:	4618      	mov	r0, r3
 8014226:	3708      	adds	r7, #8
 8014228:	46bd      	mov	sp, r7
 801422a:	bd80      	pop	{r7, pc}

0801422c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 801422c:	b480      	push	{r7}
 801422e:	b083      	sub	sp, #12
 8014230:	af00      	add	r7, sp, #0
 8014232:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8014234:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8014236:	4618      	mov	r0, r3
 8014238:	370c      	adds	r7, #12
 801423a:	46bd      	mov	sp, r7
 801423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014240:	4770      	bx	lr

08014242 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014242:	b580      	push	{r7, lr}
 8014244:	b084      	sub	sp, #16
 8014246:	af00      	add	r7, sp, #0
 8014248:	6078      	str	r0, [r7, #4]
 801424a:	460b      	mov	r3, r1
 801424c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801424e:	2300      	movs	r3, #0
 8014250:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014258:	2b00      	cmp	r3, #0
 801425a:	d009      	beq.n	8014270 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014262:	681b      	ldr	r3, [r3, #0]
 8014264:	78fa      	ldrb	r2, [r7, #3]
 8014266:	4611      	mov	r1, r2
 8014268:	6878      	ldr	r0, [r7, #4]
 801426a:	4798      	blx	r3
 801426c:	4603      	mov	r3, r0
 801426e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8014270:	7bfb      	ldrb	r3, [r7, #15]
}
 8014272:	4618      	mov	r0, r3
 8014274:	3710      	adds	r7, #16
 8014276:	46bd      	mov	sp, r7
 8014278:	bd80      	pop	{r7, pc}

0801427a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801427a:	b580      	push	{r7, lr}
 801427c:	b084      	sub	sp, #16
 801427e:	af00      	add	r7, sp, #0
 8014280:	6078      	str	r0, [r7, #4]
 8014282:	460b      	mov	r3, r1
 8014284:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8014286:	2300      	movs	r3, #0
 8014288:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014290:	685b      	ldr	r3, [r3, #4]
 8014292:	78fa      	ldrb	r2, [r7, #3]
 8014294:	4611      	mov	r1, r2
 8014296:	6878      	ldr	r0, [r7, #4]
 8014298:	4798      	blx	r3
 801429a:	4603      	mov	r3, r0
 801429c:	2b00      	cmp	r3, #0
 801429e:	d001      	beq.n	80142a4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80142a0:	2303      	movs	r3, #3
 80142a2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80142a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80142a6:	4618      	mov	r0, r3
 80142a8:	3710      	adds	r7, #16
 80142aa:	46bd      	mov	sp, r7
 80142ac:	bd80      	pop	{r7, pc}

080142ae <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80142ae:	b580      	push	{r7, lr}
 80142b0:	b084      	sub	sp, #16
 80142b2:	af00      	add	r7, sp, #0
 80142b4:	6078      	str	r0, [r7, #4]
 80142b6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80142be:	6839      	ldr	r1, [r7, #0]
 80142c0:	4618      	mov	r0, r3
 80142c2:	f001 f8a4 	bl	801540e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80142c6:	687b      	ldr	r3, [r7, #4]
 80142c8:	2201      	movs	r2, #1
 80142ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80142d4:	461a      	mov	r2, r3
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80142e2:	f003 031f 	and.w	r3, r3, #31
 80142e6:	2b02      	cmp	r3, #2
 80142e8:	d01a      	beq.n	8014320 <USBD_LL_SetupStage+0x72>
 80142ea:	2b02      	cmp	r3, #2
 80142ec:	d822      	bhi.n	8014334 <USBD_LL_SetupStage+0x86>
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	d002      	beq.n	80142f8 <USBD_LL_SetupStage+0x4a>
 80142f2:	2b01      	cmp	r3, #1
 80142f4:	d00a      	beq.n	801430c <USBD_LL_SetupStage+0x5e>
 80142f6:	e01d      	b.n	8014334 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80142fe:	4619      	mov	r1, r3
 8014300:	6878      	ldr	r0, [r7, #4]
 8014302:	f000 fad1 	bl	80148a8 <USBD_StdDevReq>
 8014306:	4603      	mov	r3, r0
 8014308:	73fb      	strb	r3, [r7, #15]
      break;
 801430a:	e020      	b.n	801434e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8014312:	4619      	mov	r1, r3
 8014314:	6878      	ldr	r0, [r7, #4]
 8014316:	f000 fb39 	bl	801498c <USBD_StdItfReq>
 801431a:	4603      	mov	r3, r0
 801431c:	73fb      	strb	r3, [r7, #15]
      break;
 801431e:	e016      	b.n	801434e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8014326:	4619      	mov	r1, r3
 8014328:	6878      	ldr	r0, [r7, #4]
 801432a:	f000 fb9b 	bl	8014a64 <USBD_StdEPReq>
 801432e:	4603      	mov	r3, r0
 8014330:	73fb      	strb	r3, [r7, #15]
      break;
 8014332:	e00c      	b.n	801434e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801433a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801433e:	b2db      	uxtb	r3, r3
 8014340:	4619      	mov	r1, r3
 8014342:	6878      	ldr	r0, [r7, #4]
 8014344:	f001 fd58 	bl	8015df8 <USBD_LL_StallEP>
 8014348:	4603      	mov	r3, r0
 801434a:	73fb      	strb	r3, [r7, #15]
      break;
 801434c:	bf00      	nop
  }

  return ret;
 801434e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014350:	4618      	mov	r0, r3
 8014352:	3710      	adds	r7, #16
 8014354:	46bd      	mov	sp, r7
 8014356:	bd80      	pop	{r7, pc}

08014358 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8014358:	b580      	push	{r7, lr}
 801435a:	b086      	sub	sp, #24
 801435c:	af00      	add	r7, sp, #0
 801435e:	60f8      	str	r0, [r7, #12]
 8014360:	460b      	mov	r3, r1
 8014362:	607a      	str	r2, [r7, #4]
 8014364:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8014366:	2300      	movs	r3, #0
 8014368:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801436a:	7afb      	ldrb	r3, [r7, #11]
 801436c:	2b00      	cmp	r3, #0
 801436e:	d16e      	bne.n	801444e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8014370:	68fb      	ldr	r3, [r7, #12]
 8014372:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8014376:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8014378:	68fb      	ldr	r3, [r7, #12]
 801437a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801437e:	2b03      	cmp	r3, #3
 8014380:	f040 8098 	bne.w	80144b4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8014384:	693b      	ldr	r3, [r7, #16]
 8014386:	689a      	ldr	r2, [r3, #8]
 8014388:	693b      	ldr	r3, [r7, #16]
 801438a:	68db      	ldr	r3, [r3, #12]
 801438c:	429a      	cmp	r2, r3
 801438e:	d913      	bls.n	80143b8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8014390:	693b      	ldr	r3, [r7, #16]
 8014392:	689a      	ldr	r2, [r3, #8]
 8014394:	693b      	ldr	r3, [r7, #16]
 8014396:	68db      	ldr	r3, [r3, #12]
 8014398:	1ad2      	subs	r2, r2, r3
 801439a:	693b      	ldr	r3, [r7, #16]
 801439c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801439e:	693b      	ldr	r3, [r7, #16]
 80143a0:	68da      	ldr	r2, [r3, #12]
 80143a2:	693b      	ldr	r3, [r7, #16]
 80143a4:	689b      	ldr	r3, [r3, #8]
 80143a6:	4293      	cmp	r3, r2
 80143a8:	bf28      	it	cs
 80143aa:	4613      	movcs	r3, r2
 80143ac:	461a      	mov	r2, r3
 80143ae:	6879      	ldr	r1, [r7, #4]
 80143b0:	68f8      	ldr	r0, [r7, #12]
 80143b2:	f001 f92c 	bl	801560e <USBD_CtlContinueRx>
 80143b6:	e07d      	b.n	80144b4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80143b8:	68fb      	ldr	r3, [r7, #12]
 80143ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80143be:	f003 031f 	and.w	r3, r3, #31
 80143c2:	2b02      	cmp	r3, #2
 80143c4:	d014      	beq.n	80143f0 <USBD_LL_DataOutStage+0x98>
 80143c6:	2b02      	cmp	r3, #2
 80143c8:	d81d      	bhi.n	8014406 <USBD_LL_DataOutStage+0xae>
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	d002      	beq.n	80143d4 <USBD_LL_DataOutStage+0x7c>
 80143ce:	2b01      	cmp	r3, #1
 80143d0:	d003      	beq.n	80143da <USBD_LL_DataOutStage+0x82>
 80143d2:	e018      	b.n	8014406 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80143d4:	2300      	movs	r3, #0
 80143d6:	75bb      	strb	r3, [r7, #22]
            break;
 80143d8:	e018      	b.n	801440c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80143da:	68fb      	ldr	r3, [r7, #12]
 80143dc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80143e0:	b2db      	uxtb	r3, r3
 80143e2:	4619      	mov	r1, r3
 80143e4:	68f8      	ldr	r0, [r7, #12]
 80143e6:	f000 f9d2 	bl	801478e <USBD_CoreFindIF>
 80143ea:	4603      	mov	r3, r0
 80143ec:	75bb      	strb	r3, [r7, #22]
            break;
 80143ee:	e00d      	b.n	801440c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80143f0:	68fb      	ldr	r3, [r7, #12]
 80143f2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80143f6:	b2db      	uxtb	r3, r3
 80143f8:	4619      	mov	r1, r3
 80143fa:	68f8      	ldr	r0, [r7, #12]
 80143fc:	f000 f9d4 	bl	80147a8 <USBD_CoreFindEP>
 8014400:	4603      	mov	r3, r0
 8014402:	75bb      	strb	r3, [r7, #22]
            break;
 8014404:	e002      	b.n	801440c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8014406:	2300      	movs	r3, #0
 8014408:	75bb      	strb	r3, [r7, #22]
            break;
 801440a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 801440c:	7dbb      	ldrb	r3, [r7, #22]
 801440e:	2b00      	cmp	r3, #0
 8014410:	d119      	bne.n	8014446 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014412:	68fb      	ldr	r3, [r7, #12]
 8014414:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014418:	b2db      	uxtb	r3, r3
 801441a:	2b03      	cmp	r3, #3
 801441c:	d113      	bne.n	8014446 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801441e:	7dba      	ldrb	r2, [r7, #22]
 8014420:	68fb      	ldr	r3, [r7, #12]
 8014422:	32ae      	adds	r2, #174	@ 0xae
 8014424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014428:	691b      	ldr	r3, [r3, #16]
 801442a:	2b00      	cmp	r3, #0
 801442c:	d00b      	beq.n	8014446 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801442e:	7dba      	ldrb	r2, [r7, #22]
 8014430:	68fb      	ldr	r3, [r7, #12]
 8014432:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8014436:	7dba      	ldrb	r2, [r7, #22]
 8014438:	68fb      	ldr	r3, [r7, #12]
 801443a:	32ae      	adds	r2, #174	@ 0xae
 801443c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014440:	691b      	ldr	r3, [r3, #16]
 8014442:	68f8      	ldr	r0, [r7, #12]
 8014444:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8014446:	68f8      	ldr	r0, [r7, #12]
 8014448:	f001 f8f2 	bl	8015630 <USBD_CtlSendStatus>
 801444c:	e032      	b.n	80144b4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801444e:	7afb      	ldrb	r3, [r7, #11]
 8014450:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014454:	b2db      	uxtb	r3, r3
 8014456:	4619      	mov	r1, r3
 8014458:	68f8      	ldr	r0, [r7, #12]
 801445a:	f000 f9a5 	bl	80147a8 <USBD_CoreFindEP>
 801445e:	4603      	mov	r3, r0
 8014460:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8014462:	7dbb      	ldrb	r3, [r7, #22]
 8014464:	2bff      	cmp	r3, #255	@ 0xff
 8014466:	d025      	beq.n	80144b4 <USBD_LL_DataOutStage+0x15c>
 8014468:	7dbb      	ldrb	r3, [r7, #22]
 801446a:	2b00      	cmp	r3, #0
 801446c:	d122      	bne.n	80144b4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801446e:	68fb      	ldr	r3, [r7, #12]
 8014470:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014474:	b2db      	uxtb	r3, r3
 8014476:	2b03      	cmp	r3, #3
 8014478:	d117      	bne.n	80144aa <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801447a:	7dba      	ldrb	r2, [r7, #22]
 801447c:	68fb      	ldr	r3, [r7, #12]
 801447e:	32ae      	adds	r2, #174	@ 0xae
 8014480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014484:	699b      	ldr	r3, [r3, #24]
 8014486:	2b00      	cmp	r3, #0
 8014488:	d00f      	beq.n	80144aa <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801448a:	7dba      	ldrb	r2, [r7, #22]
 801448c:	68fb      	ldr	r3, [r7, #12]
 801448e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8014492:	7dba      	ldrb	r2, [r7, #22]
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	32ae      	adds	r2, #174	@ 0xae
 8014498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801449c:	699b      	ldr	r3, [r3, #24]
 801449e:	7afa      	ldrb	r2, [r7, #11]
 80144a0:	4611      	mov	r1, r2
 80144a2:	68f8      	ldr	r0, [r7, #12]
 80144a4:	4798      	blx	r3
 80144a6:	4603      	mov	r3, r0
 80144a8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80144aa:	7dfb      	ldrb	r3, [r7, #23]
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d001      	beq.n	80144b4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80144b0:	7dfb      	ldrb	r3, [r7, #23]
 80144b2:	e000      	b.n	80144b6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80144b4:	2300      	movs	r3, #0
}
 80144b6:	4618      	mov	r0, r3
 80144b8:	3718      	adds	r7, #24
 80144ba:	46bd      	mov	sp, r7
 80144bc:	bd80      	pop	{r7, pc}

080144be <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80144be:	b580      	push	{r7, lr}
 80144c0:	b086      	sub	sp, #24
 80144c2:	af00      	add	r7, sp, #0
 80144c4:	60f8      	str	r0, [r7, #12]
 80144c6:	460b      	mov	r3, r1
 80144c8:	607a      	str	r2, [r7, #4]
 80144ca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80144cc:	7afb      	ldrb	r3, [r7, #11]
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d16f      	bne.n	80145b2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80144d2:	68fb      	ldr	r3, [r7, #12]
 80144d4:	3314      	adds	r3, #20
 80144d6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80144de:	2b02      	cmp	r3, #2
 80144e0:	d15a      	bne.n	8014598 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80144e2:	693b      	ldr	r3, [r7, #16]
 80144e4:	689a      	ldr	r2, [r3, #8]
 80144e6:	693b      	ldr	r3, [r7, #16]
 80144e8:	68db      	ldr	r3, [r3, #12]
 80144ea:	429a      	cmp	r2, r3
 80144ec:	d914      	bls.n	8014518 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80144ee:	693b      	ldr	r3, [r7, #16]
 80144f0:	689a      	ldr	r2, [r3, #8]
 80144f2:	693b      	ldr	r3, [r7, #16]
 80144f4:	68db      	ldr	r3, [r3, #12]
 80144f6:	1ad2      	subs	r2, r2, r3
 80144f8:	693b      	ldr	r3, [r7, #16]
 80144fa:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80144fc:	693b      	ldr	r3, [r7, #16]
 80144fe:	689b      	ldr	r3, [r3, #8]
 8014500:	461a      	mov	r2, r3
 8014502:	6879      	ldr	r1, [r7, #4]
 8014504:	68f8      	ldr	r0, [r7, #12]
 8014506:	f001 f854 	bl	80155b2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801450a:	2300      	movs	r3, #0
 801450c:	2200      	movs	r2, #0
 801450e:	2100      	movs	r1, #0
 8014510:	68f8      	ldr	r0, [r7, #12]
 8014512:	f001 fd1b 	bl	8015f4c <USBD_LL_PrepareReceive>
 8014516:	e03f      	b.n	8014598 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8014518:	693b      	ldr	r3, [r7, #16]
 801451a:	68da      	ldr	r2, [r3, #12]
 801451c:	693b      	ldr	r3, [r7, #16]
 801451e:	689b      	ldr	r3, [r3, #8]
 8014520:	429a      	cmp	r2, r3
 8014522:	d11c      	bne.n	801455e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8014524:	693b      	ldr	r3, [r7, #16]
 8014526:	685a      	ldr	r2, [r3, #4]
 8014528:	693b      	ldr	r3, [r7, #16]
 801452a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801452c:	429a      	cmp	r2, r3
 801452e:	d316      	bcc.n	801455e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8014530:	693b      	ldr	r3, [r7, #16]
 8014532:	685a      	ldr	r2, [r3, #4]
 8014534:	68fb      	ldr	r3, [r7, #12]
 8014536:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801453a:	429a      	cmp	r2, r3
 801453c:	d20f      	bcs.n	801455e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801453e:	2200      	movs	r2, #0
 8014540:	2100      	movs	r1, #0
 8014542:	68f8      	ldr	r0, [r7, #12]
 8014544:	f001 f835 	bl	80155b2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8014548:	68fb      	ldr	r3, [r7, #12]
 801454a:	2200      	movs	r2, #0
 801454c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014550:	2300      	movs	r3, #0
 8014552:	2200      	movs	r2, #0
 8014554:	2100      	movs	r1, #0
 8014556:	68f8      	ldr	r0, [r7, #12]
 8014558:	f001 fcf8 	bl	8015f4c <USBD_LL_PrepareReceive>
 801455c:	e01c      	b.n	8014598 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014564:	b2db      	uxtb	r3, r3
 8014566:	2b03      	cmp	r3, #3
 8014568:	d10f      	bne.n	801458a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801456a:	68fb      	ldr	r3, [r7, #12]
 801456c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014570:	68db      	ldr	r3, [r3, #12]
 8014572:	2b00      	cmp	r3, #0
 8014574:	d009      	beq.n	801458a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	2200      	movs	r2, #0
 801457a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801457e:	68fb      	ldr	r3, [r7, #12]
 8014580:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014584:	68db      	ldr	r3, [r3, #12]
 8014586:	68f8      	ldr	r0, [r7, #12]
 8014588:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801458a:	2180      	movs	r1, #128	@ 0x80
 801458c:	68f8      	ldr	r0, [r7, #12]
 801458e:	f001 fc33 	bl	8015df8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8014592:	68f8      	ldr	r0, [r7, #12]
 8014594:	f001 f85f 	bl	8015656 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8014598:	68fb      	ldr	r3, [r7, #12]
 801459a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d03a      	beq.n	8014618 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80145a2:	68f8      	ldr	r0, [r7, #12]
 80145a4:	f7ff fe42 	bl	801422c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80145a8:	68fb      	ldr	r3, [r7, #12]
 80145aa:	2200      	movs	r2, #0
 80145ac:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80145b0:	e032      	b.n	8014618 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80145b2:	7afb      	ldrb	r3, [r7, #11]
 80145b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80145b8:	b2db      	uxtb	r3, r3
 80145ba:	4619      	mov	r1, r3
 80145bc:	68f8      	ldr	r0, [r7, #12]
 80145be:	f000 f8f3 	bl	80147a8 <USBD_CoreFindEP>
 80145c2:	4603      	mov	r3, r0
 80145c4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80145c6:	7dfb      	ldrb	r3, [r7, #23]
 80145c8:	2bff      	cmp	r3, #255	@ 0xff
 80145ca:	d025      	beq.n	8014618 <USBD_LL_DataInStage+0x15a>
 80145cc:	7dfb      	ldrb	r3, [r7, #23]
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	d122      	bne.n	8014618 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80145d2:	68fb      	ldr	r3, [r7, #12]
 80145d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80145d8:	b2db      	uxtb	r3, r3
 80145da:	2b03      	cmp	r3, #3
 80145dc:	d11c      	bne.n	8014618 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80145de:	7dfa      	ldrb	r2, [r7, #23]
 80145e0:	68fb      	ldr	r3, [r7, #12]
 80145e2:	32ae      	adds	r2, #174	@ 0xae
 80145e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80145e8:	695b      	ldr	r3, [r3, #20]
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d014      	beq.n	8014618 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80145ee:	7dfa      	ldrb	r2, [r7, #23]
 80145f0:	68fb      	ldr	r3, [r7, #12]
 80145f2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80145f6:	7dfa      	ldrb	r2, [r7, #23]
 80145f8:	68fb      	ldr	r3, [r7, #12]
 80145fa:	32ae      	adds	r2, #174	@ 0xae
 80145fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014600:	695b      	ldr	r3, [r3, #20]
 8014602:	7afa      	ldrb	r2, [r7, #11]
 8014604:	4611      	mov	r1, r2
 8014606:	68f8      	ldr	r0, [r7, #12]
 8014608:	4798      	blx	r3
 801460a:	4603      	mov	r3, r0
 801460c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801460e:	7dbb      	ldrb	r3, [r7, #22]
 8014610:	2b00      	cmp	r3, #0
 8014612:	d001      	beq.n	8014618 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8014614:	7dbb      	ldrb	r3, [r7, #22]
 8014616:	e000      	b.n	801461a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8014618:	2300      	movs	r3, #0
}
 801461a:	4618      	mov	r0, r3
 801461c:	3718      	adds	r7, #24
 801461e:	46bd      	mov	sp, r7
 8014620:	bd80      	pop	{r7, pc}

08014622 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8014622:	b580      	push	{r7, lr}
 8014624:	b084      	sub	sp, #16
 8014626:	af00      	add	r7, sp, #0
 8014628:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801462a:	2300      	movs	r3, #0
 801462c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	2201      	movs	r2, #1
 8014632:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8014636:	687b      	ldr	r3, [r7, #4]
 8014638:	2200      	movs	r2, #0
 801463a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	2200      	movs	r2, #0
 8014642:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	2200      	movs	r2, #0
 8014648:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	2200      	movs	r2, #0
 8014650:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801465a:	2b00      	cmp	r3, #0
 801465c:	d014      	beq.n	8014688 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014664:	685b      	ldr	r3, [r3, #4]
 8014666:	2b00      	cmp	r3, #0
 8014668:	d00e      	beq.n	8014688 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014670:	685b      	ldr	r3, [r3, #4]
 8014672:	687a      	ldr	r2, [r7, #4]
 8014674:	6852      	ldr	r2, [r2, #4]
 8014676:	b2d2      	uxtb	r2, r2
 8014678:	4611      	mov	r1, r2
 801467a:	6878      	ldr	r0, [r7, #4]
 801467c:	4798      	blx	r3
 801467e:	4603      	mov	r3, r0
 8014680:	2b00      	cmp	r3, #0
 8014682:	d001      	beq.n	8014688 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8014684:	2303      	movs	r3, #3
 8014686:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014688:	2340      	movs	r3, #64	@ 0x40
 801468a:	2200      	movs	r2, #0
 801468c:	2100      	movs	r1, #0
 801468e:	6878      	ldr	r0, [r7, #4]
 8014690:	f001 fb6d 	bl	8015d6e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8014694:	687b      	ldr	r3, [r7, #4]
 8014696:	2201      	movs	r2, #1
 8014698:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801469c:	687b      	ldr	r3, [r7, #4]
 801469e:	2240      	movs	r2, #64	@ 0x40
 80146a0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80146a4:	2340      	movs	r3, #64	@ 0x40
 80146a6:	2200      	movs	r2, #0
 80146a8:	2180      	movs	r1, #128	@ 0x80
 80146aa:	6878      	ldr	r0, [r7, #4]
 80146ac:	f001 fb5f 	bl	8015d6e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80146b0:	687b      	ldr	r3, [r7, #4]
 80146b2:	2201      	movs	r2, #1
 80146b4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80146b6:	687b      	ldr	r3, [r7, #4]
 80146b8:	2240      	movs	r2, #64	@ 0x40
 80146ba:	621a      	str	r2, [r3, #32]

  return ret;
 80146bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80146be:	4618      	mov	r0, r3
 80146c0:	3710      	adds	r7, #16
 80146c2:	46bd      	mov	sp, r7
 80146c4:	bd80      	pop	{r7, pc}

080146c6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80146c6:	b480      	push	{r7}
 80146c8:	b083      	sub	sp, #12
 80146ca:	af00      	add	r7, sp, #0
 80146cc:	6078      	str	r0, [r7, #4]
 80146ce:	460b      	mov	r3, r1
 80146d0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	78fa      	ldrb	r2, [r7, #3]
 80146d6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80146d8:	2300      	movs	r3, #0
}
 80146da:	4618      	mov	r0, r3
 80146dc:	370c      	adds	r7, #12
 80146de:	46bd      	mov	sp, r7
 80146e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146e4:	4770      	bx	lr

080146e6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80146e6:	b480      	push	{r7}
 80146e8:	b083      	sub	sp, #12
 80146ea:	af00      	add	r7, sp, #0
 80146ec:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80146f4:	b2db      	uxtb	r3, r3
 80146f6:	2b04      	cmp	r3, #4
 80146f8:	d006      	beq.n	8014708 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80146fa:	687b      	ldr	r3, [r7, #4]
 80146fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014700:	b2da      	uxtb	r2, r3
 8014702:	687b      	ldr	r3, [r7, #4]
 8014704:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	2204      	movs	r2, #4
 801470c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8014710:	2300      	movs	r3, #0
}
 8014712:	4618      	mov	r0, r3
 8014714:	370c      	adds	r7, #12
 8014716:	46bd      	mov	sp, r7
 8014718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801471c:	4770      	bx	lr

0801471e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801471e:	b480      	push	{r7}
 8014720:	b083      	sub	sp, #12
 8014722:	af00      	add	r7, sp, #0
 8014724:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801472c:	b2db      	uxtb	r3, r3
 801472e:	2b04      	cmp	r3, #4
 8014730:	d106      	bne.n	8014740 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8014732:	687b      	ldr	r3, [r7, #4]
 8014734:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8014738:	b2da      	uxtb	r2, r3
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8014740:	2300      	movs	r3, #0
}
 8014742:	4618      	mov	r0, r3
 8014744:	370c      	adds	r7, #12
 8014746:	46bd      	mov	sp, r7
 8014748:	f85d 7b04 	ldr.w	r7, [sp], #4
 801474c:	4770      	bx	lr

0801474e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801474e:	b580      	push	{r7, lr}
 8014750:	b082      	sub	sp, #8
 8014752:	af00      	add	r7, sp, #0
 8014754:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801475c:	b2db      	uxtb	r3, r3
 801475e:	2b03      	cmp	r3, #3
 8014760:	d110      	bne.n	8014784 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014768:	2b00      	cmp	r3, #0
 801476a:	d00b      	beq.n	8014784 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801476c:	687b      	ldr	r3, [r7, #4]
 801476e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014772:	69db      	ldr	r3, [r3, #28]
 8014774:	2b00      	cmp	r3, #0
 8014776:	d005      	beq.n	8014784 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8014778:	687b      	ldr	r3, [r7, #4]
 801477a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801477e:	69db      	ldr	r3, [r3, #28]
 8014780:	6878      	ldr	r0, [r7, #4]
 8014782:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8014784:	2300      	movs	r3, #0
}
 8014786:	4618      	mov	r0, r3
 8014788:	3708      	adds	r7, #8
 801478a:	46bd      	mov	sp, r7
 801478c:	bd80      	pop	{r7, pc}

0801478e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801478e:	b480      	push	{r7}
 8014790:	b083      	sub	sp, #12
 8014792:	af00      	add	r7, sp, #0
 8014794:	6078      	str	r0, [r7, #4]
 8014796:	460b      	mov	r3, r1
 8014798:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801479a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801479c:	4618      	mov	r0, r3
 801479e:	370c      	adds	r7, #12
 80147a0:	46bd      	mov	sp, r7
 80147a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147a6:	4770      	bx	lr

080147a8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80147a8:	b480      	push	{r7}
 80147aa:	b083      	sub	sp, #12
 80147ac:	af00      	add	r7, sp, #0
 80147ae:	6078      	str	r0, [r7, #4]
 80147b0:	460b      	mov	r3, r1
 80147b2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80147b4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80147b6:	4618      	mov	r0, r3
 80147b8:	370c      	adds	r7, #12
 80147ba:	46bd      	mov	sp, r7
 80147bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147c0:	4770      	bx	lr

080147c2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80147c2:	b580      	push	{r7, lr}
 80147c4:	b086      	sub	sp, #24
 80147c6:	af00      	add	r7, sp, #0
 80147c8:	6078      	str	r0, [r7, #4]
 80147ca:	460b      	mov	r3, r1
 80147cc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80147d6:	2300      	movs	r3, #0
 80147d8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80147da:	68fb      	ldr	r3, [r7, #12]
 80147dc:	885b      	ldrh	r3, [r3, #2]
 80147de:	b29b      	uxth	r3, r3
 80147e0:	68fa      	ldr	r2, [r7, #12]
 80147e2:	7812      	ldrb	r2, [r2, #0]
 80147e4:	4293      	cmp	r3, r2
 80147e6:	d91f      	bls.n	8014828 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	781b      	ldrb	r3, [r3, #0]
 80147ec:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80147ee:	e013      	b.n	8014818 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80147f0:	f107 030a 	add.w	r3, r7, #10
 80147f4:	4619      	mov	r1, r3
 80147f6:	6978      	ldr	r0, [r7, #20]
 80147f8:	f000 f81b 	bl	8014832 <USBD_GetNextDesc>
 80147fc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80147fe:	697b      	ldr	r3, [r7, #20]
 8014800:	785b      	ldrb	r3, [r3, #1]
 8014802:	2b05      	cmp	r3, #5
 8014804:	d108      	bne.n	8014818 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8014806:	697b      	ldr	r3, [r7, #20]
 8014808:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801480a:	693b      	ldr	r3, [r7, #16]
 801480c:	789b      	ldrb	r3, [r3, #2]
 801480e:	78fa      	ldrb	r2, [r7, #3]
 8014810:	429a      	cmp	r2, r3
 8014812:	d008      	beq.n	8014826 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8014814:	2300      	movs	r3, #0
 8014816:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8014818:	68fb      	ldr	r3, [r7, #12]
 801481a:	885b      	ldrh	r3, [r3, #2]
 801481c:	b29a      	uxth	r2, r3
 801481e:	897b      	ldrh	r3, [r7, #10]
 8014820:	429a      	cmp	r2, r3
 8014822:	d8e5      	bhi.n	80147f0 <USBD_GetEpDesc+0x2e>
 8014824:	e000      	b.n	8014828 <USBD_GetEpDesc+0x66>
          break;
 8014826:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8014828:	693b      	ldr	r3, [r7, #16]
}
 801482a:	4618      	mov	r0, r3
 801482c:	3718      	adds	r7, #24
 801482e:	46bd      	mov	sp, r7
 8014830:	bd80      	pop	{r7, pc}

08014832 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8014832:	b480      	push	{r7}
 8014834:	b085      	sub	sp, #20
 8014836:	af00      	add	r7, sp, #0
 8014838:	6078      	str	r0, [r7, #4]
 801483a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8014840:	683b      	ldr	r3, [r7, #0]
 8014842:	881b      	ldrh	r3, [r3, #0]
 8014844:	68fa      	ldr	r2, [r7, #12]
 8014846:	7812      	ldrb	r2, [r2, #0]
 8014848:	4413      	add	r3, r2
 801484a:	b29a      	uxth	r2, r3
 801484c:	683b      	ldr	r3, [r7, #0]
 801484e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8014850:	68fb      	ldr	r3, [r7, #12]
 8014852:	781b      	ldrb	r3, [r3, #0]
 8014854:	461a      	mov	r2, r3
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	4413      	add	r3, r2
 801485a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801485c:	68fb      	ldr	r3, [r7, #12]
}
 801485e:	4618      	mov	r0, r3
 8014860:	3714      	adds	r7, #20
 8014862:	46bd      	mov	sp, r7
 8014864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014868:	4770      	bx	lr

0801486a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801486a:	b480      	push	{r7}
 801486c:	b087      	sub	sp, #28
 801486e:	af00      	add	r7, sp, #0
 8014870:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8014876:	697b      	ldr	r3, [r7, #20]
 8014878:	781b      	ldrb	r3, [r3, #0]
 801487a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801487c:	697b      	ldr	r3, [r7, #20]
 801487e:	3301      	adds	r3, #1
 8014880:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8014882:	697b      	ldr	r3, [r7, #20]
 8014884:	781b      	ldrb	r3, [r3, #0]
 8014886:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8014888:	8a3b      	ldrh	r3, [r7, #16]
 801488a:	021b      	lsls	r3, r3, #8
 801488c:	b21a      	sxth	r2, r3
 801488e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014892:	4313      	orrs	r3, r2
 8014894:	b21b      	sxth	r3, r3
 8014896:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8014898:	89fb      	ldrh	r3, [r7, #14]
}
 801489a:	4618      	mov	r0, r3
 801489c:	371c      	adds	r7, #28
 801489e:	46bd      	mov	sp, r7
 80148a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148a4:	4770      	bx	lr
	...

080148a8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80148a8:	b580      	push	{r7, lr}
 80148aa:	b084      	sub	sp, #16
 80148ac:	af00      	add	r7, sp, #0
 80148ae:	6078      	str	r0, [r7, #4]
 80148b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80148b2:	2300      	movs	r3, #0
 80148b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80148b6:	683b      	ldr	r3, [r7, #0]
 80148b8:	781b      	ldrb	r3, [r3, #0]
 80148ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80148be:	2b40      	cmp	r3, #64	@ 0x40
 80148c0:	d005      	beq.n	80148ce <USBD_StdDevReq+0x26>
 80148c2:	2b40      	cmp	r3, #64	@ 0x40
 80148c4:	d857      	bhi.n	8014976 <USBD_StdDevReq+0xce>
 80148c6:	2b00      	cmp	r3, #0
 80148c8:	d00f      	beq.n	80148ea <USBD_StdDevReq+0x42>
 80148ca:	2b20      	cmp	r3, #32
 80148cc:	d153      	bne.n	8014976 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	32ae      	adds	r2, #174	@ 0xae
 80148d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80148dc:	689b      	ldr	r3, [r3, #8]
 80148de:	6839      	ldr	r1, [r7, #0]
 80148e0:	6878      	ldr	r0, [r7, #4]
 80148e2:	4798      	blx	r3
 80148e4:	4603      	mov	r3, r0
 80148e6:	73fb      	strb	r3, [r7, #15]
      break;
 80148e8:	e04a      	b.n	8014980 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80148ea:	683b      	ldr	r3, [r7, #0]
 80148ec:	785b      	ldrb	r3, [r3, #1]
 80148ee:	2b09      	cmp	r3, #9
 80148f0:	d83b      	bhi.n	801496a <USBD_StdDevReq+0xc2>
 80148f2:	a201      	add	r2, pc, #4	@ (adr r2, 80148f8 <USBD_StdDevReq+0x50>)
 80148f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148f8:	0801494d 	.word	0x0801494d
 80148fc:	08014961 	.word	0x08014961
 8014900:	0801496b 	.word	0x0801496b
 8014904:	08014957 	.word	0x08014957
 8014908:	0801496b 	.word	0x0801496b
 801490c:	0801492b 	.word	0x0801492b
 8014910:	08014921 	.word	0x08014921
 8014914:	0801496b 	.word	0x0801496b
 8014918:	08014943 	.word	0x08014943
 801491c:	08014935 	.word	0x08014935
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8014920:	6839      	ldr	r1, [r7, #0]
 8014922:	6878      	ldr	r0, [r7, #4]
 8014924:	f000 fa3c 	bl	8014da0 <USBD_GetDescriptor>
          break;
 8014928:	e024      	b.n	8014974 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801492a:	6839      	ldr	r1, [r7, #0]
 801492c:	6878      	ldr	r0, [r7, #4]
 801492e:	f000 fbcb 	bl	80150c8 <USBD_SetAddress>
          break;
 8014932:	e01f      	b.n	8014974 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8014934:	6839      	ldr	r1, [r7, #0]
 8014936:	6878      	ldr	r0, [r7, #4]
 8014938:	f000 fc0a 	bl	8015150 <USBD_SetConfig>
 801493c:	4603      	mov	r3, r0
 801493e:	73fb      	strb	r3, [r7, #15]
          break;
 8014940:	e018      	b.n	8014974 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8014942:	6839      	ldr	r1, [r7, #0]
 8014944:	6878      	ldr	r0, [r7, #4]
 8014946:	f000 fcad 	bl	80152a4 <USBD_GetConfig>
          break;
 801494a:	e013      	b.n	8014974 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801494c:	6839      	ldr	r1, [r7, #0]
 801494e:	6878      	ldr	r0, [r7, #4]
 8014950:	f000 fcde 	bl	8015310 <USBD_GetStatus>
          break;
 8014954:	e00e      	b.n	8014974 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8014956:	6839      	ldr	r1, [r7, #0]
 8014958:	6878      	ldr	r0, [r7, #4]
 801495a:	f000 fd0d 	bl	8015378 <USBD_SetFeature>
          break;
 801495e:	e009      	b.n	8014974 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8014960:	6839      	ldr	r1, [r7, #0]
 8014962:	6878      	ldr	r0, [r7, #4]
 8014964:	f000 fd31 	bl	80153ca <USBD_ClrFeature>
          break;
 8014968:	e004      	b.n	8014974 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801496a:	6839      	ldr	r1, [r7, #0]
 801496c:	6878      	ldr	r0, [r7, #4]
 801496e:	f000 fd88 	bl	8015482 <USBD_CtlError>
          break;
 8014972:	bf00      	nop
      }
      break;
 8014974:	e004      	b.n	8014980 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8014976:	6839      	ldr	r1, [r7, #0]
 8014978:	6878      	ldr	r0, [r7, #4]
 801497a:	f000 fd82 	bl	8015482 <USBD_CtlError>
      break;
 801497e:	bf00      	nop
  }

  return ret;
 8014980:	7bfb      	ldrb	r3, [r7, #15]
}
 8014982:	4618      	mov	r0, r3
 8014984:	3710      	adds	r7, #16
 8014986:	46bd      	mov	sp, r7
 8014988:	bd80      	pop	{r7, pc}
 801498a:	bf00      	nop

0801498c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801498c:	b580      	push	{r7, lr}
 801498e:	b084      	sub	sp, #16
 8014990:	af00      	add	r7, sp, #0
 8014992:	6078      	str	r0, [r7, #4]
 8014994:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014996:	2300      	movs	r3, #0
 8014998:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801499a:	683b      	ldr	r3, [r7, #0]
 801499c:	781b      	ldrb	r3, [r3, #0]
 801499e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80149a2:	2b40      	cmp	r3, #64	@ 0x40
 80149a4:	d005      	beq.n	80149b2 <USBD_StdItfReq+0x26>
 80149a6:	2b40      	cmp	r3, #64	@ 0x40
 80149a8:	d852      	bhi.n	8014a50 <USBD_StdItfReq+0xc4>
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d001      	beq.n	80149b2 <USBD_StdItfReq+0x26>
 80149ae:	2b20      	cmp	r3, #32
 80149b0:	d14e      	bne.n	8014a50 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80149b8:	b2db      	uxtb	r3, r3
 80149ba:	3b01      	subs	r3, #1
 80149bc:	2b02      	cmp	r3, #2
 80149be:	d840      	bhi.n	8014a42 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80149c0:	683b      	ldr	r3, [r7, #0]
 80149c2:	889b      	ldrh	r3, [r3, #4]
 80149c4:	b2db      	uxtb	r3, r3
 80149c6:	2b01      	cmp	r3, #1
 80149c8:	d836      	bhi.n	8014a38 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80149ca:	683b      	ldr	r3, [r7, #0]
 80149cc:	889b      	ldrh	r3, [r3, #4]
 80149ce:	b2db      	uxtb	r3, r3
 80149d0:	4619      	mov	r1, r3
 80149d2:	6878      	ldr	r0, [r7, #4]
 80149d4:	f7ff fedb 	bl	801478e <USBD_CoreFindIF>
 80149d8:	4603      	mov	r3, r0
 80149da:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80149dc:	7bbb      	ldrb	r3, [r7, #14]
 80149de:	2bff      	cmp	r3, #255	@ 0xff
 80149e0:	d01d      	beq.n	8014a1e <USBD_StdItfReq+0x92>
 80149e2:	7bbb      	ldrb	r3, [r7, #14]
 80149e4:	2b00      	cmp	r3, #0
 80149e6:	d11a      	bne.n	8014a1e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80149e8:	7bba      	ldrb	r2, [r7, #14]
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	32ae      	adds	r2, #174	@ 0xae
 80149ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80149f2:	689b      	ldr	r3, [r3, #8]
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d00f      	beq.n	8014a18 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80149f8:	7bba      	ldrb	r2, [r7, #14]
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8014a00:	7bba      	ldrb	r2, [r7, #14]
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	32ae      	adds	r2, #174	@ 0xae
 8014a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014a0a:	689b      	ldr	r3, [r3, #8]
 8014a0c:	6839      	ldr	r1, [r7, #0]
 8014a0e:	6878      	ldr	r0, [r7, #4]
 8014a10:	4798      	blx	r3
 8014a12:	4603      	mov	r3, r0
 8014a14:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8014a16:	e004      	b.n	8014a22 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8014a18:	2303      	movs	r3, #3
 8014a1a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8014a1c:	e001      	b.n	8014a22 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8014a1e:	2303      	movs	r3, #3
 8014a20:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8014a22:	683b      	ldr	r3, [r7, #0]
 8014a24:	88db      	ldrh	r3, [r3, #6]
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d110      	bne.n	8014a4c <USBD_StdItfReq+0xc0>
 8014a2a:	7bfb      	ldrb	r3, [r7, #15]
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	d10d      	bne.n	8014a4c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8014a30:	6878      	ldr	r0, [r7, #4]
 8014a32:	f000 fdfd 	bl	8015630 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8014a36:	e009      	b.n	8014a4c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8014a38:	6839      	ldr	r1, [r7, #0]
 8014a3a:	6878      	ldr	r0, [r7, #4]
 8014a3c:	f000 fd21 	bl	8015482 <USBD_CtlError>
          break;
 8014a40:	e004      	b.n	8014a4c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8014a42:	6839      	ldr	r1, [r7, #0]
 8014a44:	6878      	ldr	r0, [r7, #4]
 8014a46:	f000 fd1c 	bl	8015482 <USBD_CtlError>
          break;
 8014a4a:	e000      	b.n	8014a4e <USBD_StdItfReq+0xc2>
          break;
 8014a4c:	bf00      	nop
      }
      break;
 8014a4e:	e004      	b.n	8014a5a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8014a50:	6839      	ldr	r1, [r7, #0]
 8014a52:	6878      	ldr	r0, [r7, #4]
 8014a54:	f000 fd15 	bl	8015482 <USBD_CtlError>
      break;
 8014a58:	bf00      	nop
  }

  return ret;
 8014a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a5c:	4618      	mov	r0, r3
 8014a5e:	3710      	adds	r7, #16
 8014a60:	46bd      	mov	sp, r7
 8014a62:	bd80      	pop	{r7, pc}

08014a64 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014a64:	b580      	push	{r7, lr}
 8014a66:	b084      	sub	sp, #16
 8014a68:	af00      	add	r7, sp, #0
 8014a6a:	6078      	str	r0, [r7, #4]
 8014a6c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8014a6e:	2300      	movs	r3, #0
 8014a70:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8014a72:	683b      	ldr	r3, [r7, #0]
 8014a74:	889b      	ldrh	r3, [r3, #4]
 8014a76:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014a78:	683b      	ldr	r3, [r7, #0]
 8014a7a:	781b      	ldrb	r3, [r3, #0]
 8014a7c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8014a80:	2b40      	cmp	r3, #64	@ 0x40
 8014a82:	d007      	beq.n	8014a94 <USBD_StdEPReq+0x30>
 8014a84:	2b40      	cmp	r3, #64	@ 0x40
 8014a86:	f200 817f 	bhi.w	8014d88 <USBD_StdEPReq+0x324>
 8014a8a:	2b00      	cmp	r3, #0
 8014a8c:	d02a      	beq.n	8014ae4 <USBD_StdEPReq+0x80>
 8014a8e:	2b20      	cmp	r3, #32
 8014a90:	f040 817a 	bne.w	8014d88 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8014a94:	7bbb      	ldrb	r3, [r7, #14]
 8014a96:	4619      	mov	r1, r3
 8014a98:	6878      	ldr	r0, [r7, #4]
 8014a9a:	f7ff fe85 	bl	80147a8 <USBD_CoreFindEP>
 8014a9e:	4603      	mov	r3, r0
 8014aa0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8014aa2:	7b7b      	ldrb	r3, [r7, #13]
 8014aa4:	2bff      	cmp	r3, #255	@ 0xff
 8014aa6:	f000 8174 	beq.w	8014d92 <USBD_StdEPReq+0x32e>
 8014aaa:	7b7b      	ldrb	r3, [r7, #13]
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	f040 8170 	bne.w	8014d92 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8014ab2:	7b7a      	ldrb	r2, [r7, #13]
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8014aba:	7b7a      	ldrb	r2, [r7, #13]
 8014abc:	687b      	ldr	r3, [r7, #4]
 8014abe:	32ae      	adds	r2, #174	@ 0xae
 8014ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ac4:	689b      	ldr	r3, [r3, #8]
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	f000 8163 	beq.w	8014d92 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8014acc:	7b7a      	ldrb	r2, [r7, #13]
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	32ae      	adds	r2, #174	@ 0xae
 8014ad2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ad6:	689b      	ldr	r3, [r3, #8]
 8014ad8:	6839      	ldr	r1, [r7, #0]
 8014ada:	6878      	ldr	r0, [r7, #4]
 8014adc:	4798      	blx	r3
 8014ade:	4603      	mov	r3, r0
 8014ae0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8014ae2:	e156      	b.n	8014d92 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8014ae4:	683b      	ldr	r3, [r7, #0]
 8014ae6:	785b      	ldrb	r3, [r3, #1]
 8014ae8:	2b03      	cmp	r3, #3
 8014aea:	d008      	beq.n	8014afe <USBD_StdEPReq+0x9a>
 8014aec:	2b03      	cmp	r3, #3
 8014aee:	f300 8145 	bgt.w	8014d7c <USBD_StdEPReq+0x318>
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	f000 809b 	beq.w	8014c2e <USBD_StdEPReq+0x1ca>
 8014af8:	2b01      	cmp	r3, #1
 8014afa:	d03c      	beq.n	8014b76 <USBD_StdEPReq+0x112>
 8014afc:	e13e      	b.n	8014d7c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014b04:	b2db      	uxtb	r3, r3
 8014b06:	2b02      	cmp	r3, #2
 8014b08:	d002      	beq.n	8014b10 <USBD_StdEPReq+0xac>
 8014b0a:	2b03      	cmp	r3, #3
 8014b0c:	d016      	beq.n	8014b3c <USBD_StdEPReq+0xd8>
 8014b0e:	e02c      	b.n	8014b6a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014b10:	7bbb      	ldrb	r3, [r7, #14]
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d00d      	beq.n	8014b32 <USBD_StdEPReq+0xce>
 8014b16:	7bbb      	ldrb	r3, [r7, #14]
 8014b18:	2b80      	cmp	r3, #128	@ 0x80
 8014b1a:	d00a      	beq.n	8014b32 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8014b1c:	7bbb      	ldrb	r3, [r7, #14]
 8014b1e:	4619      	mov	r1, r3
 8014b20:	6878      	ldr	r0, [r7, #4]
 8014b22:	f001 f969 	bl	8015df8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8014b26:	2180      	movs	r1, #128	@ 0x80
 8014b28:	6878      	ldr	r0, [r7, #4]
 8014b2a:	f001 f965 	bl	8015df8 <USBD_LL_StallEP>
 8014b2e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8014b30:	e020      	b.n	8014b74 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8014b32:	6839      	ldr	r1, [r7, #0]
 8014b34:	6878      	ldr	r0, [r7, #4]
 8014b36:	f000 fca4 	bl	8015482 <USBD_CtlError>
              break;
 8014b3a:	e01b      	b.n	8014b74 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014b3c:	683b      	ldr	r3, [r7, #0]
 8014b3e:	885b      	ldrh	r3, [r3, #2]
 8014b40:	2b00      	cmp	r3, #0
 8014b42:	d10e      	bne.n	8014b62 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8014b44:	7bbb      	ldrb	r3, [r7, #14]
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d00b      	beq.n	8014b62 <USBD_StdEPReq+0xfe>
 8014b4a:	7bbb      	ldrb	r3, [r7, #14]
 8014b4c:	2b80      	cmp	r3, #128	@ 0x80
 8014b4e:	d008      	beq.n	8014b62 <USBD_StdEPReq+0xfe>
 8014b50:	683b      	ldr	r3, [r7, #0]
 8014b52:	88db      	ldrh	r3, [r3, #6]
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d104      	bne.n	8014b62 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8014b58:	7bbb      	ldrb	r3, [r7, #14]
 8014b5a:	4619      	mov	r1, r3
 8014b5c:	6878      	ldr	r0, [r7, #4]
 8014b5e:	f001 f94b 	bl	8015df8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8014b62:	6878      	ldr	r0, [r7, #4]
 8014b64:	f000 fd64 	bl	8015630 <USBD_CtlSendStatus>

              break;
 8014b68:	e004      	b.n	8014b74 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8014b6a:	6839      	ldr	r1, [r7, #0]
 8014b6c:	6878      	ldr	r0, [r7, #4]
 8014b6e:	f000 fc88 	bl	8015482 <USBD_CtlError>
              break;
 8014b72:	bf00      	nop
          }
          break;
 8014b74:	e107      	b.n	8014d86 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014b7c:	b2db      	uxtb	r3, r3
 8014b7e:	2b02      	cmp	r3, #2
 8014b80:	d002      	beq.n	8014b88 <USBD_StdEPReq+0x124>
 8014b82:	2b03      	cmp	r3, #3
 8014b84:	d016      	beq.n	8014bb4 <USBD_StdEPReq+0x150>
 8014b86:	e04b      	b.n	8014c20 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014b88:	7bbb      	ldrb	r3, [r7, #14]
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d00d      	beq.n	8014baa <USBD_StdEPReq+0x146>
 8014b8e:	7bbb      	ldrb	r3, [r7, #14]
 8014b90:	2b80      	cmp	r3, #128	@ 0x80
 8014b92:	d00a      	beq.n	8014baa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8014b94:	7bbb      	ldrb	r3, [r7, #14]
 8014b96:	4619      	mov	r1, r3
 8014b98:	6878      	ldr	r0, [r7, #4]
 8014b9a:	f001 f92d 	bl	8015df8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8014b9e:	2180      	movs	r1, #128	@ 0x80
 8014ba0:	6878      	ldr	r0, [r7, #4]
 8014ba2:	f001 f929 	bl	8015df8 <USBD_LL_StallEP>
 8014ba6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8014ba8:	e040      	b.n	8014c2c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8014baa:	6839      	ldr	r1, [r7, #0]
 8014bac:	6878      	ldr	r0, [r7, #4]
 8014bae:	f000 fc68 	bl	8015482 <USBD_CtlError>
              break;
 8014bb2:	e03b      	b.n	8014c2c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014bb4:	683b      	ldr	r3, [r7, #0]
 8014bb6:	885b      	ldrh	r3, [r3, #2]
 8014bb8:	2b00      	cmp	r3, #0
 8014bba:	d136      	bne.n	8014c2a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8014bbc:	7bbb      	ldrb	r3, [r7, #14]
 8014bbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d004      	beq.n	8014bd0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8014bc6:	7bbb      	ldrb	r3, [r7, #14]
 8014bc8:	4619      	mov	r1, r3
 8014bca:	6878      	ldr	r0, [r7, #4]
 8014bcc:	f001 f933 	bl	8015e36 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8014bd0:	6878      	ldr	r0, [r7, #4]
 8014bd2:	f000 fd2d 	bl	8015630 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8014bd6:	7bbb      	ldrb	r3, [r7, #14]
 8014bd8:	4619      	mov	r1, r3
 8014bda:	6878      	ldr	r0, [r7, #4]
 8014bdc:	f7ff fde4 	bl	80147a8 <USBD_CoreFindEP>
 8014be0:	4603      	mov	r3, r0
 8014be2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8014be4:	7b7b      	ldrb	r3, [r7, #13]
 8014be6:	2bff      	cmp	r3, #255	@ 0xff
 8014be8:	d01f      	beq.n	8014c2a <USBD_StdEPReq+0x1c6>
 8014bea:	7b7b      	ldrb	r3, [r7, #13]
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d11c      	bne.n	8014c2a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8014bf0:	7b7a      	ldrb	r2, [r7, #13]
 8014bf2:	687b      	ldr	r3, [r7, #4]
 8014bf4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8014bf8:	7b7a      	ldrb	r2, [r7, #13]
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	32ae      	adds	r2, #174	@ 0xae
 8014bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014c02:	689b      	ldr	r3, [r3, #8]
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d010      	beq.n	8014c2a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8014c08:	7b7a      	ldrb	r2, [r7, #13]
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	32ae      	adds	r2, #174	@ 0xae
 8014c0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014c12:	689b      	ldr	r3, [r3, #8]
 8014c14:	6839      	ldr	r1, [r7, #0]
 8014c16:	6878      	ldr	r0, [r7, #4]
 8014c18:	4798      	blx	r3
 8014c1a:	4603      	mov	r3, r0
 8014c1c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8014c1e:	e004      	b.n	8014c2a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8014c20:	6839      	ldr	r1, [r7, #0]
 8014c22:	6878      	ldr	r0, [r7, #4]
 8014c24:	f000 fc2d 	bl	8015482 <USBD_CtlError>
              break;
 8014c28:	e000      	b.n	8014c2c <USBD_StdEPReq+0x1c8>
              break;
 8014c2a:	bf00      	nop
          }
          break;
 8014c2c:	e0ab      	b.n	8014d86 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014c34:	b2db      	uxtb	r3, r3
 8014c36:	2b02      	cmp	r3, #2
 8014c38:	d002      	beq.n	8014c40 <USBD_StdEPReq+0x1dc>
 8014c3a:	2b03      	cmp	r3, #3
 8014c3c:	d032      	beq.n	8014ca4 <USBD_StdEPReq+0x240>
 8014c3e:	e097      	b.n	8014d70 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014c40:	7bbb      	ldrb	r3, [r7, #14]
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	d007      	beq.n	8014c56 <USBD_StdEPReq+0x1f2>
 8014c46:	7bbb      	ldrb	r3, [r7, #14]
 8014c48:	2b80      	cmp	r3, #128	@ 0x80
 8014c4a:	d004      	beq.n	8014c56 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8014c4c:	6839      	ldr	r1, [r7, #0]
 8014c4e:	6878      	ldr	r0, [r7, #4]
 8014c50:	f000 fc17 	bl	8015482 <USBD_CtlError>
                break;
 8014c54:	e091      	b.n	8014d7a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014c56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	da0b      	bge.n	8014c76 <USBD_StdEPReq+0x212>
 8014c5e:	7bbb      	ldrb	r3, [r7, #14]
 8014c60:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014c64:	4613      	mov	r3, r2
 8014c66:	009b      	lsls	r3, r3, #2
 8014c68:	4413      	add	r3, r2
 8014c6a:	009b      	lsls	r3, r3, #2
 8014c6c:	3310      	adds	r3, #16
 8014c6e:	687a      	ldr	r2, [r7, #4]
 8014c70:	4413      	add	r3, r2
 8014c72:	3304      	adds	r3, #4
 8014c74:	e00b      	b.n	8014c8e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014c76:	7bbb      	ldrb	r3, [r7, #14]
 8014c78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014c7c:	4613      	mov	r3, r2
 8014c7e:	009b      	lsls	r3, r3, #2
 8014c80:	4413      	add	r3, r2
 8014c82:	009b      	lsls	r3, r3, #2
 8014c84:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8014c88:	687a      	ldr	r2, [r7, #4]
 8014c8a:	4413      	add	r3, r2
 8014c8c:	3304      	adds	r3, #4
 8014c8e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8014c90:	68bb      	ldr	r3, [r7, #8]
 8014c92:	2200      	movs	r2, #0
 8014c94:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014c96:	68bb      	ldr	r3, [r7, #8]
 8014c98:	2202      	movs	r2, #2
 8014c9a:	4619      	mov	r1, r3
 8014c9c:	6878      	ldr	r0, [r7, #4]
 8014c9e:	f000 fc6d 	bl	801557c <USBD_CtlSendData>
              break;
 8014ca2:	e06a      	b.n	8014d7a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8014ca4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014ca8:	2b00      	cmp	r3, #0
 8014caa:	da11      	bge.n	8014cd0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8014cac:	7bbb      	ldrb	r3, [r7, #14]
 8014cae:	f003 020f 	and.w	r2, r3, #15
 8014cb2:	6879      	ldr	r1, [r7, #4]
 8014cb4:	4613      	mov	r3, r2
 8014cb6:	009b      	lsls	r3, r3, #2
 8014cb8:	4413      	add	r3, r2
 8014cba:	009b      	lsls	r3, r3, #2
 8014cbc:	440b      	add	r3, r1
 8014cbe:	3324      	adds	r3, #36	@ 0x24
 8014cc0:	881b      	ldrh	r3, [r3, #0]
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	d117      	bne.n	8014cf6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8014cc6:	6839      	ldr	r1, [r7, #0]
 8014cc8:	6878      	ldr	r0, [r7, #4]
 8014cca:	f000 fbda 	bl	8015482 <USBD_CtlError>
                  break;
 8014cce:	e054      	b.n	8014d7a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8014cd0:	7bbb      	ldrb	r3, [r7, #14]
 8014cd2:	f003 020f 	and.w	r2, r3, #15
 8014cd6:	6879      	ldr	r1, [r7, #4]
 8014cd8:	4613      	mov	r3, r2
 8014cda:	009b      	lsls	r3, r3, #2
 8014cdc:	4413      	add	r3, r2
 8014cde:	009b      	lsls	r3, r3, #2
 8014ce0:	440b      	add	r3, r1
 8014ce2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8014ce6:	881b      	ldrh	r3, [r3, #0]
 8014ce8:	2b00      	cmp	r3, #0
 8014cea:	d104      	bne.n	8014cf6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8014cec:	6839      	ldr	r1, [r7, #0]
 8014cee:	6878      	ldr	r0, [r7, #4]
 8014cf0:	f000 fbc7 	bl	8015482 <USBD_CtlError>
                  break;
 8014cf4:	e041      	b.n	8014d7a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014cf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	da0b      	bge.n	8014d16 <USBD_StdEPReq+0x2b2>
 8014cfe:	7bbb      	ldrb	r3, [r7, #14]
 8014d00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014d04:	4613      	mov	r3, r2
 8014d06:	009b      	lsls	r3, r3, #2
 8014d08:	4413      	add	r3, r2
 8014d0a:	009b      	lsls	r3, r3, #2
 8014d0c:	3310      	adds	r3, #16
 8014d0e:	687a      	ldr	r2, [r7, #4]
 8014d10:	4413      	add	r3, r2
 8014d12:	3304      	adds	r3, #4
 8014d14:	e00b      	b.n	8014d2e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014d16:	7bbb      	ldrb	r3, [r7, #14]
 8014d18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014d1c:	4613      	mov	r3, r2
 8014d1e:	009b      	lsls	r3, r3, #2
 8014d20:	4413      	add	r3, r2
 8014d22:	009b      	lsls	r3, r3, #2
 8014d24:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8014d28:	687a      	ldr	r2, [r7, #4]
 8014d2a:	4413      	add	r3, r2
 8014d2c:	3304      	adds	r3, #4
 8014d2e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8014d30:	7bbb      	ldrb	r3, [r7, #14]
 8014d32:	2b00      	cmp	r3, #0
 8014d34:	d002      	beq.n	8014d3c <USBD_StdEPReq+0x2d8>
 8014d36:	7bbb      	ldrb	r3, [r7, #14]
 8014d38:	2b80      	cmp	r3, #128	@ 0x80
 8014d3a:	d103      	bne.n	8014d44 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8014d3c:	68bb      	ldr	r3, [r7, #8]
 8014d3e:	2200      	movs	r2, #0
 8014d40:	601a      	str	r2, [r3, #0]
 8014d42:	e00e      	b.n	8014d62 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8014d44:	7bbb      	ldrb	r3, [r7, #14]
 8014d46:	4619      	mov	r1, r3
 8014d48:	6878      	ldr	r0, [r7, #4]
 8014d4a:	f001 f893 	bl	8015e74 <USBD_LL_IsStallEP>
 8014d4e:	4603      	mov	r3, r0
 8014d50:	2b00      	cmp	r3, #0
 8014d52:	d003      	beq.n	8014d5c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8014d54:	68bb      	ldr	r3, [r7, #8]
 8014d56:	2201      	movs	r2, #1
 8014d58:	601a      	str	r2, [r3, #0]
 8014d5a:	e002      	b.n	8014d62 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8014d5c:	68bb      	ldr	r3, [r7, #8]
 8014d5e:	2200      	movs	r2, #0
 8014d60:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014d62:	68bb      	ldr	r3, [r7, #8]
 8014d64:	2202      	movs	r2, #2
 8014d66:	4619      	mov	r1, r3
 8014d68:	6878      	ldr	r0, [r7, #4]
 8014d6a:	f000 fc07 	bl	801557c <USBD_CtlSendData>
              break;
 8014d6e:	e004      	b.n	8014d7a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8014d70:	6839      	ldr	r1, [r7, #0]
 8014d72:	6878      	ldr	r0, [r7, #4]
 8014d74:	f000 fb85 	bl	8015482 <USBD_CtlError>
              break;
 8014d78:	bf00      	nop
          }
          break;
 8014d7a:	e004      	b.n	8014d86 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8014d7c:	6839      	ldr	r1, [r7, #0]
 8014d7e:	6878      	ldr	r0, [r7, #4]
 8014d80:	f000 fb7f 	bl	8015482 <USBD_CtlError>
          break;
 8014d84:	bf00      	nop
      }
      break;
 8014d86:	e005      	b.n	8014d94 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8014d88:	6839      	ldr	r1, [r7, #0]
 8014d8a:	6878      	ldr	r0, [r7, #4]
 8014d8c:	f000 fb79 	bl	8015482 <USBD_CtlError>
      break;
 8014d90:	e000      	b.n	8014d94 <USBD_StdEPReq+0x330>
      break;
 8014d92:	bf00      	nop
  }

  return ret;
 8014d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8014d96:	4618      	mov	r0, r3
 8014d98:	3710      	adds	r7, #16
 8014d9a:	46bd      	mov	sp, r7
 8014d9c:	bd80      	pop	{r7, pc}
	...

08014da0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014da0:	b580      	push	{r7, lr}
 8014da2:	b084      	sub	sp, #16
 8014da4:	af00      	add	r7, sp, #0
 8014da6:	6078      	str	r0, [r7, #4]
 8014da8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014daa:	2300      	movs	r3, #0
 8014dac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8014dae:	2300      	movs	r3, #0
 8014db0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8014db2:	2300      	movs	r3, #0
 8014db4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8014db6:	683b      	ldr	r3, [r7, #0]
 8014db8:	885b      	ldrh	r3, [r3, #2]
 8014dba:	0a1b      	lsrs	r3, r3, #8
 8014dbc:	b29b      	uxth	r3, r3
 8014dbe:	3b01      	subs	r3, #1
 8014dc0:	2b0e      	cmp	r3, #14
 8014dc2:	f200 8152 	bhi.w	801506a <USBD_GetDescriptor+0x2ca>
 8014dc6:	a201      	add	r2, pc, #4	@ (adr r2, 8014dcc <USBD_GetDescriptor+0x2c>)
 8014dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014dcc:	08014e3d 	.word	0x08014e3d
 8014dd0:	08014e55 	.word	0x08014e55
 8014dd4:	08014e95 	.word	0x08014e95
 8014dd8:	0801506b 	.word	0x0801506b
 8014ddc:	0801506b 	.word	0x0801506b
 8014de0:	0801500b 	.word	0x0801500b
 8014de4:	08015037 	.word	0x08015037
 8014de8:	0801506b 	.word	0x0801506b
 8014dec:	0801506b 	.word	0x0801506b
 8014df0:	0801506b 	.word	0x0801506b
 8014df4:	0801506b 	.word	0x0801506b
 8014df8:	0801506b 	.word	0x0801506b
 8014dfc:	0801506b 	.word	0x0801506b
 8014e00:	0801506b 	.word	0x0801506b
 8014e04:	08014e09 	.word	0x08014e09
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014e0e:	69db      	ldr	r3, [r3, #28]
 8014e10:	2b00      	cmp	r3, #0
 8014e12:	d00b      	beq.n	8014e2c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014e1a:	69db      	ldr	r3, [r3, #28]
 8014e1c:	687a      	ldr	r2, [r7, #4]
 8014e1e:	7c12      	ldrb	r2, [r2, #16]
 8014e20:	f107 0108 	add.w	r1, r7, #8
 8014e24:	4610      	mov	r0, r2
 8014e26:	4798      	blx	r3
 8014e28:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014e2a:	e126      	b.n	801507a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014e2c:	6839      	ldr	r1, [r7, #0]
 8014e2e:	6878      	ldr	r0, [r7, #4]
 8014e30:	f000 fb27 	bl	8015482 <USBD_CtlError>
        err++;
 8014e34:	7afb      	ldrb	r3, [r7, #11]
 8014e36:	3301      	adds	r3, #1
 8014e38:	72fb      	strb	r3, [r7, #11]
      break;
 8014e3a:	e11e      	b.n	801507a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014e42:	681b      	ldr	r3, [r3, #0]
 8014e44:	687a      	ldr	r2, [r7, #4]
 8014e46:	7c12      	ldrb	r2, [r2, #16]
 8014e48:	f107 0108 	add.w	r1, r7, #8
 8014e4c:	4610      	mov	r0, r2
 8014e4e:	4798      	blx	r3
 8014e50:	60f8      	str	r0, [r7, #12]
      break;
 8014e52:	e112      	b.n	801507a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	7c1b      	ldrb	r3, [r3, #16]
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	d10d      	bne.n	8014e78 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014e64:	f107 0208 	add.w	r2, r7, #8
 8014e68:	4610      	mov	r0, r2
 8014e6a:	4798      	blx	r3
 8014e6c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014e6e:	68fb      	ldr	r3, [r7, #12]
 8014e70:	3301      	adds	r3, #1
 8014e72:	2202      	movs	r2, #2
 8014e74:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8014e76:	e100      	b.n	801507a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e80:	f107 0208 	add.w	r2, r7, #8
 8014e84:	4610      	mov	r0, r2
 8014e86:	4798      	blx	r3
 8014e88:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014e8a:	68fb      	ldr	r3, [r7, #12]
 8014e8c:	3301      	adds	r3, #1
 8014e8e:	2202      	movs	r2, #2
 8014e90:	701a      	strb	r2, [r3, #0]
      break;
 8014e92:	e0f2      	b.n	801507a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014e94:	683b      	ldr	r3, [r7, #0]
 8014e96:	885b      	ldrh	r3, [r3, #2]
 8014e98:	b2db      	uxtb	r3, r3
 8014e9a:	2b05      	cmp	r3, #5
 8014e9c:	f200 80ac 	bhi.w	8014ff8 <USBD_GetDescriptor+0x258>
 8014ea0:	a201      	add	r2, pc, #4	@ (adr r2, 8014ea8 <USBD_GetDescriptor+0x108>)
 8014ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014ea6:	bf00      	nop
 8014ea8:	08014ec1 	.word	0x08014ec1
 8014eac:	08014ef5 	.word	0x08014ef5
 8014eb0:	08014f29 	.word	0x08014f29
 8014eb4:	08014f5d 	.word	0x08014f5d
 8014eb8:	08014f91 	.word	0x08014f91
 8014ebc:	08014fc5 	.word	0x08014fc5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014ec6:	685b      	ldr	r3, [r3, #4]
 8014ec8:	2b00      	cmp	r3, #0
 8014eca:	d00b      	beq.n	8014ee4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014ed2:	685b      	ldr	r3, [r3, #4]
 8014ed4:	687a      	ldr	r2, [r7, #4]
 8014ed6:	7c12      	ldrb	r2, [r2, #16]
 8014ed8:	f107 0108 	add.w	r1, r7, #8
 8014edc:	4610      	mov	r0, r2
 8014ede:	4798      	blx	r3
 8014ee0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014ee2:	e091      	b.n	8015008 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014ee4:	6839      	ldr	r1, [r7, #0]
 8014ee6:	6878      	ldr	r0, [r7, #4]
 8014ee8:	f000 facb 	bl	8015482 <USBD_CtlError>
            err++;
 8014eec:	7afb      	ldrb	r3, [r7, #11]
 8014eee:	3301      	adds	r3, #1
 8014ef0:	72fb      	strb	r3, [r7, #11]
          break;
 8014ef2:	e089      	b.n	8015008 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014efa:	689b      	ldr	r3, [r3, #8]
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	d00b      	beq.n	8014f18 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014f06:	689b      	ldr	r3, [r3, #8]
 8014f08:	687a      	ldr	r2, [r7, #4]
 8014f0a:	7c12      	ldrb	r2, [r2, #16]
 8014f0c:	f107 0108 	add.w	r1, r7, #8
 8014f10:	4610      	mov	r0, r2
 8014f12:	4798      	blx	r3
 8014f14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014f16:	e077      	b.n	8015008 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014f18:	6839      	ldr	r1, [r7, #0]
 8014f1a:	6878      	ldr	r0, [r7, #4]
 8014f1c:	f000 fab1 	bl	8015482 <USBD_CtlError>
            err++;
 8014f20:	7afb      	ldrb	r3, [r7, #11]
 8014f22:	3301      	adds	r3, #1
 8014f24:	72fb      	strb	r3, [r7, #11]
          break;
 8014f26:	e06f      	b.n	8015008 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014f2e:	68db      	ldr	r3, [r3, #12]
 8014f30:	2b00      	cmp	r3, #0
 8014f32:	d00b      	beq.n	8014f4c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014f3a:	68db      	ldr	r3, [r3, #12]
 8014f3c:	687a      	ldr	r2, [r7, #4]
 8014f3e:	7c12      	ldrb	r2, [r2, #16]
 8014f40:	f107 0108 	add.w	r1, r7, #8
 8014f44:	4610      	mov	r0, r2
 8014f46:	4798      	blx	r3
 8014f48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014f4a:	e05d      	b.n	8015008 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014f4c:	6839      	ldr	r1, [r7, #0]
 8014f4e:	6878      	ldr	r0, [r7, #4]
 8014f50:	f000 fa97 	bl	8015482 <USBD_CtlError>
            err++;
 8014f54:	7afb      	ldrb	r3, [r7, #11]
 8014f56:	3301      	adds	r3, #1
 8014f58:	72fb      	strb	r3, [r7, #11]
          break;
 8014f5a:	e055      	b.n	8015008 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014f62:	691b      	ldr	r3, [r3, #16]
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d00b      	beq.n	8014f80 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8014f68:	687b      	ldr	r3, [r7, #4]
 8014f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014f6e:	691b      	ldr	r3, [r3, #16]
 8014f70:	687a      	ldr	r2, [r7, #4]
 8014f72:	7c12      	ldrb	r2, [r2, #16]
 8014f74:	f107 0108 	add.w	r1, r7, #8
 8014f78:	4610      	mov	r0, r2
 8014f7a:	4798      	blx	r3
 8014f7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014f7e:	e043      	b.n	8015008 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014f80:	6839      	ldr	r1, [r7, #0]
 8014f82:	6878      	ldr	r0, [r7, #4]
 8014f84:	f000 fa7d 	bl	8015482 <USBD_CtlError>
            err++;
 8014f88:	7afb      	ldrb	r3, [r7, #11]
 8014f8a:	3301      	adds	r3, #1
 8014f8c:	72fb      	strb	r3, [r7, #11]
          break;
 8014f8e:	e03b      	b.n	8015008 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014f96:	695b      	ldr	r3, [r3, #20]
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	d00b      	beq.n	8014fb4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014fa2:	695b      	ldr	r3, [r3, #20]
 8014fa4:	687a      	ldr	r2, [r7, #4]
 8014fa6:	7c12      	ldrb	r2, [r2, #16]
 8014fa8:	f107 0108 	add.w	r1, r7, #8
 8014fac:	4610      	mov	r0, r2
 8014fae:	4798      	blx	r3
 8014fb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014fb2:	e029      	b.n	8015008 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014fb4:	6839      	ldr	r1, [r7, #0]
 8014fb6:	6878      	ldr	r0, [r7, #4]
 8014fb8:	f000 fa63 	bl	8015482 <USBD_CtlError>
            err++;
 8014fbc:	7afb      	ldrb	r3, [r7, #11]
 8014fbe:	3301      	adds	r3, #1
 8014fc0:	72fb      	strb	r3, [r7, #11]
          break;
 8014fc2:	e021      	b.n	8015008 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014fca:	699b      	ldr	r3, [r3, #24]
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d00b      	beq.n	8014fe8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014fd0:	687b      	ldr	r3, [r7, #4]
 8014fd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014fd6:	699b      	ldr	r3, [r3, #24]
 8014fd8:	687a      	ldr	r2, [r7, #4]
 8014fda:	7c12      	ldrb	r2, [r2, #16]
 8014fdc:	f107 0108 	add.w	r1, r7, #8
 8014fe0:	4610      	mov	r0, r2
 8014fe2:	4798      	blx	r3
 8014fe4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014fe6:	e00f      	b.n	8015008 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014fe8:	6839      	ldr	r1, [r7, #0]
 8014fea:	6878      	ldr	r0, [r7, #4]
 8014fec:	f000 fa49 	bl	8015482 <USBD_CtlError>
            err++;
 8014ff0:	7afb      	ldrb	r3, [r7, #11]
 8014ff2:	3301      	adds	r3, #1
 8014ff4:	72fb      	strb	r3, [r7, #11]
          break;
 8014ff6:	e007      	b.n	8015008 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8014ff8:	6839      	ldr	r1, [r7, #0]
 8014ffa:	6878      	ldr	r0, [r7, #4]
 8014ffc:	f000 fa41 	bl	8015482 <USBD_CtlError>
          err++;
 8015000:	7afb      	ldrb	r3, [r7, #11]
 8015002:	3301      	adds	r3, #1
 8015004:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8015006:	bf00      	nop
      }
      break;
 8015008:	e037      	b.n	801507a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	7c1b      	ldrb	r3, [r3, #16]
 801500e:	2b00      	cmp	r3, #0
 8015010:	d109      	bne.n	8015026 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801501a:	f107 0208 	add.w	r2, r7, #8
 801501e:	4610      	mov	r0, r2
 8015020:	4798      	blx	r3
 8015022:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8015024:	e029      	b.n	801507a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8015026:	6839      	ldr	r1, [r7, #0]
 8015028:	6878      	ldr	r0, [r7, #4]
 801502a:	f000 fa2a 	bl	8015482 <USBD_CtlError>
        err++;
 801502e:	7afb      	ldrb	r3, [r7, #11]
 8015030:	3301      	adds	r3, #1
 8015032:	72fb      	strb	r3, [r7, #11]
      break;
 8015034:	e021      	b.n	801507a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	7c1b      	ldrb	r3, [r3, #16]
 801503a:	2b00      	cmp	r3, #0
 801503c:	d10d      	bne.n	801505a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8015044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015046:	f107 0208 	add.w	r2, r7, #8
 801504a:	4610      	mov	r0, r2
 801504c:	4798      	blx	r3
 801504e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8015050:	68fb      	ldr	r3, [r7, #12]
 8015052:	3301      	adds	r3, #1
 8015054:	2207      	movs	r2, #7
 8015056:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8015058:	e00f      	b.n	801507a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801505a:	6839      	ldr	r1, [r7, #0]
 801505c:	6878      	ldr	r0, [r7, #4]
 801505e:	f000 fa10 	bl	8015482 <USBD_CtlError>
        err++;
 8015062:	7afb      	ldrb	r3, [r7, #11]
 8015064:	3301      	adds	r3, #1
 8015066:	72fb      	strb	r3, [r7, #11]
      break;
 8015068:	e007      	b.n	801507a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801506a:	6839      	ldr	r1, [r7, #0]
 801506c:	6878      	ldr	r0, [r7, #4]
 801506e:	f000 fa08 	bl	8015482 <USBD_CtlError>
      err++;
 8015072:	7afb      	ldrb	r3, [r7, #11]
 8015074:	3301      	adds	r3, #1
 8015076:	72fb      	strb	r3, [r7, #11]
      break;
 8015078:	bf00      	nop
  }

  if (err != 0U)
 801507a:	7afb      	ldrb	r3, [r7, #11]
 801507c:	2b00      	cmp	r3, #0
 801507e:	d11e      	bne.n	80150be <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8015080:	683b      	ldr	r3, [r7, #0]
 8015082:	88db      	ldrh	r3, [r3, #6]
 8015084:	2b00      	cmp	r3, #0
 8015086:	d016      	beq.n	80150b6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8015088:	893b      	ldrh	r3, [r7, #8]
 801508a:	2b00      	cmp	r3, #0
 801508c:	d00e      	beq.n	80150ac <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801508e:	683b      	ldr	r3, [r7, #0]
 8015090:	88da      	ldrh	r2, [r3, #6]
 8015092:	893b      	ldrh	r3, [r7, #8]
 8015094:	4293      	cmp	r3, r2
 8015096:	bf28      	it	cs
 8015098:	4613      	movcs	r3, r2
 801509a:	b29b      	uxth	r3, r3
 801509c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801509e:	893b      	ldrh	r3, [r7, #8]
 80150a0:	461a      	mov	r2, r3
 80150a2:	68f9      	ldr	r1, [r7, #12]
 80150a4:	6878      	ldr	r0, [r7, #4]
 80150a6:	f000 fa69 	bl	801557c <USBD_CtlSendData>
 80150aa:	e009      	b.n	80150c0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80150ac:	6839      	ldr	r1, [r7, #0]
 80150ae:	6878      	ldr	r0, [r7, #4]
 80150b0:	f000 f9e7 	bl	8015482 <USBD_CtlError>
 80150b4:	e004      	b.n	80150c0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80150b6:	6878      	ldr	r0, [r7, #4]
 80150b8:	f000 faba 	bl	8015630 <USBD_CtlSendStatus>
 80150bc:	e000      	b.n	80150c0 <USBD_GetDescriptor+0x320>
    return;
 80150be:	bf00      	nop
  }
}
 80150c0:	3710      	adds	r7, #16
 80150c2:	46bd      	mov	sp, r7
 80150c4:	bd80      	pop	{r7, pc}
 80150c6:	bf00      	nop

080150c8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80150c8:	b580      	push	{r7, lr}
 80150ca:	b084      	sub	sp, #16
 80150cc:	af00      	add	r7, sp, #0
 80150ce:	6078      	str	r0, [r7, #4]
 80150d0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80150d2:	683b      	ldr	r3, [r7, #0]
 80150d4:	889b      	ldrh	r3, [r3, #4]
 80150d6:	2b00      	cmp	r3, #0
 80150d8:	d131      	bne.n	801513e <USBD_SetAddress+0x76>
 80150da:	683b      	ldr	r3, [r7, #0]
 80150dc:	88db      	ldrh	r3, [r3, #6]
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d12d      	bne.n	801513e <USBD_SetAddress+0x76>
 80150e2:	683b      	ldr	r3, [r7, #0]
 80150e4:	885b      	ldrh	r3, [r3, #2]
 80150e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80150e8:	d829      	bhi.n	801513e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80150ea:	683b      	ldr	r3, [r7, #0]
 80150ec:	885b      	ldrh	r3, [r3, #2]
 80150ee:	b2db      	uxtb	r3, r3
 80150f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80150f4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80150fc:	b2db      	uxtb	r3, r3
 80150fe:	2b03      	cmp	r3, #3
 8015100:	d104      	bne.n	801510c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8015102:	6839      	ldr	r1, [r7, #0]
 8015104:	6878      	ldr	r0, [r7, #4]
 8015106:	f000 f9bc 	bl	8015482 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801510a:	e01d      	b.n	8015148 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801510c:	687b      	ldr	r3, [r7, #4]
 801510e:	7bfa      	ldrb	r2, [r7, #15]
 8015110:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8015114:	7bfb      	ldrb	r3, [r7, #15]
 8015116:	4619      	mov	r1, r3
 8015118:	6878      	ldr	r0, [r7, #4]
 801511a:	f000 fed7 	bl	8015ecc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801511e:	6878      	ldr	r0, [r7, #4]
 8015120:	f000 fa86 	bl	8015630 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8015124:	7bfb      	ldrb	r3, [r7, #15]
 8015126:	2b00      	cmp	r3, #0
 8015128:	d004      	beq.n	8015134 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	2202      	movs	r2, #2
 801512e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015132:	e009      	b.n	8015148 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	2201      	movs	r2, #1
 8015138:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801513c:	e004      	b.n	8015148 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801513e:	6839      	ldr	r1, [r7, #0]
 8015140:	6878      	ldr	r0, [r7, #4]
 8015142:	f000 f99e 	bl	8015482 <USBD_CtlError>
  }
}
 8015146:	bf00      	nop
 8015148:	bf00      	nop
 801514a:	3710      	adds	r7, #16
 801514c:	46bd      	mov	sp, r7
 801514e:	bd80      	pop	{r7, pc}

08015150 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015150:	b580      	push	{r7, lr}
 8015152:	b084      	sub	sp, #16
 8015154:	af00      	add	r7, sp, #0
 8015156:	6078      	str	r0, [r7, #4]
 8015158:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801515a:	2300      	movs	r3, #0
 801515c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801515e:	683b      	ldr	r3, [r7, #0]
 8015160:	885b      	ldrh	r3, [r3, #2]
 8015162:	b2da      	uxtb	r2, r3
 8015164:	4b4e      	ldr	r3, [pc, #312]	@ (80152a0 <USBD_SetConfig+0x150>)
 8015166:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8015168:	4b4d      	ldr	r3, [pc, #308]	@ (80152a0 <USBD_SetConfig+0x150>)
 801516a:	781b      	ldrb	r3, [r3, #0]
 801516c:	2b01      	cmp	r3, #1
 801516e:	d905      	bls.n	801517c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8015170:	6839      	ldr	r1, [r7, #0]
 8015172:	6878      	ldr	r0, [r7, #4]
 8015174:	f000 f985 	bl	8015482 <USBD_CtlError>
    return USBD_FAIL;
 8015178:	2303      	movs	r3, #3
 801517a:	e08c      	b.n	8015296 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801517c:	687b      	ldr	r3, [r7, #4]
 801517e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015182:	b2db      	uxtb	r3, r3
 8015184:	2b02      	cmp	r3, #2
 8015186:	d002      	beq.n	801518e <USBD_SetConfig+0x3e>
 8015188:	2b03      	cmp	r3, #3
 801518a:	d029      	beq.n	80151e0 <USBD_SetConfig+0x90>
 801518c:	e075      	b.n	801527a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801518e:	4b44      	ldr	r3, [pc, #272]	@ (80152a0 <USBD_SetConfig+0x150>)
 8015190:	781b      	ldrb	r3, [r3, #0]
 8015192:	2b00      	cmp	r3, #0
 8015194:	d020      	beq.n	80151d8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8015196:	4b42      	ldr	r3, [pc, #264]	@ (80152a0 <USBD_SetConfig+0x150>)
 8015198:	781b      	ldrb	r3, [r3, #0]
 801519a:	461a      	mov	r2, r3
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80151a0:	4b3f      	ldr	r3, [pc, #252]	@ (80152a0 <USBD_SetConfig+0x150>)
 80151a2:	781b      	ldrb	r3, [r3, #0]
 80151a4:	4619      	mov	r1, r3
 80151a6:	6878      	ldr	r0, [r7, #4]
 80151a8:	f7ff f84b 	bl	8014242 <USBD_SetClassConfig>
 80151ac:	4603      	mov	r3, r0
 80151ae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80151b0:	7bfb      	ldrb	r3, [r7, #15]
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d008      	beq.n	80151c8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80151b6:	6839      	ldr	r1, [r7, #0]
 80151b8:	6878      	ldr	r0, [r7, #4]
 80151ba:	f000 f962 	bl	8015482 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80151be:	687b      	ldr	r3, [r7, #4]
 80151c0:	2202      	movs	r2, #2
 80151c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80151c6:	e065      	b.n	8015294 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80151c8:	6878      	ldr	r0, [r7, #4]
 80151ca:	f000 fa31 	bl	8015630 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	2203      	movs	r2, #3
 80151d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80151d6:	e05d      	b.n	8015294 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80151d8:	6878      	ldr	r0, [r7, #4]
 80151da:	f000 fa29 	bl	8015630 <USBD_CtlSendStatus>
      break;
 80151de:	e059      	b.n	8015294 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80151e0:	4b2f      	ldr	r3, [pc, #188]	@ (80152a0 <USBD_SetConfig+0x150>)
 80151e2:	781b      	ldrb	r3, [r3, #0]
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d112      	bne.n	801520e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	2202      	movs	r2, #2
 80151ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80151f0:	4b2b      	ldr	r3, [pc, #172]	@ (80152a0 <USBD_SetConfig+0x150>)
 80151f2:	781b      	ldrb	r3, [r3, #0]
 80151f4:	461a      	mov	r2, r3
 80151f6:	687b      	ldr	r3, [r7, #4]
 80151f8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80151fa:	4b29      	ldr	r3, [pc, #164]	@ (80152a0 <USBD_SetConfig+0x150>)
 80151fc:	781b      	ldrb	r3, [r3, #0]
 80151fe:	4619      	mov	r1, r3
 8015200:	6878      	ldr	r0, [r7, #4]
 8015202:	f7ff f83a 	bl	801427a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8015206:	6878      	ldr	r0, [r7, #4]
 8015208:	f000 fa12 	bl	8015630 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801520c:	e042      	b.n	8015294 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801520e:	4b24      	ldr	r3, [pc, #144]	@ (80152a0 <USBD_SetConfig+0x150>)
 8015210:	781b      	ldrb	r3, [r3, #0]
 8015212:	461a      	mov	r2, r3
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	685b      	ldr	r3, [r3, #4]
 8015218:	429a      	cmp	r2, r3
 801521a:	d02a      	beq.n	8015272 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	685b      	ldr	r3, [r3, #4]
 8015220:	b2db      	uxtb	r3, r3
 8015222:	4619      	mov	r1, r3
 8015224:	6878      	ldr	r0, [r7, #4]
 8015226:	f7ff f828 	bl	801427a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801522a:	4b1d      	ldr	r3, [pc, #116]	@ (80152a0 <USBD_SetConfig+0x150>)
 801522c:	781b      	ldrb	r3, [r3, #0]
 801522e:	461a      	mov	r2, r3
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8015234:	4b1a      	ldr	r3, [pc, #104]	@ (80152a0 <USBD_SetConfig+0x150>)
 8015236:	781b      	ldrb	r3, [r3, #0]
 8015238:	4619      	mov	r1, r3
 801523a:	6878      	ldr	r0, [r7, #4]
 801523c:	f7ff f801 	bl	8014242 <USBD_SetClassConfig>
 8015240:	4603      	mov	r3, r0
 8015242:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8015244:	7bfb      	ldrb	r3, [r7, #15]
 8015246:	2b00      	cmp	r3, #0
 8015248:	d00f      	beq.n	801526a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801524a:	6839      	ldr	r1, [r7, #0]
 801524c:	6878      	ldr	r0, [r7, #4]
 801524e:	f000 f918 	bl	8015482 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	685b      	ldr	r3, [r3, #4]
 8015256:	b2db      	uxtb	r3, r3
 8015258:	4619      	mov	r1, r3
 801525a:	6878      	ldr	r0, [r7, #4]
 801525c:	f7ff f80d 	bl	801427a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	2202      	movs	r2, #2
 8015264:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8015268:	e014      	b.n	8015294 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801526a:	6878      	ldr	r0, [r7, #4]
 801526c:	f000 f9e0 	bl	8015630 <USBD_CtlSendStatus>
      break;
 8015270:	e010      	b.n	8015294 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8015272:	6878      	ldr	r0, [r7, #4]
 8015274:	f000 f9dc 	bl	8015630 <USBD_CtlSendStatus>
      break;
 8015278:	e00c      	b.n	8015294 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801527a:	6839      	ldr	r1, [r7, #0]
 801527c:	6878      	ldr	r0, [r7, #4]
 801527e:	f000 f900 	bl	8015482 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8015282:	4b07      	ldr	r3, [pc, #28]	@ (80152a0 <USBD_SetConfig+0x150>)
 8015284:	781b      	ldrb	r3, [r3, #0]
 8015286:	4619      	mov	r1, r3
 8015288:	6878      	ldr	r0, [r7, #4]
 801528a:	f7fe fff6 	bl	801427a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801528e:	2303      	movs	r3, #3
 8015290:	73fb      	strb	r3, [r7, #15]
      break;
 8015292:	bf00      	nop
  }

  return ret;
 8015294:	7bfb      	ldrb	r3, [r7, #15]
}
 8015296:	4618      	mov	r0, r3
 8015298:	3710      	adds	r7, #16
 801529a:	46bd      	mov	sp, r7
 801529c:	bd80      	pop	{r7, pc}
 801529e:	bf00      	nop
 80152a0:	200007e0 	.word	0x200007e0

080152a4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80152a4:	b580      	push	{r7, lr}
 80152a6:	b082      	sub	sp, #8
 80152a8:	af00      	add	r7, sp, #0
 80152aa:	6078      	str	r0, [r7, #4]
 80152ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80152ae:	683b      	ldr	r3, [r7, #0]
 80152b0:	88db      	ldrh	r3, [r3, #6]
 80152b2:	2b01      	cmp	r3, #1
 80152b4:	d004      	beq.n	80152c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80152b6:	6839      	ldr	r1, [r7, #0]
 80152b8:	6878      	ldr	r0, [r7, #4]
 80152ba:	f000 f8e2 	bl	8015482 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80152be:	e023      	b.n	8015308 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80152c0:	687b      	ldr	r3, [r7, #4]
 80152c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80152c6:	b2db      	uxtb	r3, r3
 80152c8:	2b02      	cmp	r3, #2
 80152ca:	dc02      	bgt.n	80152d2 <USBD_GetConfig+0x2e>
 80152cc:	2b00      	cmp	r3, #0
 80152ce:	dc03      	bgt.n	80152d8 <USBD_GetConfig+0x34>
 80152d0:	e015      	b.n	80152fe <USBD_GetConfig+0x5a>
 80152d2:	2b03      	cmp	r3, #3
 80152d4:	d00b      	beq.n	80152ee <USBD_GetConfig+0x4a>
 80152d6:	e012      	b.n	80152fe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	2200      	movs	r2, #0
 80152dc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80152de:	687b      	ldr	r3, [r7, #4]
 80152e0:	3308      	adds	r3, #8
 80152e2:	2201      	movs	r2, #1
 80152e4:	4619      	mov	r1, r3
 80152e6:	6878      	ldr	r0, [r7, #4]
 80152e8:	f000 f948 	bl	801557c <USBD_CtlSendData>
        break;
 80152ec:	e00c      	b.n	8015308 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	3304      	adds	r3, #4
 80152f2:	2201      	movs	r2, #1
 80152f4:	4619      	mov	r1, r3
 80152f6:	6878      	ldr	r0, [r7, #4]
 80152f8:	f000 f940 	bl	801557c <USBD_CtlSendData>
        break;
 80152fc:	e004      	b.n	8015308 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80152fe:	6839      	ldr	r1, [r7, #0]
 8015300:	6878      	ldr	r0, [r7, #4]
 8015302:	f000 f8be 	bl	8015482 <USBD_CtlError>
        break;
 8015306:	bf00      	nop
}
 8015308:	bf00      	nop
 801530a:	3708      	adds	r7, #8
 801530c:	46bd      	mov	sp, r7
 801530e:	bd80      	pop	{r7, pc}

08015310 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015310:	b580      	push	{r7, lr}
 8015312:	b082      	sub	sp, #8
 8015314:	af00      	add	r7, sp, #0
 8015316:	6078      	str	r0, [r7, #4]
 8015318:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015320:	b2db      	uxtb	r3, r3
 8015322:	3b01      	subs	r3, #1
 8015324:	2b02      	cmp	r3, #2
 8015326:	d81e      	bhi.n	8015366 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8015328:	683b      	ldr	r3, [r7, #0]
 801532a:	88db      	ldrh	r3, [r3, #6]
 801532c:	2b02      	cmp	r3, #2
 801532e:	d004      	beq.n	801533a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8015330:	6839      	ldr	r1, [r7, #0]
 8015332:	6878      	ldr	r0, [r7, #4]
 8015334:	f000 f8a5 	bl	8015482 <USBD_CtlError>
        break;
 8015338:	e01a      	b.n	8015370 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	2201      	movs	r2, #1
 801533e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8015346:	2b00      	cmp	r3, #0
 8015348:	d005      	beq.n	8015356 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	68db      	ldr	r3, [r3, #12]
 801534e:	f043 0202 	orr.w	r2, r3, #2
 8015352:	687b      	ldr	r3, [r7, #4]
 8015354:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8015356:	687b      	ldr	r3, [r7, #4]
 8015358:	330c      	adds	r3, #12
 801535a:	2202      	movs	r2, #2
 801535c:	4619      	mov	r1, r3
 801535e:	6878      	ldr	r0, [r7, #4]
 8015360:	f000 f90c 	bl	801557c <USBD_CtlSendData>
      break;
 8015364:	e004      	b.n	8015370 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8015366:	6839      	ldr	r1, [r7, #0]
 8015368:	6878      	ldr	r0, [r7, #4]
 801536a:	f000 f88a 	bl	8015482 <USBD_CtlError>
      break;
 801536e:	bf00      	nop
  }
}
 8015370:	bf00      	nop
 8015372:	3708      	adds	r7, #8
 8015374:	46bd      	mov	sp, r7
 8015376:	bd80      	pop	{r7, pc}

08015378 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015378:	b580      	push	{r7, lr}
 801537a:	b082      	sub	sp, #8
 801537c:	af00      	add	r7, sp, #0
 801537e:	6078      	str	r0, [r7, #4]
 8015380:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8015382:	683b      	ldr	r3, [r7, #0]
 8015384:	885b      	ldrh	r3, [r3, #2]
 8015386:	2b01      	cmp	r3, #1
 8015388:	d107      	bne.n	801539a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	2201      	movs	r2, #1
 801538e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8015392:	6878      	ldr	r0, [r7, #4]
 8015394:	f000 f94c 	bl	8015630 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8015398:	e013      	b.n	80153c2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801539a:	683b      	ldr	r3, [r7, #0]
 801539c:	885b      	ldrh	r3, [r3, #2]
 801539e:	2b02      	cmp	r3, #2
 80153a0:	d10b      	bne.n	80153ba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80153a2:	683b      	ldr	r3, [r7, #0]
 80153a4:	889b      	ldrh	r3, [r3, #4]
 80153a6:	0a1b      	lsrs	r3, r3, #8
 80153a8:	b29b      	uxth	r3, r3
 80153aa:	b2da      	uxtb	r2, r3
 80153ac:	687b      	ldr	r3, [r7, #4]
 80153ae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80153b2:	6878      	ldr	r0, [r7, #4]
 80153b4:	f000 f93c 	bl	8015630 <USBD_CtlSendStatus>
}
 80153b8:	e003      	b.n	80153c2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80153ba:	6839      	ldr	r1, [r7, #0]
 80153bc:	6878      	ldr	r0, [r7, #4]
 80153be:	f000 f860 	bl	8015482 <USBD_CtlError>
}
 80153c2:	bf00      	nop
 80153c4:	3708      	adds	r7, #8
 80153c6:	46bd      	mov	sp, r7
 80153c8:	bd80      	pop	{r7, pc}

080153ca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80153ca:	b580      	push	{r7, lr}
 80153cc:	b082      	sub	sp, #8
 80153ce:	af00      	add	r7, sp, #0
 80153d0:	6078      	str	r0, [r7, #4]
 80153d2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80153da:	b2db      	uxtb	r3, r3
 80153dc:	3b01      	subs	r3, #1
 80153de:	2b02      	cmp	r3, #2
 80153e0:	d80b      	bhi.n	80153fa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80153e2:	683b      	ldr	r3, [r7, #0]
 80153e4:	885b      	ldrh	r3, [r3, #2]
 80153e6:	2b01      	cmp	r3, #1
 80153e8:	d10c      	bne.n	8015404 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	2200      	movs	r2, #0
 80153ee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80153f2:	6878      	ldr	r0, [r7, #4]
 80153f4:	f000 f91c 	bl	8015630 <USBD_CtlSendStatus>
      }
      break;
 80153f8:	e004      	b.n	8015404 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80153fa:	6839      	ldr	r1, [r7, #0]
 80153fc:	6878      	ldr	r0, [r7, #4]
 80153fe:	f000 f840 	bl	8015482 <USBD_CtlError>
      break;
 8015402:	e000      	b.n	8015406 <USBD_ClrFeature+0x3c>
      break;
 8015404:	bf00      	nop
  }
}
 8015406:	bf00      	nop
 8015408:	3708      	adds	r7, #8
 801540a:	46bd      	mov	sp, r7
 801540c:	bd80      	pop	{r7, pc}

0801540e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801540e:	b580      	push	{r7, lr}
 8015410:	b084      	sub	sp, #16
 8015412:	af00      	add	r7, sp, #0
 8015414:	6078      	str	r0, [r7, #4]
 8015416:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8015418:	683b      	ldr	r3, [r7, #0]
 801541a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801541c:	68fb      	ldr	r3, [r7, #12]
 801541e:	781a      	ldrb	r2, [r3, #0]
 8015420:	687b      	ldr	r3, [r7, #4]
 8015422:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8015424:	68fb      	ldr	r3, [r7, #12]
 8015426:	3301      	adds	r3, #1
 8015428:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801542a:	68fb      	ldr	r3, [r7, #12]
 801542c:	781a      	ldrb	r2, [r3, #0]
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8015432:	68fb      	ldr	r3, [r7, #12]
 8015434:	3301      	adds	r3, #1
 8015436:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8015438:	68f8      	ldr	r0, [r7, #12]
 801543a:	f7ff fa16 	bl	801486a <SWAPBYTE>
 801543e:	4603      	mov	r3, r0
 8015440:	461a      	mov	r2, r3
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8015446:	68fb      	ldr	r3, [r7, #12]
 8015448:	3301      	adds	r3, #1
 801544a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801544c:	68fb      	ldr	r3, [r7, #12]
 801544e:	3301      	adds	r3, #1
 8015450:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8015452:	68f8      	ldr	r0, [r7, #12]
 8015454:	f7ff fa09 	bl	801486a <SWAPBYTE>
 8015458:	4603      	mov	r3, r0
 801545a:	461a      	mov	r2, r3
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8015460:	68fb      	ldr	r3, [r7, #12]
 8015462:	3301      	adds	r3, #1
 8015464:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8015466:	68fb      	ldr	r3, [r7, #12]
 8015468:	3301      	adds	r3, #1
 801546a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801546c:	68f8      	ldr	r0, [r7, #12]
 801546e:	f7ff f9fc 	bl	801486a <SWAPBYTE>
 8015472:	4603      	mov	r3, r0
 8015474:	461a      	mov	r2, r3
 8015476:	687b      	ldr	r3, [r7, #4]
 8015478:	80da      	strh	r2, [r3, #6]
}
 801547a:	bf00      	nop
 801547c:	3710      	adds	r7, #16
 801547e:	46bd      	mov	sp, r7
 8015480:	bd80      	pop	{r7, pc}

08015482 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015482:	b580      	push	{r7, lr}
 8015484:	b082      	sub	sp, #8
 8015486:	af00      	add	r7, sp, #0
 8015488:	6078      	str	r0, [r7, #4]
 801548a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801548c:	2180      	movs	r1, #128	@ 0x80
 801548e:	6878      	ldr	r0, [r7, #4]
 8015490:	f000 fcb2 	bl	8015df8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8015494:	2100      	movs	r1, #0
 8015496:	6878      	ldr	r0, [r7, #4]
 8015498:	f000 fcae 	bl	8015df8 <USBD_LL_StallEP>
}
 801549c:	bf00      	nop
 801549e:	3708      	adds	r7, #8
 80154a0:	46bd      	mov	sp, r7
 80154a2:	bd80      	pop	{r7, pc}

080154a4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80154a4:	b580      	push	{r7, lr}
 80154a6:	b086      	sub	sp, #24
 80154a8:	af00      	add	r7, sp, #0
 80154aa:	60f8      	str	r0, [r7, #12]
 80154ac:	60b9      	str	r1, [r7, #8]
 80154ae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80154b0:	2300      	movs	r3, #0
 80154b2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80154b4:	68fb      	ldr	r3, [r7, #12]
 80154b6:	2b00      	cmp	r3, #0
 80154b8:	d042      	beq.n	8015540 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80154ba:	68fb      	ldr	r3, [r7, #12]
 80154bc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80154be:	6938      	ldr	r0, [r7, #16]
 80154c0:	f000 f842 	bl	8015548 <USBD_GetLen>
 80154c4:	4603      	mov	r3, r0
 80154c6:	3301      	adds	r3, #1
 80154c8:	005b      	lsls	r3, r3, #1
 80154ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80154ce:	d808      	bhi.n	80154e2 <USBD_GetString+0x3e>
 80154d0:	6938      	ldr	r0, [r7, #16]
 80154d2:	f000 f839 	bl	8015548 <USBD_GetLen>
 80154d6:	4603      	mov	r3, r0
 80154d8:	3301      	adds	r3, #1
 80154da:	b29b      	uxth	r3, r3
 80154dc:	005b      	lsls	r3, r3, #1
 80154de:	b29a      	uxth	r2, r3
 80154e0:	e001      	b.n	80154e6 <USBD_GetString+0x42>
 80154e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80154ea:	7dfb      	ldrb	r3, [r7, #23]
 80154ec:	68ba      	ldr	r2, [r7, #8]
 80154ee:	4413      	add	r3, r2
 80154f0:	687a      	ldr	r2, [r7, #4]
 80154f2:	7812      	ldrb	r2, [r2, #0]
 80154f4:	701a      	strb	r2, [r3, #0]
  idx++;
 80154f6:	7dfb      	ldrb	r3, [r7, #23]
 80154f8:	3301      	adds	r3, #1
 80154fa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80154fc:	7dfb      	ldrb	r3, [r7, #23]
 80154fe:	68ba      	ldr	r2, [r7, #8]
 8015500:	4413      	add	r3, r2
 8015502:	2203      	movs	r2, #3
 8015504:	701a      	strb	r2, [r3, #0]
  idx++;
 8015506:	7dfb      	ldrb	r3, [r7, #23]
 8015508:	3301      	adds	r3, #1
 801550a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801550c:	e013      	b.n	8015536 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801550e:	7dfb      	ldrb	r3, [r7, #23]
 8015510:	68ba      	ldr	r2, [r7, #8]
 8015512:	4413      	add	r3, r2
 8015514:	693a      	ldr	r2, [r7, #16]
 8015516:	7812      	ldrb	r2, [r2, #0]
 8015518:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801551a:	693b      	ldr	r3, [r7, #16]
 801551c:	3301      	adds	r3, #1
 801551e:	613b      	str	r3, [r7, #16]
    idx++;
 8015520:	7dfb      	ldrb	r3, [r7, #23]
 8015522:	3301      	adds	r3, #1
 8015524:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8015526:	7dfb      	ldrb	r3, [r7, #23]
 8015528:	68ba      	ldr	r2, [r7, #8]
 801552a:	4413      	add	r3, r2
 801552c:	2200      	movs	r2, #0
 801552e:	701a      	strb	r2, [r3, #0]
    idx++;
 8015530:	7dfb      	ldrb	r3, [r7, #23]
 8015532:	3301      	adds	r3, #1
 8015534:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8015536:	693b      	ldr	r3, [r7, #16]
 8015538:	781b      	ldrb	r3, [r3, #0]
 801553a:	2b00      	cmp	r3, #0
 801553c:	d1e7      	bne.n	801550e <USBD_GetString+0x6a>
 801553e:	e000      	b.n	8015542 <USBD_GetString+0x9e>
    return;
 8015540:	bf00      	nop
  }
}
 8015542:	3718      	adds	r7, #24
 8015544:	46bd      	mov	sp, r7
 8015546:	bd80      	pop	{r7, pc}

08015548 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8015548:	b480      	push	{r7}
 801554a:	b085      	sub	sp, #20
 801554c:	af00      	add	r7, sp, #0
 801554e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8015550:	2300      	movs	r3, #0
 8015552:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8015558:	e005      	b.n	8015566 <USBD_GetLen+0x1e>
  {
    len++;
 801555a:	7bfb      	ldrb	r3, [r7, #15]
 801555c:	3301      	adds	r3, #1
 801555e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8015560:	68bb      	ldr	r3, [r7, #8]
 8015562:	3301      	adds	r3, #1
 8015564:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8015566:	68bb      	ldr	r3, [r7, #8]
 8015568:	781b      	ldrb	r3, [r3, #0]
 801556a:	2b00      	cmp	r3, #0
 801556c:	d1f5      	bne.n	801555a <USBD_GetLen+0x12>
  }

  return len;
 801556e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015570:	4618      	mov	r0, r3
 8015572:	3714      	adds	r7, #20
 8015574:	46bd      	mov	sp, r7
 8015576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801557a:	4770      	bx	lr

0801557c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801557c:	b580      	push	{r7, lr}
 801557e:	b084      	sub	sp, #16
 8015580:	af00      	add	r7, sp, #0
 8015582:	60f8      	str	r0, [r7, #12]
 8015584:	60b9      	str	r1, [r7, #8]
 8015586:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	2202      	movs	r2, #2
 801558c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8015590:	68fb      	ldr	r3, [r7, #12]
 8015592:	687a      	ldr	r2, [r7, #4]
 8015594:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8015596:	68fb      	ldr	r3, [r7, #12]
 8015598:	687a      	ldr	r2, [r7, #4]
 801559a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	68ba      	ldr	r2, [r7, #8]
 80155a0:	2100      	movs	r1, #0
 80155a2:	68f8      	ldr	r0, [r7, #12]
 80155a4:	f000 fcb1 	bl	8015f0a <USBD_LL_Transmit>

  return USBD_OK;
 80155a8:	2300      	movs	r3, #0
}
 80155aa:	4618      	mov	r0, r3
 80155ac:	3710      	adds	r7, #16
 80155ae:	46bd      	mov	sp, r7
 80155b0:	bd80      	pop	{r7, pc}

080155b2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80155b2:	b580      	push	{r7, lr}
 80155b4:	b084      	sub	sp, #16
 80155b6:	af00      	add	r7, sp, #0
 80155b8:	60f8      	str	r0, [r7, #12]
 80155ba:	60b9      	str	r1, [r7, #8]
 80155bc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	68ba      	ldr	r2, [r7, #8]
 80155c2:	2100      	movs	r1, #0
 80155c4:	68f8      	ldr	r0, [r7, #12]
 80155c6:	f000 fca0 	bl	8015f0a <USBD_LL_Transmit>

  return USBD_OK;
 80155ca:	2300      	movs	r3, #0
}
 80155cc:	4618      	mov	r0, r3
 80155ce:	3710      	adds	r7, #16
 80155d0:	46bd      	mov	sp, r7
 80155d2:	bd80      	pop	{r7, pc}

080155d4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80155d4:	b580      	push	{r7, lr}
 80155d6:	b084      	sub	sp, #16
 80155d8:	af00      	add	r7, sp, #0
 80155da:	60f8      	str	r0, [r7, #12]
 80155dc:	60b9      	str	r1, [r7, #8]
 80155de:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80155e0:	68fb      	ldr	r3, [r7, #12]
 80155e2:	2203      	movs	r2, #3
 80155e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80155e8:	68fb      	ldr	r3, [r7, #12]
 80155ea:	687a      	ldr	r2, [r7, #4]
 80155ec:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80155f0:	68fb      	ldr	r3, [r7, #12]
 80155f2:	687a      	ldr	r2, [r7, #4]
 80155f4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	68ba      	ldr	r2, [r7, #8]
 80155fc:	2100      	movs	r1, #0
 80155fe:	68f8      	ldr	r0, [r7, #12]
 8015600:	f000 fca4 	bl	8015f4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8015604:	2300      	movs	r3, #0
}
 8015606:	4618      	mov	r0, r3
 8015608:	3710      	adds	r7, #16
 801560a:	46bd      	mov	sp, r7
 801560c:	bd80      	pop	{r7, pc}

0801560e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801560e:	b580      	push	{r7, lr}
 8015610:	b084      	sub	sp, #16
 8015612:	af00      	add	r7, sp, #0
 8015614:	60f8      	str	r0, [r7, #12]
 8015616:	60b9      	str	r1, [r7, #8]
 8015618:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801561a:	687b      	ldr	r3, [r7, #4]
 801561c:	68ba      	ldr	r2, [r7, #8]
 801561e:	2100      	movs	r1, #0
 8015620:	68f8      	ldr	r0, [r7, #12]
 8015622:	f000 fc93 	bl	8015f4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8015626:	2300      	movs	r3, #0
}
 8015628:	4618      	mov	r0, r3
 801562a:	3710      	adds	r7, #16
 801562c:	46bd      	mov	sp, r7
 801562e:	bd80      	pop	{r7, pc}

08015630 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8015630:	b580      	push	{r7, lr}
 8015632:	b082      	sub	sp, #8
 8015634:	af00      	add	r7, sp, #0
 8015636:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	2204      	movs	r2, #4
 801563c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8015640:	2300      	movs	r3, #0
 8015642:	2200      	movs	r2, #0
 8015644:	2100      	movs	r1, #0
 8015646:	6878      	ldr	r0, [r7, #4]
 8015648:	f000 fc5f 	bl	8015f0a <USBD_LL_Transmit>

  return USBD_OK;
 801564c:	2300      	movs	r3, #0
}
 801564e:	4618      	mov	r0, r3
 8015650:	3708      	adds	r7, #8
 8015652:	46bd      	mov	sp, r7
 8015654:	bd80      	pop	{r7, pc}

08015656 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8015656:	b580      	push	{r7, lr}
 8015658:	b082      	sub	sp, #8
 801565a:	af00      	add	r7, sp, #0
 801565c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801565e:	687b      	ldr	r3, [r7, #4]
 8015660:	2205      	movs	r2, #5
 8015662:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8015666:	2300      	movs	r3, #0
 8015668:	2200      	movs	r2, #0
 801566a:	2100      	movs	r1, #0
 801566c:	6878      	ldr	r0, [r7, #4]
 801566e:	f000 fc6d 	bl	8015f4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8015672:	2300      	movs	r3, #0
}
 8015674:	4618      	mov	r0, r3
 8015676:	3708      	adds	r7, #8
 8015678:	46bd      	mov	sp, r7
 801567a:	bd80      	pop	{r7, pc}

0801567c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 801567c:	b580      	push	{r7, lr}
 801567e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8015680:	2200      	movs	r2, #0
 8015682:	4912      	ldr	r1, [pc, #72]	@ (80156cc <MX_USB_Device_Init+0x50>)
 8015684:	4812      	ldr	r0, [pc, #72]	@ (80156d0 <MX_USB_Device_Init+0x54>)
 8015686:	f7fe fd43 	bl	8014110 <USBD_Init>
 801568a:	4603      	mov	r3, r0
 801568c:	2b00      	cmp	r3, #0
 801568e:	d001      	beq.n	8015694 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8015690:	f7f2 ff93 	bl	80085ba <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8015694:	490f      	ldr	r1, [pc, #60]	@ (80156d4 <MX_USB_Device_Init+0x58>)
 8015696:	480e      	ldr	r0, [pc, #56]	@ (80156d0 <MX_USB_Device_Init+0x54>)
 8015698:	f7fe fd78 	bl	801418c <USBD_RegisterClass>
 801569c:	4603      	mov	r3, r0
 801569e:	2b00      	cmp	r3, #0
 80156a0:	d001      	beq.n	80156a6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80156a2:	f7f2 ff8a 	bl	80085ba <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80156a6:	490c      	ldr	r1, [pc, #48]	@ (80156d8 <MX_USB_Device_Init+0x5c>)
 80156a8:	4809      	ldr	r0, [pc, #36]	@ (80156d0 <MX_USB_Device_Init+0x54>)
 80156aa:	f7fe fca1 	bl	8013ff0 <USBD_CDC_RegisterInterface>
 80156ae:	4603      	mov	r3, r0
 80156b0:	2b00      	cmp	r3, #0
 80156b2:	d001      	beq.n	80156b8 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80156b4:	f7f2 ff81 	bl	80085ba <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80156b8:	4805      	ldr	r0, [pc, #20]	@ (80156d0 <MX_USB_Device_Init+0x54>)
 80156ba:	f7fe fdab 	bl	8014214 <USBD_Start>
 80156be:	4603      	mov	r3, r0
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	d001      	beq.n	80156c8 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80156c4:	f7f2 ff79 	bl	80085ba <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80156c8:	bf00      	nop
 80156ca:	bd80      	pop	{r7, pc}
 80156cc:	200000e4 	.word	0x200000e4
 80156d0:	200007e4 	.word	0x200007e4
 80156d4:	20000050 	.word	0x20000050
 80156d8:	200000d0 	.word	0x200000d0

080156dc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80156dc:	b580      	push	{r7, lr}
 80156de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80156e0:	2200      	movs	r2, #0
 80156e2:	4905      	ldr	r1, [pc, #20]	@ (80156f8 <CDC_Init_FS+0x1c>)
 80156e4:	4805      	ldr	r0, [pc, #20]	@ (80156fc <CDC_Init_FS+0x20>)
 80156e6:	f7fe fc9d 	bl	8014024 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80156ea:	4905      	ldr	r1, [pc, #20]	@ (8015700 <CDC_Init_FS+0x24>)
 80156ec:	4803      	ldr	r0, [pc, #12]	@ (80156fc <CDC_Init_FS+0x20>)
 80156ee:	f7fe fcbb 	bl	8014068 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80156f2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80156f4:	4618      	mov	r0, r3
 80156f6:	bd80      	pop	{r7, pc}
 80156f8:	200012c0 	.word	0x200012c0
 80156fc:	200007e4 	.word	0x200007e4
 8015700:	20000ac0 	.word	0x20000ac0

08015704 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8015704:	b480      	push	{r7}
 8015706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8015708:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801570a:	4618      	mov	r0, r3
 801570c:	46bd      	mov	sp, r7
 801570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015712:	4770      	bx	lr

08015714 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8015714:	b480      	push	{r7}
 8015716:	b083      	sub	sp, #12
 8015718:	af00      	add	r7, sp, #0
 801571a:	4603      	mov	r3, r0
 801571c:	6039      	str	r1, [r7, #0]
 801571e:	71fb      	strb	r3, [r7, #7]
 8015720:	4613      	mov	r3, r2
 8015722:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8015724:	79fb      	ldrb	r3, [r7, #7]
 8015726:	2b23      	cmp	r3, #35	@ 0x23
 8015728:	d84a      	bhi.n	80157c0 <CDC_Control_FS+0xac>
 801572a:	a201      	add	r2, pc, #4	@ (adr r2, 8015730 <CDC_Control_FS+0x1c>)
 801572c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015730:	080157c1 	.word	0x080157c1
 8015734:	080157c1 	.word	0x080157c1
 8015738:	080157c1 	.word	0x080157c1
 801573c:	080157c1 	.word	0x080157c1
 8015740:	080157c1 	.word	0x080157c1
 8015744:	080157c1 	.word	0x080157c1
 8015748:	080157c1 	.word	0x080157c1
 801574c:	080157c1 	.word	0x080157c1
 8015750:	080157c1 	.word	0x080157c1
 8015754:	080157c1 	.word	0x080157c1
 8015758:	080157c1 	.word	0x080157c1
 801575c:	080157c1 	.word	0x080157c1
 8015760:	080157c1 	.word	0x080157c1
 8015764:	080157c1 	.word	0x080157c1
 8015768:	080157c1 	.word	0x080157c1
 801576c:	080157c1 	.word	0x080157c1
 8015770:	080157c1 	.word	0x080157c1
 8015774:	080157c1 	.word	0x080157c1
 8015778:	080157c1 	.word	0x080157c1
 801577c:	080157c1 	.word	0x080157c1
 8015780:	080157c1 	.word	0x080157c1
 8015784:	080157c1 	.word	0x080157c1
 8015788:	080157c1 	.word	0x080157c1
 801578c:	080157c1 	.word	0x080157c1
 8015790:	080157c1 	.word	0x080157c1
 8015794:	080157c1 	.word	0x080157c1
 8015798:	080157c1 	.word	0x080157c1
 801579c:	080157c1 	.word	0x080157c1
 80157a0:	080157c1 	.word	0x080157c1
 80157a4:	080157c1 	.word	0x080157c1
 80157a8:	080157c1 	.word	0x080157c1
 80157ac:	080157c1 	.word	0x080157c1
 80157b0:	080157c1 	.word	0x080157c1
 80157b4:	080157c1 	.word	0x080157c1
 80157b8:	080157c1 	.word	0x080157c1
 80157bc:	080157c1 	.word	0x080157c1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80157c0:	bf00      	nop
  }

  return (USBD_OK);
 80157c2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80157c4:	4618      	mov	r0, r3
 80157c6:	370c      	adds	r7, #12
 80157c8:	46bd      	mov	sp, r7
 80157ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157ce:	4770      	bx	lr

080157d0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80157d0:	b580      	push	{r7, lr}
 80157d2:	b082      	sub	sp, #8
 80157d4:	af00      	add	r7, sp, #0
 80157d6:	6078      	str	r0, [r7, #4]
 80157d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80157da:	6879      	ldr	r1, [r7, #4]
 80157dc:	4805      	ldr	r0, [pc, #20]	@ (80157f4 <CDC_Receive_FS+0x24>)
 80157de:	f7fe fc43 	bl	8014068 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80157e2:	4804      	ldr	r0, [pc, #16]	@ (80157f4 <CDC_Receive_FS+0x24>)
 80157e4:	f7fe fc5e 	bl	80140a4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80157e8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80157ea:	4618      	mov	r0, r3
 80157ec:	3708      	adds	r7, #8
 80157ee:	46bd      	mov	sp, r7
 80157f0:	bd80      	pop	{r7, pc}
 80157f2:	bf00      	nop
 80157f4:	200007e4 	.word	0x200007e4

080157f8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80157f8:	b480      	push	{r7}
 80157fa:	b087      	sub	sp, #28
 80157fc:	af00      	add	r7, sp, #0
 80157fe:	60f8      	str	r0, [r7, #12]
 8015800:	60b9      	str	r1, [r7, #8]
 8015802:	4613      	mov	r3, r2
 8015804:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8015806:	2300      	movs	r3, #0
 8015808:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801580a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801580e:	4618      	mov	r0, r3
 8015810:	371c      	adds	r7, #28
 8015812:	46bd      	mov	sp, r7
 8015814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015818:	4770      	bx	lr
	...

0801581c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801581c:	b480      	push	{r7}
 801581e:	b083      	sub	sp, #12
 8015820:	af00      	add	r7, sp, #0
 8015822:	4603      	mov	r3, r0
 8015824:	6039      	str	r1, [r7, #0]
 8015826:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8015828:	683b      	ldr	r3, [r7, #0]
 801582a:	2212      	movs	r2, #18
 801582c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801582e:	4b03      	ldr	r3, [pc, #12]	@ (801583c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8015830:	4618      	mov	r0, r3
 8015832:	370c      	adds	r7, #12
 8015834:	46bd      	mov	sp, r7
 8015836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801583a:	4770      	bx	lr
 801583c:	20000104 	.word	0x20000104

08015840 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015840:	b480      	push	{r7}
 8015842:	b083      	sub	sp, #12
 8015844:	af00      	add	r7, sp, #0
 8015846:	4603      	mov	r3, r0
 8015848:	6039      	str	r1, [r7, #0]
 801584a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801584c:	683b      	ldr	r3, [r7, #0]
 801584e:	2204      	movs	r2, #4
 8015850:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8015852:	4b03      	ldr	r3, [pc, #12]	@ (8015860 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8015854:	4618      	mov	r0, r3
 8015856:	370c      	adds	r7, #12
 8015858:	46bd      	mov	sp, r7
 801585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801585e:	4770      	bx	lr
 8015860:	20000118 	.word	0x20000118

08015864 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015864:	b580      	push	{r7, lr}
 8015866:	b082      	sub	sp, #8
 8015868:	af00      	add	r7, sp, #0
 801586a:	4603      	mov	r3, r0
 801586c:	6039      	str	r1, [r7, #0]
 801586e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015870:	79fb      	ldrb	r3, [r7, #7]
 8015872:	2b00      	cmp	r3, #0
 8015874:	d105      	bne.n	8015882 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8015876:	683a      	ldr	r2, [r7, #0]
 8015878:	4907      	ldr	r1, [pc, #28]	@ (8015898 <USBD_CDC_ProductStrDescriptor+0x34>)
 801587a:	4808      	ldr	r0, [pc, #32]	@ (801589c <USBD_CDC_ProductStrDescriptor+0x38>)
 801587c:	f7ff fe12 	bl	80154a4 <USBD_GetString>
 8015880:	e004      	b.n	801588c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8015882:	683a      	ldr	r2, [r7, #0]
 8015884:	4904      	ldr	r1, [pc, #16]	@ (8015898 <USBD_CDC_ProductStrDescriptor+0x34>)
 8015886:	4805      	ldr	r0, [pc, #20]	@ (801589c <USBD_CDC_ProductStrDescriptor+0x38>)
 8015888:	f7ff fe0c 	bl	80154a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 801588c:	4b02      	ldr	r3, [pc, #8]	@ (8015898 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 801588e:	4618      	mov	r0, r3
 8015890:	3708      	adds	r7, #8
 8015892:	46bd      	mov	sp, r7
 8015894:	bd80      	pop	{r7, pc}
 8015896:	bf00      	nop
 8015898:	20001ac0 	.word	0x20001ac0
 801589c:	0801aa70 	.word	0x0801aa70

080158a0 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80158a0:	b580      	push	{r7, lr}
 80158a2:	b082      	sub	sp, #8
 80158a4:	af00      	add	r7, sp, #0
 80158a6:	4603      	mov	r3, r0
 80158a8:	6039      	str	r1, [r7, #0]
 80158aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80158ac:	683a      	ldr	r2, [r7, #0]
 80158ae:	4904      	ldr	r1, [pc, #16]	@ (80158c0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80158b0:	4804      	ldr	r0, [pc, #16]	@ (80158c4 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80158b2:	f7ff fdf7 	bl	80154a4 <USBD_GetString>
  return USBD_StrDesc;
 80158b6:	4b02      	ldr	r3, [pc, #8]	@ (80158c0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80158b8:	4618      	mov	r0, r3
 80158ba:	3708      	adds	r7, #8
 80158bc:	46bd      	mov	sp, r7
 80158be:	bd80      	pop	{r7, pc}
 80158c0:	20001ac0 	.word	0x20001ac0
 80158c4:	0801aa88 	.word	0x0801aa88

080158c8 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80158c8:	b580      	push	{r7, lr}
 80158ca:	b082      	sub	sp, #8
 80158cc:	af00      	add	r7, sp, #0
 80158ce:	4603      	mov	r3, r0
 80158d0:	6039      	str	r1, [r7, #0]
 80158d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80158d4:	683b      	ldr	r3, [r7, #0]
 80158d6:	221a      	movs	r2, #26
 80158d8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80158da:	f000 f843 	bl	8015964 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80158de:	4b02      	ldr	r3, [pc, #8]	@ (80158e8 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80158e0:	4618      	mov	r0, r3
 80158e2:	3708      	adds	r7, #8
 80158e4:	46bd      	mov	sp, r7
 80158e6:	bd80      	pop	{r7, pc}
 80158e8:	2000011c 	.word	0x2000011c

080158ec <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80158ec:	b580      	push	{r7, lr}
 80158ee:	b082      	sub	sp, #8
 80158f0:	af00      	add	r7, sp, #0
 80158f2:	4603      	mov	r3, r0
 80158f4:	6039      	str	r1, [r7, #0]
 80158f6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80158f8:	79fb      	ldrb	r3, [r7, #7]
 80158fa:	2b00      	cmp	r3, #0
 80158fc:	d105      	bne.n	801590a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80158fe:	683a      	ldr	r2, [r7, #0]
 8015900:	4907      	ldr	r1, [pc, #28]	@ (8015920 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8015902:	4808      	ldr	r0, [pc, #32]	@ (8015924 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8015904:	f7ff fdce 	bl	80154a4 <USBD_GetString>
 8015908:	e004      	b.n	8015914 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801590a:	683a      	ldr	r2, [r7, #0]
 801590c:	4904      	ldr	r1, [pc, #16]	@ (8015920 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801590e:	4805      	ldr	r0, [pc, #20]	@ (8015924 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8015910:	f7ff fdc8 	bl	80154a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015914:	4b02      	ldr	r3, [pc, #8]	@ (8015920 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8015916:	4618      	mov	r0, r3
 8015918:	3708      	adds	r7, #8
 801591a:	46bd      	mov	sp, r7
 801591c:	bd80      	pop	{r7, pc}
 801591e:	bf00      	nop
 8015920:	20001ac0 	.word	0x20001ac0
 8015924:	0801aa9c 	.word	0x0801aa9c

08015928 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015928:	b580      	push	{r7, lr}
 801592a:	b082      	sub	sp, #8
 801592c:	af00      	add	r7, sp, #0
 801592e:	4603      	mov	r3, r0
 8015930:	6039      	str	r1, [r7, #0]
 8015932:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015934:	79fb      	ldrb	r3, [r7, #7]
 8015936:	2b00      	cmp	r3, #0
 8015938:	d105      	bne.n	8015946 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801593a:	683a      	ldr	r2, [r7, #0]
 801593c:	4907      	ldr	r1, [pc, #28]	@ (801595c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801593e:	4808      	ldr	r0, [pc, #32]	@ (8015960 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8015940:	f7ff fdb0 	bl	80154a4 <USBD_GetString>
 8015944:	e004      	b.n	8015950 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8015946:	683a      	ldr	r2, [r7, #0]
 8015948:	4904      	ldr	r1, [pc, #16]	@ (801595c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801594a:	4805      	ldr	r0, [pc, #20]	@ (8015960 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 801594c:	f7ff fdaa 	bl	80154a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015950:	4b02      	ldr	r3, [pc, #8]	@ (801595c <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8015952:	4618      	mov	r0, r3
 8015954:	3708      	adds	r7, #8
 8015956:	46bd      	mov	sp, r7
 8015958:	bd80      	pop	{r7, pc}
 801595a:	bf00      	nop
 801595c:	20001ac0 	.word	0x20001ac0
 8015960:	0801aaa8 	.word	0x0801aaa8

08015964 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8015964:	b580      	push	{r7, lr}
 8015966:	b084      	sub	sp, #16
 8015968:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801596a:	4b0f      	ldr	r3, [pc, #60]	@ (80159a8 <Get_SerialNum+0x44>)
 801596c:	681b      	ldr	r3, [r3, #0]
 801596e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8015970:	4b0e      	ldr	r3, [pc, #56]	@ (80159ac <Get_SerialNum+0x48>)
 8015972:	681b      	ldr	r3, [r3, #0]
 8015974:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8015976:	4b0e      	ldr	r3, [pc, #56]	@ (80159b0 <Get_SerialNum+0x4c>)
 8015978:	681b      	ldr	r3, [r3, #0]
 801597a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801597c:	68fa      	ldr	r2, [r7, #12]
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	4413      	add	r3, r2
 8015982:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8015984:	68fb      	ldr	r3, [r7, #12]
 8015986:	2b00      	cmp	r3, #0
 8015988:	d009      	beq.n	801599e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801598a:	2208      	movs	r2, #8
 801598c:	4909      	ldr	r1, [pc, #36]	@ (80159b4 <Get_SerialNum+0x50>)
 801598e:	68f8      	ldr	r0, [r7, #12]
 8015990:	f000 f814 	bl	80159bc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8015994:	2204      	movs	r2, #4
 8015996:	4908      	ldr	r1, [pc, #32]	@ (80159b8 <Get_SerialNum+0x54>)
 8015998:	68b8      	ldr	r0, [r7, #8]
 801599a:	f000 f80f 	bl	80159bc <IntToUnicode>
  }
}
 801599e:	bf00      	nop
 80159a0:	3710      	adds	r7, #16
 80159a2:	46bd      	mov	sp, r7
 80159a4:	bd80      	pop	{r7, pc}
 80159a6:	bf00      	nop
 80159a8:	1fff7590 	.word	0x1fff7590
 80159ac:	1fff7594 	.word	0x1fff7594
 80159b0:	1fff7598 	.word	0x1fff7598
 80159b4:	2000011e 	.word	0x2000011e
 80159b8:	2000012e 	.word	0x2000012e

080159bc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80159bc:	b480      	push	{r7}
 80159be:	b087      	sub	sp, #28
 80159c0:	af00      	add	r7, sp, #0
 80159c2:	60f8      	str	r0, [r7, #12]
 80159c4:	60b9      	str	r1, [r7, #8]
 80159c6:	4613      	mov	r3, r2
 80159c8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80159ca:	2300      	movs	r3, #0
 80159cc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80159ce:	2300      	movs	r3, #0
 80159d0:	75fb      	strb	r3, [r7, #23]
 80159d2:	e027      	b.n	8015a24 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80159d4:	68fb      	ldr	r3, [r7, #12]
 80159d6:	0f1b      	lsrs	r3, r3, #28
 80159d8:	2b09      	cmp	r3, #9
 80159da:	d80b      	bhi.n	80159f4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80159dc:	68fb      	ldr	r3, [r7, #12]
 80159de:	0f1b      	lsrs	r3, r3, #28
 80159e0:	b2da      	uxtb	r2, r3
 80159e2:	7dfb      	ldrb	r3, [r7, #23]
 80159e4:	005b      	lsls	r3, r3, #1
 80159e6:	4619      	mov	r1, r3
 80159e8:	68bb      	ldr	r3, [r7, #8]
 80159ea:	440b      	add	r3, r1
 80159ec:	3230      	adds	r2, #48	@ 0x30
 80159ee:	b2d2      	uxtb	r2, r2
 80159f0:	701a      	strb	r2, [r3, #0]
 80159f2:	e00a      	b.n	8015a0a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80159f4:	68fb      	ldr	r3, [r7, #12]
 80159f6:	0f1b      	lsrs	r3, r3, #28
 80159f8:	b2da      	uxtb	r2, r3
 80159fa:	7dfb      	ldrb	r3, [r7, #23]
 80159fc:	005b      	lsls	r3, r3, #1
 80159fe:	4619      	mov	r1, r3
 8015a00:	68bb      	ldr	r3, [r7, #8]
 8015a02:	440b      	add	r3, r1
 8015a04:	3237      	adds	r2, #55	@ 0x37
 8015a06:	b2d2      	uxtb	r2, r2
 8015a08:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8015a0a:	68fb      	ldr	r3, [r7, #12]
 8015a0c:	011b      	lsls	r3, r3, #4
 8015a0e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8015a10:	7dfb      	ldrb	r3, [r7, #23]
 8015a12:	005b      	lsls	r3, r3, #1
 8015a14:	3301      	adds	r3, #1
 8015a16:	68ba      	ldr	r2, [r7, #8]
 8015a18:	4413      	add	r3, r2
 8015a1a:	2200      	movs	r2, #0
 8015a1c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8015a1e:	7dfb      	ldrb	r3, [r7, #23]
 8015a20:	3301      	adds	r3, #1
 8015a22:	75fb      	strb	r3, [r7, #23]
 8015a24:	7dfa      	ldrb	r2, [r7, #23]
 8015a26:	79fb      	ldrb	r3, [r7, #7]
 8015a28:	429a      	cmp	r2, r3
 8015a2a:	d3d3      	bcc.n	80159d4 <IntToUnicode+0x18>
  }
}
 8015a2c:	bf00      	nop
 8015a2e:	bf00      	nop
 8015a30:	371c      	adds	r7, #28
 8015a32:	46bd      	mov	sp, r7
 8015a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a38:	4770      	bx	lr

08015a3a <LL_AHB2_GRP1_EnableClock>:
{
 8015a3a:	b480      	push	{r7}
 8015a3c:	b085      	sub	sp, #20
 8015a3e:	af00      	add	r7, sp, #0
 8015a40:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8015a42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8015a46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015a48:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	4313      	orrs	r3, r2
 8015a50:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8015a52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8015a56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015a58:	687b      	ldr	r3, [r7, #4]
 8015a5a:	4013      	ands	r3, r2
 8015a5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8015a5e:	68fb      	ldr	r3, [r7, #12]
}
 8015a60:	bf00      	nop
 8015a62:	3714      	adds	r7, #20
 8015a64:	46bd      	mov	sp, r7
 8015a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a6a:	4770      	bx	lr

08015a6c <LL_APB1_GRP1_EnableClock>:
{
 8015a6c:	b480      	push	{r7}
 8015a6e:	b085      	sub	sp, #20
 8015a70:	af00      	add	r7, sp, #0
 8015a72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8015a74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8015a78:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015a7a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	4313      	orrs	r3, r2
 8015a82:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8015a84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8015a88:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015a8a:	687b      	ldr	r3, [r7, #4]
 8015a8c:	4013      	ands	r3, r2
 8015a8e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8015a90:	68fb      	ldr	r3, [r7, #12]
}
 8015a92:	bf00      	nop
 8015a94:	3714      	adds	r7, #20
 8015a96:	46bd      	mov	sp, r7
 8015a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a9c:	4770      	bx	lr
	...

08015aa0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015aa0:	b580      	push	{r7, lr}
 8015aa2:	b088      	sub	sp, #32
 8015aa4:	af00      	add	r7, sp, #0
 8015aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015aa8:	f107 030c 	add.w	r3, r7, #12
 8015aac:	2200      	movs	r2, #0
 8015aae:	601a      	str	r2, [r3, #0]
 8015ab0:	605a      	str	r2, [r3, #4]
 8015ab2:	609a      	str	r2, [r3, #8]
 8015ab4:	60da      	str	r2, [r3, #12]
 8015ab6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	681b      	ldr	r3, [r3, #0]
 8015abc:	4a17      	ldr	r2, [pc, #92]	@ (8015b1c <HAL_PCD_MspInit+0x7c>)
 8015abe:	4293      	cmp	r3, r2
 8015ac0:	d128      	bne.n	8015b14 <HAL_PCD_MspInit+0x74>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015ac2:	2001      	movs	r0, #1
 8015ac4:	f7ff ffb9 	bl	8015a3a <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 8015ac8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8015acc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015ace:	2302      	movs	r3, #2
 8015ad0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015ad2:	2300      	movs	r3, #0
 8015ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015ad6:	2300      	movs	r3, #0
 8015ad8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8015ada:	230a      	movs	r3, #10
 8015adc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015ade:	f107 030c 	add.w	r3, r7, #12
 8015ae2:	4619      	mov	r1, r3
 8015ae4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8015ae8:	f7f5 f918 	bl	800ad1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8015aec:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8015af0:	f7ff ffbc 	bl	8015a6c <LL_APB1_GRP1_EnableClock>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 0, 0);
 8015af4:	2200      	movs	r2, #0
 8015af6:	2100      	movs	r1, #0
 8015af8:	2013      	movs	r0, #19
 8015afa:	f7f4 fdf8 	bl	800a6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 8015afe:	2013      	movs	r0, #19
 8015b00:	f7f4 fe0f 	bl	800a722 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8015b04:	2200      	movs	r2, #0
 8015b06:	2100      	movs	r1, #0
 8015b08:	2014      	movs	r0, #20
 8015b0a:	f7f4 fdf0 	bl	800a6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8015b0e:	2014      	movs	r0, #20
 8015b10:	f7f4 fe07 	bl	800a722 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8015b14:	bf00      	nop
 8015b16:	3720      	adds	r7, #32
 8015b18:	46bd      	mov	sp, r7
 8015b1a:	bd80      	pop	{r7, pc}
 8015b1c:	40006800 	.word	0x40006800

08015b20 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b20:	b580      	push	{r7, lr}
 8015b22:	b082      	sub	sp, #8
 8015b24:	af00      	add	r7, sp, #0
 8015b26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8015b2e:	687b      	ldr	r3, [r7, #4]
 8015b30:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8015b34:	4619      	mov	r1, r3
 8015b36:	4610      	mov	r0, r2
 8015b38:	f7fe fbb9 	bl	80142ae <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8015b3c:	bf00      	nop
 8015b3e:	3708      	adds	r7, #8
 8015b40:	46bd      	mov	sp, r7
 8015b42:	bd80      	pop	{r7, pc}

08015b44 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b44:	b580      	push	{r7, lr}
 8015b46:	b082      	sub	sp, #8
 8015b48:	af00      	add	r7, sp, #0
 8015b4a:	6078      	str	r0, [r7, #4]
 8015b4c:	460b      	mov	r3, r1
 8015b4e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8015b56:	78fa      	ldrb	r2, [r7, #3]
 8015b58:	6879      	ldr	r1, [r7, #4]
 8015b5a:	4613      	mov	r3, r2
 8015b5c:	009b      	lsls	r3, r3, #2
 8015b5e:	4413      	add	r3, r2
 8015b60:	00db      	lsls	r3, r3, #3
 8015b62:	440b      	add	r3, r1
 8015b64:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015b68:	681a      	ldr	r2, [r3, #0]
 8015b6a:	78fb      	ldrb	r3, [r7, #3]
 8015b6c:	4619      	mov	r1, r3
 8015b6e:	f7fe fbf3 	bl	8014358 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8015b72:	bf00      	nop
 8015b74:	3708      	adds	r7, #8
 8015b76:	46bd      	mov	sp, r7
 8015b78:	bd80      	pop	{r7, pc}

08015b7a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015b7a:	b580      	push	{r7, lr}
 8015b7c:	b082      	sub	sp, #8
 8015b7e:	af00      	add	r7, sp, #0
 8015b80:	6078      	str	r0, [r7, #4]
 8015b82:	460b      	mov	r3, r1
 8015b84:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8015b86:	687b      	ldr	r3, [r7, #4]
 8015b88:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8015b8c:	78fa      	ldrb	r2, [r7, #3]
 8015b8e:	6879      	ldr	r1, [r7, #4]
 8015b90:	4613      	mov	r3, r2
 8015b92:	009b      	lsls	r3, r3, #2
 8015b94:	4413      	add	r3, r2
 8015b96:	00db      	lsls	r3, r3, #3
 8015b98:	440b      	add	r3, r1
 8015b9a:	3324      	adds	r3, #36	@ 0x24
 8015b9c:	681a      	ldr	r2, [r3, #0]
 8015b9e:	78fb      	ldrb	r3, [r7, #3]
 8015ba0:	4619      	mov	r1, r3
 8015ba2:	f7fe fc8c 	bl	80144be <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8015ba6:	bf00      	nop
 8015ba8:	3708      	adds	r7, #8
 8015baa:	46bd      	mov	sp, r7
 8015bac:	bd80      	pop	{r7, pc}

08015bae <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015bae:	b580      	push	{r7, lr}
 8015bb0:	b082      	sub	sp, #8
 8015bb2:	af00      	add	r7, sp, #0
 8015bb4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8015bb6:	687b      	ldr	r3, [r7, #4]
 8015bb8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015bbc:	4618      	mov	r0, r3
 8015bbe:	f7fe fdc6 	bl	801474e <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8015bc2:	bf00      	nop
 8015bc4:	3708      	adds	r7, #8
 8015bc6:	46bd      	mov	sp, r7
 8015bc8:	bd80      	pop	{r7, pc}

08015bca <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015bca:	b580      	push	{r7, lr}
 8015bcc:	b084      	sub	sp, #16
 8015bce:	af00      	add	r7, sp, #0
 8015bd0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8015bd2:	2301      	movs	r3, #1
 8015bd4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	795b      	ldrb	r3, [r3, #5]
 8015bda:	2b02      	cmp	r3, #2
 8015bdc:	d001      	beq.n	8015be2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8015bde:	f7f2 fcec 	bl	80085ba <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015be8:	7bfa      	ldrb	r2, [r7, #15]
 8015bea:	4611      	mov	r1, r2
 8015bec:	4618      	mov	r0, r3
 8015bee:	f7fe fd6a 	bl	80146c6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8015bf2:	687b      	ldr	r3, [r7, #4]
 8015bf4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015bf8:	4618      	mov	r0, r3
 8015bfa:	f7fe fd12 	bl	8014622 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8015bfe:	bf00      	nop
 8015c00:	3710      	adds	r7, #16
 8015c02:	46bd      	mov	sp, r7
 8015c04:	bd80      	pop	{r7, pc}
	...

08015c08 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015c08:	b580      	push	{r7, lr}
 8015c0a:	b082      	sub	sp, #8
 8015c0c:	af00      	add	r7, sp, #0
 8015c0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8015c10:	687b      	ldr	r3, [r7, #4]
 8015c12:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015c16:	4618      	mov	r0, r3
 8015c18:	f7fe fd65 	bl	80146e6 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	7a5b      	ldrb	r3, [r3, #9]
 8015c20:	2b00      	cmp	r3, #0
 8015c22:	d005      	beq.n	8015c30 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015c24:	4b04      	ldr	r3, [pc, #16]	@ (8015c38 <HAL_PCD_SuspendCallback+0x30>)
 8015c26:	691b      	ldr	r3, [r3, #16]
 8015c28:	4a03      	ldr	r2, [pc, #12]	@ (8015c38 <HAL_PCD_SuspendCallback+0x30>)
 8015c2a:	f043 0306 	orr.w	r3, r3, #6
 8015c2e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8015c30:	bf00      	nop
 8015c32:	3708      	adds	r7, #8
 8015c34:	46bd      	mov	sp, r7
 8015c36:	bd80      	pop	{r7, pc}
 8015c38:	e000ed00 	.word	0xe000ed00

08015c3c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015c3c:	b580      	push	{r7, lr}
 8015c3e:	b082      	sub	sp, #8
 8015c40:	af00      	add	r7, sp, #0
 8015c42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8015c44:	687b      	ldr	r3, [r7, #4]
 8015c46:	7a5b      	ldrb	r3, [r3, #9]
 8015c48:	2b00      	cmp	r3, #0
 8015c4a:	d007      	beq.n	8015c5c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015c4c:	4b08      	ldr	r3, [pc, #32]	@ (8015c70 <HAL_PCD_ResumeCallback+0x34>)
 8015c4e:	691b      	ldr	r3, [r3, #16]
 8015c50:	4a07      	ldr	r2, [pc, #28]	@ (8015c70 <HAL_PCD_ResumeCallback+0x34>)
 8015c52:	f023 0306 	bic.w	r3, r3, #6
 8015c56:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8015c58:	f000 f9fa 	bl	8016050 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015c62:	4618      	mov	r0, r3
 8015c64:	f7fe fd5b 	bl	801471e <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8015c68:	bf00      	nop
 8015c6a:	3708      	adds	r7, #8
 8015c6c:	46bd      	mov	sp, r7
 8015c6e:	bd80      	pop	{r7, pc}
 8015c70:	e000ed00 	.word	0xe000ed00

08015c74 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015c74:	b580      	push	{r7, lr}
 8015c76:	b082      	sub	sp, #8
 8015c78:	af00      	add	r7, sp, #0
 8015c7a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8015c7c:	4a2c      	ldr	r2, [pc, #176]	@ (8015d30 <USBD_LL_Init+0xbc>)
 8015c7e:	687b      	ldr	r3, [r7, #4]
 8015c80:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	4a2a      	ldr	r2, [pc, #168]	@ (8015d30 <USBD_LL_Init+0xbc>)
 8015c88:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8015c8c:	f7f8 fb00 	bl	800e290 <HAL_PWREx_EnableVddUSB>

  hpcd_USB_FS.Instance = USB;
 8015c90:	4b27      	ldr	r3, [pc, #156]	@ (8015d30 <USBD_LL_Init+0xbc>)
 8015c92:	4a28      	ldr	r2, [pc, #160]	@ (8015d34 <USBD_LL_Init+0xc0>)
 8015c94:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8015c96:	4b26      	ldr	r3, [pc, #152]	@ (8015d30 <USBD_LL_Init+0xbc>)
 8015c98:	2208      	movs	r2, #8
 8015c9a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8015c9c:	4b24      	ldr	r3, [pc, #144]	@ (8015d30 <USBD_LL_Init+0xbc>)
 8015c9e:	2202      	movs	r2, #2
 8015ca0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8015ca2:	4b23      	ldr	r3, [pc, #140]	@ (8015d30 <USBD_LL_Init+0xbc>)
 8015ca4:	2202      	movs	r2, #2
 8015ca6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8015ca8:	4b21      	ldr	r3, [pc, #132]	@ (8015d30 <USBD_LL_Init+0xbc>)
 8015caa:	2200      	movs	r2, #0
 8015cac:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8015cae:	4b20      	ldr	r3, [pc, #128]	@ (8015d30 <USBD_LL_Init+0xbc>)
 8015cb0:	2200      	movs	r2, #0
 8015cb2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8015cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8015d30 <USBD_LL_Init+0xbc>)
 8015cb6:	2200      	movs	r2, #0
 8015cb8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8015cba:	4b1d      	ldr	r3, [pc, #116]	@ (8015d30 <USBD_LL_Init+0xbc>)
 8015cbc:	2200      	movs	r2, #0
 8015cbe:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8015cc0:	481b      	ldr	r0, [pc, #108]	@ (8015d30 <USBD_LL_Init+0xbc>)
 8015cc2:	f7f6 fd94 	bl	800c7ee <HAL_PCD_Init>
 8015cc6:	4603      	mov	r3, r0
 8015cc8:	2b00      	cmp	r3, #0
 8015cca:	d001      	beq.n	8015cd0 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8015ccc:	f7f2 fc75 	bl	80085ba <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015cd6:	2318      	movs	r3, #24
 8015cd8:	2200      	movs	r2, #0
 8015cda:	2100      	movs	r1, #0
 8015cdc:	f7f8 fa4d 	bl	800e17a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015ce6:	2358      	movs	r3, #88	@ 0x58
 8015ce8:	2200      	movs	r2, #0
 8015cea:	2180      	movs	r1, #128	@ 0x80
 8015cec:	f7f8 fa45 	bl	800e17a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8015cf0:	687b      	ldr	r3, [r7, #4]
 8015cf2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015cf6:	23c0      	movs	r3, #192	@ 0xc0
 8015cf8:	2200      	movs	r2, #0
 8015cfa:	2181      	movs	r1, #129	@ 0x81
 8015cfc:	f7f8 fa3d 	bl	800e17a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015d06:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8015d0a:	2200      	movs	r2, #0
 8015d0c:	2101      	movs	r1, #1
 8015d0e:	f7f8 fa34 	bl	800e17a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8015d12:	687b      	ldr	r3, [r7, #4]
 8015d14:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015d18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8015d1c:	2200      	movs	r2, #0
 8015d1e:	2182      	movs	r1, #130	@ 0x82
 8015d20:	f7f8 fa2b 	bl	800e17a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8015d24:	2300      	movs	r3, #0
}
 8015d26:	4618      	mov	r0, r3
 8015d28:	3708      	adds	r7, #8
 8015d2a:	46bd      	mov	sp, r7
 8015d2c:	bd80      	pop	{r7, pc}
 8015d2e:	bf00      	nop
 8015d30:	20001cc0 	.word	0x20001cc0
 8015d34:	40006800 	.word	0x40006800

08015d38 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8015d38:	b580      	push	{r7, lr}
 8015d3a:	b084      	sub	sp, #16
 8015d3c:	af00      	add	r7, sp, #0
 8015d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015d40:	2300      	movs	r3, #0
 8015d42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015d44:	2300      	movs	r3, #0
 8015d46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015d4e:	4618      	mov	r0, r3
 8015d50:	f7f6 fe1b 	bl	800c98a <HAL_PCD_Start>
 8015d54:	4603      	mov	r3, r0
 8015d56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015d58:	7bfb      	ldrb	r3, [r7, #15]
 8015d5a:	4618      	mov	r0, r3
 8015d5c:	f000 f97e 	bl	801605c <USBD_Get_USB_Status>
 8015d60:	4603      	mov	r3, r0
 8015d62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015d64:	7bbb      	ldrb	r3, [r7, #14]
}
 8015d66:	4618      	mov	r0, r3
 8015d68:	3710      	adds	r7, #16
 8015d6a:	46bd      	mov	sp, r7
 8015d6c:	bd80      	pop	{r7, pc}

08015d6e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8015d6e:	b580      	push	{r7, lr}
 8015d70:	b084      	sub	sp, #16
 8015d72:	af00      	add	r7, sp, #0
 8015d74:	6078      	str	r0, [r7, #4]
 8015d76:	4608      	mov	r0, r1
 8015d78:	4611      	mov	r1, r2
 8015d7a:	461a      	mov	r2, r3
 8015d7c:	4603      	mov	r3, r0
 8015d7e:	70fb      	strb	r3, [r7, #3]
 8015d80:	460b      	mov	r3, r1
 8015d82:	70bb      	strb	r3, [r7, #2]
 8015d84:	4613      	mov	r3, r2
 8015d86:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015d88:	2300      	movs	r3, #0
 8015d8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015d8c:	2300      	movs	r3, #0
 8015d8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8015d90:	687b      	ldr	r3, [r7, #4]
 8015d92:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015d96:	78bb      	ldrb	r3, [r7, #2]
 8015d98:	883a      	ldrh	r2, [r7, #0]
 8015d9a:	78f9      	ldrb	r1, [r7, #3]
 8015d9c:	f7f6 ff62 	bl	800cc64 <HAL_PCD_EP_Open>
 8015da0:	4603      	mov	r3, r0
 8015da2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015da4:	7bfb      	ldrb	r3, [r7, #15]
 8015da6:	4618      	mov	r0, r3
 8015da8:	f000 f958 	bl	801605c <USBD_Get_USB_Status>
 8015dac:	4603      	mov	r3, r0
 8015dae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015db0:	7bbb      	ldrb	r3, [r7, #14]
}
 8015db2:	4618      	mov	r0, r3
 8015db4:	3710      	adds	r7, #16
 8015db6:	46bd      	mov	sp, r7
 8015db8:	bd80      	pop	{r7, pc}

08015dba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015dba:	b580      	push	{r7, lr}
 8015dbc:	b084      	sub	sp, #16
 8015dbe:	af00      	add	r7, sp, #0
 8015dc0:	6078      	str	r0, [r7, #4]
 8015dc2:	460b      	mov	r3, r1
 8015dc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015dc6:	2300      	movs	r3, #0
 8015dc8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015dca:	2300      	movs	r3, #0
 8015dcc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015dd4:	78fa      	ldrb	r2, [r7, #3]
 8015dd6:	4611      	mov	r1, r2
 8015dd8:	4618      	mov	r0, r3
 8015dda:	f7f6 ffa0 	bl	800cd1e <HAL_PCD_EP_Close>
 8015dde:	4603      	mov	r3, r0
 8015de0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015de2:	7bfb      	ldrb	r3, [r7, #15]
 8015de4:	4618      	mov	r0, r3
 8015de6:	f000 f939 	bl	801605c <USBD_Get_USB_Status>
 8015dea:	4603      	mov	r3, r0
 8015dec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015dee:	7bbb      	ldrb	r3, [r7, #14]
}
 8015df0:	4618      	mov	r0, r3
 8015df2:	3710      	adds	r7, #16
 8015df4:	46bd      	mov	sp, r7
 8015df6:	bd80      	pop	{r7, pc}

08015df8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015df8:	b580      	push	{r7, lr}
 8015dfa:	b084      	sub	sp, #16
 8015dfc:	af00      	add	r7, sp, #0
 8015dfe:	6078      	str	r0, [r7, #4]
 8015e00:	460b      	mov	r3, r1
 8015e02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015e04:	2300      	movs	r3, #0
 8015e06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015e08:	2300      	movs	r3, #0
 8015e0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015e12:	78fa      	ldrb	r2, [r7, #3]
 8015e14:	4611      	mov	r1, r2
 8015e16:	4618      	mov	r0, r3
 8015e18:	f7f7 f849 	bl	800ceae <HAL_PCD_EP_SetStall>
 8015e1c:	4603      	mov	r3, r0
 8015e1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015e20:	7bfb      	ldrb	r3, [r7, #15]
 8015e22:	4618      	mov	r0, r3
 8015e24:	f000 f91a 	bl	801605c <USBD_Get_USB_Status>
 8015e28:	4603      	mov	r3, r0
 8015e2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015e2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8015e2e:	4618      	mov	r0, r3
 8015e30:	3710      	adds	r7, #16
 8015e32:	46bd      	mov	sp, r7
 8015e34:	bd80      	pop	{r7, pc}

08015e36 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015e36:	b580      	push	{r7, lr}
 8015e38:	b084      	sub	sp, #16
 8015e3a:	af00      	add	r7, sp, #0
 8015e3c:	6078      	str	r0, [r7, #4]
 8015e3e:	460b      	mov	r3, r1
 8015e40:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015e42:	2300      	movs	r3, #0
 8015e44:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015e46:	2300      	movs	r3, #0
 8015e48:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015e50:	78fa      	ldrb	r2, [r7, #3]
 8015e52:	4611      	mov	r1, r2
 8015e54:	4618      	mov	r0, r3
 8015e56:	f7f7 f87c 	bl	800cf52 <HAL_PCD_EP_ClrStall>
 8015e5a:	4603      	mov	r3, r0
 8015e5c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015e5e:	7bfb      	ldrb	r3, [r7, #15]
 8015e60:	4618      	mov	r0, r3
 8015e62:	f000 f8fb 	bl	801605c <USBD_Get_USB_Status>
 8015e66:	4603      	mov	r3, r0
 8015e68:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015e6a:	7bbb      	ldrb	r3, [r7, #14]
}
 8015e6c:	4618      	mov	r0, r3
 8015e6e:	3710      	adds	r7, #16
 8015e70:	46bd      	mov	sp, r7
 8015e72:	bd80      	pop	{r7, pc}

08015e74 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015e74:	b480      	push	{r7}
 8015e76:	b085      	sub	sp, #20
 8015e78:	af00      	add	r7, sp, #0
 8015e7a:	6078      	str	r0, [r7, #4]
 8015e7c:	460b      	mov	r3, r1
 8015e7e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015e86:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8015e88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015e8c:	2b00      	cmp	r3, #0
 8015e8e:	da0b      	bge.n	8015ea8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8015e90:	78fb      	ldrb	r3, [r7, #3]
 8015e92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015e96:	68f9      	ldr	r1, [r7, #12]
 8015e98:	4613      	mov	r3, r2
 8015e9a:	009b      	lsls	r3, r3, #2
 8015e9c:	4413      	add	r3, r2
 8015e9e:	00db      	lsls	r3, r3, #3
 8015ea0:	440b      	add	r3, r1
 8015ea2:	3312      	adds	r3, #18
 8015ea4:	781b      	ldrb	r3, [r3, #0]
 8015ea6:	e00b      	b.n	8015ec0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8015ea8:	78fb      	ldrb	r3, [r7, #3]
 8015eaa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015eae:	68f9      	ldr	r1, [r7, #12]
 8015eb0:	4613      	mov	r3, r2
 8015eb2:	009b      	lsls	r3, r3, #2
 8015eb4:	4413      	add	r3, r2
 8015eb6:	00db      	lsls	r3, r3, #3
 8015eb8:	440b      	add	r3, r1
 8015eba:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8015ebe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015ec0:	4618      	mov	r0, r3
 8015ec2:	3714      	adds	r7, #20
 8015ec4:	46bd      	mov	sp, r7
 8015ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015eca:	4770      	bx	lr

08015ecc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015ecc:	b580      	push	{r7, lr}
 8015ece:	b084      	sub	sp, #16
 8015ed0:	af00      	add	r7, sp, #0
 8015ed2:	6078      	str	r0, [r7, #4]
 8015ed4:	460b      	mov	r3, r1
 8015ed6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015ed8:	2300      	movs	r3, #0
 8015eda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015edc:	2300      	movs	r3, #0
 8015ede:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8015ee0:	687b      	ldr	r3, [r7, #4]
 8015ee2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015ee6:	78fa      	ldrb	r2, [r7, #3]
 8015ee8:	4611      	mov	r1, r2
 8015eea:	4618      	mov	r0, r3
 8015eec:	f7f6 fe96 	bl	800cc1c <HAL_PCD_SetAddress>
 8015ef0:	4603      	mov	r3, r0
 8015ef2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015ef4:	7bfb      	ldrb	r3, [r7, #15]
 8015ef6:	4618      	mov	r0, r3
 8015ef8:	f000 f8b0 	bl	801605c <USBD_Get_USB_Status>
 8015efc:	4603      	mov	r3, r0
 8015efe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015f00:	7bbb      	ldrb	r3, [r7, #14]
}
 8015f02:	4618      	mov	r0, r3
 8015f04:	3710      	adds	r7, #16
 8015f06:	46bd      	mov	sp, r7
 8015f08:	bd80      	pop	{r7, pc}

08015f0a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015f0a:	b580      	push	{r7, lr}
 8015f0c:	b086      	sub	sp, #24
 8015f0e:	af00      	add	r7, sp, #0
 8015f10:	60f8      	str	r0, [r7, #12]
 8015f12:	607a      	str	r2, [r7, #4]
 8015f14:	603b      	str	r3, [r7, #0]
 8015f16:	460b      	mov	r3, r1
 8015f18:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015f1e:	2300      	movs	r3, #0
 8015f20:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8015f22:	68fb      	ldr	r3, [r7, #12]
 8015f24:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015f28:	7af9      	ldrb	r1, [r7, #11]
 8015f2a:	683b      	ldr	r3, [r7, #0]
 8015f2c:	687a      	ldr	r2, [r7, #4]
 8015f2e:	f7f6 ff87 	bl	800ce40 <HAL_PCD_EP_Transmit>
 8015f32:	4603      	mov	r3, r0
 8015f34:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015f36:	7dfb      	ldrb	r3, [r7, #23]
 8015f38:	4618      	mov	r0, r3
 8015f3a:	f000 f88f 	bl	801605c <USBD_Get_USB_Status>
 8015f3e:	4603      	mov	r3, r0
 8015f40:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015f42:	7dbb      	ldrb	r3, [r7, #22]
}
 8015f44:	4618      	mov	r0, r3
 8015f46:	3718      	adds	r7, #24
 8015f48:	46bd      	mov	sp, r7
 8015f4a:	bd80      	pop	{r7, pc}

08015f4c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015f4c:	b580      	push	{r7, lr}
 8015f4e:	b086      	sub	sp, #24
 8015f50:	af00      	add	r7, sp, #0
 8015f52:	60f8      	str	r0, [r7, #12]
 8015f54:	607a      	str	r2, [r7, #4]
 8015f56:	603b      	str	r3, [r7, #0]
 8015f58:	460b      	mov	r3, r1
 8015f5a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015f5c:	2300      	movs	r3, #0
 8015f5e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015f60:	2300      	movs	r3, #0
 8015f62:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015f64:	68fb      	ldr	r3, [r7, #12]
 8015f66:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015f6a:	7af9      	ldrb	r1, [r7, #11]
 8015f6c:	683b      	ldr	r3, [r7, #0]
 8015f6e:	687a      	ldr	r2, [r7, #4]
 8015f70:	f7f6 ff1d 	bl	800cdae <HAL_PCD_EP_Receive>
 8015f74:	4603      	mov	r3, r0
 8015f76:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015f78:	7dfb      	ldrb	r3, [r7, #23]
 8015f7a:	4618      	mov	r0, r3
 8015f7c:	f000 f86e 	bl	801605c <USBD_Get_USB_Status>
 8015f80:	4603      	mov	r3, r0
 8015f82:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015f84:	7dbb      	ldrb	r3, [r7, #22]
}
 8015f86:	4618      	mov	r0, r3
 8015f88:	3718      	adds	r7, #24
 8015f8a:	46bd      	mov	sp, r7
 8015f8c:	bd80      	pop	{r7, pc}

08015f8e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015f8e:	b580      	push	{r7, lr}
 8015f90:	b082      	sub	sp, #8
 8015f92:	af00      	add	r7, sp, #0
 8015f94:	6078      	str	r0, [r7, #4]
 8015f96:	460b      	mov	r3, r1
 8015f98:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8015f9a:	687b      	ldr	r3, [r7, #4]
 8015f9c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015fa0:	78fa      	ldrb	r2, [r7, #3]
 8015fa2:	4611      	mov	r1, r2
 8015fa4:	4618      	mov	r0, r3
 8015fa6:	f7f6 ff33 	bl	800ce10 <HAL_PCD_EP_GetRxCount>
 8015faa:	4603      	mov	r3, r0
}
 8015fac:	4618      	mov	r0, r3
 8015fae:	3708      	adds	r7, #8
 8015fb0:	46bd      	mov	sp, r7
 8015fb2:	bd80      	pop	{r7, pc}

08015fb4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015fb4:	b580      	push	{r7, lr}
 8015fb6:	b082      	sub	sp, #8
 8015fb8:	af00      	add	r7, sp, #0
 8015fba:	6078      	str	r0, [r7, #4]
 8015fbc:	460b      	mov	r3, r1
 8015fbe:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8015fc0:	78fb      	ldrb	r3, [r7, #3]
 8015fc2:	2b00      	cmp	r3, #0
 8015fc4:	d002      	beq.n	8015fcc <HAL_PCDEx_LPM_Callback+0x18>
 8015fc6:	2b01      	cmp	r3, #1
 8015fc8:	d013      	beq.n	8015ff2 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8015fca:	e023      	b.n	8016014 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	7a5b      	ldrb	r3, [r3, #9]
 8015fd0:	2b00      	cmp	r3, #0
 8015fd2:	d007      	beq.n	8015fe4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8015fd4:	f000 f83c 	bl	8016050 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015fd8:	4b10      	ldr	r3, [pc, #64]	@ (801601c <HAL_PCDEx_LPM_Callback+0x68>)
 8015fda:	691b      	ldr	r3, [r3, #16]
 8015fdc:	4a0f      	ldr	r2, [pc, #60]	@ (801601c <HAL_PCDEx_LPM_Callback+0x68>)
 8015fde:	f023 0306 	bic.w	r3, r3, #6
 8015fe2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8015fe4:	687b      	ldr	r3, [r7, #4]
 8015fe6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015fea:	4618      	mov	r0, r3
 8015fec:	f7fe fb97 	bl	801471e <USBD_LL_Resume>
    break;
 8015ff0:	e010      	b.n	8016014 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015ff8:	4618      	mov	r0, r3
 8015ffa:	f7fe fb74 	bl	80146e6 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8015ffe:	687b      	ldr	r3, [r7, #4]
 8016000:	7a5b      	ldrb	r3, [r3, #9]
 8016002:	2b00      	cmp	r3, #0
 8016004:	d005      	beq.n	8016012 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016006:	4b05      	ldr	r3, [pc, #20]	@ (801601c <HAL_PCDEx_LPM_Callback+0x68>)
 8016008:	691b      	ldr	r3, [r3, #16]
 801600a:	4a04      	ldr	r2, [pc, #16]	@ (801601c <HAL_PCDEx_LPM_Callback+0x68>)
 801600c:	f043 0306 	orr.w	r3, r3, #6
 8016010:	6113      	str	r3, [r2, #16]
    break;
 8016012:	bf00      	nop
}
 8016014:	bf00      	nop
 8016016:	3708      	adds	r7, #8
 8016018:	46bd      	mov	sp, r7
 801601a:	bd80      	pop	{r7, pc}
 801601c:	e000ed00 	.word	0xe000ed00

08016020 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8016020:	b480      	push	{r7}
 8016022:	b083      	sub	sp, #12
 8016024:	af00      	add	r7, sp, #0
 8016026:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8016028:	4b03      	ldr	r3, [pc, #12]	@ (8016038 <USBD_static_malloc+0x18>)
}
 801602a:	4618      	mov	r0, r3
 801602c:	370c      	adds	r7, #12
 801602e:	46bd      	mov	sp, r7
 8016030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016034:	4770      	bx	lr
 8016036:	bf00      	nop
 8016038:	20001f9c 	.word	0x20001f9c

0801603c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801603c:	b480      	push	{r7}
 801603e:	b083      	sub	sp, #12
 8016040:	af00      	add	r7, sp, #0
 8016042:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8016044:	bf00      	nop
 8016046:	370c      	adds	r7, #12
 8016048:	46bd      	mov	sp, r7
 801604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801604e:	4770      	bx	lr

08016050 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8016050:	b580      	push	{r7, lr}
 8016052:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8016054:	f7f2 f81e 	bl	8008094 <SystemClock_Config>
}
 8016058:	bf00      	nop
 801605a:	bd80      	pop	{r7, pc}

0801605c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801605c:	b480      	push	{r7}
 801605e:	b085      	sub	sp, #20
 8016060:	af00      	add	r7, sp, #0
 8016062:	4603      	mov	r3, r0
 8016064:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016066:	2300      	movs	r3, #0
 8016068:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801606a:	79fb      	ldrb	r3, [r7, #7]
 801606c:	2b03      	cmp	r3, #3
 801606e:	d817      	bhi.n	80160a0 <USBD_Get_USB_Status+0x44>
 8016070:	a201      	add	r2, pc, #4	@ (adr r2, 8016078 <USBD_Get_USB_Status+0x1c>)
 8016072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016076:	bf00      	nop
 8016078:	08016089 	.word	0x08016089
 801607c:	0801608f 	.word	0x0801608f
 8016080:	08016095 	.word	0x08016095
 8016084:	0801609b 	.word	0x0801609b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8016088:	2300      	movs	r3, #0
 801608a:	73fb      	strb	r3, [r7, #15]
    break;
 801608c:	e00b      	b.n	80160a6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801608e:	2303      	movs	r3, #3
 8016090:	73fb      	strb	r3, [r7, #15]
    break;
 8016092:	e008      	b.n	80160a6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8016094:	2301      	movs	r3, #1
 8016096:	73fb      	strb	r3, [r7, #15]
    break;
 8016098:	e005      	b.n	80160a6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801609a:	2303      	movs	r3, #3
 801609c:	73fb      	strb	r3, [r7, #15]
    break;
 801609e:	e002      	b.n	80160a6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80160a0:	2303      	movs	r3, #3
 80160a2:	73fb      	strb	r3, [r7, #15]
    break;
 80160a4:	bf00      	nop
  }
  return usb_status;
 80160a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80160a8:	4618      	mov	r0, r3
 80160aa:	3714      	adds	r7, #20
 80160ac:	46bd      	mov	sp, r7
 80160ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160b2:	4770      	bx	lr

080160b4 <__cvt>:
 80160b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80160b8:	ec57 6b10 	vmov	r6, r7, d0
 80160bc:	2f00      	cmp	r7, #0
 80160be:	460c      	mov	r4, r1
 80160c0:	4619      	mov	r1, r3
 80160c2:	463b      	mov	r3, r7
 80160c4:	bfbb      	ittet	lt
 80160c6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80160ca:	461f      	movlt	r7, r3
 80160cc:	2300      	movge	r3, #0
 80160ce:	232d      	movlt	r3, #45	@ 0x2d
 80160d0:	700b      	strb	r3, [r1, #0]
 80160d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80160d4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80160d8:	4691      	mov	r9, r2
 80160da:	f023 0820 	bic.w	r8, r3, #32
 80160de:	bfbc      	itt	lt
 80160e0:	4632      	movlt	r2, r6
 80160e2:	4616      	movlt	r6, r2
 80160e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80160e8:	d005      	beq.n	80160f6 <__cvt+0x42>
 80160ea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80160ee:	d100      	bne.n	80160f2 <__cvt+0x3e>
 80160f0:	3401      	adds	r4, #1
 80160f2:	2102      	movs	r1, #2
 80160f4:	e000      	b.n	80160f8 <__cvt+0x44>
 80160f6:	2103      	movs	r1, #3
 80160f8:	ab03      	add	r3, sp, #12
 80160fa:	9301      	str	r3, [sp, #4]
 80160fc:	ab02      	add	r3, sp, #8
 80160fe:	9300      	str	r3, [sp, #0]
 8016100:	ec47 6b10 	vmov	d0, r6, r7
 8016104:	4653      	mov	r3, sl
 8016106:	4622      	mov	r2, r4
 8016108:	f000 ff56 	bl	8016fb8 <_dtoa_r>
 801610c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8016110:	4605      	mov	r5, r0
 8016112:	d119      	bne.n	8016148 <__cvt+0x94>
 8016114:	f019 0f01 	tst.w	r9, #1
 8016118:	d00e      	beq.n	8016138 <__cvt+0x84>
 801611a:	eb00 0904 	add.w	r9, r0, r4
 801611e:	2200      	movs	r2, #0
 8016120:	2300      	movs	r3, #0
 8016122:	4630      	mov	r0, r6
 8016124:	4639      	mov	r1, r7
 8016126:	f7ea fca7 	bl	8000a78 <__aeabi_dcmpeq>
 801612a:	b108      	cbz	r0, 8016130 <__cvt+0x7c>
 801612c:	f8cd 900c 	str.w	r9, [sp, #12]
 8016130:	2230      	movs	r2, #48	@ 0x30
 8016132:	9b03      	ldr	r3, [sp, #12]
 8016134:	454b      	cmp	r3, r9
 8016136:	d31e      	bcc.n	8016176 <__cvt+0xc2>
 8016138:	9b03      	ldr	r3, [sp, #12]
 801613a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801613c:	1b5b      	subs	r3, r3, r5
 801613e:	4628      	mov	r0, r5
 8016140:	6013      	str	r3, [r2, #0]
 8016142:	b004      	add	sp, #16
 8016144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016148:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801614c:	eb00 0904 	add.w	r9, r0, r4
 8016150:	d1e5      	bne.n	801611e <__cvt+0x6a>
 8016152:	7803      	ldrb	r3, [r0, #0]
 8016154:	2b30      	cmp	r3, #48	@ 0x30
 8016156:	d10a      	bne.n	801616e <__cvt+0xba>
 8016158:	2200      	movs	r2, #0
 801615a:	2300      	movs	r3, #0
 801615c:	4630      	mov	r0, r6
 801615e:	4639      	mov	r1, r7
 8016160:	f7ea fc8a 	bl	8000a78 <__aeabi_dcmpeq>
 8016164:	b918      	cbnz	r0, 801616e <__cvt+0xba>
 8016166:	f1c4 0401 	rsb	r4, r4, #1
 801616a:	f8ca 4000 	str.w	r4, [sl]
 801616e:	f8da 3000 	ldr.w	r3, [sl]
 8016172:	4499      	add	r9, r3
 8016174:	e7d3      	b.n	801611e <__cvt+0x6a>
 8016176:	1c59      	adds	r1, r3, #1
 8016178:	9103      	str	r1, [sp, #12]
 801617a:	701a      	strb	r2, [r3, #0]
 801617c:	e7d9      	b.n	8016132 <__cvt+0x7e>

0801617e <__exponent>:
 801617e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016180:	2900      	cmp	r1, #0
 8016182:	bfba      	itte	lt
 8016184:	4249      	neglt	r1, r1
 8016186:	232d      	movlt	r3, #45	@ 0x2d
 8016188:	232b      	movge	r3, #43	@ 0x2b
 801618a:	2909      	cmp	r1, #9
 801618c:	7002      	strb	r2, [r0, #0]
 801618e:	7043      	strb	r3, [r0, #1]
 8016190:	dd29      	ble.n	80161e6 <__exponent+0x68>
 8016192:	f10d 0307 	add.w	r3, sp, #7
 8016196:	461d      	mov	r5, r3
 8016198:	270a      	movs	r7, #10
 801619a:	461a      	mov	r2, r3
 801619c:	fbb1 f6f7 	udiv	r6, r1, r7
 80161a0:	fb07 1416 	mls	r4, r7, r6, r1
 80161a4:	3430      	adds	r4, #48	@ 0x30
 80161a6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80161aa:	460c      	mov	r4, r1
 80161ac:	2c63      	cmp	r4, #99	@ 0x63
 80161ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80161b2:	4631      	mov	r1, r6
 80161b4:	dcf1      	bgt.n	801619a <__exponent+0x1c>
 80161b6:	3130      	adds	r1, #48	@ 0x30
 80161b8:	1e94      	subs	r4, r2, #2
 80161ba:	f803 1c01 	strb.w	r1, [r3, #-1]
 80161be:	1c41      	adds	r1, r0, #1
 80161c0:	4623      	mov	r3, r4
 80161c2:	42ab      	cmp	r3, r5
 80161c4:	d30a      	bcc.n	80161dc <__exponent+0x5e>
 80161c6:	f10d 0309 	add.w	r3, sp, #9
 80161ca:	1a9b      	subs	r3, r3, r2
 80161cc:	42ac      	cmp	r4, r5
 80161ce:	bf88      	it	hi
 80161d0:	2300      	movhi	r3, #0
 80161d2:	3302      	adds	r3, #2
 80161d4:	4403      	add	r3, r0
 80161d6:	1a18      	subs	r0, r3, r0
 80161d8:	b003      	add	sp, #12
 80161da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80161dc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80161e0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80161e4:	e7ed      	b.n	80161c2 <__exponent+0x44>
 80161e6:	2330      	movs	r3, #48	@ 0x30
 80161e8:	3130      	adds	r1, #48	@ 0x30
 80161ea:	7083      	strb	r3, [r0, #2]
 80161ec:	70c1      	strb	r1, [r0, #3]
 80161ee:	1d03      	adds	r3, r0, #4
 80161f0:	e7f1      	b.n	80161d6 <__exponent+0x58>
	...

080161f4 <_printf_float>:
 80161f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161f8:	b08d      	sub	sp, #52	@ 0x34
 80161fa:	460c      	mov	r4, r1
 80161fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8016200:	4616      	mov	r6, r2
 8016202:	461f      	mov	r7, r3
 8016204:	4605      	mov	r5, r0
 8016206:	f000 fdc7 	bl	8016d98 <_localeconv_r>
 801620a:	6803      	ldr	r3, [r0, #0]
 801620c:	9304      	str	r3, [sp, #16]
 801620e:	4618      	mov	r0, r3
 8016210:	f7ea f806 	bl	8000220 <strlen>
 8016214:	2300      	movs	r3, #0
 8016216:	930a      	str	r3, [sp, #40]	@ 0x28
 8016218:	f8d8 3000 	ldr.w	r3, [r8]
 801621c:	9005      	str	r0, [sp, #20]
 801621e:	3307      	adds	r3, #7
 8016220:	f023 0307 	bic.w	r3, r3, #7
 8016224:	f103 0208 	add.w	r2, r3, #8
 8016228:	f894 a018 	ldrb.w	sl, [r4, #24]
 801622c:	f8d4 b000 	ldr.w	fp, [r4]
 8016230:	f8c8 2000 	str.w	r2, [r8]
 8016234:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016238:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801623c:	9307      	str	r3, [sp, #28]
 801623e:	f8cd 8018 	str.w	r8, [sp, #24]
 8016242:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8016246:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801624a:	4b9c      	ldr	r3, [pc, #624]	@ (80164bc <_printf_float+0x2c8>)
 801624c:	f04f 32ff 	mov.w	r2, #4294967295
 8016250:	f7ea fc44 	bl	8000adc <__aeabi_dcmpun>
 8016254:	bb70      	cbnz	r0, 80162b4 <_printf_float+0xc0>
 8016256:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801625a:	4b98      	ldr	r3, [pc, #608]	@ (80164bc <_printf_float+0x2c8>)
 801625c:	f04f 32ff 	mov.w	r2, #4294967295
 8016260:	f7ea fc1e 	bl	8000aa0 <__aeabi_dcmple>
 8016264:	bb30      	cbnz	r0, 80162b4 <_printf_float+0xc0>
 8016266:	2200      	movs	r2, #0
 8016268:	2300      	movs	r3, #0
 801626a:	4640      	mov	r0, r8
 801626c:	4649      	mov	r1, r9
 801626e:	f7ea fc0d 	bl	8000a8c <__aeabi_dcmplt>
 8016272:	b110      	cbz	r0, 801627a <_printf_float+0x86>
 8016274:	232d      	movs	r3, #45	@ 0x2d
 8016276:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801627a:	4a91      	ldr	r2, [pc, #580]	@ (80164c0 <_printf_float+0x2cc>)
 801627c:	4b91      	ldr	r3, [pc, #580]	@ (80164c4 <_printf_float+0x2d0>)
 801627e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8016282:	bf94      	ite	ls
 8016284:	4690      	movls	r8, r2
 8016286:	4698      	movhi	r8, r3
 8016288:	2303      	movs	r3, #3
 801628a:	6123      	str	r3, [r4, #16]
 801628c:	f02b 0304 	bic.w	r3, fp, #4
 8016290:	6023      	str	r3, [r4, #0]
 8016292:	f04f 0900 	mov.w	r9, #0
 8016296:	9700      	str	r7, [sp, #0]
 8016298:	4633      	mov	r3, r6
 801629a:	aa0b      	add	r2, sp, #44	@ 0x2c
 801629c:	4621      	mov	r1, r4
 801629e:	4628      	mov	r0, r5
 80162a0:	f000 f9d2 	bl	8016648 <_printf_common>
 80162a4:	3001      	adds	r0, #1
 80162a6:	f040 808d 	bne.w	80163c4 <_printf_float+0x1d0>
 80162aa:	f04f 30ff 	mov.w	r0, #4294967295
 80162ae:	b00d      	add	sp, #52	@ 0x34
 80162b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80162b4:	4642      	mov	r2, r8
 80162b6:	464b      	mov	r3, r9
 80162b8:	4640      	mov	r0, r8
 80162ba:	4649      	mov	r1, r9
 80162bc:	f7ea fc0e 	bl	8000adc <__aeabi_dcmpun>
 80162c0:	b140      	cbz	r0, 80162d4 <_printf_float+0xe0>
 80162c2:	464b      	mov	r3, r9
 80162c4:	2b00      	cmp	r3, #0
 80162c6:	bfbc      	itt	lt
 80162c8:	232d      	movlt	r3, #45	@ 0x2d
 80162ca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80162ce:	4a7e      	ldr	r2, [pc, #504]	@ (80164c8 <_printf_float+0x2d4>)
 80162d0:	4b7e      	ldr	r3, [pc, #504]	@ (80164cc <_printf_float+0x2d8>)
 80162d2:	e7d4      	b.n	801627e <_printf_float+0x8a>
 80162d4:	6863      	ldr	r3, [r4, #4]
 80162d6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80162da:	9206      	str	r2, [sp, #24]
 80162dc:	1c5a      	adds	r2, r3, #1
 80162de:	d13b      	bne.n	8016358 <_printf_float+0x164>
 80162e0:	2306      	movs	r3, #6
 80162e2:	6063      	str	r3, [r4, #4]
 80162e4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80162e8:	2300      	movs	r3, #0
 80162ea:	6022      	str	r2, [r4, #0]
 80162ec:	9303      	str	r3, [sp, #12]
 80162ee:	ab0a      	add	r3, sp, #40	@ 0x28
 80162f0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80162f4:	ab09      	add	r3, sp, #36	@ 0x24
 80162f6:	9300      	str	r3, [sp, #0]
 80162f8:	6861      	ldr	r1, [r4, #4]
 80162fa:	ec49 8b10 	vmov	d0, r8, r9
 80162fe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8016302:	4628      	mov	r0, r5
 8016304:	f7ff fed6 	bl	80160b4 <__cvt>
 8016308:	9b06      	ldr	r3, [sp, #24]
 801630a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801630c:	2b47      	cmp	r3, #71	@ 0x47
 801630e:	4680      	mov	r8, r0
 8016310:	d129      	bne.n	8016366 <_printf_float+0x172>
 8016312:	1cc8      	adds	r0, r1, #3
 8016314:	db02      	blt.n	801631c <_printf_float+0x128>
 8016316:	6863      	ldr	r3, [r4, #4]
 8016318:	4299      	cmp	r1, r3
 801631a:	dd41      	ble.n	80163a0 <_printf_float+0x1ac>
 801631c:	f1aa 0a02 	sub.w	sl, sl, #2
 8016320:	fa5f fa8a 	uxtb.w	sl, sl
 8016324:	3901      	subs	r1, #1
 8016326:	4652      	mov	r2, sl
 8016328:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801632c:	9109      	str	r1, [sp, #36]	@ 0x24
 801632e:	f7ff ff26 	bl	801617e <__exponent>
 8016332:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016334:	1813      	adds	r3, r2, r0
 8016336:	2a01      	cmp	r2, #1
 8016338:	4681      	mov	r9, r0
 801633a:	6123      	str	r3, [r4, #16]
 801633c:	dc02      	bgt.n	8016344 <_printf_float+0x150>
 801633e:	6822      	ldr	r2, [r4, #0]
 8016340:	07d2      	lsls	r2, r2, #31
 8016342:	d501      	bpl.n	8016348 <_printf_float+0x154>
 8016344:	3301      	adds	r3, #1
 8016346:	6123      	str	r3, [r4, #16]
 8016348:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801634c:	2b00      	cmp	r3, #0
 801634e:	d0a2      	beq.n	8016296 <_printf_float+0xa2>
 8016350:	232d      	movs	r3, #45	@ 0x2d
 8016352:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016356:	e79e      	b.n	8016296 <_printf_float+0xa2>
 8016358:	9a06      	ldr	r2, [sp, #24]
 801635a:	2a47      	cmp	r2, #71	@ 0x47
 801635c:	d1c2      	bne.n	80162e4 <_printf_float+0xf0>
 801635e:	2b00      	cmp	r3, #0
 8016360:	d1c0      	bne.n	80162e4 <_printf_float+0xf0>
 8016362:	2301      	movs	r3, #1
 8016364:	e7bd      	b.n	80162e2 <_printf_float+0xee>
 8016366:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801636a:	d9db      	bls.n	8016324 <_printf_float+0x130>
 801636c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8016370:	d118      	bne.n	80163a4 <_printf_float+0x1b0>
 8016372:	2900      	cmp	r1, #0
 8016374:	6863      	ldr	r3, [r4, #4]
 8016376:	dd0b      	ble.n	8016390 <_printf_float+0x19c>
 8016378:	6121      	str	r1, [r4, #16]
 801637a:	b913      	cbnz	r3, 8016382 <_printf_float+0x18e>
 801637c:	6822      	ldr	r2, [r4, #0]
 801637e:	07d0      	lsls	r0, r2, #31
 8016380:	d502      	bpl.n	8016388 <_printf_float+0x194>
 8016382:	3301      	adds	r3, #1
 8016384:	440b      	add	r3, r1
 8016386:	6123      	str	r3, [r4, #16]
 8016388:	65a1      	str	r1, [r4, #88]	@ 0x58
 801638a:	f04f 0900 	mov.w	r9, #0
 801638e:	e7db      	b.n	8016348 <_printf_float+0x154>
 8016390:	b913      	cbnz	r3, 8016398 <_printf_float+0x1a4>
 8016392:	6822      	ldr	r2, [r4, #0]
 8016394:	07d2      	lsls	r2, r2, #31
 8016396:	d501      	bpl.n	801639c <_printf_float+0x1a8>
 8016398:	3302      	adds	r3, #2
 801639a:	e7f4      	b.n	8016386 <_printf_float+0x192>
 801639c:	2301      	movs	r3, #1
 801639e:	e7f2      	b.n	8016386 <_printf_float+0x192>
 80163a0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80163a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80163a6:	4299      	cmp	r1, r3
 80163a8:	db05      	blt.n	80163b6 <_printf_float+0x1c2>
 80163aa:	6823      	ldr	r3, [r4, #0]
 80163ac:	6121      	str	r1, [r4, #16]
 80163ae:	07d8      	lsls	r0, r3, #31
 80163b0:	d5ea      	bpl.n	8016388 <_printf_float+0x194>
 80163b2:	1c4b      	adds	r3, r1, #1
 80163b4:	e7e7      	b.n	8016386 <_printf_float+0x192>
 80163b6:	2900      	cmp	r1, #0
 80163b8:	bfd4      	ite	le
 80163ba:	f1c1 0202 	rsble	r2, r1, #2
 80163be:	2201      	movgt	r2, #1
 80163c0:	4413      	add	r3, r2
 80163c2:	e7e0      	b.n	8016386 <_printf_float+0x192>
 80163c4:	6823      	ldr	r3, [r4, #0]
 80163c6:	055a      	lsls	r2, r3, #21
 80163c8:	d407      	bmi.n	80163da <_printf_float+0x1e6>
 80163ca:	6923      	ldr	r3, [r4, #16]
 80163cc:	4642      	mov	r2, r8
 80163ce:	4631      	mov	r1, r6
 80163d0:	4628      	mov	r0, r5
 80163d2:	47b8      	blx	r7
 80163d4:	3001      	adds	r0, #1
 80163d6:	d12b      	bne.n	8016430 <_printf_float+0x23c>
 80163d8:	e767      	b.n	80162aa <_printf_float+0xb6>
 80163da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80163de:	f240 80dd 	bls.w	801659c <_printf_float+0x3a8>
 80163e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80163e6:	2200      	movs	r2, #0
 80163e8:	2300      	movs	r3, #0
 80163ea:	f7ea fb45 	bl	8000a78 <__aeabi_dcmpeq>
 80163ee:	2800      	cmp	r0, #0
 80163f0:	d033      	beq.n	801645a <_printf_float+0x266>
 80163f2:	4a37      	ldr	r2, [pc, #220]	@ (80164d0 <_printf_float+0x2dc>)
 80163f4:	2301      	movs	r3, #1
 80163f6:	4631      	mov	r1, r6
 80163f8:	4628      	mov	r0, r5
 80163fa:	47b8      	blx	r7
 80163fc:	3001      	adds	r0, #1
 80163fe:	f43f af54 	beq.w	80162aa <_printf_float+0xb6>
 8016402:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8016406:	4543      	cmp	r3, r8
 8016408:	db02      	blt.n	8016410 <_printf_float+0x21c>
 801640a:	6823      	ldr	r3, [r4, #0]
 801640c:	07d8      	lsls	r0, r3, #31
 801640e:	d50f      	bpl.n	8016430 <_printf_float+0x23c>
 8016410:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016414:	4631      	mov	r1, r6
 8016416:	4628      	mov	r0, r5
 8016418:	47b8      	blx	r7
 801641a:	3001      	adds	r0, #1
 801641c:	f43f af45 	beq.w	80162aa <_printf_float+0xb6>
 8016420:	f04f 0900 	mov.w	r9, #0
 8016424:	f108 38ff 	add.w	r8, r8, #4294967295
 8016428:	f104 0a1a 	add.w	sl, r4, #26
 801642c:	45c8      	cmp	r8, r9
 801642e:	dc09      	bgt.n	8016444 <_printf_float+0x250>
 8016430:	6823      	ldr	r3, [r4, #0]
 8016432:	079b      	lsls	r3, r3, #30
 8016434:	f100 8103 	bmi.w	801663e <_printf_float+0x44a>
 8016438:	68e0      	ldr	r0, [r4, #12]
 801643a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801643c:	4298      	cmp	r0, r3
 801643e:	bfb8      	it	lt
 8016440:	4618      	movlt	r0, r3
 8016442:	e734      	b.n	80162ae <_printf_float+0xba>
 8016444:	2301      	movs	r3, #1
 8016446:	4652      	mov	r2, sl
 8016448:	4631      	mov	r1, r6
 801644a:	4628      	mov	r0, r5
 801644c:	47b8      	blx	r7
 801644e:	3001      	adds	r0, #1
 8016450:	f43f af2b 	beq.w	80162aa <_printf_float+0xb6>
 8016454:	f109 0901 	add.w	r9, r9, #1
 8016458:	e7e8      	b.n	801642c <_printf_float+0x238>
 801645a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801645c:	2b00      	cmp	r3, #0
 801645e:	dc39      	bgt.n	80164d4 <_printf_float+0x2e0>
 8016460:	4a1b      	ldr	r2, [pc, #108]	@ (80164d0 <_printf_float+0x2dc>)
 8016462:	2301      	movs	r3, #1
 8016464:	4631      	mov	r1, r6
 8016466:	4628      	mov	r0, r5
 8016468:	47b8      	blx	r7
 801646a:	3001      	adds	r0, #1
 801646c:	f43f af1d 	beq.w	80162aa <_printf_float+0xb6>
 8016470:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8016474:	ea59 0303 	orrs.w	r3, r9, r3
 8016478:	d102      	bne.n	8016480 <_printf_float+0x28c>
 801647a:	6823      	ldr	r3, [r4, #0]
 801647c:	07d9      	lsls	r1, r3, #31
 801647e:	d5d7      	bpl.n	8016430 <_printf_float+0x23c>
 8016480:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016484:	4631      	mov	r1, r6
 8016486:	4628      	mov	r0, r5
 8016488:	47b8      	blx	r7
 801648a:	3001      	adds	r0, #1
 801648c:	f43f af0d 	beq.w	80162aa <_printf_float+0xb6>
 8016490:	f04f 0a00 	mov.w	sl, #0
 8016494:	f104 0b1a 	add.w	fp, r4, #26
 8016498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801649a:	425b      	negs	r3, r3
 801649c:	4553      	cmp	r3, sl
 801649e:	dc01      	bgt.n	80164a4 <_printf_float+0x2b0>
 80164a0:	464b      	mov	r3, r9
 80164a2:	e793      	b.n	80163cc <_printf_float+0x1d8>
 80164a4:	2301      	movs	r3, #1
 80164a6:	465a      	mov	r2, fp
 80164a8:	4631      	mov	r1, r6
 80164aa:	4628      	mov	r0, r5
 80164ac:	47b8      	blx	r7
 80164ae:	3001      	adds	r0, #1
 80164b0:	f43f aefb 	beq.w	80162aa <_printf_float+0xb6>
 80164b4:	f10a 0a01 	add.w	sl, sl, #1
 80164b8:	e7ee      	b.n	8016498 <_printf_float+0x2a4>
 80164ba:	bf00      	nop
 80164bc:	7fefffff 	.word	0x7fefffff
 80164c0:	0801cbe0 	.word	0x0801cbe0
 80164c4:	0801cbe4 	.word	0x0801cbe4
 80164c8:	0801cbe8 	.word	0x0801cbe8
 80164cc:	0801cbec 	.word	0x0801cbec
 80164d0:	0801cbf0 	.word	0x0801cbf0
 80164d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80164d6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80164da:	4553      	cmp	r3, sl
 80164dc:	bfa8      	it	ge
 80164de:	4653      	movge	r3, sl
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	4699      	mov	r9, r3
 80164e4:	dc36      	bgt.n	8016554 <_printf_float+0x360>
 80164e6:	f04f 0b00 	mov.w	fp, #0
 80164ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80164ee:	f104 021a 	add.w	r2, r4, #26
 80164f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80164f4:	9306      	str	r3, [sp, #24]
 80164f6:	eba3 0309 	sub.w	r3, r3, r9
 80164fa:	455b      	cmp	r3, fp
 80164fc:	dc31      	bgt.n	8016562 <_printf_float+0x36e>
 80164fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016500:	459a      	cmp	sl, r3
 8016502:	dc3a      	bgt.n	801657a <_printf_float+0x386>
 8016504:	6823      	ldr	r3, [r4, #0]
 8016506:	07da      	lsls	r2, r3, #31
 8016508:	d437      	bmi.n	801657a <_printf_float+0x386>
 801650a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801650c:	ebaa 0903 	sub.w	r9, sl, r3
 8016510:	9b06      	ldr	r3, [sp, #24]
 8016512:	ebaa 0303 	sub.w	r3, sl, r3
 8016516:	4599      	cmp	r9, r3
 8016518:	bfa8      	it	ge
 801651a:	4699      	movge	r9, r3
 801651c:	f1b9 0f00 	cmp.w	r9, #0
 8016520:	dc33      	bgt.n	801658a <_printf_float+0x396>
 8016522:	f04f 0800 	mov.w	r8, #0
 8016526:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801652a:	f104 0b1a 	add.w	fp, r4, #26
 801652e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016530:	ebaa 0303 	sub.w	r3, sl, r3
 8016534:	eba3 0309 	sub.w	r3, r3, r9
 8016538:	4543      	cmp	r3, r8
 801653a:	f77f af79 	ble.w	8016430 <_printf_float+0x23c>
 801653e:	2301      	movs	r3, #1
 8016540:	465a      	mov	r2, fp
 8016542:	4631      	mov	r1, r6
 8016544:	4628      	mov	r0, r5
 8016546:	47b8      	blx	r7
 8016548:	3001      	adds	r0, #1
 801654a:	f43f aeae 	beq.w	80162aa <_printf_float+0xb6>
 801654e:	f108 0801 	add.w	r8, r8, #1
 8016552:	e7ec      	b.n	801652e <_printf_float+0x33a>
 8016554:	4642      	mov	r2, r8
 8016556:	4631      	mov	r1, r6
 8016558:	4628      	mov	r0, r5
 801655a:	47b8      	blx	r7
 801655c:	3001      	adds	r0, #1
 801655e:	d1c2      	bne.n	80164e6 <_printf_float+0x2f2>
 8016560:	e6a3      	b.n	80162aa <_printf_float+0xb6>
 8016562:	2301      	movs	r3, #1
 8016564:	4631      	mov	r1, r6
 8016566:	4628      	mov	r0, r5
 8016568:	9206      	str	r2, [sp, #24]
 801656a:	47b8      	blx	r7
 801656c:	3001      	adds	r0, #1
 801656e:	f43f ae9c 	beq.w	80162aa <_printf_float+0xb6>
 8016572:	9a06      	ldr	r2, [sp, #24]
 8016574:	f10b 0b01 	add.w	fp, fp, #1
 8016578:	e7bb      	b.n	80164f2 <_printf_float+0x2fe>
 801657a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801657e:	4631      	mov	r1, r6
 8016580:	4628      	mov	r0, r5
 8016582:	47b8      	blx	r7
 8016584:	3001      	adds	r0, #1
 8016586:	d1c0      	bne.n	801650a <_printf_float+0x316>
 8016588:	e68f      	b.n	80162aa <_printf_float+0xb6>
 801658a:	9a06      	ldr	r2, [sp, #24]
 801658c:	464b      	mov	r3, r9
 801658e:	4442      	add	r2, r8
 8016590:	4631      	mov	r1, r6
 8016592:	4628      	mov	r0, r5
 8016594:	47b8      	blx	r7
 8016596:	3001      	adds	r0, #1
 8016598:	d1c3      	bne.n	8016522 <_printf_float+0x32e>
 801659a:	e686      	b.n	80162aa <_printf_float+0xb6>
 801659c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80165a0:	f1ba 0f01 	cmp.w	sl, #1
 80165a4:	dc01      	bgt.n	80165aa <_printf_float+0x3b6>
 80165a6:	07db      	lsls	r3, r3, #31
 80165a8:	d536      	bpl.n	8016618 <_printf_float+0x424>
 80165aa:	2301      	movs	r3, #1
 80165ac:	4642      	mov	r2, r8
 80165ae:	4631      	mov	r1, r6
 80165b0:	4628      	mov	r0, r5
 80165b2:	47b8      	blx	r7
 80165b4:	3001      	adds	r0, #1
 80165b6:	f43f ae78 	beq.w	80162aa <_printf_float+0xb6>
 80165ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80165be:	4631      	mov	r1, r6
 80165c0:	4628      	mov	r0, r5
 80165c2:	47b8      	blx	r7
 80165c4:	3001      	adds	r0, #1
 80165c6:	f43f ae70 	beq.w	80162aa <_printf_float+0xb6>
 80165ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80165ce:	2200      	movs	r2, #0
 80165d0:	2300      	movs	r3, #0
 80165d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80165d6:	f7ea fa4f 	bl	8000a78 <__aeabi_dcmpeq>
 80165da:	b9c0      	cbnz	r0, 801660e <_printf_float+0x41a>
 80165dc:	4653      	mov	r3, sl
 80165de:	f108 0201 	add.w	r2, r8, #1
 80165e2:	4631      	mov	r1, r6
 80165e4:	4628      	mov	r0, r5
 80165e6:	47b8      	blx	r7
 80165e8:	3001      	adds	r0, #1
 80165ea:	d10c      	bne.n	8016606 <_printf_float+0x412>
 80165ec:	e65d      	b.n	80162aa <_printf_float+0xb6>
 80165ee:	2301      	movs	r3, #1
 80165f0:	465a      	mov	r2, fp
 80165f2:	4631      	mov	r1, r6
 80165f4:	4628      	mov	r0, r5
 80165f6:	47b8      	blx	r7
 80165f8:	3001      	adds	r0, #1
 80165fa:	f43f ae56 	beq.w	80162aa <_printf_float+0xb6>
 80165fe:	f108 0801 	add.w	r8, r8, #1
 8016602:	45d0      	cmp	r8, sl
 8016604:	dbf3      	blt.n	80165ee <_printf_float+0x3fa>
 8016606:	464b      	mov	r3, r9
 8016608:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801660c:	e6df      	b.n	80163ce <_printf_float+0x1da>
 801660e:	f04f 0800 	mov.w	r8, #0
 8016612:	f104 0b1a 	add.w	fp, r4, #26
 8016616:	e7f4      	b.n	8016602 <_printf_float+0x40e>
 8016618:	2301      	movs	r3, #1
 801661a:	4642      	mov	r2, r8
 801661c:	e7e1      	b.n	80165e2 <_printf_float+0x3ee>
 801661e:	2301      	movs	r3, #1
 8016620:	464a      	mov	r2, r9
 8016622:	4631      	mov	r1, r6
 8016624:	4628      	mov	r0, r5
 8016626:	47b8      	blx	r7
 8016628:	3001      	adds	r0, #1
 801662a:	f43f ae3e 	beq.w	80162aa <_printf_float+0xb6>
 801662e:	f108 0801 	add.w	r8, r8, #1
 8016632:	68e3      	ldr	r3, [r4, #12]
 8016634:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016636:	1a5b      	subs	r3, r3, r1
 8016638:	4543      	cmp	r3, r8
 801663a:	dcf0      	bgt.n	801661e <_printf_float+0x42a>
 801663c:	e6fc      	b.n	8016438 <_printf_float+0x244>
 801663e:	f04f 0800 	mov.w	r8, #0
 8016642:	f104 0919 	add.w	r9, r4, #25
 8016646:	e7f4      	b.n	8016632 <_printf_float+0x43e>

08016648 <_printf_common>:
 8016648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801664c:	4616      	mov	r6, r2
 801664e:	4698      	mov	r8, r3
 8016650:	688a      	ldr	r2, [r1, #8]
 8016652:	690b      	ldr	r3, [r1, #16]
 8016654:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016658:	4293      	cmp	r3, r2
 801665a:	bfb8      	it	lt
 801665c:	4613      	movlt	r3, r2
 801665e:	6033      	str	r3, [r6, #0]
 8016660:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016664:	4607      	mov	r7, r0
 8016666:	460c      	mov	r4, r1
 8016668:	b10a      	cbz	r2, 801666e <_printf_common+0x26>
 801666a:	3301      	adds	r3, #1
 801666c:	6033      	str	r3, [r6, #0]
 801666e:	6823      	ldr	r3, [r4, #0]
 8016670:	0699      	lsls	r1, r3, #26
 8016672:	bf42      	ittt	mi
 8016674:	6833      	ldrmi	r3, [r6, #0]
 8016676:	3302      	addmi	r3, #2
 8016678:	6033      	strmi	r3, [r6, #0]
 801667a:	6825      	ldr	r5, [r4, #0]
 801667c:	f015 0506 	ands.w	r5, r5, #6
 8016680:	d106      	bne.n	8016690 <_printf_common+0x48>
 8016682:	f104 0a19 	add.w	sl, r4, #25
 8016686:	68e3      	ldr	r3, [r4, #12]
 8016688:	6832      	ldr	r2, [r6, #0]
 801668a:	1a9b      	subs	r3, r3, r2
 801668c:	42ab      	cmp	r3, r5
 801668e:	dc26      	bgt.n	80166de <_printf_common+0x96>
 8016690:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016694:	6822      	ldr	r2, [r4, #0]
 8016696:	3b00      	subs	r3, #0
 8016698:	bf18      	it	ne
 801669a:	2301      	movne	r3, #1
 801669c:	0692      	lsls	r2, r2, #26
 801669e:	d42b      	bmi.n	80166f8 <_printf_common+0xb0>
 80166a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80166a4:	4641      	mov	r1, r8
 80166a6:	4638      	mov	r0, r7
 80166a8:	47c8      	blx	r9
 80166aa:	3001      	adds	r0, #1
 80166ac:	d01e      	beq.n	80166ec <_printf_common+0xa4>
 80166ae:	6823      	ldr	r3, [r4, #0]
 80166b0:	6922      	ldr	r2, [r4, #16]
 80166b2:	f003 0306 	and.w	r3, r3, #6
 80166b6:	2b04      	cmp	r3, #4
 80166b8:	bf02      	ittt	eq
 80166ba:	68e5      	ldreq	r5, [r4, #12]
 80166bc:	6833      	ldreq	r3, [r6, #0]
 80166be:	1aed      	subeq	r5, r5, r3
 80166c0:	68a3      	ldr	r3, [r4, #8]
 80166c2:	bf0c      	ite	eq
 80166c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80166c8:	2500      	movne	r5, #0
 80166ca:	4293      	cmp	r3, r2
 80166cc:	bfc4      	itt	gt
 80166ce:	1a9b      	subgt	r3, r3, r2
 80166d0:	18ed      	addgt	r5, r5, r3
 80166d2:	2600      	movs	r6, #0
 80166d4:	341a      	adds	r4, #26
 80166d6:	42b5      	cmp	r5, r6
 80166d8:	d11a      	bne.n	8016710 <_printf_common+0xc8>
 80166da:	2000      	movs	r0, #0
 80166dc:	e008      	b.n	80166f0 <_printf_common+0xa8>
 80166de:	2301      	movs	r3, #1
 80166e0:	4652      	mov	r2, sl
 80166e2:	4641      	mov	r1, r8
 80166e4:	4638      	mov	r0, r7
 80166e6:	47c8      	blx	r9
 80166e8:	3001      	adds	r0, #1
 80166ea:	d103      	bne.n	80166f4 <_printf_common+0xac>
 80166ec:	f04f 30ff 	mov.w	r0, #4294967295
 80166f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166f4:	3501      	adds	r5, #1
 80166f6:	e7c6      	b.n	8016686 <_printf_common+0x3e>
 80166f8:	18e1      	adds	r1, r4, r3
 80166fa:	1c5a      	adds	r2, r3, #1
 80166fc:	2030      	movs	r0, #48	@ 0x30
 80166fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016702:	4422      	add	r2, r4
 8016704:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016708:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801670c:	3302      	adds	r3, #2
 801670e:	e7c7      	b.n	80166a0 <_printf_common+0x58>
 8016710:	2301      	movs	r3, #1
 8016712:	4622      	mov	r2, r4
 8016714:	4641      	mov	r1, r8
 8016716:	4638      	mov	r0, r7
 8016718:	47c8      	blx	r9
 801671a:	3001      	adds	r0, #1
 801671c:	d0e6      	beq.n	80166ec <_printf_common+0xa4>
 801671e:	3601      	adds	r6, #1
 8016720:	e7d9      	b.n	80166d6 <_printf_common+0x8e>
	...

08016724 <_printf_i>:
 8016724:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016728:	7e0f      	ldrb	r7, [r1, #24]
 801672a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801672c:	2f78      	cmp	r7, #120	@ 0x78
 801672e:	4691      	mov	r9, r2
 8016730:	4680      	mov	r8, r0
 8016732:	460c      	mov	r4, r1
 8016734:	469a      	mov	sl, r3
 8016736:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801673a:	d807      	bhi.n	801674c <_printf_i+0x28>
 801673c:	2f62      	cmp	r7, #98	@ 0x62
 801673e:	d80a      	bhi.n	8016756 <_printf_i+0x32>
 8016740:	2f00      	cmp	r7, #0
 8016742:	f000 80d2 	beq.w	80168ea <_printf_i+0x1c6>
 8016746:	2f58      	cmp	r7, #88	@ 0x58
 8016748:	f000 80b9 	beq.w	80168be <_printf_i+0x19a>
 801674c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016750:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016754:	e03a      	b.n	80167cc <_printf_i+0xa8>
 8016756:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801675a:	2b15      	cmp	r3, #21
 801675c:	d8f6      	bhi.n	801674c <_printf_i+0x28>
 801675e:	a101      	add	r1, pc, #4	@ (adr r1, 8016764 <_printf_i+0x40>)
 8016760:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016764:	080167bd 	.word	0x080167bd
 8016768:	080167d1 	.word	0x080167d1
 801676c:	0801674d 	.word	0x0801674d
 8016770:	0801674d 	.word	0x0801674d
 8016774:	0801674d 	.word	0x0801674d
 8016778:	0801674d 	.word	0x0801674d
 801677c:	080167d1 	.word	0x080167d1
 8016780:	0801674d 	.word	0x0801674d
 8016784:	0801674d 	.word	0x0801674d
 8016788:	0801674d 	.word	0x0801674d
 801678c:	0801674d 	.word	0x0801674d
 8016790:	080168d1 	.word	0x080168d1
 8016794:	080167fb 	.word	0x080167fb
 8016798:	0801688b 	.word	0x0801688b
 801679c:	0801674d 	.word	0x0801674d
 80167a0:	0801674d 	.word	0x0801674d
 80167a4:	080168f3 	.word	0x080168f3
 80167a8:	0801674d 	.word	0x0801674d
 80167ac:	080167fb 	.word	0x080167fb
 80167b0:	0801674d 	.word	0x0801674d
 80167b4:	0801674d 	.word	0x0801674d
 80167b8:	08016893 	.word	0x08016893
 80167bc:	6833      	ldr	r3, [r6, #0]
 80167be:	1d1a      	adds	r2, r3, #4
 80167c0:	681b      	ldr	r3, [r3, #0]
 80167c2:	6032      	str	r2, [r6, #0]
 80167c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80167c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80167cc:	2301      	movs	r3, #1
 80167ce:	e09d      	b.n	801690c <_printf_i+0x1e8>
 80167d0:	6833      	ldr	r3, [r6, #0]
 80167d2:	6820      	ldr	r0, [r4, #0]
 80167d4:	1d19      	adds	r1, r3, #4
 80167d6:	6031      	str	r1, [r6, #0]
 80167d8:	0606      	lsls	r6, r0, #24
 80167da:	d501      	bpl.n	80167e0 <_printf_i+0xbc>
 80167dc:	681d      	ldr	r5, [r3, #0]
 80167de:	e003      	b.n	80167e8 <_printf_i+0xc4>
 80167e0:	0645      	lsls	r5, r0, #25
 80167e2:	d5fb      	bpl.n	80167dc <_printf_i+0xb8>
 80167e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80167e8:	2d00      	cmp	r5, #0
 80167ea:	da03      	bge.n	80167f4 <_printf_i+0xd0>
 80167ec:	232d      	movs	r3, #45	@ 0x2d
 80167ee:	426d      	negs	r5, r5
 80167f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80167f4:	4859      	ldr	r0, [pc, #356]	@ (801695c <_printf_i+0x238>)
 80167f6:	230a      	movs	r3, #10
 80167f8:	e011      	b.n	801681e <_printf_i+0xfa>
 80167fa:	6821      	ldr	r1, [r4, #0]
 80167fc:	6833      	ldr	r3, [r6, #0]
 80167fe:	0608      	lsls	r0, r1, #24
 8016800:	f853 5b04 	ldr.w	r5, [r3], #4
 8016804:	d402      	bmi.n	801680c <_printf_i+0xe8>
 8016806:	0649      	lsls	r1, r1, #25
 8016808:	bf48      	it	mi
 801680a:	b2ad      	uxthmi	r5, r5
 801680c:	2f6f      	cmp	r7, #111	@ 0x6f
 801680e:	4853      	ldr	r0, [pc, #332]	@ (801695c <_printf_i+0x238>)
 8016810:	6033      	str	r3, [r6, #0]
 8016812:	bf14      	ite	ne
 8016814:	230a      	movne	r3, #10
 8016816:	2308      	moveq	r3, #8
 8016818:	2100      	movs	r1, #0
 801681a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801681e:	6866      	ldr	r6, [r4, #4]
 8016820:	60a6      	str	r6, [r4, #8]
 8016822:	2e00      	cmp	r6, #0
 8016824:	bfa2      	ittt	ge
 8016826:	6821      	ldrge	r1, [r4, #0]
 8016828:	f021 0104 	bicge.w	r1, r1, #4
 801682c:	6021      	strge	r1, [r4, #0]
 801682e:	b90d      	cbnz	r5, 8016834 <_printf_i+0x110>
 8016830:	2e00      	cmp	r6, #0
 8016832:	d04b      	beq.n	80168cc <_printf_i+0x1a8>
 8016834:	4616      	mov	r6, r2
 8016836:	fbb5 f1f3 	udiv	r1, r5, r3
 801683a:	fb03 5711 	mls	r7, r3, r1, r5
 801683e:	5dc7      	ldrb	r7, [r0, r7]
 8016840:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016844:	462f      	mov	r7, r5
 8016846:	42bb      	cmp	r3, r7
 8016848:	460d      	mov	r5, r1
 801684a:	d9f4      	bls.n	8016836 <_printf_i+0x112>
 801684c:	2b08      	cmp	r3, #8
 801684e:	d10b      	bne.n	8016868 <_printf_i+0x144>
 8016850:	6823      	ldr	r3, [r4, #0]
 8016852:	07df      	lsls	r7, r3, #31
 8016854:	d508      	bpl.n	8016868 <_printf_i+0x144>
 8016856:	6923      	ldr	r3, [r4, #16]
 8016858:	6861      	ldr	r1, [r4, #4]
 801685a:	4299      	cmp	r1, r3
 801685c:	bfde      	ittt	le
 801685e:	2330      	movle	r3, #48	@ 0x30
 8016860:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016864:	f106 36ff 	addle.w	r6, r6, #4294967295
 8016868:	1b92      	subs	r2, r2, r6
 801686a:	6122      	str	r2, [r4, #16]
 801686c:	f8cd a000 	str.w	sl, [sp]
 8016870:	464b      	mov	r3, r9
 8016872:	aa03      	add	r2, sp, #12
 8016874:	4621      	mov	r1, r4
 8016876:	4640      	mov	r0, r8
 8016878:	f7ff fee6 	bl	8016648 <_printf_common>
 801687c:	3001      	adds	r0, #1
 801687e:	d14a      	bne.n	8016916 <_printf_i+0x1f2>
 8016880:	f04f 30ff 	mov.w	r0, #4294967295
 8016884:	b004      	add	sp, #16
 8016886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801688a:	6823      	ldr	r3, [r4, #0]
 801688c:	f043 0320 	orr.w	r3, r3, #32
 8016890:	6023      	str	r3, [r4, #0]
 8016892:	4833      	ldr	r0, [pc, #204]	@ (8016960 <_printf_i+0x23c>)
 8016894:	2778      	movs	r7, #120	@ 0x78
 8016896:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801689a:	6823      	ldr	r3, [r4, #0]
 801689c:	6831      	ldr	r1, [r6, #0]
 801689e:	061f      	lsls	r7, r3, #24
 80168a0:	f851 5b04 	ldr.w	r5, [r1], #4
 80168a4:	d402      	bmi.n	80168ac <_printf_i+0x188>
 80168a6:	065f      	lsls	r7, r3, #25
 80168a8:	bf48      	it	mi
 80168aa:	b2ad      	uxthmi	r5, r5
 80168ac:	6031      	str	r1, [r6, #0]
 80168ae:	07d9      	lsls	r1, r3, #31
 80168b0:	bf44      	itt	mi
 80168b2:	f043 0320 	orrmi.w	r3, r3, #32
 80168b6:	6023      	strmi	r3, [r4, #0]
 80168b8:	b11d      	cbz	r5, 80168c2 <_printf_i+0x19e>
 80168ba:	2310      	movs	r3, #16
 80168bc:	e7ac      	b.n	8016818 <_printf_i+0xf4>
 80168be:	4827      	ldr	r0, [pc, #156]	@ (801695c <_printf_i+0x238>)
 80168c0:	e7e9      	b.n	8016896 <_printf_i+0x172>
 80168c2:	6823      	ldr	r3, [r4, #0]
 80168c4:	f023 0320 	bic.w	r3, r3, #32
 80168c8:	6023      	str	r3, [r4, #0]
 80168ca:	e7f6      	b.n	80168ba <_printf_i+0x196>
 80168cc:	4616      	mov	r6, r2
 80168ce:	e7bd      	b.n	801684c <_printf_i+0x128>
 80168d0:	6833      	ldr	r3, [r6, #0]
 80168d2:	6825      	ldr	r5, [r4, #0]
 80168d4:	6961      	ldr	r1, [r4, #20]
 80168d6:	1d18      	adds	r0, r3, #4
 80168d8:	6030      	str	r0, [r6, #0]
 80168da:	062e      	lsls	r6, r5, #24
 80168dc:	681b      	ldr	r3, [r3, #0]
 80168de:	d501      	bpl.n	80168e4 <_printf_i+0x1c0>
 80168e0:	6019      	str	r1, [r3, #0]
 80168e2:	e002      	b.n	80168ea <_printf_i+0x1c6>
 80168e4:	0668      	lsls	r0, r5, #25
 80168e6:	d5fb      	bpl.n	80168e0 <_printf_i+0x1bc>
 80168e8:	8019      	strh	r1, [r3, #0]
 80168ea:	2300      	movs	r3, #0
 80168ec:	6123      	str	r3, [r4, #16]
 80168ee:	4616      	mov	r6, r2
 80168f0:	e7bc      	b.n	801686c <_printf_i+0x148>
 80168f2:	6833      	ldr	r3, [r6, #0]
 80168f4:	1d1a      	adds	r2, r3, #4
 80168f6:	6032      	str	r2, [r6, #0]
 80168f8:	681e      	ldr	r6, [r3, #0]
 80168fa:	6862      	ldr	r2, [r4, #4]
 80168fc:	2100      	movs	r1, #0
 80168fe:	4630      	mov	r0, r6
 8016900:	f7e9 fc3e 	bl	8000180 <memchr>
 8016904:	b108      	cbz	r0, 801690a <_printf_i+0x1e6>
 8016906:	1b80      	subs	r0, r0, r6
 8016908:	6060      	str	r0, [r4, #4]
 801690a:	6863      	ldr	r3, [r4, #4]
 801690c:	6123      	str	r3, [r4, #16]
 801690e:	2300      	movs	r3, #0
 8016910:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016914:	e7aa      	b.n	801686c <_printf_i+0x148>
 8016916:	6923      	ldr	r3, [r4, #16]
 8016918:	4632      	mov	r2, r6
 801691a:	4649      	mov	r1, r9
 801691c:	4640      	mov	r0, r8
 801691e:	47d0      	blx	sl
 8016920:	3001      	adds	r0, #1
 8016922:	d0ad      	beq.n	8016880 <_printf_i+0x15c>
 8016924:	6823      	ldr	r3, [r4, #0]
 8016926:	079b      	lsls	r3, r3, #30
 8016928:	d413      	bmi.n	8016952 <_printf_i+0x22e>
 801692a:	68e0      	ldr	r0, [r4, #12]
 801692c:	9b03      	ldr	r3, [sp, #12]
 801692e:	4298      	cmp	r0, r3
 8016930:	bfb8      	it	lt
 8016932:	4618      	movlt	r0, r3
 8016934:	e7a6      	b.n	8016884 <_printf_i+0x160>
 8016936:	2301      	movs	r3, #1
 8016938:	4632      	mov	r2, r6
 801693a:	4649      	mov	r1, r9
 801693c:	4640      	mov	r0, r8
 801693e:	47d0      	blx	sl
 8016940:	3001      	adds	r0, #1
 8016942:	d09d      	beq.n	8016880 <_printf_i+0x15c>
 8016944:	3501      	adds	r5, #1
 8016946:	68e3      	ldr	r3, [r4, #12]
 8016948:	9903      	ldr	r1, [sp, #12]
 801694a:	1a5b      	subs	r3, r3, r1
 801694c:	42ab      	cmp	r3, r5
 801694e:	dcf2      	bgt.n	8016936 <_printf_i+0x212>
 8016950:	e7eb      	b.n	801692a <_printf_i+0x206>
 8016952:	2500      	movs	r5, #0
 8016954:	f104 0619 	add.w	r6, r4, #25
 8016958:	e7f5      	b.n	8016946 <_printf_i+0x222>
 801695a:	bf00      	nop
 801695c:	0801cbf2 	.word	0x0801cbf2
 8016960:	0801cc03 	.word	0x0801cc03

08016964 <std>:
 8016964:	2300      	movs	r3, #0
 8016966:	b510      	push	{r4, lr}
 8016968:	4604      	mov	r4, r0
 801696a:	e9c0 3300 	strd	r3, r3, [r0]
 801696e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016972:	6083      	str	r3, [r0, #8]
 8016974:	8181      	strh	r1, [r0, #12]
 8016976:	6643      	str	r3, [r0, #100]	@ 0x64
 8016978:	81c2      	strh	r2, [r0, #14]
 801697a:	6183      	str	r3, [r0, #24]
 801697c:	4619      	mov	r1, r3
 801697e:	2208      	movs	r2, #8
 8016980:	305c      	adds	r0, #92	@ 0x5c
 8016982:	f000 fa01 	bl	8016d88 <memset>
 8016986:	4b0d      	ldr	r3, [pc, #52]	@ (80169bc <std+0x58>)
 8016988:	6263      	str	r3, [r4, #36]	@ 0x24
 801698a:	4b0d      	ldr	r3, [pc, #52]	@ (80169c0 <std+0x5c>)
 801698c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801698e:	4b0d      	ldr	r3, [pc, #52]	@ (80169c4 <std+0x60>)
 8016990:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8016992:	4b0d      	ldr	r3, [pc, #52]	@ (80169c8 <std+0x64>)
 8016994:	6323      	str	r3, [r4, #48]	@ 0x30
 8016996:	4b0d      	ldr	r3, [pc, #52]	@ (80169cc <std+0x68>)
 8016998:	6224      	str	r4, [r4, #32]
 801699a:	429c      	cmp	r4, r3
 801699c:	d006      	beq.n	80169ac <std+0x48>
 801699e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80169a2:	4294      	cmp	r4, r2
 80169a4:	d002      	beq.n	80169ac <std+0x48>
 80169a6:	33d0      	adds	r3, #208	@ 0xd0
 80169a8:	429c      	cmp	r4, r3
 80169aa:	d105      	bne.n	80169b8 <std+0x54>
 80169ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80169b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80169b4:	f000 ba64 	b.w	8016e80 <__retarget_lock_init_recursive>
 80169b8:	bd10      	pop	{r4, pc}
 80169ba:	bf00      	nop
 80169bc:	08016bd9 	.word	0x08016bd9
 80169c0:	08016bfb 	.word	0x08016bfb
 80169c4:	08016c33 	.word	0x08016c33
 80169c8:	08016c57 	.word	0x08016c57
 80169cc:	200021bc 	.word	0x200021bc

080169d0 <stdio_exit_handler>:
 80169d0:	4a02      	ldr	r2, [pc, #8]	@ (80169dc <stdio_exit_handler+0xc>)
 80169d2:	4903      	ldr	r1, [pc, #12]	@ (80169e0 <stdio_exit_handler+0x10>)
 80169d4:	4803      	ldr	r0, [pc, #12]	@ (80169e4 <stdio_exit_handler+0x14>)
 80169d6:	f000 b869 	b.w	8016aac <_fwalk_sglue>
 80169da:	bf00      	nop
 80169dc:	20000138 	.word	0x20000138
 80169e0:	080187d1 	.word	0x080187d1
 80169e4:	20000148 	.word	0x20000148

080169e8 <cleanup_stdio>:
 80169e8:	6841      	ldr	r1, [r0, #4]
 80169ea:	4b0c      	ldr	r3, [pc, #48]	@ (8016a1c <cleanup_stdio+0x34>)
 80169ec:	4299      	cmp	r1, r3
 80169ee:	b510      	push	{r4, lr}
 80169f0:	4604      	mov	r4, r0
 80169f2:	d001      	beq.n	80169f8 <cleanup_stdio+0x10>
 80169f4:	f001 feec 	bl	80187d0 <_fflush_r>
 80169f8:	68a1      	ldr	r1, [r4, #8]
 80169fa:	4b09      	ldr	r3, [pc, #36]	@ (8016a20 <cleanup_stdio+0x38>)
 80169fc:	4299      	cmp	r1, r3
 80169fe:	d002      	beq.n	8016a06 <cleanup_stdio+0x1e>
 8016a00:	4620      	mov	r0, r4
 8016a02:	f001 fee5 	bl	80187d0 <_fflush_r>
 8016a06:	68e1      	ldr	r1, [r4, #12]
 8016a08:	4b06      	ldr	r3, [pc, #24]	@ (8016a24 <cleanup_stdio+0x3c>)
 8016a0a:	4299      	cmp	r1, r3
 8016a0c:	d004      	beq.n	8016a18 <cleanup_stdio+0x30>
 8016a0e:	4620      	mov	r0, r4
 8016a10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016a14:	f001 bedc 	b.w	80187d0 <_fflush_r>
 8016a18:	bd10      	pop	{r4, pc}
 8016a1a:	bf00      	nop
 8016a1c:	200021bc 	.word	0x200021bc
 8016a20:	20002224 	.word	0x20002224
 8016a24:	2000228c 	.word	0x2000228c

08016a28 <global_stdio_init.part.0>:
 8016a28:	b510      	push	{r4, lr}
 8016a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8016a58 <global_stdio_init.part.0+0x30>)
 8016a2c:	4c0b      	ldr	r4, [pc, #44]	@ (8016a5c <global_stdio_init.part.0+0x34>)
 8016a2e:	4a0c      	ldr	r2, [pc, #48]	@ (8016a60 <global_stdio_init.part.0+0x38>)
 8016a30:	601a      	str	r2, [r3, #0]
 8016a32:	4620      	mov	r0, r4
 8016a34:	2200      	movs	r2, #0
 8016a36:	2104      	movs	r1, #4
 8016a38:	f7ff ff94 	bl	8016964 <std>
 8016a3c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8016a40:	2201      	movs	r2, #1
 8016a42:	2109      	movs	r1, #9
 8016a44:	f7ff ff8e 	bl	8016964 <std>
 8016a48:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8016a4c:	2202      	movs	r2, #2
 8016a4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016a52:	2112      	movs	r1, #18
 8016a54:	f7ff bf86 	b.w	8016964 <std>
 8016a58:	200022f4 	.word	0x200022f4
 8016a5c:	200021bc 	.word	0x200021bc
 8016a60:	080169d1 	.word	0x080169d1

08016a64 <__sfp_lock_acquire>:
 8016a64:	4801      	ldr	r0, [pc, #4]	@ (8016a6c <__sfp_lock_acquire+0x8>)
 8016a66:	f000 ba0c 	b.w	8016e82 <__retarget_lock_acquire_recursive>
 8016a6a:	bf00      	nop
 8016a6c:	200022fd 	.word	0x200022fd

08016a70 <__sfp_lock_release>:
 8016a70:	4801      	ldr	r0, [pc, #4]	@ (8016a78 <__sfp_lock_release+0x8>)
 8016a72:	f000 ba07 	b.w	8016e84 <__retarget_lock_release_recursive>
 8016a76:	bf00      	nop
 8016a78:	200022fd 	.word	0x200022fd

08016a7c <__sinit>:
 8016a7c:	b510      	push	{r4, lr}
 8016a7e:	4604      	mov	r4, r0
 8016a80:	f7ff fff0 	bl	8016a64 <__sfp_lock_acquire>
 8016a84:	6a23      	ldr	r3, [r4, #32]
 8016a86:	b11b      	cbz	r3, 8016a90 <__sinit+0x14>
 8016a88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016a8c:	f7ff bff0 	b.w	8016a70 <__sfp_lock_release>
 8016a90:	4b04      	ldr	r3, [pc, #16]	@ (8016aa4 <__sinit+0x28>)
 8016a92:	6223      	str	r3, [r4, #32]
 8016a94:	4b04      	ldr	r3, [pc, #16]	@ (8016aa8 <__sinit+0x2c>)
 8016a96:	681b      	ldr	r3, [r3, #0]
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	d1f5      	bne.n	8016a88 <__sinit+0xc>
 8016a9c:	f7ff ffc4 	bl	8016a28 <global_stdio_init.part.0>
 8016aa0:	e7f2      	b.n	8016a88 <__sinit+0xc>
 8016aa2:	bf00      	nop
 8016aa4:	080169e9 	.word	0x080169e9
 8016aa8:	200022f4 	.word	0x200022f4

08016aac <_fwalk_sglue>:
 8016aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016ab0:	4607      	mov	r7, r0
 8016ab2:	4688      	mov	r8, r1
 8016ab4:	4614      	mov	r4, r2
 8016ab6:	2600      	movs	r6, #0
 8016ab8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016abc:	f1b9 0901 	subs.w	r9, r9, #1
 8016ac0:	d505      	bpl.n	8016ace <_fwalk_sglue+0x22>
 8016ac2:	6824      	ldr	r4, [r4, #0]
 8016ac4:	2c00      	cmp	r4, #0
 8016ac6:	d1f7      	bne.n	8016ab8 <_fwalk_sglue+0xc>
 8016ac8:	4630      	mov	r0, r6
 8016aca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016ace:	89ab      	ldrh	r3, [r5, #12]
 8016ad0:	2b01      	cmp	r3, #1
 8016ad2:	d907      	bls.n	8016ae4 <_fwalk_sglue+0x38>
 8016ad4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016ad8:	3301      	adds	r3, #1
 8016ada:	d003      	beq.n	8016ae4 <_fwalk_sglue+0x38>
 8016adc:	4629      	mov	r1, r5
 8016ade:	4638      	mov	r0, r7
 8016ae0:	47c0      	blx	r8
 8016ae2:	4306      	orrs	r6, r0
 8016ae4:	3568      	adds	r5, #104	@ 0x68
 8016ae6:	e7e9      	b.n	8016abc <_fwalk_sglue+0x10>

08016ae8 <iprintf>:
 8016ae8:	b40f      	push	{r0, r1, r2, r3}
 8016aea:	b507      	push	{r0, r1, r2, lr}
 8016aec:	4906      	ldr	r1, [pc, #24]	@ (8016b08 <iprintf+0x20>)
 8016aee:	ab04      	add	r3, sp, #16
 8016af0:	6808      	ldr	r0, [r1, #0]
 8016af2:	f853 2b04 	ldr.w	r2, [r3], #4
 8016af6:	6881      	ldr	r1, [r0, #8]
 8016af8:	9301      	str	r3, [sp, #4]
 8016afa:	f001 fccd 	bl	8018498 <_vfiprintf_r>
 8016afe:	b003      	add	sp, #12
 8016b00:	f85d eb04 	ldr.w	lr, [sp], #4
 8016b04:	b004      	add	sp, #16
 8016b06:	4770      	bx	lr
 8016b08:	20000144 	.word	0x20000144

08016b0c <putchar>:
 8016b0c:	4b02      	ldr	r3, [pc, #8]	@ (8016b18 <putchar+0xc>)
 8016b0e:	4601      	mov	r1, r0
 8016b10:	6818      	ldr	r0, [r3, #0]
 8016b12:	6882      	ldr	r2, [r0, #8]
 8016b14:	f001 bee6 	b.w	80188e4 <_putc_r>
 8016b18:	20000144 	.word	0x20000144

08016b1c <_puts_r>:
 8016b1c:	6a03      	ldr	r3, [r0, #32]
 8016b1e:	b570      	push	{r4, r5, r6, lr}
 8016b20:	6884      	ldr	r4, [r0, #8]
 8016b22:	4605      	mov	r5, r0
 8016b24:	460e      	mov	r6, r1
 8016b26:	b90b      	cbnz	r3, 8016b2c <_puts_r+0x10>
 8016b28:	f7ff ffa8 	bl	8016a7c <__sinit>
 8016b2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016b2e:	07db      	lsls	r3, r3, #31
 8016b30:	d405      	bmi.n	8016b3e <_puts_r+0x22>
 8016b32:	89a3      	ldrh	r3, [r4, #12]
 8016b34:	0598      	lsls	r0, r3, #22
 8016b36:	d402      	bmi.n	8016b3e <_puts_r+0x22>
 8016b38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016b3a:	f000 f9a2 	bl	8016e82 <__retarget_lock_acquire_recursive>
 8016b3e:	89a3      	ldrh	r3, [r4, #12]
 8016b40:	0719      	lsls	r1, r3, #28
 8016b42:	d502      	bpl.n	8016b4a <_puts_r+0x2e>
 8016b44:	6923      	ldr	r3, [r4, #16]
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d135      	bne.n	8016bb6 <_puts_r+0x9a>
 8016b4a:	4621      	mov	r1, r4
 8016b4c:	4628      	mov	r0, r5
 8016b4e:	f000 f8c5 	bl	8016cdc <__swsetup_r>
 8016b52:	b380      	cbz	r0, 8016bb6 <_puts_r+0x9a>
 8016b54:	f04f 35ff 	mov.w	r5, #4294967295
 8016b58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016b5a:	07da      	lsls	r2, r3, #31
 8016b5c:	d405      	bmi.n	8016b6a <_puts_r+0x4e>
 8016b5e:	89a3      	ldrh	r3, [r4, #12]
 8016b60:	059b      	lsls	r3, r3, #22
 8016b62:	d402      	bmi.n	8016b6a <_puts_r+0x4e>
 8016b64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016b66:	f000 f98d 	bl	8016e84 <__retarget_lock_release_recursive>
 8016b6a:	4628      	mov	r0, r5
 8016b6c:	bd70      	pop	{r4, r5, r6, pc}
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	da04      	bge.n	8016b7c <_puts_r+0x60>
 8016b72:	69a2      	ldr	r2, [r4, #24]
 8016b74:	429a      	cmp	r2, r3
 8016b76:	dc17      	bgt.n	8016ba8 <_puts_r+0x8c>
 8016b78:	290a      	cmp	r1, #10
 8016b7a:	d015      	beq.n	8016ba8 <_puts_r+0x8c>
 8016b7c:	6823      	ldr	r3, [r4, #0]
 8016b7e:	1c5a      	adds	r2, r3, #1
 8016b80:	6022      	str	r2, [r4, #0]
 8016b82:	7019      	strb	r1, [r3, #0]
 8016b84:	68a3      	ldr	r3, [r4, #8]
 8016b86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8016b8a:	3b01      	subs	r3, #1
 8016b8c:	60a3      	str	r3, [r4, #8]
 8016b8e:	2900      	cmp	r1, #0
 8016b90:	d1ed      	bne.n	8016b6e <_puts_r+0x52>
 8016b92:	2b00      	cmp	r3, #0
 8016b94:	da11      	bge.n	8016bba <_puts_r+0x9e>
 8016b96:	4622      	mov	r2, r4
 8016b98:	210a      	movs	r1, #10
 8016b9a:	4628      	mov	r0, r5
 8016b9c:	f000 f85f 	bl	8016c5e <__swbuf_r>
 8016ba0:	3001      	adds	r0, #1
 8016ba2:	d0d7      	beq.n	8016b54 <_puts_r+0x38>
 8016ba4:	250a      	movs	r5, #10
 8016ba6:	e7d7      	b.n	8016b58 <_puts_r+0x3c>
 8016ba8:	4622      	mov	r2, r4
 8016baa:	4628      	mov	r0, r5
 8016bac:	f000 f857 	bl	8016c5e <__swbuf_r>
 8016bb0:	3001      	adds	r0, #1
 8016bb2:	d1e7      	bne.n	8016b84 <_puts_r+0x68>
 8016bb4:	e7ce      	b.n	8016b54 <_puts_r+0x38>
 8016bb6:	3e01      	subs	r6, #1
 8016bb8:	e7e4      	b.n	8016b84 <_puts_r+0x68>
 8016bba:	6823      	ldr	r3, [r4, #0]
 8016bbc:	1c5a      	adds	r2, r3, #1
 8016bbe:	6022      	str	r2, [r4, #0]
 8016bc0:	220a      	movs	r2, #10
 8016bc2:	701a      	strb	r2, [r3, #0]
 8016bc4:	e7ee      	b.n	8016ba4 <_puts_r+0x88>
	...

08016bc8 <puts>:
 8016bc8:	4b02      	ldr	r3, [pc, #8]	@ (8016bd4 <puts+0xc>)
 8016bca:	4601      	mov	r1, r0
 8016bcc:	6818      	ldr	r0, [r3, #0]
 8016bce:	f7ff bfa5 	b.w	8016b1c <_puts_r>
 8016bd2:	bf00      	nop
 8016bd4:	20000144 	.word	0x20000144

08016bd8 <__sread>:
 8016bd8:	b510      	push	{r4, lr}
 8016bda:	460c      	mov	r4, r1
 8016bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016be0:	f000 f900 	bl	8016de4 <_read_r>
 8016be4:	2800      	cmp	r0, #0
 8016be6:	bfab      	itete	ge
 8016be8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8016bea:	89a3      	ldrhlt	r3, [r4, #12]
 8016bec:	181b      	addge	r3, r3, r0
 8016bee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8016bf2:	bfac      	ite	ge
 8016bf4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8016bf6:	81a3      	strhlt	r3, [r4, #12]
 8016bf8:	bd10      	pop	{r4, pc}

08016bfa <__swrite>:
 8016bfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016bfe:	461f      	mov	r7, r3
 8016c00:	898b      	ldrh	r3, [r1, #12]
 8016c02:	05db      	lsls	r3, r3, #23
 8016c04:	4605      	mov	r5, r0
 8016c06:	460c      	mov	r4, r1
 8016c08:	4616      	mov	r6, r2
 8016c0a:	d505      	bpl.n	8016c18 <__swrite+0x1e>
 8016c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016c10:	2302      	movs	r3, #2
 8016c12:	2200      	movs	r2, #0
 8016c14:	f000 f8d4 	bl	8016dc0 <_lseek_r>
 8016c18:	89a3      	ldrh	r3, [r4, #12]
 8016c1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016c1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8016c22:	81a3      	strh	r3, [r4, #12]
 8016c24:	4632      	mov	r2, r6
 8016c26:	463b      	mov	r3, r7
 8016c28:	4628      	mov	r0, r5
 8016c2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016c2e:	f000 b8eb 	b.w	8016e08 <_write_r>

08016c32 <__sseek>:
 8016c32:	b510      	push	{r4, lr}
 8016c34:	460c      	mov	r4, r1
 8016c36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016c3a:	f000 f8c1 	bl	8016dc0 <_lseek_r>
 8016c3e:	1c43      	adds	r3, r0, #1
 8016c40:	89a3      	ldrh	r3, [r4, #12]
 8016c42:	bf15      	itete	ne
 8016c44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8016c46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8016c4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8016c4e:	81a3      	strheq	r3, [r4, #12]
 8016c50:	bf18      	it	ne
 8016c52:	81a3      	strhne	r3, [r4, #12]
 8016c54:	bd10      	pop	{r4, pc}

08016c56 <__sclose>:
 8016c56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016c5a:	f000 b8a1 	b.w	8016da0 <_close_r>

08016c5e <__swbuf_r>:
 8016c5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c60:	460e      	mov	r6, r1
 8016c62:	4614      	mov	r4, r2
 8016c64:	4605      	mov	r5, r0
 8016c66:	b118      	cbz	r0, 8016c70 <__swbuf_r+0x12>
 8016c68:	6a03      	ldr	r3, [r0, #32]
 8016c6a:	b90b      	cbnz	r3, 8016c70 <__swbuf_r+0x12>
 8016c6c:	f7ff ff06 	bl	8016a7c <__sinit>
 8016c70:	69a3      	ldr	r3, [r4, #24]
 8016c72:	60a3      	str	r3, [r4, #8]
 8016c74:	89a3      	ldrh	r3, [r4, #12]
 8016c76:	071a      	lsls	r2, r3, #28
 8016c78:	d501      	bpl.n	8016c7e <__swbuf_r+0x20>
 8016c7a:	6923      	ldr	r3, [r4, #16]
 8016c7c:	b943      	cbnz	r3, 8016c90 <__swbuf_r+0x32>
 8016c7e:	4621      	mov	r1, r4
 8016c80:	4628      	mov	r0, r5
 8016c82:	f000 f82b 	bl	8016cdc <__swsetup_r>
 8016c86:	b118      	cbz	r0, 8016c90 <__swbuf_r+0x32>
 8016c88:	f04f 37ff 	mov.w	r7, #4294967295
 8016c8c:	4638      	mov	r0, r7
 8016c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016c90:	6823      	ldr	r3, [r4, #0]
 8016c92:	6922      	ldr	r2, [r4, #16]
 8016c94:	1a98      	subs	r0, r3, r2
 8016c96:	6963      	ldr	r3, [r4, #20]
 8016c98:	b2f6      	uxtb	r6, r6
 8016c9a:	4283      	cmp	r3, r0
 8016c9c:	4637      	mov	r7, r6
 8016c9e:	dc05      	bgt.n	8016cac <__swbuf_r+0x4e>
 8016ca0:	4621      	mov	r1, r4
 8016ca2:	4628      	mov	r0, r5
 8016ca4:	f001 fd94 	bl	80187d0 <_fflush_r>
 8016ca8:	2800      	cmp	r0, #0
 8016caa:	d1ed      	bne.n	8016c88 <__swbuf_r+0x2a>
 8016cac:	68a3      	ldr	r3, [r4, #8]
 8016cae:	3b01      	subs	r3, #1
 8016cb0:	60a3      	str	r3, [r4, #8]
 8016cb2:	6823      	ldr	r3, [r4, #0]
 8016cb4:	1c5a      	adds	r2, r3, #1
 8016cb6:	6022      	str	r2, [r4, #0]
 8016cb8:	701e      	strb	r6, [r3, #0]
 8016cba:	6962      	ldr	r2, [r4, #20]
 8016cbc:	1c43      	adds	r3, r0, #1
 8016cbe:	429a      	cmp	r2, r3
 8016cc0:	d004      	beq.n	8016ccc <__swbuf_r+0x6e>
 8016cc2:	89a3      	ldrh	r3, [r4, #12]
 8016cc4:	07db      	lsls	r3, r3, #31
 8016cc6:	d5e1      	bpl.n	8016c8c <__swbuf_r+0x2e>
 8016cc8:	2e0a      	cmp	r6, #10
 8016cca:	d1df      	bne.n	8016c8c <__swbuf_r+0x2e>
 8016ccc:	4621      	mov	r1, r4
 8016cce:	4628      	mov	r0, r5
 8016cd0:	f001 fd7e 	bl	80187d0 <_fflush_r>
 8016cd4:	2800      	cmp	r0, #0
 8016cd6:	d0d9      	beq.n	8016c8c <__swbuf_r+0x2e>
 8016cd8:	e7d6      	b.n	8016c88 <__swbuf_r+0x2a>
	...

08016cdc <__swsetup_r>:
 8016cdc:	b538      	push	{r3, r4, r5, lr}
 8016cde:	4b29      	ldr	r3, [pc, #164]	@ (8016d84 <__swsetup_r+0xa8>)
 8016ce0:	4605      	mov	r5, r0
 8016ce2:	6818      	ldr	r0, [r3, #0]
 8016ce4:	460c      	mov	r4, r1
 8016ce6:	b118      	cbz	r0, 8016cf0 <__swsetup_r+0x14>
 8016ce8:	6a03      	ldr	r3, [r0, #32]
 8016cea:	b90b      	cbnz	r3, 8016cf0 <__swsetup_r+0x14>
 8016cec:	f7ff fec6 	bl	8016a7c <__sinit>
 8016cf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016cf4:	0719      	lsls	r1, r3, #28
 8016cf6:	d422      	bmi.n	8016d3e <__swsetup_r+0x62>
 8016cf8:	06da      	lsls	r2, r3, #27
 8016cfa:	d407      	bmi.n	8016d0c <__swsetup_r+0x30>
 8016cfc:	2209      	movs	r2, #9
 8016cfe:	602a      	str	r2, [r5, #0]
 8016d00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016d04:	81a3      	strh	r3, [r4, #12]
 8016d06:	f04f 30ff 	mov.w	r0, #4294967295
 8016d0a:	e033      	b.n	8016d74 <__swsetup_r+0x98>
 8016d0c:	0758      	lsls	r0, r3, #29
 8016d0e:	d512      	bpl.n	8016d36 <__swsetup_r+0x5a>
 8016d10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016d12:	b141      	cbz	r1, 8016d26 <__swsetup_r+0x4a>
 8016d14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016d18:	4299      	cmp	r1, r3
 8016d1a:	d002      	beq.n	8016d22 <__swsetup_r+0x46>
 8016d1c:	4628      	mov	r0, r5
 8016d1e:	f000 ff0f 	bl	8017b40 <_free_r>
 8016d22:	2300      	movs	r3, #0
 8016d24:	6363      	str	r3, [r4, #52]	@ 0x34
 8016d26:	89a3      	ldrh	r3, [r4, #12]
 8016d28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016d2c:	81a3      	strh	r3, [r4, #12]
 8016d2e:	2300      	movs	r3, #0
 8016d30:	6063      	str	r3, [r4, #4]
 8016d32:	6923      	ldr	r3, [r4, #16]
 8016d34:	6023      	str	r3, [r4, #0]
 8016d36:	89a3      	ldrh	r3, [r4, #12]
 8016d38:	f043 0308 	orr.w	r3, r3, #8
 8016d3c:	81a3      	strh	r3, [r4, #12]
 8016d3e:	6923      	ldr	r3, [r4, #16]
 8016d40:	b94b      	cbnz	r3, 8016d56 <__swsetup_r+0x7a>
 8016d42:	89a3      	ldrh	r3, [r4, #12]
 8016d44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016d48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016d4c:	d003      	beq.n	8016d56 <__swsetup_r+0x7a>
 8016d4e:	4621      	mov	r1, r4
 8016d50:	4628      	mov	r0, r5
 8016d52:	f001 fd8b 	bl	801886c <__smakebuf_r>
 8016d56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016d5a:	f013 0201 	ands.w	r2, r3, #1
 8016d5e:	d00a      	beq.n	8016d76 <__swsetup_r+0x9a>
 8016d60:	2200      	movs	r2, #0
 8016d62:	60a2      	str	r2, [r4, #8]
 8016d64:	6962      	ldr	r2, [r4, #20]
 8016d66:	4252      	negs	r2, r2
 8016d68:	61a2      	str	r2, [r4, #24]
 8016d6a:	6922      	ldr	r2, [r4, #16]
 8016d6c:	b942      	cbnz	r2, 8016d80 <__swsetup_r+0xa4>
 8016d6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8016d72:	d1c5      	bne.n	8016d00 <__swsetup_r+0x24>
 8016d74:	bd38      	pop	{r3, r4, r5, pc}
 8016d76:	0799      	lsls	r1, r3, #30
 8016d78:	bf58      	it	pl
 8016d7a:	6962      	ldrpl	r2, [r4, #20]
 8016d7c:	60a2      	str	r2, [r4, #8]
 8016d7e:	e7f4      	b.n	8016d6a <__swsetup_r+0x8e>
 8016d80:	2000      	movs	r0, #0
 8016d82:	e7f7      	b.n	8016d74 <__swsetup_r+0x98>
 8016d84:	20000144 	.word	0x20000144

08016d88 <memset>:
 8016d88:	4402      	add	r2, r0
 8016d8a:	4603      	mov	r3, r0
 8016d8c:	4293      	cmp	r3, r2
 8016d8e:	d100      	bne.n	8016d92 <memset+0xa>
 8016d90:	4770      	bx	lr
 8016d92:	f803 1b01 	strb.w	r1, [r3], #1
 8016d96:	e7f9      	b.n	8016d8c <memset+0x4>

08016d98 <_localeconv_r>:
 8016d98:	4800      	ldr	r0, [pc, #0]	@ (8016d9c <_localeconv_r+0x4>)
 8016d9a:	4770      	bx	lr
 8016d9c:	20000284 	.word	0x20000284

08016da0 <_close_r>:
 8016da0:	b538      	push	{r3, r4, r5, lr}
 8016da2:	4d06      	ldr	r5, [pc, #24]	@ (8016dbc <_close_r+0x1c>)
 8016da4:	2300      	movs	r3, #0
 8016da6:	4604      	mov	r4, r0
 8016da8:	4608      	mov	r0, r1
 8016daa:	602b      	str	r3, [r5, #0]
 8016dac:	f7f1 fdfe 	bl	80089ac <_close>
 8016db0:	1c43      	adds	r3, r0, #1
 8016db2:	d102      	bne.n	8016dba <_close_r+0x1a>
 8016db4:	682b      	ldr	r3, [r5, #0]
 8016db6:	b103      	cbz	r3, 8016dba <_close_r+0x1a>
 8016db8:	6023      	str	r3, [r4, #0]
 8016dba:	bd38      	pop	{r3, r4, r5, pc}
 8016dbc:	200022f8 	.word	0x200022f8

08016dc0 <_lseek_r>:
 8016dc0:	b538      	push	{r3, r4, r5, lr}
 8016dc2:	4d07      	ldr	r5, [pc, #28]	@ (8016de0 <_lseek_r+0x20>)
 8016dc4:	4604      	mov	r4, r0
 8016dc6:	4608      	mov	r0, r1
 8016dc8:	4611      	mov	r1, r2
 8016dca:	2200      	movs	r2, #0
 8016dcc:	602a      	str	r2, [r5, #0]
 8016dce:	461a      	mov	r2, r3
 8016dd0:	f7f1 fe13 	bl	80089fa <_lseek>
 8016dd4:	1c43      	adds	r3, r0, #1
 8016dd6:	d102      	bne.n	8016dde <_lseek_r+0x1e>
 8016dd8:	682b      	ldr	r3, [r5, #0]
 8016dda:	b103      	cbz	r3, 8016dde <_lseek_r+0x1e>
 8016ddc:	6023      	str	r3, [r4, #0]
 8016dde:	bd38      	pop	{r3, r4, r5, pc}
 8016de0:	200022f8 	.word	0x200022f8

08016de4 <_read_r>:
 8016de4:	b538      	push	{r3, r4, r5, lr}
 8016de6:	4d07      	ldr	r5, [pc, #28]	@ (8016e04 <_read_r+0x20>)
 8016de8:	4604      	mov	r4, r0
 8016dea:	4608      	mov	r0, r1
 8016dec:	4611      	mov	r1, r2
 8016dee:	2200      	movs	r2, #0
 8016df0:	602a      	str	r2, [r5, #0]
 8016df2:	461a      	mov	r2, r3
 8016df4:	f7f1 fda1 	bl	800893a <_read>
 8016df8:	1c43      	adds	r3, r0, #1
 8016dfa:	d102      	bne.n	8016e02 <_read_r+0x1e>
 8016dfc:	682b      	ldr	r3, [r5, #0]
 8016dfe:	b103      	cbz	r3, 8016e02 <_read_r+0x1e>
 8016e00:	6023      	str	r3, [r4, #0]
 8016e02:	bd38      	pop	{r3, r4, r5, pc}
 8016e04:	200022f8 	.word	0x200022f8

08016e08 <_write_r>:
 8016e08:	b538      	push	{r3, r4, r5, lr}
 8016e0a:	4d07      	ldr	r5, [pc, #28]	@ (8016e28 <_write_r+0x20>)
 8016e0c:	4604      	mov	r4, r0
 8016e0e:	4608      	mov	r0, r1
 8016e10:	4611      	mov	r1, r2
 8016e12:	2200      	movs	r2, #0
 8016e14:	602a      	str	r2, [r5, #0]
 8016e16:	461a      	mov	r2, r3
 8016e18:	f7f1 fdac 	bl	8008974 <_write>
 8016e1c:	1c43      	adds	r3, r0, #1
 8016e1e:	d102      	bne.n	8016e26 <_write_r+0x1e>
 8016e20:	682b      	ldr	r3, [r5, #0]
 8016e22:	b103      	cbz	r3, 8016e26 <_write_r+0x1e>
 8016e24:	6023      	str	r3, [r4, #0]
 8016e26:	bd38      	pop	{r3, r4, r5, pc}
 8016e28:	200022f8 	.word	0x200022f8

08016e2c <__errno>:
 8016e2c:	4b01      	ldr	r3, [pc, #4]	@ (8016e34 <__errno+0x8>)
 8016e2e:	6818      	ldr	r0, [r3, #0]
 8016e30:	4770      	bx	lr
 8016e32:	bf00      	nop
 8016e34:	20000144 	.word	0x20000144

08016e38 <__libc_init_array>:
 8016e38:	b570      	push	{r4, r5, r6, lr}
 8016e3a:	4d0d      	ldr	r5, [pc, #52]	@ (8016e70 <__libc_init_array+0x38>)
 8016e3c:	4c0d      	ldr	r4, [pc, #52]	@ (8016e74 <__libc_init_array+0x3c>)
 8016e3e:	1b64      	subs	r4, r4, r5
 8016e40:	10a4      	asrs	r4, r4, #2
 8016e42:	2600      	movs	r6, #0
 8016e44:	42a6      	cmp	r6, r4
 8016e46:	d109      	bne.n	8016e5c <__libc_init_array+0x24>
 8016e48:	4d0b      	ldr	r5, [pc, #44]	@ (8016e78 <__libc_init_array+0x40>)
 8016e4a:	4c0c      	ldr	r4, [pc, #48]	@ (8016e7c <__libc_init_array+0x44>)
 8016e4c:	f002 fdbe 	bl	80199cc <_init>
 8016e50:	1b64      	subs	r4, r4, r5
 8016e52:	10a4      	asrs	r4, r4, #2
 8016e54:	2600      	movs	r6, #0
 8016e56:	42a6      	cmp	r6, r4
 8016e58:	d105      	bne.n	8016e66 <__libc_init_array+0x2e>
 8016e5a:	bd70      	pop	{r4, r5, r6, pc}
 8016e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8016e60:	4798      	blx	r3
 8016e62:	3601      	adds	r6, #1
 8016e64:	e7ee      	b.n	8016e44 <__libc_init_array+0xc>
 8016e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8016e6a:	4798      	blx	r3
 8016e6c:	3601      	adds	r6, #1
 8016e6e:	e7f2      	b.n	8016e56 <__libc_init_array+0x1e>
 8016e70:	0801cf88 	.word	0x0801cf88
 8016e74:	0801cf88 	.word	0x0801cf88
 8016e78:	0801cf88 	.word	0x0801cf88
 8016e7c:	0801cf8c 	.word	0x0801cf8c

08016e80 <__retarget_lock_init_recursive>:
 8016e80:	4770      	bx	lr

08016e82 <__retarget_lock_acquire_recursive>:
 8016e82:	4770      	bx	lr

08016e84 <__retarget_lock_release_recursive>:
 8016e84:	4770      	bx	lr

08016e86 <memcpy>:
 8016e86:	440a      	add	r2, r1
 8016e88:	4291      	cmp	r1, r2
 8016e8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8016e8e:	d100      	bne.n	8016e92 <memcpy+0xc>
 8016e90:	4770      	bx	lr
 8016e92:	b510      	push	{r4, lr}
 8016e94:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016e98:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016e9c:	4291      	cmp	r1, r2
 8016e9e:	d1f9      	bne.n	8016e94 <memcpy+0xe>
 8016ea0:	bd10      	pop	{r4, pc}

08016ea2 <quorem>:
 8016ea2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ea6:	6903      	ldr	r3, [r0, #16]
 8016ea8:	690c      	ldr	r4, [r1, #16]
 8016eaa:	42a3      	cmp	r3, r4
 8016eac:	4607      	mov	r7, r0
 8016eae:	db7e      	blt.n	8016fae <quorem+0x10c>
 8016eb0:	3c01      	subs	r4, #1
 8016eb2:	f101 0814 	add.w	r8, r1, #20
 8016eb6:	00a3      	lsls	r3, r4, #2
 8016eb8:	f100 0514 	add.w	r5, r0, #20
 8016ebc:	9300      	str	r3, [sp, #0]
 8016ebe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016ec2:	9301      	str	r3, [sp, #4]
 8016ec4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8016ec8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016ecc:	3301      	adds	r3, #1
 8016ece:	429a      	cmp	r2, r3
 8016ed0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8016ed4:	fbb2 f6f3 	udiv	r6, r2, r3
 8016ed8:	d32e      	bcc.n	8016f38 <quorem+0x96>
 8016eda:	f04f 0a00 	mov.w	sl, #0
 8016ede:	46c4      	mov	ip, r8
 8016ee0:	46ae      	mov	lr, r5
 8016ee2:	46d3      	mov	fp, sl
 8016ee4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8016ee8:	b298      	uxth	r0, r3
 8016eea:	fb06 a000 	mla	r0, r6, r0, sl
 8016eee:	0c02      	lsrs	r2, r0, #16
 8016ef0:	0c1b      	lsrs	r3, r3, #16
 8016ef2:	fb06 2303 	mla	r3, r6, r3, r2
 8016ef6:	f8de 2000 	ldr.w	r2, [lr]
 8016efa:	b280      	uxth	r0, r0
 8016efc:	b292      	uxth	r2, r2
 8016efe:	1a12      	subs	r2, r2, r0
 8016f00:	445a      	add	r2, fp
 8016f02:	f8de 0000 	ldr.w	r0, [lr]
 8016f06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016f0a:	b29b      	uxth	r3, r3
 8016f0c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8016f10:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8016f14:	b292      	uxth	r2, r2
 8016f16:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8016f1a:	45e1      	cmp	r9, ip
 8016f1c:	f84e 2b04 	str.w	r2, [lr], #4
 8016f20:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8016f24:	d2de      	bcs.n	8016ee4 <quorem+0x42>
 8016f26:	9b00      	ldr	r3, [sp, #0]
 8016f28:	58eb      	ldr	r3, [r5, r3]
 8016f2a:	b92b      	cbnz	r3, 8016f38 <quorem+0x96>
 8016f2c:	9b01      	ldr	r3, [sp, #4]
 8016f2e:	3b04      	subs	r3, #4
 8016f30:	429d      	cmp	r5, r3
 8016f32:	461a      	mov	r2, r3
 8016f34:	d32f      	bcc.n	8016f96 <quorem+0xf4>
 8016f36:	613c      	str	r4, [r7, #16]
 8016f38:	4638      	mov	r0, r7
 8016f3a:	f001 f97b 	bl	8018234 <__mcmp>
 8016f3e:	2800      	cmp	r0, #0
 8016f40:	db25      	blt.n	8016f8e <quorem+0xec>
 8016f42:	4629      	mov	r1, r5
 8016f44:	2000      	movs	r0, #0
 8016f46:	f858 2b04 	ldr.w	r2, [r8], #4
 8016f4a:	f8d1 c000 	ldr.w	ip, [r1]
 8016f4e:	fa1f fe82 	uxth.w	lr, r2
 8016f52:	fa1f f38c 	uxth.w	r3, ip
 8016f56:	eba3 030e 	sub.w	r3, r3, lr
 8016f5a:	4403      	add	r3, r0
 8016f5c:	0c12      	lsrs	r2, r2, #16
 8016f5e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8016f62:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8016f66:	b29b      	uxth	r3, r3
 8016f68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016f6c:	45c1      	cmp	r9, r8
 8016f6e:	f841 3b04 	str.w	r3, [r1], #4
 8016f72:	ea4f 4022 	mov.w	r0, r2, asr #16
 8016f76:	d2e6      	bcs.n	8016f46 <quorem+0xa4>
 8016f78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016f7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016f80:	b922      	cbnz	r2, 8016f8c <quorem+0xea>
 8016f82:	3b04      	subs	r3, #4
 8016f84:	429d      	cmp	r5, r3
 8016f86:	461a      	mov	r2, r3
 8016f88:	d30b      	bcc.n	8016fa2 <quorem+0x100>
 8016f8a:	613c      	str	r4, [r7, #16]
 8016f8c:	3601      	adds	r6, #1
 8016f8e:	4630      	mov	r0, r6
 8016f90:	b003      	add	sp, #12
 8016f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016f96:	6812      	ldr	r2, [r2, #0]
 8016f98:	3b04      	subs	r3, #4
 8016f9a:	2a00      	cmp	r2, #0
 8016f9c:	d1cb      	bne.n	8016f36 <quorem+0x94>
 8016f9e:	3c01      	subs	r4, #1
 8016fa0:	e7c6      	b.n	8016f30 <quorem+0x8e>
 8016fa2:	6812      	ldr	r2, [r2, #0]
 8016fa4:	3b04      	subs	r3, #4
 8016fa6:	2a00      	cmp	r2, #0
 8016fa8:	d1ef      	bne.n	8016f8a <quorem+0xe8>
 8016faa:	3c01      	subs	r4, #1
 8016fac:	e7ea      	b.n	8016f84 <quorem+0xe2>
 8016fae:	2000      	movs	r0, #0
 8016fb0:	e7ee      	b.n	8016f90 <quorem+0xee>
 8016fb2:	0000      	movs	r0, r0
 8016fb4:	0000      	movs	r0, r0
	...

08016fb8 <_dtoa_r>:
 8016fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fbc:	69c7      	ldr	r7, [r0, #28]
 8016fbe:	b099      	sub	sp, #100	@ 0x64
 8016fc0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8016fc4:	ec55 4b10 	vmov	r4, r5, d0
 8016fc8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8016fca:	9109      	str	r1, [sp, #36]	@ 0x24
 8016fcc:	4683      	mov	fp, r0
 8016fce:	920e      	str	r2, [sp, #56]	@ 0x38
 8016fd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016fd2:	b97f      	cbnz	r7, 8016ff4 <_dtoa_r+0x3c>
 8016fd4:	2010      	movs	r0, #16
 8016fd6:	f000 fdfd 	bl	8017bd4 <malloc>
 8016fda:	4602      	mov	r2, r0
 8016fdc:	f8cb 001c 	str.w	r0, [fp, #28]
 8016fe0:	b920      	cbnz	r0, 8016fec <_dtoa_r+0x34>
 8016fe2:	4ba7      	ldr	r3, [pc, #668]	@ (8017280 <_dtoa_r+0x2c8>)
 8016fe4:	21ef      	movs	r1, #239	@ 0xef
 8016fe6:	48a7      	ldr	r0, [pc, #668]	@ (8017284 <_dtoa_r+0x2cc>)
 8016fe8:	f001 fce2 	bl	80189b0 <__assert_func>
 8016fec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8016ff0:	6007      	str	r7, [r0, #0]
 8016ff2:	60c7      	str	r7, [r0, #12]
 8016ff4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8016ff8:	6819      	ldr	r1, [r3, #0]
 8016ffa:	b159      	cbz	r1, 8017014 <_dtoa_r+0x5c>
 8016ffc:	685a      	ldr	r2, [r3, #4]
 8016ffe:	604a      	str	r2, [r1, #4]
 8017000:	2301      	movs	r3, #1
 8017002:	4093      	lsls	r3, r2
 8017004:	608b      	str	r3, [r1, #8]
 8017006:	4658      	mov	r0, fp
 8017008:	f000 feda 	bl	8017dc0 <_Bfree>
 801700c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8017010:	2200      	movs	r2, #0
 8017012:	601a      	str	r2, [r3, #0]
 8017014:	1e2b      	subs	r3, r5, #0
 8017016:	bfb9      	ittee	lt
 8017018:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801701c:	9303      	strlt	r3, [sp, #12]
 801701e:	2300      	movge	r3, #0
 8017020:	6033      	strge	r3, [r6, #0]
 8017022:	9f03      	ldr	r7, [sp, #12]
 8017024:	4b98      	ldr	r3, [pc, #608]	@ (8017288 <_dtoa_r+0x2d0>)
 8017026:	bfbc      	itt	lt
 8017028:	2201      	movlt	r2, #1
 801702a:	6032      	strlt	r2, [r6, #0]
 801702c:	43bb      	bics	r3, r7
 801702e:	d112      	bne.n	8017056 <_dtoa_r+0x9e>
 8017030:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8017032:	f242 730f 	movw	r3, #9999	@ 0x270f
 8017036:	6013      	str	r3, [r2, #0]
 8017038:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801703c:	4323      	orrs	r3, r4
 801703e:	f000 854d 	beq.w	8017adc <_dtoa_r+0xb24>
 8017042:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8017044:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801729c <_dtoa_r+0x2e4>
 8017048:	2b00      	cmp	r3, #0
 801704a:	f000 854f 	beq.w	8017aec <_dtoa_r+0xb34>
 801704e:	f10a 0303 	add.w	r3, sl, #3
 8017052:	f000 bd49 	b.w	8017ae8 <_dtoa_r+0xb30>
 8017056:	ed9d 7b02 	vldr	d7, [sp, #8]
 801705a:	2200      	movs	r2, #0
 801705c:	ec51 0b17 	vmov	r0, r1, d7
 8017060:	2300      	movs	r3, #0
 8017062:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8017066:	f7e9 fd07 	bl	8000a78 <__aeabi_dcmpeq>
 801706a:	4680      	mov	r8, r0
 801706c:	b158      	cbz	r0, 8017086 <_dtoa_r+0xce>
 801706e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8017070:	2301      	movs	r3, #1
 8017072:	6013      	str	r3, [r2, #0]
 8017074:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8017076:	b113      	cbz	r3, 801707e <_dtoa_r+0xc6>
 8017078:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801707a:	4b84      	ldr	r3, [pc, #528]	@ (801728c <_dtoa_r+0x2d4>)
 801707c:	6013      	str	r3, [r2, #0]
 801707e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80172a0 <_dtoa_r+0x2e8>
 8017082:	f000 bd33 	b.w	8017aec <_dtoa_r+0xb34>
 8017086:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801708a:	aa16      	add	r2, sp, #88	@ 0x58
 801708c:	a917      	add	r1, sp, #92	@ 0x5c
 801708e:	4658      	mov	r0, fp
 8017090:	f001 f980 	bl	8018394 <__d2b>
 8017094:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8017098:	4681      	mov	r9, r0
 801709a:	2e00      	cmp	r6, #0
 801709c:	d077      	beq.n	801718e <_dtoa_r+0x1d6>
 801709e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80170a0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80170a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80170a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80170ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80170b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80170b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80170b8:	4619      	mov	r1, r3
 80170ba:	2200      	movs	r2, #0
 80170bc:	4b74      	ldr	r3, [pc, #464]	@ (8017290 <_dtoa_r+0x2d8>)
 80170be:	f7e9 f8bb 	bl	8000238 <__aeabi_dsub>
 80170c2:	a369      	add	r3, pc, #420	@ (adr r3, 8017268 <_dtoa_r+0x2b0>)
 80170c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170c8:	f7e9 fa6e 	bl	80005a8 <__aeabi_dmul>
 80170cc:	a368      	add	r3, pc, #416	@ (adr r3, 8017270 <_dtoa_r+0x2b8>)
 80170ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170d2:	f7e9 f8b3 	bl	800023c <__adddf3>
 80170d6:	4604      	mov	r4, r0
 80170d8:	4630      	mov	r0, r6
 80170da:	460d      	mov	r5, r1
 80170dc:	f7e9 f9fa 	bl	80004d4 <__aeabi_i2d>
 80170e0:	a365      	add	r3, pc, #404	@ (adr r3, 8017278 <_dtoa_r+0x2c0>)
 80170e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170e6:	f7e9 fa5f 	bl	80005a8 <__aeabi_dmul>
 80170ea:	4602      	mov	r2, r0
 80170ec:	460b      	mov	r3, r1
 80170ee:	4620      	mov	r0, r4
 80170f0:	4629      	mov	r1, r5
 80170f2:	f7e9 f8a3 	bl	800023c <__adddf3>
 80170f6:	4604      	mov	r4, r0
 80170f8:	460d      	mov	r5, r1
 80170fa:	f7e9 fd05 	bl	8000b08 <__aeabi_d2iz>
 80170fe:	2200      	movs	r2, #0
 8017100:	4607      	mov	r7, r0
 8017102:	2300      	movs	r3, #0
 8017104:	4620      	mov	r0, r4
 8017106:	4629      	mov	r1, r5
 8017108:	f7e9 fcc0 	bl	8000a8c <__aeabi_dcmplt>
 801710c:	b140      	cbz	r0, 8017120 <_dtoa_r+0x168>
 801710e:	4638      	mov	r0, r7
 8017110:	f7e9 f9e0 	bl	80004d4 <__aeabi_i2d>
 8017114:	4622      	mov	r2, r4
 8017116:	462b      	mov	r3, r5
 8017118:	f7e9 fcae 	bl	8000a78 <__aeabi_dcmpeq>
 801711c:	b900      	cbnz	r0, 8017120 <_dtoa_r+0x168>
 801711e:	3f01      	subs	r7, #1
 8017120:	2f16      	cmp	r7, #22
 8017122:	d851      	bhi.n	80171c8 <_dtoa_r+0x210>
 8017124:	4b5b      	ldr	r3, [pc, #364]	@ (8017294 <_dtoa_r+0x2dc>)
 8017126:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801712a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801712e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017132:	f7e9 fcab 	bl	8000a8c <__aeabi_dcmplt>
 8017136:	2800      	cmp	r0, #0
 8017138:	d048      	beq.n	80171cc <_dtoa_r+0x214>
 801713a:	3f01      	subs	r7, #1
 801713c:	2300      	movs	r3, #0
 801713e:	9312      	str	r3, [sp, #72]	@ 0x48
 8017140:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8017142:	1b9b      	subs	r3, r3, r6
 8017144:	1e5a      	subs	r2, r3, #1
 8017146:	bf44      	itt	mi
 8017148:	f1c3 0801 	rsbmi	r8, r3, #1
 801714c:	2300      	movmi	r3, #0
 801714e:	9208      	str	r2, [sp, #32]
 8017150:	bf54      	ite	pl
 8017152:	f04f 0800 	movpl.w	r8, #0
 8017156:	9308      	strmi	r3, [sp, #32]
 8017158:	2f00      	cmp	r7, #0
 801715a:	db39      	blt.n	80171d0 <_dtoa_r+0x218>
 801715c:	9b08      	ldr	r3, [sp, #32]
 801715e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8017160:	443b      	add	r3, r7
 8017162:	9308      	str	r3, [sp, #32]
 8017164:	2300      	movs	r3, #0
 8017166:	930a      	str	r3, [sp, #40]	@ 0x28
 8017168:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801716a:	2b09      	cmp	r3, #9
 801716c:	d864      	bhi.n	8017238 <_dtoa_r+0x280>
 801716e:	2b05      	cmp	r3, #5
 8017170:	bfc4      	itt	gt
 8017172:	3b04      	subgt	r3, #4
 8017174:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8017176:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017178:	f1a3 0302 	sub.w	r3, r3, #2
 801717c:	bfcc      	ite	gt
 801717e:	2400      	movgt	r4, #0
 8017180:	2401      	movle	r4, #1
 8017182:	2b03      	cmp	r3, #3
 8017184:	d863      	bhi.n	801724e <_dtoa_r+0x296>
 8017186:	e8df f003 	tbb	[pc, r3]
 801718a:	372a      	.short	0x372a
 801718c:	5535      	.short	0x5535
 801718e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8017192:	441e      	add	r6, r3
 8017194:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8017198:	2b20      	cmp	r3, #32
 801719a:	bfc1      	itttt	gt
 801719c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80171a0:	409f      	lslgt	r7, r3
 80171a2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80171a6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80171aa:	bfd6      	itet	le
 80171ac:	f1c3 0320 	rsble	r3, r3, #32
 80171b0:	ea47 0003 	orrgt.w	r0, r7, r3
 80171b4:	fa04 f003 	lslle.w	r0, r4, r3
 80171b8:	f7e9 f97c 	bl	80004b4 <__aeabi_ui2d>
 80171bc:	2201      	movs	r2, #1
 80171be:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80171c2:	3e01      	subs	r6, #1
 80171c4:	9214      	str	r2, [sp, #80]	@ 0x50
 80171c6:	e777      	b.n	80170b8 <_dtoa_r+0x100>
 80171c8:	2301      	movs	r3, #1
 80171ca:	e7b8      	b.n	801713e <_dtoa_r+0x186>
 80171cc:	9012      	str	r0, [sp, #72]	@ 0x48
 80171ce:	e7b7      	b.n	8017140 <_dtoa_r+0x188>
 80171d0:	427b      	negs	r3, r7
 80171d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80171d4:	2300      	movs	r3, #0
 80171d6:	eba8 0807 	sub.w	r8, r8, r7
 80171da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80171dc:	e7c4      	b.n	8017168 <_dtoa_r+0x1b0>
 80171de:	2300      	movs	r3, #0
 80171e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80171e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80171e4:	2b00      	cmp	r3, #0
 80171e6:	dc35      	bgt.n	8017254 <_dtoa_r+0x29c>
 80171e8:	2301      	movs	r3, #1
 80171ea:	9300      	str	r3, [sp, #0]
 80171ec:	9307      	str	r3, [sp, #28]
 80171ee:	461a      	mov	r2, r3
 80171f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80171f2:	e00b      	b.n	801720c <_dtoa_r+0x254>
 80171f4:	2301      	movs	r3, #1
 80171f6:	e7f3      	b.n	80171e0 <_dtoa_r+0x228>
 80171f8:	2300      	movs	r3, #0
 80171fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80171fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80171fe:	18fb      	adds	r3, r7, r3
 8017200:	9300      	str	r3, [sp, #0]
 8017202:	3301      	adds	r3, #1
 8017204:	2b01      	cmp	r3, #1
 8017206:	9307      	str	r3, [sp, #28]
 8017208:	bfb8      	it	lt
 801720a:	2301      	movlt	r3, #1
 801720c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8017210:	2100      	movs	r1, #0
 8017212:	2204      	movs	r2, #4
 8017214:	f102 0514 	add.w	r5, r2, #20
 8017218:	429d      	cmp	r5, r3
 801721a:	d91f      	bls.n	801725c <_dtoa_r+0x2a4>
 801721c:	6041      	str	r1, [r0, #4]
 801721e:	4658      	mov	r0, fp
 8017220:	f000 fd8e 	bl	8017d40 <_Balloc>
 8017224:	4682      	mov	sl, r0
 8017226:	2800      	cmp	r0, #0
 8017228:	d13c      	bne.n	80172a4 <_dtoa_r+0x2ec>
 801722a:	4b1b      	ldr	r3, [pc, #108]	@ (8017298 <_dtoa_r+0x2e0>)
 801722c:	4602      	mov	r2, r0
 801722e:	f240 11af 	movw	r1, #431	@ 0x1af
 8017232:	e6d8      	b.n	8016fe6 <_dtoa_r+0x2e>
 8017234:	2301      	movs	r3, #1
 8017236:	e7e0      	b.n	80171fa <_dtoa_r+0x242>
 8017238:	2401      	movs	r4, #1
 801723a:	2300      	movs	r3, #0
 801723c:	9309      	str	r3, [sp, #36]	@ 0x24
 801723e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8017240:	f04f 33ff 	mov.w	r3, #4294967295
 8017244:	9300      	str	r3, [sp, #0]
 8017246:	9307      	str	r3, [sp, #28]
 8017248:	2200      	movs	r2, #0
 801724a:	2312      	movs	r3, #18
 801724c:	e7d0      	b.n	80171f0 <_dtoa_r+0x238>
 801724e:	2301      	movs	r3, #1
 8017250:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017252:	e7f5      	b.n	8017240 <_dtoa_r+0x288>
 8017254:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017256:	9300      	str	r3, [sp, #0]
 8017258:	9307      	str	r3, [sp, #28]
 801725a:	e7d7      	b.n	801720c <_dtoa_r+0x254>
 801725c:	3101      	adds	r1, #1
 801725e:	0052      	lsls	r2, r2, #1
 8017260:	e7d8      	b.n	8017214 <_dtoa_r+0x25c>
 8017262:	bf00      	nop
 8017264:	f3af 8000 	nop.w
 8017268:	636f4361 	.word	0x636f4361
 801726c:	3fd287a7 	.word	0x3fd287a7
 8017270:	8b60c8b3 	.word	0x8b60c8b3
 8017274:	3fc68a28 	.word	0x3fc68a28
 8017278:	509f79fb 	.word	0x509f79fb
 801727c:	3fd34413 	.word	0x3fd34413
 8017280:	0801cc21 	.word	0x0801cc21
 8017284:	0801cc38 	.word	0x0801cc38
 8017288:	7ff00000 	.word	0x7ff00000
 801728c:	0801cbf1 	.word	0x0801cbf1
 8017290:	3ff80000 	.word	0x3ff80000
 8017294:	0801cd30 	.word	0x0801cd30
 8017298:	0801cc90 	.word	0x0801cc90
 801729c:	0801cc1d 	.word	0x0801cc1d
 80172a0:	0801cbf0 	.word	0x0801cbf0
 80172a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80172a8:	6018      	str	r0, [r3, #0]
 80172aa:	9b07      	ldr	r3, [sp, #28]
 80172ac:	2b0e      	cmp	r3, #14
 80172ae:	f200 80a4 	bhi.w	80173fa <_dtoa_r+0x442>
 80172b2:	2c00      	cmp	r4, #0
 80172b4:	f000 80a1 	beq.w	80173fa <_dtoa_r+0x442>
 80172b8:	2f00      	cmp	r7, #0
 80172ba:	dd33      	ble.n	8017324 <_dtoa_r+0x36c>
 80172bc:	4bad      	ldr	r3, [pc, #692]	@ (8017574 <_dtoa_r+0x5bc>)
 80172be:	f007 020f 	and.w	r2, r7, #15
 80172c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80172c6:	ed93 7b00 	vldr	d7, [r3]
 80172ca:	05f8      	lsls	r0, r7, #23
 80172cc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80172d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80172d4:	d516      	bpl.n	8017304 <_dtoa_r+0x34c>
 80172d6:	4ba8      	ldr	r3, [pc, #672]	@ (8017578 <_dtoa_r+0x5c0>)
 80172d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80172dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80172e0:	f7e9 fa8c 	bl	80007fc <__aeabi_ddiv>
 80172e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80172e8:	f004 040f 	and.w	r4, r4, #15
 80172ec:	2603      	movs	r6, #3
 80172ee:	4da2      	ldr	r5, [pc, #648]	@ (8017578 <_dtoa_r+0x5c0>)
 80172f0:	b954      	cbnz	r4, 8017308 <_dtoa_r+0x350>
 80172f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80172f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80172fa:	f7e9 fa7f 	bl	80007fc <__aeabi_ddiv>
 80172fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017302:	e028      	b.n	8017356 <_dtoa_r+0x39e>
 8017304:	2602      	movs	r6, #2
 8017306:	e7f2      	b.n	80172ee <_dtoa_r+0x336>
 8017308:	07e1      	lsls	r1, r4, #31
 801730a:	d508      	bpl.n	801731e <_dtoa_r+0x366>
 801730c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017310:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017314:	f7e9 f948 	bl	80005a8 <__aeabi_dmul>
 8017318:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801731c:	3601      	adds	r6, #1
 801731e:	1064      	asrs	r4, r4, #1
 8017320:	3508      	adds	r5, #8
 8017322:	e7e5      	b.n	80172f0 <_dtoa_r+0x338>
 8017324:	f000 80d2 	beq.w	80174cc <_dtoa_r+0x514>
 8017328:	427c      	negs	r4, r7
 801732a:	4b92      	ldr	r3, [pc, #584]	@ (8017574 <_dtoa_r+0x5bc>)
 801732c:	4d92      	ldr	r5, [pc, #584]	@ (8017578 <_dtoa_r+0x5c0>)
 801732e:	f004 020f 	and.w	r2, r4, #15
 8017332:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017336:	e9d3 2300 	ldrd	r2, r3, [r3]
 801733a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801733e:	f7e9 f933 	bl	80005a8 <__aeabi_dmul>
 8017342:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017346:	1124      	asrs	r4, r4, #4
 8017348:	2300      	movs	r3, #0
 801734a:	2602      	movs	r6, #2
 801734c:	2c00      	cmp	r4, #0
 801734e:	f040 80b2 	bne.w	80174b6 <_dtoa_r+0x4fe>
 8017352:	2b00      	cmp	r3, #0
 8017354:	d1d3      	bne.n	80172fe <_dtoa_r+0x346>
 8017356:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8017358:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801735c:	2b00      	cmp	r3, #0
 801735e:	f000 80b7 	beq.w	80174d0 <_dtoa_r+0x518>
 8017362:	4b86      	ldr	r3, [pc, #536]	@ (801757c <_dtoa_r+0x5c4>)
 8017364:	2200      	movs	r2, #0
 8017366:	4620      	mov	r0, r4
 8017368:	4629      	mov	r1, r5
 801736a:	f7e9 fb8f 	bl	8000a8c <__aeabi_dcmplt>
 801736e:	2800      	cmp	r0, #0
 8017370:	f000 80ae 	beq.w	80174d0 <_dtoa_r+0x518>
 8017374:	9b07      	ldr	r3, [sp, #28]
 8017376:	2b00      	cmp	r3, #0
 8017378:	f000 80aa 	beq.w	80174d0 <_dtoa_r+0x518>
 801737c:	9b00      	ldr	r3, [sp, #0]
 801737e:	2b00      	cmp	r3, #0
 8017380:	dd37      	ble.n	80173f2 <_dtoa_r+0x43a>
 8017382:	1e7b      	subs	r3, r7, #1
 8017384:	9304      	str	r3, [sp, #16]
 8017386:	4620      	mov	r0, r4
 8017388:	4b7d      	ldr	r3, [pc, #500]	@ (8017580 <_dtoa_r+0x5c8>)
 801738a:	2200      	movs	r2, #0
 801738c:	4629      	mov	r1, r5
 801738e:	f7e9 f90b 	bl	80005a8 <__aeabi_dmul>
 8017392:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017396:	9c00      	ldr	r4, [sp, #0]
 8017398:	3601      	adds	r6, #1
 801739a:	4630      	mov	r0, r6
 801739c:	f7e9 f89a 	bl	80004d4 <__aeabi_i2d>
 80173a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80173a4:	f7e9 f900 	bl	80005a8 <__aeabi_dmul>
 80173a8:	4b76      	ldr	r3, [pc, #472]	@ (8017584 <_dtoa_r+0x5cc>)
 80173aa:	2200      	movs	r2, #0
 80173ac:	f7e8 ff46 	bl	800023c <__adddf3>
 80173b0:	4605      	mov	r5, r0
 80173b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80173b6:	2c00      	cmp	r4, #0
 80173b8:	f040 808d 	bne.w	80174d6 <_dtoa_r+0x51e>
 80173bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80173c0:	4b71      	ldr	r3, [pc, #452]	@ (8017588 <_dtoa_r+0x5d0>)
 80173c2:	2200      	movs	r2, #0
 80173c4:	f7e8 ff38 	bl	8000238 <__aeabi_dsub>
 80173c8:	4602      	mov	r2, r0
 80173ca:	460b      	mov	r3, r1
 80173cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80173d0:	462a      	mov	r2, r5
 80173d2:	4633      	mov	r3, r6
 80173d4:	f7e9 fb78 	bl	8000ac8 <__aeabi_dcmpgt>
 80173d8:	2800      	cmp	r0, #0
 80173da:	f040 828b 	bne.w	80178f4 <_dtoa_r+0x93c>
 80173de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80173e2:	462a      	mov	r2, r5
 80173e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80173e8:	f7e9 fb50 	bl	8000a8c <__aeabi_dcmplt>
 80173ec:	2800      	cmp	r0, #0
 80173ee:	f040 8128 	bne.w	8017642 <_dtoa_r+0x68a>
 80173f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80173f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80173fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80173fc:	2b00      	cmp	r3, #0
 80173fe:	f2c0 815a 	blt.w	80176b6 <_dtoa_r+0x6fe>
 8017402:	2f0e      	cmp	r7, #14
 8017404:	f300 8157 	bgt.w	80176b6 <_dtoa_r+0x6fe>
 8017408:	4b5a      	ldr	r3, [pc, #360]	@ (8017574 <_dtoa_r+0x5bc>)
 801740a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801740e:	ed93 7b00 	vldr	d7, [r3]
 8017412:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017414:	2b00      	cmp	r3, #0
 8017416:	ed8d 7b00 	vstr	d7, [sp]
 801741a:	da03      	bge.n	8017424 <_dtoa_r+0x46c>
 801741c:	9b07      	ldr	r3, [sp, #28]
 801741e:	2b00      	cmp	r3, #0
 8017420:	f340 8101 	ble.w	8017626 <_dtoa_r+0x66e>
 8017424:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8017428:	4656      	mov	r6, sl
 801742a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801742e:	4620      	mov	r0, r4
 8017430:	4629      	mov	r1, r5
 8017432:	f7e9 f9e3 	bl	80007fc <__aeabi_ddiv>
 8017436:	f7e9 fb67 	bl	8000b08 <__aeabi_d2iz>
 801743a:	4680      	mov	r8, r0
 801743c:	f7e9 f84a 	bl	80004d4 <__aeabi_i2d>
 8017440:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017444:	f7e9 f8b0 	bl	80005a8 <__aeabi_dmul>
 8017448:	4602      	mov	r2, r0
 801744a:	460b      	mov	r3, r1
 801744c:	4620      	mov	r0, r4
 801744e:	4629      	mov	r1, r5
 8017450:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8017454:	f7e8 fef0 	bl	8000238 <__aeabi_dsub>
 8017458:	f806 4b01 	strb.w	r4, [r6], #1
 801745c:	9d07      	ldr	r5, [sp, #28]
 801745e:	eba6 040a 	sub.w	r4, r6, sl
 8017462:	42a5      	cmp	r5, r4
 8017464:	4602      	mov	r2, r0
 8017466:	460b      	mov	r3, r1
 8017468:	f040 8117 	bne.w	801769a <_dtoa_r+0x6e2>
 801746c:	f7e8 fee6 	bl	800023c <__adddf3>
 8017470:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017474:	4604      	mov	r4, r0
 8017476:	460d      	mov	r5, r1
 8017478:	f7e9 fb26 	bl	8000ac8 <__aeabi_dcmpgt>
 801747c:	2800      	cmp	r0, #0
 801747e:	f040 80f9 	bne.w	8017674 <_dtoa_r+0x6bc>
 8017482:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017486:	4620      	mov	r0, r4
 8017488:	4629      	mov	r1, r5
 801748a:	f7e9 faf5 	bl	8000a78 <__aeabi_dcmpeq>
 801748e:	b118      	cbz	r0, 8017498 <_dtoa_r+0x4e0>
 8017490:	f018 0f01 	tst.w	r8, #1
 8017494:	f040 80ee 	bne.w	8017674 <_dtoa_r+0x6bc>
 8017498:	4649      	mov	r1, r9
 801749a:	4658      	mov	r0, fp
 801749c:	f000 fc90 	bl	8017dc0 <_Bfree>
 80174a0:	2300      	movs	r3, #0
 80174a2:	7033      	strb	r3, [r6, #0]
 80174a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80174a6:	3701      	adds	r7, #1
 80174a8:	601f      	str	r7, [r3, #0]
 80174aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80174ac:	2b00      	cmp	r3, #0
 80174ae:	f000 831d 	beq.w	8017aec <_dtoa_r+0xb34>
 80174b2:	601e      	str	r6, [r3, #0]
 80174b4:	e31a      	b.n	8017aec <_dtoa_r+0xb34>
 80174b6:	07e2      	lsls	r2, r4, #31
 80174b8:	d505      	bpl.n	80174c6 <_dtoa_r+0x50e>
 80174ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 80174be:	f7e9 f873 	bl	80005a8 <__aeabi_dmul>
 80174c2:	3601      	adds	r6, #1
 80174c4:	2301      	movs	r3, #1
 80174c6:	1064      	asrs	r4, r4, #1
 80174c8:	3508      	adds	r5, #8
 80174ca:	e73f      	b.n	801734c <_dtoa_r+0x394>
 80174cc:	2602      	movs	r6, #2
 80174ce:	e742      	b.n	8017356 <_dtoa_r+0x39e>
 80174d0:	9c07      	ldr	r4, [sp, #28]
 80174d2:	9704      	str	r7, [sp, #16]
 80174d4:	e761      	b.n	801739a <_dtoa_r+0x3e2>
 80174d6:	4b27      	ldr	r3, [pc, #156]	@ (8017574 <_dtoa_r+0x5bc>)
 80174d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80174da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80174de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80174e2:	4454      	add	r4, sl
 80174e4:	2900      	cmp	r1, #0
 80174e6:	d053      	beq.n	8017590 <_dtoa_r+0x5d8>
 80174e8:	4928      	ldr	r1, [pc, #160]	@ (801758c <_dtoa_r+0x5d4>)
 80174ea:	2000      	movs	r0, #0
 80174ec:	f7e9 f986 	bl	80007fc <__aeabi_ddiv>
 80174f0:	4633      	mov	r3, r6
 80174f2:	462a      	mov	r2, r5
 80174f4:	f7e8 fea0 	bl	8000238 <__aeabi_dsub>
 80174f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80174fc:	4656      	mov	r6, sl
 80174fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017502:	f7e9 fb01 	bl	8000b08 <__aeabi_d2iz>
 8017506:	4605      	mov	r5, r0
 8017508:	f7e8 ffe4 	bl	80004d4 <__aeabi_i2d>
 801750c:	4602      	mov	r2, r0
 801750e:	460b      	mov	r3, r1
 8017510:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017514:	f7e8 fe90 	bl	8000238 <__aeabi_dsub>
 8017518:	3530      	adds	r5, #48	@ 0x30
 801751a:	4602      	mov	r2, r0
 801751c:	460b      	mov	r3, r1
 801751e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8017522:	f806 5b01 	strb.w	r5, [r6], #1
 8017526:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801752a:	f7e9 faaf 	bl	8000a8c <__aeabi_dcmplt>
 801752e:	2800      	cmp	r0, #0
 8017530:	d171      	bne.n	8017616 <_dtoa_r+0x65e>
 8017532:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017536:	4911      	ldr	r1, [pc, #68]	@ (801757c <_dtoa_r+0x5c4>)
 8017538:	2000      	movs	r0, #0
 801753a:	f7e8 fe7d 	bl	8000238 <__aeabi_dsub>
 801753e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8017542:	f7e9 faa3 	bl	8000a8c <__aeabi_dcmplt>
 8017546:	2800      	cmp	r0, #0
 8017548:	f040 8095 	bne.w	8017676 <_dtoa_r+0x6be>
 801754c:	42a6      	cmp	r6, r4
 801754e:	f43f af50 	beq.w	80173f2 <_dtoa_r+0x43a>
 8017552:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8017556:	4b0a      	ldr	r3, [pc, #40]	@ (8017580 <_dtoa_r+0x5c8>)
 8017558:	2200      	movs	r2, #0
 801755a:	f7e9 f825 	bl	80005a8 <__aeabi_dmul>
 801755e:	4b08      	ldr	r3, [pc, #32]	@ (8017580 <_dtoa_r+0x5c8>)
 8017560:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8017564:	2200      	movs	r2, #0
 8017566:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801756a:	f7e9 f81d 	bl	80005a8 <__aeabi_dmul>
 801756e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017572:	e7c4      	b.n	80174fe <_dtoa_r+0x546>
 8017574:	0801cd30 	.word	0x0801cd30
 8017578:	0801cd08 	.word	0x0801cd08
 801757c:	3ff00000 	.word	0x3ff00000
 8017580:	40240000 	.word	0x40240000
 8017584:	401c0000 	.word	0x401c0000
 8017588:	40140000 	.word	0x40140000
 801758c:	3fe00000 	.word	0x3fe00000
 8017590:	4631      	mov	r1, r6
 8017592:	4628      	mov	r0, r5
 8017594:	f7e9 f808 	bl	80005a8 <__aeabi_dmul>
 8017598:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801759c:	9415      	str	r4, [sp, #84]	@ 0x54
 801759e:	4656      	mov	r6, sl
 80175a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80175a4:	f7e9 fab0 	bl	8000b08 <__aeabi_d2iz>
 80175a8:	4605      	mov	r5, r0
 80175aa:	f7e8 ff93 	bl	80004d4 <__aeabi_i2d>
 80175ae:	4602      	mov	r2, r0
 80175b0:	460b      	mov	r3, r1
 80175b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80175b6:	f7e8 fe3f 	bl	8000238 <__aeabi_dsub>
 80175ba:	3530      	adds	r5, #48	@ 0x30
 80175bc:	f806 5b01 	strb.w	r5, [r6], #1
 80175c0:	4602      	mov	r2, r0
 80175c2:	460b      	mov	r3, r1
 80175c4:	42a6      	cmp	r6, r4
 80175c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80175ca:	f04f 0200 	mov.w	r2, #0
 80175ce:	d124      	bne.n	801761a <_dtoa_r+0x662>
 80175d0:	4bac      	ldr	r3, [pc, #688]	@ (8017884 <_dtoa_r+0x8cc>)
 80175d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80175d6:	f7e8 fe31 	bl	800023c <__adddf3>
 80175da:	4602      	mov	r2, r0
 80175dc:	460b      	mov	r3, r1
 80175de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80175e2:	f7e9 fa71 	bl	8000ac8 <__aeabi_dcmpgt>
 80175e6:	2800      	cmp	r0, #0
 80175e8:	d145      	bne.n	8017676 <_dtoa_r+0x6be>
 80175ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80175ee:	49a5      	ldr	r1, [pc, #660]	@ (8017884 <_dtoa_r+0x8cc>)
 80175f0:	2000      	movs	r0, #0
 80175f2:	f7e8 fe21 	bl	8000238 <__aeabi_dsub>
 80175f6:	4602      	mov	r2, r0
 80175f8:	460b      	mov	r3, r1
 80175fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80175fe:	f7e9 fa45 	bl	8000a8c <__aeabi_dcmplt>
 8017602:	2800      	cmp	r0, #0
 8017604:	f43f aef5 	beq.w	80173f2 <_dtoa_r+0x43a>
 8017608:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801760a:	1e73      	subs	r3, r6, #1
 801760c:	9315      	str	r3, [sp, #84]	@ 0x54
 801760e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8017612:	2b30      	cmp	r3, #48	@ 0x30
 8017614:	d0f8      	beq.n	8017608 <_dtoa_r+0x650>
 8017616:	9f04      	ldr	r7, [sp, #16]
 8017618:	e73e      	b.n	8017498 <_dtoa_r+0x4e0>
 801761a:	4b9b      	ldr	r3, [pc, #620]	@ (8017888 <_dtoa_r+0x8d0>)
 801761c:	f7e8 ffc4 	bl	80005a8 <__aeabi_dmul>
 8017620:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017624:	e7bc      	b.n	80175a0 <_dtoa_r+0x5e8>
 8017626:	d10c      	bne.n	8017642 <_dtoa_r+0x68a>
 8017628:	4b98      	ldr	r3, [pc, #608]	@ (801788c <_dtoa_r+0x8d4>)
 801762a:	2200      	movs	r2, #0
 801762c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017630:	f7e8 ffba 	bl	80005a8 <__aeabi_dmul>
 8017634:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017638:	f7e9 fa3c 	bl	8000ab4 <__aeabi_dcmpge>
 801763c:	2800      	cmp	r0, #0
 801763e:	f000 8157 	beq.w	80178f0 <_dtoa_r+0x938>
 8017642:	2400      	movs	r4, #0
 8017644:	4625      	mov	r5, r4
 8017646:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017648:	43db      	mvns	r3, r3
 801764a:	9304      	str	r3, [sp, #16]
 801764c:	4656      	mov	r6, sl
 801764e:	2700      	movs	r7, #0
 8017650:	4621      	mov	r1, r4
 8017652:	4658      	mov	r0, fp
 8017654:	f000 fbb4 	bl	8017dc0 <_Bfree>
 8017658:	2d00      	cmp	r5, #0
 801765a:	d0dc      	beq.n	8017616 <_dtoa_r+0x65e>
 801765c:	b12f      	cbz	r7, 801766a <_dtoa_r+0x6b2>
 801765e:	42af      	cmp	r7, r5
 8017660:	d003      	beq.n	801766a <_dtoa_r+0x6b2>
 8017662:	4639      	mov	r1, r7
 8017664:	4658      	mov	r0, fp
 8017666:	f000 fbab 	bl	8017dc0 <_Bfree>
 801766a:	4629      	mov	r1, r5
 801766c:	4658      	mov	r0, fp
 801766e:	f000 fba7 	bl	8017dc0 <_Bfree>
 8017672:	e7d0      	b.n	8017616 <_dtoa_r+0x65e>
 8017674:	9704      	str	r7, [sp, #16]
 8017676:	4633      	mov	r3, r6
 8017678:	461e      	mov	r6, r3
 801767a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801767e:	2a39      	cmp	r2, #57	@ 0x39
 8017680:	d107      	bne.n	8017692 <_dtoa_r+0x6da>
 8017682:	459a      	cmp	sl, r3
 8017684:	d1f8      	bne.n	8017678 <_dtoa_r+0x6c0>
 8017686:	9a04      	ldr	r2, [sp, #16]
 8017688:	3201      	adds	r2, #1
 801768a:	9204      	str	r2, [sp, #16]
 801768c:	2230      	movs	r2, #48	@ 0x30
 801768e:	f88a 2000 	strb.w	r2, [sl]
 8017692:	781a      	ldrb	r2, [r3, #0]
 8017694:	3201      	adds	r2, #1
 8017696:	701a      	strb	r2, [r3, #0]
 8017698:	e7bd      	b.n	8017616 <_dtoa_r+0x65e>
 801769a:	4b7b      	ldr	r3, [pc, #492]	@ (8017888 <_dtoa_r+0x8d0>)
 801769c:	2200      	movs	r2, #0
 801769e:	f7e8 ff83 	bl	80005a8 <__aeabi_dmul>
 80176a2:	2200      	movs	r2, #0
 80176a4:	2300      	movs	r3, #0
 80176a6:	4604      	mov	r4, r0
 80176a8:	460d      	mov	r5, r1
 80176aa:	f7e9 f9e5 	bl	8000a78 <__aeabi_dcmpeq>
 80176ae:	2800      	cmp	r0, #0
 80176b0:	f43f aebb 	beq.w	801742a <_dtoa_r+0x472>
 80176b4:	e6f0      	b.n	8017498 <_dtoa_r+0x4e0>
 80176b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80176b8:	2a00      	cmp	r2, #0
 80176ba:	f000 80db 	beq.w	8017874 <_dtoa_r+0x8bc>
 80176be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80176c0:	2a01      	cmp	r2, #1
 80176c2:	f300 80bf 	bgt.w	8017844 <_dtoa_r+0x88c>
 80176c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80176c8:	2a00      	cmp	r2, #0
 80176ca:	f000 80b7 	beq.w	801783c <_dtoa_r+0x884>
 80176ce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80176d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80176d4:	4646      	mov	r6, r8
 80176d6:	9a08      	ldr	r2, [sp, #32]
 80176d8:	2101      	movs	r1, #1
 80176da:	441a      	add	r2, r3
 80176dc:	4658      	mov	r0, fp
 80176de:	4498      	add	r8, r3
 80176e0:	9208      	str	r2, [sp, #32]
 80176e2:	f000 fc21 	bl	8017f28 <__i2b>
 80176e6:	4605      	mov	r5, r0
 80176e8:	b15e      	cbz	r6, 8017702 <_dtoa_r+0x74a>
 80176ea:	9b08      	ldr	r3, [sp, #32]
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	dd08      	ble.n	8017702 <_dtoa_r+0x74a>
 80176f0:	42b3      	cmp	r3, r6
 80176f2:	9a08      	ldr	r2, [sp, #32]
 80176f4:	bfa8      	it	ge
 80176f6:	4633      	movge	r3, r6
 80176f8:	eba8 0803 	sub.w	r8, r8, r3
 80176fc:	1af6      	subs	r6, r6, r3
 80176fe:	1ad3      	subs	r3, r2, r3
 8017700:	9308      	str	r3, [sp, #32]
 8017702:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017704:	b1f3      	cbz	r3, 8017744 <_dtoa_r+0x78c>
 8017706:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017708:	2b00      	cmp	r3, #0
 801770a:	f000 80b7 	beq.w	801787c <_dtoa_r+0x8c4>
 801770e:	b18c      	cbz	r4, 8017734 <_dtoa_r+0x77c>
 8017710:	4629      	mov	r1, r5
 8017712:	4622      	mov	r2, r4
 8017714:	4658      	mov	r0, fp
 8017716:	f000 fcc7 	bl	80180a8 <__pow5mult>
 801771a:	464a      	mov	r2, r9
 801771c:	4601      	mov	r1, r0
 801771e:	4605      	mov	r5, r0
 8017720:	4658      	mov	r0, fp
 8017722:	f000 fc17 	bl	8017f54 <__multiply>
 8017726:	4649      	mov	r1, r9
 8017728:	9004      	str	r0, [sp, #16]
 801772a:	4658      	mov	r0, fp
 801772c:	f000 fb48 	bl	8017dc0 <_Bfree>
 8017730:	9b04      	ldr	r3, [sp, #16]
 8017732:	4699      	mov	r9, r3
 8017734:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017736:	1b1a      	subs	r2, r3, r4
 8017738:	d004      	beq.n	8017744 <_dtoa_r+0x78c>
 801773a:	4649      	mov	r1, r9
 801773c:	4658      	mov	r0, fp
 801773e:	f000 fcb3 	bl	80180a8 <__pow5mult>
 8017742:	4681      	mov	r9, r0
 8017744:	2101      	movs	r1, #1
 8017746:	4658      	mov	r0, fp
 8017748:	f000 fbee 	bl	8017f28 <__i2b>
 801774c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801774e:	4604      	mov	r4, r0
 8017750:	2b00      	cmp	r3, #0
 8017752:	f000 81cf 	beq.w	8017af4 <_dtoa_r+0xb3c>
 8017756:	461a      	mov	r2, r3
 8017758:	4601      	mov	r1, r0
 801775a:	4658      	mov	r0, fp
 801775c:	f000 fca4 	bl	80180a8 <__pow5mult>
 8017760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017762:	2b01      	cmp	r3, #1
 8017764:	4604      	mov	r4, r0
 8017766:	f300 8095 	bgt.w	8017894 <_dtoa_r+0x8dc>
 801776a:	9b02      	ldr	r3, [sp, #8]
 801776c:	2b00      	cmp	r3, #0
 801776e:	f040 8087 	bne.w	8017880 <_dtoa_r+0x8c8>
 8017772:	9b03      	ldr	r3, [sp, #12]
 8017774:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017778:	2b00      	cmp	r3, #0
 801777a:	f040 8089 	bne.w	8017890 <_dtoa_r+0x8d8>
 801777e:	9b03      	ldr	r3, [sp, #12]
 8017780:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017784:	0d1b      	lsrs	r3, r3, #20
 8017786:	051b      	lsls	r3, r3, #20
 8017788:	b12b      	cbz	r3, 8017796 <_dtoa_r+0x7de>
 801778a:	9b08      	ldr	r3, [sp, #32]
 801778c:	3301      	adds	r3, #1
 801778e:	9308      	str	r3, [sp, #32]
 8017790:	f108 0801 	add.w	r8, r8, #1
 8017794:	2301      	movs	r3, #1
 8017796:	930a      	str	r3, [sp, #40]	@ 0x28
 8017798:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801779a:	2b00      	cmp	r3, #0
 801779c:	f000 81b0 	beq.w	8017b00 <_dtoa_r+0xb48>
 80177a0:	6923      	ldr	r3, [r4, #16]
 80177a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80177a6:	6918      	ldr	r0, [r3, #16]
 80177a8:	f000 fb72 	bl	8017e90 <__hi0bits>
 80177ac:	f1c0 0020 	rsb	r0, r0, #32
 80177b0:	9b08      	ldr	r3, [sp, #32]
 80177b2:	4418      	add	r0, r3
 80177b4:	f010 001f 	ands.w	r0, r0, #31
 80177b8:	d077      	beq.n	80178aa <_dtoa_r+0x8f2>
 80177ba:	f1c0 0320 	rsb	r3, r0, #32
 80177be:	2b04      	cmp	r3, #4
 80177c0:	dd6b      	ble.n	801789a <_dtoa_r+0x8e2>
 80177c2:	9b08      	ldr	r3, [sp, #32]
 80177c4:	f1c0 001c 	rsb	r0, r0, #28
 80177c8:	4403      	add	r3, r0
 80177ca:	4480      	add	r8, r0
 80177cc:	4406      	add	r6, r0
 80177ce:	9308      	str	r3, [sp, #32]
 80177d0:	f1b8 0f00 	cmp.w	r8, #0
 80177d4:	dd05      	ble.n	80177e2 <_dtoa_r+0x82a>
 80177d6:	4649      	mov	r1, r9
 80177d8:	4642      	mov	r2, r8
 80177da:	4658      	mov	r0, fp
 80177dc:	f000 fcbe 	bl	801815c <__lshift>
 80177e0:	4681      	mov	r9, r0
 80177e2:	9b08      	ldr	r3, [sp, #32]
 80177e4:	2b00      	cmp	r3, #0
 80177e6:	dd05      	ble.n	80177f4 <_dtoa_r+0x83c>
 80177e8:	4621      	mov	r1, r4
 80177ea:	461a      	mov	r2, r3
 80177ec:	4658      	mov	r0, fp
 80177ee:	f000 fcb5 	bl	801815c <__lshift>
 80177f2:	4604      	mov	r4, r0
 80177f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	d059      	beq.n	80178ae <_dtoa_r+0x8f6>
 80177fa:	4621      	mov	r1, r4
 80177fc:	4648      	mov	r0, r9
 80177fe:	f000 fd19 	bl	8018234 <__mcmp>
 8017802:	2800      	cmp	r0, #0
 8017804:	da53      	bge.n	80178ae <_dtoa_r+0x8f6>
 8017806:	1e7b      	subs	r3, r7, #1
 8017808:	9304      	str	r3, [sp, #16]
 801780a:	4649      	mov	r1, r9
 801780c:	2300      	movs	r3, #0
 801780e:	220a      	movs	r2, #10
 8017810:	4658      	mov	r0, fp
 8017812:	f000 faf7 	bl	8017e04 <__multadd>
 8017816:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017818:	4681      	mov	r9, r0
 801781a:	2b00      	cmp	r3, #0
 801781c:	f000 8172 	beq.w	8017b04 <_dtoa_r+0xb4c>
 8017820:	2300      	movs	r3, #0
 8017822:	4629      	mov	r1, r5
 8017824:	220a      	movs	r2, #10
 8017826:	4658      	mov	r0, fp
 8017828:	f000 faec 	bl	8017e04 <__multadd>
 801782c:	9b00      	ldr	r3, [sp, #0]
 801782e:	2b00      	cmp	r3, #0
 8017830:	4605      	mov	r5, r0
 8017832:	dc67      	bgt.n	8017904 <_dtoa_r+0x94c>
 8017834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017836:	2b02      	cmp	r3, #2
 8017838:	dc41      	bgt.n	80178be <_dtoa_r+0x906>
 801783a:	e063      	b.n	8017904 <_dtoa_r+0x94c>
 801783c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801783e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8017842:	e746      	b.n	80176d2 <_dtoa_r+0x71a>
 8017844:	9b07      	ldr	r3, [sp, #28]
 8017846:	1e5c      	subs	r4, r3, #1
 8017848:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801784a:	42a3      	cmp	r3, r4
 801784c:	bfbf      	itttt	lt
 801784e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8017850:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8017852:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8017854:	1ae3      	sublt	r3, r4, r3
 8017856:	bfb4      	ite	lt
 8017858:	18d2      	addlt	r2, r2, r3
 801785a:	1b1c      	subge	r4, r3, r4
 801785c:	9b07      	ldr	r3, [sp, #28]
 801785e:	bfbc      	itt	lt
 8017860:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8017862:	2400      	movlt	r4, #0
 8017864:	2b00      	cmp	r3, #0
 8017866:	bfb5      	itete	lt
 8017868:	eba8 0603 	sublt.w	r6, r8, r3
 801786c:	9b07      	ldrge	r3, [sp, #28]
 801786e:	2300      	movlt	r3, #0
 8017870:	4646      	movge	r6, r8
 8017872:	e730      	b.n	80176d6 <_dtoa_r+0x71e>
 8017874:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8017876:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8017878:	4646      	mov	r6, r8
 801787a:	e735      	b.n	80176e8 <_dtoa_r+0x730>
 801787c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801787e:	e75c      	b.n	801773a <_dtoa_r+0x782>
 8017880:	2300      	movs	r3, #0
 8017882:	e788      	b.n	8017796 <_dtoa_r+0x7de>
 8017884:	3fe00000 	.word	0x3fe00000
 8017888:	40240000 	.word	0x40240000
 801788c:	40140000 	.word	0x40140000
 8017890:	9b02      	ldr	r3, [sp, #8]
 8017892:	e780      	b.n	8017796 <_dtoa_r+0x7de>
 8017894:	2300      	movs	r3, #0
 8017896:	930a      	str	r3, [sp, #40]	@ 0x28
 8017898:	e782      	b.n	80177a0 <_dtoa_r+0x7e8>
 801789a:	d099      	beq.n	80177d0 <_dtoa_r+0x818>
 801789c:	9a08      	ldr	r2, [sp, #32]
 801789e:	331c      	adds	r3, #28
 80178a0:	441a      	add	r2, r3
 80178a2:	4498      	add	r8, r3
 80178a4:	441e      	add	r6, r3
 80178a6:	9208      	str	r2, [sp, #32]
 80178a8:	e792      	b.n	80177d0 <_dtoa_r+0x818>
 80178aa:	4603      	mov	r3, r0
 80178ac:	e7f6      	b.n	801789c <_dtoa_r+0x8e4>
 80178ae:	9b07      	ldr	r3, [sp, #28]
 80178b0:	9704      	str	r7, [sp, #16]
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	dc20      	bgt.n	80178f8 <_dtoa_r+0x940>
 80178b6:	9300      	str	r3, [sp, #0]
 80178b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80178ba:	2b02      	cmp	r3, #2
 80178bc:	dd1e      	ble.n	80178fc <_dtoa_r+0x944>
 80178be:	9b00      	ldr	r3, [sp, #0]
 80178c0:	2b00      	cmp	r3, #0
 80178c2:	f47f aec0 	bne.w	8017646 <_dtoa_r+0x68e>
 80178c6:	4621      	mov	r1, r4
 80178c8:	2205      	movs	r2, #5
 80178ca:	4658      	mov	r0, fp
 80178cc:	f000 fa9a 	bl	8017e04 <__multadd>
 80178d0:	4601      	mov	r1, r0
 80178d2:	4604      	mov	r4, r0
 80178d4:	4648      	mov	r0, r9
 80178d6:	f000 fcad 	bl	8018234 <__mcmp>
 80178da:	2800      	cmp	r0, #0
 80178dc:	f77f aeb3 	ble.w	8017646 <_dtoa_r+0x68e>
 80178e0:	4656      	mov	r6, sl
 80178e2:	2331      	movs	r3, #49	@ 0x31
 80178e4:	f806 3b01 	strb.w	r3, [r6], #1
 80178e8:	9b04      	ldr	r3, [sp, #16]
 80178ea:	3301      	adds	r3, #1
 80178ec:	9304      	str	r3, [sp, #16]
 80178ee:	e6ae      	b.n	801764e <_dtoa_r+0x696>
 80178f0:	9c07      	ldr	r4, [sp, #28]
 80178f2:	9704      	str	r7, [sp, #16]
 80178f4:	4625      	mov	r5, r4
 80178f6:	e7f3      	b.n	80178e0 <_dtoa_r+0x928>
 80178f8:	9b07      	ldr	r3, [sp, #28]
 80178fa:	9300      	str	r3, [sp, #0]
 80178fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80178fe:	2b00      	cmp	r3, #0
 8017900:	f000 8104 	beq.w	8017b0c <_dtoa_r+0xb54>
 8017904:	2e00      	cmp	r6, #0
 8017906:	dd05      	ble.n	8017914 <_dtoa_r+0x95c>
 8017908:	4629      	mov	r1, r5
 801790a:	4632      	mov	r2, r6
 801790c:	4658      	mov	r0, fp
 801790e:	f000 fc25 	bl	801815c <__lshift>
 8017912:	4605      	mov	r5, r0
 8017914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017916:	2b00      	cmp	r3, #0
 8017918:	d05a      	beq.n	80179d0 <_dtoa_r+0xa18>
 801791a:	6869      	ldr	r1, [r5, #4]
 801791c:	4658      	mov	r0, fp
 801791e:	f000 fa0f 	bl	8017d40 <_Balloc>
 8017922:	4606      	mov	r6, r0
 8017924:	b928      	cbnz	r0, 8017932 <_dtoa_r+0x97a>
 8017926:	4b84      	ldr	r3, [pc, #528]	@ (8017b38 <_dtoa_r+0xb80>)
 8017928:	4602      	mov	r2, r0
 801792a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801792e:	f7ff bb5a 	b.w	8016fe6 <_dtoa_r+0x2e>
 8017932:	692a      	ldr	r2, [r5, #16]
 8017934:	3202      	adds	r2, #2
 8017936:	0092      	lsls	r2, r2, #2
 8017938:	f105 010c 	add.w	r1, r5, #12
 801793c:	300c      	adds	r0, #12
 801793e:	f7ff faa2 	bl	8016e86 <memcpy>
 8017942:	2201      	movs	r2, #1
 8017944:	4631      	mov	r1, r6
 8017946:	4658      	mov	r0, fp
 8017948:	f000 fc08 	bl	801815c <__lshift>
 801794c:	f10a 0301 	add.w	r3, sl, #1
 8017950:	9307      	str	r3, [sp, #28]
 8017952:	9b00      	ldr	r3, [sp, #0]
 8017954:	4453      	add	r3, sl
 8017956:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017958:	9b02      	ldr	r3, [sp, #8]
 801795a:	f003 0301 	and.w	r3, r3, #1
 801795e:	462f      	mov	r7, r5
 8017960:	930a      	str	r3, [sp, #40]	@ 0x28
 8017962:	4605      	mov	r5, r0
 8017964:	9b07      	ldr	r3, [sp, #28]
 8017966:	4621      	mov	r1, r4
 8017968:	3b01      	subs	r3, #1
 801796a:	4648      	mov	r0, r9
 801796c:	9300      	str	r3, [sp, #0]
 801796e:	f7ff fa98 	bl	8016ea2 <quorem>
 8017972:	4639      	mov	r1, r7
 8017974:	9002      	str	r0, [sp, #8]
 8017976:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801797a:	4648      	mov	r0, r9
 801797c:	f000 fc5a 	bl	8018234 <__mcmp>
 8017980:	462a      	mov	r2, r5
 8017982:	9008      	str	r0, [sp, #32]
 8017984:	4621      	mov	r1, r4
 8017986:	4658      	mov	r0, fp
 8017988:	f000 fc70 	bl	801826c <__mdiff>
 801798c:	68c2      	ldr	r2, [r0, #12]
 801798e:	4606      	mov	r6, r0
 8017990:	bb02      	cbnz	r2, 80179d4 <_dtoa_r+0xa1c>
 8017992:	4601      	mov	r1, r0
 8017994:	4648      	mov	r0, r9
 8017996:	f000 fc4d 	bl	8018234 <__mcmp>
 801799a:	4602      	mov	r2, r0
 801799c:	4631      	mov	r1, r6
 801799e:	4658      	mov	r0, fp
 80179a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80179a2:	f000 fa0d 	bl	8017dc0 <_Bfree>
 80179a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80179a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80179aa:	9e07      	ldr	r6, [sp, #28]
 80179ac:	ea43 0102 	orr.w	r1, r3, r2
 80179b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80179b2:	4319      	orrs	r1, r3
 80179b4:	d110      	bne.n	80179d8 <_dtoa_r+0xa20>
 80179b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80179ba:	d029      	beq.n	8017a10 <_dtoa_r+0xa58>
 80179bc:	9b08      	ldr	r3, [sp, #32]
 80179be:	2b00      	cmp	r3, #0
 80179c0:	dd02      	ble.n	80179c8 <_dtoa_r+0xa10>
 80179c2:	9b02      	ldr	r3, [sp, #8]
 80179c4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80179c8:	9b00      	ldr	r3, [sp, #0]
 80179ca:	f883 8000 	strb.w	r8, [r3]
 80179ce:	e63f      	b.n	8017650 <_dtoa_r+0x698>
 80179d0:	4628      	mov	r0, r5
 80179d2:	e7bb      	b.n	801794c <_dtoa_r+0x994>
 80179d4:	2201      	movs	r2, #1
 80179d6:	e7e1      	b.n	801799c <_dtoa_r+0x9e4>
 80179d8:	9b08      	ldr	r3, [sp, #32]
 80179da:	2b00      	cmp	r3, #0
 80179dc:	db04      	blt.n	80179e8 <_dtoa_r+0xa30>
 80179de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80179e0:	430b      	orrs	r3, r1
 80179e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80179e4:	430b      	orrs	r3, r1
 80179e6:	d120      	bne.n	8017a2a <_dtoa_r+0xa72>
 80179e8:	2a00      	cmp	r2, #0
 80179ea:	dded      	ble.n	80179c8 <_dtoa_r+0xa10>
 80179ec:	4649      	mov	r1, r9
 80179ee:	2201      	movs	r2, #1
 80179f0:	4658      	mov	r0, fp
 80179f2:	f000 fbb3 	bl	801815c <__lshift>
 80179f6:	4621      	mov	r1, r4
 80179f8:	4681      	mov	r9, r0
 80179fa:	f000 fc1b 	bl	8018234 <__mcmp>
 80179fe:	2800      	cmp	r0, #0
 8017a00:	dc03      	bgt.n	8017a0a <_dtoa_r+0xa52>
 8017a02:	d1e1      	bne.n	80179c8 <_dtoa_r+0xa10>
 8017a04:	f018 0f01 	tst.w	r8, #1
 8017a08:	d0de      	beq.n	80179c8 <_dtoa_r+0xa10>
 8017a0a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8017a0e:	d1d8      	bne.n	80179c2 <_dtoa_r+0xa0a>
 8017a10:	9a00      	ldr	r2, [sp, #0]
 8017a12:	2339      	movs	r3, #57	@ 0x39
 8017a14:	7013      	strb	r3, [r2, #0]
 8017a16:	4633      	mov	r3, r6
 8017a18:	461e      	mov	r6, r3
 8017a1a:	3b01      	subs	r3, #1
 8017a1c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8017a20:	2a39      	cmp	r2, #57	@ 0x39
 8017a22:	d052      	beq.n	8017aca <_dtoa_r+0xb12>
 8017a24:	3201      	adds	r2, #1
 8017a26:	701a      	strb	r2, [r3, #0]
 8017a28:	e612      	b.n	8017650 <_dtoa_r+0x698>
 8017a2a:	2a00      	cmp	r2, #0
 8017a2c:	dd07      	ble.n	8017a3e <_dtoa_r+0xa86>
 8017a2e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8017a32:	d0ed      	beq.n	8017a10 <_dtoa_r+0xa58>
 8017a34:	9a00      	ldr	r2, [sp, #0]
 8017a36:	f108 0301 	add.w	r3, r8, #1
 8017a3a:	7013      	strb	r3, [r2, #0]
 8017a3c:	e608      	b.n	8017650 <_dtoa_r+0x698>
 8017a3e:	9b07      	ldr	r3, [sp, #28]
 8017a40:	9a07      	ldr	r2, [sp, #28]
 8017a42:	f803 8c01 	strb.w	r8, [r3, #-1]
 8017a46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017a48:	4293      	cmp	r3, r2
 8017a4a:	d028      	beq.n	8017a9e <_dtoa_r+0xae6>
 8017a4c:	4649      	mov	r1, r9
 8017a4e:	2300      	movs	r3, #0
 8017a50:	220a      	movs	r2, #10
 8017a52:	4658      	mov	r0, fp
 8017a54:	f000 f9d6 	bl	8017e04 <__multadd>
 8017a58:	42af      	cmp	r7, r5
 8017a5a:	4681      	mov	r9, r0
 8017a5c:	f04f 0300 	mov.w	r3, #0
 8017a60:	f04f 020a 	mov.w	r2, #10
 8017a64:	4639      	mov	r1, r7
 8017a66:	4658      	mov	r0, fp
 8017a68:	d107      	bne.n	8017a7a <_dtoa_r+0xac2>
 8017a6a:	f000 f9cb 	bl	8017e04 <__multadd>
 8017a6e:	4607      	mov	r7, r0
 8017a70:	4605      	mov	r5, r0
 8017a72:	9b07      	ldr	r3, [sp, #28]
 8017a74:	3301      	adds	r3, #1
 8017a76:	9307      	str	r3, [sp, #28]
 8017a78:	e774      	b.n	8017964 <_dtoa_r+0x9ac>
 8017a7a:	f000 f9c3 	bl	8017e04 <__multadd>
 8017a7e:	4629      	mov	r1, r5
 8017a80:	4607      	mov	r7, r0
 8017a82:	2300      	movs	r3, #0
 8017a84:	220a      	movs	r2, #10
 8017a86:	4658      	mov	r0, fp
 8017a88:	f000 f9bc 	bl	8017e04 <__multadd>
 8017a8c:	4605      	mov	r5, r0
 8017a8e:	e7f0      	b.n	8017a72 <_dtoa_r+0xaba>
 8017a90:	9b00      	ldr	r3, [sp, #0]
 8017a92:	2b00      	cmp	r3, #0
 8017a94:	bfcc      	ite	gt
 8017a96:	461e      	movgt	r6, r3
 8017a98:	2601      	movle	r6, #1
 8017a9a:	4456      	add	r6, sl
 8017a9c:	2700      	movs	r7, #0
 8017a9e:	4649      	mov	r1, r9
 8017aa0:	2201      	movs	r2, #1
 8017aa2:	4658      	mov	r0, fp
 8017aa4:	f000 fb5a 	bl	801815c <__lshift>
 8017aa8:	4621      	mov	r1, r4
 8017aaa:	4681      	mov	r9, r0
 8017aac:	f000 fbc2 	bl	8018234 <__mcmp>
 8017ab0:	2800      	cmp	r0, #0
 8017ab2:	dcb0      	bgt.n	8017a16 <_dtoa_r+0xa5e>
 8017ab4:	d102      	bne.n	8017abc <_dtoa_r+0xb04>
 8017ab6:	f018 0f01 	tst.w	r8, #1
 8017aba:	d1ac      	bne.n	8017a16 <_dtoa_r+0xa5e>
 8017abc:	4633      	mov	r3, r6
 8017abe:	461e      	mov	r6, r3
 8017ac0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017ac4:	2a30      	cmp	r2, #48	@ 0x30
 8017ac6:	d0fa      	beq.n	8017abe <_dtoa_r+0xb06>
 8017ac8:	e5c2      	b.n	8017650 <_dtoa_r+0x698>
 8017aca:	459a      	cmp	sl, r3
 8017acc:	d1a4      	bne.n	8017a18 <_dtoa_r+0xa60>
 8017ace:	9b04      	ldr	r3, [sp, #16]
 8017ad0:	3301      	adds	r3, #1
 8017ad2:	9304      	str	r3, [sp, #16]
 8017ad4:	2331      	movs	r3, #49	@ 0x31
 8017ad6:	f88a 3000 	strb.w	r3, [sl]
 8017ada:	e5b9      	b.n	8017650 <_dtoa_r+0x698>
 8017adc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8017ade:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8017b3c <_dtoa_r+0xb84>
 8017ae2:	b11b      	cbz	r3, 8017aec <_dtoa_r+0xb34>
 8017ae4:	f10a 0308 	add.w	r3, sl, #8
 8017ae8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8017aea:	6013      	str	r3, [r2, #0]
 8017aec:	4650      	mov	r0, sl
 8017aee:	b019      	add	sp, #100	@ 0x64
 8017af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017af4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017af6:	2b01      	cmp	r3, #1
 8017af8:	f77f ae37 	ble.w	801776a <_dtoa_r+0x7b2>
 8017afc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017afe:	930a      	str	r3, [sp, #40]	@ 0x28
 8017b00:	2001      	movs	r0, #1
 8017b02:	e655      	b.n	80177b0 <_dtoa_r+0x7f8>
 8017b04:	9b00      	ldr	r3, [sp, #0]
 8017b06:	2b00      	cmp	r3, #0
 8017b08:	f77f aed6 	ble.w	80178b8 <_dtoa_r+0x900>
 8017b0c:	4656      	mov	r6, sl
 8017b0e:	4621      	mov	r1, r4
 8017b10:	4648      	mov	r0, r9
 8017b12:	f7ff f9c6 	bl	8016ea2 <quorem>
 8017b16:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8017b1a:	f806 8b01 	strb.w	r8, [r6], #1
 8017b1e:	9b00      	ldr	r3, [sp, #0]
 8017b20:	eba6 020a 	sub.w	r2, r6, sl
 8017b24:	4293      	cmp	r3, r2
 8017b26:	ddb3      	ble.n	8017a90 <_dtoa_r+0xad8>
 8017b28:	4649      	mov	r1, r9
 8017b2a:	2300      	movs	r3, #0
 8017b2c:	220a      	movs	r2, #10
 8017b2e:	4658      	mov	r0, fp
 8017b30:	f000 f968 	bl	8017e04 <__multadd>
 8017b34:	4681      	mov	r9, r0
 8017b36:	e7ea      	b.n	8017b0e <_dtoa_r+0xb56>
 8017b38:	0801cc90 	.word	0x0801cc90
 8017b3c:	0801cc14 	.word	0x0801cc14

08017b40 <_free_r>:
 8017b40:	b538      	push	{r3, r4, r5, lr}
 8017b42:	4605      	mov	r5, r0
 8017b44:	2900      	cmp	r1, #0
 8017b46:	d041      	beq.n	8017bcc <_free_r+0x8c>
 8017b48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017b4c:	1f0c      	subs	r4, r1, #4
 8017b4e:	2b00      	cmp	r3, #0
 8017b50:	bfb8      	it	lt
 8017b52:	18e4      	addlt	r4, r4, r3
 8017b54:	f000 f8e8 	bl	8017d28 <__malloc_lock>
 8017b58:	4a1d      	ldr	r2, [pc, #116]	@ (8017bd0 <_free_r+0x90>)
 8017b5a:	6813      	ldr	r3, [r2, #0]
 8017b5c:	b933      	cbnz	r3, 8017b6c <_free_r+0x2c>
 8017b5e:	6063      	str	r3, [r4, #4]
 8017b60:	6014      	str	r4, [r2, #0]
 8017b62:	4628      	mov	r0, r5
 8017b64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017b68:	f000 b8e4 	b.w	8017d34 <__malloc_unlock>
 8017b6c:	42a3      	cmp	r3, r4
 8017b6e:	d908      	bls.n	8017b82 <_free_r+0x42>
 8017b70:	6820      	ldr	r0, [r4, #0]
 8017b72:	1821      	adds	r1, r4, r0
 8017b74:	428b      	cmp	r3, r1
 8017b76:	bf01      	itttt	eq
 8017b78:	6819      	ldreq	r1, [r3, #0]
 8017b7a:	685b      	ldreq	r3, [r3, #4]
 8017b7c:	1809      	addeq	r1, r1, r0
 8017b7e:	6021      	streq	r1, [r4, #0]
 8017b80:	e7ed      	b.n	8017b5e <_free_r+0x1e>
 8017b82:	461a      	mov	r2, r3
 8017b84:	685b      	ldr	r3, [r3, #4]
 8017b86:	b10b      	cbz	r3, 8017b8c <_free_r+0x4c>
 8017b88:	42a3      	cmp	r3, r4
 8017b8a:	d9fa      	bls.n	8017b82 <_free_r+0x42>
 8017b8c:	6811      	ldr	r1, [r2, #0]
 8017b8e:	1850      	adds	r0, r2, r1
 8017b90:	42a0      	cmp	r0, r4
 8017b92:	d10b      	bne.n	8017bac <_free_r+0x6c>
 8017b94:	6820      	ldr	r0, [r4, #0]
 8017b96:	4401      	add	r1, r0
 8017b98:	1850      	adds	r0, r2, r1
 8017b9a:	4283      	cmp	r3, r0
 8017b9c:	6011      	str	r1, [r2, #0]
 8017b9e:	d1e0      	bne.n	8017b62 <_free_r+0x22>
 8017ba0:	6818      	ldr	r0, [r3, #0]
 8017ba2:	685b      	ldr	r3, [r3, #4]
 8017ba4:	6053      	str	r3, [r2, #4]
 8017ba6:	4408      	add	r0, r1
 8017ba8:	6010      	str	r0, [r2, #0]
 8017baa:	e7da      	b.n	8017b62 <_free_r+0x22>
 8017bac:	d902      	bls.n	8017bb4 <_free_r+0x74>
 8017bae:	230c      	movs	r3, #12
 8017bb0:	602b      	str	r3, [r5, #0]
 8017bb2:	e7d6      	b.n	8017b62 <_free_r+0x22>
 8017bb4:	6820      	ldr	r0, [r4, #0]
 8017bb6:	1821      	adds	r1, r4, r0
 8017bb8:	428b      	cmp	r3, r1
 8017bba:	bf04      	itt	eq
 8017bbc:	6819      	ldreq	r1, [r3, #0]
 8017bbe:	685b      	ldreq	r3, [r3, #4]
 8017bc0:	6063      	str	r3, [r4, #4]
 8017bc2:	bf04      	itt	eq
 8017bc4:	1809      	addeq	r1, r1, r0
 8017bc6:	6021      	streq	r1, [r4, #0]
 8017bc8:	6054      	str	r4, [r2, #4]
 8017bca:	e7ca      	b.n	8017b62 <_free_r+0x22>
 8017bcc:	bd38      	pop	{r3, r4, r5, pc}
 8017bce:	bf00      	nop
 8017bd0:	20002304 	.word	0x20002304

08017bd4 <malloc>:
 8017bd4:	4b02      	ldr	r3, [pc, #8]	@ (8017be0 <malloc+0xc>)
 8017bd6:	4601      	mov	r1, r0
 8017bd8:	6818      	ldr	r0, [r3, #0]
 8017bda:	f000 b825 	b.w	8017c28 <_malloc_r>
 8017bde:	bf00      	nop
 8017be0:	20000144 	.word	0x20000144

08017be4 <sbrk_aligned>:
 8017be4:	b570      	push	{r4, r5, r6, lr}
 8017be6:	4e0f      	ldr	r6, [pc, #60]	@ (8017c24 <sbrk_aligned+0x40>)
 8017be8:	460c      	mov	r4, r1
 8017bea:	6831      	ldr	r1, [r6, #0]
 8017bec:	4605      	mov	r5, r0
 8017bee:	b911      	cbnz	r1, 8017bf6 <sbrk_aligned+0x12>
 8017bf0:	f000 fece 	bl	8018990 <_sbrk_r>
 8017bf4:	6030      	str	r0, [r6, #0]
 8017bf6:	4621      	mov	r1, r4
 8017bf8:	4628      	mov	r0, r5
 8017bfa:	f000 fec9 	bl	8018990 <_sbrk_r>
 8017bfe:	1c43      	adds	r3, r0, #1
 8017c00:	d103      	bne.n	8017c0a <sbrk_aligned+0x26>
 8017c02:	f04f 34ff 	mov.w	r4, #4294967295
 8017c06:	4620      	mov	r0, r4
 8017c08:	bd70      	pop	{r4, r5, r6, pc}
 8017c0a:	1cc4      	adds	r4, r0, #3
 8017c0c:	f024 0403 	bic.w	r4, r4, #3
 8017c10:	42a0      	cmp	r0, r4
 8017c12:	d0f8      	beq.n	8017c06 <sbrk_aligned+0x22>
 8017c14:	1a21      	subs	r1, r4, r0
 8017c16:	4628      	mov	r0, r5
 8017c18:	f000 feba 	bl	8018990 <_sbrk_r>
 8017c1c:	3001      	adds	r0, #1
 8017c1e:	d1f2      	bne.n	8017c06 <sbrk_aligned+0x22>
 8017c20:	e7ef      	b.n	8017c02 <sbrk_aligned+0x1e>
 8017c22:	bf00      	nop
 8017c24:	20002300 	.word	0x20002300

08017c28 <_malloc_r>:
 8017c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017c2c:	1ccd      	adds	r5, r1, #3
 8017c2e:	f025 0503 	bic.w	r5, r5, #3
 8017c32:	3508      	adds	r5, #8
 8017c34:	2d0c      	cmp	r5, #12
 8017c36:	bf38      	it	cc
 8017c38:	250c      	movcc	r5, #12
 8017c3a:	2d00      	cmp	r5, #0
 8017c3c:	4606      	mov	r6, r0
 8017c3e:	db01      	blt.n	8017c44 <_malloc_r+0x1c>
 8017c40:	42a9      	cmp	r1, r5
 8017c42:	d904      	bls.n	8017c4e <_malloc_r+0x26>
 8017c44:	230c      	movs	r3, #12
 8017c46:	6033      	str	r3, [r6, #0]
 8017c48:	2000      	movs	r0, #0
 8017c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017c4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017d24 <_malloc_r+0xfc>
 8017c52:	f000 f869 	bl	8017d28 <__malloc_lock>
 8017c56:	f8d8 3000 	ldr.w	r3, [r8]
 8017c5a:	461c      	mov	r4, r3
 8017c5c:	bb44      	cbnz	r4, 8017cb0 <_malloc_r+0x88>
 8017c5e:	4629      	mov	r1, r5
 8017c60:	4630      	mov	r0, r6
 8017c62:	f7ff ffbf 	bl	8017be4 <sbrk_aligned>
 8017c66:	1c43      	adds	r3, r0, #1
 8017c68:	4604      	mov	r4, r0
 8017c6a:	d158      	bne.n	8017d1e <_malloc_r+0xf6>
 8017c6c:	f8d8 4000 	ldr.w	r4, [r8]
 8017c70:	4627      	mov	r7, r4
 8017c72:	2f00      	cmp	r7, #0
 8017c74:	d143      	bne.n	8017cfe <_malloc_r+0xd6>
 8017c76:	2c00      	cmp	r4, #0
 8017c78:	d04b      	beq.n	8017d12 <_malloc_r+0xea>
 8017c7a:	6823      	ldr	r3, [r4, #0]
 8017c7c:	4639      	mov	r1, r7
 8017c7e:	4630      	mov	r0, r6
 8017c80:	eb04 0903 	add.w	r9, r4, r3
 8017c84:	f000 fe84 	bl	8018990 <_sbrk_r>
 8017c88:	4581      	cmp	r9, r0
 8017c8a:	d142      	bne.n	8017d12 <_malloc_r+0xea>
 8017c8c:	6821      	ldr	r1, [r4, #0]
 8017c8e:	1a6d      	subs	r5, r5, r1
 8017c90:	4629      	mov	r1, r5
 8017c92:	4630      	mov	r0, r6
 8017c94:	f7ff ffa6 	bl	8017be4 <sbrk_aligned>
 8017c98:	3001      	adds	r0, #1
 8017c9a:	d03a      	beq.n	8017d12 <_malloc_r+0xea>
 8017c9c:	6823      	ldr	r3, [r4, #0]
 8017c9e:	442b      	add	r3, r5
 8017ca0:	6023      	str	r3, [r4, #0]
 8017ca2:	f8d8 3000 	ldr.w	r3, [r8]
 8017ca6:	685a      	ldr	r2, [r3, #4]
 8017ca8:	bb62      	cbnz	r2, 8017d04 <_malloc_r+0xdc>
 8017caa:	f8c8 7000 	str.w	r7, [r8]
 8017cae:	e00f      	b.n	8017cd0 <_malloc_r+0xa8>
 8017cb0:	6822      	ldr	r2, [r4, #0]
 8017cb2:	1b52      	subs	r2, r2, r5
 8017cb4:	d420      	bmi.n	8017cf8 <_malloc_r+0xd0>
 8017cb6:	2a0b      	cmp	r2, #11
 8017cb8:	d917      	bls.n	8017cea <_malloc_r+0xc2>
 8017cba:	1961      	adds	r1, r4, r5
 8017cbc:	42a3      	cmp	r3, r4
 8017cbe:	6025      	str	r5, [r4, #0]
 8017cc0:	bf18      	it	ne
 8017cc2:	6059      	strne	r1, [r3, #4]
 8017cc4:	6863      	ldr	r3, [r4, #4]
 8017cc6:	bf08      	it	eq
 8017cc8:	f8c8 1000 	streq.w	r1, [r8]
 8017ccc:	5162      	str	r2, [r4, r5]
 8017cce:	604b      	str	r3, [r1, #4]
 8017cd0:	4630      	mov	r0, r6
 8017cd2:	f000 f82f 	bl	8017d34 <__malloc_unlock>
 8017cd6:	f104 000b 	add.w	r0, r4, #11
 8017cda:	1d23      	adds	r3, r4, #4
 8017cdc:	f020 0007 	bic.w	r0, r0, #7
 8017ce0:	1ac2      	subs	r2, r0, r3
 8017ce2:	bf1c      	itt	ne
 8017ce4:	1a1b      	subne	r3, r3, r0
 8017ce6:	50a3      	strne	r3, [r4, r2]
 8017ce8:	e7af      	b.n	8017c4a <_malloc_r+0x22>
 8017cea:	6862      	ldr	r2, [r4, #4]
 8017cec:	42a3      	cmp	r3, r4
 8017cee:	bf0c      	ite	eq
 8017cf0:	f8c8 2000 	streq.w	r2, [r8]
 8017cf4:	605a      	strne	r2, [r3, #4]
 8017cf6:	e7eb      	b.n	8017cd0 <_malloc_r+0xa8>
 8017cf8:	4623      	mov	r3, r4
 8017cfa:	6864      	ldr	r4, [r4, #4]
 8017cfc:	e7ae      	b.n	8017c5c <_malloc_r+0x34>
 8017cfe:	463c      	mov	r4, r7
 8017d00:	687f      	ldr	r7, [r7, #4]
 8017d02:	e7b6      	b.n	8017c72 <_malloc_r+0x4a>
 8017d04:	461a      	mov	r2, r3
 8017d06:	685b      	ldr	r3, [r3, #4]
 8017d08:	42a3      	cmp	r3, r4
 8017d0a:	d1fb      	bne.n	8017d04 <_malloc_r+0xdc>
 8017d0c:	2300      	movs	r3, #0
 8017d0e:	6053      	str	r3, [r2, #4]
 8017d10:	e7de      	b.n	8017cd0 <_malloc_r+0xa8>
 8017d12:	230c      	movs	r3, #12
 8017d14:	6033      	str	r3, [r6, #0]
 8017d16:	4630      	mov	r0, r6
 8017d18:	f000 f80c 	bl	8017d34 <__malloc_unlock>
 8017d1c:	e794      	b.n	8017c48 <_malloc_r+0x20>
 8017d1e:	6005      	str	r5, [r0, #0]
 8017d20:	e7d6      	b.n	8017cd0 <_malloc_r+0xa8>
 8017d22:	bf00      	nop
 8017d24:	20002304 	.word	0x20002304

08017d28 <__malloc_lock>:
 8017d28:	4801      	ldr	r0, [pc, #4]	@ (8017d30 <__malloc_lock+0x8>)
 8017d2a:	f7ff b8aa 	b.w	8016e82 <__retarget_lock_acquire_recursive>
 8017d2e:	bf00      	nop
 8017d30:	200022fc 	.word	0x200022fc

08017d34 <__malloc_unlock>:
 8017d34:	4801      	ldr	r0, [pc, #4]	@ (8017d3c <__malloc_unlock+0x8>)
 8017d36:	f7ff b8a5 	b.w	8016e84 <__retarget_lock_release_recursive>
 8017d3a:	bf00      	nop
 8017d3c:	200022fc 	.word	0x200022fc

08017d40 <_Balloc>:
 8017d40:	b570      	push	{r4, r5, r6, lr}
 8017d42:	69c6      	ldr	r6, [r0, #28]
 8017d44:	4604      	mov	r4, r0
 8017d46:	460d      	mov	r5, r1
 8017d48:	b976      	cbnz	r6, 8017d68 <_Balloc+0x28>
 8017d4a:	2010      	movs	r0, #16
 8017d4c:	f7ff ff42 	bl	8017bd4 <malloc>
 8017d50:	4602      	mov	r2, r0
 8017d52:	61e0      	str	r0, [r4, #28]
 8017d54:	b920      	cbnz	r0, 8017d60 <_Balloc+0x20>
 8017d56:	4b18      	ldr	r3, [pc, #96]	@ (8017db8 <_Balloc+0x78>)
 8017d58:	4818      	ldr	r0, [pc, #96]	@ (8017dbc <_Balloc+0x7c>)
 8017d5a:	216b      	movs	r1, #107	@ 0x6b
 8017d5c:	f000 fe28 	bl	80189b0 <__assert_func>
 8017d60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017d64:	6006      	str	r6, [r0, #0]
 8017d66:	60c6      	str	r6, [r0, #12]
 8017d68:	69e6      	ldr	r6, [r4, #28]
 8017d6a:	68f3      	ldr	r3, [r6, #12]
 8017d6c:	b183      	cbz	r3, 8017d90 <_Balloc+0x50>
 8017d6e:	69e3      	ldr	r3, [r4, #28]
 8017d70:	68db      	ldr	r3, [r3, #12]
 8017d72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8017d76:	b9b8      	cbnz	r0, 8017da8 <_Balloc+0x68>
 8017d78:	2101      	movs	r1, #1
 8017d7a:	fa01 f605 	lsl.w	r6, r1, r5
 8017d7e:	1d72      	adds	r2, r6, #5
 8017d80:	0092      	lsls	r2, r2, #2
 8017d82:	4620      	mov	r0, r4
 8017d84:	f000 fe32 	bl	80189ec <_calloc_r>
 8017d88:	b160      	cbz	r0, 8017da4 <_Balloc+0x64>
 8017d8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8017d8e:	e00e      	b.n	8017dae <_Balloc+0x6e>
 8017d90:	2221      	movs	r2, #33	@ 0x21
 8017d92:	2104      	movs	r1, #4
 8017d94:	4620      	mov	r0, r4
 8017d96:	f000 fe29 	bl	80189ec <_calloc_r>
 8017d9a:	69e3      	ldr	r3, [r4, #28]
 8017d9c:	60f0      	str	r0, [r6, #12]
 8017d9e:	68db      	ldr	r3, [r3, #12]
 8017da0:	2b00      	cmp	r3, #0
 8017da2:	d1e4      	bne.n	8017d6e <_Balloc+0x2e>
 8017da4:	2000      	movs	r0, #0
 8017da6:	bd70      	pop	{r4, r5, r6, pc}
 8017da8:	6802      	ldr	r2, [r0, #0]
 8017daa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017dae:	2300      	movs	r3, #0
 8017db0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017db4:	e7f7      	b.n	8017da6 <_Balloc+0x66>
 8017db6:	bf00      	nop
 8017db8:	0801cc21 	.word	0x0801cc21
 8017dbc:	0801cca1 	.word	0x0801cca1

08017dc0 <_Bfree>:
 8017dc0:	b570      	push	{r4, r5, r6, lr}
 8017dc2:	69c6      	ldr	r6, [r0, #28]
 8017dc4:	4605      	mov	r5, r0
 8017dc6:	460c      	mov	r4, r1
 8017dc8:	b976      	cbnz	r6, 8017de8 <_Bfree+0x28>
 8017dca:	2010      	movs	r0, #16
 8017dcc:	f7ff ff02 	bl	8017bd4 <malloc>
 8017dd0:	4602      	mov	r2, r0
 8017dd2:	61e8      	str	r0, [r5, #28]
 8017dd4:	b920      	cbnz	r0, 8017de0 <_Bfree+0x20>
 8017dd6:	4b09      	ldr	r3, [pc, #36]	@ (8017dfc <_Bfree+0x3c>)
 8017dd8:	4809      	ldr	r0, [pc, #36]	@ (8017e00 <_Bfree+0x40>)
 8017dda:	218f      	movs	r1, #143	@ 0x8f
 8017ddc:	f000 fde8 	bl	80189b0 <__assert_func>
 8017de0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017de4:	6006      	str	r6, [r0, #0]
 8017de6:	60c6      	str	r6, [r0, #12]
 8017de8:	b13c      	cbz	r4, 8017dfa <_Bfree+0x3a>
 8017dea:	69eb      	ldr	r3, [r5, #28]
 8017dec:	6862      	ldr	r2, [r4, #4]
 8017dee:	68db      	ldr	r3, [r3, #12]
 8017df0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017df4:	6021      	str	r1, [r4, #0]
 8017df6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8017dfa:	bd70      	pop	{r4, r5, r6, pc}
 8017dfc:	0801cc21 	.word	0x0801cc21
 8017e00:	0801cca1 	.word	0x0801cca1

08017e04 <__multadd>:
 8017e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e08:	690d      	ldr	r5, [r1, #16]
 8017e0a:	4607      	mov	r7, r0
 8017e0c:	460c      	mov	r4, r1
 8017e0e:	461e      	mov	r6, r3
 8017e10:	f101 0c14 	add.w	ip, r1, #20
 8017e14:	2000      	movs	r0, #0
 8017e16:	f8dc 3000 	ldr.w	r3, [ip]
 8017e1a:	b299      	uxth	r1, r3
 8017e1c:	fb02 6101 	mla	r1, r2, r1, r6
 8017e20:	0c1e      	lsrs	r6, r3, #16
 8017e22:	0c0b      	lsrs	r3, r1, #16
 8017e24:	fb02 3306 	mla	r3, r2, r6, r3
 8017e28:	b289      	uxth	r1, r1
 8017e2a:	3001      	adds	r0, #1
 8017e2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8017e30:	4285      	cmp	r5, r0
 8017e32:	f84c 1b04 	str.w	r1, [ip], #4
 8017e36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8017e3a:	dcec      	bgt.n	8017e16 <__multadd+0x12>
 8017e3c:	b30e      	cbz	r6, 8017e82 <__multadd+0x7e>
 8017e3e:	68a3      	ldr	r3, [r4, #8]
 8017e40:	42ab      	cmp	r3, r5
 8017e42:	dc19      	bgt.n	8017e78 <__multadd+0x74>
 8017e44:	6861      	ldr	r1, [r4, #4]
 8017e46:	4638      	mov	r0, r7
 8017e48:	3101      	adds	r1, #1
 8017e4a:	f7ff ff79 	bl	8017d40 <_Balloc>
 8017e4e:	4680      	mov	r8, r0
 8017e50:	b928      	cbnz	r0, 8017e5e <__multadd+0x5a>
 8017e52:	4602      	mov	r2, r0
 8017e54:	4b0c      	ldr	r3, [pc, #48]	@ (8017e88 <__multadd+0x84>)
 8017e56:	480d      	ldr	r0, [pc, #52]	@ (8017e8c <__multadd+0x88>)
 8017e58:	21ba      	movs	r1, #186	@ 0xba
 8017e5a:	f000 fda9 	bl	80189b0 <__assert_func>
 8017e5e:	6922      	ldr	r2, [r4, #16]
 8017e60:	3202      	adds	r2, #2
 8017e62:	f104 010c 	add.w	r1, r4, #12
 8017e66:	0092      	lsls	r2, r2, #2
 8017e68:	300c      	adds	r0, #12
 8017e6a:	f7ff f80c 	bl	8016e86 <memcpy>
 8017e6e:	4621      	mov	r1, r4
 8017e70:	4638      	mov	r0, r7
 8017e72:	f7ff ffa5 	bl	8017dc0 <_Bfree>
 8017e76:	4644      	mov	r4, r8
 8017e78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017e7c:	3501      	adds	r5, #1
 8017e7e:	615e      	str	r6, [r3, #20]
 8017e80:	6125      	str	r5, [r4, #16]
 8017e82:	4620      	mov	r0, r4
 8017e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e88:	0801cc90 	.word	0x0801cc90
 8017e8c:	0801cca1 	.word	0x0801cca1

08017e90 <__hi0bits>:
 8017e90:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8017e94:	4603      	mov	r3, r0
 8017e96:	bf36      	itet	cc
 8017e98:	0403      	lslcc	r3, r0, #16
 8017e9a:	2000      	movcs	r0, #0
 8017e9c:	2010      	movcc	r0, #16
 8017e9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8017ea2:	bf3c      	itt	cc
 8017ea4:	021b      	lslcc	r3, r3, #8
 8017ea6:	3008      	addcc	r0, #8
 8017ea8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017eac:	bf3c      	itt	cc
 8017eae:	011b      	lslcc	r3, r3, #4
 8017eb0:	3004      	addcc	r0, #4
 8017eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017eb6:	bf3c      	itt	cc
 8017eb8:	009b      	lslcc	r3, r3, #2
 8017eba:	3002      	addcc	r0, #2
 8017ebc:	2b00      	cmp	r3, #0
 8017ebe:	db05      	blt.n	8017ecc <__hi0bits+0x3c>
 8017ec0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8017ec4:	f100 0001 	add.w	r0, r0, #1
 8017ec8:	bf08      	it	eq
 8017eca:	2020      	moveq	r0, #32
 8017ecc:	4770      	bx	lr

08017ece <__lo0bits>:
 8017ece:	6803      	ldr	r3, [r0, #0]
 8017ed0:	4602      	mov	r2, r0
 8017ed2:	f013 0007 	ands.w	r0, r3, #7
 8017ed6:	d00b      	beq.n	8017ef0 <__lo0bits+0x22>
 8017ed8:	07d9      	lsls	r1, r3, #31
 8017eda:	d421      	bmi.n	8017f20 <__lo0bits+0x52>
 8017edc:	0798      	lsls	r0, r3, #30
 8017ede:	bf49      	itett	mi
 8017ee0:	085b      	lsrmi	r3, r3, #1
 8017ee2:	089b      	lsrpl	r3, r3, #2
 8017ee4:	2001      	movmi	r0, #1
 8017ee6:	6013      	strmi	r3, [r2, #0]
 8017ee8:	bf5c      	itt	pl
 8017eea:	6013      	strpl	r3, [r2, #0]
 8017eec:	2002      	movpl	r0, #2
 8017eee:	4770      	bx	lr
 8017ef0:	b299      	uxth	r1, r3
 8017ef2:	b909      	cbnz	r1, 8017ef8 <__lo0bits+0x2a>
 8017ef4:	0c1b      	lsrs	r3, r3, #16
 8017ef6:	2010      	movs	r0, #16
 8017ef8:	b2d9      	uxtb	r1, r3
 8017efa:	b909      	cbnz	r1, 8017f00 <__lo0bits+0x32>
 8017efc:	3008      	adds	r0, #8
 8017efe:	0a1b      	lsrs	r3, r3, #8
 8017f00:	0719      	lsls	r1, r3, #28
 8017f02:	bf04      	itt	eq
 8017f04:	091b      	lsreq	r3, r3, #4
 8017f06:	3004      	addeq	r0, #4
 8017f08:	0799      	lsls	r1, r3, #30
 8017f0a:	bf04      	itt	eq
 8017f0c:	089b      	lsreq	r3, r3, #2
 8017f0e:	3002      	addeq	r0, #2
 8017f10:	07d9      	lsls	r1, r3, #31
 8017f12:	d403      	bmi.n	8017f1c <__lo0bits+0x4e>
 8017f14:	085b      	lsrs	r3, r3, #1
 8017f16:	f100 0001 	add.w	r0, r0, #1
 8017f1a:	d003      	beq.n	8017f24 <__lo0bits+0x56>
 8017f1c:	6013      	str	r3, [r2, #0]
 8017f1e:	4770      	bx	lr
 8017f20:	2000      	movs	r0, #0
 8017f22:	4770      	bx	lr
 8017f24:	2020      	movs	r0, #32
 8017f26:	4770      	bx	lr

08017f28 <__i2b>:
 8017f28:	b510      	push	{r4, lr}
 8017f2a:	460c      	mov	r4, r1
 8017f2c:	2101      	movs	r1, #1
 8017f2e:	f7ff ff07 	bl	8017d40 <_Balloc>
 8017f32:	4602      	mov	r2, r0
 8017f34:	b928      	cbnz	r0, 8017f42 <__i2b+0x1a>
 8017f36:	4b05      	ldr	r3, [pc, #20]	@ (8017f4c <__i2b+0x24>)
 8017f38:	4805      	ldr	r0, [pc, #20]	@ (8017f50 <__i2b+0x28>)
 8017f3a:	f240 1145 	movw	r1, #325	@ 0x145
 8017f3e:	f000 fd37 	bl	80189b0 <__assert_func>
 8017f42:	2301      	movs	r3, #1
 8017f44:	6144      	str	r4, [r0, #20]
 8017f46:	6103      	str	r3, [r0, #16]
 8017f48:	bd10      	pop	{r4, pc}
 8017f4a:	bf00      	nop
 8017f4c:	0801cc90 	.word	0x0801cc90
 8017f50:	0801cca1 	.word	0x0801cca1

08017f54 <__multiply>:
 8017f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f58:	4614      	mov	r4, r2
 8017f5a:	690a      	ldr	r2, [r1, #16]
 8017f5c:	6923      	ldr	r3, [r4, #16]
 8017f5e:	429a      	cmp	r2, r3
 8017f60:	bfa8      	it	ge
 8017f62:	4623      	movge	r3, r4
 8017f64:	460f      	mov	r7, r1
 8017f66:	bfa4      	itt	ge
 8017f68:	460c      	movge	r4, r1
 8017f6a:	461f      	movge	r7, r3
 8017f6c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8017f70:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8017f74:	68a3      	ldr	r3, [r4, #8]
 8017f76:	6861      	ldr	r1, [r4, #4]
 8017f78:	eb0a 0609 	add.w	r6, sl, r9
 8017f7c:	42b3      	cmp	r3, r6
 8017f7e:	b085      	sub	sp, #20
 8017f80:	bfb8      	it	lt
 8017f82:	3101      	addlt	r1, #1
 8017f84:	f7ff fedc 	bl	8017d40 <_Balloc>
 8017f88:	b930      	cbnz	r0, 8017f98 <__multiply+0x44>
 8017f8a:	4602      	mov	r2, r0
 8017f8c:	4b44      	ldr	r3, [pc, #272]	@ (80180a0 <__multiply+0x14c>)
 8017f8e:	4845      	ldr	r0, [pc, #276]	@ (80180a4 <__multiply+0x150>)
 8017f90:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8017f94:	f000 fd0c 	bl	80189b0 <__assert_func>
 8017f98:	f100 0514 	add.w	r5, r0, #20
 8017f9c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8017fa0:	462b      	mov	r3, r5
 8017fa2:	2200      	movs	r2, #0
 8017fa4:	4543      	cmp	r3, r8
 8017fa6:	d321      	bcc.n	8017fec <__multiply+0x98>
 8017fa8:	f107 0114 	add.w	r1, r7, #20
 8017fac:	f104 0214 	add.w	r2, r4, #20
 8017fb0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8017fb4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8017fb8:	9302      	str	r3, [sp, #8]
 8017fba:	1b13      	subs	r3, r2, r4
 8017fbc:	3b15      	subs	r3, #21
 8017fbe:	f023 0303 	bic.w	r3, r3, #3
 8017fc2:	3304      	adds	r3, #4
 8017fc4:	f104 0715 	add.w	r7, r4, #21
 8017fc8:	42ba      	cmp	r2, r7
 8017fca:	bf38      	it	cc
 8017fcc:	2304      	movcc	r3, #4
 8017fce:	9301      	str	r3, [sp, #4]
 8017fd0:	9b02      	ldr	r3, [sp, #8]
 8017fd2:	9103      	str	r1, [sp, #12]
 8017fd4:	428b      	cmp	r3, r1
 8017fd6:	d80c      	bhi.n	8017ff2 <__multiply+0x9e>
 8017fd8:	2e00      	cmp	r6, #0
 8017fda:	dd03      	ble.n	8017fe4 <__multiply+0x90>
 8017fdc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8017fe0:	2b00      	cmp	r3, #0
 8017fe2:	d05b      	beq.n	801809c <__multiply+0x148>
 8017fe4:	6106      	str	r6, [r0, #16]
 8017fe6:	b005      	add	sp, #20
 8017fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017fec:	f843 2b04 	str.w	r2, [r3], #4
 8017ff0:	e7d8      	b.n	8017fa4 <__multiply+0x50>
 8017ff2:	f8b1 a000 	ldrh.w	sl, [r1]
 8017ff6:	f1ba 0f00 	cmp.w	sl, #0
 8017ffa:	d024      	beq.n	8018046 <__multiply+0xf2>
 8017ffc:	f104 0e14 	add.w	lr, r4, #20
 8018000:	46a9      	mov	r9, r5
 8018002:	f04f 0c00 	mov.w	ip, #0
 8018006:	f85e 7b04 	ldr.w	r7, [lr], #4
 801800a:	f8d9 3000 	ldr.w	r3, [r9]
 801800e:	fa1f fb87 	uxth.w	fp, r7
 8018012:	b29b      	uxth	r3, r3
 8018014:	fb0a 330b 	mla	r3, sl, fp, r3
 8018018:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801801c:	f8d9 7000 	ldr.w	r7, [r9]
 8018020:	4463      	add	r3, ip
 8018022:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8018026:	fb0a c70b 	mla	r7, sl, fp, ip
 801802a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801802e:	b29b      	uxth	r3, r3
 8018030:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8018034:	4572      	cmp	r2, lr
 8018036:	f849 3b04 	str.w	r3, [r9], #4
 801803a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801803e:	d8e2      	bhi.n	8018006 <__multiply+0xb2>
 8018040:	9b01      	ldr	r3, [sp, #4]
 8018042:	f845 c003 	str.w	ip, [r5, r3]
 8018046:	9b03      	ldr	r3, [sp, #12]
 8018048:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801804c:	3104      	adds	r1, #4
 801804e:	f1b9 0f00 	cmp.w	r9, #0
 8018052:	d021      	beq.n	8018098 <__multiply+0x144>
 8018054:	682b      	ldr	r3, [r5, #0]
 8018056:	f104 0c14 	add.w	ip, r4, #20
 801805a:	46ae      	mov	lr, r5
 801805c:	f04f 0a00 	mov.w	sl, #0
 8018060:	f8bc b000 	ldrh.w	fp, [ip]
 8018064:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8018068:	fb09 770b 	mla	r7, r9, fp, r7
 801806c:	4457      	add	r7, sl
 801806e:	b29b      	uxth	r3, r3
 8018070:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8018074:	f84e 3b04 	str.w	r3, [lr], #4
 8018078:	f85c 3b04 	ldr.w	r3, [ip], #4
 801807c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018080:	f8be 3000 	ldrh.w	r3, [lr]
 8018084:	fb09 330a 	mla	r3, r9, sl, r3
 8018088:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801808c:	4562      	cmp	r2, ip
 801808e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018092:	d8e5      	bhi.n	8018060 <__multiply+0x10c>
 8018094:	9f01      	ldr	r7, [sp, #4]
 8018096:	51eb      	str	r3, [r5, r7]
 8018098:	3504      	adds	r5, #4
 801809a:	e799      	b.n	8017fd0 <__multiply+0x7c>
 801809c:	3e01      	subs	r6, #1
 801809e:	e79b      	b.n	8017fd8 <__multiply+0x84>
 80180a0:	0801cc90 	.word	0x0801cc90
 80180a4:	0801cca1 	.word	0x0801cca1

080180a8 <__pow5mult>:
 80180a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80180ac:	4615      	mov	r5, r2
 80180ae:	f012 0203 	ands.w	r2, r2, #3
 80180b2:	4607      	mov	r7, r0
 80180b4:	460e      	mov	r6, r1
 80180b6:	d007      	beq.n	80180c8 <__pow5mult+0x20>
 80180b8:	4c25      	ldr	r4, [pc, #148]	@ (8018150 <__pow5mult+0xa8>)
 80180ba:	3a01      	subs	r2, #1
 80180bc:	2300      	movs	r3, #0
 80180be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80180c2:	f7ff fe9f 	bl	8017e04 <__multadd>
 80180c6:	4606      	mov	r6, r0
 80180c8:	10ad      	asrs	r5, r5, #2
 80180ca:	d03d      	beq.n	8018148 <__pow5mult+0xa0>
 80180cc:	69fc      	ldr	r4, [r7, #28]
 80180ce:	b97c      	cbnz	r4, 80180f0 <__pow5mult+0x48>
 80180d0:	2010      	movs	r0, #16
 80180d2:	f7ff fd7f 	bl	8017bd4 <malloc>
 80180d6:	4602      	mov	r2, r0
 80180d8:	61f8      	str	r0, [r7, #28]
 80180da:	b928      	cbnz	r0, 80180e8 <__pow5mult+0x40>
 80180dc:	4b1d      	ldr	r3, [pc, #116]	@ (8018154 <__pow5mult+0xac>)
 80180de:	481e      	ldr	r0, [pc, #120]	@ (8018158 <__pow5mult+0xb0>)
 80180e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80180e4:	f000 fc64 	bl	80189b0 <__assert_func>
 80180e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80180ec:	6004      	str	r4, [r0, #0]
 80180ee:	60c4      	str	r4, [r0, #12]
 80180f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80180f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80180f8:	b94c      	cbnz	r4, 801810e <__pow5mult+0x66>
 80180fa:	f240 2171 	movw	r1, #625	@ 0x271
 80180fe:	4638      	mov	r0, r7
 8018100:	f7ff ff12 	bl	8017f28 <__i2b>
 8018104:	2300      	movs	r3, #0
 8018106:	f8c8 0008 	str.w	r0, [r8, #8]
 801810a:	4604      	mov	r4, r0
 801810c:	6003      	str	r3, [r0, #0]
 801810e:	f04f 0900 	mov.w	r9, #0
 8018112:	07eb      	lsls	r3, r5, #31
 8018114:	d50a      	bpl.n	801812c <__pow5mult+0x84>
 8018116:	4631      	mov	r1, r6
 8018118:	4622      	mov	r2, r4
 801811a:	4638      	mov	r0, r7
 801811c:	f7ff ff1a 	bl	8017f54 <__multiply>
 8018120:	4631      	mov	r1, r6
 8018122:	4680      	mov	r8, r0
 8018124:	4638      	mov	r0, r7
 8018126:	f7ff fe4b 	bl	8017dc0 <_Bfree>
 801812a:	4646      	mov	r6, r8
 801812c:	106d      	asrs	r5, r5, #1
 801812e:	d00b      	beq.n	8018148 <__pow5mult+0xa0>
 8018130:	6820      	ldr	r0, [r4, #0]
 8018132:	b938      	cbnz	r0, 8018144 <__pow5mult+0x9c>
 8018134:	4622      	mov	r2, r4
 8018136:	4621      	mov	r1, r4
 8018138:	4638      	mov	r0, r7
 801813a:	f7ff ff0b 	bl	8017f54 <__multiply>
 801813e:	6020      	str	r0, [r4, #0]
 8018140:	f8c0 9000 	str.w	r9, [r0]
 8018144:	4604      	mov	r4, r0
 8018146:	e7e4      	b.n	8018112 <__pow5mult+0x6a>
 8018148:	4630      	mov	r0, r6
 801814a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801814e:	bf00      	nop
 8018150:	0801ccfc 	.word	0x0801ccfc
 8018154:	0801cc21 	.word	0x0801cc21
 8018158:	0801cca1 	.word	0x0801cca1

0801815c <__lshift>:
 801815c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018160:	460c      	mov	r4, r1
 8018162:	6849      	ldr	r1, [r1, #4]
 8018164:	6923      	ldr	r3, [r4, #16]
 8018166:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801816a:	68a3      	ldr	r3, [r4, #8]
 801816c:	4607      	mov	r7, r0
 801816e:	4691      	mov	r9, r2
 8018170:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018174:	f108 0601 	add.w	r6, r8, #1
 8018178:	42b3      	cmp	r3, r6
 801817a:	db0b      	blt.n	8018194 <__lshift+0x38>
 801817c:	4638      	mov	r0, r7
 801817e:	f7ff fddf 	bl	8017d40 <_Balloc>
 8018182:	4605      	mov	r5, r0
 8018184:	b948      	cbnz	r0, 801819a <__lshift+0x3e>
 8018186:	4602      	mov	r2, r0
 8018188:	4b28      	ldr	r3, [pc, #160]	@ (801822c <__lshift+0xd0>)
 801818a:	4829      	ldr	r0, [pc, #164]	@ (8018230 <__lshift+0xd4>)
 801818c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8018190:	f000 fc0e 	bl	80189b0 <__assert_func>
 8018194:	3101      	adds	r1, #1
 8018196:	005b      	lsls	r3, r3, #1
 8018198:	e7ee      	b.n	8018178 <__lshift+0x1c>
 801819a:	2300      	movs	r3, #0
 801819c:	f100 0114 	add.w	r1, r0, #20
 80181a0:	f100 0210 	add.w	r2, r0, #16
 80181a4:	4618      	mov	r0, r3
 80181a6:	4553      	cmp	r3, sl
 80181a8:	db33      	blt.n	8018212 <__lshift+0xb6>
 80181aa:	6920      	ldr	r0, [r4, #16]
 80181ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80181b0:	f104 0314 	add.w	r3, r4, #20
 80181b4:	f019 091f 	ands.w	r9, r9, #31
 80181b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80181bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80181c0:	d02b      	beq.n	801821a <__lshift+0xbe>
 80181c2:	f1c9 0e20 	rsb	lr, r9, #32
 80181c6:	468a      	mov	sl, r1
 80181c8:	2200      	movs	r2, #0
 80181ca:	6818      	ldr	r0, [r3, #0]
 80181cc:	fa00 f009 	lsl.w	r0, r0, r9
 80181d0:	4310      	orrs	r0, r2
 80181d2:	f84a 0b04 	str.w	r0, [sl], #4
 80181d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80181da:	459c      	cmp	ip, r3
 80181dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80181e0:	d8f3      	bhi.n	80181ca <__lshift+0x6e>
 80181e2:	ebac 0304 	sub.w	r3, ip, r4
 80181e6:	3b15      	subs	r3, #21
 80181e8:	f023 0303 	bic.w	r3, r3, #3
 80181ec:	3304      	adds	r3, #4
 80181ee:	f104 0015 	add.w	r0, r4, #21
 80181f2:	4584      	cmp	ip, r0
 80181f4:	bf38      	it	cc
 80181f6:	2304      	movcc	r3, #4
 80181f8:	50ca      	str	r2, [r1, r3]
 80181fa:	b10a      	cbz	r2, 8018200 <__lshift+0xa4>
 80181fc:	f108 0602 	add.w	r6, r8, #2
 8018200:	3e01      	subs	r6, #1
 8018202:	4638      	mov	r0, r7
 8018204:	612e      	str	r6, [r5, #16]
 8018206:	4621      	mov	r1, r4
 8018208:	f7ff fdda 	bl	8017dc0 <_Bfree>
 801820c:	4628      	mov	r0, r5
 801820e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018212:	f842 0f04 	str.w	r0, [r2, #4]!
 8018216:	3301      	adds	r3, #1
 8018218:	e7c5      	b.n	80181a6 <__lshift+0x4a>
 801821a:	3904      	subs	r1, #4
 801821c:	f853 2b04 	ldr.w	r2, [r3], #4
 8018220:	f841 2f04 	str.w	r2, [r1, #4]!
 8018224:	459c      	cmp	ip, r3
 8018226:	d8f9      	bhi.n	801821c <__lshift+0xc0>
 8018228:	e7ea      	b.n	8018200 <__lshift+0xa4>
 801822a:	bf00      	nop
 801822c:	0801cc90 	.word	0x0801cc90
 8018230:	0801cca1 	.word	0x0801cca1

08018234 <__mcmp>:
 8018234:	690a      	ldr	r2, [r1, #16]
 8018236:	4603      	mov	r3, r0
 8018238:	6900      	ldr	r0, [r0, #16]
 801823a:	1a80      	subs	r0, r0, r2
 801823c:	b530      	push	{r4, r5, lr}
 801823e:	d10e      	bne.n	801825e <__mcmp+0x2a>
 8018240:	3314      	adds	r3, #20
 8018242:	3114      	adds	r1, #20
 8018244:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8018248:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801824c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8018250:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8018254:	4295      	cmp	r5, r2
 8018256:	d003      	beq.n	8018260 <__mcmp+0x2c>
 8018258:	d205      	bcs.n	8018266 <__mcmp+0x32>
 801825a:	f04f 30ff 	mov.w	r0, #4294967295
 801825e:	bd30      	pop	{r4, r5, pc}
 8018260:	42a3      	cmp	r3, r4
 8018262:	d3f3      	bcc.n	801824c <__mcmp+0x18>
 8018264:	e7fb      	b.n	801825e <__mcmp+0x2a>
 8018266:	2001      	movs	r0, #1
 8018268:	e7f9      	b.n	801825e <__mcmp+0x2a>
	...

0801826c <__mdiff>:
 801826c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018270:	4689      	mov	r9, r1
 8018272:	4606      	mov	r6, r0
 8018274:	4611      	mov	r1, r2
 8018276:	4648      	mov	r0, r9
 8018278:	4614      	mov	r4, r2
 801827a:	f7ff ffdb 	bl	8018234 <__mcmp>
 801827e:	1e05      	subs	r5, r0, #0
 8018280:	d112      	bne.n	80182a8 <__mdiff+0x3c>
 8018282:	4629      	mov	r1, r5
 8018284:	4630      	mov	r0, r6
 8018286:	f7ff fd5b 	bl	8017d40 <_Balloc>
 801828a:	4602      	mov	r2, r0
 801828c:	b928      	cbnz	r0, 801829a <__mdiff+0x2e>
 801828e:	4b3f      	ldr	r3, [pc, #252]	@ (801838c <__mdiff+0x120>)
 8018290:	f240 2137 	movw	r1, #567	@ 0x237
 8018294:	483e      	ldr	r0, [pc, #248]	@ (8018390 <__mdiff+0x124>)
 8018296:	f000 fb8b 	bl	80189b0 <__assert_func>
 801829a:	2301      	movs	r3, #1
 801829c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80182a0:	4610      	mov	r0, r2
 80182a2:	b003      	add	sp, #12
 80182a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182a8:	bfbc      	itt	lt
 80182aa:	464b      	movlt	r3, r9
 80182ac:	46a1      	movlt	r9, r4
 80182ae:	4630      	mov	r0, r6
 80182b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80182b4:	bfba      	itte	lt
 80182b6:	461c      	movlt	r4, r3
 80182b8:	2501      	movlt	r5, #1
 80182ba:	2500      	movge	r5, #0
 80182bc:	f7ff fd40 	bl	8017d40 <_Balloc>
 80182c0:	4602      	mov	r2, r0
 80182c2:	b918      	cbnz	r0, 80182cc <__mdiff+0x60>
 80182c4:	4b31      	ldr	r3, [pc, #196]	@ (801838c <__mdiff+0x120>)
 80182c6:	f240 2145 	movw	r1, #581	@ 0x245
 80182ca:	e7e3      	b.n	8018294 <__mdiff+0x28>
 80182cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80182d0:	6926      	ldr	r6, [r4, #16]
 80182d2:	60c5      	str	r5, [r0, #12]
 80182d4:	f109 0310 	add.w	r3, r9, #16
 80182d8:	f109 0514 	add.w	r5, r9, #20
 80182dc:	f104 0e14 	add.w	lr, r4, #20
 80182e0:	f100 0b14 	add.w	fp, r0, #20
 80182e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80182e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80182ec:	9301      	str	r3, [sp, #4]
 80182ee:	46d9      	mov	r9, fp
 80182f0:	f04f 0c00 	mov.w	ip, #0
 80182f4:	9b01      	ldr	r3, [sp, #4]
 80182f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80182fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80182fe:	9301      	str	r3, [sp, #4]
 8018300:	fa1f f38a 	uxth.w	r3, sl
 8018304:	4619      	mov	r1, r3
 8018306:	b283      	uxth	r3, r0
 8018308:	1acb      	subs	r3, r1, r3
 801830a:	0c00      	lsrs	r0, r0, #16
 801830c:	4463      	add	r3, ip
 801830e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8018312:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8018316:	b29b      	uxth	r3, r3
 8018318:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801831c:	4576      	cmp	r6, lr
 801831e:	f849 3b04 	str.w	r3, [r9], #4
 8018322:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8018326:	d8e5      	bhi.n	80182f4 <__mdiff+0x88>
 8018328:	1b33      	subs	r3, r6, r4
 801832a:	3b15      	subs	r3, #21
 801832c:	f023 0303 	bic.w	r3, r3, #3
 8018330:	3415      	adds	r4, #21
 8018332:	3304      	adds	r3, #4
 8018334:	42a6      	cmp	r6, r4
 8018336:	bf38      	it	cc
 8018338:	2304      	movcc	r3, #4
 801833a:	441d      	add	r5, r3
 801833c:	445b      	add	r3, fp
 801833e:	461e      	mov	r6, r3
 8018340:	462c      	mov	r4, r5
 8018342:	4544      	cmp	r4, r8
 8018344:	d30e      	bcc.n	8018364 <__mdiff+0xf8>
 8018346:	f108 0103 	add.w	r1, r8, #3
 801834a:	1b49      	subs	r1, r1, r5
 801834c:	f021 0103 	bic.w	r1, r1, #3
 8018350:	3d03      	subs	r5, #3
 8018352:	45a8      	cmp	r8, r5
 8018354:	bf38      	it	cc
 8018356:	2100      	movcc	r1, #0
 8018358:	440b      	add	r3, r1
 801835a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801835e:	b191      	cbz	r1, 8018386 <__mdiff+0x11a>
 8018360:	6117      	str	r7, [r2, #16]
 8018362:	e79d      	b.n	80182a0 <__mdiff+0x34>
 8018364:	f854 1b04 	ldr.w	r1, [r4], #4
 8018368:	46e6      	mov	lr, ip
 801836a:	0c08      	lsrs	r0, r1, #16
 801836c:	fa1c fc81 	uxtah	ip, ip, r1
 8018370:	4471      	add	r1, lr
 8018372:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8018376:	b289      	uxth	r1, r1
 8018378:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801837c:	f846 1b04 	str.w	r1, [r6], #4
 8018380:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8018384:	e7dd      	b.n	8018342 <__mdiff+0xd6>
 8018386:	3f01      	subs	r7, #1
 8018388:	e7e7      	b.n	801835a <__mdiff+0xee>
 801838a:	bf00      	nop
 801838c:	0801cc90 	.word	0x0801cc90
 8018390:	0801cca1 	.word	0x0801cca1

08018394 <__d2b>:
 8018394:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018398:	460f      	mov	r7, r1
 801839a:	2101      	movs	r1, #1
 801839c:	ec59 8b10 	vmov	r8, r9, d0
 80183a0:	4616      	mov	r6, r2
 80183a2:	f7ff fccd 	bl	8017d40 <_Balloc>
 80183a6:	4604      	mov	r4, r0
 80183a8:	b930      	cbnz	r0, 80183b8 <__d2b+0x24>
 80183aa:	4602      	mov	r2, r0
 80183ac:	4b23      	ldr	r3, [pc, #140]	@ (801843c <__d2b+0xa8>)
 80183ae:	4824      	ldr	r0, [pc, #144]	@ (8018440 <__d2b+0xac>)
 80183b0:	f240 310f 	movw	r1, #783	@ 0x30f
 80183b4:	f000 fafc 	bl	80189b0 <__assert_func>
 80183b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80183bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80183c0:	b10d      	cbz	r5, 80183c6 <__d2b+0x32>
 80183c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80183c6:	9301      	str	r3, [sp, #4]
 80183c8:	f1b8 0300 	subs.w	r3, r8, #0
 80183cc:	d023      	beq.n	8018416 <__d2b+0x82>
 80183ce:	4668      	mov	r0, sp
 80183d0:	9300      	str	r3, [sp, #0]
 80183d2:	f7ff fd7c 	bl	8017ece <__lo0bits>
 80183d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80183da:	b1d0      	cbz	r0, 8018412 <__d2b+0x7e>
 80183dc:	f1c0 0320 	rsb	r3, r0, #32
 80183e0:	fa02 f303 	lsl.w	r3, r2, r3
 80183e4:	430b      	orrs	r3, r1
 80183e6:	40c2      	lsrs	r2, r0
 80183e8:	6163      	str	r3, [r4, #20]
 80183ea:	9201      	str	r2, [sp, #4]
 80183ec:	9b01      	ldr	r3, [sp, #4]
 80183ee:	61a3      	str	r3, [r4, #24]
 80183f0:	2b00      	cmp	r3, #0
 80183f2:	bf0c      	ite	eq
 80183f4:	2201      	moveq	r2, #1
 80183f6:	2202      	movne	r2, #2
 80183f8:	6122      	str	r2, [r4, #16]
 80183fa:	b1a5      	cbz	r5, 8018426 <__d2b+0x92>
 80183fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8018400:	4405      	add	r5, r0
 8018402:	603d      	str	r5, [r7, #0]
 8018404:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8018408:	6030      	str	r0, [r6, #0]
 801840a:	4620      	mov	r0, r4
 801840c:	b003      	add	sp, #12
 801840e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018412:	6161      	str	r1, [r4, #20]
 8018414:	e7ea      	b.n	80183ec <__d2b+0x58>
 8018416:	a801      	add	r0, sp, #4
 8018418:	f7ff fd59 	bl	8017ece <__lo0bits>
 801841c:	9b01      	ldr	r3, [sp, #4]
 801841e:	6163      	str	r3, [r4, #20]
 8018420:	3020      	adds	r0, #32
 8018422:	2201      	movs	r2, #1
 8018424:	e7e8      	b.n	80183f8 <__d2b+0x64>
 8018426:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801842a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801842e:	6038      	str	r0, [r7, #0]
 8018430:	6918      	ldr	r0, [r3, #16]
 8018432:	f7ff fd2d 	bl	8017e90 <__hi0bits>
 8018436:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801843a:	e7e5      	b.n	8018408 <__d2b+0x74>
 801843c:	0801cc90 	.word	0x0801cc90
 8018440:	0801cca1 	.word	0x0801cca1

08018444 <__sfputc_r>:
 8018444:	6893      	ldr	r3, [r2, #8]
 8018446:	3b01      	subs	r3, #1
 8018448:	2b00      	cmp	r3, #0
 801844a:	b410      	push	{r4}
 801844c:	6093      	str	r3, [r2, #8]
 801844e:	da08      	bge.n	8018462 <__sfputc_r+0x1e>
 8018450:	6994      	ldr	r4, [r2, #24]
 8018452:	42a3      	cmp	r3, r4
 8018454:	db01      	blt.n	801845a <__sfputc_r+0x16>
 8018456:	290a      	cmp	r1, #10
 8018458:	d103      	bne.n	8018462 <__sfputc_r+0x1e>
 801845a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801845e:	f7fe bbfe 	b.w	8016c5e <__swbuf_r>
 8018462:	6813      	ldr	r3, [r2, #0]
 8018464:	1c58      	adds	r0, r3, #1
 8018466:	6010      	str	r0, [r2, #0]
 8018468:	7019      	strb	r1, [r3, #0]
 801846a:	4608      	mov	r0, r1
 801846c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018470:	4770      	bx	lr

08018472 <__sfputs_r>:
 8018472:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018474:	4606      	mov	r6, r0
 8018476:	460f      	mov	r7, r1
 8018478:	4614      	mov	r4, r2
 801847a:	18d5      	adds	r5, r2, r3
 801847c:	42ac      	cmp	r4, r5
 801847e:	d101      	bne.n	8018484 <__sfputs_r+0x12>
 8018480:	2000      	movs	r0, #0
 8018482:	e007      	b.n	8018494 <__sfputs_r+0x22>
 8018484:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018488:	463a      	mov	r2, r7
 801848a:	4630      	mov	r0, r6
 801848c:	f7ff ffda 	bl	8018444 <__sfputc_r>
 8018490:	1c43      	adds	r3, r0, #1
 8018492:	d1f3      	bne.n	801847c <__sfputs_r+0xa>
 8018494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018498 <_vfiprintf_r>:
 8018498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801849c:	460d      	mov	r5, r1
 801849e:	b09d      	sub	sp, #116	@ 0x74
 80184a0:	4614      	mov	r4, r2
 80184a2:	4698      	mov	r8, r3
 80184a4:	4606      	mov	r6, r0
 80184a6:	b118      	cbz	r0, 80184b0 <_vfiprintf_r+0x18>
 80184a8:	6a03      	ldr	r3, [r0, #32]
 80184aa:	b90b      	cbnz	r3, 80184b0 <_vfiprintf_r+0x18>
 80184ac:	f7fe fae6 	bl	8016a7c <__sinit>
 80184b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80184b2:	07d9      	lsls	r1, r3, #31
 80184b4:	d405      	bmi.n	80184c2 <_vfiprintf_r+0x2a>
 80184b6:	89ab      	ldrh	r3, [r5, #12]
 80184b8:	059a      	lsls	r2, r3, #22
 80184ba:	d402      	bmi.n	80184c2 <_vfiprintf_r+0x2a>
 80184bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80184be:	f7fe fce0 	bl	8016e82 <__retarget_lock_acquire_recursive>
 80184c2:	89ab      	ldrh	r3, [r5, #12]
 80184c4:	071b      	lsls	r3, r3, #28
 80184c6:	d501      	bpl.n	80184cc <_vfiprintf_r+0x34>
 80184c8:	692b      	ldr	r3, [r5, #16]
 80184ca:	b99b      	cbnz	r3, 80184f4 <_vfiprintf_r+0x5c>
 80184cc:	4629      	mov	r1, r5
 80184ce:	4630      	mov	r0, r6
 80184d0:	f7fe fc04 	bl	8016cdc <__swsetup_r>
 80184d4:	b170      	cbz	r0, 80184f4 <_vfiprintf_r+0x5c>
 80184d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80184d8:	07dc      	lsls	r4, r3, #31
 80184da:	d504      	bpl.n	80184e6 <_vfiprintf_r+0x4e>
 80184dc:	f04f 30ff 	mov.w	r0, #4294967295
 80184e0:	b01d      	add	sp, #116	@ 0x74
 80184e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80184e6:	89ab      	ldrh	r3, [r5, #12]
 80184e8:	0598      	lsls	r0, r3, #22
 80184ea:	d4f7      	bmi.n	80184dc <_vfiprintf_r+0x44>
 80184ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80184ee:	f7fe fcc9 	bl	8016e84 <__retarget_lock_release_recursive>
 80184f2:	e7f3      	b.n	80184dc <_vfiprintf_r+0x44>
 80184f4:	2300      	movs	r3, #0
 80184f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80184f8:	2320      	movs	r3, #32
 80184fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80184fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8018502:	2330      	movs	r3, #48	@ 0x30
 8018504:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80186b4 <_vfiprintf_r+0x21c>
 8018508:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801850c:	f04f 0901 	mov.w	r9, #1
 8018510:	4623      	mov	r3, r4
 8018512:	469a      	mov	sl, r3
 8018514:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018518:	b10a      	cbz	r2, 801851e <_vfiprintf_r+0x86>
 801851a:	2a25      	cmp	r2, #37	@ 0x25
 801851c:	d1f9      	bne.n	8018512 <_vfiprintf_r+0x7a>
 801851e:	ebba 0b04 	subs.w	fp, sl, r4
 8018522:	d00b      	beq.n	801853c <_vfiprintf_r+0xa4>
 8018524:	465b      	mov	r3, fp
 8018526:	4622      	mov	r2, r4
 8018528:	4629      	mov	r1, r5
 801852a:	4630      	mov	r0, r6
 801852c:	f7ff ffa1 	bl	8018472 <__sfputs_r>
 8018530:	3001      	adds	r0, #1
 8018532:	f000 80a7 	beq.w	8018684 <_vfiprintf_r+0x1ec>
 8018536:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018538:	445a      	add	r2, fp
 801853a:	9209      	str	r2, [sp, #36]	@ 0x24
 801853c:	f89a 3000 	ldrb.w	r3, [sl]
 8018540:	2b00      	cmp	r3, #0
 8018542:	f000 809f 	beq.w	8018684 <_vfiprintf_r+0x1ec>
 8018546:	2300      	movs	r3, #0
 8018548:	f04f 32ff 	mov.w	r2, #4294967295
 801854c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018550:	f10a 0a01 	add.w	sl, sl, #1
 8018554:	9304      	str	r3, [sp, #16]
 8018556:	9307      	str	r3, [sp, #28]
 8018558:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801855c:	931a      	str	r3, [sp, #104]	@ 0x68
 801855e:	4654      	mov	r4, sl
 8018560:	2205      	movs	r2, #5
 8018562:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018566:	4853      	ldr	r0, [pc, #332]	@ (80186b4 <_vfiprintf_r+0x21c>)
 8018568:	f7e7 fe0a 	bl	8000180 <memchr>
 801856c:	9a04      	ldr	r2, [sp, #16]
 801856e:	b9d8      	cbnz	r0, 80185a8 <_vfiprintf_r+0x110>
 8018570:	06d1      	lsls	r1, r2, #27
 8018572:	bf44      	itt	mi
 8018574:	2320      	movmi	r3, #32
 8018576:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801857a:	0713      	lsls	r3, r2, #28
 801857c:	bf44      	itt	mi
 801857e:	232b      	movmi	r3, #43	@ 0x2b
 8018580:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018584:	f89a 3000 	ldrb.w	r3, [sl]
 8018588:	2b2a      	cmp	r3, #42	@ 0x2a
 801858a:	d015      	beq.n	80185b8 <_vfiprintf_r+0x120>
 801858c:	9a07      	ldr	r2, [sp, #28]
 801858e:	4654      	mov	r4, sl
 8018590:	2000      	movs	r0, #0
 8018592:	f04f 0c0a 	mov.w	ip, #10
 8018596:	4621      	mov	r1, r4
 8018598:	f811 3b01 	ldrb.w	r3, [r1], #1
 801859c:	3b30      	subs	r3, #48	@ 0x30
 801859e:	2b09      	cmp	r3, #9
 80185a0:	d94b      	bls.n	801863a <_vfiprintf_r+0x1a2>
 80185a2:	b1b0      	cbz	r0, 80185d2 <_vfiprintf_r+0x13a>
 80185a4:	9207      	str	r2, [sp, #28]
 80185a6:	e014      	b.n	80185d2 <_vfiprintf_r+0x13a>
 80185a8:	eba0 0308 	sub.w	r3, r0, r8
 80185ac:	fa09 f303 	lsl.w	r3, r9, r3
 80185b0:	4313      	orrs	r3, r2
 80185b2:	9304      	str	r3, [sp, #16]
 80185b4:	46a2      	mov	sl, r4
 80185b6:	e7d2      	b.n	801855e <_vfiprintf_r+0xc6>
 80185b8:	9b03      	ldr	r3, [sp, #12]
 80185ba:	1d19      	adds	r1, r3, #4
 80185bc:	681b      	ldr	r3, [r3, #0]
 80185be:	9103      	str	r1, [sp, #12]
 80185c0:	2b00      	cmp	r3, #0
 80185c2:	bfbb      	ittet	lt
 80185c4:	425b      	neglt	r3, r3
 80185c6:	f042 0202 	orrlt.w	r2, r2, #2
 80185ca:	9307      	strge	r3, [sp, #28]
 80185cc:	9307      	strlt	r3, [sp, #28]
 80185ce:	bfb8      	it	lt
 80185d0:	9204      	strlt	r2, [sp, #16]
 80185d2:	7823      	ldrb	r3, [r4, #0]
 80185d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80185d6:	d10a      	bne.n	80185ee <_vfiprintf_r+0x156>
 80185d8:	7863      	ldrb	r3, [r4, #1]
 80185da:	2b2a      	cmp	r3, #42	@ 0x2a
 80185dc:	d132      	bne.n	8018644 <_vfiprintf_r+0x1ac>
 80185de:	9b03      	ldr	r3, [sp, #12]
 80185e0:	1d1a      	adds	r2, r3, #4
 80185e2:	681b      	ldr	r3, [r3, #0]
 80185e4:	9203      	str	r2, [sp, #12]
 80185e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80185ea:	3402      	adds	r4, #2
 80185ec:	9305      	str	r3, [sp, #20]
 80185ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80186c4 <_vfiprintf_r+0x22c>
 80185f2:	7821      	ldrb	r1, [r4, #0]
 80185f4:	2203      	movs	r2, #3
 80185f6:	4650      	mov	r0, sl
 80185f8:	f7e7 fdc2 	bl	8000180 <memchr>
 80185fc:	b138      	cbz	r0, 801860e <_vfiprintf_r+0x176>
 80185fe:	9b04      	ldr	r3, [sp, #16]
 8018600:	eba0 000a 	sub.w	r0, r0, sl
 8018604:	2240      	movs	r2, #64	@ 0x40
 8018606:	4082      	lsls	r2, r0
 8018608:	4313      	orrs	r3, r2
 801860a:	3401      	adds	r4, #1
 801860c:	9304      	str	r3, [sp, #16]
 801860e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018612:	4829      	ldr	r0, [pc, #164]	@ (80186b8 <_vfiprintf_r+0x220>)
 8018614:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018618:	2206      	movs	r2, #6
 801861a:	f7e7 fdb1 	bl	8000180 <memchr>
 801861e:	2800      	cmp	r0, #0
 8018620:	d03f      	beq.n	80186a2 <_vfiprintf_r+0x20a>
 8018622:	4b26      	ldr	r3, [pc, #152]	@ (80186bc <_vfiprintf_r+0x224>)
 8018624:	bb1b      	cbnz	r3, 801866e <_vfiprintf_r+0x1d6>
 8018626:	9b03      	ldr	r3, [sp, #12]
 8018628:	3307      	adds	r3, #7
 801862a:	f023 0307 	bic.w	r3, r3, #7
 801862e:	3308      	adds	r3, #8
 8018630:	9303      	str	r3, [sp, #12]
 8018632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018634:	443b      	add	r3, r7
 8018636:	9309      	str	r3, [sp, #36]	@ 0x24
 8018638:	e76a      	b.n	8018510 <_vfiprintf_r+0x78>
 801863a:	fb0c 3202 	mla	r2, ip, r2, r3
 801863e:	460c      	mov	r4, r1
 8018640:	2001      	movs	r0, #1
 8018642:	e7a8      	b.n	8018596 <_vfiprintf_r+0xfe>
 8018644:	2300      	movs	r3, #0
 8018646:	3401      	adds	r4, #1
 8018648:	9305      	str	r3, [sp, #20]
 801864a:	4619      	mov	r1, r3
 801864c:	f04f 0c0a 	mov.w	ip, #10
 8018650:	4620      	mov	r0, r4
 8018652:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018656:	3a30      	subs	r2, #48	@ 0x30
 8018658:	2a09      	cmp	r2, #9
 801865a:	d903      	bls.n	8018664 <_vfiprintf_r+0x1cc>
 801865c:	2b00      	cmp	r3, #0
 801865e:	d0c6      	beq.n	80185ee <_vfiprintf_r+0x156>
 8018660:	9105      	str	r1, [sp, #20]
 8018662:	e7c4      	b.n	80185ee <_vfiprintf_r+0x156>
 8018664:	fb0c 2101 	mla	r1, ip, r1, r2
 8018668:	4604      	mov	r4, r0
 801866a:	2301      	movs	r3, #1
 801866c:	e7f0      	b.n	8018650 <_vfiprintf_r+0x1b8>
 801866e:	ab03      	add	r3, sp, #12
 8018670:	9300      	str	r3, [sp, #0]
 8018672:	462a      	mov	r2, r5
 8018674:	4b12      	ldr	r3, [pc, #72]	@ (80186c0 <_vfiprintf_r+0x228>)
 8018676:	a904      	add	r1, sp, #16
 8018678:	4630      	mov	r0, r6
 801867a:	f7fd fdbb 	bl	80161f4 <_printf_float>
 801867e:	4607      	mov	r7, r0
 8018680:	1c78      	adds	r0, r7, #1
 8018682:	d1d6      	bne.n	8018632 <_vfiprintf_r+0x19a>
 8018684:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018686:	07d9      	lsls	r1, r3, #31
 8018688:	d405      	bmi.n	8018696 <_vfiprintf_r+0x1fe>
 801868a:	89ab      	ldrh	r3, [r5, #12]
 801868c:	059a      	lsls	r2, r3, #22
 801868e:	d402      	bmi.n	8018696 <_vfiprintf_r+0x1fe>
 8018690:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018692:	f7fe fbf7 	bl	8016e84 <__retarget_lock_release_recursive>
 8018696:	89ab      	ldrh	r3, [r5, #12]
 8018698:	065b      	lsls	r3, r3, #25
 801869a:	f53f af1f 	bmi.w	80184dc <_vfiprintf_r+0x44>
 801869e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80186a0:	e71e      	b.n	80184e0 <_vfiprintf_r+0x48>
 80186a2:	ab03      	add	r3, sp, #12
 80186a4:	9300      	str	r3, [sp, #0]
 80186a6:	462a      	mov	r2, r5
 80186a8:	4b05      	ldr	r3, [pc, #20]	@ (80186c0 <_vfiprintf_r+0x228>)
 80186aa:	a904      	add	r1, sp, #16
 80186ac:	4630      	mov	r0, r6
 80186ae:	f7fe f839 	bl	8016724 <_printf_i>
 80186b2:	e7e4      	b.n	801867e <_vfiprintf_r+0x1e6>
 80186b4:	0801cdf8 	.word	0x0801cdf8
 80186b8:	0801ce02 	.word	0x0801ce02
 80186bc:	080161f5 	.word	0x080161f5
 80186c0:	08018473 	.word	0x08018473
 80186c4:	0801cdfe 	.word	0x0801cdfe

080186c8 <__sflush_r>:
 80186c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80186cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80186d0:	0716      	lsls	r6, r2, #28
 80186d2:	4605      	mov	r5, r0
 80186d4:	460c      	mov	r4, r1
 80186d6:	d454      	bmi.n	8018782 <__sflush_r+0xba>
 80186d8:	684b      	ldr	r3, [r1, #4]
 80186da:	2b00      	cmp	r3, #0
 80186dc:	dc02      	bgt.n	80186e4 <__sflush_r+0x1c>
 80186de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80186e0:	2b00      	cmp	r3, #0
 80186e2:	dd48      	ble.n	8018776 <__sflush_r+0xae>
 80186e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80186e6:	2e00      	cmp	r6, #0
 80186e8:	d045      	beq.n	8018776 <__sflush_r+0xae>
 80186ea:	2300      	movs	r3, #0
 80186ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80186f0:	682f      	ldr	r7, [r5, #0]
 80186f2:	6a21      	ldr	r1, [r4, #32]
 80186f4:	602b      	str	r3, [r5, #0]
 80186f6:	d030      	beq.n	801875a <__sflush_r+0x92>
 80186f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80186fa:	89a3      	ldrh	r3, [r4, #12]
 80186fc:	0759      	lsls	r1, r3, #29
 80186fe:	d505      	bpl.n	801870c <__sflush_r+0x44>
 8018700:	6863      	ldr	r3, [r4, #4]
 8018702:	1ad2      	subs	r2, r2, r3
 8018704:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018706:	b10b      	cbz	r3, 801870c <__sflush_r+0x44>
 8018708:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801870a:	1ad2      	subs	r2, r2, r3
 801870c:	2300      	movs	r3, #0
 801870e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8018710:	6a21      	ldr	r1, [r4, #32]
 8018712:	4628      	mov	r0, r5
 8018714:	47b0      	blx	r6
 8018716:	1c43      	adds	r3, r0, #1
 8018718:	89a3      	ldrh	r3, [r4, #12]
 801871a:	d106      	bne.n	801872a <__sflush_r+0x62>
 801871c:	6829      	ldr	r1, [r5, #0]
 801871e:	291d      	cmp	r1, #29
 8018720:	d82b      	bhi.n	801877a <__sflush_r+0xb2>
 8018722:	4a2a      	ldr	r2, [pc, #168]	@ (80187cc <__sflush_r+0x104>)
 8018724:	410a      	asrs	r2, r1
 8018726:	07d6      	lsls	r6, r2, #31
 8018728:	d427      	bmi.n	801877a <__sflush_r+0xb2>
 801872a:	2200      	movs	r2, #0
 801872c:	6062      	str	r2, [r4, #4]
 801872e:	04d9      	lsls	r1, r3, #19
 8018730:	6922      	ldr	r2, [r4, #16]
 8018732:	6022      	str	r2, [r4, #0]
 8018734:	d504      	bpl.n	8018740 <__sflush_r+0x78>
 8018736:	1c42      	adds	r2, r0, #1
 8018738:	d101      	bne.n	801873e <__sflush_r+0x76>
 801873a:	682b      	ldr	r3, [r5, #0]
 801873c:	b903      	cbnz	r3, 8018740 <__sflush_r+0x78>
 801873e:	6560      	str	r0, [r4, #84]	@ 0x54
 8018740:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018742:	602f      	str	r7, [r5, #0]
 8018744:	b1b9      	cbz	r1, 8018776 <__sflush_r+0xae>
 8018746:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801874a:	4299      	cmp	r1, r3
 801874c:	d002      	beq.n	8018754 <__sflush_r+0x8c>
 801874e:	4628      	mov	r0, r5
 8018750:	f7ff f9f6 	bl	8017b40 <_free_r>
 8018754:	2300      	movs	r3, #0
 8018756:	6363      	str	r3, [r4, #52]	@ 0x34
 8018758:	e00d      	b.n	8018776 <__sflush_r+0xae>
 801875a:	2301      	movs	r3, #1
 801875c:	4628      	mov	r0, r5
 801875e:	47b0      	blx	r6
 8018760:	4602      	mov	r2, r0
 8018762:	1c50      	adds	r0, r2, #1
 8018764:	d1c9      	bne.n	80186fa <__sflush_r+0x32>
 8018766:	682b      	ldr	r3, [r5, #0]
 8018768:	2b00      	cmp	r3, #0
 801876a:	d0c6      	beq.n	80186fa <__sflush_r+0x32>
 801876c:	2b1d      	cmp	r3, #29
 801876e:	d001      	beq.n	8018774 <__sflush_r+0xac>
 8018770:	2b16      	cmp	r3, #22
 8018772:	d11e      	bne.n	80187b2 <__sflush_r+0xea>
 8018774:	602f      	str	r7, [r5, #0]
 8018776:	2000      	movs	r0, #0
 8018778:	e022      	b.n	80187c0 <__sflush_r+0xf8>
 801877a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801877e:	b21b      	sxth	r3, r3
 8018780:	e01b      	b.n	80187ba <__sflush_r+0xf2>
 8018782:	690f      	ldr	r7, [r1, #16]
 8018784:	2f00      	cmp	r7, #0
 8018786:	d0f6      	beq.n	8018776 <__sflush_r+0xae>
 8018788:	0793      	lsls	r3, r2, #30
 801878a:	680e      	ldr	r6, [r1, #0]
 801878c:	bf08      	it	eq
 801878e:	694b      	ldreq	r3, [r1, #20]
 8018790:	600f      	str	r7, [r1, #0]
 8018792:	bf18      	it	ne
 8018794:	2300      	movne	r3, #0
 8018796:	eba6 0807 	sub.w	r8, r6, r7
 801879a:	608b      	str	r3, [r1, #8]
 801879c:	f1b8 0f00 	cmp.w	r8, #0
 80187a0:	dde9      	ble.n	8018776 <__sflush_r+0xae>
 80187a2:	6a21      	ldr	r1, [r4, #32]
 80187a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80187a6:	4643      	mov	r3, r8
 80187a8:	463a      	mov	r2, r7
 80187aa:	4628      	mov	r0, r5
 80187ac:	47b0      	blx	r6
 80187ae:	2800      	cmp	r0, #0
 80187b0:	dc08      	bgt.n	80187c4 <__sflush_r+0xfc>
 80187b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80187b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80187ba:	81a3      	strh	r3, [r4, #12]
 80187bc:	f04f 30ff 	mov.w	r0, #4294967295
 80187c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80187c4:	4407      	add	r7, r0
 80187c6:	eba8 0800 	sub.w	r8, r8, r0
 80187ca:	e7e7      	b.n	801879c <__sflush_r+0xd4>
 80187cc:	dfbffffe 	.word	0xdfbffffe

080187d0 <_fflush_r>:
 80187d0:	b538      	push	{r3, r4, r5, lr}
 80187d2:	690b      	ldr	r3, [r1, #16]
 80187d4:	4605      	mov	r5, r0
 80187d6:	460c      	mov	r4, r1
 80187d8:	b913      	cbnz	r3, 80187e0 <_fflush_r+0x10>
 80187da:	2500      	movs	r5, #0
 80187dc:	4628      	mov	r0, r5
 80187de:	bd38      	pop	{r3, r4, r5, pc}
 80187e0:	b118      	cbz	r0, 80187ea <_fflush_r+0x1a>
 80187e2:	6a03      	ldr	r3, [r0, #32]
 80187e4:	b90b      	cbnz	r3, 80187ea <_fflush_r+0x1a>
 80187e6:	f7fe f949 	bl	8016a7c <__sinit>
 80187ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80187ee:	2b00      	cmp	r3, #0
 80187f0:	d0f3      	beq.n	80187da <_fflush_r+0xa>
 80187f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80187f4:	07d0      	lsls	r0, r2, #31
 80187f6:	d404      	bmi.n	8018802 <_fflush_r+0x32>
 80187f8:	0599      	lsls	r1, r3, #22
 80187fa:	d402      	bmi.n	8018802 <_fflush_r+0x32>
 80187fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80187fe:	f7fe fb40 	bl	8016e82 <__retarget_lock_acquire_recursive>
 8018802:	4628      	mov	r0, r5
 8018804:	4621      	mov	r1, r4
 8018806:	f7ff ff5f 	bl	80186c8 <__sflush_r>
 801880a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801880c:	07da      	lsls	r2, r3, #31
 801880e:	4605      	mov	r5, r0
 8018810:	d4e4      	bmi.n	80187dc <_fflush_r+0xc>
 8018812:	89a3      	ldrh	r3, [r4, #12]
 8018814:	059b      	lsls	r3, r3, #22
 8018816:	d4e1      	bmi.n	80187dc <_fflush_r+0xc>
 8018818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801881a:	f7fe fb33 	bl	8016e84 <__retarget_lock_release_recursive>
 801881e:	e7dd      	b.n	80187dc <_fflush_r+0xc>

08018820 <__swhatbuf_r>:
 8018820:	b570      	push	{r4, r5, r6, lr}
 8018822:	460c      	mov	r4, r1
 8018824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018828:	2900      	cmp	r1, #0
 801882a:	b096      	sub	sp, #88	@ 0x58
 801882c:	4615      	mov	r5, r2
 801882e:	461e      	mov	r6, r3
 8018830:	da0d      	bge.n	801884e <__swhatbuf_r+0x2e>
 8018832:	89a3      	ldrh	r3, [r4, #12]
 8018834:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8018838:	f04f 0100 	mov.w	r1, #0
 801883c:	bf14      	ite	ne
 801883e:	2340      	movne	r3, #64	@ 0x40
 8018840:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8018844:	2000      	movs	r0, #0
 8018846:	6031      	str	r1, [r6, #0]
 8018848:	602b      	str	r3, [r5, #0]
 801884a:	b016      	add	sp, #88	@ 0x58
 801884c:	bd70      	pop	{r4, r5, r6, pc}
 801884e:	466a      	mov	r2, sp
 8018850:	f000 f87c 	bl	801894c <_fstat_r>
 8018854:	2800      	cmp	r0, #0
 8018856:	dbec      	blt.n	8018832 <__swhatbuf_r+0x12>
 8018858:	9901      	ldr	r1, [sp, #4]
 801885a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801885e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8018862:	4259      	negs	r1, r3
 8018864:	4159      	adcs	r1, r3
 8018866:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801886a:	e7eb      	b.n	8018844 <__swhatbuf_r+0x24>

0801886c <__smakebuf_r>:
 801886c:	898b      	ldrh	r3, [r1, #12]
 801886e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018870:	079d      	lsls	r5, r3, #30
 8018872:	4606      	mov	r6, r0
 8018874:	460c      	mov	r4, r1
 8018876:	d507      	bpl.n	8018888 <__smakebuf_r+0x1c>
 8018878:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801887c:	6023      	str	r3, [r4, #0]
 801887e:	6123      	str	r3, [r4, #16]
 8018880:	2301      	movs	r3, #1
 8018882:	6163      	str	r3, [r4, #20]
 8018884:	b003      	add	sp, #12
 8018886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018888:	ab01      	add	r3, sp, #4
 801888a:	466a      	mov	r2, sp
 801888c:	f7ff ffc8 	bl	8018820 <__swhatbuf_r>
 8018890:	9f00      	ldr	r7, [sp, #0]
 8018892:	4605      	mov	r5, r0
 8018894:	4639      	mov	r1, r7
 8018896:	4630      	mov	r0, r6
 8018898:	f7ff f9c6 	bl	8017c28 <_malloc_r>
 801889c:	b948      	cbnz	r0, 80188b2 <__smakebuf_r+0x46>
 801889e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80188a2:	059a      	lsls	r2, r3, #22
 80188a4:	d4ee      	bmi.n	8018884 <__smakebuf_r+0x18>
 80188a6:	f023 0303 	bic.w	r3, r3, #3
 80188aa:	f043 0302 	orr.w	r3, r3, #2
 80188ae:	81a3      	strh	r3, [r4, #12]
 80188b0:	e7e2      	b.n	8018878 <__smakebuf_r+0xc>
 80188b2:	89a3      	ldrh	r3, [r4, #12]
 80188b4:	6020      	str	r0, [r4, #0]
 80188b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80188ba:	81a3      	strh	r3, [r4, #12]
 80188bc:	9b01      	ldr	r3, [sp, #4]
 80188be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80188c2:	b15b      	cbz	r3, 80188dc <__smakebuf_r+0x70>
 80188c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80188c8:	4630      	mov	r0, r6
 80188ca:	f000 f851 	bl	8018970 <_isatty_r>
 80188ce:	b128      	cbz	r0, 80188dc <__smakebuf_r+0x70>
 80188d0:	89a3      	ldrh	r3, [r4, #12]
 80188d2:	f023 0303 	bic.w	r3, r3, #3
 80188d6:	f043 0301 	orr.w	r3, r3, #1
 80188da:	81a3      	strh	r3, [r4, #12]
 80188dc:	89a3      	ldrh	r3, [r4, #12]
 80188de:	431d      	orrs	r5, r3
 80188e0:	81a5      	strh	r5, [r4, #12]
 80188e2:	e7cf      	b.n	8018884 <__smakebuf_r+0x18>

080188e4 <_putc_r>:
 80188e4:	b570      	push	{r4, r5, r6, lr}
 80188e6:	460d      	mov	r5, r1
 80188e8:	4614      	mov	r4, r2
 80188ea:	4606      	mov	r6, r0
 80188ec:	b118      	cbz	r0, 80188f6 <_putc_r+0x12>
 80188ee:	6a03      	ldr	r3, [r0, #32]
 80188f0:	b90b      	cbnz	r3, 80188f6 <_putc_r+0x12>
 80188f2:	f7fe f8c3 	bl	8016a7c <__sinit>
 80188f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80188f8:	07d8      	lsls	r0, r3, #31
 80188fa:	d405      	bmi.n	8018908 <_putc_r+0x24>
 80188fc:	89a3      	ldrh	r3, [r4, #12]
 80188fe:	0599      	lsls	r1, r3, #22
 8018900:	d402      	bmi.n	8018908 <_putc_r+0x24>
 8018902:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018904:	f7fe fabd 	bl	8016e82 <__retarget_lock_acquire_recursive>
 8018908:	68a3      	ldr	r3, [r4, #8]
 801890a:	3b01      	subs	r3, #1
 801890c:	2b00      	cmp	r3, #0
 801890e:	60a3      	str	r3, [r4, #8]
 8018910:	da05      	bge.n	801891e <_putc_r+0x3a>
 8018912:	69a2      	ldr	r2, [r4, #24]
 8018914:	4293      	cmp	r3, r2
 8018916:	db12      	blt.n	801893e <_putc_r+0x5a>
 8018918:	b2eb      	uxtb	r3, r5
 801891a:	2b0a      	cmp	r3, #10
 801891c:	d00f      	beq.n	801893e <_putc_r+0x5a>
 801891e:	6823      	ldr	r3, [r4, #0]
 8018920:	1c5a      	adds	r2, r3, #1
 8018922:	6022      	str	r2, [r4, #0]
 8018924:	701d      	strb	r5, [r3, #0]
 8018926:	b2ed      	uxtb	r5, r5
 8018928:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801892a:	07da      	lsls	r2, r3, #31
 801892c:	d405      	bmi.n	801893a <_putc_r+0x56>
 801892e:	89a3      	ldrh	r3, [r4, #12]
 8018930:	059b      	lsls	r3, r3, #22
 8018932:	d402      	bmi.n	801893a <_putc_r+0x56>
 8018934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018936:	f7fe faa5 	bl	8016e84 <__retarget_lock_release_recursive>
 801893a:	4628      	mov	r0, r5
 801893c:	bd70      	pop	{r4, r5, r6, pc}
 801893e:	4629      	mov	r1, r5
 8018940:	4622      	mov	r2, r4
 8018942:	4630      	mov	r0, r6
 8018944:	f7fe f98b 	bl	8016c5e <__swbuf_r>
 8018948:	4605      	mov	r5, r0
 801894a:	e7ed      	b.n	8018928 <_putc_r+0x44>

0801894c <_fstat_r>:
 801894c:	b538      	push	{r3, r4, r5, lr}
 801894e:	4d07      	ldr	r5, [pc, #28]	@ (801896c <_fstat_r+0x20>)
 8018950:	2300      	movs	r3, #0
 8018952:	4604      	mov	r4, r0
 8018954:	4608      	mov	r0, r1
 8018956:	4611      	mov	r1, r2
 8018958:	602b      	str	r3, [r5, #0]
 801895a:	f7f0 f833 	bl	80089c4 <_fstat>
 801895e:	1c43      	adds	r3, r0, #1
 8018960:	d102      	bne.n	8018968 <_fstat_r+0x1c>
 8018962:	682b      	ldr	r3, [r5, #0]
 8018964:	b103      	cbz	r3, 8018968 <_fstat_r+0x1c>
 8018966:	6023      	str	r3, [r4, #0]
 8018968:	bd38      	pop	{r3, r4, r5, pc}
 801896a:	bf00      	nop
 801896c:	200022f8 	.word	0x200022f8

08018970 <_isatty_r>:
 8018970:	b538      	push	{r3, r4, r5, lr}
 8018972:	4d06      	ldr	r5, [pc, #24]	@ (801898c <_isatty_r+0x1c>)
 8018974:	2300      	movs	r3, #0
 8018976:	4604      	mov	r4, r0
 8018978:	4608      	mov	r0, r1
 801897a:	602b      	str	r3, [r5, #0]
 801897c:	f7f0 f832 	bl	80089e4 <_isatty>
 8018980:	1c43      	adds	r3, r0, #1
 8018982:	d102      	bne.n	801898a <_isatty_r+0x1a>
 8018984:	682b      	ldr	r3, [r5, #0]
 8018986:	b103      	cbz	r3, 801898a <_isatty_r+0x1a>
 8018988:	6023      	str	r3, [r4, #0]
 801898a:	bd38      	pop	{r3, r4, r5, pc}
 801898c:	200022f8 	.word	0x200022f8

08018990 <_sbrk_r>:
 8018990:	b538      	push	{r3, r4, r5, lr}
 8018992:	4d06      	ldr	r5, [pc, #24]	@ (80189ac <_sbrk_r+0x1c>)
 8018994:	2300      	movs	r3, #0
 8018996:	4604      	mov	r4, r0
 8018998:	4608      	mov	r0, r1
 801899a:	602b      	str	r3, [r5, #0]
 801899c:	f7f0 f83a 	bl	8008a14 <_sbrk>
 80189a0:	1c43      	adds	r3, r0, #1
 80189a2:	d102      	bne.n	80189aa <_sbrk_r+0x1a>
 80189a4:	682b      	ldr	r3, [r5, #0]
 80189a6:	b103      	cbz	r3, 80189aa <_sbrk_r+0x1a>
 80189a8:	6023      	str	r3, [r4, #0]
 80189aa:	bd38      	pop	{r3, r4, r5, pc}
 80189ac:	200022f8 	.word	0x200022f8

080189b0 <__assert_func>:
 80189b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80189b2:	4614      	mov	r4, r2
 80189b4:	461a      	mov	r2, r3
 80189b6:	4b09      	ldr	r3, [pc, #36]	@ (80189dc <__assert_func+0x2c>)
 80189b8:	681b      	ldr	r3, [r3, #0]
 80189ba:	4605      	mov	r5, r0
 80189bc:	68d8      	ldr	r0, [r3, #12]
 80189be:	b954      	cbnz	r4, 80189d6 <__assert_func+0x26>
 80189c0:	4b07      	ldr	r3, [pc, #28]	@ (80189e0 <__assert_func+0x30>)
 80189c2:	461c      	mov	r4, r3
 80189c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80189c8:	9100      	str	r1, [sp, #0]
 80189ca:	462b      	mov	r3, r5
 80189cc:	4905      	ldr	r1, [pc, #20]	@ (80189e4 <__assert_func+0x34>)
 80189ce:	f000 f841 	bl	8018a54 <fiprintf>
 80189d2:	f000 f851 	bl	8018a78 <abort>
 80189d6:	4b04      	ldr	r3, [pc, #16]	@ (80189e8 <__assert_func+0x38>)
 80189d8:	e7f4      	b.n	80189c4 <__assert_func+0x14>
 80189da:	bf00      	nop
 80189dc:	20000144 	.word	0x20000144
 80189e0:	0801ce4e 	.word	0x0801ce4e
 80189e4:	0801ce20 	.word	0x0801ce20
 80189e8:	0801ce13 	.word	0x0801ce13

080189ec <_calloc_r>:
 80189ec:	b570      	push	{r4, r5, r6, lr}
 80189ee:	fba1 5402 	umull	r5, r4, r1, r2
 80189f2:	b93c      	cbnz	r4, 8018a04 <_calloc_r+0x18>
 80189f4:	4629      	mov	r1, r5
 80189f6:	f7ff f917 	bl	8017c28 <_malloc_r>
 80189fa:	4606      	mov	r6, r0
 80189fc:	b928      	cbnz	r0, 8018a0a <_calloc_r+0x1e>
 80189fe:	2600      	movs	r6, #0
 8018a00:	4630      	mov	r0, r6
 8018a02:	bd70      	pop	{r4, r5, r6, pc}
 8018a04:	220c      	movs	r2, #12
 8018a06:	6002      	str	r2, [r0, #0]
 8018a08:	e7f9      	b.n	80189fe <_calloc_r+0x12>
 8018a0a:	462a      	mov	r2, r5
 8018a0c:	4621      	mov	r1, r4
 8018a0e:	f7fe f9bb 	bl	8016d88 <memset>
 8018a12:	e7f5      	b.n	8018a00 <_calloc_r+0x14>

08018a14 <__ascii_mbtowc>:
 8018a14:	b082      	sub	sp, #8
 8018a16:	b901      	cbnz	r1, 8018a1a <__ascii_mbtowc+0x6>
 8018a18:	a901      	add	r1, sp, #4
 8018a1a:	b142      	cbz	r2, 8018a2e <__ascii_mbtowc+0x1a>
 8018a1c:	b14b      	cbz	r3, 8018a32 <__ascii_mbtowc+0x1e>
 8018a1e:	7813      	ldrb	r3, [r2, #0]
 8018a20:	600b      	str	r3, [r1, #0]
 8018a22:	7812      	ldrb	r2, [r2, #0]
 8018a24:	1e10      	subs	r0, r2, #0
 8018a26:	bf18      	it	ne
 8018a28:	2001      	movne	r0, #1
 8018a2a:	b002      	add	sp, #8
 8018a2c:	4770      	bx	lr
 8018a2e:	4610      	mov	r0, r2
 8018a30:	e7fb      	b.n	8018a2a <__ascii_mbtowc+0x16>
 8018a32:	f06f 0001 	mvn.w	r0, #1
 8018a36:	e7f8      	b.n	8018a2a <__ascii_mbtowc+0x16>

08018a38 <__ascii_wctomb>:
 8018a38:	4603      	mov	r3, r0
 8018a3a:	4608      	mov	r0, r1
 8018a3c:	b141      	cbz	r1, 8018a50 <__ascii_wctomb+0x18>
 8018a3e:	2aff      	cmp	r2, #255	@ 0xff
 8018a40:	d904      	bls.n	8018a4c <__ascii_wctomb+0x14>
 8018a42:	228a      	movs	r2, #138	@ 0x8a
 8018a44:	601a      	str	r2, [r3, #0]
 8018a46:	f04f 30ff 	mov.w	r0, #4294967295
 8018a4a:	4770      	bx	lr
 8018a4c:	700a      	strb	r2, [r1, #0]
 8018a4e:	2001      	movs	r0, #1
 8018a50:	4770      	bx	lr
	...

08018a54 <fiprintf>:
 8018a54:	b40e      	push	{r1, r2, r3}
 8018a56:	b503      	push	{r0, r1, lr}
 8018a58:	4601      	mov	r1, r0
 8018a5a:	ab03      	add	r3, sp, #12
 8018a5c:	4805      	ldr	r0, [pc, #20]	@ (8018a74 <fiprintf+0x20>)
 8018a5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8018a62:	6800      	ldr	r0, [r0, #0]
 8018a64:	9301      	str	r3, [sp, #4]
 8018a66:	f7ff fd17 	bl	8018498 <_vfiprintf_r>
 8018a6a:	b002      	add	sp, #8
 8018a6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8018a70:	b003      	add	sp, #12
 8018a72:	4770      	bx	lr
 8018a74:	20000144 	.word	0x20000144

08018a78 <abort>:
 8018a78:	b508      	push	{r3, lr}
 8018a7a:	2006      	movs	r0, #6
 8018a7c:	f000 f82c 	bl	8018ad8 <raise>
 8018a80:	2001      	movs	r0, #1
 8018a82:	f7ef ff4f 	bl	8008924 <_exit>

08018a86 <_raise_r>:
 8018a86:	291f      	cmp	r1, #31
 8018a88:	b538      	push	{r3, r4, r5, lr}
 8018a8a:	4605      	mov	r5, r0
 8018a8c:	460c      	mov	r4, r1
 8018a8e:	d904      	bls.n	8018a9a <_raise_r+0x14>
 8018a90:	2316      	movs	r3, #22
 8018a92:	6003      	str	r3, [r0, #0]
 8018a94:	f04f 30ff 	mov.w	r0, #4294967295
 8018a98:	bd38      	pop	{r3, r4, r5, pc}
 8018a9a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8018a9c:	b112      	cbz	r2, 8018aa4 <_raise_r+0x1e>
 8018a9e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018aa2:	b94b      	cbnz	r3, 8018ab8 <_raise_r+0x32>
 8018aa4:	4628      	mov	r0, r5
 8018aa6:	f000 f831 	bl	8018b0c <_getpid_r>
 8018aaa:	4622      	mov	r2, r4
 8018aac:	4601      	mov	r1, r0
 8018aae:	4628      	mov	r0, r5
 8018ab0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018ab4:	f000 b818 	b.w	8018ae8 <_kill_r>
 8018ab8:	2b01      	cmp	r3, #1
 8018aba:	d00a      	beq.n	8018ad2 <_raise_r+0x4c>
 8018abc:	1c59      	adds	r1, r3, #1
 8018abe:	d103      	bne.n	8018ac8 <_raise_r+0x42>
 8018ac0:	2316      	movs	r3, #22
 8018ac2:	6003      	str	r3, [r0, #0]
 8018ac4:	2001      	movs	r0, #1
 8018ac6:	e7e7      	b.n	8018a98 <_raise_r+0x12>
 8018ac8:	2100      	movs	r1, #0
 8018aca:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018ace:	4620      	mov	r0, r4
 8018ad0:	4798      	blx	r3
 8018ad2:	2000      	movs	r0, #0
 8018ad4:	e7e0      	b.n	8018a98 <_raise_r+0x12>
	...

08018ad8 <raise>:
 8018ad8:	4b02      	ldr	r3, [pc, #8]	@ (8018ae4 <raise+0xc>)
 8018ada:	4601      	mov	r1, r0
 8018adc:	6818      	ldr	r0, [r3, #0]
 8018ade:	f7ff bfd2 	b.w	8018a86 <_raise_r>
 8018ae2:	bf00      	nop
 8018ae4:	20000144 	.word	0x20000144

08018ae8 <_kill_r>:
 8018ae8:	b538      	push	{r3, r4, r5, lr}
 8018aea:	4d07      	ldr	r5, [pc, #28]	@ (8018b08 <_kill_r+0x20>)
 8018aec:	2300      	movs	r3, #0
 8018aee:	4604      	mov	r4, r0
 8018af0:	4608      	mov	r0, r1
 8018af2:	4611      	mov	r1, r2
 8018af4:	602b      	str	r3, [r5, #0]
 8018af6:	f7ef ff05 	bl	8008904 <_kill>
 8018afa:	1c43      	adds	r3, r0, #1
 8018afc:	d102      	bne.n	8018b04 <_kill_r+0x1c>
 8018afe:	682b      	ldr	r3, [r5, #0]
 8018b00:	b103      	cbz	r3, 8018b04 <_kill_r+0x1c>
 8018b02:	6023      	str	r3, [r4, #0]
 8018b04:	bd38      	pop	{r3, r4, r5, pc}
 8018b06:	bf00      	nop
 8018b08:	200022f8 	.word	0x200022f8

08018b0c <_getpid_r>:
 8018b0c:	f7ef bef2 	b.w	80088f4 <_getpid>

08018b10 <pow>:
 8018b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b12:	ed2d 8b02 	vpush	{d8}
 8018b16:	eeb0 8a40 	vmov.f32	s16, s0
 8018b1a:	eef0 8a60 	vmov.f32	s17, s1
 8018b1e:	ec55 4b11 	vmov	r4, r5, d1
 8018b22:	f000 f871 	bl	8018c08 <__ieee754_pow>
 8018b26:	4622      	mov	r2, r4
 8018b28:	462b      	mov	r3, r5
 8018b2a:	4620      	mov	r0, r4
 8018b2c:	4629      	mov	r1, r5
 8018b2e:	ec57 6b10 	vmov	r6, r7, d0
 8018b32:	f7e7 ffd3 	bl	8000adc <__aeabi_dcmpun>
 8018b36:	2800      	cmp	r0, #0
 8018b38:	d13b      	bne.n	8018bb2 <pow+0xa2>
 8018b3a:	ec51 0b18 	vmov	r0, r1, d8
 8018b3e:	2200      	movs	r2, #0
 8018b40:	2300      	movs	r3, #0
 8018b42:	f7e7 ff99 	bl	8000a78 <__aeabi_dcmpeq>
 8018b46:	b1b8      	cbz	r0, 8018b78 <pow+0x68>
 8018b48:	2200      	movs	r2, #0
 8018b4a:	2300      	movs	r3, #0
 8018b4c:	4620      	mov	r0, r4
 8018b4e:	4629      	mov	r1, r5
 8018b50:	f7e7 ff92 	bl	8000a78 <__aeabi_dcmpeq>
 8018b54:	2800      	cmp	r0, #0
 8018b56:	d146      	bne.n	8018be6 <pow+0xd6>
 8018b58:	ec45 4b10 	vmov	d0, r4, r5
 8018b5c:	f000 f848 	bl	8018bf0 <finite>
 8018b60:	b338      	cbz	r0, 8018bb2 <pow+0xa2>
 8018b62:	2200      	movs	r2, #0
 8018b64:	2300      	movs	r3, #0
 8018b66:	4620      	mov	r0, r4
 8018b68:	4629      	mov	r1, r5
 8018b6a:	f7e7 ff8f 	bl	8000a8c <__aeabi_dcmplt>
 8018b6e:	b300      	cbz	r0, 8018bb2 <pow+0xa2>
 8018b70:	f7fe f95c 	bl	8016e2c <__errno>
 8018b74:	2322      	movs	r3, #34	@ 0x22
 8018b76:	e01b      	b.n	8018bb0 <pow+0xa0>
 8018b78:	ec47 6b10 	vmov	d0, r6, r7
 8018b7c:	f000 f838 	bl	8018bf0 <finite>
 8018b80:	b9e0      	cbnz	r0, 8018bbc <pow+0xac>
 8018b82:	eeb0 0a48 	vmov.f32	s0, s16
 8018b86:	eef0 0a68 	vmov.f32	s1, s17
 8018b8a:	f000 f831 	bl	8018bf0 <finite>
 8018b8e:	b1a8      	cbz	r0, 8018bbc <pow+0xac>
 8018b90:	ec45 4b10 	vmov	d0, r4, r5
 8018b94:	f000 f82c 	bl	8018bf0 <finite>
 8018b98:	b180      	cbz	r0, 8018bbc <pow+0xac>
 8018b9a:	4632      	mov	r2, r6
 8018b9c:	463b      	mov	r3, r7
 8018b9e:	4630      	mov	r0, r6
 8018ba0:	4639      	mov	r1, r7
 8018ba2:	f7e7 ff9b 	bl	8000adc <__aeabi_dcmpun>
 8018ba6:	2800      	cmp	r0, #0
 8018ba8:	d0e2      	beq.n	8018b70 <pow+0x60>
 8018baa:	f7fe f93f 	bl	8016e2c <__errno>
 8018bae:	2321      	movs	r3, #33	@ 0x21
 8018bb0:	6003      	str	r3, [r0, #0]
 8018bb2:	ecbd 8b02 	vpop	{d8}
 8018bb6:	ec47 6b10 	vmov	d0, r6, r7
 8018bba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018bbc:	2200      	movs	r2, #0
 8018bbe:	2300      	movs	r3, #0
 8018bc0:	4630      	mov	r0, r6
 8018bc2:	4639      	mov	r1, r7
 8018bc4:	f7e7 ff58 	bl	8000a78 <__aeabi_dcmpeq>
 8018bc8:	2800      	cmp	r0, #0
 8018bca:	d0f2      	beq.n	8018bb2 <pow+0xa2>
 8018bcc:	eeb0 0a48 	vmov.f32	s0, s16
 8018bd0:	eef0 0a68 	vmov.f32	s1, s17
 8018bd4:	f000 f80c 	bl	8018bf0 <finite>
 8018bd8:	2800      	cmp	r0, #0
 8018bda:	d0ea      	beq.n	8018bb2 <pow+0xa2>
 8018bdc:	ec45 4b10 	vmov	d0, r4, r5
 8018be0:	f000 f806 	bl	8018bf0 <finite>
 8018be4:	e7c3      	b.n	8018b6e <pow+0x5e>
 8018be6:	4f01      	ldr	r7, [pc, #4]	@ (8018bec <pow+0xdc>)
 8018be8:	2600      	movs	r6, #0
 8018bea:	e7e2      	b.n	8018bb2 <pow+0xa2>
 8018bec:	3ff00000 	.word	0x3ff00000

08018bf0 <finite>:
 8018bf0:	b082      	sub	sp, #8
 8018bf2:	ed8d 0b00 	vstr	d0, [sp]
 8018bf6:	9801      	ldr	r0, [sp, #4]
 8018bf8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8018bfc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8018c00:	0fc0      	lsrs	r0, r0, #31
 8018c02:	b002      	add	sp, #8
 8018c04:	4770      	bx	lr
	...

08018c08 <__ieee754_pow>:
 8018c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c0c:	b091      	sub	sp, #68	@ 0x44
 8018c0e:	ed8d 1b00 	vstr	d1, [sp]
 8018c12:	e9dd 1900 	ldrd	r1, r9, [sp]
 8018c16:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8018c1a:	ea5a 0001 	orrs.w	r0, sl, r1
 8018c1e:	ec57 6b10 	vmov	r6, r7, d0
 8018c22:	d113      	bne.n	8018c4c <__ieee754_pow+0x44>
 8018c24:	19b3      	adds	r3, r6, r6
 8018c26:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8018c2a:	4152      	adcs	r2, r2
 8018c2c:	4298      	cmp	r0, r3
 8018c2e:	4b98      	ldr	r3, [pc, #608]	@ (8018e90 <__ieee754_pow+0x288>)
 8018c30:	4193      	sbcs	r3, r2
 8018c32:	f080 84ea 	bcs.w	801960a <__ieee754_pow+0xa02>
 8018c36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018c3a:	4630      	mov	r0, r6
 8018c3c:	4639      	mov	r1, r7
 8018c3e:	f7e7 fafd 	bl	800023c <__adddf3>
 8018c42:	ec41 0b10 	vmov	d0, r0, r1
 8018c46:	b011      	add	sp, #68	@ 0x44
 8018c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c4c:	4a91      	ldr	r2, [pc, #580]	@ (8018e94 <__ieee754_pow+0x28c>)
 8018c4e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8018c52:	4590      	cmp	r8, r2
 8018c54:	463d      	mov	r5, r7
 8018c56:	4633      	mov	r3, r6
 8018c58:	d806      	bhi.n	8018c68 <__ieee754_pow+0x60>
 8018c5a:	d101      	bne.n	8018c60 <__ieee754_pow+0x58>
 8018c5c:	2e00      	cmp	r6, #0
 8018c5e:	d1ea      	bne.n	8018c36 <__ieee754_pow+0x2e>
 8018c60:	4592      	cmp	sl, r2
 8018c62:	d801      	bhi.n	8018c68 <__ieee754_pow+0x60>
 8018c64:	d10e      	bne.n	8018c84 <__ieee754_pow+0x7c>
 8018c66:	b169      	cbz	r1, 8018c84 <__ieee754_pow+0x7c>
 8018c68:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8018c6c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8018c70:	431d      	orrs	r5, r3
 8018c72:	d1e0      	bne.n	8018c36 <__ieee754_pow+0x2e>
 8018c74:	e9dd 3200 	ldrd	r3, r2, [sp]
 8018c78:	18db      	adds	r3, r3, r3
 8018c7a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8018c7e:	4152      	adcs	r2, r2
 8018c80:	429d      	cmp	r5, r3
 8018c82:	e7d4      	b.n	8018c2e <__ieee754_pow+0x26>
 8018c84:	2d00      	cmp	r5, #0
 8018c86:	46c3      	mov	fp, r8
 8018c88:	da3a      	bge.n	8018d00 <__ieee754_pow+0xf8>
 8018c8a:	4a83      	ldr	r2, [pc, #524]	@ (8018e98 <__ieee754_pow+0x290>)
 8018c8c:	4592      	cmp	sl, r2
 8018c8e:	d84d      	bhi.n	8018d2c <__ieee754_pow+0x124>
 8018c90:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8018c94:	4592      	cmp	sl, r2
 8018c96:	f240 84c7 	bls.w	8019628 <__ieee754_pow+0xa20>
 8018c9a:	ea4f 522a 	mov.w	r2, sl, asr #20
 8018c9e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8018ca2:	2a14      	cmp	r2, #20
 8018ca4:	dd0f      	ble.n	8018cc6 <__ieee754_pow+0xbe>
 8018ca6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8018caa:	fa21 f402 	lsr.w	r4, r1, r2
 8018cae:	fa04 f202 	lsl.w	r2, r4, r2
 8018cb2:	428a      	cmp	r2, r1
 8018cb4:	f040 84b8 	bne.w	8019628 <__ieee754_pow+0xa20>
 8018cb8:	f004 0401 	and.w	r4, r4, #1
 8018cbc:	f1c4 0402 	rsb	r4, r4, #2
 8018cc0:	2900      	cmp	r1, #0
 8018cc2:	d158      	bne.n	8018d76 <__ieee754_pow+0x16e>
 8018cc4:	e00e      	b.n	8018ce4 <__ieee754_pow+0xdc>
 8018cc6:	2900      	cmp	r1, #0
 8018cc8:	d154      	bne.n	8018d74 <__ieee754_pow+0x16c>
 8018cca:	f1c2 0214 	rsb	r2, r2, #20
 8018cce:	fa4a f402 	asr.w	r4, sl, r2
 8018cd2:	fa04 f202 	lsl.w	r2, r4, r2
 8018cd6:	4552      	cmp	r2, sl
 8018cd8:	f040 84a3 	bne.w	8019622 <__ieee754_pow+0xa1a>
 8018cdc:	f004 0401 	and.w	r4, r4, #1
 8018ce0:	f1c4 0402 	rsb	r4, r4, #2
 8018ce4:	4a6d      	ldr	r2, [pc, #436]	@ (8018e9c <__ieee754_pow+0x294>)
 8018ce6:	4592      	cmp	sl, r2
 8018ce8:	d12e      	bne.n	8018d48 <__ieee754_pow+0x140>
 8018cea:	f1b9 0f00 	cmp.w	r9, #0
 8018cee:	f280 8494 	bge.w	801961a <__ieee754_pow+0xa12>
 8018cf2:	496a      	ldr	r1, [pc, #424]	@ (8018e9c <__ieee754_pow+0x294>)
 8018cf4:	4632      	mov	r2, r6
 8018cf6:	463b      	mov	r3, r7
 8018cf8:	2000      	movs	r0, #0
 8018cfa:	f7e7 fd7f 	bl	80007fc <__aeabi_ddiv>
 8018cfe:	e7a0      	b.n	8018c42 <__ieee754_pow+0x3a>
 8018d00:	2400      	movs	r4, #0
 8018d02:	bbc1      	cbnz	r1, 8018d76 <__ieee754_pow+0x16e>
 8018d04:	4a63      	ldr	r2, [pc, #396]	@ (8018e94 <__ieee754_pow+0x28c>)
 8018d06:	4592      	cmp	sl, r2
 8018d08:	d1ec      	bne.n	8018ce4 <__ieee754_pow+0xdc>
 8018d0a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8018d0e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8018d12:	431a      	orrs	r2, r3
 8018d14:	f000 8479 	beq.w	801960a <__ieee754_pow+0xa02>
 8018d18:	4b61      	ldr	r3, [pc, #388]	@ (8018ea0 <__ieee754_pow+0x298>)
 8018d1a:	4598      	cmp	r8, r3
 8018d1c:	d908      	bls.n	8018d30 <__ieee754_pow+0x128>
 8018d1e:	f1b9 0f00 	cmp.w	r9, #0
 8018d22:	f2c0 8476 	blt.w	8019612 <__ieee754_pow+0xa0a>
 8018d26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018d2a:	e78a      	b.n	8018c42 <__ieee754_pow+0x3a>
 8018d2c:	2402      	movs	r4, #2
 8018d2e:	e7e8      	b.n	8018d02 <__ieee754_pow+0xfa>
 8018d30:	f1b9 0f00 	cmp.w	r9, #0
 8018d34:	f04f 0000 	mov.w	r0, #0
 8018d38:	f04f 0100 	mov.w	r1, #0
 8018d3c:	da81      	bge.n	8018c42 <__ieee754_pow+0x3a>
 8018d3e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8018d42:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8018d46:	e77c      	b.n	8018c42 <__ieee754_pow+0x3a>
 8018d48:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8018d4c:	d106      	bne.n	8018d5c <__ieee754_pow+0x154>
 8018d4e:	4632      	mov	r2, r6
 8018d50:	463b      	mov	r3, r7
 8018d52:	4630      	mov	r0, r6
 8018d54:	4639      	mov	r1, r7
 8018d56:	f7e7 fc27 	bl	80005a8 <__aeabi_dmul>
 8018d5a:	e772      	b.n	8018c42 <__ieee754_pow+0x3a>
 8018d5c:	4a51      	ldr	r2, [pc, #324]	@ (8018ea4 <__ieee754_pow+0x29c>)
 8018d5e:	4591      	cmp	r9, r2
 8018d60:	d109      	bne.n	8018d76 <__ieee754_pow+0x16e>
 8018d62:	2d00      	cmp	r5, #0
 8018d64:	db07      	blt.n	8018d76 <__ieee754_pow+0x16e>
 8018d66:	ec47 6b10 	vmov	d0, r6, r7
 8018d6a:	b011      	add	sp, #68	@ 0x44
 8018d6c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d70:	f000 bd52 	b.w	8019818 <__ieee754_sqrt>
 8018d74:	2400      	movs	r4, #0
 8018d76:	ec47 6b10 	vmov	d0, r6, r7
 8018d7a:	9302      	str	r3, [sp, #8]
 8018d7c:	f000 fc88 	bl	8019690 <fabs>
 8018d80:	9b02      	ldr	r3, [sp, #8]
 8018d82:	ec51 0b10 	vmov	r0, r1, d0
 8018d86:	bb53      	cbnz	r3, 8018dde <__ieee754_pow+0x1d6>
 8018d88:	4b44      	ldr	r3, [pc, #272]	@ (8018e9c <__ieee754_pow+0x294>)
 8018d8a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8018d8e:	429a      	cmp	r2, r3
 8018d90:	d002      	beq.n	8018d98 <__ieee754_pow+0x190>
 8018d92:	f1b8 0f00 	cmp.w	r8, #0
 8018d96:	d122      	bne.n	8018dde <__ieee754_pow+0x1d6>
 8018d98:	f1b9 0f00 	cmp.w	r9, #0
 8018d9c:	da05      	bge.n	8018daa <__ieee754_pow+0x1a2>
 8018d9e:	4602      	mov	r2, r0
 8018da0:	460b      	mov	r3, r1
 8018da2:	2000      	movs	r0, #0
 8018da4:	493d      	ldr	r1, [pc, #244]	@ (8018e9c <__ieee754_pow+0x294>)
 8018da6:	f7e7 fd29 	bl	80007fc <__aeabi_ddiv>
 8018daa:	2d00      	cmp	r5, #0
 8018dac:	f6bf af49 	bge.w	8018c42 <__ieee754_pow+0x3a>
 8018db0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8018db4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8018db8:	ea58 0804 	orrs.w	r8, r8, r4
 8018dbc:	d108      	bne.n	8018dd0 <__ieee754_pow+0x1c8>
 8018dbe:	4602      	mov	r2, r0
 8018dc0:	460b      	mov	r3, r1
 8018dc2:	4610      	mov	r0, r2
 8018dc4:	4619      	mov	r1, r3
 8018dc6:	f7e7 fa37 	bl	8000238 <__aeabi_dsub>
 8018dca:	4602      	mov	r2, r0
 8018dcc:	460b      	mov	r3, r1
 8018dce:	e794      	b.n	8018cfa <__ieee754_pow+0xf2>
 8018dd0:	2c01      	cmp	r4, #1
 8018dd2:	f47f af36 	bne.w	8018c42 <__ieee754_pow+0x3a>
 8018dd6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8018dda:	4619      	mov	r1, r3
 8018ddc:	e731      	b.n	8018c42 <__ieee754_pow+0x3a>
 8018dde:	0feb      	lsrs	r3, r5, #31
 8018de0:	3b01      	subs	r3, #1
 8018de2:	ea53 0204 	orrs.w	r2, r3, r4
 8018de6:	d102      	bne.n	8018dee <__ieee754_pow+0x1e6>
 8018de8:	4632      	mov	r2, r6
 8018dea:	463b      	mov	r3, r7
 8018dec:	e7e9      	b.n	8018dc2 <__ieee754_pow+0x1ba>
 8018dee:	3c01      	subs	r4, #1
 8018df0:	431c      	orrs	r4, r3
 8018df2:	d016      	beq.n	8018e22 <__ieee754_pow+0x21a>
 8018df4:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8018e80 <__ieee754_pow+0x278>
 8018df8:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8018dfc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8018e00:	f240 8112 	bls.w	8019028 <__ieee754_pow+0x420>
 8018e04:	4b28      	ldr	r3, [pc, #160]	@ (8018ea8 <__ieee754_pow+0x2a0>)
 8018e06:	459a      	cmp	sl, r3
 8018e08:	4b25      	ldr	r3, [pc, #148]	@ (8018ea0 <__ieee754_pow+0x298>)
 8018e0a:	d916      	bls.n	8018e3a <__ieee754_pow+0x232>
 8018e0c:	4598      	cmp	r8, r3
 8018e0e:	d80b      	bhi.n	8018e28 <__ieee754_pow+0x220>
 8018e10:	f1b9 0f00 	cmp.w	r9, #0
 8018e14:	da0b      	bge.n	8018e2e <__ieee754_pow+0x226>
 8018e16:	2000      	movs	r0, #0
 8018e18:	b011      	add	sp, #68	@ 0x44
 8018e1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e1e:	f000 bcf3 	b.w	8019808 <__math_oflow>
 8018e22:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8018e88 <__ieee754_pow+0x280>
 8018e26:	e7e7      	b.n	8018df8 <__ieee754_pow+0x1f0>
 8018e28:	f1b9 0f00 	cmp.w	r9, #0
 8018e2c:	dcf3      	bgt.n	8018e16 <__ieee754_pow+0x20e>
 8018e2e:	2000      	movs	r0, #0
 8018e30:	b011      	add	sp, #68	@ 0x44
 8018e32:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e36:	f000 bcdf 	b.w	80197f8 <__math_uflow>
 8018e3a:	4598      	cmp	r8, r3
 8018e3c:	d20c      	bcs.n	8018e58 <__ieee754_pow+0x250>
 8018e3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018e42:	2200      	movs	r2, #0
 8018e44:	2300      	movs	r3, #0
 8018e46:	f7e7 fe21 	bl	8000a8c <__aeabi_dcmplt>
 8018e4a:	3800      	subs	r0, #0
 8018e4c:	bf18      	it	ne
 8018e4e:	2001      	movne	r0, #1
 8018e50:	f1b9 0f00 	cmp.w	r9, #0
 8018e54:	daec      	bge.n	8018e30 <__ieee754_pow+0x228>
 8018e56:	e7df      	b.n	8018e18 <__ieee754_pow+0x210>
 8018e58:	4b10      	ldr	r3, [pc, #64]	@ (8018e9c <__ieee754_pow+0x294>)
 8018e5a:	4598      	cmp	r8, r3
 8018e5c:	f04f 0200 	mov.w	r2, #0
 8018e60:	d924      	bls.n	8018eac <__ieee754_pow+0x2a4>
 8018e62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018e66:	2300      	movs	r3, #0
 8018e68:	f7e7 fe10 	bl	8000a8c <__aeabi_dcmplt>
 8018e6c:	3800      	subs	r0, #0
 8018e6e:	bf18      	it	ne
 8018e70:	2001      	movne	r0, #1
 8018e72:	f1b9 0f00 	cmp.w	r9, #0
 8018e76:	dccf      	bgt.n	8018e18 <__ieee754_pow+0x210>
 8018e78:	e7da      	b.n	8018e30 <__ieee754_pow+0x228>
 8018e7a:	bf00      	nop
 8018e7c:	f3af 8000 	nop.w
 8018e80:	00000000 	.word	0x00000000
 8018e84:	3ff00000 	.word	0x3ff00000
 8018e88:	00000000 	.word	0x00000000
 8018e8c:	bff00000 	.word	0xbff00000
 8018e90:	fff00000 	.word	0xfff00000
 8018e94:	7ff00000 	.word	0x7ff00000
 8018e98:	433fffff 	.word	0x433fffff
 8018e9c:	3ff00000 	.word	0x3ff00000
 8018ea0:	3fefffff 	.word	0x3fefffff
 8018ea4:	3fe00000 	.word	0x3fe00000
 8018ea8:	43f00000 	.word	0x43f00000
 8018eac:	4b5a      	ldr	r3, [pc, #360]	@ (8019018 <__ieee754_pow+0x410>)
 8018eae:	f7e7 f9c3 	bl	8000238 <__aeabi_dsub>
 8018eb2:	a351      	add	r3, pc, #324	@ (adr r3, 8018ff8 <__ieee754_pow+0x3f0>)
 8018eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018eb8:	4604      	mov	r4, r0
 8018eba:	460d      	mov	r5, r1
 8018ebc:	f7e7 fb74 	bl	80005a8 <__aeabi_dmul>
 8018ec0:	a34f      	add	r3, pc, #316	@ (adr r3, 8019000 <__ieee754_pow+0x3f8>)
 8018ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ec6:	4606      	mov	r6, r0
 8018ec8:	460f      	mov	r7, r1
 8018eca:	4620      	mov	r0, r4
 8018ecc:	4629      	mov	r1, r5
 8018ece:	f7e7 fb6b 	bl	80005a8 <__aeabi_dmul>
 8018ed2:	4b52      	ldr	r3, [pc, #328]	@ (801901c <__ieee754_pow+0x414>)
 8018ed4:	4682      	mov	sl, r0
 8018ed6:	468b      	mov	fp, r1
 8018ed8:	2200      	movs	r2, #0
 8018eda:	4620      	mov	r0, r4
 8018edc:	4629      	mov	r1, r5
 8018ede:	f7e7 fb63 	bl	80005a8 <__aeabi_dmul>
 8018ee2:	4602      	mov	r2, r0
 8018ee4:	460b      	mov	r3, r1
 8018ee6:	a148      	add	r1, pc, #288	@ (adr r1, 8019008 <__ieee754_pow+0x400>)
 8018ee8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018eec:	f7e7 f9a4 	bl	8000238 <__aeabi_dsub>
 8018ef0:	4622      	mov	r2, r4
 8018ef2:	462b      	mov	r3, r5
 8018ef4:	f7e7 fb58 	bl	80005a8 <__aeabi_dmul>
 8018ef8:	4602      	mov	r2, r0
 8018efa:	460b      	mov	r3, r1
 8018efc:	2000      	movs	r0, #0
 8018efe:	4948      	ldr	r1, [pc, #288]	@ (8019020 <__ieee754_pow+0x418>)
 8018f00:	f7e7 f99a 	bl	8000238 <__aeabi_dsub>
 8018f04:	4622      	mov	r2, r4
 8018f06:	4680      	mov	r8, r0
 8018f08:	4689      	mov	r9, r1
 8018f0a:	462b      	mov	r3, r5
 8018f0c:	4620      	mov	r0, r4
 8018f0e:	4629      	mov	r1, r5
 8018f10:	f7e7 fb4a 	bl	80005a8 <__aeabi_dmul>
 8018f14:	4602      	mov	r2, r0
 8018f16:	460b      	mov	r3, r1
 8018f18:	4640      	mov	r0, r8
 8018f1a:	4649      	mov	r1, r9
 8018f1c:	f7e7 fb44 	bl	80005a8 <__aeabi_dmul>
 8018f20:	a33b      	add	r3, pc, #236	@ (adr r3, 8019010 <__ieee754_pow+0x408>)
 8018f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f26:	f7e7 fb3f 	bl	80005a8 <__aeabi_dmul>
 8018f2a:	4602      	mov	r2, r0
 8018f2c:	460b      	mov	r3, r1
 8018f2e:	4650      	mov	r0, sl
 8018f30:	4659      	mov	r1, fp
 8018f32:	f7e7 f981 	bl	8000238 <__aeabi_dsub>
 8018f36:	4602      	mov	r2, r0
 8018f38:	460b      	mov	r3, r1
 8018f3a:	4680      	mov	r8, r0
 8018f3c:	4689      	mov	r9, r1
 8018f3e:	4630      	mov	r0, r6
 8018f40:	4639      	mov	r1, r7
 8018f42:	f7e7 f97b 	bl	800023c <__adddf3>
 8018f46:	2400      	movs	r4, #0
 8018f48:	4632      	mov	r2, r6
 8018f4a:	463b      	mov	r3, r7
 8018f4c:	4620      	mov	r0, r4
 8018f4e:	460d      	mov	r5, r1
 8018f50:	f7e7 f972 	bl	8000238 <__aeabi_dsub>
 8018f54:	4602      	mov	r2, r0
 8018f56:	460b      	mov	r3, r1
 8018f58:	4640      	mov	r0, r8
 8018f5a:	4649      	mov	r1, r9
 8018f5c:	f7e7 f96c 	bl	8000238 <__aeabi_dsub>
 8018f60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018f64:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018f68:	2300      	movs	r3, #0
 8018f6a:	9304      	str	r3, [sp, #16]
 8018f6c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8018f70:	4606      	mov	r6, r0
 8018f72:	460f      	mov	r7, r1
 8018f74:	4652      	mov	r2, sl
 8018f76:	465b      	mov	r3, fp
 8018f78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018f7c:	f7e7 f95c 	bl	8000238 <__aeabi_dsub>
 8018f80:	4622      	mov	r2, r4
 8018f82:	462b      	mov	r3, r5
 8018f84:	f7e7 fb10 	bl	80005a8 <__aeabi_dmul>
 8018f88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018f8c:	4680      	mov	r8, r0
 8018f8e:	4689      	mov	r9, r1
 8018f90:	4630      	mov	r0, r6
 8018f92:	4639      	mov	r1, r7
 8018f94:	f7e7 fb08 	bl	80005a8 <__aeabi_dmul>
 8018f98:	4602      	mov	r2, r0
 8018f9a:	460b      	mov	r3, r1
 8018f9c:	4640      	mov	r0, r8
 8018f9e:	4649      	mov	r1, r9
 8018fa0:	f7e7 f94c 	bl	800023c <__adddf3>
 8018fa4:	4652      	mov	r2, sl
 8018fa6:	465b      	mov	r3, fp
 8018fa8:	4606      	mov	r6, r0
 8018faa:	460f      	mov	r7, r1
 8018fac:	4620      	mov	r0, r4
 8018fae:	4629      	mov	r1, r5
 8018fb0:	f7e7 fafa 	bl	80005a8 <__aeabi_dmul>
 8018fb4:	460b      	mov	r3, r1
 8018fb6:	4602      	mov	r2, r0
 8018fb8:	4680      	mov	r8, r0
 8018fba:	4689      	mov	r9, r1
 8018fbc:	4630      	mov	r0, r6
 8018fbe:	4639      	mov	r1, r7
 8018fc0:	f7e7 f93c 	bl	800023c <__adddf3>
 8018fc4:	4b17      	ldr	r3, [pc, #92]	@ (8019024 <__ieee754_pow+0x41c>)
 8018fc6:	4299      	cmp	r1, r3
 8018fc8:	4604      	mov	r4, r0
 8018fca:	460d      	mov	r5, r1
 8018fcc:	468a      	mov	sl, r1
 8018fce:	468b      	mov	fp, r1
 8018fd0:	f340 82ef 	ble.w	80195b2 <__ieee754_pow+0x9aa>
 8018fd4:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8018fd8:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8018fdc:	4303      	orrs	r3, r0
 8018fde:	f000 81e8 	beq.w	80193b2 <__ieee754_pow+0x7aa>
 8018fe2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018fe6:	2200      	movs	r2, #0
 8018fe8:	2300      	movs	r3, #0
 8018fea:	f7e7 fd4f 	bl	8000a8c <__aeabi_dcmplt>
 8018fee:	3800      	subs	r0, #0
 8018ff0:	bf18      	it	ne
 8018ff2:	2001      	movne	r0, #1
 8018ff4:	e710      	b.n	8018e18 <__ieee754_pow+0x210>
 8018ff6:	bf00      	nop
 8018ff8:	60000000 	.word	0x60000000
 8018ffc:	3ff71547 	.word	0x3ff71547
 8019000:	f85ddf44 	.word	0xf85ddf44
 8019004:	3e54ae0b 	.word	0x3e54ae0b
 8019008:	55555555 	.word	0x55555555
 801900c:	3fd55555 	.word	0x3fd55555
 8019010:	652b82fe 	.word	0x652b82fe
 8019014:	3ff71547 	.word	0x3ff71547
 8019018:	3ff00000 	.word	0x3ff00000
 801901c:	3fd00000 	.word	0x3fd00000
 8019020:	3fe00000 	.word	0x3fe00000
 8019024:	408fffff 	.word	0x408fffff
 8019028:	4bd5      	ldr	r3, [pc, #852]	@ (8019380 <__ieee754_pow+0x778>)
 801902a:	402b      	ands	r3, r5
 801902c:	2200      	movs	r2, #0
 801902e:	b92b      	cbnz	r3, 801903c <__ieee754_pow+0x434>
 8019030:	4bd4      	ldr	r3, [pc, #848]	@ (8019384 <__ieee754_pow+0x77c>)
 8019032:	f7e7 fab9 	bl	80005a8 <__aeabi_dmul>
 8019036:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 801903a:	468b      	mov	fp, r1
 801903c:	ea4f 532b 	mov.w	r3, fp, asr #20
 8019040:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8019044:	4413      	add	r3, r2
 8019046:	930a      	str	r3, [sp, #40]	@ 0x28
 8019048:	4bcf      	ldr	r3, [pc, #828]	@ (8019388 <__ieee754_pow+0x780>)
 801904a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 801904e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8019052:	459b      	cmp	fp, r3
 8019054:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8019058:	dd08      	ble.n	801906c <__ieee754_pow+0x464>
 801905a:	4bcc      	ldr	r3, [pc, #816]	@ (801938c <__ieee754_pow+0x784>)
 801905c:	459b      	cmp	fp, r3
 801905e:	f340 81a5 	ble.w	80193ac <__ieee754_pow+0x7a4>
 8019062:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019064:	3301      	adds	r3, #1
 8019066:	930a      	str	r3, [sp, #40]	@ 0x28
 8019068:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 801906c:	f04f 0a00 	mov.w	sl, #0
 8019070:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8019074:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019076:	4bc6      	ldr	r3, [pc, #792]	@ (8019390 <__ieee754_pow+0x788>)
 8019078:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801907c:	ed93 7b00 	vldr	d7, [r3]
 8019080:	4629      	mov	r1, r5
 8019082:	ec53 2b17 	vmov	r2, r3, d7
 8019086:	ed8d 7b06 	vstr	d7, [sp, #24]
 801908a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801908e:	f7e7 f8d3 	bl	8000238 <__aeabi_dsub>
 8019092:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8019096:	4606      	mov	r6, r0
 8019098:	460f      	mov	r7, r1
 801909a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801909e:	f7e7 f8cd 	bl	800023c <__adddf3>
 80190a2:	4602      	mov	r2, r0
 80190a4:	460b      	mov	r3, r1
 80190a6:	2000      	movs	r0, #0
 80190a8:	49ba      	ldr	r1, [pc, #744]	@ (8019394 <__ieee754_pow+0x78c>)
 80190aa:	f7e7 fba7 	bl	80007fc <__aeabi_ddiv>
 80190ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80190b2:	4602      	mov	r2, r0
 80190b4:	460b      	mov	r3, r1
 80190b6:	4630      	mov	r0, r6
 80190b8:	4639      	mov	r1, r7
 80190ba:	f7e7 fa75 	bl	80005a8 <__aeabi_dmul>
 80190be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80190c2:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80190c6:	106d      	asrs	r5, r5, #1
 80190c8:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80190cc:	f04f 0b00 	mov.w	fp, #0
 80190d0:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80190d4:	4661      	mov	r1, ip
 80190d6:	2200      	movs	r2, #0
 80190d8:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80190dc:	4658      	mov	r0, fp
 80190de:	46e1      	mov	r9, ip
 80190e0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80190e4:	4614      	mov	r4, r2
 80190e6:	461d      	mov	r5, r3
 80190e8:	f7e7 fa5e 	bl	80005a8 <__aeabi_dmul>
 80190ec:	4602      	mov	r2, r0
 80190ee:	460b      	mov	r3, r1
 80190f0:	4630      	mov	r0, r6
 80190f2:	4639      	mov	r1, r7
 80190f4:	f7e7 f8a0 	bl	8000238 <__aeabi_dsub>
 80190f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80190fc:	4606      	mov	r6, r0
 80190fe:	460f      	mov	r7, r1
 8019100:	4620      	mov	r0, r4
 8019102:	4629      	mov	r1, r5
 8019104:	f7e7 f898 	bl	8000238 <__aeabi_dsub>
 8019108:	4602      	mov	r2, r0
 801910a:	460b      	mov	r3, r1
 801910c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8019110:	f7e7 f892 	bl	8000238 <__aeabi_dsub>
 8019114:	465a      	mov	r2, fp
 8019116:	464b      	mov	r3, r9
 8019118:	f7e7 fa46 	bl	80005a8 <__aeabi_dmul>
 801911c:	4602      	mov	r2, r0
 801911e:	460b      	mov	r3, r1
 8019120:	4630      	mov	r0, r6
 8019122:	4639      	mov	r1, r7
 8019124:	f7e7 f888 	bl	8000238 <__aeabi_dsub>
 8019128:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801912c:	f7e7 fa3c 	bl	80005a8 <__aeabi_dmul>
 8019130:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019134:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8019138:	4610      	mov	r0, r2
 801913a:	4619      	mov	r1, r3
 801913c:	f7e7 fa34 	bl	80005a8 <__aeabi_dmul>
 8019140:	a37d      	add	r3, pc, #500	@ (adr r3, 8019338 <__ieee754_pow+0x730>)
 8019142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019146:	4604      	mov	r4, r0
 8019148:	460d      	mov	r5, r1
 801914a:	f7e7 fa2d 	bl	80005a8 <__aeabi_dmul>
 801914e:	a37c      	add	r3, pc, #496	@ (adr r3, 8019340 <__ieee754_pow+0x738>)
 8019150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019154:	f7e7 f872 	bl	800023c <__adddf3>
 8019158:	4622      	mov	r2, r4
 801915a:	462b      	mov	r3, r5
 801915c:	f7e7 fa24 	bl	80005a8 <__aeabi_dmul>
 8019160:	a379      	add	r3, pc, #484	@ (adr r3, 8019348 <__ieee754_pow+0x740>)
 8019162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019166:	f7e7 f869 	bl	800023c <__adddf3>
 801916a:	4622      	mov	r2, r4
 801916c:	462b      	mov	r3, r5
 801916e:	f7e7 fa1b 	bl	80005a8 <__aeabi_dmul>
 8019172:	a377      	add	r3, pc, #476	@ (adr r3, 8019350 <__ieee754_pow+0x748>)
 8019174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019178:	f7e7 f860 	bl	800023c <__adddf3>
 801917c:	4622      	mov	r2, r4
 801917e:	462b      	mov	r3, r5
 8019180:	f7e7 fa12 	bl	80005a8 <__aeabi_dmul>
 8019184:	a374      	add	r3, pc, #464	@ (adr r3, 8019358 <__ieee754_pow+0x750>)
 8019186:	e9d3 2300 	ldrd	r2, r3, [r3]
 801918a:	f7e7 f857 	bl	800023c <__adddf3>
 801918e:	4622      	mov	r2, r4
 8019190:	462b      	mov	r3, r5
 8019192:	f7e7 fa09 	bl	80005a8 <__aeabi_dmul>
 8019196:	a372      	add	r3, pc, #456	@ (adr r3, 8019360 <__ieee754_pow+0x758>)
 8019198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801919c:	f7e7 f84e 	bl	800023c <__adddf3>
 80191a0:	4622      	mov	r2, r4
 80191a2:	4606      	mov	r6, r0
 80191a4:	460f      	mov	r7, r1
 80191a6:	462b      	mov	r3, r5
 80191a8:	4620      	mov	r0, r4
 80191aa:	4629      	mov	r1, r5
 80191ac:	f7e7 f9fc 	bl	80005a8 <__aeabi_dmul>
 80191b0:	4602      	mov	r2, r0
 80191b2:	460b      	mov	r3, r1
 80191b4:	4630      	mov	r0, r6
 80191b6:	4639      	mov	r1, r7
 80191b8:	f7e7 f9f6 	bl	80005a8 <__aeabi_dmul>
 80191bc:	465a      	mov	r2, fp
 80191be:	4604      	mov	r4, r0
 80191c0:	460d      	mov	r5, r1
 80191c2:	464b      	mov	r3, r9
 80191c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80191c8:	f7e7 f838 	bl	800023c <__adddf3>
 80191cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80191d0:	f7e7 f9ea 	bl	80005a8 <__aeabi_dmul>
 80191d4:	4622      	mov	r2, r4
 80191d6:	462b      	mov	r3, r5
 80191d8:	f7e7 f830 	bl	800023c <__adddf3>
 80191dc:	465a      	mov	r2, fp
 80191de:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80191e2:	464b      	mov	r3, r9
 80191e4:	4658      	mov	r0, fp
 80191e6:	4649      	mov	r1, r9
 80191e8:	f7e7 f9de 	bl	80005a8 <__aeabi_dmul>
 80191ec:	4b6a      	ldr	r3, [pc, #424]	@ (8019398 <__ieee754_pow+0x790>)
 80191ee:	2200      	movs	r2, #0
 80191f0:	4606      	mov	r6, r0
 80191f2:	460f      	mov	r7, r1
 80191f4:	f7e7 f822 	bl	800023c <__adddf3>
 80191f8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80191fc:	f7e7 f81e 	bl	800023c <__adddf3>
 8019200:	46d8      	mov	r8, fp
 8019202:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8019206:	460d      	mov	r5, r1
 8019208:	465a      	mov	r2, fp
 801920a:	460b      	mov	r3, r1
 801920c:	4640      	mov	r0, r8
 801920e:	4649      	mov	r1, r9
 8019210:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8019214:	f7e7 f9c8 	bl	80005a8 <__aeabi_dmul>
 8019218:	465c      	mov	r4, fp
 801921a:	4680      	mov	r8, r0
 801921c:	4689      	mov	r9, r1
 801921e:	4b5e      	ldr	r3, [pc, #376]	@ (8019398 <__ieee754_pow+0x790>)
 8019220:	2200      	movs	r2, #0
 8019222:	4620      	mov	r0, r4
 8019224:	4629      	mov	r1, r5
 8019226:	f7e7 f807 	bl	8000238 <__aeabi_dsub>
 801922a:	4632      	mov	r2, r6
 801922c:	463b      	mov	r3, r7
 801922e:	f7e7 f803 	bl	8000238 <__aeabi_dsub>
 8019232:	4602      	mov	r2, r0
 8019234:	460b      	mov	r3, r1
 8019236:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801923a:	f7e6 fffd 	bl	8000238 <__aeabi_dsub>
 801923e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019242:	f7e7 f9b1 	bl	80005a8 <__aeabi_dmul>
 8019246:	4622      	mov	r2, r4
 8019248:	4606      	mov	r6, r0
 801924a:	460f      	mov	r7, r1
 801924c:	462b      	mov	r3, r5
 801924e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019252:	f7e7 f9a9 	bl	80005a8 <__aeabi_dmul>
 8019256:	4602      	mov	r2, r0
 8019258:	460b      	mov	r3, r1
 801925a:	4630      	mov	r0, r6
 801925c:	4639      	mov	r1, r7
 801925e:	f7e6 ffed 	bl	800023c <__adddf3>
 8019262:	4606      	mov	r6, r0
 8019264:	460f      	mov	r7, r1
 8019266:	4602      	mov	r2, r0
 8019268:	460b      	mov	r3, r1
 801926a:	4640      	mov	r0, r8
 801926c:	4649      	mov	r1, r9
 801926e:	f7e6 ffe5 	bl	800023c <__adddf3>
 8019272:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8019276:	a33c      	add	r3, pc, #240	@ (adr r3, 8019368 <__ieee754_pow+0x760>)
 8019278:	e9d3 2300 	ldrd	r2, r3, [r3]
 801927c:	4658      	mov	r0, fp
 801927e:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8019282:	460d      	mov	r5, r1
 8019284:	f7e7 f990 	bl	80005a8 <__aeabi_dmul>
 8019288:	465c      	mov	r4, fp
 801928a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801928e:	4642      	mov	r2, r8
 8019290:	464b      	mov	r3, r9
 8019292:	4620      	mov	r0, r4
 8019294:	4629      	mov	r1, r5
 8019296:	f7e6 ffcf 	bl	8000238 <__aeabi_dsub>
 801929a:	4602      	mov	r2, r0
 801929c:	460b      	mov	r3, r1
 801929e:	4630      	mov	r0, r6
 80192a0:	4639      	mov	r1, r7
 80192a2:	f7e6 ffc9 	bl	8000238 <__aeabi_dsub>
 80192a6:	a332      	add	r3, pc, #200	@ (adr r3, 8019370 <__ieee754_pow+0x768>)
 80192a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192ac:	f7e7 f97c 	bl	80005a8 <__aeabi_dmul>
 80192b0:	a331      	add	r3, pc, #196	@ (adr r3, 8019378 <__ieee754_pow+0x770>)
 80192b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192b6:	4606      	mov	r6, r0
 80192b8:	460f      	mov	r7, r1
 80192ba:	4620      	mov	r0, r4
 80192bc:	4629      	mov	r1, r5
 80192be:	f7e7 f973 	bl	80005a8 <__aeabi_dmul>
 80192c2:	4602      	mov	r2, r0
 80192c4:	460b      	mov	r3, r1
 80192c6:	4630      	mov	r0, r6
 80192c8:	4639      	mov	r1, r7
 80192ca:	f7e6 ffb7 	bl	800023c <__adddf3>
 80192ce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80192d0:	4b32      	ldr	r3, [pc, #200]	@ (801939c <__ieee754_pow+0x794>)
 80192d2:	4413      	add	r3, r2
 80192d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192d8:	f7e6 ffb0 	bl	800023c <__adddf3>
 80192dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80192e0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80192e2:	f7e7 f8f7 	bl	80004d4 <__aeabi_i2d>
 80192e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80192e8:	4b2d      	ldr	r3, [pc, #180]	@ (80193a0 <__ieee754_pow+0x798>)
 80192ea:	4413      	add	r3, r2
 80192ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80192f0:	4606      	mov	r6, r0
 80192f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80192f6:	460f      	mov	r7, r1
 80192f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80192fc:	f7e6 ff9e 	bl	800023c <__adddf3>
 8019300:	4642      	mov	r2, r8
 8019302:	464b      	mov	r3, r9
 8019304:	f7e6 ff9a 	bl	800023c <__adddf3>
 8019308:	4632      	mov	r2, r6
 801930a:	463b      	mov	r3, r7
 801930c:	f7e6 ff96 	bl	800023c <__adddf3>
 8019310:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8019314:	4632      	mov	r2, r6
 8019316:	463b      	mov	r3, r7
 8019318:	4658      	mov	r0, fp
 801931a:	460d      	mov	r5, r1
 801931c:	f7e6 ff8c 	bl	8000238 <__aeabi_dsub>
 8019320:	4642      	mov	r2, r8
 8019322:	464b      	mov	r3, r9
 8019324:	f7e6 ff88 	bl	8000238 <__aeabi_dsub>
 8019328:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801932c:	f7e6 ff84 	bl	8000238 <__aeabi_dsub>
 8019330:	465c      	mov	r4, fp
 8019332:	4602      	mov	r2, r0
 8019334:	e036      	b.n	80193a4 <__ieee754_pow+0x79c>
 8019336:	bf00      	nop
 8019338:	4a454eef 	.word	0x4a454eef
 801933c:	3fca7e28 	.word	0x3fca7e28
 8019340:	93c9db65 	.word	0x93c9db65
 8019344:	3fcd864a 	.word	0x3fcd864a
 8019348:	a91d4101 	.word	0xa91d4101
 801934c:	3fd17460 	.word	0x3fd17460
 8019350:	518f264d 	.word	0x518f264d
 8019354:	3fd55555 	.word	0x3fd55555
 8019358:	db6fabff 	.word	0xdb6fabff
 801935c:	3fdb6db6 	.word	0x3fdb6db6
 8019360:	33333303 	.word	0x33333303
 8019364:	3fe33333 	.word	0x3fe33333
 8019368:	e0000000 	.word	0xe0000000
 801936c:	3feec709 	.word	0x3feec709
 8019370:	dc3a03fd 	.word	0xdc3a03fd
 8019374:	3feec709 	.word	0x3feec709
 8019378:	145b01f5 	.word	0x145b01f5
 801937c:	be3e2fe0 	.word	0xbe3e2fe0
 8019380:	7ff00000 	.word	0x7ff00000
 8019384:	43400000 	.word	0x43400000
 8019388:	0003988e 	.word	0x0003988e
 801938c:	000bb679 	.word	0x000bb679
 8019390:	0801cf70 	.word	0x0801cf70
 8019394:	3ff00000 	.word	0x3ff00000
 8019398:	40080000 	.word	0x40080000
 801939c:	0801cf50 	.word	0x0801cf50
 80193a0:	0801cf60 	.word	0x0801cf60
 80193a4:	460b      	mov	r3, r1
 80193a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80193aa:	e5d7      	b.n	8018f5c <__ieee754_pow+0x354>
 80193ac:	f04f 0a01 	mov.w	sl, #1
 80193b0:	e65e      	b.n	8019070 <__ieee754_pow+0x468>
 80193b2:	a3b4      	add	r3, pc, #720	@ (adr r3, 8019684 <__ieee754_pow+0xa7c>)
 80193b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80193b8:	4630      	mov	r0, r6
 80193ba:	4639      	mov	r1, r7
 80193bc:	f7e6 ff3e 	bl	800023c <__adddf3>
 80193c0:	4642      	mov	r2, r8
 80193c2:	e9cd 0100 	strd	r0, r1, [sp]
 80193c6:	464b      	mov	r3, r9
 80193c8:	4620      	mov	r0, r4
 80193ca:	4629      	mov	r1, r5
 80193cc:	f7e6 ff34 	bl	8000238 <__aeabi_dsub>
 80193d0:	4602      	mov	r2, r0
 80193d2:	460b      	mov	r3, r1
 80193d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80193d8:	f7e7 fb76 	bl	8000ac8 <__aeabi_dcmpgt>
 80193dc:	2800      	cmp	r0, #0
 80193de:	f47f ae00 	bne.w	8018fe2 <__ieee754_pow+0x3da>
 80193e2:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 80193e6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80193ea:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 80193ee:	fa43 fa0a 	asr.w	sl, r3, sl
 80193f2:	44da      	add	sl, fp
 80193f4:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80193f8:	489d      	ldr	r0, [pc, #628]	@ (8019670 <__ieee754_pow+0xa68>)
 80193fa:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80193fe:	4108      	asrs	r0, r1
 8019400:	ea00 030a 	and.w	r3, r0, sl
 8019404:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8019408:	f1c1 0114 	rsb	r1, r1, #20
 801940c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8019410:	fa4a fa01 	asr.w	sl, sl, r1
 8019414:	f1bb 0f00 	cmp.w	fp, #0
 8019418:	4640      	mov	r0, r8
 801941a:	4649      	mov	r1, r9
 801941c:	f04f 0200 	mov.w	r2, #0
 8019420:	bfb8      	it	lt
 8019422:	f1ca 0a00 	rsblt	sl, sl, #0
 8019426:	f7e6 ff07 	bl	8000238 <__aeabi_dsub>
 801942a:	4680      	mov	r8, r0
 801942c:	4689      	mov	r9, r1
 801942e:	4632      	mov	r2, r6
 8019430:	463b      	mov	r3, r7
 8019432:	4640      	mov	r0, r8
 8019434:	4649      	mov	r1, r9
 8019436:	f7e6 ff01 	bl	800023c <__adddf3>
 801943a:	2400      	movs	r4, #0
 801943c:	a37c      	add	r3, pc, #496	@ (adr r3, 8019630 <__ieee754_pow+0xa28>)
 801943e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019442:	4620      	mov	r0, r4
 8019444:	460d      	mov	r5, r1
 8019446:	f7e7 f8af 	bl	80005a8 <__aeabi_dmul>
 801944a:	4642      	mov	r2, r8
 801944c:	e9cd 0100 	strd	r0, r1, [sp]
 8019450:	464b      	mov	r3, r9
 8019452:	4620      	mov	r0, r4
 8019454:	4629      	mov	r1, r5
 8019456:	f7e6 feef 	bl	8000238 <__aeabi_dsub>
 801945a:	4602      	mov	r2, r0
 801945c:	460b      	mov	r3, r1
 801945e:	4630      	mov	r0, r6
 8019460:	4639      	mov	r1, r7
 8019462:	f7e6 fee9 	bl	8000238 <__aeabi_dsub>
 8019466:	a374      	add	r3, pc, #464	@ (adr r3, 8019638 <__ieee754_pow+0xa30>)
 8019468:	e9d3 2300 	ldrd	r2, r3, [r3]
 801946c:	f7e7 f89c 	bl	80005a8 <__aeabi_dmul>
 8019470:	a373      	add	r3, pc, #460	@ (adr r3, 8019640 <__ieee754_pow+0xa38>)
 8019472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019476:	4680      	mov	r8, r0
 8019478:	4689      	mov	r9, r1
 801947a:	4620      	mov	r0, r4
 801947c:	4629      	mov	r1, r5
 801947e:	f7e7 f893 	bl	80005a8 <__aeabi_dmul>
 8019482:	4602      	mov	r2, r0
 8019484:	460b      	mov	r3, r1
 8019486:	4640      	mov	r0, r8
 8019488:	4649      	mov	r1, r9
 801948a:	f7e6 fed7 	bl	800023c <__adddf3>
 801948e:	4604      	mov	r4, r0
 8019490:	460d      	mov	r5, r1
 8019492:	4602      	mov	r2, r0
 8019494:	460b      	mov	r3, r1
 8019496:	e9dd 0100 	ldrd	r0, r1, [sp]
 801949a:	f7e6 fecf 	bl	800023c <__adddf3>
 801949e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80194a2:	4680      	mov	r8, r0
 80194a4:	4689      	mov	r9, r1
 80194a6:	f7e6 fec7 	bl	8000238 <__aeabi_dsub>
 80194aa:	4602      	mov	r2, r0
 80194ac:	460b      	mov	r3, r1
 80194ae:	4620      	mov	r0, r4
 80194b0:	4629      	mov	r1, r5
 80194b2:	f7e6 fec1 	bl	8000238 <__aeabi_dsub>
 80194b6:	4642      	mov	r2, r8
 80194b8:	4606      	mov	r6, r0
 80194ba:	460f      	mov	r7, r1
 80194bc:	464b      	mov	r3, r9
 80194be:	4640      	mov	r0, r8
 80194c0:	4649      	mov	r1, r9
 80194c2:	f7e7 f871 	bl	80005a8 <__aeabi_dmul>
 80194c6:	a360      	add	r3, pc, #384	@ (adr r3, 8019648 <__ieee754_pow+0xa40>)
 80194c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194cc:	4604      	mov	r4, r0
 80194ce:	460d      	mov	r5, r1
 80194d0:	f7e7 f86a 	bl	80005a8 <__aeabi_dmul>
 80194d4:	a35e      	add	r3, pc, #376	@ (adr r3, 8019650 <__ieee754_pow+0xa48>)
 80194d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194da:	f7e6 fead 	bl	8000238 <__aeabi_dsub>
 80194de:	4622      	mov	r2, r4
 80194e0:	462b      	mov	r3, r5
 80194e2:	f7e7 f861 	bl	80005a8 <__aeabi_dmul>
 80194e6:	a35c      	add	r3, pc, #368	@ (adr r3, 8019658 <__ieee754_pow+0xa50>)
 80194e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194ec:	f7e6 fea6 	bl	800023c <__adddf3>
 80194f0:	4622      	mov	r2, r4
 80194f2:	462b      	mov	r3, r5
 80194f4:	f7e7 f858 	bl	80005a8 <__aeabi_dmul>
 80194f8:	a359      	add	r3, pc, #356	@ (adr r3, 8019660 <__ieee754_pow+0xa58>)
 80194fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194fe:	f7e6 fe9b 	bl	8000238 <__aeabi_dsub>
 8019502:	4622      	mov	r2, r4
 8019504:	462b      	mov	r3, r5
 8019506:	f7e7 f84f 	bl	80005a8 <__aeabi_dmul>
 801950a:	a357      	add	r3, pc, #348	@ (adr r3, 8019668 <__ieee754_pow+0xa60>)
 801950c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019510:	f7e6 fe94 	bl	800023c <__adddf3>
 8019514:	4622      	mov	r2, r4
 8019516:	462b      	mov	r3, r5
 8019518:	f7e7 f846 	bl	80005a8 <__aeabi_dmul>
 801951c:	4602      	mov	r2, r0
 801951e:	460b      	mov	r3, r1
 8019520:	4640      	mov	r0, r8
 8019522:	4649      	mov	r1, r9
 8019524:	f7e6 fe88 	bl	8000238 <__aeabi_dsub>
 8019528:	4604      	mov	r4, r0
 801952a:	460d      	mov	r5, r1
 801952c:	4602      	mov	r2, r0
 801952e:	460b      	mov	r3, r1
 8019530:	4640      	mov	r0, r8
 8019532:	4649      	mov	r1, r9
 8019534:	f7e7 f838 	bl	80005a8 <__aeabi_dmul>
 8019538:	2200      	movs	r2, #0
 801953a:	e9cd 0100 	strd	r0, r1, [sp]
 801953e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8019542:	4620      	mov	r0, r4
 8019544:	4629      	mov	r1, r5
 8019546:	f7e6 fe77 	bl	8000238 <__aeabi_dsub>
 801954a:	4602      	mov	r2, r0
 801954c:	460b      	mov	r3, r1
 801954e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019552:	f7e7 f953 	bl	80007fc <__aeabi_ddiv>
 8019556:	4632      	mov	r2, r6
 8019558:	4604      	mov	r4, r0
 801955a:	460d      	mov	r5, r1
 801955c:	463b      	mov	r3, r7
 801955e:	4640      	mov	r0, r8
 8019560:	4649      	mov	r1, r9
 8019562:	f7e7 f821 	bl	80005a8 <__aeabi_dmul>
 8019566:	4632      	mov	r2, r6
 8019568:	463b      	mov	r3, r7
 801956a:	f7e6 fe67 	bl	800023c <__adddf3>
 801956e:	4602      	mov	r2, r0
 8019570:	460b      	mov	r3, r1
 8019572:	4620      	mov	r0, r4
 8019574:	4629      	mov	r1, r5
 8019576:	f7e6 fe5f 	bl	8000238 <__aeabi_dsub>
 801957a:	4642      	mov	r2, r8
 801957c:	464b      	mov	r3, r9
 801957e:	f7e6 fe5b 	bl	8000238 <__aeabi_dsub>
 8019582:	460b      	mov	r3, r1
 8019584:	4602      	mov	r2, r0
 8019586:	493b      	ldr	r1, [pc, #236]	@ (8019674 <__ieee754_pow+0xa6c>)
 8019588:	2000      	movs	r0, #0
 801958a:	f7e6 fe55 	bl	8000238 <__aeabi_dsub>
 801958e:	ec41 0b10 	vmov	d0, r0, r1
 8019592:	ee10 3a90 	vmov	r3, s1
 8019596:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801959a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801959e:	da30      	bge.n	8019602 <__ieee754_pow+0x9fa>
 80195a0:	4650      	mov	r0, sl
 80195a2:	f000 f87d 	bl	80196a0 <scalbn>
 80195a6:	ec51 0b10 	vmov	r0, r1, d0
 80195aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80195ae:	f7ff bbd2 	b.w	8018d56 <__ieee754_pow+0x14e>
 80195b2:	4c31      	ldr	r4, [pc, #196]	@ (8019678 <__ieee754_pow+0xa70>)
 80195b4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80195b8:	42a3      	cmp	r3, r4
 80195ba:	d91a      	bls.n	80195f2 <__ieee754_pow+0x9ea>
 80195bc:	4b2f      	ldr	r3, [pc, #188]	@ (801967c <__ieee754_pow+0xa74>)
 80195be:	440b      	add	r3, r1
 80195c0:	4303      	orrs	r3, r0
 80195c2:	d009      	beq.n	80195d8 <__ieee754_pow+0x9d0>
 80195c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80195c8:	2200      	movs	r2, #0
 80195ca:	2300      	movs	r3, #0
 80195cc:	f7e7 fa5e 	bl	8000a8c <__aeabi_dcmplt>
 80195d0:	3800      	subs	r0, #0
 80195d2:	bf18      	it	ne
 80195d4:	2001      	movne	r0, #1
 80195d6:	e42b      	b.n	8018e30 <__ieee754_pow+0x228>
 80195d8:	4642      	mov	r2, r8
 80195da:	464b      	mov	r3, r9
 80195dc:	f7e6 fe2c 	bl	8000238 <__aeabi_dsub>
 80195e0:	4632      	mov	r2, r6
 80195e2:	463b      	mov	r3, r7
 80195e4:	f7e7 fa66 	bl	8000ab4 <__aeabi_dcmpge>
 80195e8:	2800      	cmp	r0, #0
 80195ea:	d1eb      	bne.n	80195c4 <__ieee754_pow+0x9bc>
 80195ec:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 801968c <__ieee754_pow+0xa84>
 80195f0:	e6f7      	b.n	80193e2 <__ieee754_pow+0x7da>
 80195f2:	469a      	mov	sl, r3
 80195f4:	4b22      	ldr	r3, [pc, #136]	@ (8019680 <__ieee754_pow+0xa78>)
 80195f6:	459a      	cmp	sl, r3
 80195f8:	f63f aef3 	bhi.w	80193e2 <__ieee754_pow+0x7da>
 80195fc:	f8dd a010 	ldr.w	sl, [sp, #16]
 8019600:	e715      	b.n	801942e <__ieee754_pow+0x826>
 8019602:	ec51 0b10 	vmov	r0, r1, d0
 8019606:	4619      	mov	r1, r3
 8019608:	e7cf      	b.n	80195aa <__ieee754_pow+0x9a2>
 801960a:	491a      	ldr	r1, [pc, #104]	@ (8019674 <__ieee754_pow+0xa6c>)
 801960c:	2000      	movs	r0, #0
 801960e:	f7ff bb18 	b.w	8018c42 <__ieee754_pow+0x3a>
 8019612:	2000      	movs	r0, #0
 8019614:	2100      	movs	r1, #0
 8019616:	f7ff bb14 	b.w	8018c42 <__ieee754_pow+0x3a>
 801961a:	4630      	mov	r0, r6
 801961c:	4639      	mov	r1, r7
 801961e:	f7ff bb10 	b.w	8018c42 <__ieee754_pow+0x3a>
 8019622:	460c      	mov	r4, r1
 8019624:	f7ff bb5e 	b.w	8018ce4 <__ieee754_pow+0xdc>
 8019628:	2400      	movs	r4, #0
 801962a:	f7ff bb49 	b.w	8018cc0 <__ieee754_pow+0xb8>
 801962e:	bf00      	nop
 8019630:	00000000 	.word	0x00000000
 8019634:	3fe62e43 	.word	0x3fe62e43
 8019638:	fefa39ef 	.word	0xfefa39ef
 801963c:	3fe62e42 	.word	0x3fe62e42
 8019640:	0ca86c39 	.word	0x0ca86c39
 8019644:	be205c61 	.word	0xbe205c61
 8019648:	72bea4d0 	.word	0x72bea4d0
 801964c:	3e663769 	.word	0x3e663769
 8019650:	c5d26bf1 	.word	0xc5d26bf1
 8019654:	3ebbbd41 	.word	0x3ebbbd41
 8019658:	af25de2c 	.word	0xaf25de2c
 801965c:	3f11566a 	.word	0x3f11566a
 8019660:	16bebd93 	.word	0x16bebd93
 8019664:	3f66c16c 	.word	0x3f66c16c
 8019668:	5555553e 	.word	0x5555553e
 801966c:	3fc55555 	.word	0x3fc55555
 8019670:	fff00000 	.word	0xfff00000
 8019674:	3ff00000 	.word	0x3ff00000
 8019678:	4090cbff 	.word	0x4090cbff
 801967c:	3f6f3400 	.word	0x3f6f3400
 8019680:	3fe00000 	.word	0x3fe00000
 8019684:	652b82fe 	.word	0x652b82fe
 8019688:	3c971547 	.word	0x3c971547
 801968c:	4090cc00 	.word	0x4090cc00

08019690 <fabs>:
 8019690:	ec51 0b10 	vmov	r0, r1, d0
 8019694:	4602      	mov	r2, r0
 8019696:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801969a:	ec43 2b10 	vmov	d0, r2, r3
 801969e:	4770      	bx	lr

080196a0 <scalbn>:
 80196a0:	b570      	push	{r4, r5, r6, lr}
 80196a2:	ec55 4b10 	vmov	r4, r5, d0
 80196a6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80196aa:	4606      	mov	r6, r0
 80196ac:	462b      	mov	r3, r5
 80196ae:	b991      	cbnz	r1, 80196d6 <scalbn+0x36>
 80196b0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80196b4:	4323      	orrs	r3, r4
 80196b6:	d03d      	beq.n	8019734 <scalbn+0x94>
 80196b8:	4b35      	ldr	r3, [pc, #212]	@ (8019790 <scalbn+0xf0>)
 80196ba:	4620      	mov	r0, r4
 80196bc:	4629      	mov	r1, r5
 80196be:	2200      	movs	r2, #0
 80196c0:	f7e6 ff72 	bl	80005a8 <__aeabi_dmul>
 80196c4:	4b33      	ldr	r3, [pc, #204]	@ (8019794 <scalbn+0xf4>)
 80196c6:	429e      	cmp	r6, r3
 80196c8:	4604      	mov	r4, r0
 80196ca:	460d      	mov	r5, r1
 80196cc:	da0f      	bge.n	80196ee <scalbn+0x4e>
 80196ce:	a328      	add	r3, pc, #160	@ (adr r3, 8019770 <scalbn+0xd0>)
 80196d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196d4:	e01e      	b.n	8019714 <scalbn+0x74>
 80196d6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80196da:	4291      	cmp	r1, r2
 80196dc:	d10b      	bne.n	80196f6 <scalbn+0x56>
 80196de:	4622      	mov	r2, r4
 80196e0:	4620      	mov	r0, r4
 80196e2:	4629      	mov	r1, r5
 80196e4:	f7e6 fdaa 	bl	800023c <__adddf3>
 80196e8:	4604      	mov	r4, r0
 80196ea:	460d      	mov	r5, r1
 80196ec:	e022      	b.n	8019734 <scalbn+0x94>
 80196ee:	460b      	mov	r3, r1
 80196f0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80196f4:	3936      	subs	r1, #54	@ 0x36
 80196f6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80196fa:	4296      	cmp	r6, r2
 80196fc:	dd0d      	ble.n	801971a <scalbn+0x7a>
 80196fe:	2d00      	cmp	r5, #0
 8019700:	a11d      	add	r1, pc, #116	@ (adr r1, 8019778 <scalbn+0xd8>)
 8019702:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019706:	da02      	bge.n	801970e <scalbn+0x6e>
 8019708:	a11d      	add	r1, pc, #116	@ (adr r1, 8019780 <scalbn+0xe0>)
 801970a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801970e:	a31a      	add	r3, pc, #104	@ (adr r3, 8019778 <scalbn+0xd8>)
 8019710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019714:	f7e6 ff48 	bl	80005a8 <__aeabi_dmul>
 8019718:	e7e6      	b.n	80196e8 <scalbn+0x48>
 801971a:	1872      	adds	r2, r6, r1
 801971c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8019720:	428a      	cmp	r2, r1
 8019722:	dcec      	bgt.n	80196fe <scalbn+0x5e>
 8019724:	2a00      	cmp	r2, #0
 8019726:	dd08      	ble.n	801973a <scalbn+0x9a>
 8019728:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801972c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8019730:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8019734:	ec45 4b10 	vmov	d0, r4, r5
 8019738:	bd70      	pop	{r4, r5, r6, pc}
 801973a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801973e:	da08      	bge.n	8019752 <scalbn+0xb2>
 8019740:	2d00      	cmp	r5, #0
 8019742:	a10b      	add	r1, pc, #44	@ (adr r1, 8019770 <scalbn+0xd0>)
 8019744:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019748:	dac1      	bge.n	80196ce <scalbn+0x2e>
 801974a:	a10f      	add	r1, pc, #60	@ (adr r1, 8019788 <scalbn+0xe8>)
 801974c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019750:	e7bd      	b.n	80196ce <scalbn+0x2e>
 8019752:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8019756:	3236      	adds	r2, #54	@ 0x36
 8019758:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801975c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8019760:	4620      	mov	r0, r4
 8019762:	4b0d      	ldr	r3, [pc, #52]	@ (8019798 <scalbn+0xf8>)
 8019764:	4629      	mov	r1, r5
 8019766:	2200      	movs	r2, #0
 8019768:	e7d4      	b.n	8019714 <scalbn+0x74>
 801976a:	bf00      	nop
 801976c:	f3af 8000 	nop.w
 8019770:	c2f8f359 	.word	0xc2f8f359
 8019774:	01a56e1f 	.word	0x01a56e1f
 8019778:	8800759c 	.word	0x8800759c
 801977c:	7e37e43c 	.word	0x7e37e43c
 8019780:	8800759c 	.word	0x8800759c
 8019784:	fe37e43c 	.word	0xfe37e43c
 8019788:	c2f8f359 	.word	0xc2f8f359
 801978c:	81a56e1f 	.word	0x81a56e1f
 8019790:	43500000 	.word	0x43500000
 8019794:	ffff3cb0 	.word	0xffff3cb0
 8019798:	3c900000 	.word	0x3c900000

0801979c <with_errno>:
 801979c:	b510      	push	{r4, lr}
 801979e:	ed2d 8b02 	vpush	{d8}
 80197a2:	eeb0 8a40 	vmov.f32	s16, s0
 80197a6:	eef0 8a60 	vmov.f32	s17, s1
 80197aa:	4604      	mov	r4, r0
 80197ac:	f7fd fb3e 	bl	8016e2c <__errno>
 80197b0:	eeb0 0a48 	vmov.f32	s0, s16
 80197b4:	eef0 0a68 	vmov.f32	s1, s17
 80197b8:	ecbd 8b02 	vpop	{d8}
 80197bc:	6004      	str	r4, [r0, #0]
 80197be:	bd10      	pop	{r4, pc}

080197c0 <xflow>:
 80197c0:	4603      	mov	r3, r0
 80197c2:	b507      	push	{r0, r1, r2, lr}
 80197c4:	ec51 0b10 	vmov	r0, r1, d0
 80197c8:	b183      	cbz	r3, 80197ec <xflow+0x2c>
 80197ca:	4602      	mov	r2, r0
 80197cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80197d0:	e9cd 2300 	strd	r2, r3, [sp]
 80197d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80197d8:	f7e6 fee6 	bl	80005a8 <__aeabi_dmul>
 80197dc:	ec41 0b10 	vmov	d0, r0, r1
 80197e0:	2022      	movs	r0, #34	@ 0x22
 80197e2:	b003      	add	sp, #12
 80197e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80197e8:	f7ff bfd8 	b.w	801979c <with_errno>
 80197ec:	4602      	mov	r2, r0
 80197ee:	460b      	mov	r3, r1
 80197f0:	e7ee      	b.n	80197d0 <xflow+0x10>
 80197f2:	0000      	movs	r0, r0
 80197f4:	0000      	movs	r0, r0
	...

080197f8 <__math_uflow>:
 80197f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8019800 <__math_uflow+0x8>
 80197fc:	f7ff bfe0 	b.w	80197c0 <xflow>
 8019800:	00000000 	.word	0x00000000
 8019804:	10000000 	.word	0x10000000

08019808 <__math_oflow>:
 8019808:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8019810 <__math_oflow+0x8>
 801980c:	f7ff bfd8 	b.w	80197c0 <xflow>
 8019810:	00000000 	.word	0x00000000
 8019814:	70000000 	.word	0x70000000

08019818 <__ieee754_sqrt>:
 8019818:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801981c:	4a68      	ldr	r2, [pc, #416]	@ (80199c0 <__ieee754_sqrt+0x1a8>)
 801981e:	ec55 4b10 	vmov	r4, r5, d0
 8019822:	43aa      	bics	r2, r5
 8019824:	462b      	mov	r3, r5
 8019826:	4621      	mov	r1, r4
 8019828:	d110      	bne.n	801984c <__ieee754_sqrt+0x34>
 801982a:	4622      	mov	r2, r4
 801982c:	4620      	mov	r0, r4
 801982e:	4629      	mov	r1, r5
 8019830:	f7e6 feba 	bl	80005a8 <__aeabi_dmul>
 8019834:	4602      	mov	r2, r0
 8019836:	460b      	mov	r3, r1
 8019838:	4620      	mov	r0, r4
 801983a:	4629      	mov	r1, r5
 801983c:	f7e6 fcfe 	bl	800023c <__adddf3>
 8019840:	4604      	mov	r4, r0
 8019842:	460d      	mov	r5, r1
 8019844:	ec45 4b10 	vmov	d0, r4, r5
 8019848:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801984c:	2d00      	cmp	r5, #0
 801984e:	dc0e      	bgt.n	801986e <__ieee754_sqrt+0x56>
 8019850:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8019854:	4322      	orrs	r2, r4
 8019856:	d0f5      	beq.n	8019844 <__ieee754_sqrt+0x2c>
 8019858:	b19d      	cbz	r5, 8019882 <__ieee754_sqrt+0x6a>
 801985a:	4622      	mov	r2, r4
 801985c:	4620      	mov	r0, r4
 801985e:	4629      	mov	r1, r5
 8019860:	f7e6 fcea 	bl	8000238 <__aeabi_dsub>
 8019864:	4602      	mov	r2, r0
 8019866:	460b      	mov	r3, r1
 8019868:	f7e6 ffc8 	bl	80007fc <__aeabi_ddiv>
 801986c:	e7e8      	b.n	8019840 <__ieee754_sqrt+0x28>
 801986e:	152a      	asrs	r2, r5, #20
 8019870:	d115      	bne.n	801989e <__ieee754_sqrt+0x86>
 8019872:	2000      	movs	r0, #0
 8019874:	e009      	b.n	801988a <__ieee754_sqrt+0x72>
 8019876:	0acb      	lsrs	r3, r1, #11
 8019878:	3a15      	subs	r2, #21
 801987a:	0549      	lsls	r1, r1, #21
 801987c:	2b00      	cmp	r3, #0
 801987e:	d0fa      	beq.n	8019876 <__ieee754_sqrt+0x5e>
 8019880:	e7f7      	b.n	8019872 <__ieee754_sqrt+0x5a>
 8019882:	462a      	mov	r2, r5
 8019884:	e7fa      	b.n	801987c <__ieee754_sqrt+0x64>
 8019886:	005b      	lsls	r3, r3, #1
 8019888:	3001      	adds	r0, #1
 801988a:	02dc      	lsls	r4, r3, #11
 801988c:	d5fb      	bpl.n	8019886 <__ieee754_sqrt+0x6e>
 801988e:	1e44      	subs	r4, r0, #1
 8019890:	1b12      	subs	r2, r2, r4
 8019892:	f1c0 0420 	rsb	r4, r0, #32
 8019896:	fa21 f404 	lsr.w	r4, r1, r4
 801989a:	4323      	orrs	r3, r4
 801989c:	4081      	lsls	r1, r0
 801989e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80198a2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80198a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80198aa:	07d2      	lsls	r2, r2, #31
 80198ac:	bf5c      	itt	pl
 80198ae:	005b      	lslpl	r3, r3, #1
 80198b0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80198b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80198b8:	bf58      	it	pl
 80198ba:	0049      	lslpl	r1, r1, #1
 80198bc:	2600      	movs	r6, #0
 80198be:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80198c2:	106d      	asrs	r5, r5, #1
 80198c4:	0049      	lsls	r1, r1, #1
 80198c6:	2016      	movs	r0, #22
 80198c8:	4632      	mov	r2, r6
 80198ca:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80198ce:	1917      	adds	r7, r2, r4
 80198d0:	429f      	cmp	r7, r3
 80198d2:	bfde      	ittt	le
 80198d4:	193a      	addle	r2, r7, r4
 80198d6:	1bdb      	suble	r3, r3, r7
 80198d8:	1936      	addle	r6, r6, r4
 80198da:	0fcf      	lsrs	r7, r1, #31
 80198dc:	3801      	subs	r0, #1
 80198de:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 80198e2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80198e6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80198ea:	d1f0      	bne.n	80198ce <__ieee754_sqrt+0xb6>
 80198ec:	4604      	mov	r4, r0
 80198ee:	2720      	movs	r7, #32
 80198f0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80198f4:	429a      	cmp	r2, r3
 80198f6:	eb00 0e0c 	add.w	lr, r0, ip
 80198fa:	db02      	blt.n	8019902 <__ieee754_sqrt+0xea>
 80198fc:	d113      	bne.n	8019926 <__ieee754_sqrt+0x10e>
 80198fe:	458e      	cmp	lr, r1
 8019900:	d811      	bhi.n	8019926 <__ieee754_sqrt+0x10e>
 8019902:	f1be 0f00 	cmp.w	lr, #0
 8019906:	eb0e 000c 	add.w	r0, lr, ip
 801990a:	da42      	bge.n	8019992 <__ieee754_sqrt+0x17a>
 801990c:	2800      	cmp	r0, #0
 801990e:	db40      	blt.n	8019992 <__ieee754_sqrt+0x17a>
 8019910:	f102 0801 	add.w	r8, r2, #1
 8019914:	1a9b      	subs	r3, r3, r2
 8019916:	458e      	cmp	lr, r1
 8019918:	bf88      	it	hi
 801991a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801991e:	eba1 010e 	sub.w	r1, r1, lr
 8019922:	4464      	add	r4, ip
 8019924:	4642      	mov	r2, r8
 8019926:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801992a:	3f01      	subs	r7, #1
 801992c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8019930:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8019934:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8019938:	d1dc      	bne.n	80198f4 <__ieee754_sqrt+0xdc>
 801993a:	4319      	orrs	r1, r3
 801993c:	d01b      	beq.n	8019976 <__ieee754_sqrt+0x15e>
 801993e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80199c4 <__ieee754_sqrt+0x1ac>
 8019942:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80199c8 <__ieee754_sqrt+0x1b0>
 8019946:	e9da 0100 	ldrd	r0, r1, [sl]
 801994a:	e9db 2300 	ldrd	r2, r3, [fp]
 801994e:	f7e6 fc73 	bl	8000238 <__aeabi_dsub>
 8019952:	e9da 8900 	ldrd	r8, r9, [sl]
 8019956:	4602      	mov	r2, r0
 8019958:	460b      	mov	r3, r1
 801995a:	4640      	mov	r0, r8
 801995c:	4649      	mov	r1, r9
 801995e:	f7e7 f89f 	bl	8000aa0 <__aeabi_dcmple>
 8019962:	b140      	cbz	r0, 8019976 <__ieee754_sqrt+0x15e>
 8019964:	f1b4 3fff 	cmp.w	r4, #4294967295
 8019968:	e9da 0100 	ldrd	r0, r1, [sl]
 801996c:	e9db 2300 	ldrd	r2, r3, [fp]
 8019970:	d111      	bne.n	8019996 <__ieee754_sqrt+0x17e>
 8019972:	3601      	adds	r6, #1
 8019974:	463c      	mov	r4, r7
 8019976:	1072      	asrs	r2, r6, #1
 8019978:	0863      	lsrs	r3, r4, #1
 801997a:	07f1      	lsls	r1, r6, #31
 801997c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8019980:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8019984:	bf48      	it	mi
 8019986:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 801998a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 801998e:	4618      	mov	r0, r3
 8019990:	e756      	b.n	8019840 <__ieee754_sqrt+0x28>
 8019992:	4690      	mov	r8, r2
 8019994:	e7be      	b.n	8019914 <__ieee754_sqrt+0xfc>
 8019996:	f7e6 fc51 	bl	800023c <__adddf3>
 801999a:	e9da 8900 	ldrd	r8, r9, [sl]
 801999e:	4602      	mov	r2, r0
 80199a0:	460b      	mov	r3, r1
 80199a2:	4640      	mov	r0, r8
 80199a4:	4649      	mov	r1, r9
 80199a6:	f7e7 f871 	bl	8000a8c <__aeabi_dcmplt>
 80199aa:	b120      	cbz	r0, 80199b6 <__ieee754_sqrt+0x19e>
 80199ac:	1ca0      	adds	r0, r4, #2
 80199ae:	bf08      	it	eq
 80199b0:	3601      	addeq	r6, #1
 80199b2:	3402      	adds	r4, #2
 80199b4:	e7df      	b.n	8019976 <__ieee754_sqrt+0x15e>
 80199b6:	1c63      	adds	r3, r4, #1
 80199b8:	f023 0401 	bic.w	r4, r3, #1
 80199bc:	e7db      	b.n	8019976 <__ieee754_sqrt+0x15e>
 80199be:	bf00      	nop
 80199c0:	7ff00000 	.word	0x7ff00000
 80199c4:	20000308 	.word	0x20000308
 80199c8:	20000300 	.word	0x20000300

080199cc <_init>:
 80199cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80199ce:	bf00      	nop
 80199d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80199d2:	bc08      	pop	{r3}
 80199d4:	469e      	mov	lr, r3
 80199d6:	4770      	bx	lr

080199d8 <_fini>:
 80199d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80199da:	bf00      	nop
 80199dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80199de:	bc08      	pop	{r3}
 80199e0:	469e      	mov	lr, r3
 80199e2:	4770      	bx	lr
