# Input trigger - pmod 2
set_property PACKAGE_PIN V7 [get_ports inTrigger]
set_property IOSTANDARD LVCMOS25 [get_ports inTrigger]

# RF trigger - pmod 2
set_property PACKAGE_PIN P17 [get_ports RFTrigger]
set_property IOSTANDARD LVCMOS25 [get_ports RFTrigger]

# GPIO - pmod 2
set_property PACKAGE_PIN P18 [get_ports {gpio_tri_io[1]}]
set_property PACKAGE_PIN W10 [get_ports {gpio_tri_io[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {gpio_tri_io[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {gpio_tri_io[2]}]

# Gradient connection pins: Output on FMC1; Input on FMC2
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[19]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[18]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[17]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[16]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[15]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[14]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[13]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[12]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_i[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[19]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[18]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[17]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[16]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[15]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[14]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[13]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[12]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_data_o[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_sel_i[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_sel_i[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_sel_i[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_sel_o[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_sel_o[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_sel_o[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports grad_clk_i]
set_property IOSTANDARD LVCMOS25 [get_ports grad_clk_o]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_test_i[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_test_o[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_test_i[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {grad_test_o[1]}]

set_property PACKAGE_PIN Y19 [get_ports grad_clk_i]
set_property PACKAGE_PIN K19 [get_ports grad_clk_o]
set_property PACKAGE_PIN W16 [get_ports {grad_sel_i[2]}]
set_property PACKAGE_PIN AA9 [get_ports {grad_sel_i[1]}]
set_property PACKAGE_PIN AA7 [get_ports {grad_sel_i[0]}]
set_property PACKAGE_PIN N19 [get_ports {grad_sel_o[2]}]
set_property PACKAGE_PIN D20 [get_ports {grad_sel_o[1]}]
set_property PACKAGE_PIN B19 [get_ports {grad_sel_o[0]}]
set_property PACKAGE_PIN C15 [get_ports {grad_data_o[19]}]
set_property PACKAGE_PIN A21 [get_ports {grad_data_o[18]}]
set_property PACKAGE_PIN G15 [get_ports {grad_data_o[17]}]
set_property PACKAGE_PIN G17 [get_ports {grad_data_o[16]}]
set_property PACKAGE_PIN G20 [get_ports {grad_data_o[15]}]
set_property PACKAGE_PIN E19 [get_ports {grad_data_o[14]}]
set_property PACKAGE_PIN N15 [get_ports {grad_data_o[13]}]
set_property PACKAGE_PIN P20 [get_ports {grad_data_o[12]}]
set_property PACKAGE_PIN J16 [get_ports {grad_data_o[11]}]
set_property PACKAGE_PIN P16 [get_ports {grad_data_o[10]}]
set_property PACKAGE_PIN N22 [get_ports {grad_data_o[9]}]
set_property PACKAGE_PIN R20 [get_ports {grad_data_o[8]}]
set_property PACKAGE_PIN M15 [get_ports {grad_data_o[7]}]
set_property PACKAGE_PIN J21 [get_ports {grad_data_o[6]}]
set_property PACKAGE_PIN J15 [get_ports {grad_data_o[5]}]
set_property PACKAGE_PIN J18 [get_ports {grad_data_o[4]}]
set_property PACKAGE_PIN N17 [get_ports {grad_data_o[3]}]
set_property PACKAGE_PIN M21 [get_ports {grad_data_o[2]}]
set_property PACKAGE_PIN J20 [get_ports {grad_data_o[1]}]
set_property PACKAGE_PIN L21 [get_ports {grad_data_o[0]}]
set_property PACKAGE_PIN AA12 [get_ports {grad_data_i[19]}]
set_property PACKAGE_PIN U6 [get_ports {grad_data_i[18]}]
set_property PACKAGE_PIN V12 [get_ports {grad_data_i[17]}]
set_property PACKAGE_PIN U10 [get_ports {grad_data_i[16]}]
set_property PACKAGE_PIN T4 [get_ports {grad_data_i[15]}]
set_property PACKAGE_PIN R6 [get_ports {grad_data_i[14]}]
set_property PACKAGE_PIN AB14 [get_ports {grad_data_i[13]}]
set_property PACKAGE_PIN Y13 [get_ports {grad_data_i[12]}]
set_property PACKAGE_PIN T22 [get_ports {grad_data_i[11]}]
set_property PACKAGE_PIN V22 [get_ports {grad_data_i[10]}]
set_property PACKAGE_PIN W15 [get_ports {grad_data_i[9]}]
set_property PACKAGE_PIN Y14 [get_ports {grad_data_i[8]}]
set_property PACKAGE_PIN U15 [get_ports {grad_data_i[7]}]
set_property PACKAGE_PIN AA17 [get_ports {grad_data_i[6]}]
set_property PACKAGE_PIN T21 [get_ports {grad_data_i[5]}]
set_property PACKAGE_PIN U17 [get_ports {grad_data_i[4]}]
set_property PACKAGE_PIN AB19 [get_ports {grad_data_i[3]}]
set_property PACKAGE_PIN V13 [get_ports {grad_data_i[2]}]
set_property PACKAGE_PIN AA16 [get_ports {grad_data_i[1]}]
set_property PACKAGE_PIN V14 [get_ports {grad_data_i[0]}]
set_property PACKAGE_PIN Y20 [get_ports {grad_test_i[0]}]
set_property PACKAGE_PIN L17 [get_ports {grad_test_o[0]}]
set_property PACKAGE_PIN V5 [get_ports {grad_test_i[1]}]
set_property PACKAGE_PIN F21 [get_ports {grad_test_o[1]}]

set_property PULLUP true [get_ports grad_clk_i]
set_property PULLUP true [get_ports inTrigger]
set_property PULLUP true [get_ports {grad_sel_i[2]}]
set_property PULLUP true [get_ports {grad_sel_i[1]}]
set_property PULLUP true [get_ports {grad_sel_i[0]}]
set_property PULLUP true [get_ports {grad_data_i[19]}]
set_property PULLUP true [get_ports {grad_data_i[18]}]
set_property PULLUP true [get_ports {grad_data_i[17]}]
set_property PULLUP true [get_ports {grad_data_i[16]}]
set_property PULLUP true [get_ports {grad_data_i[15]}]
set_property PULLUP true [get_ports {grad_data_i[14]}]
set_property PULLUP true [get_ports {grad_data_i[13]}]
set_property PULLUP true [get_ports {grad_data_i[12]}]
set_property PULLUP true [get_ports {grad_data_i[11]}]
set_property PULLUP true [get_ports {grad_data_i[10]}]
set_property PULLUP true [get_ports {grad_data_i[9]}]
set_property PULLUP true [get_ports {grad_data_i[8]}]
set_property PULLUP true [get_ports {grad_data_i[7]}]
set_property PULLUP true [get_ports {grad_data_i[6]}]
set_property PULLUP true [get_ports {grad_data_i[5]}]
set_property PULLUP true [get_ports {grad_data_i[4]}]
set_property PULLUP true [get_ports {grad_data_i[3]}]
set_property PULLUP true [get_ports {grad_data_i[2]}]
set_property PULLUP true [get_ports {grad_data_i[1]}]
set_property PULLUP true [get_ports {grad_data_i[0]}]
set_property PULLUP true [get_ports {grad_test_i[0]}]
set_property PULLUP true [get_ports {grad_test_i[1]}]
set_property PULLUP true [get_ports {grad_data_o[19]}]
set_property PULLUP true [get_ports {grad_data_o[18]}]
set_property PULLUP true [get_ports {grad_data_o[17]}]
set_property PULLUP true [get_ports {grad_data_o[16]}]
set_property PULLUP true [get_ports {grad_data_o[15]}]
set_property PULLUP true [get_ports {grad_data_o[14]}]
set_property PULLUP true [get_ports {grad_data_o[13]}]
set_property PULLUP true [get_ports {grad_data_o[12]}]
set_property PULLUP true [get_ports {grad_data_o[11]}]
set_property PULLUP true [get_ports {grad_data_o[10]}]
set_property PULLUP true [get_ports {grad_data_o[9]}]
set_property PULLUP true [get_ports {grad_data_o[8]}]
set_property PULLUP true [get_ports {grad_data_o[7]}]
set_property PULLUP true [get_ports {grad_data_o[6]}]
set_property PULLUP true [get_ports {grad_data_o[5]}]
set_property PULLUP true [get_ports {grad_data_o[4]}]
set_property PULLUP true [get_ports {grad_data_o[3]}]
set_property PULLUP true [get_ports {grad_data_o[2]}]
set_property PULLUP true [get_ports {grad_data_o[1]}]
set_property PULLUP true [get_ports {grad_data_o[0]}]
set_property PULLUP true [get_ports {grad_sel_o[2]}]
set_property PULLUP true [get_ports {grad_sel_o[1]}]
set_property PULLUP true [get_ports {grad_sel_o[0]}]

set_property IOSTANDARD LVCMOS25 [get_ports {gnd_signal[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {gnd_signal[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {gnd_signal[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {gnd_signal[0]}]
set_property PACKAGE_PIN F18 [get_ports {gnd_signal[3]}]
set_property PACKAGE_PIN U12 [get_ports {gnd_signal[2]}]
set_property PACKAGE_PIN C17 [get_ports {gnd_signal[1]}]
set_property PACKAGE_PIN AB2 [get_ports {gnd_signal[0]}]

# DAC - pmod 1
set_property IOSTANDARD LVCMOS25 [get_ports spi_io0_io]
set_property IOSTANDARD LVCMOS25 [get_ports spi_io1_io]
set_property IOSTANDARD LVCMOS25 [get_ports spi_sck_io]
set_property IOSTANDARD LVCMOS25 [get_ports spi_ss1_o]
set_property IOSTANDARD LVCMOS25 [get_ports spi_ss2_o]
set_property IOSTANDARD LVCMOS25 [get_ports spi_ss_io]
# RESET (DAC) - pmod 1
set_property IOSTANDARD LVCMOS25 [get_ports {gpio_tri_io[0]}]
# UART - pmod1
set_property IOSTANDARD LVCMOS25 [get_ports UART_rxd]
set_property IOSTANDARD LVCMOS25 [get_ports UART_txd]

# DAC - pmod 1
set_property PACKAGE_PIN V10 [get_ports spi_sck_io]
set_property PACKAGE_PIN R7 [get_ports spi_io0_io]
set_property PACKAGE_PIN D15 [get_ports spi_io1_io]
set_property PACKAGE_PIN V8 [get_ports spi_ss1_o]
set_property PACKAGE_PIN V9 [get_ports spi_ss2_o]
set_property PACKAGE_PIN A19 [get_ports spi_ss_io]
# RESET (DAC) - pmod 1
set_property PACKAGE_PIN E15 [get_ports {gpio_tri_io[0]}]
# UART - pmod1
set_property PACKAGE_PIN W17 [get_ports UART_rxd]
set_property PACKAGE_PIN W5 [get_ports UART_txd]

set_property PULLUP true [get_ports spi_ss1_o]
set_property PULLUP true [get_ports spi_ss2_o]
set_property PULLUP true [get_ports spi_io0_io]
set_property PULLUP true [get_ports spi_io1_io]
set_property PULLUP true [get_ports spi_sck_io]


