verilog xil_defaultlib  \
"../../../bd/SERIAL_ADDER/sim/SERIAL_ADDER.v" \
<<<<<<< HEAD
"../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_SerialAdder_0_1/sim/SERIAL_ADDER_SerialAdder_0_1.v" \
=======
"../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_SIPO_0_0/sim/SERIAL_ADDER_SIPO_0_0.v" \
"../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_PISO_0_0/sim/SERIAL_ADDER_PISO_0_0.v" \
"../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_dff_0_0/sim/SERIAL_ADDER_dff_0_0.v" \
"../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_PISO_0_1/sim/SERIAL_ADDER_PISO_0_1.v" \
>>>>>>> f5b32d4ca83d31785747b52779843e931249981e

verilog xil_defaultlib "glbl.v"

nosort
