{
  "param":
  {
    "Sequential::0.0.weight":[8,7],
    "Sequential::0.1.weight":[8,7],
    "Sequential::1.conv.weight":[8,6],
    "Sequential::1.conv.bias":[8,6],
    "Sequential::2.0.weight":[8,6],
    "Sequential::2.0.bias":[8,7],
    "Sequential::3.0.weight":[8,7],
    "Sequential::3.1.weight":[8,7],
    "Sequential::4.conv.weight":[8,6],
    "Sequential::4.conv.bias":[8,5],
    "Sequential::5.0.weight":[8,6],
    "Sequential::5.0.bias":[8,8],
    "Sequential::6.0.weight":[8,7],
    "Sequential::6.1.weight":[8,7],
    "Sequential::7.conv.weight":[8,7],
    "Sequential::7.conv.bias":[8,5],
    "Sequential::8.0.weight":[8,6],
    "Sequential::8.0.bias":[8,8],
    "Sequential::9.0.weight":[8,7],
    "Sequential::9.0.bias":[8,8],
    "Sequential::9.1.weight":[8,7],
    "Sequential::9.1.bias":[8,8],
    "Sequential::10.conv.weight":[8,7],
    "Sequential::10.conv.bias":[8,5],
    "Sequential::11.0.weight":[8,7],
    "Sequential::11.0.bias":[8,6],
    "Sequential::12.0.weight":[8,7],
    "Sequential::12.0.bias":[8,8],
    "Sequential::12.1.weight":[8,7],
    "Sequential::12.1.bias":[8,8],
    "Sequential::13.conv.weight":[8,7],
    "Sequential::13.conv.bias":[8,5],
    "Sequential::14.0.weight":[8,6],
    "Sequential::14.0.bias":[8,6],
    "Sequential::15.0.weight":[8,8],
    "Sequential::15.0.bias":[8,8],
    "Sequential::15.1.weight":[8,8],
    "Sequential::15.1.bias":[8,8],
    "Sequential::16.conv.weight":[8,8],
    "Sequential::16.conv.bias":[8,5],
    "Sequential::17.0.weight":[8,7],
    "Sequential::17.0.bias":[8,5],
    "Sequential::18.conv.weight":[8,6],
    "Sequential::18.conv.bias":[8,5]
  },
  "output":
  {
    "Sequential::input_0":[8,6],
    "Sequential::Sequential/DWConv2d[0]/Conv2d[0]/142":[8,5],
    "Sequential::Sequential/DWConv2d[0]/Conv2d[1]/153":[8,5],
    "Sequential::Sequential/DWConv2d[0]/input.2":[8,5],
    "Sequential::Sequential/DWConv2d[0]/ReLU[relu]/input.4":[8,4],
    "Sequential::Sequential/PWConv2d[1]/Conv2d[conv]/input.5":[8,5],
    "Sequential::Sequential/PWConv2d[1]/MaxPool2d[mp]/input.6":[8,5],
    "Sequential::Sequential/DWConv2d[2]/Conv2d[0]/input.7":[8,4],
    "Sequential::Sequential/DWConv2d[3]/Conv2d[0]/209":[8,4],
    "Sequential::Sequential/DWConv2d[3]/Conv2d[1]/220":[8,4],
    "Sequential::Sequential/DWConv2d[3]/input.9":[8,4],
    "Sequential::Sequential/DWConv2d[3]/ReLU[relu]/input.11":[8,4],
    "Sequential::Sequential/PWConv2d[4]/Conv2d[conv]/input.12":[8,4],
    "Sequential::Sequential/PWConv2d[4]/MaxPool2d[mp]/input.13":[8,4],
    "Sequential::Sequential/DWConv2d[5]/Conv2d[0]/input.14":[8,4],
    "Sequential::Sequential/DWConv2d[6]/Conv2d[0]/276":[8,4],
    "Sequential::Sequential/DWConv2d[6]/Conv2d[1]/287":[8,4],
    "Sequential::Sequential/DWConv2d[6]/input.16":[8,4],
    "Sequential::Sequential/DWConv2d[6]/ReLU[relu]/input.18":[8,4],
    "Sequential::Sequential/PWConv2d[7]/Conv2d[conv]/input.19":[8,4],
    "Sequential::Sequential/PWConv2d[7]/MaxPool2d[mp]/input.20":[8,4],
    "Sequential::Sequential/DWConv2d[8]/Conv2d[0]/input.21":[8,4],
    "Sequential::Sequential/DWConv2d[9]/Conv2d[0]/343":[8,4],
    "Sequential::Sequential/DWConv2d[9]/Conv2d[1]/353":[8,4],
    "Sequential::Sequential/DWConv2d[9]/input.23":[8,4],
    "Sequential::Sequential/DWConv2d[9]/ReLU[relu]/input.25":[8,4],
    "Sequential::Sequential/PWConv2d[10]/ReLU[relu]/379":[8,4],
    "Sequential::Sequential/PWConv2d[10]/MaxPool2d[mp]/input.28":[8,4],
    "Sequential::Sequential/DWConv2d[11]/Conv2d[0]/input.29":[8,4],
    "Sequential::Sequential/DWConv2d[12]/Conv2d[0]/410":[8,5],
    "Sequential::Sequential/DWConv2d[12]/Conv2d[1]/420":[8,5],
    "Sequential::Sequential/DWConv2d[12]/input.31":[8,5],
    "Sequential::Sequential/DWConv2d[12]/ReLU[relu]/input.33":[8,4],
    "Sequential::Sequential/PWConv2d[13]/ReLU[relu]/input.36":[8,4],
    "Sequential::Sequential/DWConv2d[14]/Conv2d[0]/input.37":[8,4],
    "Sequential::Sequential/DWConv2d[15]/Conv2d[0]/470":[8,5],
    "Sequential::Sequential/DWConv2d[15]/Conv2d[1]/480":[8,5],
    "Sequential::Sequential/DWConv2d[15]/input.39":[8,5],
    "Sequential::Sequential/DWConv2d[15]/ReLU[relu]/input.41":[8,4],
    "Sequential::Sequential/PWConv2d[16]/ReLU[relu]/input.44":[8,4],
    "Sequential::Sequential/DWConv2d[17]/ReLU[relu]/input":[8,5],
    "Sequential::Sequential/PWConv2d[18]/Conv2d[conv]/532":[8,2]
  },
  "input":
  {

  }
}