0.6
2018.3
Dec  7 2018
00:33:28
Y:/CE2003/Lab_4/Lab_4.sim/sim_1/synth/timing/xsim/uP16_top_tb_time_synth.v,1647584652,verilog,,Y:/CE2003/Lab_4/uP16_top_tb.v,,ALU;BRAM_SINGLE_MACRO__parameterized0;BRAM_SINGLE_MACRO_viv_;Control;D_mem;EX_Mem_PR;EX_stage;ID_EX_PR;ID_stage;IF_ID_PR;IF_stage;I_mem;Mem_stage;Reg_File;glbl;uP16_top,,,,,,,,
Y:/CE2003/Lab_4/uP16_top_tb.v,1647332516,verilog,,,,uP16_top_tb,,,,,,,,
