$date
	Sun Oct 23 02:51:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#720305
b10111 !
1"
#720306
b10111 &
b10111 %
1$
#720307
0"
#720310
b1000110 &
b1000110 %
#720314
b100011 &
b100011 %
#720318
b1101010 &
b1101010 %
#720322
b110101 &
b110101 %
#720326
b10100000 &
b10100000 %
#720330
b1010000 &
b1010000 %
#720334
b101000 &
b101000 %
#720338
b10100 &
b10100 %
#720342
b1010 &
b1010 %
#720346
b101 &
b101 %
#720350
b10000 &
b10000 %
#720354
b1000 &
b1000 %
#720358
b100 &
b100 %
#720362
b10 &
b10 %
#720366
b1 &
1#
b1 %
#720370
b0 &
b0 %
0#
0$
#1800318
b10000 &
b10000 %
1$
b10000 !
1"
#1800319
0"
#1800322
b1000 &
b1000 %
#1800326
b100 &
b100 %
#1800330
b10 &
b10 %
#1800334
b1 &
1#
b1 %
#1800338
b0 &
b0 %
0#
0$
#2808445
1"
#2808446
b10000 &
b10000 %
1$
#2808447
0"
#2808450
b1000 &
b1000 %
#2808454
b100 &
b100 %
#2808458
b10 &
b10 %
#2808462
b1 &
1#
b1 %
#2808466
b0 &
b0 %
0#
0$
#4500012
