<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="KGP_miniRISC" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/BranchDecider |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|BranchDecider.v</ClosedNode>
         <ClosedNode>/CPU_FPGA |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_FPGA.v/ALUmain - ALU_32bit</ClosedNode>
         <ClosedNode>/CPU_FPGA |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_FPGA.v/BRANCH_DECIDE - BranchDecider</ClosedNode>
         <ClosedNode>/CPU_FPGA |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_FPGA.v/JUMP_DECIDE - JumpDecider</ClosedNode>
         <ClosedNode>/CPU_NO_DEBUG |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_NO_DEBUG.v</ClosedNode>
         <ClosedNode>/CPU_NO_DEBUG |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_NO_DEBUG.v/ALUmain - ALU_32bit</ClosedNode>
         <ClosedNode>/CPU_NO_DEBUG |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_NO_DEBUG.v/BRANCH_DECIDE - BranchDecider</ClosedNode>
         <ClosedNode>/CPU_NO_DEBUG |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_NO_DEBUG.v/JUMP_DECIDE - JumpDecider</ClosedNode>
         <ClosedNode>/CPU_TOP_MODULE |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_TOP_MODULE.v</ClosedNode>
         <ClosedNode>/CPU_TOP_MODULE |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_TOP_MODULE.v/ALUmain - ALU_32bit</ClosedNode>
         <ClosedNode>/CPU_TOP_MODULE |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_TOP_MODULE.v/BRANCH_DECIDE - BranchDecider</ClosedNode>
         <ClosedNode>/CPU_TOP_MODULE |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_TOP_MODULE.v/JUMP_DECIDE - JumpDecider</ClosedNode>
         <ClosedNode>/CPU_TOP_WITH_CONTROL |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_NO_DEBUG.v</ClosedNode>
         <ClosedNode>/CPU_TOP_WITH_CONTROL |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_TOP_WITH_CONTROL.v</ClosedNode>
         <ClosedNode>/CPU_TOP_WITH_CONTROL |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_TOP_WITH_CONTROL.v/BRANCH_DECIDE - BranchDecider</ClosedNode>
         <ClosedNode>/CPU_TOP_WITH_CONTROL |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_TOP_WITH_CONTROL.v/JUMP_DECIDE - JumpDecider</ClosedNode>
         <ClosedNode>/bram_check |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bram_check.v</ClosedNode>
         <ClosedNode>/bram_write_check |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bram_write_check.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>DATA_MEM - READ_WRITE_MEM (/home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE Project/KGP_miniRISC/ipcore_dir/READ_WRITE_MEM.xco)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >8</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000264000000020000000000000000000000000200000064ffffffff000000810000000300000002000002640000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>DATA_MEM - READ_WRITE_MEM (/home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE Project/KGP_miniRISC/ipcore_dir/READ_WRITE_MEM.xco)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Design Utilities</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000019f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000019f0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Design Utilities</CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >9</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000390000000040101000100000000000000000000000064ffffffff000000810000000000000004000000610000000100000000000000350000000100000000000000ab00000001000000000000024f0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>MUX_2to1.v</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000167000000010001000100000000000000000000000064ffffffff000000810000000000000001000001670000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff0000000000000002000001390000017e01000000060100000002</SourceProcessView>
   <CurrentView>Behavioral Simulation</CurrentView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ALU_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|ALU_tb.v</ClosedNode>
         <ClosedNode>/CPU_NO_DEBUG |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_NO_DEBUG.v/ALUmain - ALU_32bit</ClosedNode>
         <ClosedNode>/CPU_NO_DEBUG |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_NO_DEBUG.v/BRANCH_DECIDE - BranchDecider</ClosedNode>
         <ClosedNode>/CPU_NO_DEBUG |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_NO_DEBUG.v/JUMP_DECIDE - JumpDecider</ClosedNode>
         <ClosedNode>/CPU_TOP_MODULE |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_TOP_MODULE.v/ALUmain - ALU_32bit</ClosedNode>
         <ClosedNode>/CPU_TOP_MODULE |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_TOP_MODULE.v/BRANCH_DECIDE - BranchDecider</ClosedNode>
         <ClosedNode>/CPU_TOP_MODULE |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_TOP_MODULE.v/JUMP_DECIDE - JumpDecider</ClosedNode>
         <ClosedNode>/CPU_TOP_WITH_CONTROL |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|CPU_TOP_WITH_CONTROL.v</ClosedNode>
         <ClosedNode>/bcy_check_tb_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bcy_check_tb_2.v</ClosedNode>
         <ClosedNode>/bcy_check_tb_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bcy_check_tb_2.v/uut - CPU_TOP_MODULE/ALUmain - ALU_32bit</ClosedNode>
         <ClosedNode>/bcy_check_tb_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bcy_check_tb_2.v/uut - CPU_TOP_MODULE/BRANCH_DECIDE - BranchDecider</ClosedNode>
         <ClosedNode>/bcy_check_tb_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bcy_check_tb_2.v/uut - CPU_TOP_MODULE/JUMP_DECIDE - JumpDecider</ClosedNode>
         <ClosedNode>/bram_check_2_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bram_check_2_tb.v</ClosedNode>
         <ClosedNode>/bram_check_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bram_check_tb.v</ClosedNode>
         <ClosedNode>/bram_write_check_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bram_write_check_tb.v</ClosedNode>
         <ClosedNode>/branch_dec_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|branch_dec_tb.v</ClosedNode>
         <ClosedNode>/bz_check |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bz_check.v</ClosedNode>
         <ClosedNode>/jump_dec_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|jump_dec_tb.v</ClosedNode>
         <ClosedNode>/lw_sw_test |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|lw_sw_test.v</ClosedNode>
         <ClosedNode>/register_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|register_tb.v</ClosedNode>
         <ClosedNode>/shift_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|shift_tb.v</ClosedNode>
         <ClosedNode>/shifter_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|shifter_tb.v</ClosedNode>
         <ClosedNode>/top_check_primary_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|top_check_primary_tb.v</ClosedNode>
         <ClosedNode>/top_check_sec_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|top_check_sec_2.v</ClosedNode>
         <ClosedNode>/top_check_sec_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|top_check_sec_tb.v</ClosedNode>
         <ClosedNode>/top_with_control_pri_shft |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|top_with_control_pri_shft.v</ClosedNode>
         <ClosedNode>/twc_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|twc_2.v/uut - CPU_TOP_WITH_CONTROL/ALUmain - ALU_32bit</ClosedNode>
         <ClosedNode>/twc_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|twc_2.v/uut - CPU_TOP_WITH_CONTROL/BRANCH_DECIDE - BranchDecider</ClosedNode>
         <ClosedNode>/twc_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|twc_2.v/uut - CPU_TOP_WITH_CONTROL/JUMP_DECIDE - JumpDecider</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>DATA_MEM - READ_WRITE_MEM (/home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE Project/KGP_miniRISC/ipcore_dir/READ_WRITE_MEM.xco)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >18</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000278000000020000000000000000000000000200000064ffffffff000000810000000300000002000002780000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>DATA_MEM - READ_WRITE_MEM (/home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE Project/KGP_miniRISC/ipcore_dir/READ_WRITE_MEM.xco)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001a1000000010000000100000000000000000000000064ffffffff000000810000000000000001000001a10000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
         <ClosedNode>Implement Design/Map/Generate Post-Map Static Timing</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route</ClosedNode>
         <ClosedNode>Implement Design/Translate</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >3</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000190000000010000000100000000000000000000000064ffffffff000000810000000000000001000001900000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_XCO" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000019f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000019f0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Behavioral Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000019f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000019f0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Behavioral Model</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_XCO" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000002b7000000010000000100000000000000000000000064ffffffff000000810000000000000001000002b70000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="PostRouteSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ALU_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|ALU_tb.v</ClosedNode>
         <ClosedNode>/bcy_check_tb_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bcy_check_tb_2.v</ClosedNode>
         <ClosedNode>/bram_check_2_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bram_check_2_tb.v</ClosedNode>
         <ClosedNode>/bram_write_check_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bram_write_check_tb.v</ClosedNode>
         <ClosedNode>/branch_dec_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|branch_dec_tb.v</ClosedNode>
         <ClosedNode>/bz_check |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|bz_check.v</ClosedNode>
         <ClosedNode>/control_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|control_tb.v</ClosedNode>
         <ClosedNode>/control_tb_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|control_tb_2.v</ClosedNode>
         <ClosedNode>/jump_dec_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|jump_dec_tb.v</ClosedNode>
         <ClosedNode>/lw_sw_test |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|lw_sw_test.v</ClosedNode>
         <ClosedNode>/register_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|register_tb.v</ClosedNode>
         <ClosedNode>/shift_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|shift_tb.v</ClosedNode>
         <ClosedNode>/shifter_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|shifter_tb.v</ClosedNode>
         <ClosedNode>/top_check_primary_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|top_check_primary_tb.v</ClosedNode>
         <ClosedNode>/top_check_sec_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|top_check_sec_2.v</ClosedNode>
         <ClosedNode>/top_check_sec_tb |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|top_check_sec_tb.v</ClosedNode>
         <ClosedNode>/top_with_control_pri_shft |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|top_with_control_pri_shft.v</ClosedNode>
         <ClosedNode>/twc_2 |home|rounak|Documents|SEM_5|COA|verilog|Verilog Demo|ISE Project|KGP_miniRISC|twc_2.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>twc_2 (/home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE Project/KGP_miniRISC/twc_2.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >12</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000216000000020000000000000000000000000200000064ffffffff000000810000000300000002000002160000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>twc_2 (/home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE Project/KGP_miniRISC/twc_2.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="PostRouteSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Design Utilities</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000014d000000010000000100000000000000000000000064ffffffff0000008100000000000000010000014d0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Design Utilities</CurrentItem>
   </ItemView>
   <ItemView engineview="PostRouteSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Post-Place &amp; Route Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000019f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000019f0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Post-Place &amp; Route Model</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_UCF" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000019f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000019f0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
</Project>
