 II 
   
  
	
           !  
" # $ ! % & ' 	( ) * +, - . /  0 ' 0 1 +2 3 4 5 6 7 
89: ; < = >
?@ A B C D E F G D E 	( ) H I B  J KL M NO P Q  GSMP R SQ
 GPRSO T Q CDMA2000/WCDMA (UMTS)	U V 802.11a/b/g/nW X (Bluetooth)YZ
K[ \ G ] ^ _ H I C D E < = > ?+D E < = 
` a b@ c2 D E < d e
(Transceiver)Zf e g h i j k 3 l m no p q r s t u v w x a y2 3 z c2 
{| f e  } C ~  ( Â€ x $ ! Â Â‚ Âƒ Â„ YYZÂ… f e Â† Â‡ < = Âˆ Â‰ d Âˆ 
ÂŠ ! ( Â‹ ÂŒD E g h Â Â Â KÂÂ‘ Â’Â“E { . VÂ” Â• Â– Â— {Â˜ i j Â™ Â€ ZM N{
Âš 
 GSM/DCS 	.  Â– { Â– ( Â›
Âœ Â 
ZÂ KÂŸ 
Â  Â¡ Â¢Â£ Â Â¤ Â¥ Â‘
Â’Z{ 900MHz Â‰ d Âˆ 2 Â¦ { Â§ Â¨ Â© Âª Â« Â¬ (SAW) Â­ Â¬ Âˆ { Â® Â¯ ) Â° Â± Âˆ (LNA)
Âœ { 5 800MHz Â‰ d Âˆ Â² Â³Â¬ Âˆ Za b{ Â´ ÂŸ Âµ i Â¶ Â· Â¸ Â¹ Âº Â» Â¼ Â½ Â¾ 	. (SDR)
Â¿  J KL ZÂ½ Â¾ 	. d Ã€ e Â¹ * Ã Â¬ 
?D E Â² Ã‚ Ãƒ Ã„ Â¸ Â“{ 8
Ã… Ã†
Ã‡Ãˆ Â€ Â Â G Ã‰ ÃŠ Ãƒ I Â» ZÃ‹ ' Â½ Â¾ 	. ÃŒ Ã ! Ã Ã Â Ã @ A Ã‘ D E 
` E s t
Ã’ , ( ) Ã“ Ã” Z CMOS g Âº Ã• > Ã’ Ã– Â½ Â¾ 	. Â“Ã— Ã˜ Ã™ Ãš ÂÃ› C e Ãœ  Â“
Â¥ ' 	. Â• ZÃ˜ Ã Ã ÃŸ Ã  Â² Ã¡ " 4 5 Ã‘ Ã¢ Ã£Ã¤ Ã¥ Â² Ã¦Ã§ Ã¨Â³Â’Â» Ã¨Ã© 
Ãª Ã« Ã¬ Ã­ Ã®Ã¯ ÃŸ
Â½ Â¾ 	d Ã€ e Ã° Ã± Ã¯ ÃŸ Ã² Ã³ Â² @ A Ã´ Â’Ã¦Ã§ Ã¨Ã¢ Ã£. VÃ² Ãµ +ÂŸ 
6 7 Ã¶ Ã· Ã² Ã³ +Ã¸
Â’Â Ã¹ Ãœ Ãº Ã» Ã¼SOCÃ½H Ã¾ Â  {^  j  Ã­ Â² . VÃ¯ ÃŸ +ZÃ„ 	 
  Â¹  
2 Ãª Ã« Ã¬ Ã­ Reusable-IPÂ²   Ã·  Â» yÂ¥ ' ^ _ Ã° Ã± Ã—   +   Â²     Z 
Â½ Â¾   	. (Software-Defined Radio, SDR)Â²  z Â¿ !    ÂŒÃ€  ! {< d e ' "
5 Ã¢ ] 	( ) < = H I Fig. 1Ã®y{ ÃŒ Ã Â· SDRÂ‰ d e Â“b{SDR^ _
Â›Â   ( ) ^ _ Â¹ Â€ " 5 Direct-Conversion9Low-IFÂ² Za bbÃŸ Ã  Ã® # ÃŸ  Â²
$ % s t T & '  ÃŠ Ãƒ Âˆ Ã› Â¹ ( Â‰ d e @ A Â“Â® ( (Lowpass) Âœ (  (Bandpass)  Â² t )
*Z 
BPF
Zero/Low-IF RX with baseband A/D conversion
LNA
LP/BP 
ADC
LP/BP 
ADC
I
Q
DSP
BasebandFront end Digital domain
Mixer
LO
 
 
Fig. 1+SDR Â‰ d e  
 
 
: Â½ Â¾ 	d Ã€ e Ã¨Ã¢ Ã£Ã¤ Ã¥ Ã¨Â® Â¯ ) Â° Â± Âˆ Ã¨Â¹   2 Ãª Ã« Ã¬ Ã­
 2 
 
yÂ¦ J Ã¢ Ã£Ã¤ Ã¥ Ãª Ã« Ã¬ Ã­ '  Â½ Â¾ 	d Ã€ e Ã’ K , r Ã¡ -   . Â] D E
	( ) H I  ( M N+GSM/EDGEÃ¨BluetoothÃ¨WCDMAÃ¨802.11a/b/g/nÃ¨Wi-Fi+WiMAX
YY)cA b	d Ã€ e Ã´ Â’Â¦ " 5 Â½ Â¾ 	. Â² Ã¢ Ã£Ã¤ Ã¥ ÂŸ Â· Â€ Ã€ Ã© e ( / ÃŸ Ã 
{)Ã¨J Ã¢ Ã£Ã¤ Ã¥ Ãª Ã« Ã¬ Ã­ Â² Â½ Â¾ 	Â‰ d e - 0( / ÃŸ Ã  P )Ã¨ " 5 Â½ Â¾ 	. Â² Ã¢ Ã£
Ã¤ Ã¥ Ã¨G H I +ÂŸ 1 ?Ã¦Ã§ Ã¢ Ã£ 2 * Âˆ ( / ÃŸ Ã  T )+ 5 Â½ Â¾ 	. Â² Ã¢ Ã£Ã¤ Ã¥ Ã¨G H
I $ % s t 3 T & ' Ã¦Ã§ Ã¢ Ã£ 2 * Âˆ Ã¯ ÃŸ ( / ÃŸ Ã  Âš ) ' Â Â Â» Ã‰ D E ^ _  4 Â‘ 5
6 7 8 Z 9 4 [ Â˜ Ã¡ - : ; Â• < = 	( ) H I b	d Ã€ e Ã¯ ÃŸ Â“ 800MHz~6GHz
 > 
` [  
` ? @ Â¦ C Ã« A H I * +Â¥ ' Â¹ Â€ 2 
` Z 
 
            
 
ÂŒ5 CMOS Ã² Ã³ Ã• > Ã’ Ã– 
 B C D 5 GaAs/BJTÂŸ > . V Â¹ ÂŒ CMOS ' 
[ Â† Â‡ Â¦ {Â˜ ÂŸ > Ã¦Ã§ ) 7 Ã¶ Ã· Âˆ +Â 
) 7 Ã¶ Ã· Âˆ Za y E Ã’ CMOSg Âº Â¹ *
 Â™ Â€ F Â± Ã¢ Ã£. VÂŠ Ã¦Ã§ Ã¨Â³Â’Â» Ã¨Ã© 
. VÂ¢a yF G G 	Â· Âœ ÂŸ 
 1 
H D Ã‘ 5 E Ã’ CMOS g Âº   ZbÃŸ Ã  < cÃ‘  90nm9 65nm E Ã’ g Âº Ã² Ã³   
J Ã¢ Ã£Ã¤ Ã¥ Ãª Ã« Ã¬ Ã­ Â² Â½ Â¾ 	Â‰ d e - 0 . VZa bÃŸ Ã  Â›Ã› 2 Ã¢ Ã£Ã¤ Ã¥ Â² Ã¦Ã§ Ã¨
Â³Â’Â» Ã¨Ã© 
Ãª Ã« Ã¬ Ã­ I Â¡ J  CMOS F Â± Ã¢ Ã£. VÂ™ Â€ * Ã¢ Ã£. VÃ¤ Ã¥ 9 J K 
] Ã¦Ã§ Ã¨Â³Â’Â» Ã¨Ã© 
. V G 	Â· Âœ ÂŸ 
 1  Z 
Ã˜ ÃŸ Ã  Ã®Ã¯ ÃŸ Â½ Â¾ 	d Ã€ e Â¥ ' Â¹ * Â Â G 
Ã¨D E ( ) " # 	d Ã€ e
 Ã„ Â€ Ã› Â‘  ^ _ Â‘ Â’Â“E { Ã° Ã± Â• ZJ Ã¢ Ã£Ã¤ Ã¥ Â² Ã¦Ã§ Ã¨Â³Â’Â» Ã¨Ã© 
Ãª Ã« Ã¬
Ã­ Ã Ã D C Â¹ * Â L Â Ã‡( ) ^ _ Ã¦Ã§ - 0 . VÃ¯ ÃŸ +Ã· M Ã² Ã³ Â€ x  N Â¹ y
i j O k Ã² Ã³ L P  # Q 2  R Â“Ã™ {Â¬  SOC S = Â€ T U  P V # Z 
 
  	 
  	 
  	 
  	 

 
yÂ¦ W X G ] 	( ) H I  Y Z @ c{ 800MHz~6GHz [ 8
	d Ã€ e Z
Â“Ã€ Ã© e 7 Âª n < cÂ™ Â€ C T  {yÃŠ Ãƒ (Modulation)  {y L 
(Frequency up- 
conversion) \ { ] yÂ™ ?Â° Â± (Power amplification)+ ^ _ Z[ Â˜ Â™ Â€ ( Â‹  ÂŒD E Ã¢
Ã£Ã¨Ã¦Ã§ Ã¨+Â³Â’  Â» (Mixed mode) . V ` * 4 Ã— ÂŠ B Â¹ Â€ C  a  b c ( M N+ ÃŠ Ãƒ 
L 
ÂŒ ! {. VE s , Ã— )Z d C   Â¾ e (Physical layer)  f g K h Ã€ Ã© e ( Â‹ @ W X
Ã™  F G H I * Ã™ y # i Â² Ã€ Ã© e j R + 
(1). Â¹ " 5 G ] D E ÃŠ Ãƒ 7 Â» Ã¨
8+- k Ã… Ã† ^ _ H I l 
(2). Ã› Â™ ?Â° Â± Âˆ m Â‘ Â¾ 1 ?Â² n Â¼ l 
(3). o p Ã° Ã± q r - Ã¬ Ã­ @ A l 
(4). s " # Ã¢ Ã£ CMOS g Âº    PA * q j  . Vl 
(5). s  t  Ã¢ Ã£Â¼ (digital-intensive)Ã„ u g 2 Ã¢ Ã£Ã¤ Ã¥ (digitally- assisted)
Ã¯ ÃŸ Ã‹ ]   Â¹ Âº Â» /   Â¼ +] v w J K Â™ Â€ Z 
Â“	Â‰ d e 7 Âª  < cÃ¡ yÂ¹ Âº Â» Â¼ ( Â­ Â¬ Âˆ Ã¨Â® Â¯ ) Â° Â± Âˆ Ã¨Â³Â¬ Âˆ Ã¨
x y Âˆ Âœ Â¹ Âº Â» Â¼ 9Â¹ Ãƒ z Â° Â± Âˆ Â² Ã¦Ã§ - 0 . VÃ¯ ÃŸ ÂŒ5 { { ) 7 | ÂŒ< = 	Â
Ãœ C } ~   Â€ a b Â c{ Â¹ Ãƒ z Â° Â± Âˆ Ã› b) 7 Â° Â± r Â P Â¹ * Â‰ q Ã… Ã† Â
P Ã¦Ã§ - Ã¢ Ã£ 2 * Âˆ ( / ÃŸ Ã  T Âœ Âš ) ] Ã› Â¹ Ãƒ z Â° Â± Âˆ =  Â‚ Ã‰ 2 * Ã— Ã¢ Ã£) 7 Â Âƒ
 Â0 DSP Â„ Ã¶ Ã·  Â… ÂŒ DSPÃ´  Â† Â‡  Â¹ Ãƒ z Â° Â± Âˆ B ^ _ Âˆ zZ 
 4 
Â 5 O {& Ã Ã Ã—   Y Z Ã› Ã‚ o " Â’Â½ Â¾ 	. Ã€ Ã© e j  . V*  n
Â›Â† Â‡ Â 
 DSP Ãƒ Â¾  Ã¯ ÃŸ Ã¨Ã© 
Ã¢ Ã£-Ã¦Ã§ 2 * Âˆ Ã¨* +Â‘ Â’Â• Â¦ Ã„ 3 . V   O
Z 
 
 
        !      " #  $ % 
        !      " #  $ % 
        !      " #  $ % 
        !      " #  $ %  
 
< cÃ¡ " ! J Ã¢ Ã£Ã¤ Ã¥ Ãª Ã« Ã¬ Ã­ '  Â½ Â¾ 	Â‰ d e - 0b	Â‰ d e Â† Â¸ Ã©

Ã¦Ã§ - 0 . VÃ… Â® Â¯ ) Â° Â± Âˆ (LNA)Ã¨I/QÂ³Â¬ Âˆ (I/Q Mixer)+~ Ã¢ Ã£Â» 
?Â’Ã— Âˆ 
b~ Ã¢ Ã£ Â» 
?Â’Ã— Âˆ Â† Â‡ Ã† i Â† V (Phase-Locked Loop;PLL) Âœ Ã¢ Ã£ ^ _ x y Âˆ
(Digital-Controlled Oscillator;DCO)Y. V*  Ã˜  x y Âˆ (LO)l  
yÂ¦  { 800MHz~6GHz Ã… Ã† 
?Â’Ã— Âˆ Ã‘ ~ Ã¢ Ã£
?Â’Ã— Âˆ ' 5 6 {
Â˜ $ ! gate Ã‡ . = Ã¨Ã¬ Ã­ D Ãˆ Ã¸ Ã¨scalability problemY Ã‰ ÃŠÃ„ Â« Ã™ Â¦ H I lÃ‹{(a)yÃ˜
ÃŸ Ã  Ã®Ã¯ ÃŸ Â² ~ Ã¢ Ã£
?Â’Ã— Âˆ Ã‹{(b)ynÃ° Ã± Ã‹Z 
 
(a) 
 
(b) 
Ã‹{(a) ~ Ã¢ Ã£
?Â’Ã— Âˆ   (b) Ã° Ã± Ã‹ 
 
yÂ¦ W X Â“D E 
` t Â€ Ã• > ) *Â  Â¦ { Ã• > Ã†  
?Â’Ã— Âˆ  Â¨  Â¬ Ã´ 
Â¹ ÃŒ n Ã†  s t Ã y< _  1/3KÃ‘ i E  Ã Ã Y Z B Â  Â¦ { Ã• > Ã†  ~ Ã¢ Ã£
s Ã Â‘ Ã . Vn > 
?y 10GÂ¥ ' Ã› Ã‘ Ã’ G 
`  7 Ã’ Â” * Ã“ x Z 
 6 
	 
           	 
           	 
           	 
            &' ( ) *  + , - . /   0 1 2 3 4' ( ) *  + , - . /   0 1 2 3 4' ( ) *  + , - . /   0 1 2 3 4' ( ) *  + , - . /   0 1 2 3 4  
  
9 4 Ã®2 . V * +Ã¡ - Ã Ã Ã’ Âµ  b c Ã¥ Ã¦  Ã— Ã„ Â± Â  + O {Â   Ã› Ã¥
Ã¦ Ã‚ Ã§ < _  	Â» Ã¦Ã§ Ã¢ Ã£ 2 * Âˆ . VÃ¨Ã¡ - Ã Ã Ã’ Âµ * +Â    Â¬ Ã´  ln
P Ã› 9 4 Ã¢ Ã£ J K 7 Ã¨ Ã’ , Ã¥ Ã¦  < c  Â  y2  Ã© Â• Ã¨ ^ _  Â¬ Ã® Â  r 
Ã—  Z 
Ã‹S! Ã˜ ÃŸ Ã  Ã®Ã¯ ÃŸ   	Â» Ã¦Ã§ Ã¢ Ã£ 2 * Âˆ b 2 * Âˆ < cÂŒ Â‚ Ã‰ Ãš Ãª .
VÃ¨Ã« P 1.5-bit 2 *P Ã¨o Â Â… Â‰ Â• { 2-bit Ã• Ã¬ Â» Ã¦Ã§ Ã¢ Ã£ 2 * Âˆ Ã® Ã— ZnÂ›MDAC
. Â¶ Ã­   2  Â‘ Â‡ . Â¶ Â›Ã® Ã® D . Ã¯ * Ã° Ã± Â™ ?lo Â | ÂŒÃ¢ Ã£ 7 Â» ^ _ Ã²
 Â» Ã¦Ã§ Ã¢ Ã£ 2 * Âˆ  P  $ Ã´ 7 Â» 2 2 * Âˆ  5  Âµ Ã¨ Â‚ Ã‰ 
?Â™ ? Ã¢ Â‹ Â€ Ã› C Â¹
Ã³ F  ^ _ e _ Z 
  
 
 
Ã‹S ADC ^ _  
  
b q B 9 4 Ã¢ Ã£ J K 7 Ã¨ Ã’ , Ã¥ Ã¦ ÂŒ5 g Âº Ã’ Ã– 4 5 Ã¦Ã§ . VÃ¯ ÃŸ Ã¥ z . .
Ã´ D NÃ¢ Ã£. VÃ¯ ÃŸ ZnÂ›Â  . w Ãš Â® 2 Â  ÂŸ >  	Â» 2 * Âˆ Â›Ã®2 ÂŸ zÃ¨8

J Â• Â° Â± Âˆ . VÃ¯ ÃŸ  Â¯ Âº Âµ Â± Ãµ Â L Za bÂ“Ã¤ * Ã¢ Ã£Ã¤ Ã¥ Ã¦Ã§ Ã¢ Ã£ 2 * Âˆ
(digitally-assisted ADC) ÃŒ Ã Â› Ã¶ Â¼ Â° Â± Âˆ Ã¯ ÃŸ ( Â® z9 Â V)C Ã¥ 5 5 6 Â• Â¦ Ã‰
ÃŠÃ„ i Ã· Â¹ Â½ Ã’ {Ã–  ÂŒÃ¢ Ã£ 7 Ã¨ Â L  	Â»  5  Âµ + 2 * > Âµ lÃ‹y 
Ã¸ J K Â² Ã¦Ã§ Ã¢ Ã£ 2 * Âˆ ^ _ Ã‹Z= m ) 7 | 
 Â‚ Ã‰ Ãš Ãª Â° Â± . V(SHA block)Â
ÂŒ AÃ¨B Â• Ã™ Ã„  2 * Âˆ Ã« L Ã¢ Ã£ Ã¹
,A iD + ,B iD Z ÂŒ ^ _  	Â» 2 * Âˆ  Ãº Â§ Â» (residue 
mode) F Ã» AÃ¨B 2 * Âˆ Ã’ , D E  Ã¼ Ã½ (decision trajectories) Ã¾  2 * Âˆ ^ _ Â² t ÂŒ5
Ã¦Ã§ 0 . VÃ€ L i  (9Y g ) v w K Ã²  Â7 Ã¢ Ã£ J K  1 ZNbÂ’ Ãš 2 * Âˆ ^ _ t Ã’
, Â§ Â¨ (independent) 2 *Â¹ Â L Â‘ Â¾ ^ _ Â“] = m  Ã­ Ã™  F  Âµ (robustness)Z 
  
 
Ã‹ Ã¸ J K Ã¦Ã§ Ã¢ Ã£ 2 * Âˆ  
 
 8 
 
 
 
Ã‹Ã«  ~ ^ _ Ã‹ 
 
Ã‹  ybÃŸ Ã  Ã®Ã¯ ÃŸ Â² GSM/Bluetooth/WCDMA $ % s t Âš i Ã£( T & '  ÃŠ Ãƒ Âˆ
Ã° Ã± Ã‹Z 
 
Ã‹   GSM/Bluetooth/WCDMA $ % s t Âš i Ã£( T & '  ÃŠ Ãƒ Âˆ Ã° Ã± Ã‹ 
 
(2) 98 8 99 7(      2009 8 2010 7) 
 
	 
                   	 
                   	 
                   	 
                     
 
Â½ Â¾ 	. / ÃŸ Ã  Â² Ã¡ " y Â° Â± o " Â’Ã¼Â½ Â¾ 	. Ã½^ _ 2 Â² Ã€ Ã© e 6 7 Ã¶
Ã· Ã¯ ÃŸ Ã¨g nÂ› o Â´ j  Â· . VÃ° Ã± Z # i Â² Ã€ Ã© e j R NÃ™ + 
(1). Â¹ " 5 G ] D E ÃŠ Ãƒ 7 Â» Ã¨
8+- k Ã… Ã† ^ _ H I l 
(2). Ã› Â™ ?Â° Â± Âˆ m Â‘ Â¾ 1 ?Â² n Â¼ l 
(3). o p Ã° Ã± q r - Ã¬ Ã­ @ A l 
 10 
? 360 KHz Â² Ã¶ ) C 8dB  * g (Margin)Z 
 
 
                          Ã‹ P  Ã€ Ã© e =  
 Â¡  
 
                      Ã‹ T  Ã€ Ã© e =  
 Â¡ Â° Â± Ã‹ 
 
" 5 ÃŸ Ã  Ã¡ "  t  Ã¢ Ã£ Ã€ Ã© e I  Ã‘  CMOS g Âº Ã¢ Ã£. V n + B Ã£
, 3  &  " Ã€ Ã© e Â 
Ã¦Ã§ ) 7 Ã¯ ÃŸ f g b q  s Ã© 
Ã¢ Ã£Ã¦Ã§ 2 * Âˆ Ã› Â L
Ã€ Ã© e ^ _ Â‘ Â’Â¹ Â€ Â· Z Ã¥ Ã¦ - Â›B Â° Â±  Ã¢ Ã£ÃŠ Ãƒ Âˆ  . Â‚ f g Ã„ Â¸ Â  4 Ã€
Ã© e ^ _ 1 Â€ / Âª ' o / Â¼  7 Ã¨ l E s B  Â¬   Ã© 
Ã¢ Ã£Ã¦Ã§ 2 * Âˆ ! Ã£Ã¬ t d D C
1%D Ãˆ Ã¸  s  DEM Â¹ Ã‚ Ã˜ 19 dB ) 7 Â¯ ) Ã§ Z 
 
 
        !      " #  $ % 
        !      " #  $ % 
        !      " #  $ % 
        !      " #  $ %  
 
 Â“  ~ Ã¢ Ã£
?Â’Ã— Âˆ Â  yÂ¦ Â€ Ã« L ] 
?Ãƒ Â¼ Ã®* Y Z Â” m Â¦
Delta-Sigma Modulator ' Ã« L  Ã Ã¢ Ã£ Ã¢ , Â„  { Fractional-N
?Â’Ã— Âˆ Ã‹ Âš y
Âˆ Ã‹ZÃ‹S!  Â¬ Â‘  . V Ã†  Ã‹n 0 1 ! s t 2 1 ! 
?Â± Ã Â“ 5us 3
4 Ãœ Ã› 
? Ã†  5 Z 
 12 
 
Ã‹ ~ Ã¢ Ã£: ; s Ã Â‘ Ã . V 
 
 Â¬ Ã´  NÃ‹	 = m 7 8 : ; 
?(Data Rate)y 6Gb/s â†’ 3Gb/s â†’ 1.5Gb/sâ†’ 
3Gb/sÂ¹ Â¨ CKI 9  w ^ x y Âˆ (Voltage Controlled OscillatorVCO) C : : ; 
?(Data 
Rate) ' 2 *
Z 
 
Ã‹	  ~ Ã¢ Ã£: ; s Ã Â‘ Ã . VÂ² ; Â† V  Â¬ Ã´   
 
 
 
 
 
 
 
 14 
 
Ã‹ P   
II. 		
 
Ã› ! { ADCÃ¼  Ã¸ Ã½y Ã„  ( ÂŸ  , Ã¶ Ã· i E = m ) 7 ZÂŠ ! Â“Ã¦ Ã§ Ã¢ Ã£ 2 * 

 Âº Â› Ã„  ( ÂŸ s  DE  k ( Â¹  ÂŒ ) * Ã§ H Âˆ Ã» I . w , Ã— )[12]NÃ‹ P  { Ã®
ZJ Â  k DE ÂŠ ! Ã¶ Ã· ! E { K ) 7 a b m ADC r K Â’  J K Â Ã„  ( ÂŸ
Ã®= Ã¢ Ã£ Ã¹ {  i E lÃ• Â² m Ã„ 3 = CÃ®w L ] Q Â© J K Ã„ D K Â’ Zb w L Â§
Â¿ Â¹  y Y Z Âº ÃŸÃ¦ Ã§ 0 M Ã¢ {  N "  O -Â¹ " Â· Ã¢ Ã£ P Q J K ZÃ‹ P  P Â›w
L Â§ âˆ†D Â›Â¥ ÃŒ = m ) 7  Â“i ~  
 Âº Â› Âœ Ã£ a b Ã¼  Ã¸ Ã½ J K Ã² Ã³ D@ Â± g : ;
 7 Â» Ã’ , _ ÃŸJ Â• d R > Âµ C 10 100 Ãœ Â± Ãµ  Ã’ ZÃ˜ ÃŸÃ¾ Â   J K Ã² Ã³ D
@ = m Ã¡ q ) 7 N D@ c Â½ -Ã¦ Ã§ 0  M Ã¢ Â¹ F G  	 Â» ADCÃ¯ ÃŸi Â¶ nÂ›
{  Ã… yÂ° Â± Âˆ Â–Â— Ã² Ãµ Z  	 Â»  j Â· Ã¸ Â’ Â• G  a i Ã£ >  2 Â  i S  2 * P
Â¹ * Â– {  Â° Â± Âˆ KD Â˜ Â™ K Â‹ >  ZÂŒ 5 Â“ 2 *  
 Âº Â›J Â• Â° Â± Âˆ J  Ã¢ Ã¡ ~
p { = Â™ ? ÂŠ Â‹ a KÂ¹ Â± Ãµ Ãš Â® Z 
 
 
Ã‹ P  {  * Ã¢ Ã£ J K Ã¤ Ã¥ Â² Ã¦ Ã§ Ã¢ Ã£ 2 * Âˆ  
 
 
Ã‹ P  P   Ã¸ Â» Ã¦ Ã§ Ã¢ Ã£ 2 * Âˆ    
 
T
 16 
 
(a)                     (b) 
Ã‹ P  Âš  (a) J K -  (b) J K Â  
 Â¡  
 
   (a) 
 
   (b) 
Ã‹ P  S  (a) J K -  (b) J K Â \   '  G 	 Â·  
 
III.    	
 
Ã‹ P   ! ^ Â† Â» Ã¦ Ã§ Ã¢ Ã£ 2 * Âˆ (cyclic ADC) Â²   Ã‹ZÂŒ Ã‹ Â¹ 9  ^ Â† Â» Ã¦ Ã§ Ã¢
Ã£ 2 * Âˆ   	 Â» Ã¦ Ã§ Ã¢ Ã£ 2 * Âˆ   i mi  a b < _  5  	 Â» Ã¦ Ã§ Ã¢ Ã£ 2 * Âˆ Â²
1.5-bit   B Â¹ *   5 ^ Â† Â» 2 * Âˆ Ãš Â® Ã§ H Âˆ Ã¯ ÃŸ  Â¯ Âµ Z^ Â† Â» Ã¦ Ã§ Ã¢ Ã£ 2 * Âˆ
o Â± Â² n R Â“5 ÂŒ 5 !   Ã‘  E Ã‰ . VÃ’ , J Â• a b n Â­   Ã§ H  ^ Â† Â» 
  Ã®@ c Âª ' o Ã [ 4 f Ãª Â» _ `   9 ! SoC^ _ Â‘ Â’ ! G Â‹ a  n R ZÂŠ Â†
b Â»   o Â±  Â´ R  ! Â´ Ci m c  2 * d e N bit 2 *  @ c N+1  f i ( 6 7 Â‚ Ã‰
@ c {  f i )a b 2 * 
 ? Â¥ * Â ÂŸ Z 
 
 18 
f   = 1MHz @ f  = 50MHz
f   = 20MHz @ f  = 50MHzin s 
in s 
0 0.5 1 1.5 2 2.5
x 10
7
-120
-100
-80
-60
-40
-20
0
Frequency(Hz)
(d
B
)
SNDR = 50.5 dB
SFDR = 66.8 dB
SNDR = 50.2 dB
SFDR = 61.4 dB
0 0.5 1 1.5 2 2.5
x 10
7Frequency(Hz)
-120
-100
-80
-60
-40
-20
0
(d
B
)
 
Ã‹ P  Ã«  
 Â¡ Ã‹ 
 
Ã‹ P   ] ! Ã› - k Â©  g 7 Ã´  4  ] DE 2 * 
 ? Â‘ Ã·  Ã‹lKÃ‹T  ] !
ADCj  >  Â“50 MS/s Ã k = m ) 7 
 ? SNDRÃƒ Â¼ Â² Ã´  Â‘ Ã· Z 
45 50 55 60 65 70
40
45
50
55
60
65
70
Sampling Frequency (MHz)
(d
B
)
SNDR v.s. Sampling Freq. (f in = 1 MHz)
SNDR
SFDR
 
Ã‹ P    - k 1 Â€  v.s. Â‚ Ã‰ 
 ?  
0 20 40 60 80 100
40
45
50
55
60
65
70
Input Frequency (MHz)
(d
B
)
SNDR v.s. Input Freq. (f
s
 = 50 MHz)
SNDR
SFDR
 
Ã‹T   - k 1 Â€  v.s. = m 
 ?  
 
 
 
 
 20 
 
    Pre-sim & Post-sim    	  
76.5 dB73.1 dBPost-simulation
77.1 dB75.1 dBss8077.4 dB72.9 dBss80
78.2 dB76.2 dBff080.2 dB74.2 dBff0
79.4 dB76.7 dBtt2779.2 dB75.3 dBtt27
3.8MHz5 kHz3.8MHz5 kHz
All transistor level 
simulation
82.3 dB
( real comparator )
82 dB 
( real comparator )AHDL ideal
CRCFF- W/I proposed 
technique
CRCFF- W/0 proposed 
technique
 
 
105 106 107 108
-140
-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
a
gn
itu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
105 106 107 108
-140
-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
ag
ni
tu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
105 106 107 108
-140
-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
ag
n
itu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
105 106 107 108
-140
-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
ag
n
itu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
Fin: 5 kHz
Pre-simulation
SNDR :75.3dB
Without proposed technique With proposed technique
Fin: 5 kHz
Pre-simulation
SNDR :76.7dB
Fin: 3.8 MHz
Pre-simulation
SNDR :79.2dB
Post-simulation
SNDR :73.1dB
Fin: 3.8 MHz
Pre-simulation
SNDR :79.4dB
Post-simulation
SNDR :76.5dB
 

         Pre-sim v.s. Post-sim 
 
                               !" #  Matlab 
Simulink  $ %   &  	 ' 
  ( ) !*    	 + , - . / 0 1 2 .  3 4 
 5  6  7 8    9  : ; <  = < > ? @ A B C D E ! 
 22 
# Ã” Â  Ã˜ Ã– Ã—   Â¾ Ãƒ Â¼   Ã™ Ãš scaling  A  + , Ã Ã›        
 ' 
  Ãœ! 




                
 	 
       	 
       	 
       	 
      
  
 
      	 
 	          	 
 	          	 
 	          	 
 	    
      
             
         
              









  
  
    
    
    
    
    
    
  
  
     
  
  
             
         
1DAC
I
1DAC
I
1DACI
1DACI
2 _ 1DAC op
I
2 _ 2DAC op
I
2 _ 1DAC op
I
2 _ 2DAC op
I
2 _ 2DAC op
I2 _ 2DAC opI
2 _ 1DAC opI 2 _ 1DAC opI Fs (CKQ=64MHz)
Fs (CKDAC=64MHz)
Fs (CKQ=64MHz)
CKDAC
CKQ
0 TÏ†
(1.7ns)

 
 
     	 
  
 
  	 
           	 
      OPDAC !
" #$%& ' ( ) 	 
 * + , - . / 0 %1 2 3 4 5 6 7 8 1 0.1590.2 Ts loop delay%
:& ' ; < = > ? @  DFFAB C > A%D EF risingGH I J K L 5 M N O ( ) 	 

5 P GH %Q R S T U F  SNDR V W  
 
105 106 107
-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
ag
ni
tu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
0 0.5 1 1.5 2 2.5 3
x 107
-120
-100
-80
-60
-40
-20
0
Frequency (MHz)
M
ag
ni
tu
de
 
(dB
)
Continuous-time Delta-Sigma ADC Output Spectrum
 
(a) Pre-layout simulation 
 
 24 
10
6
10
7
10
8-120
-100
-80
-60
-40
-20
0
Frequency (Hz)
M
ag
n
itu
de
 
(d
B
)
 
Â½  output spectrum input 
 
Â½ 	 
    output spectrum input  zÂ‰ 4 MHzG%SNR=55dB 
Â¾h Â¯ F j Â¿ Â£ Â Ã€ Ã 
Â¾ Â£ Â Ã€ Ã 
2048FFT Point
0.5 cycleDelay
16OSR
55.2 dBSNDR
10 MHzSignal Bandwidth
300 mVPeak Amplitude
320 MHzSampling Frequency
 
 
D. Tri-mode w f  k GSM-EDGE/Bluetooth/WCDMA b c GH m ) Ã‚ Ãƒ d e  f
g \4 5 i {	 
  l 
 
 1 Ã„ N Ã… Ã† Ãƒ Ã‡ Ãˆ Ã‰ ÃŠ ` a p%W p (Low-IF) Ã‹ ÃŒ Â‰UÂ«Âˆ Â— Â• Âº EF | f 
Ã Ã  Ã %J ÃÃ‘ Â«Ã’ Ã“ Ã”  Ã• m ) Ã‚ Ãƒ d e  f g \ Ã– Ã— :f 
Ã˜ Ã™ Ãš Ã› 	 Ãœ 	 u Ã e Â° Â± Â B  Non-conjugate zeros 1  Ã‚ Ã (1-10MHz)ÃŸ noise shaping
Â£ Â² 
 
 26 
 
Ã½  Ã¾ Â« RFDAC#Ã¬ Ã­ ÃŠ j Âµ  
 
 
 
   \	 
 {Â³ Ã§ Âº m )  
 
 RFDAC#	 
  
 
1 ( ) 	 
 Ã‡ @   j O %2 5 Ã¸ h Ã® Ã Ã Â‡ &  12 )  ( ) ? @  Â¢ 5 )  
( { 7 )   (    % (   #? @ Ã¾ Ã zÂ‰ 10 MHz% (   Ã¹ h  Ã Ã Ã– %
Ã® Ã Ã z   Ã² 80MHz Â‡ & ! Â® Â‡ d e  f g UÃ§ Âº )  (  " Ã² 3 )  %# & !  
Ã®  
 ( ) ? @ Ã§    $p2 5 Ã¸ Ã® ( ) ? @  Â‰  
   #  .  :Â‰Â¸K Ã¾ Â«
d e  f g # ( 
  :Ã Ã z!W %1 y z % Ã¼ 6 !Â‰ & ' % , Âˆ Â— Y ÃŸ!W # (


 
 
 28 
 
Â¶   \Ã§ Âº    
 
 
Â½   ( 
  Ã¨ Ã© ? @  
 
 
W Â§   \x AÃ« L & Ã®  ( 
  5 )  B m 
  #( ) ? @ Y Â¢ 200kHzÃ«  [
( Ã Ã z 25MHz)%Ã« Ã˜ m ) 
  Ã¹ Y Â‰ Z  [ %#& Â w 1    ) J 6 R Â±  Ã–
#ÃÂ²%:6 w R Â± # " ? @ Âº l1 1.0002GHz) < %Â—  zÃ« h 2    ? @ 
z 1GHz [ Ã§  ? @  z 200kHz m  ÃÂ²%Â¾Â·Ã¬ Ã­ ÃŠ W  ÃŸ \ Ã¯  ? @ Â• Â– Ã²Ã­  Ã  
 
 30 
dBmG%Ã§ Âº ' Â¤ Â± 2    ? @ ÃŸ-61.56 dBm 
 
 
Ã£ Â e f Ã§ Âº ? @ ÂŠÂ¡ Â¢   
 
 
  ( 
  Ã¨ Ã© ÃÂ²( r " ) 
(a)                                   (b) 
E   d e  f g ? @ & #Ã§ Âº    
1  ( 
  Ã¨ Ã©  Â¢ #& %   ( 
  #d e  f g ? @ %t Ã§ Âº   w i R Âº %
u >  ( 
  #& (b)   , u > N (a) 1  Ã Ã &  z 80MHz (   z - Y
 32 
 
Â‰Â— Ã… 	 Â W v Ã‡ r " \	 
 #   Â— 	 
 UÂ« 65 Â— Â˜   Â¨ Ã¨ Ã© Ã
Â² Â¶{Â½ ÂŠÂ· 
 
.   A Â™  
-30 -25 -20 -15 -10 -5
-80
-70
-60
-50
-40
-30
-20
-10
0
IIP 3= -6  dB m
O
u
tp
u
t P
o
w
er
 
(dB
m
)
In pu t P ow er (dB m )
 Fundam en ta l
 T h ird -order
 
          Â¶.   Ã¤Ã¨ Ã© NF               Â½ . Ã¨ Ã© #Ã† Â‰ ~ 
 
X ( )  zÃ› Â¢ \Y ÃŸ Âš  k ÃŸÃ† Â Â›  ÂŒ Z [ \ 
 
 :Ãª   (  zÃ› Â¢ \ÃŸÂ“  Ã• [ v Ã‡ Â¾l Âœ Â P Â %Â‰ U4 5  zÃ›
Â¢ \Â ÃŸ ÂŸ M Â  Ã¨ Â… v Ã‡ Â Â¡ %Â© Âª Â• Âº EF w i Â¢ > 1 ] Â£ Ã  Â¢ Âˆ Z  Ã¨ Â… v Ã‡ 
Ã  Ã¡ %Ã£Â‰ÂŠÂ• Âº Ã  Ã¡ %Â³ Â¤ Â¥ h Â¦ Â«Â‡ Â§ Â½ 3 Ã¨ Â… Â¨  ÂŠÃ° Â¢ ( ) Â© Â† Â‰^
_ ? @ %Â® :( ) q P % m  ] 
 6 Ã¨ Â… v Ã‡  
   
Ã– . Âš  k ÃŸÃ† Â Â›  ÂŒ Z [ \ zÃ› Â¢ \Ã  Ã¡  
 34 
Âº '  zg Â… ÃÂ²% Ã Ã› Ã‚ ÂŸ Â‰E Ãƒ  Â³  d [ f g  zÂ‰ 31KHz%6  g >
5000ppm ÂŒ Â %ÂŒ Â± Ã§ Âº ' Â± Â‰ 7.5MHz%Ã„ H  o Ã¦ g Â… (finite-state-machine) Ã— :
Ã… Ã© d [ | W Ã† %Â™ 4 Â§ Ã° m I %  w 1  F | W  z o Ã¦  Â† Â Ã Ã° Ã±  
 
    
 Â¶Ã½ . Ã§ Âº ' Ã¨ Ã©    !1 ÃŸÃ…     Â¶. Ã§ Âº '   g Â…  
         Â³  Â£ Â²Ã§ Âº Â½ Ã†  
 
 
q Â«m ) ( ) Ã° Ã± \#  (  zÃ› Â¢ \4 5  
 
1   4 5 p%Â‰ Â Â€ Â Ã¥ Ã’  zg Â… %ÂŠi Â© Âª    Delta-Sigma Modulator
Â™ Â€ Â Âº  (  ( , Â† Âº EF Fractional-N  zÃ› Â¢ \%Â¶Â‰	 
  4 Ã  Ã¡
1 # N O 4 5  EF Phase to Digital ConverterÂ«Â™ Ã Ãº Time to Digital Converter Â“ 2
Â«Â™ Ã¨ Â… m )  y Â«%Â¶S h Â¯ F m ) ( ) Ã° Ã± \	 
 Ã  Ã¡ %1 Â¯ Ã‡ Âµ Â†  Y
g 	 Ãˆ Â– j k Â™ f  Ã¨ Â… Â Â¡ %UÂ¤ ( ) ~ t 13.5ps~28ps/CodeÂ¯ F Ã  Ã¡ M  S h
Â¦ Â« Over Samplej k Â™ V W Quantization Noise Âµ ÃŸE Ã‰  Noise ShapingÂ Â¡ %Â³ Â„
Âµ ÃŸW y zi {W O e UÂ«, h UÂ«Â¯ F 	 
 M  Â¶Â¶i {Â¾h Â¯ F 	 
 #
& Ã¨ Ã© ÃÂ² 
     
    Â¶.   (  zÃ› Â¢ \                 Â¶. m ) ( ) Ã° Ã± \ 
 
 36 
"ssc_ctrl"7 8 :$"ssc_ctrl"Â‰Â¬ Â­ 0G%AÂ‰ Â€ m ] 
 (Phase-locked loop%PLL)  k Â«
i Ã  %( ) 7 8 Â  \(Digital-controlled oscillator%DCO) Ã§ Âº  z 1.5GHz$"ssc_ctrl"
Â‰Â¬ Â­ 1 G%Ã¹ AÂ‰ SSCG  k x A% F ] 
 Ã‘  ( g Â… A Ã  Â‹ ÂŒ J Â€ Â m 
ÂŒ Ã§ Âº  z 
Ref  0 dBm
 
 A 
Att  25 dB
3 MHz/Center 1.5 GHz Span 30 MHz
* RBW 50 kHz
VBW 200 kHz
SWT 15 ms
1 AP
VIEW
3DB
3 AP
VIEW
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
1
Marker 1 [T1 ]
          -18.87 dBm
     1.499807692 GHz
2
Marker 2 [T1 ]
          -20.04 dBm
     1.492163462 GHz
3
Marker 3 [T3 ]
           -4.02 dBm
     1.500000000 GHz
 
Â¶Ã– .   ( Ã¨ Ã© , FSUP) 
 R & S  F S U P  S i g n a l  S o u r c e  A n a l y z e r  L O C K E D  
S e t t i n g s R e s i d u a l  N o i s e  [ T 1  w / o  s p u r s ] P h a s e  D e t e c t o r  + 3 0  d B
Signal Frequency: 1 . 5 0 0 0 0 0  G H z I nt  P H N  ( 1 . 0  k  . .  3 0 . 0  M )   - 2 6 . 7  d B c   
Signal L ev el: - 3 . 7 7  d B m R es id ual P M  3 . 7 6 6  J   
P L L  M o d e H arm o nic  4 R es id ual F M 6 9 0 . 0 1 8  k H z   
I nt ernal R ef  T uned I nt ernal P h as e D et R M S J i t t er 6 . 9 7 4 8  p s   
 P h as e N o i s e [ d B c / H z ]   
 R F A t t en 0  d B  
 T o p - 3 0  d B c / H z  
-110
-100
-90
-80
-70
-60
-50
-40
10 kHz 100 kHz 1 MHz 10 MHz1 kHz 30 MHz
-110
-100
-90
-80
-70
-60
-50
-40
LoopBW
Spur Power (dBc)
1 CLRWR
SMTH 1%
2 CLRWR
 
 
 
 
 
 
 A 
SPR OFF
TH 0dB
Frequency Offset
 
Â¶Ã£. phase noise 
 R & S  F S U P  S i g n a l  S o u r c e  A n a l y z e r   
S e t t i n g s S i g n a l F M  D e m o d u l a t i o n
Center Frequency: 1. 5 00000 G H z C a rri er O f f s et - 4 . 1 3 M H z +  p ea k 0 . 00 H z
S i g na l  L ev el : 1 . 00 d B m C a rri er P o w er 0 . 14 d B m -  p ea k - 8 . 2 2 M H z
T ri g g er M o d e Free R un   ? p ea k / 2 4 . 11 M H z
T ri g g er O f f s et 10. 00    R M S 4 . 3 4 M H z
 T ra ns i ents   
 Freq v s  T i m e   
 T o p 10 M H z  
-15.00 M
-10.00 M
-5.00 M
0.00
5.00 M
0 s 100 10 /div
1 CLRWR
 
3 VIEW
 
 
 
 
 
 A 
Time
 
(a)Ã•Â‡"G%ÃŠ Ã«  
 R & S  F S U P  S i g n a l  S o u r c e  A n a l y z e r   
S e t t i n g s S i g n a l F M  D e m o d u l a t i o n
Center Frequency: 1. 5 0 0 0 0 0  G H z C a rri er O f f s et - 4 . 1 3 M H z +  p ea k 3 7 5 . 5 7 k H z
S i g na l  L ev el : 1 . 0 0 d B m C a rri er P o w er - 0 . 0 4 d B m -  p ea k - 8 . 9 6 M H z
T ri g g er M o d e Free R un   ? p ea k / 2 4 . 6 7 M H z
T ri g g er O f f s et 1 0 . 0 0    R M S 4 . 5 3 M H z
 T ra ns i ents   
 Freq v s  T i m e   
 T o p 1 0  M H z  
-15.00 M
-10.00 M
-5.00 M
0.00
5.00 M
0 s 100 10 /div
1 CLRWR
 
3 VIEW
 
 
 
 
 
 A 
Time
 
(b)Ã•Â‡  G%ÃŠ Ã«  
Â½. Ã•ÃŠ Ã« U V ( Ã¨ Ã© , FSUP) 
 
 
Â½E. Â€ m  k jitter 
 
Â½Ã½ . Â³  k jitter 
 
 38 
 
     
 
                    Â½ . Ã¨ Ã©   Ã¤ phase noise 
       
                  Â½Â¶. Ã¨ Ã©  Â€ Â§ GH (E Ã¡ )               
        
                   Â½Â½. Ã¨ Ã©  Â€ Â§ GH ( Ã Â€ ) 
 
Â½Â¶Ã¤ Â½Â½  h Ã Â€ y Â P Ã¢ Ã¤ B O  Ã¨ Ã© Ã¨ Ã© Ã Â² Â¦ Â· B O Ã Â€ y Â
 40 
 
(a)                     (b) 
Â½Ã£ . (a)Ã£Ã¤ k [(b) b c Ã¥ ÂŠ k 	 
	 u e f  
 
 
(a) 
 
 
(b) 
Ã–. (a)Ã£Ã¤ k [(b) b c Ã¥ ÂŠ k 	 
ÂŠ U Â« 	 u 	 
  
 
Â½Ã£ . Â¦ Â·Ã£Ã¤ k 	 
[ b c Ã¥ ÂŠ k 	 
  . 	 u e f  Âƒ Â„ %	 u  Â e f 1Ã£
Ã¤ k 	 
p  . Â¡ Â¢ Ã° Ã±  p r "  Â†  Â¨  [ Ã  3 ( )   ( ) Ã° Ã± Â¨    1b
c Ã¥ ÂŠ k Ã  Ã¡ p Ã¹ Â¡ Â¢   Âº   ! 	 Â­ ÃŸ Â¨  Ãˆ Â“ %Ã— : Matlab Â‚} 4 %Ã®Ã–.
p Ã¥ 	 u k i 4 Â¢ E L Ã¦  2  Â’ ÃŠ g ( %Â³ Â¹   [F  k   Â  [F  k  F j  Â¢
Â‹  %,S h Ã¢ %$ U Â«	 u k Â˜ "G%	 
Â ÃŸ ! M  e f [ Ã‡ @    Ã• W ~# &%
 Â‡< 3  Â’ ÃŠ g ( Â€ Â < 	  	 u 	 
 %J Â¦ Â«Â¯ 
 	 
 m Ã° Ã±EÃ§   [ Ã‡ @ %Â— %
Â Â * b [   	 u ÂŠ - U Â« "   
 
Table VIIÂ‰ Ãµ  	 u e f 1Â B Ã  Ã¡ Â B ( ) ~  ÂŠ ÂŠ Âˆ    Ã Â² %C0 h EF Â¹
  [F  k  k Â‰ 0.05  L Ã¦  2 g ( Â¸Â³ p %w i * b Â± Ã¨  1.5 )   Ã£Ã¤ k  
( ) Ã° Ã±\[ Ãª   b c Ã¥ ÂŠ k 	 
1Ã€ 	 u  U Â«6   h m Â‚    1b c Ã¥ ÂŠ k 	

 Â B Ã  Ã¡ p %iÃª   	 
x AÂ ÃŸ ! .  	 u U Â«Â£ z 
 
Â— $ % Ãµ  Ã¥ 	 u  Â e f ÂŠ Â¡ Â¢  Â ÂŸ Â£ ÂŒ % Ã§ w i: L 5 Â³ ÂŠ Â¡ Â¢  Ã‡ v  Â¤ Â±
  %ÂŠ Â¤ Â±  Ã Â² Â‰Â¸ 
1S N D R 2 0 lo g 1 0 lo g 1
2
5 .0 5 .
ï£® ï£¹ï£« ï£¶ ï£« ï£¶â‰… âˆ’ âˆ’ âˆ’ï£¯ ï£ºï£¬ ï£· ï£¬ ï£·ï£­ ï£¸ï£­ ï£¸ ï£¯ ï£ºï£° ï£»
+
N
d B
Ïƒ
Âµ  
 42 
 
(b) 
 
(c) 
Ã–E. (a)Ã£Ã¤ k r "	 
(b) Ã Â 	 Â­  Â§ 	 
[(c) Ã§   Â† 7 8 	 
  Ã‡ @  Ã”  
 
Ã–E (c).  	 
Â‰N ' Ã§  Ã‡ @   Â† r "\%:  Ã… Ã† Ãƒ Ã‡ ÂŠ Ãˆ Ã‰ Â±  Ã‡ @ 
& Â Â§ %Â¼ Ã®Â³ Ã° Ã±Â¢ ( ) Ã‡ @ % Ã´ E t Ã®#  ~  Ã² ' ;  ÂŒ Â Ã %1Â— Â© Âª  Â‡EF
  Ã‡ @ ( Â› \ m ) % # %p  #  	 Ãœ Â‰7 8  Â† "  ÂŠ Â«% i 4 Ã§  Â‰EF  [ Ã‡
@ G%	 
Ã§ Âº T * Â“ Â³ Y g % h $ Ã Ã 	 u Ãˆ 6 G%:  Â³ p + Ã‚  ; < 	  %T ?
m Ã‡ @  , - %Âˆ Â— %Â—  ]   q P r "\  . h . z Ã§  Ã‡ @ # Â± , - 6 B N 
 H Â• I  Ã‡ @  Ã” %  Â‡ gm L 5 	 
 y z Ã¶ Ã¼  
 
Â¾Â½. 	 
  / 0 Ã   
 
 
Â¾Â½Â‰  / 0  4 Â§ %  	 
  .   Ã 1	 
w q Â« Â’ AGH [Ã¨ 3 ÂŠ - . =
>  1  "  %:  Ã¥ ÂŠ k 	 
- 1E3 Ã° Ã±GH Ã Â† ( 3 Ã° Ã±% Ã£Ã¤ k  Â’ Aj k U
Â¤ 	 
Â Ã­ ÃŸ    Ã° Ã±GH %Âˆ Â—   Â¿ Â = > 	 
 Ã•. 2 ! Â‰Ã• 3  Â— $ %: 
b c Ã¥ ÂŠ k 	 
E3 - . Ã®X  Ã Ã 	 u  Ã§  Ã‡ @ Â† Ã Ã %Âˆ Â— ,T Â¡ Â¢ Ã§   Â† 7 8
r "\ÃŸ ! "  1  
 
 44 
ÂŠ - .  (2N-1)x( H E ! \y Ã¼ )%V W Â‰(N)x( H E ! \y Ã¼ )%,Âˆ Â‰Ã¾ Â«Ã½ 3 B )
Â¿%ÂŠ Â¤ Â±  ( ) Â© h Ã½ ÂŠ ) %  h #  
  6 ( )   Ã° Ã±\(DAC)  Ã§  ? @ h
thermometer code%ÂŠ iÃ¨ Â… \ Ã§ Âº ? @ - . Â® Â‡EF ( Â© \(decode)Ã® : B C Gc Ã¨ Â…
\ÂŠ Ã§ Âº  ( ) ? @ Ã° Ã±Â¢ ( )   Ã° Ã±\ÂŠ - .  Ã§  ? @  
 







	

	
	
	
	
	

	
	








	

	









      	 

  
root
  
 
Ã– . : B C G ; Ã¨ Â… \(Asynchronous sequential quantizer) Â¤ Â¥  
 
Ã¨ Ã©  ; < p %Â© Âª U Â«Agilent 81150 J \ D Ãˆ AÂ‰? @ Â– %   | Ã•  ~Ã Ã z
jitter Â Ã¨ %Â© Âª C Â«Agilent E4438CÂ‰clock generator  Â‡Â B  Ã Ã zi{ O P  Ãª
Ã±%Â«Â¬ Â­  ) J Tektronix TLA5203B Ã¨ Â¤ ( ) 4-bit ? @ & # &  Â‡MATLABq P # &Â¤
Â± D EÃ’ Ã¨ Ã© / 0  % Ã‰  Ã¦ Ã§ Âº 1-2dBFS  ? @  Ã§ Âº  1Ã½ Ã‰  Ã¦ 9  Ã¦  
1-2dBFS  ? @  Ã§ Âº  %Â³ p Ã Ã I( Â‰65536I 
 
Logic Analyzer
Supply and Reference 
Voltage Generator
V
D
D
G
N
D
V
CO
M
V
R
EF
Input Signal 
Generator
Sampling Clock
â—Š  â—Š  Modulator chip
 
 
Ã–. Ã¨ Ã© /0 
 46 
 
Ã–Ã£. 2nd mode Peak SNDR Ã¨ Ã©  
 
Pbanddistortion  %Â© Âª s t A two-toneÃ¨ Ã© 12 Ã¨ Ã© /0ps t Â¦ Â«  E
m B AWG $ A   Ã§  ? @ Â– %  Â‡ Â Ã¨ m B  Â B  z ? @ Â– Ã§  % # & Â® :
off-chiptransformer(ADT 1-6T) ! F  chip A ? @ Ã¨ Ã© %Ã¨ Ã© /0  Ã£ÂŠ Â· %Ã¨ Ã©  
   Ã£E Ã¤Ã£Ã½ÂŠ Â· : 
 
Logic Analyzer
Supply and Reference 
Voltage Generator
V
D
D
G
N
D
V
CO
M
V
R
EF
Input Signal 
Generator
Sampling Clock
Î· Î· Modulator chipADT1-6T
Input Signal 
Generator
 
Ã£. Two-tone (IMD) Ã¨ Ã© /0 
  
  9  Ã¦     1-9/-9 dBFS? @ Ã§  Â Ã¨  
Ã¨ Ã© Â± IMDÂ‰-67/-62dB 
 
Ã£.  Ã‰   , Two-tone (IMD) Ã¨ Ã©  
 48 
Technology TSMC 90-nm 1P9M CMOS 
Mode 
2nd order 
system 
3rd order  
system 
Power Supply 1.2 V 1.2 V 
Dynamic Range 67 dB 70 dB 
Sampling Frequency 60 MHz 60 MHz 
Signal Bandwidth 1 MHz 1 MHz 
SNDR 61 dB 63 dB 
IMD -62 dB -67 dB 
Power Consumption 0.89 mW 1.15 mW 
FOM (fJ/conv.) 387 353 
Chip Size 0.853mm x 0.781mm 
Â¾Ã–   # Ã¨ Ã© Â¢ Â²  
tÂ¾Ã–p# Ã¨ Ã© Ã Â² w i Â¤ Â¯ % Â¦ Â« 2 A Ã— Â• Âº # * + # 
 ^ _ H Â‚ ` a w i U   u I
Ã» "  # 
 * + %       Â§ ~ % Â´ E j O % : B C G ; Ã¨ Â… \ w i ÃŸ Â£ V W Ã¨ Â… \
y z % Ã¼ %U Â¤  4   y z % Ã¼ V W %1  Ã’  k x A  %_ w i Â° Â± ÂŸ M  FOM
k 
 
    : 
 
Ã£ Ã¬ Ã­ ÃŠÃ  Ã¡  
        
BPF
Zero/Low-IF RX with baseband A/D conversion
LNA
LP/BP 
ADC
LP/BP 
ADC
I
Q
DSP
BasebandFront end Digital domain
Mixer
LO
 
Ã£Â¶ Ãˆ Ã‰ ÃŠÃ  Ã¡  
 
 50 
         
         
 E J M Ã½ Ãˆ Ã‰ ÃŠ  ( ) Ã° Ã± \    
 
 E J M    d e    ( ) Ã° Ã± \    
 
Ã¨ Ã© Ã Â² Â¦ Â· Ã¥ F x 	 
  w Ã« W > A ÃYÃŸ ÂŸ M Â£ Â : G H 6  K 8 %15 L
ÂŸ H Ã Ã®Ã¥ F x 5 Ã¸    Ã› Â’ A Ã« ÂŠ Âˆ pK Â™ Ã®U Â« 65nm  Â¨  Ã› } 4 Ã… Ã† Ã‰ Ã¬
ÃŠ H E    
 
  	 
  
(1)97( 8)**** 98( 7)( + ,+ ,+ ,+ , 2008( 8)**** 2009( 7)) 
[1] Jung-Yu Chang, Che-Wei Fan, Che-Fu Liang, and Shen-Iuan Liu, "A single-PLL UWB 
frequency synthesizer using multiphase coupled ring oscillator and current-reused 
multiplier", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 56, pp. 107-111, Feb. 
2009. 
[2] Shao-Hung Lin, and Shen-Iuan Liu, "Bang-bang phase/frequency detectors for unilateral 
continuous-rate CDR circuits", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, 
pp. 1214-1217, Dec. 2008. 
[3] Chi-Nan Chuang, and Shen-Iuan Liu, "A 3~8GHz delay-locked loop with cycle jitter 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp. 1094-1098, 
Nov. 2008. 
[4] Chao-Chyun Chen, and Shen-Iuan Liu, "An infinite phase shift delay-locked loop with 
voltage-controlled sawtooth delay line", IEEE Journal of Solid-State Circuits, vol. 43, pp. 
2413-2421, Nov. 2008. 
[5] Shao-Ku Kao, and Shen-Iuan Liu, "A delay-locked loop with statistical background 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp.961-965, Oct. 
2008. 
[6] Wei-Ming Lin, Chao-Chyun Chen, and Shen-Iuan Liu, "An all-digital clock generator for 
dynamic frequency scaling", International Symposium on VLSI Design, Automation & Test, 
Taiwan, April 2009. 
[7] Jung-Yu Chang, Che-Wei Fan, and Shen-Iuan Liu, "A frequency synthesizer for mode-1 
MB-OFDM UWB applications", International Symposium on VLSI Design, Automation & 
Test, Taiwan, , April 2009. 
[8] Chao-Ching Hung, and Shen-Iuan Liu, "A leakage-suppression technique for phase-locked 
 52 
[21]Chao-Ching Hung, and Shen-Iuan Liu, "A 40GHz fast-locked all-digital phase-locked loop 
using modified bang-bang algorithm", IEEE Trans. Circuits and Systems-II: Express Briefs, 
vol. 58, pp.321-325, June 2011 
[22]Ke-Hou Chen, and Shen-Iuan Liu, "Inductorless wideband CMOS low-noise amplifiers using 
noise-canceling technique", accepted by IEEE Trans. Circuits and Systems-I: Regular Papers, 
vol. 58, pp. , 2011. 
[23] Z. Chen and T. Lee, "The Design and Analysis of Dual-Delay Path Ring Oscillators," IEEE 
Transactions on Circuits and Systems, Part I, 2010.  
[24] T. Lee and C. Lin, "Nonlinear R-2R Transistor-Only DAC," IEEE Transactions on Circuits 
and Systems, Part I, 2010.  
[25] Y. Huang and T. Lee, "A 0.02-mm2 9-Bit 50-MS/s Cyclic ADC in 90-nm Digital CMOS 
Technology, " IEEE Journal of Solid-State Circuits, vol. 45, no. 3, pp 610-619, Mar. 2010.  
 
 
M N Ã™  O P  
Q Â¢ Ã™ (  
Â€ Âº    R  T S Ã¹ T  R  ÂŸ U Ã¹ T  
Ã™  O V  
W X YX 
10 5 11 19 7 12 
 
     
(1)97( 8)**** 98( 7)( + ,+ ,+ ,+ , 2008( 8)**** 2009( 7)) 
1. Â• Âº  E Ã’ Â‚ Ã¬ Ã­ ÃŠÃ  Ã¡ %Â³ pÃ´ ~  w Â¨ k Â… ( ) Z [ \ Ã­  ( ) -  
Ã° Ã± \ y z r " \  
2. Â• Âº  0 Ã¬  Ã­  ( ) -   Ã° Ã± \  Âˆ Â‰ Ã” %J ÃÃŸ Â£ z    Ã¬ Ã­ ÃŠ   
3. X ( )  z Ã› Â¢ \ # 4 5  
4. Ã } Â€ Â§  z Ã› Â¢ \ G Â # Z 	 
 # 4 5  
5. Â• Âº E Ã’ Â‚  Ã¤ Ã† k   ( ) Ã° Ã± \ Ã  Ã¡ %Â³ Ã° Ã± \  ( ) ~ Ã Ã  z [ y z
Ã¶ Ã¼ Â Ã­ ÃŸ w ' ; 7 8 ÃŠ8  
6. Tri-mode w f  k GSM-EDGE/Bluetooth/WCDMA b c G H  m ) Ã‚ Ãƒ  d e 
f g \ 4 5 i { 	 
  l  
7. Â• Âº Y Ã’ IRR Quadrature Mismatch Shaping Â¬ P Â¿  
8. Â• Âº H Â‚  noise-coupled time-interleaved b c G H  d e  f g \ Ã  Ã¡  
 
(2) 98( 8)**** 99( 7)( + ,+ ,+ ,+ , 2009( 8)**** 2010( 7)) 
1. Â¦ Â« m ) ( ) Ã° Ã± \ Y ÂŸ  X ( )  z Ã› Â¢ \ # 4 5  
2. w x A 1 6Gb/s3Gb/s1.5Gb/s  Ã’ Â B  [ \  z (Data Rate) # X ( ) [ \ G
Â # Z 	 
 # 4 5  
3. Â¦ Â« * + G Â q P < Ã‰ ]  V W G Â Ã“ > ] Â Â‰ # ( ) y z b c G H Ã”  d e
 f g \  
4. Â¦ Â« ( ) ^  ` Â‘  " DAC ( Ã¨ { ^ _ ] 
 * + # < )  b c G H Ã”  d e  f
 54 
      
[1] A. Bevilacqua, â€œAn Ultra-Wideband CMOS LNA for 3.1 to 10.6GHz Wireless Receiver,â€ 
IEEE International Solid-State Circuits Conference, pp. 382-383, Feb. 2004. 
[2] Yueh-Hua.Yu, Yi-Jan Emery Chen and Deukhyoun Heo â€œA 0.6-V Low Power UWB CMOS 
LNA,â€ IEEE Microwave and Wireless Components  Letters, Vol. 17, No. 3,  pp. 229-231, 
Mar. 2007. 
[3] Chang-Wan Kim; Min-Suk Kang; Phan Tuan Anh; Hoon-Tae Kim; Sang-Gug Lee, â€œA 
3.1â€“10.6 GHz Ultra-Wideband CMOS Low Noise Amplifier With Current-Reused 
Technique,â€ IEEE, JSSC, Vol 39, no.40 pp.  544-547, Feb. 2005. 
[4] B. Razavi, Design of Integrated Circuits for Optical Communications, 1st ed. McGraw-Hill, 
2003. 
[5] S. Akhtar et al., â€œQuad band digitally controlled oscillator for WCDMA transmitter in 90nm 
CMOS,â€ IEEE CICC 2006, pp. 129-132. 
[6] C. C. Hsu, and J. T. Wu, â€œA Highly linear 125-MHz CMOS Switched-Resistor 
Programmable- Gain Amplifier, â€ IEEE Journal of Solid-State Circuits, Vol. 38, No. 10, pp 
1663-1670, Oct. 2003 
[7] C. P. Wu, and H. W. Tsao, â€œA 110MHz 84dB Programmable Gain Amplifier with 
RSSI, â€IEEE Radio Frequency Integrated Circuits Symposium, pp 639-642, Jun. 2003 
[8] K. S. Nah, and B. H. Park, â€œA 50-MHz 98-dB Dynamic-Range dB-Linear 
Programmable-Gain Amplifier with 2-dB Gain Steps for 3-V Power Supply, â€Symposium on 
VLSI Circuits Digest of Technical Papers, pp 73-76, 2001 
[9] W. Khalil, T. Y. Chang, X. Jiang, S. R. Naqvi, B. Nikjou, and J. Tseng, â€œA Highly Integrated 
Analog Front-End for 3G,â€ IEEE Journal of Solid-States Circuits, Vol. 38, No. 5, pp 774-781, 
May 2003 
[10] S. Ouzounovl, R. van Veidhoven, C. Bastiaansen, K. Vongehrl, R. van Wegberg, G. Geelen, 
L. Breems, A. van Roermund,â€œA 1.2V 121-Mode CT DS modulator for wireless receivers in 
90nm CMOS,â€ in IEEE ISSCC Dig. Tech. Papers, pp. 242â€“243,  Feb. 2007.  
[11] Hairong Chang and Hua Tang , â€œA simple technique to reduce clock jitter effects in 
continuous-time delta-sigma modulators,â€ IEEE International Symposium on Circuits and 
Systems, pp. 1870-1873, May. 2008. 
[12] P. M. Chopp and A. A. Hamoui, â€ Analysis of clock-jitter effects in continuous-time DS 
modulators using discrete-time models ,â€ IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, 
pp.1134-1145, Jan. 2009. 
[13] J. A. Cherry and W. M. Snelgrove, â€Excess loop delay in continuous-time delta-sigma 
modulatorsâ€, IEEETrans. Circuits Syst. II, vol. 46, no. 4, pp. 376-389, Apr. 1999. 
[14] H. Farkhani, M. Meymandi-Nejad, and M. Sachdev, â€œA fully digital ADC using a new 
delay element with enhanced linearity,â€ IEEE Symp. Circuits Syst., pp. 2406â€“2409, May 
2008. 
[15] Sheng-Jui Huang, Yung-Yu Lin, "A 1.2V 2MHz BW 0.084mm^2 CT sigma-delta ADC with 
-97.7dBc THD and 80dB DR using low latency DEM", in IEEE ISSCC Dig. Tech. Papers, 
 56 
and Hold,â€ in IEEE J. Solid-State Circuits, vol. 25, pp. 1339-1346, Dec. 1990. 
[32] D-L Shen and T-C Lee, â€œA 6-b 800-MS/s Pipelined A/D Converter with Open-Loop 
Amplifiers,â€ IEEE J. Solid-State Circuits, vol. 42, pp. 258-268, Feb., 2007. 
[33] P. Eloranta, P. Seppinen, S. Kallioinen, T. Saarela, A. Parssinen, â€œA Multimode 
Transmitter in 0.13 Âµm CMOS Using Direct-Digital RF Modulator,â€IEEE J. 
Solid-State Circuits, vol. 42, no 12, pp. 2774-2784, Dec. 2007. 
[34] V. Vidojkovic, J. Van der Tang, A. Leeuwenburgh, A. Van Roermund, â€œMixer 
topology selection for a 1.8 - 2.5 GHz multi-standard front-end in 0.18 Âµm 
CMOS,â€Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 
International Symposium, vol. 2, pp. II-300-II-303, May 2003 
[35] A. van den Bosch, M. Steyaert, W. Sansen, â€œSFDR-bandwidth limitations for 
high speed high resolution current steering CMOS D/A convertersâ€; Electronics, 
Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE 
International Conference, vol. 3, 5-8, pp. 1193-1196, Sept. 1999 
[36] A. van den Bosch, M.A.F. Borremans, M.S.J. Steyaert, W. Sansen, â€œA 10-bit 
1-GSample/s Nyquist current-steering CMOS D/A converter,â€ IEEE J. 
Solid-State Circuits, vol. 36, no 3, pp. 315-324, March 2001. 
[37] A. Kavousian, D.K. Su, M. Hekmat, A. Shirvani, B.A. Wooley, â€œA Digitally 
Modulated Polar CMOS Power Amplifier With a 20-MHz Channel Bandwidth,â€ 
IEEE J. Solid-State Circuits, vol. 43, no 10, pp. 2251-2258, Oct. 2008. 
[38] A. Jerng, C.G. Sodini, â€œA Wideband âˆ†Î£ Digital-RF Modulator for High Data 
Rate Transmittersâ€ IEEE J. Solid-State Circuits, vol. 42, no 8, pp. 1710-1722, 
Aug. 2007. 
[39] S.M. Taleie, T. Copani, B. Bakkaloglu, S. Kiaei, â€A Linear Sigmaâ€“Delta Digital 
IF to RF DAC Transmitter With Embedded Mixerâ€ IEEE T-MTT, vol. 56, no 5, 
Part 1, pp. 1059-1068, May 2008. 
[40] P.T.M. Van Zeijl, M. Collados, â€œA Digital Envelope Modulator for a WLAN 
OFDM Polar Transmitter in 90 nm CMOSâ€ IEEE J. Solid-State Circuits, vol. 
42, no 10, pp.2204-2211, Oct. 2007. 
[41] T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, Dongsoo Koh, 
D. Ripley, F. Balteanu, I. Gheorghe, â€Quad-band GSM/GPRS/EDGE polar loop 
transmitterâ€ IEEE J. Solid-State Circuits, vol. 39, no 12, pp. 2179-2189, Dec.21 2004. 
[42] S. Moloudi, K. Takinami, M. Youssef, M. Mikhemar, A. Abidi, â€œAn Outphasing 
Power Amplifier for a Software-Defined Radio Transmitterâ€ IEEE ISSCC 2008. 
Digest of Technical Papers. IEEE International 3-7, pp. 568-636, Feb. 2008. 
99 å¹´åº¦å°ˆé¡Œç ”ç©¶è¨ˆç•«ç ”ç©¶æˆæœå½™æ•´è¡¨ 
è¨ˆç•«ä¸»æŒäººï¼šåŠ‰æ·±æ·µ è¨ˆç•«ç·¨è™Ÿï¼š99-2220-E-002-006- 
è¨ˆç•«åç¨±ï¼šé‹ç”¨æ•¸ä½è¼”åŠ©æ™ºç”¢å…ƒä»¶ä¹‹è»Ÿé«”ç„¡ç·šæ”¶ç™¼æ©Ÿ--ç¸½è¨ˆç•«(3/3) 
é‡åŒ– 
æˆæœé …ç›® å¯¦éš›å·²é”æˆ
æ•¸ï¼ˆè¢«æ¥å—
æˆ–å·²ç™¼è¡¨ï¼‰
é æœŸç¸½é”æˆ
æ•¸(å«å¯¦éš›å·²
é”æˆæ•¸) 
æœ¬è¨ˆç•«å¯¦
éš›è²¢ç»ç™¾
åˆ†æ¯” 
å–®ä½ 
å‚™ è¨» ï¼ˆ è³ª åŒ– èªª
æ˜ï¼šå¦‚æ•¸å€‹è¨ˆç•«
å…±åŒæˆæœã€æˆæœ
åˆ— ç‚º è©² æœŸ åˆŠ ä¹‹
å° é¢ æ•… äº‹ ...
ç­‰ï¼‰ 
æœŸåˆŠè«–æ–‡ 0 0 100%  
ç ”ç©¶å ±å‘Š/æŠ€è¡“å ±å‘Š 3 3 100%  
ç ”è¨æœƒè«–æ–‡ 0 0 100% 
ç¯‡ 
 
è«–æ–‡è‘—ä½œ 
å°ˆæ›¸ 0 0 100%   
ç”³è«‹ä¸­ä»¶æ•¸ 7 7 100%  å°ˆåˆ© å·²ç²å¾—ä»¶æ•¸ 0 0 100% ä»¶  
ä»¶æ•¸ 0 0 100% ä»¶  
æŠ€è¡“ç§»è½‰ 
æ¬Šåˆ©é‡‘ 0 0 100% åƒå…ƒ  
ç¢©å£«ç”Ÿ 0 0 100%  
åšå£«ç”Ÿ 0 0 100%  
åšå£«å¾Œç ”ç©¶å“¡ 0 0 100%  
åœ‹å…§ 
åƒèˆ‡è¨ˆç•«äººåŠ› 
ï¼ˆæœ¬åœ‹ç±ï¼‰ 
å°ˆä»»åŠ©ç† 1 1 100% 
äººæ¬¡ 
 
æœŸåˆŠè«–æ–‡ 15 15 100%  
ç ”ç©¶å ±å‘Š/æŠ€è¡“å ±å‘Š 0 0 100%  
ç ”è¨æœƒè«–æ–‡ 15 15 100% 
ç¯‡ 
 
è«–æ–‡è‘—ä½œ 
å°ˆæ›¸ 0 0 100% ç« /æœ¬  
ç”³è«‹ä¸­ä»¶æ•¸ 2 2 100%  å°ˆåˆ© å·²ç²å¾—ä»¶æ•¸ 2 2 100% ä»¶  
ä»¶æ•¸ 0 0 100% ä»¶  
æŠ€è¡“ç§»è½‰ 
æ¬Šåˆ©é‡‘ 0 0 100% åƒå…ƒ  
ç¢©å£«ç”Ÿ 0 0 100%  
åšå£«ç”Ÿ 0 0 100%  
åšå£«å¾Œç ”ç©¶å“¡ 0 0 100%  
åœ‹å¤– 
åƒèˆ‡è¨ˆç•«äººåŠ› 
ï¼ˆå¤–åœ‹ç±ï¼‰ 
å°ˆä»»åŠ©ç† 0 0 100% 
äººæ¬¡ 
 
åœ‹ç§‘æœƒè£œåŠ©å°ˆé¡Œç ”ç©¶è¨ˆç•«æˆæœå ±å‘Šè‡ªè©•è¡¨ 
è«‹å°±ç ”ç©¶å…§å®¹èˆ‡åŸè¨ˆç•«ç›¸ç¬¦ç¨‹åº¦ã€é”æˆé æœŸç›®æ¨™æƒ…æ³ã€ç ”ç©¶æˆæœä¹‹å­¸è¡“æˆ–æ‡‰ç”¨åƒ¹
å€¼ï¼ˆç°¡è¦æ•˜è¿°æˆæœæ‰€ä»£è¡¨ä¹‹æ„ç¾©ã€åƒ¹å€¼ã€å½±éŸ¿æˆ–é€²ä¸€æ­¥ç™¼å±•ä¹‹å¯èƒ½æ€§ï¼‰ã€æ˜¯å¦é©
åˆåœ¨å­¸è¡“æœŸåˆŠç™¼è¡¨æˆ–ç”³è«‹å°ˆåˆ©ã€ä¸»è¦ç™¼ç¾æˆ–å…¶ä»–æœ‰é—œåƒ¹å€¼ç­‰ï¼Œä½œä¸€ç¶œåˆè©•ä¼°ã€‚
1. è«‹å°±ç ”ç©¶å…§å®¹èˆ‡åŸè¨ˆç•«ç›¸ç¬¦ç¨‹åº¦ã€é”æˆé æœŸç›®æ¨™æƒ…æ³ä½œä¸€ç¶œåˆè©•ä¼° 
â– é”æˆç›®æ¨™ 
â–¡æœªé”æˆç›®æ¨™ï¼ˆè«‹èªªæ˜ï¼Œä»¥ 100 å­—ç‚ºé™ï¼‰ 
â–¡å¯¦é©—å¤±æ•— 
â–¡å› æ•…å¯¦é©—ä¸­æ–· 
â–¡å…¶ä»–åŸå›  
èªªæ˜ï¼š 
2. ç ”ç©¶æˆæœåœ¨å­¸è¡“æœŸåˆŠç™¼è¡¨æˆ–ç”³è«‹å°ˆåˆ©ç­‰æƒ…å½¢ï¼š 
è«–æ–‡ï¼šâ– å·²ç™¼è¡¨ â–¡æœªç™¼è¡¨ä¹‹æ–‡ç¨¿ â–¡æ’°å¯«ä¸­ â–¡ç„¡ 
å°ˆåˆ©ï¼šâ– å·²ç²å¾— â–¡ç”³è«‹ä¸­ â–¡ç„¡ 
æŠ€è½‰ï¼šâ–¡å·²æŠ€è½‰ â–¡æ´½è«‡ä¸­ â– ç„¡ 
å…¶ä»–ï¼šï¼ˆä»¥ 100 å­—ç‚ºé™ï¼‰ 
3. è«‹ä¾å­¸è¡“æˆå°±ã€æŠ€è¡“å‰µæ–°ã€ç¤¾æœƒå½±éŸ¿ç­‰æ–¹é¢ï¼Œè©•ä¼°ç ”ç©¶æˆæœä¹‹å­¸è¡“æˆ–æ‡‰ç”¨åƒ¹
å€¼ï¼ˆç°¡è¦æ•˜è¿°æˆæœæ‰€ä»£è¡¨ä¹‹æ„ç¾©ã€åƒ¹å€¼ã€å½±éŸ¿æˆ–é€²ä¸€æ­¥ç™¼å±•ä¹‹å¯èƒ½æ€§ï¼‰ï¼ˆä»¥
500 å­—ç‚ºé™ï¼‰ 
(ä¸€)å­¸è¡“æŠ€è¡“é¢ 
    æ­¤æ•´åˆå‹è¨ˆç•«å¯¦ç¾ä¸€å€‹å…·é«˜åº¦ç›¸å®¹æ€§ä¸”å¯ç¨‹å¼åŒ–çš„è»Ÿé«”ç„¡ç·šé›»(SDR)ï¼Œè—‰ç”±æ­¤è¨ˆç•«æ•´
åˆç ”ç©¶ç”Ÿèˆ‡è€å¸«çš„çŸ¥è­˜èˆ‡ç¶“é©—ï¼Œé‹ç”¨è»Ÿé«”å·¥å…·å°‡æ§‹æƒ³åŠ ä»¥é©—è­‰ï¼Œåœ¨ç©é«”é›»è·¯ä¸Šäºä»¥å¯¦ç¾æ•´
åˆï¼Œæœ‰æ©Ÿæœƒæ‡‰ç”¨åœ¨æœªä¾†çš„ç„¡ç·šé›»ä¸Šï¼Œä¹Ÿé”åˆ°äººæ‰åŸ¹è‚²èˆ‡è«–æ–‡ç™¼è¡¨ã€‚ 
 
(äºŒ)ç¶“æ¿Ÿé¢æ•ˆç›Š 
   éš¨è‘—è£½ç¨‹çš„æ¼”é€²ï¼Œæ•¸ä½é›»è·¯çš„åŠŸèƒ½æ—¥è¶¨å¼·å¤§ï¼Œè€Œé¡æ¯”é›»è·¯çš„è¨­è¨ˆæŒ‘æˆ°åº¦å‰‡è¶Šä¾†è¶Šé«˜ã€‚
å°æ–¼å‚³çµ±çš„é¡æ¯”é›»è·¯è€Œè¨€ï¼Œéƒ½æœ‰å±¬æ–¼è‡ªå·±è¨­è¨ˆåƒæ•¸ï¼Œç•¶è¦é€²å…¥ä¸‹ä¸€ä»£æ–°è£½ç¨‹çš„æ™‚å€™ï¼Œæ•´å¥—
è¨­è¨ˆæµç¨‹å¿…é ˆé‡æ–°ä¾†éï¼›æ­¤æ•´åˆå‹è¨ˆç•«æ¡ç”¨æ•¸ä½åŒ–çš„æ–¹å¼ï¼Œç¯€çœäº†å¤§é‡ç ”ç©¶é–‹ç™¼æ™‚é–“ï¼Œåƒ…
éœ€ä¿®æ”¹éƒ¨åˆ†çš„åƒæ•¸ï¼Œèˆ‡å‚³çµ±é¡æ¯”é›»è·¯ç›¸æ¯”ï¼Œå¤§å¹…åº¦çš„ä¸‹é™æ‰€éœ€çš„ç ”ç©¶é–‹ç™¼ç¶“è²»ï¼Œä¸¦ä¸”æœƒå¸¶
ä¾†æ•¸ä½åŒ–çš„å¥½è™•ï¼Œä¾‹å¦‚é¢ç©ã€åŠŸç‡â€¦ç­‰çš„æœ€ä½³åŒ–ï¼Œç­‰æ–¼ç„¡å½¢ä¸­ç¯€çœæ™¶ç‰‡æˆæœ¬çš„é–‹éŠ·ã€‚ 
 
(ä¸‰)ç¤¾æœƒé¢æ•ˆç›Š 
åœ¨æ°‘ç”Ÿæ–¹é¢ï¼Œå¤§å®¶æœ€å¸¸ä½¿ç”¨çš„æ‰‹æ©Ÿå…§ï¼Œå«æœ‰ç„¡ç·šæ”¶ç™¼æ©Ÿï¼ŒåŒ…å«å‚³é€æ©Ÿã€æ¥æ”¶æ©Ÿå‰ç«¯ä»¥åŠé¡
æ¯”æ•¸ä½è½‰æ›å™¨ï¼›å°‡é€™äº›é›»è·¯æ•¸ä½åŒ–ï¼Œå°‡æœ‰åŠ©æ–¼é™ä½æ•´å€‹ç„¡ç·šé€šä¿¡æ¨¡çµ„çš„åŠŸç‡æ¶ˆè€—ï¼Œæ¸›å°‘èƒ½
æºæ¶ˆè€—ï¼Œä¸¦å»¶é•·æ‰‹æ©Ÿçš„å¾…æ©Ÿæ™‚é–“ã€‚ä¸¦ä¸”è—‰ç”±æ•¸ä½åŒ–å¾Œï¼Œç”¢å“æˆæœ¬çš„é™ä½ï¼Œè®“æ›´å¤šäººèƒ½å¤ äº«
å—åˆ°æ•¸ä½ç”¢å“çš„ä¾¿åˆ©æ€§ï¼Œå¾æ­¤è®“ç²å¾—çŸ¥è­˜æ›´ç‚ºå®¹æ˜“ï¼Œå¸Œæœ›èƒ½å¤ ä½¿çŸ¥è­˜çš„æµå‹•æ›´ç‚ºæ™®åŠå’Œé »
ç¹ï¼Œä»¥æ­¤æ‹‰è¿‘ç¤¾æœƒä¸Šè²§å¯Œä¹‹é–“çš„å·®è·ã€‚ 
