Source Block: verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@329:339@HdlStmAssign
wire        qsfp1_rx_clk_4_int = qsfp1_tx_clk_4_int;
wire        qsfp1_rx_rst_4_int;
wire [63:0] qsfp1_rxd_4_int;
wire [7:0]  qsfp1_rxc_4_int;

assign qsfp2_modesell = 1'b1;
assign qsfp2_resetl = 1'b1;
assign qsfp2_lpmode = 1'b0;

wire        qsfp2_tx_clk_1_int;
wire        qsfp2_tx_rst_1_int;

Diff Content:
- 334 assign qsfp2_modesell = 1'b1;
+ 334 assign qsfp2_modsell = 1'b0;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@331:341
wire [63:0] qsfp1_rxd_4_int;
wire [7:0]  qsfp1_rxc_4_int;

assign qsfp2_modesell = 1'b1;
assign qsfp2_resetl = 1'b1;
assign qsfp2_lpmode = 1'b0;

wire        qsfp2_tx_clk_1_int;
wire        qsfp2_tx_rst_1_int;
wire [63:0] qsfp2_txd_1_int;
wire [7:0]  qsfp2_txc_1_int;

Clone Blocks 2:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@296:306
// XGMII 10G PHY
assign qsfp1_modesell = 1'b1;
assign qsfp1_resetl = 1'b1;
assign qsfp1_lpmode = 1'b0;

wire        qsfp1_tx_clk_1_int;
wire        qsfp1_tx_rst_1_int;
wire [63:0] qsfp1_txd_1_int;
wire [7:0]  qsfp1_txc_1_int;
wire        qsfp1_rx_clk_1_int = qsfp1_tx_clk_1_int;
wire        qsfp1_rx_rst_1_int;

Clone Blocks 3:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@326:336
wire        qsfp1_tx_rst_4_int;
wire [63:0] qsfp1_txd_4_int;
wire [7:0]  qsfp1_txc_4_int;
wire        qsfp1_rx_clk_4_int = qsfp1_tx_clk_4_int;
wire        qsfp1_rx_rst_4_int;
wire [63:0] qsfp1_rxd_4_int;
wire [7:0]  qsfp1_rxc_4_int;

assign qsfp2_modesell = 1'b1;
assign qsfp2_resetl = 1'b1;
assign qsfp2_lpmode = 1'b0;

Clone Blocks 4:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@333:343

assign qsfp2_modesell = 1'b1;
assign qsfp2_resetl = 1'b1;
assign qsfp2_lpmode = 1'b0;

wire        qsfp2_tx_clk_1_int;
wire        qsfp2_tx_rst_1_int;
wire [63:0] qsfp2_txd_1_int;
wire [7:0]  qsfp2_txc_1_int;
wire        qsfp2_rx_clk_1_int = qsfp2_tx_clk_1_int;
wire        qsfp2_rx_rst_1_int;

Clone Blocks 5:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@327:337
wire [63:0] qsfp1_txd_4_int;
wire [7:0]  qsfp1_txc_4_int;
wire        qsfp1_rx_clk_4_int = qsfp1_tx_clk_4_int;
wire        qsfp1_rx_rst_4_int;
wire [63:0] qsfp1_rxd_4_int;
wire [7:0]  qsfp1_rxc_4_int;

assign qsfp2_modesell = 1'b1;
assign qsfp2_resetl = 1'b1;
assign qsfp2_lpmode = 1'b0;


Clone Blocks 6:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@330:340
wire        qsfp1_rx_rst_4_int;
wire [63:0] qsfp1_rxd_4_int;
wire [7:0]  qsfp1_rxc_4_int;

assign qsfp2_modesell = 1'b1;
assign qsfp2_resetl = 1'b1;
assign qsfp2_lpmode = 1'b0;

wire        qsfp2_tx_clk_1_int;
wire        qsfp2_tx_rst_1_int;
wire [63:0] qsfp2_txd_1_int;

Clone Blocks 7:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@334:344
assign qsfp2_modesell = 1'b1;
assign qsfp2_resetl = 1'b1;
assign qsfp2_lpmode = 1'b0;

wire        qsfp2_tx_clk_1_int;
wire        qsfp2_tx_rst_1_int;
wire [63:0] qsfp2_txd_1_int;
wire [7:0]  qsfp2_txc_1_int;
wire        qsfp2_rx_clk_1_int = qsfp2_tx_clk_1_int;
wire        qsfp2_rx_rst_1_int;
wire [63:0] qsfp2_rxd_1_int;

Clone Blocks 8:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@325:335
wire        qsfp1_tx_clk_4_int;
wire        qsfp1_tx_rst_4_int;
wire [63:0] qsfp1_txd_4_int;
wire [7:0]  qsfp1_txc_4_int;
wire        qsfp1_rx_clk_4_int = qsfp1_tx_clk_4_int;
wire        qsfp1_rx_rst_4_int;
wire [63:0] qsfp1_rxd_4_int;
wire [7:0]  qsfp1_rxc_4_int;

assign qsfp2_modesell = 1'b1;
assign qsfp2_resetl = 1'b1;

