{"use IEEE.std_logic_1164.all;", "use IEEE.std_logic_signed.all;", 
 "use IEEE.numeric_std.all;", "ENTITY addreg IS", "PORT(", 
 "  Ck: IN STD_LOGIC;", "  CE : IN STD_LOGIC;", "  Rst : IN STD_LOGIC;", 
 "  x : IN  INTEGER RANGE -32768 TO 32767;", 
 "  y : IN  INTEGER RANGE -32768 TO 32767;", 
 "  z : OUT  INTEGER RANGE -32768 TO 32767", ");", "END addreg;", 
 "ARCHITECTURE behavioural OF addreg IS", 
 "    SIGNAL X1 :  INTEGER RANGE -32768 TO 32767 := 0;", 
 "    SIGNAL Y1 :  INTEGER RANGE -32768 TO 32767 := 0;", 
 "  -- Insert missing components here!---------", "BEGIN", 
 "    PROCESS(ck) BEGIN IF (ck = '1' AND ck'EVENT) THEN", 
 "      IF CE='1' THEN X1 <= x; END IF;", "                END IF;", 
 "    END PROCESS;", "    PROCESS(ck) BEGIN IF (ck = '1' AND ck'EVENT) THEN", 
 "      IF CE='1' THEN Y1 <= y; END IF;", "                END IF;", 
 "    END PROCESS;", "    z <= (X1 + Y1);", "END behavioural;"}
