<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: ILANG_BACKEND Namespace Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../namespaces.html"><span>Namespace&#160;List</span></a></li>
      <li><a href="../../namespacemembers.html"><span>Namespace&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d5/d25/namespaceILANG__BACKEND.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ILANG_BACKEND Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a39658b7a471ec22caabf6717ccfe0e1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b">dump_const</a> (std::ostream &amp;f, const <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> &amp;data, int width=-1, int offset=0, bool autoint=true)</td></tr>
<tr class="separator:a39658b7a471ec22caabf6717ccfe0e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e2480bb26bd97dc7bd9b0503af8195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195">dump_sigchunk</a> (std::ostream &amp;f, const <a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &amp;chunk, bool autoint=true)</td></tr>
<tr class="separator:a42e2480bb26bd97dc7bd9b0503af8195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3133a9ab2619ff10a74ebff9d1b4d36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36">dump_sigspec</a> (std::ostream &amp;f, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig, bool autoint=true)</td></tr>
<tr class="separator:ae3133a9ab2619ff10a74ebff9d1b4d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d376093149437f5d0510affda32d828"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#a3d376093149437f5d0510affda32d828">dump_wire</a> (std::ostream &amp;f, std::string indent, const <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire)</td></tr>
<tr class="separator:a3d376093149437f5d0510affda32d828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af139ec52f448e773fa9c7ce9312a680c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#af139ec52f448e773fa9c7ce9312a680c">dump_memory</a> (std::ostream &amp;f, std::string indent, const <a class="el" href="../../d9/d83/structRTLIL_1_1Memory.html">RTLIL::Memory</a> *memory)</td></tr>
<tr class="separator:af139ec52f448e773fa9c7ce9312a680c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d289cd8752e2e12da6ed77176e86ff"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#ad3d289cd8752e2e12da6ed77176e86ff">dump_cell</a> (std::ostream &amp;f, std::string indent, const <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</td></tr>
<tr class="separator:ad3d289cd8752e2e12da6ed77176e86ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89dadf45bc22054ddf09fa78df084e50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50">dump_proc_case_body</a> (std::ostream &amp;f, std::string indent, const <a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs)</td></tr>
<tr class="separator:a89dadf45bc22054ddf09fa78df084e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef3197cb4adeadf4e751cd873e01f747"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747">dump_proc_switch</a> (std::ostream &amp;f, std::string indent, const <a class="el" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *sw)</td></tr>
<tr class="separator:aef3197cb4adeadf4e751cd873e01f747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129461731159f7d3df350ab204451592"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592">dump_proc_sync</a> (std::ostream &amp;f, std::string indent, const <a class="el" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a> *sy)</td></tr>
<tr class="separator:a129461731159f7d3df350ab204451592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f7d234e36d6fe6efcdb991fda69ebd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd">dump_proc</a> (std::ostream &amp;f, std::string indent, const <a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *proc)</td></tr>
<tr class="separator:ac2f7d234e36d6fe6efcdb991fda69ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee9e46da06237f59a787dc2cb1c0ed22"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#aee9e46da06237f59a787dc2cb1c0ed22">dump_conn</a> (std::ostream &amp;f, std::string indent, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;left, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;right)</td></tr>
<tr class="separator:aee9e46da06237f59a787dc2cb1c0ed22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad401ce6f755a6ff0a8fecaba5bb585e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0">dump_module</a> (std::ostream &amp;f, std::string indent, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design, bool only_selected, bool flag_m=true, bool flag_n=false)</td></tr>
<tr class="separator:ad401ce6f755a6ff0a8fecaba5bb585e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b07518859b127b2f6323b91e43988c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c">dump_design</a> (std::ostream &amp;f, <a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design, bool only_selected, bool flag_m=true, bool flag_n=false)</td></tr>
<tr class="separator:a30b07518859b127b2f6323b91e43988c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ad3d289cd8752e2e12da6ed77176e86ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_cell </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00156">156</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    std::map&lt;RTLIL::IdString, RTLIL::Const, RTLIL::sort_by_id_str&gt; sorted_attributes(cell-&gt;attributes.begin(), cell-&gt;attributes.end());</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    std::map&lt;RTLIL::IdString, RTLIL::Const, RTLIL::sort_by_id_str&gt; sorted_parameters(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.begin(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.end());</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    std::map&lt;RTLIL::IdString, RTLIL::SigSpec, RTLIL::sort_by_id_str&gt; sorted_connections(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>().begin(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>().end());</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sorted_attributes.begin(); it != sorted_attributes.end(); it++) {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;attribute %s &quot;</span>, indent.c_str(), it-&gt;first.c_str());</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    }</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;cell %s %s\n&quot;</span>, indent.c_str(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sorted_parameters.begin(); it != sorted_parameters.end(); it++) {</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s  parameter%s %s &quot;</span>, indent.c_str(), (it-&gt;second.flags &amp; <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a33b7d8fd4814f1f9a3c727bf9e8ab2a2af751eb2580c6331bb79fab4ee7fd0d8f">RTLIL::CONST_FLAG_SIGNED</a>) != 0 ? <span class="stringliteral">&quot; signed&quot;</span> : <span class="stringliteral">&quot;&quot;</span>, it-&gt;first.c_str());</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    }</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sorted_connections.begin(); it != sorted_connections.end(); it++) {</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s  connect %s &quot;</span>, indent.c_str(), it-&gt;first.c_str());</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    }</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;end\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_af452d6e9cc16066cd127cb31353fcd4f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a></div><div class="ttdeci">void dump_const(std::ostream &amp;f, const RTLIL::Const &amp;data, int width=-1, int offset=0, bool no_decimal=false, bool set_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00154">verilog_backend.cc:154</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a6eba6dfa5a38ad99056c945dcd794873"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">RTLIL::Cell::connections</a></div><div class="ttdeci">const std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01814">rtlil.cc:1814</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a33b7d8fd4814f1f9a3c727bf9e8ab2a2af751eb2580c6331bb79fab4ee7fd0d8f"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a33b7d8fd4814f1f9a3c727bf9e8ab2a2af751eb2580c6331bb79fab4ee7fd0d8f">RTLIL::CONST_FLAG_SIGNED</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00051">rtlil.h:51</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_ad3d289cd8752e2e12da6ed77176e86ff_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_ad3d289cd8752e2e12da6ed77176e86ff_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_ad3d289cd8752e2e12da6ed77176e86ff_cgraph" id="d5/d25/namespaceILANG__BACKEND_ad3d289cd8752e2e12da6ed77176e86ff_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="257,5,420,32"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1668,259,1727,285"/><area shape="rect" id="node6" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="691,371,861,413"/><area shape="rect" id="node8" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="703,107,849,133"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="253,241,424,282"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1798,305,1863,332"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1913,305,1957,332"/><area shape="rect" id="node7" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="909,361,1056,402"/><area shape="rect" id="node10" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1467,529,1597,570"/><area shape="rect" id="node12" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="472,209,643,250"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="490,274,625,315"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="476,340,639,367"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1663,515,1731,541"/><area shape="rect" id="node13" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="729,284,823,311"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="947,309,1019,336"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1161,368,1239,395"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1362,469,1401,496"/><area shape="rect" id="node17" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1509,444,1555,471"/><area shape="rect" id="node19" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1345,368,1418,395"/><area shape="rect" id="node18" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1646,444,1749,471"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="702,457,850,484"/><area shape="rect" id="node23" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="954,477,1011,504"/><area shape="rect" id="node24" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1109,469,1291,496"/><area shape="rect" id="node25" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1123,520,1277,547"/><area shape="rect" id="node26" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1104,419,1296,445"/></map>
</div>
</p>

<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_ad3d289cd8752e2e12da6ed77176e86ff_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_ad3d289cd8752e2e12da6ed77176e86ff_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_ad3d289cd8752e2e12da6ed77176e86ff_icgraph" id="d5/d25/namespaceILANG__BACKEND_ad3d289cd8752e2e12da6ed77176e86ff_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="253,23,424,65"/><area shape="rect" id="node6" href="../../d7/d7f/log_8h.html#ab44a53c60020f165bea50d36a4edc954" title="log_cell" alt="" coords="305,89,372,116"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="472,23,643,65"/><area shape="rect" id="node4" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="691,5,843,32"/><area shape="rect" id="node5" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="698,56,835,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aee9e46da06237f59a787dc2cb1c0ed22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_conn </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>left</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>right</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00263">263</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;{</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;connect &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, left);</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; &quot;</span>);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, right);</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_aee9e46da06237f59a787dc2cb1c0ed22_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_aee9e46da06237f59a787dc2cb1c0ed22_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_aee9e46da06237f59a787dc2cb1c0ed22_cgraph" id="d5/d25/namespaceILANG__BACKEND_aee9e46da06237f59a787dc2cb1c0ed22_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1593,347,1652,373"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="261,293,432,334"/><area shape="rect" id="node26" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="293,209,400,236"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1723,461,1789,488"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1838,461,1882,488"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="500,391,631,433"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="480,326,651,367"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="498,261,633,302"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="484,159,647,185"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1589,639,1657,665"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="699,265,869,306"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="711,212,857,239"/><area shape="rect" id="node12" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="737,333,831,360"/><area shape="rect" id="node10" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="917,281,1064,322"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="955,397,1027,424"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1169,524,1247,551"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1370,600,1409,627"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1475,575,1522,601"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1353,499,1426,525"/><area shape="rect" id="node17" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1571,524,1674,551"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="710,93,858,120"/><area shape="rect" id="node22" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="962,161,1019,188"/><area shape="rect" id="node23" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1117,245,1299,272"/><area shape="rect" id="node24" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1131,144,1285,171"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1112,195,1304,221"/><area shape="rect" id="node27" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="509,209,622,236"/></map>
</div>
</p>

<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_aee9e46da06237f59a787dc2cb1c0ed22_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_aee9e46da06237f59a787dc2cb1c0ed22_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_aee9e46da06237f59a787dc2cb1c0ed22_icgraph" id="d5/d25/namespaceILANG__BACKEND_aee9e46da06237f59a787dc2cb1c0ed22_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="261,23,432,65"/><area shape="rect" id="node6" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="295,89,398,116"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="480,23,651,65"/><area shape="rect" id="node4" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="699,5,851,32"/><area shape="rect" id="node5" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="706,56,843,83"/><area shape="rect" id="node7" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="483,89,647,116"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a39658b7a471ec22caabf6717ccfe0e1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/yosys_8h.html#ab837f131e38538392f0da88450f6d248">YOSYS_NAMESPACE_BEGIN</a> void ILANG_BACKEND::dump_const </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> &amp;&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>width</em> = <code>-1</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>autoint</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00033">33</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;{</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keywordflow">if</span> (width &lt; 0)</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        width = data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>.size() - offset;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="keywordflow">if</span> ((data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#a3aa32762a8853146353206eed9550cbc">flags</a> &amp; <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a33b7d8fd4814f1f9a3c727bf9e8ab2a2ad560c087af49481a59ff15d221409540">RTLIL::CONST_FLAG_STRING</a>) == 0 || width != (<span class="keywordtype">int</span>)data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>.size()) {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        <span class="keywordflow">if</span> (width == 32 &amp;&amp; autoint) {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;            int32_t val = 0;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; width; i++) {</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(offset+i &lt; (<span class="keywordtype">int</span>)data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>.size());</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                <span class="keywordflow">switch</span> (data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>[offset+i]) {</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>: <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a>: val |= 1 &lt;&lt; i; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                <span class="keywordflow">default</span>: val = -1; <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                }</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;            }</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;            <span class="keywordflow">if</span> (val &gt;= 0) {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%d&quot;</span>, val);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;            }</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        }</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%d&#39;&quot;</span>, width);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = offset+width-1; i &gt;= offset; i--) {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(i &lt; (<span class="keywordtype">int</span>)data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>.size());</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            <span class="keywordflow">switch</span> (data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>[i]) {</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;0&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;1&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;x&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::Sz</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;z&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::Sa</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;-&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;m&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            }</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        }</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\&quot;&quot;</span>);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        std::string str = data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf">decode_string</a>();</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; str.size(); i++) {</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            <span class="keywordflow">if</span> (str[i] == <span class="charliteral">&#39;\n&#39;</span>)</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\n&quot;</span>);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (str[i] == <span class="charliteral">&#39;\t&#39;</span>)</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\t&quot;</span>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (str[i] &lt; 32)</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\%03o&quot;</span>, str[i]);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (str[i] == <span class="charliteral">&#39;&quot;&#39;</span>)</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\\&quot;&quot;</span>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (str[i] == <span class="charliteral">&#39;\\&#39;</span>)</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\\\&quot;</span>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                f &lt;&lt; str[i];</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        }</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\&quot;&quot;</span>);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    }</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;}</div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::Sz</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00033">rtlil.h:33</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html_a3aa32762a8853146353206eed9550cbc"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#a3aa32762a8853146353206eed9550cbc">RTLIL::Const::flags</a></div><div class="ttdeci">int flags</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00437">rtlil.h:437</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html_a763d87b6140dd3da83e670d1391bd9cf"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf">RTLIL::Const::decode_string</a></div><div class="ttdeci">std::string decode_string() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00131">rtlil.cc:131</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::Sa</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00034">rtlil.h:34</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html_ae5e5cbf7769988072459931e2c902132"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">RTLIL::Const::bits</a></div><div class="ttdeci">std::vector&lt; RTLIL::State &gt; bits</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00438">rtlil.h:438</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a33b7d8fd4814f1f9a3c727bf9e8ab2a2ad560c087af49481a59ff15d221409540"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a33b7d8fd4814f1f9a3c727bf9e8ab2a2ad560c087af49481a59ff15d221409540">RTLIL::CONST_FLAG_STRING</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00050">rtlil.h:50</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00035">rtlil.h:35</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a39658b7a471ec22caabf6717ccfe0e1b_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a39658b7a471ec22caabf6717ccfe0e1b_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a39658b7a471ec22caabf6717ccfe0e1b_cgraph" id="d5/d25/namespaceILANG__BACKEND_a39658b7a471ec22caabf6717ccfe0e1b_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="268,5,327,32"/><area shape="rect" id="node5" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="224,57,371,98"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="419,5,485,32"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="534,5,578,32"/></map>
</div>
</p>

<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a39658b7a471ec22caabf6717ccfe0e1b_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a39658b7a471ec22caabf6717ccfe0e1b_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a39658b7a471ec22caabf6717ccfe0e1b_icgraph" id="d5/d25/namespaceILANG__BACKEND_a39658b7a471ec22caabf6717ccfe0e1b_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="224,457,395,498"/><area shape="rect" id="node4" href="../../d5/d25/namespaceILANG__BACKEND.html#ad3d289cd8752e2e12da6ed77176e86ff" title="ILANG_BACKEND::dump_cell" alt="" coords="694,187,893,213"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="1197,230,1368,271"/><area shape="rect" id="node11" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="960,289,1131,330"/><area shape="rect" id="node12" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="944,355,1147,381"/><area shape="rect" id="node49" href="../../d5/d25/namespaceILANG__BACKEND.html#a3d376093149437f5d0510affda32d828" title="ILANG_BACKEND::dump_wire" alt="" coords="443,20,645,47"/><area shape="rect" id="node50" href="../../d5/d25/namespaceILANG__BACKEND.html#af139ec52f448e773fa9c7ce9312a680c" title="ILANG_BACKEND::dump\l_memory" alt="" coords="224,70,395,111"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="459,457,629,498"/><area shape="rect" id="node39" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="491,1837,597,1864"/><area shape="rect" id="node10" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="708,339,879,381"/><area shape="rect" id="node13" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592" title="ILANG_BACKEND::dump\l_proc_sync" alt="" coords="708,457,879,498"/><area shape="rect" id="node14" href="../../d5/d25/namespaceILANG__BACKEND.html#aee9e46da06237f59a787dc2cb1c0ed22" title="ILANG_BACKEND::dump_conn" alt="" coords="942,405,1149,432"/><area shape="rect" id="node16" href="../../d7/d7f/log_8h.html#a60b86fabb1430bf0e068c60e3ca832b2" title="log_signal" alt="" coords="753,1033,833,1060"/><area shape="rect" id="node9" href="../../d7/d7f/log_8h.html#ab44a53c60020f165bea50d36a4edc954" title="log_cell" alt="" coords="1012,187,1079,213"/><area shape="rect" id="node6" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="1416,230,1587,271"/><area shape="rect" id="node7" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="1635,212,1787,239"/><area shape="rect" id="node8" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="1642,263,1779,289"/><area shape="rect" id="node15" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="1450,1763,1553,1789"/><area shape="rect" id="node17" href="../../d0/dde/abc_8cc.html#ae957455a74979021ee46b27a555ef840" title="dump_loop_graph" alt="" coords="983,756,1107,783"/><area shape="rect" id="node18" href="../../d0/dde/abc_8cc.html#a1538e69c81ae0ee4319cbdfb16c1b537" title="handle_loops" alt="" coords="1233,807,1332,833"/><area shape="rect" id="node19" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="1455,1233,1547,1260"/><area shape="rect" id="node20" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="967,1275,1124,1301"/><area shape="rect" id="node21" href="../../d1/d07/structConnwrappersWorker.html#af6f999820a9625f7ca60a8b7e6c4fb33" title="ConnwrappersWorker\l::work" alt="" coords="972,1326,1119,1367"/><area shape="rect" id="node22" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="970,1391,1121,1433"/><area shape="rect" id="node23" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="972,1457,1119,1484"/><area shape="rect" id="node24" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="962,457,1129,498"/><area shape="rect" id="node25" href="../../d5/d3c/structVlogHammerReporter.html#a6f9d4edd55538c8afd05c03872dc321f" title="VlogHammerReporter\l::sat_check" alt="" coords="972,522,1119,563"/><area shape="rect" id="node26" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="1197,588,1368,615"/><area shape="rect" id="node27" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1437,647,1565,673"/><area shape="rect" id="node28" href="../../db/dcf/structFindReducedInputs.html#a0b5c76f24f50c7212a676b2137cddaf6" title="FindReducedInputs::\lregister_pi_bit" alt="" coords="975,639,1115,681"/><area shape="rect" id="node29" href="../../db/dcf/structFindReducedInputs.html#aeaa77a3e58feb4804688071d1b3c1e33" title="FindReducedInputs::\lanalyze" alt="" coords="975,1209,1115,1250"/><area shape="rect" id="node30" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="1215,1067,1350,1093"/><area shape="rect" id="node31" href="../../d5/ddd/structPerformReduction.html#ab674bca62b8152132e08a001a511c7f1" title="PerformReduction::analyze\l_const" alt="" coords="958,909,1133,950"/><area shape="rect" id="node32" href="../../d5/ddd/structPerformReduction.html#a83fbaef509c7d9f195700541ad2858cf" title="PerformReduction::analyze" alt="" coords="958,975,1133,1001"/><area shape="rect" id="node33" href="../../d9/d39/fsm__detect_8cc.html#ac98c72a8130fee3f86e08800d73052e1" title="check_state_mux_tree" alt="" coords="969,857,1122,884"/><area shape="rect" id="node34" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="1003,1508,1088,1535"/><area shape="rect" id="node35" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="1237,1559,1328,1585"/><area shape="rect" id="node36" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="991,1559,1100,1585"/><area shape="rect" id="node37" href="../../d8/d65/structFsmOpt.html#ab1bf4d0eddc5c154a149a0d09105991d" title="FsmOpt::opt_unreachable\l_states" alt="" coords="960,1026,1131,1067"/><area shape="rect" id="node38" href="../../d8/d65/structFsmOpt.html#a14da1e819d09da6680b867c72bdd2158" title="FsmOpt::opt_const_and\l_unused_inputs" alt="" coords="965,1091,1125,1133"/><area shape="rect" id="node40" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="723,1913,864,1940"/><area shape="rect" id="node41" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb" title="dump_cell_expr_uniop" alt="" coords="970,1863,1121,1889"/><area shape="rect" id="node42" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d" title="dump_cell_expr_binop" alt="" coords="970,1925,1121,1952"/><area shape="rect" id="node43" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="989,2001,1101,2028"/><area shape="rect" id="node44" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="1242,2001,1323,2028"/><area shape="rect" id="node45" href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc" title="dump_conn" alt="" coords="1001,1711,1090,1737"/><area shape="rect" id="node46" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="732,1761,855,1788"/><area shape="rect" id="node47" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="980,1761,1111,1788"/><area shape="rect" id="node48" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="992,1812,1099,1839"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a30b07518859b127b2f6323b91e43988c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_design </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>only_selected</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flag_m</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flag_n</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00363">363</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;{</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordtype">int</span> init_autoidx = <a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">if</span> (!flag_m) {</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <span class="keywordtype">int</span> count_selected_mods = 0;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">modules_</a>.begin(); it != design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">modules_</a>.end(); it++) {</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            <span class="keywordflow">if</span> (design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b">selected_whole_module</a>(it-&gt;first))</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                flag_m = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            <span class="keywordflow">if</span> (design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(it-&gt;second))</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                count_selected_mods++;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        }</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <span class="keywordflow">if</span> (count_selected_mods &gt; 1)</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;            flag_m = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    }</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">if</span> (!only_selected || flag_m) {</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <span class="keywordflow">if</span> (only_selected)</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;autoidx %d\n&quot;</span>, <a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>);</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    }</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">modules_</a>.begin(); it != design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">modules_</a>.end(); it++) {</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <span class="keywordflow">if</span> (!only_selected || design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(it-&gt;second)) {</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;            <span class="keywordflow">if</span> (only_selected)</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e">dump_module</a>(f, <span class="stringliteral">&quot;&quot;</span>, it-&gt;second, design, only_selected, flag_m, flag_n);</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        }</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    }</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(init_autoidx == <a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_ac8af84e39e8b00ea459e861ee745116e"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e">dump_module</a></div><div class="ttdeci">void dump_module(std::ostream &amp;f, std::string indent, RTLIL::Module *module)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00943">verilog_backend.cc:943</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a75d574d32040c3083b4330c618e52e6b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b">RTLIL::Design::selected_whole_module</a></div><div class="ttdeci">bool selected_whole_module(RTLIL::IdString mod_name) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00388">rtlil.cc:388</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_affc1882231aaeabe17e10bb91fdfaed7"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">RTLIL::Design::modules_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Module * &gt; modules_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00507">rtlil.h:507</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a30b07518859b127b2f6323b91e43988c_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a30b07518859b127b2f6323b91e43988c_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a30b07518859b127b2f6323b91e43988c_cgraph" id="d5/d25/namespaceILANG__BACKEND_a30b07518859b127b2f6323b91e43988c_cgraph">
<area shape="rect" id="node2" href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b" title="RTLIL::Design::selected\l_whole_module" alt="" coords="464,5,624,46"/><area shape="rect" id="node3" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b" title="RTLIL::Design::selected" alt="" coords="464,71,624,97"/><area shape="rect" id="node5" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="2532,821,2591,848"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="224,443,395,485"/><area shape="rect" id="node4" href="../../d1/d01/structRTLIL_1_1Design.html#ac0d72a83fb1f702641e342fda3097552" title="RTLIL::Design::selected\l_module" alt="" coords="699,55,859,97"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="2662,977,2727,1004"/><area shape="rect" id="node7" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2777,977,2821,1004"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="1637,730,1808,771"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1650,577,1795,604"/><area shape="rect" id="node12" href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af" title="RTLIL::Module::wires" alt="" coords="472,1487,616,1513"/><area shape="rect" id="node13" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882" title="Minisat::sort" alt="" coords="498,1537,590,1564"/><area shape="rect" id="node15" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d" title="RTLIL::Module::cells" alt="" coords="474,172,614,199"/><area shape="rect" id="node16" href="../../d5/d25/namespaceILANG__BACKEND.html#a3d376093149437f5d0510affda32d828" title="ILANG_BACKEND::dump_wire" alt="" coords="1387,409,1589,436"/><area shape="rect" id="node17" href="../../d5/d25/namespaceILANG__BACKEND.html#af139ec52f448e773fa9c7ce9312a680c" title="ILANG_BACKEND::dump\l_memory" alt="" coords="1403,461,1573,502"/><area shape="rect" id="node18" href="../../d5/d25/namespaceILANG__BACKEND.html#ad3d289cd8752e2e12da6ed77176e86ff" title="ILANG_BACKEND::dump_cell" alt="" coords="917,1045,1115,1072"/><area shape="rect" id="node32" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="1407,1335,1569,1361"/><area shape="rect" id="node38" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="443,556,645,583"/><area shape="rect" id="node42" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="453,223,635,249"/><area shape="rect" id="node43" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="1407,1461,1569,1488"/><area shape="rect" id="node45" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae" title="RTLIL::Module::wire" alt="" coords="475,273,613,300"/><area shape="rect" id="node46" href="../../d5/d25/namespaceILANG__BACKEND.html#aee9e46da06237f59a787dc2cb1c0ed22" title="ILANG_BACKEND::dump_conn" alt="" coords="913,1161,1119,1188"/><area shape="rect" id="node10" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1856,898,2003,939"/><area shape="rect" id="node14" href="../../d6/d0b/namespaceMinisat.html#a8affdb5c7e6b4a809db48cac05d2f3ed" title="Minisat::selectionSort" alt="" coords="705,1537,852,1564"/><area shape="rect" id="node19" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="1172,1061,1335,1088"/><area shape="rect" id="node20" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="1168,995,1339,1037"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1423,1269,1553,1310"/><area shape="rect" id="node23" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="1403,882,1573,923"/><area shape="rect" id="node31" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="1421,1050,1555,1091"/><area shape="rect" id="node22" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="2527,1445,2595,1472"/><area shape="rect" id="node24" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="1676,1015,1769,1041"/><area shape="rect" id="node25" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1893,1116,1965,1143"/><area shape="rect" id="node26" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="2107,1321,2186,1348"/><area shape="rect" id="node27" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="2309,1369,2347,1396"/><area shape="rect" id="node28" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="2414,1369,2461,1396"/><area shape="rect" id="node30" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="2291,1319,2365,1345"/><area shape="rect" id="node29" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="2510,1369,2613,1396"/><area shape="rect" id="node33" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="1649,1436,1797,1463"/><area shape="rect" id="node34" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1901,1485,1958,1512"/><area shape="rect" id="node35" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="2055,1435,2238,1461"/><area shape="rect" id="node36" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="2070,1485,2223,1512"/><area shape="rect" id="node37" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="2051,1536,2243,1563"/><area shape="rect" id="node39" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="693,827,864,869"/><area shape="rect" id="node41" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592" title="ILANG_BACKEND::dump\l_proc_sync" alt="" coords="931,578,1101,619"/><area shape="rect" id="node40" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="931,827,1101,869"/><area shape="rect" id="node44" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="1641,1537,1804,1564"/><area shape="rect" id="node47" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="1200,1217,1307,1244"/><area shape="rect" id="node48" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="1431,1116,1545,1143"/></map>
</div>
</p>

<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a30b07518859b127b2f6323b91e43988c_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a30b07518859b127b2f6323b91e43988c_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a30b07518859b127b2f6323b91e43988c_icgraph" id="d5/d25/namespaceILANG__BACKEND_a30b07518859b127b2f6323b91e43988c_icgraph">
<area shape="rect" id="node2" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="224,5,376,32"/><area shape="rect" id="node3" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="231,56,369,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af139ec52f448e773fa9c7ce9312a680c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_memory </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../d9/d83/structRTLIL_1_1Memory.html">RTLIL::Memory</a> *&#160;</td>
          <td class="paramname"><em>memory</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00139">139</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;{</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    std::map&lt;RTLIL::IdString, RTLIL::Const, RTLIL::sort_by_id_str&gt; sorted_attributes(memory-&gt;attributes.begin(), memory-&gt;attributes.end());</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sorted_attributes.begin(); it != sorted_attributes.end(); it++) {</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;attribute %s &quot;</span>, indent.c_str(), it-&gt;first.c_str());</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    }</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;memory &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">if</span> (memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">width</a> != 1)</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;width %d &quot;</span>, memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">width</a>);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">if</span> (memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#ad6f35f920bf9f497f189717eb1e025f9">size</a> != 0)</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;size %d &quot;</span>, memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#ad6f35f920bf9f497f189717eb1e025f9">size</a>);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s\n&quot;</span>, memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#aff55a964d2e6c6ac3ce7c001099b38e5">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Memory_html_ad6f35f920bf9f497f189717eb1e025f9"><div class="ttname"><a href="../../d9/d83/structRTLIL_1_1Memory.html#ad6f35f920bf9f497f189717eb1e025f9">RTLIL::Memory::size</a></div><div class="ttdeci">int size</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00836">rtlil.h:836</a></div></div>
<div class="ttc" id="structRTLIL_1_1Memory_html_aff55a964d2e6c6ac3ce7c001099b38e5"><div class="ttname"><a href="../../d9/d83/structRTLIL_1_1Memory.html#aff55a964d2e6c6ac3ce7c001099b38e5">RTLIL::Memory::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00835">rtlil.h:835</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_af452d6e9cc16066cd127cb31353fcd4f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a></div><div class="ttdeci">void dump_const(std::ostream &amp;f, const RTLIL::Const &amp;data, int width=-1, int offset=0, bool no_decimal=false, bool set_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00154">verilog_backend.cc:154</a></div></div>
<div class="ttc" id="structRTLIL_1_1Memory_html_a58a77eb36784d11490f05b2b263e3a61"><div class="ttname"><a href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">RTLIL::Memory::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00836">rtlil.h:836</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_af139ec52f448e773fa9c7ce9312a680c_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_af139ec52f448e773fa9c7ce9312a680c_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_af139ec52f448e773fa9c7ce9312a680c_cgraph" id="d5/d25/namespaceILANG__BACKEND_af139ec52f448e773fa9c7ce9312a680c_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="487,5,545,32"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="224,57,395,98"/><area shape="rect" id="node7" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="237,123,382,149"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="638,5,703,32"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="753,5,797,32"/><area shape="rect" id="node6" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="443,57,589,98"/></map>
</div>
</p>

<p><div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_af139ec52f448e773fa9c7ce9312a680c_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_af139ec52f448e773fa9c7ce9312a680c_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_af139ec52f448e773fa9c7ce9312a680c_icgraph" id="d5/d25/namespaceILANG__BACKEND_af139ec52f448e773fa9c7ce9312a680c_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="224,23,395,65"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="443,23,613,65"/><area shape="rect" id="node4" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="661,5,813,32"/><area shape="rect" id="node5" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="669,56,806,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad401ce6f755a6ff0a8fecaba5bb585e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_module </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>only_selected</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flag_m</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>flag_n</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00272">272</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordtype">bool</span> print_header = flag_m || design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b">selected_whole_module</a>(module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordtype">bool</span> print_body = !flag_n || !design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b">selected_whole_module</a>(module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">if</span> (print_header)</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    {</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;attributes.begin(); it != module-&gt;attributes.end(); it++) {</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;attribute %s &quot;</span>, indent.c_str(), it-&gt;first.c_str());</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        }</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;module %s\n&quot;</span>, indent.c_str(), module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    }</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">if</span> (print_body)</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    {</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        std::vector&lt;RTLIL::Wire*&gt; sorted_wires;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af">wires</a>())</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            sorted_wires.push_back(it);</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <a class="code" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">std::sort</a>(sorted_wires.begin(), sorted_wires.end(), <a class="code" href="../../dd/dfb/structRTLIL_1_1sort__by__name__str.html">RTLIL::sort_by_name_str&lt;RTLIL::Wire&gt;</a>());</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        std::vector&lt;RTLIL::Memory*&gt; sorted_memories;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>)</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            sorted_memories.push_back(it.second);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <a class="code" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">std::sort</a>(sorted_memories.begin(), sorted_memories.end(), <a class="code" href="../../dd/dfb/structRTLIL_1_1sort__by__name__str.html">RTLIL::sort_by_name_str&lt;RTLIL::Memory&gt;</a>());</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        std::vector&lt;RTLIL::Cell*&gt; sorted_cells;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a>())</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;            sorted_cells.push_back(it);</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <a class="code" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">std::sort</a>(sorted_cells.begin(), sorted_cells.end(), <a class="code" href="../../dd/dfb/structRTLIL_1_1sort__by__name__str.html">RTLIL::sort_by_name_str&lt;RTLIL::Cell&gt;</a>());</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        std::vector&lt;RTLIL::Process*&gt; sorted_processes;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>)</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            sorted_processes.push_back(it.second);</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <a class="code" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">std::sort</a>(sorted_processes.begin(), sorted_processes.end(), <a class="code" href="../../dd/dfb/structRTLIL_1_1sort__by__name__str.html">RTLIL::sort_by_name_str&lt;RTLIL::Process&gt;</a>());</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it : sorted_wires)</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            <span class="keywordflow">if</span> (!only_selected || design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, it)) {</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                <span class="keywordflow">if</span> (only_selected)</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a7f042fae8da55b313e597c43a4b1c179">dump_wire</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, it);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            }</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it : sorted_memories)</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;            <span class="keywordflow">if</span> (!only_selected || design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, it)) {</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                <span class="keywordflow">if</span> (only_selected)</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ad0cea71109574eaf5f93e4b922a41813">dump_memory</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, it);</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;            }</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it : sorted_cells)</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            <span class="keywordflow">if</span> (!only_selected || design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, it)) {</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                <span class="keywordflow">if</span> (only_selected)</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b">dump_cell</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, it);</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;            }</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it : sorted_processes)</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;            <span class="keywordflow">if</span> (!only_selected || design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, it)) {</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                <span class="keywordflow">if</span> (only_selected)</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                <a class="code" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd">dump_proc</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, it);</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            }</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordtype">bool</span> first_conn_line = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">connections</a>().begin(); it != module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">connections</a>().end(); it++) {</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            <span class="keywordtype">bool</span> show_conn = !only_selected;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            <span class="keywordflow">if</span> (only_selected) {</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sigs = it-&gt;first;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                sigs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(it-&gt;second);</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : sigs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>()) {</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                    <span class="keywordflow">if</span> (c.wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> || !design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, c.<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a>))</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                    show_conn = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                }</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;            }</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;            <span class="keywordflow">if</span> (show_conn) {</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                <span class="keywordflow">if</span> (only_selected &amp;&amp; first_conn_line)</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc">dump_conn</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, it-&gt;first, it-&gt;second);</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                first_conn_line = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            }</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        }</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    }</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">if</span> (print_header)</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;end\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a0645dfddb688b47d2572df2531aed7ae"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">RTLIL::Module::wire</a></div><div class="ttdeci">RTLIL::Wire * wire(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00637">rtlil.h:637</a></div></div>
<div class="ttc" id="structRTLIL_1_1sort__by__name__str_html"><div class="ttname"><a href="../../dd/dfb/structRTLIL_1_1sort__by__name__str.html">RTLIL::sort_by_name_str</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00277">rtlil.h:277</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="namespaceMinisat_html_a1810c0444f62172970ee3ca403ec5882"><div class="ttname"><a href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">Minisat::sort</a></div><div class="ttdeci">void sort(T *array, int size, LessThan lt)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d87/Sort_8h_source.html#l00057">Sort.h:57</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a7f042fae8da55b313e597c43a4b1c179"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a7f042fae8da55b313e597c43a4b1c179">dump_wire</a></div><div class="ttdeci">void dump_wire(std::ostream &amp;f, std::string indent, RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00261">verilog_backend.cc:261</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aa093cc84407f5e461655a356b1b0f6e9"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">RTLIL::Module::connections</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigSig &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01307">rtlil.cc:1307</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad6ce9c31ae8826c5d72f0aeec6cee8af"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af">RTLIL::Module::wires</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Wire * &gt; wires()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00640">rtlil.h:640</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8ab3d0765815d534439e924a38f14432"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">RTLIL::Module::memories</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Memory * &gt; memories</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00601">rtlil.h:601</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a36331bf90617fb637a8502ee19fc95fc"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc">dump_conn</a></div><div class="ttdeci">void dump_conn(std::ostream &amp;f, std::string indent, const RTLIL::SigSpec &amp;left, const RTLIL::SigSpec &amp;right)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00786">verilog_backend.cc:786</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_adf87d608950921ea0126a91c8024f29b"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b">dump_cell</a></div><div class="ttdeci">void dump_cell(std::ostream &amp;f, std::string indent, RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00724">verilog_backend.cc:724</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a75d574d32040c3083b4330c618e52e6b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b">RTLIL::Design::selected_whole_module</a></div><div class="ttdeci">bool selected_whole_module(RTLIL::IdString mod_name) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00388">rtlil.cc:388</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_af452d6e9cc16066cd127cb31353fcd4f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a></div><div class="ttdeci">void dump_const(std::ostream &amp;f, const RTLIL::Const &amp;data, int width=-1, int offset=0, bool no_decimal=false, bool set_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00154">verilog_backend.cc:154</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a57b60c312397a5fb92741b2dd63e9a5d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">RTLIL::Module::cells</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Cell * &gt; cells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00641">rtlil.h:641</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_ad0cea71109574eaf5f93e4b922a41813"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#ad0cea71109574eaf5f93e4b922a41813">dump_memory</a></div><div class="ttdeci">void dump_memory(std::ostream &amp;f, std::string indent, RTLIL::Memory *memory)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00298">verilog_backend.cc:298</a></div></div>
<div class="ttc" id="namespaceILANG__BACKEND_html_ac2f7d234e36d6fe6efcdb991fda69ebd"><div class="ttname"><a href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd">ILANG_BACKEND::dump_proc</a></div><div class="ttdeci">void dump_proc(std::ostream &amp;f, std::string indent, const RTLIL::Process *proc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d2a/ilang__backend_8cc_source.html#l00249">ilang_backend.cc:249</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a89320bf61e66da75ed172a1e0ecf2be0"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">RTLIL::SigSpec::chunks</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigChunk &gt; &amp; chunks() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01016">rtlil.h:1016</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_ad401ce6f755a6ff0a8fecaba5bb585e0_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_ad401ce6f755a6ff0a8fecaba5bb585e0_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_ad401ce6f755a6ff0a8fecaba5bb585e0_cgraph" id="d5/d25/namespaceILANG__BACKEND_ad401ce6f755a6ff0a8fecaba5bb585e0_cgraph">
<area shape="rect" id="node2" href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b" title="RTLIL::Design::selected\l_whole_module" alt="" coords="245,5,405,46"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="2313,761,2372,788"/><area shape="rect" id="node6" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="1419,590,1589,631"/><area shape="rect" id="node8" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1431,711,1577,737"/><area shape="rect" id="node9" href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af" title="RTLIL::Module::wires" alt="" coords="253,1175,397,1201"/><area shape="rect" id="node10" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882" title="Minisat::sort" alt="" coords="279,1225,371,1252"/><area shape="rect" id="node12" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d" title="RTLIL::Module::cells" alt="" coords="255,1276,395,1303"/><area shape="rect" id="node13" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b" title="RTLIL::Design::selected" alt="" coords="245,1327,405,1353"/><area shape="rect" id="node15" href="../../d5/d25/namespaceILANG__BACKEND.html#a3d376093149437f5d0510affda32d828" title="ILANG_BACKEND::dump_wire" alt="" coords="1168,644,1371,671"/><area shape="rect" id="node16" href="../../d5/d25/namespaceILANG__BACKEND.html#af139ec52f448e773fa9c7ce9312a680c" title="ILANG_BACKEND::dump\l_memory" alt="" coords="1184,375,1355,417"/><area shape="rect" id="node17" href="../../d5/d25/namespaceILANG__BACKEND.html#ad3d289cd8752e2e12da6ed77176e86ff" title="ILANG_BACKEND::dump_cell" alt="" coords="698,847,897,873"/><area shape="rect" id="node31" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="1188,1199,1351,1225"/><area shape="rect" id="node37" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="224,583,427,609"/><area shape="rect" id="node41" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="234,1377,417,1404"/><area shape="rect" id="node42" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="1188,1376,1351,1403"/><area shape="rect" id="node44" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae" title="RTLIL::Module::wire" alt="" coords="257,1428,394,1455"/><area shape="rect" id="node45" href="../../d5/d25/namespaceILANG__BACKEND.html#aee9e46da06237f59a787dc2cb1c0ed22" title="ILANG_BACKEND::dump_conn" alt="" coords="694,1023,901,1049"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="2443,892,2509,919"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2558,892,2602,919"/><area shape="rect" id="node7" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1637,863,1784,905"/><area shape="rect" id="node11" href="../../d6/d0b/namespaceMinisat.html#a8affdb5c7e6b4a809db48cac05d2f3ed" title="Minisat::selectionSort" alt="" coords="487,1225,633,1252"/><area shape="rect" id="node14" href="../../d1/d01/structRTLIL_1_1Design.html#ac0d72a83fb1f702641e342fda3097552" title="RTLIL::Design::selected\l_module" alt="" coords="480,1319,640,1361"/><area shape="rect" id="node18" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="953,796,1116,823"/><area shape="rect" id="node19" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="949,949,1120,990"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1204,1133,1335,1174"/><area shape="rect" id="node22" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="1184,847,1355,889"/><area shape="rect" id="node30" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="1202,965,1337,1006"/><area shape="rect" id="node21" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="2309,1360,2377,1387"/><area shape="rect" id="node23" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="1457,929,1551,956"/><area shape="rect" id="node24" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1675,1031,1747,1057"/><area shape="rect" id="node25" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1889,1243,1967,1269"/><area shape="rect" id="node26" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="2090,1284,2129,1311"/><area shape="rect" id="node27" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="2195,1284,2242,1311"/><area shape="rect" id="node29" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="2073,1233,2146,1260"/><area shape="rect" id="node28" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="2291,1284,2394,1311"/><area shape="rect" id="node32" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="1430,1351,1578,1377"/><area shape="rect" id="node33" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1682,1400,1739,1427"/><area shape="rect" id="node34" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1837,1451,2019,1477"/><area shape="rect" id="node35" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1851,1349,2005,1376"/><area shape="rect" id="node36" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1832,1400,2024,1427"/><area shape="rect" id="node38" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="475,543,645,585"/><area shape="rect" id="node40" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592" title="ILANG_BACKEND::dump\l_proc_sync" alt="" coords="712,609,883,650"/><area shape="rect" id="node39" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="712,543,883,585"/><area shape="rect" id="node43" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="1423,1452,1585,1479"/><area shape="rect" id="node46" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="981,1023,1088,1049"/><area shape="rect" id="node47" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="1213,1031,1326,1057"/></map>
</div>
</p>

<p><div id="dynsection-11" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-11-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-11-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-11-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_ad401ce6f755a6ff0a8fecaba5bb585e0_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_ad401ce6f755a6ff0a8fecaba5bb585e0_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_ad401ce6f755a6ff0a8fecaba5bb585e0_icgraph" id="d5/d25/namespaceILANG__BACKEND_ad401ce6f755a6ff0a8fecaba5bb585e0_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="224,23,395,65"/><area shape="rect" id="node3" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="443,5,595,32"/><area shape="rect" id="node4" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="450,56,587,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac2f7d234e36d6fe6efcdb991fda69ebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_proc </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *&#160;</td>
          <td class="paramname"><em>proc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00249">249</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;{</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = proc-&gt;attributes.begin(); it != proc-&gt;attributes.end(); it++) {</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;attribute %s &quot;</span>, indent.c_str(), it-&gt;first.c_str());</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    }</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;process %s\n&quot;</span>, indent.c_str(), proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50">dump_proc_case_body</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, &amp;proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">root_case</a>);</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>.begin(); it != proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>.end(); it++)</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <a class="code" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592">dump_proc_sync</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, *it);</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;end\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="namespaceILANG__BACKEND_html_a129461731159f7d3df350ab204451592"><div class="ttname"><a href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592">ILANG_BACKEND::dump_proc_sync</a></div><div class="ttdeci">void dump_proc_sync(std::ostream &amp;f, std::string indent, const RTLIL::SyncRule *sy)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d2a/ilang__backend_8cc_source.html#l00224">ilang_backend.cc:224</a></div></div>
<div class="ttc" id="namespaceILANG__BACKEND_html_a89dadf45bc22054ddf09fa78df084e50"><div class="ttname"><a href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50">ILANG_BACKEND::dump_proc_case_body</a></div><div class="ttdeci">void dump_proc_case_body(std::ostream &amp;f, std::string indent, const RTLIL::CaseRule *cs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d2a/ilang__backend_8cc_source.html#l00181">ilang_backend.cc:181</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_af452d6e9cc16066cd127cb31353fcd4f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a></div><div class="ttdeci">void dump_const(std::ostream &amp;f, const RTLIL::Const &amp;data, int width=-1, int offset=0, bool no_decimal=false, bool set_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00154">verilog_backend.cc:154</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_a58af9702f7d363547531ab7c0e64ad8a"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">RTLIL::Process::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01154">rtlil.h:1154</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_ae13957f7c26982b8d99df375172a4c51"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">RTLIL::Process::syncs</a></div><div class="ttdeci">std::vector&lt; RTLIL::SyncRule * &gt; syncs</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01157">rtlil.h:1157</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_a644f137dfccd2d7b0a7c4e74ea155b37"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">RTLIL::Process::root_case</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS RTLIL::CaseRule root_case</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01156">rtlil.h:1156</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-12" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-12-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-12-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-12-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_ac2f7d234e36d6fe6efcdb991fda69ebd_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_ac2f7d234e36d6fe6efcdb991fda69ebd_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_ac2f7d234e36d6fe6efcdb991fda69ebd_cgraph" id="d5/d25/namespaceILANG__BACKEND_ac2f7d234e36d6fe6efcdb991fda69ebd_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="2108,379,2167,406"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="1131,342,1301,384"/><area shape="rect" id="node7" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1143,518,1289,544"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="256,245,427,286"/><area shape="rect" id="node28" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592" title="ILANG_BACKEND::dump\l_proc_sync" alt="" coords="475,46,645,88"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="2238,447,2303,474"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2353,447,2397,474"/><area shape="rect" id="node6" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1349,456,1496,497"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="693,304,864,345"/><area shape="rect" id="node27" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="475,245,645,286"/><area shape="rect" id="node10" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1907,740,2037,781"/><area shape="rect" id="node12" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="912,421,1083,462"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="930,304,1065,345"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="916,202,1079,228"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="2103,738,2171,764"/><area shape="rect" id="node13" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="1169,466,1263,492"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1387,648,1459,675"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1601,655,1679,682"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1802,707,1841,734"/><area shape="rect" id="node17" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1949,678,1995,704"/><area shape="rect" id="node19" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1785,606,1858,632"/><area shape="rect" id="node18" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="2086,678,2189,704"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="1142,214,1290,240"/><area shape="rect" id="node23" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1394,239,1451,266"/><area shape="rect" id="node24" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1549,303,1731,330"/><area shape="rect" id="node25" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1563,202,1717,228"/><area shape="rect" id="node26" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1544,252,1736,279"/></map>
</div>
</p>

<p><div id="dynsection-13" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-13-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-13-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-13-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_ac2f7d234e36d6fe6efcdb991fda69ebd_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_ac2f7d234e36d6fe6efcdb991fda69ebd_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_ac2f7d234e36d6fe6efcdb991fda69ebd_icgraph" id="d5/d25/namespaceILANG__BACKEND_ac2f7d234e36d6fe6efcdb991fda69ebd_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="256,23,427,65"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="475,23,645,65"/><area shape="rect" id="node4" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="693,5,845,32"/><area shape="rect" id="node5" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="701,56,838,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a89dadf45bc22054ddf09fa78df084e50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_proc_case_body </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *&#160;</td>
          <td class="paramname"><em>cs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00181">181</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.begin(); it != cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.end(); it++)</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    {</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, it-&gt;first);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; &quot;</span>);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    }</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.begin(); it != cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.end(); it++)</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd">dump_proc_switch</a>(f, indent, *it);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8351d1187d52b68972cb8933f54cc6dd"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd">dump_proc_switch</a></div><div class="ttdeci">void dump_proc_switch(std::ostream &amp;f, std::string indent, RTLIL::SwitchRule *sw)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00824">verilog_backend.cc:824</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a56d3ce1e78fc2ab0c36f8ec3ff919de7"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">RTLIL::CaseRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01120">rtlil.h:1120</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-14" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-14-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-14-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-14-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a89dadf45bc22054ddf09fa78df084e50_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a89dadf45bc22054ddf09fa78df084e50_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a89dadf45bc22054ddf09fa78df084e50_cgraph" id="d5/d25/namespaceILANG__BACKEND_a89dadf45bc22054ddf09fa78df084e50_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1857,321,1916,348"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="443,203,613,245"/><area shape="rect" id="node26" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="224,414,395,455"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1987,271,2053,297"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2102,271,2146,297"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1656,31,1787,73"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="661,305,832,346"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="679,145,814,186"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="665,93,828,120"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1853,67,1921,93"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="880,414,1051,455"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="893,261,1038,288"/><area shape="rect" id="node12" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="919,363,1012,389"/><area shape="rect" id="node10" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1099,398,1245,439"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1136,195,1208,221"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1350,195,1429,221"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1551,144,1590,171"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1698,144,1745,171"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1534,195,1607,221"/><area shape="rect" id="node17" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1835,144,1938,171"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="891,93,1039,120"/><area shape="rect" id="node22" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1143,93,1201,120"/><area shape="rect" id="node23" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1298,144,1481,171"/><area shape="rect" id="node24" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1313,43,1466,69"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1293,93,1485,120"/></map>
</div>
</p>

<p><div id="dynsection-15" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-15-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-15-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-15-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a89dadf45bc22054ddf09fa78df084e50_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a89dadf45bc22054ddf09fa78df084e50_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a89dadf45bc22054ddf09fa78df084e50_icgraph" id="d5/d25/namespaceILANG__BACKEND_a89dadf45bc22054ddf09fa78df084e50_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="240,5,411,46"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="224,71,427,97"/><area shape="rect" id="node4" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="475,63,645,105"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="693,63,864,105"/><area shape="rect" id="node6" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="912,45,1064,72"/><area shape="rect" id="node7" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="919,96,1057,123"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aef3197cb4adeadf4e751cd873e01f747"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_proc_switch </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *&#160;</td>
          <td class="paramname"><em>sw</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00196">196</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sw-&gt;attributes.begin(); it != sw-&gt;attributes.end(); it++) {</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;attribute %s &quot;</span>, indent.c_str(), it-&gt;first.c_str());</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    }</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;switch &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#a26ddf0bb53943ca1827f0d2b2620eb02">signal</a>);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">cases</a>.begin(); it != sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">cases</a>.end(); it++)</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    {</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s  case &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; (*it)-&gt;compare.size(); i++) {</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            <span class="keywordflow">if</span> (i &gt; 0)</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;, &quot;</span>);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, (*it)-&gt;compare[i]);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        }</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <a class="code" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50">dump_proc_case_body</a>(f, indent + <span class="stringliteral">&quot;    &quot;</span>, *it);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    }</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;end\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1SwitchRule_html_ad7df507624c435bf6ffc901cd8bff3ad"><div class="ttname"><a href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">RTLIL::SwitchRule::cases</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS std::vector&lt; RTLIL::CaseRule * &gt; cases</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01134">rtlil.h:1134</a></div></div>
<div class="ttc" id="namespaceILANG__BACKEND_html_a89dadf45bc22054ddf09fa78df084e50"><div class="ttname"><a href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50">ILANG_BACKEND::dump_proc_case_body</a></div><div class="ttdeci">void dump_proc_case_body(std::ostream &amp;f, std::string indent, const RTLIL::CaseRule *cs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d2a/ilang__backend_8cc_source.html#l00181">ilang_backend.cc:181</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="structRTLIL_1_1SwitchRule_html_a26ddf0bb53943ca1827f0d2b2620eb02"><div class="ttname"><a href="../../d4/dca/structRTLIL_1_1SwitchRule.html#a26ddf0bb53943ca1827f0d2b2620eb02">RTLIL::SwitchRule::signal</a></div><div class="ttdeci">RTLIL::SigSpec signal</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01132">rtlil.h:1132</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_af452d6e9cc16066cd127cb31353fcd4f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a></div><div class="ttdeci">void dump_const(std::ostream &amp;f, const RTLIL::Const &amp;data, int width=-1, int offset=0, bool no_decimal=false, bool set_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00154">verilog_backend.cc:154</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-16" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-16-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-16-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-16-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_aef3197cb4adeadf4e751cd873e01f747_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_aef3197cb4adeadf4e751cd873e01f747_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_aef3197cb4adeadf4e751cd873e01f747_cgraph" id="d5/d25/namespaceILANG__BACKEND_aef3197cb4adeadf4e751cd873e01f747_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1857,195,1916,221"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="880,187,1051,229"/><area shape="rect" id="node7" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="443,283,613,325"/><area shape="rect" id="node26" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="224,43,395,85"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1987,279,2053,305"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2102,279,2146,305"/><area shape="rect" id="node6" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1099,199,1245,241"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1656,490,1787,531"/><area shape="rect" id="node10" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="661,283,832,325"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="679,595,814,637"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="665,371,828,397"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1853,493,1921,520"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="893,316,1038,343"/><area shape="rect" id="node12" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="919,265,1012,292"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1136,316,1208,343"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1350,341,1429,368"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1551,392,1590,419"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1698,392,1745,419"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1534,341,1607,368"/><area shape="rect" id="node17" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1835,392,1938,419"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="891,431,1039,457"/><area shape="rect" id="node22" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1143,431,1201,457"/><area shape="rect" id="node23" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1298,443,1481,469"/><area shape="rect" id="node24" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1313,493,1466,520"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1293,392,1485,419"/></map>
</div>
</p>

<p><div id="dynsection-17" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-17-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-17-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-17-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_aef3197cb4adeadf4e751cd873e01f747_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_aef3197cb4adeadf4e751cd873e01f747_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_aef3197cb4adeadf4e751cd873e01f747_icgraph" id="d5/d25/namespaceILANG__BACKEND_aef3197cb4adeadf4e751cd873e01f747_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="224,23,395,65"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="443,31,645,57"/><area shape="rect" id="node4" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="693,23,864,65"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="912,23,1083,65"/><area shape="rect" id="node6" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="1131,5,1283,32"/><area shape="rect" id="node7" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="1138,56,1275,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a129461731159f7d3df350ab204451592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_proc_sync </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a> *&#160;</td>
          <td class="paramname"><em>sy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00224">224</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;sync &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">switch</span> (sy-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a>) {</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">if</span> (0) <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::ST0</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;low &quot;</span>);</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">if</span> (0) <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::ST1</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;high &quot;</span>);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">if</span> (0) <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::STp</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;posedge &quot;</span>);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">if</span> (0) <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559">RTLIL::STn</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;negedge &quot;</span>);</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">if</span> (0) <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa7a38c446ed1288a733460db7cb11a6bb">RTLIL::STe</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;edge &quot;</span>);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, sy-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">signal</a>);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a">RTLIL::STa</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;always\n&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fad1dfb70b9e60ac07b6a21c28ada577de">RTLIL::STi</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;init\n&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    }</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sy-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a6387e5d08402fed7d5b6e170050902e9">actions</a>.begin(); it != sy-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a6387e5d08402fed7d5b6e170050902e9">actions</a>.end(); it++) {</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s  update &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, it-&gt;first);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; &quot;</span>);</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    }</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa7a38c446ed1288a733460db7cb11a6bb"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa7a38c446ed1288a733460db7cb11a6bb">RTLIL::STe</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00043">rtlil.h:43</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fad1dfb70b9e60ac07b6a21c28ada577de"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fad1dfb70b9e60ac07b6a21c28ada577de">RTLIL::STi</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00045">rtlil.h:45</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html_ab0e1e03d57059d5bd4f0990c4ef183c3"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">RTLIL::SyncRule::type</a></div><div class="ttdeci">RTLIL::SyncType type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01144">rtlil.h:1144</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html_a85b50eaadda24bb6749352dff8b901e8"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">RTLIL::SyncRule::signal</a></div><div class="ttdeci">RTLIL::SigSpec signal</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01145">rtlil.h:1145</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a">RTLIL::STa</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00044">rtlil.h:44</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559">RTLIL::STn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00042">rtlil.h:42</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::STp</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00041">rtlil.h:41</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::ST0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00039">rtlil.h:39</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html_a6387e5d08402fed7d5b6e170050902e9"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a6387e5d08402fed7d5b6e170050902e9">RTLIL::SyncRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01146">rtlil.h:1146</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::ST1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00040">rtlil.h:40</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-18" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-18-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-18-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-18-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a129461731159f7d3df350ab204451592_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a129461731159f7d3df350ab204451592_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a129461731159f7d3df350ab204451592_cgraph" id="d5/d25/namespaceILANG__BACKEND_a129461731159f7d3df350ab204451592_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1639,296,1697,323"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="224,242,395,283"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1769,335,1834,361"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1883,335,1927,361"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1437,525,1568,566"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="443,297,613,338"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="461,605,595,646"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="447,137,609,164"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1634,517,1702,544"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="661,297,832,338"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="674,363,819,389"/><area shape="rect" id="node12" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="700,413,793,440"/><area shape="rect" id="node10" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="880,347,1027,389"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="917,464,989,491"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1131,456,1210,483"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1333,452,1371,479"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1479,452,1526,479"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1315,401,1389,428"/><area shape="rect" id="node17" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1617,452,1719,479"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="673,112,821,139"/><area shape="rect" id="node22" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="925,105,982,132"/><area shape="rect" id="node23" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1079,93,1262,120"/><area shape="rect" id="node24" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1094,144,1247,171"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1075,43,1267,69"/></map>
</div>
</p>

<p><div id="dynsection-19" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-19-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-19-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-19-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a129461731159f7d3df350ab204451592_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a129461731159f7d3df350ab204451592_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a129461731159f7d3df350ab204451592_icgraph" id="d5/d25/namespaceILANG__BACKEND_a129461731159f7d3df350ab204451592_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="224,31,427,57"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="475,23,645,65"/><area shape="rect" id="node4" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="693,23,864,65"/><area shape="rect" id="node5" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="912,5,1064,32"/><area shape="rect" id="node6" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="919,56,1057,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a42e2480bb26bd97dc7bd9b0503af8195"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_sigchunk </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &amp;&#160;</td>
          <td class="paramname"><em>chunk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>autoint</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00086">86</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a> == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a>(f, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">data</a>, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a>, autoint);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a> == chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> &amp;&amp; chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> == 0)</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span>, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a> == 1)</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s [%d]&quot;</span>, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a>);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s [%d:%d]&quot;</span>, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a>+chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>-1, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a>);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    }</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a848274c30e38e79a2e73f87ee12677e9"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">RTLIL::SigChunk::offset</a></div><div class="ttdeci">int offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_abbf3532ef7d58e63b594c645bb462508"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">RTLIL::SigChunk::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00885">rtlil.h:885</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_addc20f55f4a908d5729b8bf8b9d995b1"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">RTLIL::SigChunk::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_af452d6e9cc16066cd127cb31353fcd4f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a></div><div class="ttdeci">void dump_const(std::ostream &amp;f, const RTLIL::Const &amp;data, int width=-1, int offset=0, bool no_decimal=false, bool set_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00154">verilog_backend.cc:154</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a3525a2cdfea778f992e7e9210b7b92ed"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">RTLIL::SigChunk::data</a></div><div class="ttdeci">std::vector&lt; RTLIL::State &gt; data</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00886">rtlil.h:886</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-20" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-20-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-20-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-20-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a42e2480bb26bd97dc7bd9b0503af8195_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a42e2480bb26bd97dc7bd9b0503af8195_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a42e2480bb26bd97dc7bd9b0503af8195_cgraph" id="d5/d25/namespaceILANG__BACKEND_a42e2480bb26bd97dc7bd9b0503af8195_cgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="224,69,395,110"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1007,135,1065,161"/><area shape="rect" id="node7" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="237,185,382,212"/><area shape="rect" id="node8" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="263,135,356,161"/><area shape="rect" id="node6" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="443,94,589,135"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1137,160,1202,187"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1251,160,1295,187"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="480,224,552,251"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="638,249,717,276"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="783,261,822,288"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="889,236,935,263"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="766,312,839,339"/><area shape="rect" id="node13" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1002,236,1070,263"/><area shape="rect" id="node14" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="985,287,1087,313"/></map>
</div>
</p>

<p><div id="dynsection-21" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-21-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-21-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-21-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a42e2480bb26bd97dc7bd9b0503af8195_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a42e2480bb26bd97dc7bd9b0503af8195_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a42e2480bb26bd97dc7bd9b0503af8195_icgraph" id="d5/d25/namespaceILANG__BACKEND_a42e2480bb26bd97dc7bd9b0503af8195_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="224,1744,395,1785"/><area shape="rect" id="node41" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="256,2088,363,2115"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#ad3d289cd8752e2e12da6ed77176e86ff" title="ILANG_BACKEND::dump_cell" alt="" coords="443,1627,642,1654"/><area shape="rect" id="node6" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="457,1744,628,1785"/><area shape="rect" id="node7" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="709,1788,880,1829"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592" title="ILANG_BACKEND::dump\l_proc_sync" alt="" coords="457,1678,628,1720"/><area shape="rect" id="node10" href="../../d5/d25/namespaceILANG__BACKEND.html#aee9e46da06237f59a787dc2cb1c0ed22" title="ILANG_BACKEND::dump_conn" alt="" coords="691,1860,898,1887"/><area shape="rect" id="node12" href="../../d7/d7f/log_8h.html#a60b86fabb1430bf0e068c60e3ca832b2" title="log_signal" alt="" coords="503,812,583,839"/><area shape="rect" id="node4" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="947,1777,1117,1818"/><area shape="rect" id="node5" href="../../d7/d7f/log_8h.html#ab44a53c60020f165bea50d36a4edc954" title="log_cell" alt="" coords="761,1682,828,1708"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="693,1736,896,1763"/><area shape="rect" id="node11" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="1178,1962,1281,1988"/><area shape="rect" id="node13" href="../../d0/dde/abc_8cc.html#ae957455a74979021ee46b27a555ef840" title="dump_loop_graph" alt="" coords="733,812,857,839"/><area shape="rect" id="node14" href="../../d0/dde/abc_8cc.html#a1538e69c81ae0ee4319cbdfb16c1b537" title="handle_loops" alt="" coords="983,762,1081,788"/><area shape="rect" id="node15" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="1183,395,1275,422"/><area shape="rect" id="node16" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="716,914,873,940"/><area shape="rect" id="node17" href="../../d1/d07/structConnwrappersWorker.html#af6f999820a9625f7ca60a8b7e6c4fb33" title="ConnwrappersWorker\l::work" alt="" coords="721,965,868,1006"/><area shape="rect" id="node18" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="719,1030,870,1072"/><area shape="rect" id="node19" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="721,1096,868,1123"/><area shape="rect" id="node20" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="711,1148,878,1189"/><area shape="rect" id="node21" href="../../d5/d3c/structVlogHammerReporter.html#a6f9d4edd55538c8afd05c03872dc321f" title="VlogHammerReporter\l::sat_check" alt="" coords="721,1265,868,1306"/><area shape="rect" id="node22" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="947,1214,1117,1240"/><area shape="rect" id="node23" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1165,1039,1293,1066"/><area shape="rect" id="node24" href="../../db/dcf/structFindReducedInputs.html#a0b5c76f24f50c7212a676b2137cddaf6" title="FindReducedInputs::\lregister_pi_bit" alt="" coords="725,1330,865,1372"/><area shape="rect" id="node25" href="../../db/dcf/structFindReducedInputs.html#aeaa77a3e58feb4804688071d1b3c1e33" title="FindReducedInputs::\lanalyze" alt="" coords="725,1565,865,1606"/><area shape="rect" id="node26" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="965,1484,1099,1511"/><area shape="rect" id="node27" href="../../d5/ddd/structPerformReduction.html#ab674bca62b8152132e08a001a511c7f1" title="PerformReduction::analyze\l_const" alt="" coords="707,1448,882,1489"/><area shape="rect" id="node28" href="../../d5/ddd/structPerformReduction.html#a83fbaef509c7d9f195700541ad2858cf" title="PerformReduction::analyze" alt="" coords="707,1514,882,1540"/><area shape="rect" id="node29" href="../../d9/d39/fsm__detect_8cc.html#ac98c72a8130fee3f86e08800d73052e1" title="check_state_mux_tree" alt="" coords="718,78,871,104"/><area shape="rect" id="node30" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="752,128,837,155"/><area shape="rect" id="node31" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="987,179,1077,206"/><area shape="rect" id="node32" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="740,230,849,256"/><area shape="rect" id="node33" href="../../d8/d65/structFsmOpt.html#ab1bf4d0eddc5c154a149a0d09105991d" title="FsmOpt::opt_unreachable\l_states" alt="" coords="709,281,880,322"/><area shape="rect" id="node34" href="../../d8/d65/structFsmOpt.html#a14da1e819d09da6680b867c72bdd2158" title="FsmOpt::opt_const_and\l_unused_inputs" alt="" coords="715,346,875,388"/><area shape="rect" id="node35" href="../../d8/d65/structFsmOpt.html#acdcff4f0f4a309f39613d0759b0497d9" title="FsmOpt::opt_unused\l_outputs" alt="" coords="723,412,866,453"/><area shape="rect" id="node36" href="../../d8/d65/structFsmOpt.html#aa14f76d26c9901a72e11c19b376e8467" title="FsmOpt::opt_alias_inputs" alt="" coords="710,478,879,504"/><area shape="rect" id="node37" href="../../d8/d65/structFsmOpt.html#ac37549696718ccf7609d0b17b2708279" title="FsmOpt::opt_feedback\l_inputs" alt="" coords="718,529,871,570"/><area shape="rect" id="node38" href="../../d8/d65/structFsmOpt.html#a0ff23e05d58b6ecf5b651e7a626c6638" title="FsmOpt::opt_find_dont\l_care_worker" alt="" coords="719,594,871,636"/><area shape="rect" id="node39" href="../../dd/d2c/structFsmData.html#acd5d854a61bb8421286cebc630edaeff" title="FsmData::log_info" alt="" coords="731,660,858,687"/><area shape="rect" id="node40" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="710,711,879,738"/><area shape="rect" id="node42" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="472,2266,613,2292"/><area shape="rect" id="node43" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb" title="dump_cell_expr_uniop" alt="" coords="719,2228,870,2255"/><area shape="rect" id="node44" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d" title="dump_cell_expr_binop" alt="" coords="719,2304,870,2331"/><area shape="rect" id="node45" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="739,2164,851,2191"/><area shape="rect" id="node46" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="991,2114,1073,2140"/><area shape="rect" id="node47" href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc" title="dump_conn" alt="" coords="750,1911,839,1938"/><area shape="rect" id="node48" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="481,2012,604,2039"/><area shape="rect" id="node49" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="729,1987,860,2014"/><area shape="rect" id="node50" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="741,2038,848,2064"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae3133a9ab2619ff10a74ebff9d1b4d36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_sigspec </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>autoint</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00100">100</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a">is_chunk</a>()) {</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919">dump_sigchunk</a>(f, sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619">as_chunk</a>(), autoint);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;{ &quot;</span>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>().rbegin(); it != sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>().rend(); it++) {</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919">dump_sigchunk</a>(f, *it, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; &quot;</span>);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        }</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;}&quot;</span>);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a996c389809c3c77e4ca4548c7a965919"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919">dump_sigchunk</a></div><div class="ttdeci">void dump_sigchunk(std::ostream &amp;f, const RTLIL::SigChunk &amp;chunk, bool no_decimal=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00209">verilog_backend.cc:209</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a766321f59e1006e522e788d42dd1d18a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a">RTLIL::SigSpec::is_chunk</a></div><div class="ttdeci">bool is_chunk() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02755">rtlil.cc:2755</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aaff2c3edb53b99750d743e33c0f39619"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619">RTLIL::SigSpec::as_chunk</a></div><div class="ttdeci">RTLIL::SigChunk as_chunk() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02877">rtlil.cc:2877</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a89320bf61e66da75ed172a1e0ecf2be0"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">RTLIL::SigSpec::chunks</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigChunk &gt; &amp; chunks() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01016">rtlil.h:1016</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-22" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-22-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-22-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-22-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_ae3133a9ab2619ff10a74ebff9d1b4d36_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_ae3133a9ab2619ff10a74ebff9d1b4d36_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_ae3133a9ab2619ff10a74ebff9d1b4d36_cgraph" id="d5/d25/namespaceILANG__BACKEND_ae3133a9ab2619ff10a74ebff9d1b4d36_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1219,5,1349,46"/><area shape="rect" id="node4" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="224,255,395,297"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1420,252,1479,279"/><area shape="rect" id="node18" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="242,423,377,465"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="228,489,391,516"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1415,27,1483,53"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="443,255,613,297"/><area shape="rect" id="node10" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="455,153,601,180"/><area shape="rect" id="node11" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="481,204,575,231"/><area shape="rect" id="node9" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="661,205,808,246"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1550,208,1615,235"/><area shape="rect" id="node8" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1665,208,1709,235"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="699,103,771,129"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="913,103,991,129"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1114,52,1153,79"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1261,92,1307,119"/><area shape="rect" id="node17" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1097,153,1170,180"/><area shape="rect" id="node16" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1398,92,1501,119"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="454,489,602,516"/><area shape="rect" id="node21" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="706,489,763,516"/><area shape="rect" id="node22" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="861,439,1043,465"/><area shape="rect" id="node23" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="875,489,1029,516"/><area shape="rect" id="node24" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="856,540,1048,567"/></map>
</div>
</p>

<p><div id="dynsection-23" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-23-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-23-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-23-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_ae3133a9ab2619ff10a74ebff9d1b4d36_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_ae3133a9ab2619ff10a74ebff9d1b4d36_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_ae3133a9ab2619ff10a74ebff9d1b4d36_icgraph" id="d5/d25/namespaceILANG__BACKEND_ae3133a9ab2619ff10a74ebff9d1b4d36_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#ad3d289cd8752e2e12da6ed77176e86ff" title="ILANG_BACKEND::dump_cell" alt="" coords="229,24,427,51"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="243,126,413,167"/><area shape="rect" id="node6" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="496,107,667,149"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592" title="ILANG_BACKEND::dump\l_proc_sync" alt="" coords="243,191,413,233"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#aee9e46da06237f59a787dc2cb1c0ed22" title="ILANG_BACKEND::dump_conn" alt="" coords="225,257,431,284"/><area shape="rect" id="node11" href="../../d7/d7f/log_8h.html#a60b86fabb1430bf0e068c60e3ca832b2" title="log_signal" alt="" coords="288,1367,368,1393"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="731,166,901,207"/><area shape="rect" id="node4" href="../../d7/d7f/log_8h.html#ab44a53c60020f165bea50d36a4edc954" title="log_cell" alt="" coords="548,5,615,32"/><area shape="rect" id="node7" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="480,173,683,200"/><area shape="rect" id="node10" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="530,224,633,251"/><area shape="rect" id="node12" href="../../d0/dde/abc_8cc.html#ae957455a74979021ee46b27a555ef840" title="dump_loop_graph" alt="" coords="519,696,643,723"/><area shape="rect" id="node13" href="../../d0/dde/abc_8cc.html#a1538e69c81ae0ee4319cbdfb16c1b537" title="handle_loops" alt="" coords="767,696,865,723"/><area shape="rect" id="node14" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="967,671,1059,697"/><area shape="rect" id="node15" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="503,797,660,824"/><area shape="rect" id="node16" href="../../d1/d07/structConnwrappersWorker.html#af6f999820a9625f7ca60a8b7e6c4fb33" title="ConnwrappersWorker\l::work" alt="" coords="508,849,655,890"/><area shape="rect" id="node17" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="506,914,657,955"/><area shape="rect" id="node18" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="743,1564,889,1591"/><area shape="rect" id="node19" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="498,1031,665,1073"/><area shape="rect" id="node20" href="../../d5/d3c/structVlogHammerReporter.html#a6f9d4edd55538c8afd05c03872dc321f" title="VlogHammerReporter\l::sat_check" alt="" coords="508,1097,655,1138"/><area shape="rect" id="node21" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="731,1104,901,1131"/><area shape="rect" id="node22" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="949,1041,1077,1068"/><area shape="rect" id="node23" href="../../db/dcf/structFindReducedInputs.html#a0b5c76f24f50c7212a676b2137cddaf6" title="FindReducedInputs::\lregister_pi_bit" alt="" coords="511,1265,651,1306"/><area shape="rect" id="node24" href="../../db/dcf/structFindReducedInputs.html#aeaa77a3e58feb4804688071d1b3c1e33" title="FindReducedInputs::\lanalyze" alt="" coords="511,1330,651,1371"/><area shape="rect" id="node25" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="749,1367,883,1393"/><area shape="rect" id="node26" href="../../d5/ddd/structPerformReduction.html#ab674bca62b8152132e08a001a511c7f1" title="PerformReduction::analyze\l_const" alt="" coords="494,1447,669,1489"/><area shape="rect" id="node27" href="../../d5/ddd/structPerformReduction.html#a83fbaef509c7d9f195700541ad2858cf" title="PerformReduction::analyze" alt="" coords="494,1213,669,1240"/><area shape="rect" id="node28" href="../../d9/d39/fsm__detect_8cc.html#ac98c72a8130fee3f86e08800d73052e1" title="check_state_mux_tree" alt="" coords="505,1564,658,1591"/><area shape="rect" id="node29" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="539,2248,624,2275"/><area shape="rect" id="node30" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="771,1716,861,1743"/><area shape="rect" id="node31" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="527,1716,636,1743"/><area shape="rect" id="node32" href="../../d8/d65/structFsmOpt.html#ab1bf4d0eddc5c154a149a0d09105991d" title="FsmOpt::opt_unreachable\l_states" alt="" coords="496,1767,667,1809"/><area shape="rect" id="node33" href="../../d8/d65/structFsmOpt.html#a14da1e819d09da6680b867c72bdd2158" title="FsmOpt::opt_const_and\l_unused_inputs" alt="" coords="501,1833,661,1874"/><area shape="rect" id="node34" href="../../d8/d65/structFsmOpt.html#acdcff4f0f4a309f39613d0759b0497d9" title="FsmOpt::opt_unused\l_outputs" alt="" coords="510,1898,653,1939"/><area shape="rect" id="node35" href="../../d8/d65/structFsmOpt.html#aa14f76d26c9901a72e11c19b376e8467" title="FsmOpt::opt_alias_inputs" alt="" coords="497,1964,666,1991"/><area shape="rect" id="node36" href="../../d8/d65/structFsmOpt.html#ac37549696718ccf7609d0b17b2708279" title="FsmOpt::opt_feedback\l_inputs" alt="" coords="505,2015,658,2057"/><area shape="rect" id="node37" href="../../d8/d65/structFsmOpt.html#a0ff23e05d58b6ecf5b651e7a626c6638" title="FsmOpt::opt_find_dont\l_care_worker" alt="" coords="505,2081,657,2122"/><area shape="rect" id="node38" href="../../dd/d2c/structFsmData.html#acd5d854a61bb8421286cebc630edaeff" title="FsmData::log_info" alt="" coords="518,2147,645,2173"/><area shape="rect" id="node39" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="497,2197,666,2224"/><area shape="rect" id="node40" href="../../d7/d89/intersynth_8cc.html#a22e8ffa1eca5afdd4d69e86e3ecfb650" title="netname" alt="" coords="545,1615,617,1641"/><area shape="rect" id="node41" href="../../d4/d9f/liberty_8cc.html#a5da14dd281415168a0e2ae258c7109f3" title="parse_func_expr" alt="" coords="523,2299,640,2325"/><area shape="rect" id="node42" href="../../d7/d7f/log_8h.html#a56bc808b9d3ab5d3fb51b69ca7b23b13" title="log_dump_val_worker" alt="" coords="507,2349,655,2376"/><area shape="rect" id="node43" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7" title="maccmap" alt="" coords="542,2400,621,2427"/><area shape="rect" id="node44" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="501,2451,662,2493"/><area shape="rect" id="node45" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d" title="MemoryShareWorker::\lconsolidate_wr_using_sat" alt="" coords="495,326,667,367"/><area shape="rect" id="node46" href="../../db/d25/structTest2Pass.html#aa2bcb9622a0e73ef84b46e5bc3e3c1f9" title="Test2Pass::execute" alt="" coords="513,392,649,419"/><area shape="rect" id="node47" href="../../d5/d72/opt__const_8cc.html#aa46510e9c449ee6203cf720bcb711d7b" title="replace_undriven" alt="" coords="521,443,641,469"/><area shape="rect" id="node48" href="../../d5/d72/opt__const_8cc.html#a1bc94b2bca723e7b79be3dbde567e8e2" title="replace_cell" alt="" coords="536,493,627,520"/><area shape="rect" id="node49" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="747,544,885,571"/><area shape="rect" id="node50" href="../../d5/d72/opt__const_8cc.html#a83e62052fedc4a9afb5bd71dabd91436" title="group_cell_inputs" alt="" coords="520,595,643,621"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a3d376093149437f5d0510affda32d828"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ILANG_BACKEND::dump_wire </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>wire</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html#l00114">114</a> of file <a class="el" href="../../d0/d2a/ilang__backend_8cc_source.html">ilang_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    std::map&lt;RTLIL::IdString, RTLIL::Const, RTLIL::sort_by_id_str&gt; sorted_attributes(wire-&gt;attributes.begin(), wire-&gt;attributes.end());</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sorted_attributes.begin(); it != sorted_attributes.end(); it++) {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;attribute %s &quot;</span>, indent.c_str(), it-&gt;first.c_str());</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;wire &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> != 1)</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;width %d &quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a3a54c1d2873eed2682da304234ad3bee">upto</a>)</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;upto &quot;</span>);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a> != 0)</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;offset %d &quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> &amp;&amp; !wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;input %d &quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a>);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">if</span> (!wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> &amp;&amp; wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;output %d &quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a>);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> &amp;&amp; wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;inout %d &quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a>);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s\n&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a3a54c1d2873eed2682da304234ad3bee"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a3a54c1d2873eed2682da304234ad3bee">RTLIL::Wire::upto</a></div><div class="ttdeci">bool upto</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a77eef216a437c42740e17840fa984ba2"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">RTLIL::Wire::port_input</a></div><div class="ttdeci">bool port_input</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a8b2cf8236e1887b5eedc625ec46d14eb"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">RTLIL::Wire::port_id</a></div><div class="ttdeci">int port_id</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_abc6e83a9c737ca0c613cf19879da0e5c"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">RTLIL::Wire::port_output</a></div><div class="ttdeci">bool port_output</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_af452d6e9cc16066cd127cb31353fcd4f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a></div><div class="ttdeci">void dump_const(std::ostream &amp;f, const RTLIL::Const &amp;data, int width=-1, int offset=0, bool no_decimal=false, bool set_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00154">verilog_backend.cc:154</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_ab0074027acd7260a5a71666aec9ab549"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">RTLIL::Wire::start_offset</a></div><div class="ttdeci">int start_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-24" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-24-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-24-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-24-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a3d376093149437f5d0510affda32d828_cgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a3d376093149437f5d0510affda32d828_cgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a3d376093149437f5d0510affda32d828_cgraph" id="d5/d25/namespaceILANG__BACKEND_a3d376093149437f5d0510affda32d828_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="519,5,577,32"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="256,57,427,98"/><area shape="rect" id="node7" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="269,123,414,149"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="670,5,735,32"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="785,5,829,32"/><area shape="rect" id="node6" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="475,57,621,98"/></map>
</div>
</p>

<p><div id="dynsection-25" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-25-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-25-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-25-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/d25/namespaceILANG__BACKEND_a3d376093149437f5d0510affda32d828_icgraph.png" border="0" usemap="#d5/d25/namespaceILANG__BACKEND_a3d376093149437f5d0510affda32d828_icgraph" alt=""/></div>
<map name="d5/d25/namespaceILANG__BACKEND_a3d376093149437f5d0510affda32d828_icgraph" id="d5/d25/namespaceILANG__BACKEND_a3d376093149437f5d0510affda32d828_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="256,23,427,65"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="475,23,645,65"/><area shape="rect" id="node4" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="693,5,845,32"/><area shape="rect" id="node5" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="701,56,838,83"/></map>
</div>
</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d5/d25/namespaceILANG__BACKEND.html">ILANG_BACKEND</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:21 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
