{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713930085661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713930085661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 11:41:25 2024 " "Processing started: Wed Apr 24 11:41:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713930085661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930085661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S1154007_q07 -c S1154007_q07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off S1154007_q07 -c S1154007_q07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930085661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713930085921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713930085921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1154007_q07.v 1 1 " "Found 1 design units, including 1 entities, in source file s1154007_q07.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1154007_q07 " "Found entity 1: S1154007_q07" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713930091365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "D:/willy/S1154007_q07/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713930091365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updn_count.v 1 1 " "Found 1 design units, including 1 entities, in source file updn_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 updn_count " "Found entity 1: updn_count" {  } { { "updn_count.v" "" { Text "D:/willy/S1154007_q07/updn_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713930091365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "S1154007_q07 " "Elaborating entity \"S1154007_q07\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num S1154007_q07.v(15) " "Verilog HDL Always Construct warning at S1154007_q07.v(15): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num S1154007_q07.v(16) " "Verilog HDL Always Construct warning at S1154007_q07.v(16): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num S1154007_q07.v(17) " "Verilog HDL Always Construct warning at S1154007_q07.v(17): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp S1154007_q07.v(14) " "Verilog HDL Always Construct warning at S1154007_q07.v(14): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] S1154007_q07.v(16) " "Inferred latch for \"tmp\[0\]\" at S1154007_q07.v(16)" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] S1154007_q07.v(16) " "Inferred latch for \"tmp\[1\]\" at S1154007_q07.v(16)" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] S1154007_q07.v(16) " "Inferred latch for \"tmp\[2\]\" at S1154007_q07.v(16)" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] S1154007_q07.v(16) " "Inferred latch for \"tmp\[3\]\" at S1154007_q07.v(16)" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] S1154007_q07.v(16) " "Inferred latch for \"tmp\[4\]\" at S1154007_q07.v(16)" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] S1154007_q07.v(16) " "Inferred latch for \"tmp\[5\]\" at S1154007_q07.v(16)" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] S1154007_q07.v(16) " "Inferred latch for \"tmp\[6\]\" at S1154007_q07.v(16)" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num.1000 S1154007_q07.v(8) " "Inferred latch for \"num.1000\" at S1154007_q07.v(8)" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num.0111 S1154007_q07.v(8) " "Inferred latch for \"num.0111\" at S1154007_q07.v(8)" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num.0101 S1154007_q07.v(8) " "Inferred latch for \"num.0101\" at S1154007_q07.v(8)" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 "|S1154007_q07"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:f1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:f1\"" {  } { { "S1154007_q07.v" "f1" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updn_count updn_count:u1 " "Elaborating entity \"updn_count\" for hierarchy \"updn_count:u1\"" {  } { { "S1154007_q07.v" "u1" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713930091380 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713930091630 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] GND " "Pin \"seg3\[0\]\" is stuck at GND" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713930091630 "|S1154007_q07|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] GND " "Pin \"seg3\[2\]\" is stuck at GND" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713930091630 "|S1154007_q07|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] GND " "Pin \"seg3\[5\]\" is stuck at GND" {  } { { "S1154007_q07.v" "" { Text "D:/willy/S1154007_q07/S1154007_q07.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713930091630 "|S1154007_q07|seg3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713930091630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713930091677 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713930091912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713930091990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713930091990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713930092005 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713930092005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713930092005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713930092005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713930092021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 11:41:32 2024 " "Processing ended: Wed Apr 24 11:41:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713930092021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713930092021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713930092021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713930092021 ""}
