// Seed: 4284565466
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    output uwire id_6,
    input uwire id_7,
    output wire module_0,
    input supply1 id_9,
    output wor id_10,
    output tri0 id_11,
    input uwire id_12,
    input wand id_13,
    output tri1 id_14,
    input supply0 id_15,
    output tri0 id_16,
    input wire id_17,
    input tri id_18,
    input tri id_19,
    input tri0 id_20,
    input tri1 id_21,
    input tri0 id_22,
    output tri0 id_23,
    input supply1 id_24
);
  wire id_26;
  wire id_27;
  id_28(
      id_0, id_20
  );
endmodule
module module_1 (
    input  supply1 id_0,
    input  supply0 id_1,
    output supply0 id_2,
    input  supply0 id_3
);
  wire id_5;
  module_0(
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_1,
      id_3,
      id_3,
      id_2,
      id_1
  );
endmodule
