# This PVS GUI forms presets file is created automatically to be used in internal flow.
# Do not edit it unless you 100% sure what you do!

# PVS Version 16.15-s010

[ virtuoso6.RunLVS ]
AbortOnCheckDevice                          "FALSE"
AbortOnLayoutError                          "TRUE"
AbortOnSoftChk                              "FALSE"
AbortOnSupplyError                          "FALSE"
Automatch                                   "FALSE"
BreakingAmbiguitiesThreshold                "32"
CellMapFile                                 ""
CheckSchematic                              "FALSE"
ComparePortNamesDuringComparison            "Rules definition"
CreateQRCInput                              "FALSE"
DPLconfigFile                               ""
DPdir                                       ""
DPdirOn                                     "FALSE"
DPhosts                                     ""
DPmode                                      "Single CPU"
DPsh                                        "Local host"
EnableOptions                               "TRUE"
ErcReportFile                               "adder1bit.sum"
ErcReportLimit                              "1000"
ExcludeComparisonStep                       "FALSE"
ExpandCellOnErrorDuringComparison           "FALSE"
FilterOptionsLayout                         ""
FilterOptionsSchematic                      ""
FindShorts                                  "FALSE"
Flatten                                     "FALSE"
GenHierCellsFile                            ""
GenHierCellsFileUsed                        "FALSE"
GlobalLogFile                               "EE224_Project/adder1bit/pvsuilvs.log"
GlobalsOrPortsGround                        "FALSE"
GlobalsOrPortsPower                         "FALSE"
HCellFile                                   ""
HCellFileUsed                               "FALSE"
IgnorePortsDuringComparison                 "FALSE"
InterposerCellName                          ""
InterposerMode                              "FALSE"
InterposerSourceLayoutOption                "layout&schematic"
KeepLayers                                  "None"
LSFmasterHostSelectionResource              ""
LSFmasterHostSelectionSubmitOptions         ""
LayerMapList                                ""
LayoutDFIIcell                              "adder1bit"
LayoutDFIIintermFile                        "EE224_Project/adder1bit/adder1bit.gds"
LayoutDFIIintermFileStage                   "Create GDSII"
LayoutDFIIlibrary                           "EE224_Project"
LayoutDFIIview                              "layout"
LayoutSPICEfile                             "EE224_Project/adder1bit/adder1bit.spi"
LayoutSPICEfileStage                        "Create SPICE"
LicenseDPContinue                           "FALSE"
LicenseTimeout                              ""
LocalCommandLine                            ""
LvsReportFile                               "adder1bit.rep"
NetNamesGround                              ""
NetNamesPower                               ""
ObjectMapFile                               ""
OutputErrorsHierarchically                  "Rules Definition"
OutputFile                                  "EE224_Project/adder1bit/adder1bit.erc_errors.ascii"
OutputFormat                                "ASCII"
PVLInclude:base_layer                       "OFF; "
PVLInclude:exception_severity               "OFF; "
PVLInclude:exclude_cell                     "OFF; "
PVLInclude:flatten_cell                     "OFF; "
PVLInclude:flatten_inside_cell              "OFF; "
PVLInclude:hcell                            "OFF; "
PVLInclude:keep_empty-erc                   "OFF; "
PVLInclude:layout_depth                     "OFF; "
PVLInclude:layout_include_box_record        "OFF; "
PVLInclude:layout_merge_input               "OFF; "
PVLInclude:layout_rename_cell               "OFF; "
PVLInclude:lvs_black_box                    "OFF; "
PVLInclude:lvs_cname                        "OFF; "
PVLInclude:lvs_discard_pins                 "OFF; "
PVLInclude:lvs_do_not_normalize             "OFF; "
PVLInclude:lvs_exclude_hcell                "OFF; "
PVLInclude:lvs_filter_device                "OFF; "
PVLInclude:lvs_global_sigs_are_ports        "OFF; "
PVLInclude:lvs_join_nets                    "OFF; "
PVLInclude:lvs_keep_data                    "OFF; "
PVLInclude:lvs_keep_source_cells            "OFF; "
PVLInclude:lvs_map_device                   "OFF; "
PVLInclude:lvs_netlist                      "OFF; "
PVLInclude:lvs_swap_pins                    "OFF; "
PVLInclude:lvs_verilog_bus_map_by_position  "OFF; "
PVLInclude:lvs_write_netlist                "OFF; "
PVLInclude:lvs_write_netlist_reduced        "OFF; "
PVLInclude:magnify_in                       "OFF; "
PVLInclude:magnify_out                      "OFF; "
PVLInclude:output_special_text              "OFF; "
PVLInclude:preserve_cell_list               "OFF; "
PVLInclude:promote_cell                     "OFF; "
PVLInclude:promote_text                     "OFF; "
PVLInclude:push_cell                        "OFF; "
PVLInclude:text_layer                       "OFF; "
PVLInclude:text_print_max                   "OFF; "
PVLInclude:unit                             "OFF; "
PVLIncludeBox                               "FALSE"
PvsConfigInput                              ""
PvsConfigOn                                 "FALSE"
QRCDataDir                                  "svdb"
RecognizeGatesSet                           "Rules definition"
RemoteSubmissionLine                        ""
ReportFileWriteMode                         "Replace File"
ReportLimit                                 "50"
ReportMismatchedNetsLimit                   "100"
ReportOption_-allow_unused_color            "FALSE"
ReportOption_-derived_instances             "FALSE"
ReportOption_-erc_results_as_warning        "FALSE"
ReportOption_-error_netlist                 "FALSE"
ReportOption_-filtered_devices              "FALSE"
ReportOption_-ignore_coordinates            "FALSE"
ReportOption_-ignore_terminal_missing_color "FALSE"
ReportOption_-inst_param_errors_first       "FALSE"
ReportOption_-lay_flat_dev_count            "FALSE"
ReportOption_-no_reduced_device_stats       "FALSE"
ReportOption_-none                          "TRUE"
ReportOption_-saveOnDemandReportOpts        "FALSE"
ReportOption_-show_errors_only              "FALSE"
ReportOption_-show_pinswap_results          "FALSE"
ReportOption_-show_summary_errors_only      "FALSE"
ReportOption_-stats_include_mfactor         "FALSE"
ReportOption_-truncate_cell_names           "FALSE"
ReportOption_-xref                          "FALSE"
ReportOption_A                              "FALSE"
ReportOption_B                              "FALSE"
ReportOption_C                              "FALSE"
ReportOption_D                              "FALSE"
ReportOption_E                              "FALSE"
ReportOption_LPE                            "FALSE"
ReportOption_LPI                            "FALSE"
ReportOption_PG                             "FALSE"
ReportOption_S                              "FALSE"
ReportOption_SPE                            "FALSE"
ReportOption_SPI                            "FALSE"
ReportOption_X                              "FALSE"
ReportOutputCompletePathchkResults          "FALSE"
ReportStatisticsByCell                      "FALSE"
RulesFile                                   ""
RunDir                                      "EE224_Project/adder1bit"
RunErcChecks                                "TRUE"
SchematicCDLIncludeFile                     ""
SchematicCDLIncludeFileStage                "Do Not Use Include File"
SchematicCPFfile                            ""
SchematicDFIIcell                           "adder1bit"
SchematicDFIIiCDLfile                       "EE224_Project/adder1bit/adder1bit.cdl"
SchematicDFIIiCDLfileStage                  "Create CDL"
SchematicDFIIlibrary                        "EE224_Project"
SchematicDFIIview                           "schematic"
SchematicDisplayPinInformation              "TRUE"
SchematicFormat                             "DFII"
SchematicGenerateFlatNetlist                "FALSE"
SchematicIncludeCDLFiles                    ""
SchematicMapBusNames                        "FALSE"
SchematicNetlistFile                        ""
SchematicNetlistTopCell                     "adder1bit"
SchematicPreserveBangInNetlist              "FALSE"
SchematicResistorThreshold                  "2000"
SchematicStopList                           "auCdl"
SchematicUseCdlOutKeys                      "FALSE"
SchematicViewList                           "auCdl schematic"
SconnectUpperShapeCount                     "FALSE"
StartLVSDE                                  "TRUE"
StreamoutConvertHalfWidthPath               "TRUE"
StreamoutConvertPinSet                      "Geometry"
StreamoutHierDepth                          "32"
StreamoutMaxVertices                        "2048"
StreamoutPinTextMapFile                     ""
StreamoutReplaceBusBitChar                  "FALSE"
StreamoutUseStreamOutKeys                   "FALSE"
TechnologyLibPath                           "/apps/cadence/gpdk/gpdk045_v_5_0/pvtech.lib"
TechnologyName                              "gpdk045_pvs"
TechnologyRuleSet                           "default"
TextDepth                                   ""
TextDepthSelector                           "Primary"
VirtualConnectByNameSelector                "DO NOT CONNECT BY NAME"
VirtualConnectColon                         "FALSE"
VirtualConnectDepth                         "Primary"
VirtualConnectNames                         ""
VirtualConnectReport                        "FALSE"
VirtualConnectReportMaximum                 "all"
VirtualConnectSemicolon                     "TRUE"
WaiverBatchAppliedFile                      "EE224_Project/adder1bit/adder1bit.erc_errors.ascii.waivers.applied"
WaiverBatchFiles                            ""
WaiverBatchMagnifyIn                        ""
WaiverBatchRejectedFile                     "EE224_Project/adder1bit/adder1bit.erc_errors.ascii.waivers.rejected"
WaiverBatchSetupFile                        ""
WaiverBatchTolerance                        "0"
WaiverFilesOn                               "FALSE"
