#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 18 18:28:51 2024
# Process ID: 25820
# Current directory: D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25024 D:\phd\FPGA\FPGA\FPGA_P\2_eth\38_mdio_rw_test\prj_learn\mdio_rw_test.xpr
# Log file: D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/vivado.log
# Journal file: D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.xpr
INFO: [Project 1-313] Project file moved from 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj/prj_learn' since last save.
WARNING: [Project 1-312] File not found as 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/rtl/mdio_ctrl.v'; using path 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_ctrl.v' instead.
WARNING: [Project 1-312] File not found as 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/rtl/mdio_dri.v'; using path 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_dri.v' instead.
WARNING: [Project 1-312] File not found as 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/rtl/mdio_rw_test.v'; using path 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_rw_test.v' instead.
WARNING: [Project 1-312] File not found as 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/sim/mdio_slave_interface.v'; using path 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/sim/mdio_slave_interface.v' instead.
WARNING: [Project 1-312] File not found as 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/sim/tb_mdio_rw_test.v'; using path 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/sim/tb_mdio_rw_test.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/rtl/mdio_ctrl.v'; using path 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_ctrl.v' instead.
WARNING: [Project 1-312] File not found as 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/rtl/mdio_dri.v'; using path 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_dri.v' instead.
WARNING: [Project 1-312] File not found as 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/rtl/mdio_rw_test.v'; using path 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_rw_test.v' instead.
WARNING: [Project 1-312] File not found as 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/rtl/mdio_ctrl.v'; using path 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_ctrl.v' instead.
WARNING: [Project 1-312] File not found as 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/rtl/mdio_dri.v'; using path 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_dri.v' instead.
WARNING: [Project 1-312] File not found as 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/rtl/mdio_rw_test.v'; using path 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_rw_test.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/phd/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mdio_rw_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mdio_rw_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdio_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_dri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdio_dri
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_rw_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdio_rw_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/sim/mdio_slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdio_slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/sim/tb_mdio_rw_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mdio_rw_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.sim/sim_1/behav/xsim'
"xelab -wto 175813be86c1440c8df689d0432c8f33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mdio_rw_test_behav xil_defaultlib.tb_mdio_rw_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/phd/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 175813be86c1440c8df689d0432c8f33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mdio_rw_test_behav xil_defaultlib.tb_mdio_rw_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_rw_test.v" Line 23. Module mdio_rw_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_dri.v" Line 23. Module mdio_dri doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_ctrl.v" Line 22. Module mdio_ctrl(TIME_CNT=1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_rw_test.v" Line 23. Module mdio_rw_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_dri.v" Line 23. Module mdio_dri doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/rtl/mdio_ctrl.v" Line 22. Module mdio_ctrl(TIME_CNT=1000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mdio_dri
Compiling module xil_defaultlib.mdio_ctrl(TIME_CNT=1000)
Compiling module xil_defaultlib.mdio_rw_test
Compiling module xil_defaultlib.mdio_slave_interface
Compiling module xil_defaultlib.tb_mdio_rw_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mdio_rw_test_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.sim/sim_1/behav/xsim/xsim.dir/tb_mdio_rw_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 18 18:39:47 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mdio_rw_test_behav -key {Behavioral:sim_1:Functional:tb_mdio_rw_test} -tclbatch {tb_mdio_rw_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_mdio_rw_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mdio_rw_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1022.262 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/clk}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/rst_n}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/op_exec}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/op_rh_wl}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/op_addr}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/op_wr_data}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/op_done}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/op_rd_data}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/op_rd_ack}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/dri_clk}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/eth_mdc}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/eth_mdio}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/cur_state}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/next_state}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/clk_cnt}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/wr_data_t}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/addr_t}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/cnt}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/st_done}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/op_code}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/mdio_dir}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/mdio_out}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/rd_data_t}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/mdio_in}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/clk_divide}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/PHY_ADDR}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/CLK_DIV}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/st_idle}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/st_pre}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/st_start}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/st_addr}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/st_wr_data}} {{/tb_mdio_rw_test/mdio_rw_test_inst/u_mdio_dri/st_rd_data}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mdio_rw_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mdio_rw_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.sim/sim_1/behav/xsim'
"xelab -wto 175813be86c1440c8df689d0432c8f33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mdio_rw_test_behav xil_defaultlib.tb_mdio_rw_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/phd/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 175813be86c1440c8df689d0432c8f33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mdio_rw_test_behav xil_defaultlib.tb_mdio_rw_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.262 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.262 ; gain = 0.000
save_wave_config {D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/tb_mdio_rw_test_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/tb_mdio_rw_test_behav.wcfg
set_property xsim.view D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/tb_mdio_rw_test_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat May 18 18:42:43 2024] Launched synth_1...
Run output will be captured here: D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj_learn/mdio_rw_test.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 18 18:48:48 2024...
