$date
	Sat Nov 01 03:41:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module xor_gate_struct_tb $end
$var wire 1 ! y0 $end
$var reg 1 " a0 $end
$var reg 1 # b0 $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 $ and_1 $end
$var wire 1 % and_2 $end
$var wire 1 # b $end
$var wire 1 & not_a $end
$var wire 1 ' not_b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
1&
0%
0$
0#
0"
0!
$end
#100
1!
0'
1%
1#
#200
1$
1!
1'
0%
0&
0#
1"
#300
0!
0$
0'
1#
#500
