Classic Timing Analyzer report for collis
Fri Aug 13 13:14:22 2021
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.561 ns                                       ; w         ; fstate.s1 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.599 ns                                       ; fstate.s3 ; z         ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.671 ns                                       ; reset     ; z         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.057 ns                                       ; reset     ; fstate.s3 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; fstate.s1 ; fstate.s2 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C15AF484C7      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                       ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; fstate.s1 ; fstate.s2 ; clock      ; clock    ; None                        ; None                      ; 0.860 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; fstate.s2 ; fstate.s0 ; clock      ; clock    ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; fstate.s2 ; fstate.s3 ; clock      ; clock    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; fstate.s1 ; fstate.s0 ; clock      ; clock    ; None                        ; None                      ; 0.793 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; fstate.s1 ; fstate.s3 ; clock      ; clock    ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; fstate.s2 ; fstate.s1 ; clock      ; clock    ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; fstate.s3 ; fstate.s2 ; clock      ; clock    ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; fstate.s0 ; fstate.s1 ; clock      ; clock    ; None                        ; None                      ; 0.625 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+-------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To        ; To Clock ;
+-------+--------------+------------+-------+-----------+----------+
; N/A   ; None         ; 0.561 ns   ; w     ; fstate.s1 ; clock    ;
; N/A   ; None         ; 0.558 ns   ; w     ; fstate.s2 ; clock    ;
; N/A   ; None         ; 0.557 ns   ; w     ; fstate.s0 ; clock    ;
; N/A   ; None         ; 0.467 ns   ; w     ; fstate.s3 ; clock    ;
; N/A   ; None         ; 0.206 ns   ; reset ; fstate.s1 ; clock    ;
; N/A   ; None         ; 0.202 ns   ; reset ; fstate.s0 ; clock    ;
; N/A   ; None         ; 0.201 ns   ; reset ; fstate.s2 ; clock    ;
; N/A   ; None         ; 0.191 ns   ; reset ; fstate.s3 ; clock    ;
+-------+--------------+------------+-------+-----------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+-----------+----+------------+
; Slack ; Required tco ; Actual tco ; From      ; To ; From Clock ;
+-------+--------------+------------+-----------+----+------------+
; N/A   ; None         ; 6.599 ns   ; fstate.s3 ; z  ; clock      ;
+-------+--------------+------------+-----------+----+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+-------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To ;
+-------+-------------------+-----------------+-------+----+
; N/A   ; None              ; 5.671 ns        ; reset ; z  ;
; N/A   ; None              ; 5.533 ns        ; w     ; z  ;
+-------+-------------------+-----------------+-------+----+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+-------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To        ; To Clock ;
+---------------+-------------+-----------+-------+-----------+----------+
; N/A           ; None        ; 0.057 ns  ; reset ; fstate.s3 ; clock    ;
; N/A           ; None        ; 0.047 ns  ; reset ; fstate.s2 ; clock    ;
; N/A           ; None        ; 0.046 ns  ; reset ; fstate.s0 ; clock    ;
; N/A           ; None        ; 0.042 ns  ; reset ; fstate.s1 ; clock    ;
; N/A           ; None        ; -0.219 ns ; w     ; fstate.s3 ; clock    ;
; N/A           ; None        ; -0.309 ns ; w     ; fstate.s0 ; clock    ;
; N/A           ; None        ; -0.310 ns ; w     ; fstate.s2 ; clock    ;
; N/A           ; None        ; -0.313 ns ; w     ; fstate.s1 ; clock    ;
+---------------+-------------+-----------+-------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Aug 13 13:14:22 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off collis -c collis --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 405.02 MHz between source register "fstate.s1" and destination register "fstate.s2"
    Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.860 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 3; REG Node = 'fstate.s1'
            Info: 2: + IC(0.586 ns) + CELL(0.178 ns) = 0.764 ns; Loc. = LCCOMB_X49_Y10_N14; Fanout = 1; COMB Node = 'reg_fstate.s2~0'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.860 ns; Loc. = LCFF_X49_Y10_N15; Fanout = 3; REG Node = 'fstate.s2'
            Info: Total cell delay = 0.274 ns ( 31.86 % )
            Info: Total interconnect delay = 0.586 ns ( 68.14 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.195 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'clock'
                Info: 2: + IC(0.729 ns) + CELL(0.602 ns) = 2.195 ns; Loc. = LCFF_X49_Y10_N15; Fanout = 3; REG Node = 'fstate.s2'
                Info: Total cell delay = 1.466 ns ( 66.79 % )
                Info: Total interconnect delay = 0.729 ns ( 33.21 % )
            Info: - Longest clock path from clock "clock" to source register is 2.195 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'clock'
                Info: 2: + IC(0.729 ns) + CELL(0.602 ns) = 2.195 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 3; REG Node = 'fstate.s1'
                Info: Total cell delay = 1.466 ns ( 66.79 % )
                Info: Total interconnect delay = 0.729 ns ( 33.21 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "fstate.s1" (data pin = "w", clock pin = "clock") is 0.561 ns
    Info: + Longest pin to register delay is 2.794 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 5; PIN Node = 'w'
        Info: 2: + IC(1.127 ns) + CELL(0.545 ns) = 2.698 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'reg_fstate.s1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.794 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 3; REG Node = 'fstate.s1'
        Info: Total cell delay = 1.667 ns ( 59.66 % )
        Info: Total interconnect delay = 1.127 ns ( 40.34 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.195 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(0.729 ns) + CELL(0.602 ns) = 2.195 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 3; REG Node = 'fstate.s1'
        Info: Total cell delay = 1.466 ns ( 66.79 % )
        Info: Total interconnect delay = 0.729 ns ( 33.21 % )
Info: tco from clock "clock" to destination pin "z" through register "fstate.s3" is 6.599 ns
    Info: + Longest clock path from clock "clock" to source register is 2.195 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(0.729 ns) + CELL(0.602 ns) = 2.195 ns; Loc. = LCFF_X49_Y10_N9; Fanout = 2; REG Node = 'fstate.s3'
        Info: Total cell delay = 1.466 ns ( 66.79 % )
        Info: Total interconnect delay = 0.729 ns ( 33.21 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.127 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y10_N9; Fanout = 2; REG Node = 'fstate.s3'
        Info: 2: + IC(0.587 ns) + CELL(0.178 ns) = 0.765 ns; Loc. = LCCOMB_X49_Y10_N18; Fanout = 1; COMB Node = 'z~0'
        Info: 3: + IC(0.522 ns) + CELL(2.840 ns) = 4.127 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'z'
        Info: Total cell delay = 3.018 ns ( 73.13 % )
        Info: Total interconnect delay = 1.109 ns ( 26.87 % )
Info: Longest tpd from source pin "reset" to destination pin "z" is 5.671 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 5; PIN Node = 'reset'
    Info: 2: + IC(0.856 ns) + CELL(0.427 ns) = 2.309 ns; Loc. = LCCOMB_X49_Y10_N18; Fanout = 1; COMB Node = 'z~0'
    Info: 3: + IC(0.522 ns) + CELL(2.840 ns) = 5.671 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'z'
    Info: Total cell delay = 4.293 ns ( 75.70 % )
    Info: Total interconnect delay = 1.378 ns ( 24.30 % )
Info: th for register "fstate.s3" (data pin = "reset", clock pin = "clock") is 0.057 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.195 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(0.729 ns) + CELL(0.602 ns) = 2.195 ns; Loc. = LCFF_X49_Y10_N9; Fanout = 2; REG Node = 'fstate.s3'
        Info: Total cell delay = 1.466 ns ( 66.79 % )
        Info: Total interconnect delay = 0.729 ns ( 33.21 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.424 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 5; PIN Node = 'reset'
        Info: 2: + IC(0.851 ns) + CELL(0.451 ns) = 2.328 ns; Loc. = LCCOMB_X49_Y10_N8; Fanout = 1; COMB Node = 'reg_fstate.s3~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.424 ns; Loc. = LCFF_X49_Y10_N9; Fanout = 2; REG Node = 'fstate.s3'
        Info: Total cell delay = 1.573 ns ( 64.89 % )
        Info: Total interconnect delay = 0.851 ns ( 35.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Fri Aug 13 13:14:22 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


