xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,
pixel_buffer_sim_netlist.v,verilog,xil_defaultlib,../../../../ADC_fpga_d_1/src/pixel_buffer/pixel_buffer_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
