--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top_embed.twx top_embed.ncd -o top_embed.twr top_embed.pcf

Design file:              top_embed.ncd
Physical constraint file: top_embed.pcf
Device,package,speed:     xc3s50a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y30.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.317ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      7.317ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y15.F1      net (fanout=1)        1.157   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y15.X       Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X20Y17.G2      net (fanout=2)        0.717   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y17.X       Tif5x                 0.987   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X21Y25.G1      net (fanout=1)        0.752   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X21Y25.X       Tif5x                 0.924   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y30.F2      net (fanout=1)        0.581   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y30.CLK     Tfck                  0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      7.317ns (4.110ns logic, 3.207ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X13Y14.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.717ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      3.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y15.F1      net (fanout=1)        1.157   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y15.X       Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X13Y14.BY      net (fanout=2)        0.849   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X13Y14.CLK     Tdick                 0.314   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (1.711ns logic, 2.006ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X16Y15.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.664ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y15.F1      net (fanout=1)        1.157   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y15.CLK     Tfck                  0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (1.507ns logic, 1.157ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X16Y15.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.995ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.995ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y15.F1      net (fanout=1)        0.926   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y15.CLK     Tckf        (-Th)    -0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.995ns (1.069ns logic, 0.926ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X13Y14.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.863ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y15.F1      net (fanout=1)        0.926   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y15.X       Tilo                  0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X13Y14.BY      net (fanout=2)        0.679   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X13Y14.CLK     Tckdi       (-Th)    -0.140   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (1.258ns logic, 1.605ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y30.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.718ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.718ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y15.F1      net (fanout=1)        0.926   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y15.X       Tilo                  0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X20Y17.G2      net (fanout=2)        0.573   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y17.X       Tif5x                 0.790   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X21Y25.G1      net (fanout=1)        0.602   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X21Y25.X       Tif5x                 0.739   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y30.F2      net (fanout=1)        0.465   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y30.CLK     Tckf        (-Th)    -0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.718ns (3.152ns logic, 2.566ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X15Y15.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.973ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.973ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X21Y22.F1      net (fanout=10)       1.134   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X21Y22.X       Tilo                  0.643   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCAPTURE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X20Y23.G3      net (fanout=1)        0.044   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X20Y23.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X15Y15.CLK     net (fanout=4)        1.769   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (2.026ns logic, 2.947ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.927ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.927ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X23Y23.G1      net (fanout=5)        0.600   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X23Y23.Y       Tilo                  0.648   ad7621_instance/div_instance/valid
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X20Y23.G4      net (fanout=10)       0.527   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X20Y23.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X15Y15.CLK     net (fanout=4)        1.769   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (2.031ns logic, 2.896ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.917ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.917ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X23Y23.G2      net (fanout=5)        0.590   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X23Y23.Y       Tilo                  0.648   ad7621_instance/div_instance/valid
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X20Y23.G4      net (fanout=10)       0.527   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X20Y23.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X15Y15.CLK     net (fanout=4)        1.769   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (2.031ns logic, 2.886ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.437ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X23Y28.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.YQ      Tcko                  0.580   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X23Y28.BY      net (fanout=7)        0.543   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X23Y28.CLK     Tdick                 0.314   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.894ns logic, 0.543ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X23Y28.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.039ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.YQ      Tcko                  0.464   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X23Y28.BY      net (fanout=7)        0.435   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X23Y28.CLK     Tckdi       (-Th)    -0.140   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.039ns (0.604ns logic, 0.435ns route)
                                                       (58.1% logic, 41.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.831ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: clk_wizard_instance/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 38.638ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.029ns (330.142MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 58.334ns (max period limit - period)
  Period: 41.666ns
  Max period limit: 100.000ns (10.000MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         
"clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12839 paths analyzed, 2222 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.468ns.
--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/q_21 (SLICE_X18Y1.F4), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7621_instance/div_instance/ac_5 (FF)
  Destination:          ad7621_instance/div_instance/q_21 (FF)
  Requirement:          20.833ns
  Data Path Delay:      12.376ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.499 - 0.591)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ad7621_instance/div_instance/ac_5 to ad7621_instance/div_instance/q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y7.XQ       Tcko                  0.631   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_5
    SLICE_X11Y7.G2       net (fanout=3)        1.524   ad7621_instance/div_instance/ac<5>
    SLICE_X11Y7.COUT     Topcyg                1.178   ad7621_instance/div_instance/y1<5>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_lut<5>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<9>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<8>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.CIN     net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.XB      Tcinxb                0.296   ad7621_instance/div_instance/q1_next<0>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<10>
    MULT18X18_X0Y1.B0    net (fanout=12)       0.895   ad7621_instance/div_instance/q1_next<0>
    MULT18X18_X0Y1.P21   Tmult                 4.873   ad7621_instance/div_instance/Mmult_q_mult0000
                                                       ad7621_instance/div_instance/Mmult_q_mult0000
    SLICE_X18Y1.F4       net (fanout=1)        1.917   ad7621_instance/div_instance/q_mult0000<21>
    SLICE_X18Y1.CLK      Tfck                  0.802   ad7621_instance/div_instance/q<21>
                                                       ad7621_instance/div_instance/q_mux0000<21>1
                                                       ad7621_instance/div_instance/q_21
    -------------------------------------------------  ---------------------------
    Total                                     12.376ns (8.040ns logic, 4.336ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7621_instance/div_instance/ac_5 (FF)
  Destination:          ad7621_instance/div_instance/q_21 (FF)
  Requirement:          20.833ns
  Data Path Delay:      12.040ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.499 - 0.591)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ad7621_instance/div_instance/ac_5 to ad7621_instance/div_instance/q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y7.XQ       Tcko                  0.631   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_5
    SLICE_X11Y7.G2       net (fanout=3)        1.524   ad7621_instance/div_instance/ac<5>
    SLICE_X11Y7.COUT     Topcyg                0.842   ad7621_instance/div_instance/y1<5>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<9>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<8>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.CIN     net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.XB      Tcinxb                0.296   ad7621_instance/div_instance/q1_next<0>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<10>
    MULT18X18_X0Y1.B0    net (fanout=12)       0.895   ad7621_instance/div_instance/q1_next<0>
    MULT18X18_X0Y1.P21   Tmult                 4.873   ad7621_instance/div_instance/Mmult_q_mult0000
                                                       ad7621_instance/div_instance/Mmult_q_mult0000
    SLICE_X18Y1.F4       net (fanout=1)        1.917   ad7621_instance/div_instance/q_mult0000<21>
    SLICE_X18Y1.CLK      Tfck                  0.802   ad7621_instance/div_instance/q<21>
                                                       ad7621_instance/div_instance/q_mux0000<21>1
                                                       ad7621_instance/div_instance/q_21
    -------------------------------------------------  ---------------------------
    Total                                     12.040ns (7.704ns logic, 4.336ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7621_instance/div_instance/y1_6 (FF)
  Destination:          ad7621_instance/div_instance/q_21 (FF)
  Requirement:          20.833ns
  Data Path Delay:      11.929ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.499 - 0.572)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ad7621_instance/div_instance/y1_6 to ad7621_instance/div_instance/q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y8.YQ       Tcko                  0.580   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/y1_6
    SLICE_X11Y8.F2       net (fanout=2)        1.241   ad7621_instance/div_instance/y1<6>
    SLICE_X11Y8.COUT     Topcyf                1.195   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_lut<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<9>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<8>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.CIN     net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.XB      Tcinxb                0.296   ad7621_instance/div_instance/q1_next<0>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<10>
    MULT18X18_X0Y1.B0    net (fanout=12)       0.895   ad7621_instance/div_instance/q1_next<0>
    MULT18X18_X0Y1.P21   Tmult                 4.873   ad7621_instance/div_instance/Mmult_q_mult0000
                                                       ad7621_instance/div_instance/Mmult_q_mult0000
    SLICE_X18Y1.F4       net (fanout=1)        1.917   ad7621_instance/div_instance/q_mult0000<21>
    SLICE_X18Y1.CLK      Tfck                  0.802   ad7621_instance/div_instance/q<21>
                                                       ad7621_instance/div_instance/q_mux0000<21>1
                                                       ad7621_instance/div_instance/q_21
    -------------------------------------------------  ---------------------------
    Total                                     11.929ns (7.876ns logic, 4.053ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/q_22 (SLICE_X17Y0.G2), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7621_instance/div_instance/ac_5 (FF)
  Destination:          ad7621_instance/div_instance/q_22 (FF)
  Requirement:          20.833ns
  Data Path Delay:      11.762ns (Levels of Logic = 6)
  Clock Path Skew:      -0.096ns (0.495 - 0.591)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ad7621_instance/div_instance/ac_5 to ad7621_instance/div_instance/q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y7.XQ       Tcko                  0.631   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_5
    SLICE_X11Y7.G2       net (fanout=3)        1.524   ad7621_instance/div_instance/ac<5>
    SLICE_X11Y7.COUT     Topcyg                1.178   ad7621_instance/div_instance/y1<5>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_lut<5>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<9>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<8>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.CIN     net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.XB      Tcinxb                0.296   ad7621_instance/div_instance/q1_next<0>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<10>
    MULT18X18_X0Y1.B0    net (fanout=12)       0.895   ad7621_instance/div_instance/q1_next<0>
    MULT18X18_X0Y1.P22   Tmult                 4.873   ad7621_instance/div_instance/Mmult_q_mult0000
                                                       ad7621_instance/div_instance/Mmult_q_mult0000
    SLICE_X17Y0.G2       net (fanout=1)        1.378   ad7621_instance/div_instance/q_mult0000<22>
    SLICE_X17Y0.CLK      Tgck                  0.727   ad7621_instance/div_instance/q<23>
                                                       ad7621_instance/div_instance/q_mux0000<22>1
                                                       ad7621_instance/div_instance/q_22
    -------------------------------------------------  ---------------------------
    Total                                     11.762ns (7.965ns logic, 3.797ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7621_instance/div_instance/ac_5 (FF)
  Destination:          ad7621_instance/div_instance/q_22 (FF)
  Requirement:          20.833ns
  Data Path Delay:      11.426ns (Levels of Logic = 6)
  Clock Path Skew:      -0.096ns (0.495 - 0.591)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ad7621_instance/div_instance/ac_5 to ad7621_instance/div_instance/q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y7.XQ       Tcko                  0.631   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_5
    SLICE_X11Y7.G2       net (fanout=3)        1.524   ad7621_instance/div_instance/ac<5>
    SLICE_X11Y7.COUT     Topcyg                0.842   ad7621_instance/div_instance/y1<5>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<9>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<8>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.CIN     net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.XB      Tcinxb                0.296   ad7621_instance/div_instance/q1_next<0>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<10>
    MULT18X18_X0Y1.B0    net (fanout=12)       0.895   ad7621_instance/div_instance/q1_next<0>
    MULT18X18_X0Y1.P22   Tmult                 4.873   ad7621_instance/div_instance/Mmult_q_mult0000
                                                       ad7621_instance/div_instance/Mmult_q_mult0000
    SLICE_X17Y0.G2       net (fanout=1)        1.378   ad7621_instance/div_instance/q_mult0000<22>
    SLICE_X17Y0.CLK      Tgck                  0.727   ad7621_instance/div_instance/q<23>
                                                       ad7621_instance/div_instance/q_mux0000<22>1
                                                       ad7621_instance/div_instance/q_22
    -------------------------------------------------  ---------------------------
    Total                                     11.426ns (7.629ns logic, 3.797ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7621_instance/div_instance/y1_6 (FF)
  Destination:          ad7621_instance/div_instance/q_22 (FF)
  Requirement:          20.833ns
  Data Path Delay:      11.315ns (Levels of Logic = 5)
  Clock Path Skew:      -0.077ns (0.495 - 0.572)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ad7621_instance/div_instance/y1_6 to ad7621_instance/div_instance/q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y8.YQ       Tcko                  0.580   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/y1_6
    SLICE_X11Y8.F2       net (fanout=2)        1.241   ad7621_instance/div_instance/y1<6>
    SLICE_X11Y8.COUT     Topcyf                1.195   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_lut<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<9>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<8>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.CIN     net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.XB      Tcinxb                0.296   ad7621_instance/div_instance/q1_next<0>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<10>
    MULT18X18_X0Y1.B0    net (fanout=12)       0.895   ad7621_instance/div_instance/q1_next<0>
    MULT18X18_X0Y1.P22   Tmult                 4.873   ad7621_instance/div_instance/Mmult_q_mult0000
                                                       ad7621_instance/div_instance/Mmult_q_mult0000
    SLICE_X17Y0.G2       net (fanout=1)        1.378   ad7621_instance/div_instance/q_mult0000<22>
    SLICE_X17Y0.CLK      Tgck                  0.727   ad7621_instance/div_instance/q<23>
                                                       ad7621_instance/div_instance/q_mux0000<22>1
                                                       ad7621_instance/div_instance/q_22
    -------------------------------------------------  ---------------------------
    Total                                     11.315ns (7.801ns logic, 3.514ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/q_20 (SLICE_X18Y1.G3), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7621_instance/div_instance/ac_5 (FF)
  Destination:          ad7621_instance/div_instance/q_20 (FF)
  Requirement:          20.833ns
  Data Path Delay:      11.758ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.499 - 0.591)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ad7621_instance/div_instance/ac_5 to ad7621_instance/div_instance/q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y7.XQ       Tcko                  0.631   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_5
    SLICE_X11Y7.G2       net (fanout=3)        1.524   ad7621_instance/div_instance/ac<5>
    SLICE_X11Y7.COUT     Topcyg                1.178   ad7621_instance/div_instance/y1<5>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_lut<5>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<9>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<8>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.CIN     net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.XB      Tcinxb                0.296   ad7621_instance/div_instance/q1_next<0>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<10>
    MULT18X18_X0Y1.B0    net (fanout=12)       0.895   ad7621_instance/div_instance/q1_next<0>
    MULT18X18_X0Y1.P20   Tmult                 4.873   ad7621_instance/div_instance/Mmult_q_mult0000
                                                       ad7621_instance/div_instance/Mmult_q_mult0000
    SLICE_X18Y1.G3       net (fanout=1)        1.284   ad7621_instance/div_instance/q_mult0000<20>
    SLICE_X18Y1.CLK      Tgck                  0.817   ad7621_instance/div_instance/q<21>
                                                       ad7621_instance/div_instance/q_mux0000<20>1
                                                       ad7621_instance/div_instance/q_20
    -------------------------------------------------  ---------------------------
    Total                                     11.758ns (8.055ns logic, 3.703ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7621_instance/div_instance/ac_5 (FF)
  Destination:          ad7621_instance/div_instance/q_20 (FF)
  Requirement:          20.833ns
  Data Path Delay:      11.422ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.499 - 0.591)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ad7621_instance/div_instance/ac_5 to ad7621_instance/div_instance/q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y7.XQ       Tcko                  0.631   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_5
    SLICE_X11Y7.G2       net (fanout=3)        1.524   ad7621_instance/div_instance/ac<5>
    SLICE_X11Y7.COUT     Topcyg                0.842   ad7621_instance/div_instance/y1<5>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<5>
    SLICE_X11Y8.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<9>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<8>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.CIN     net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.XB      Tcinxb                0.296   ad7621_instance/div_instance/q1_next<0>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<10>
    MULT18X18_X0Y1.B0    net (fanout=12)       0.895   ad7621_instance/div_instance/q1_next<0>
    MULT18X18_X0Y1.P20   Tmult                 4.873   ad7621_instance/div_instance/Mmult_q_mult0000
                                                       ad7621_instance/div_instance/Mmult_q_mult0000
    SLICE_X18Y1.G3       net (fanout=1)        1.284   ad7621_instance/div_instance/q_mult0000<20>
    SLICE_X18Y1.CLK      Tgck                  0.817   ad7621_instance/div_instance/q<21>
                                                       ad7621_instance/div_instance/q_mux0000<20>1
                                                       ad7621_instance/div_instance/q_20
    -------------------------------------------------  ---------------------------
    Total                                     11.422ns (7.719ns logic, 3.703ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7621_instance/div_instance/y1_6 (FF)
  Destination:          ad7621_instance/div_instance/q_20 (FF)
  Requirement:          20.833ns
  Data Path Delay:      11.311ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.499 - 0.572)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ad7621_instance/div_instance/y1_6 to ad7621_instance/div_instance/q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y8.YQ       Tcko                  0.580   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/y1_6
    SLICE_X11Y8.F2       net (fanout=2)        1.241   ad7621_instance/div_instance/y1<6>
    SLICE_X11Y8.COUT     Topcyf                1.195   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_lut<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<6>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.CIN      net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<7>
    SLICE_X11Y9.COUT     Tbyp                  0.130   ad7621_instance/div_instance/y1<9>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<8>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.CIN     net (fanout=1)        0.000   ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<9>
    SLICE_X11Y10.XB      Tcinxb                0.296   ad7621_instance/div_instance/q1_next<0>
                                                       ad7621_instance/div_instance/Mcompar_ac_next_cmp_ge0000_cy<10>
    MULT18X18_X0Y1.B0    net (fanout=12)       0.895   ad7621_instance/div_instance/q1_next<0>
    MULT18X18_X0Y1.P20   Tmult                 4.873   ad7621_instance/div_instance/Mmult_q_mult0000
                                                       ad7621_instance/div_instance/Mmult_q_mult0000
    SLICE_X18Y1.G3       net (fanout=1)        1.284   ad7621_instance/div_instance/q_mult0000<20>
    SLICE_X18Y1.CLK      Tgck                  0.817   ad7621_instance/div_instance/q<21>
                                                       ad7621_instance/div_instance/q_mux0000<20>1
                                                       ad7621_instance/div_instance/q_20
    -------------------------------------------------  ---------------------------
    Total                                     11.311ns (7.891ns logic, 3.420ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X12Y6.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.XQ       Tcko                  0.505   U_ila_pro_0/U0/iTRIG_IN<4>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ
    SLICE_X12Y6.BY       net (fanout=2)        0.394   U_ila_pro_0/U0/iTRIG_IN<4>
    SLICE_X12Y6.CLK      Tdh         (-Th)     0.126   U_ila_pro_0/U0/iTRIG_IN<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.379ns logic, 0.394ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/FPGA_SSLOWDELAY_0 (SLICE_X6Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpga_spi_instance/receive_data_0 (FF)
  Destination:          fpga_spi_instance/FPGA_SSLOWDELAY_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.041ns (Levels of Logic = 0)
  Clock Path Skew:      0.126ns (0.364 - 0.238)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpga_spi_instance/receive_data_0 to fpga_spi_instance/FPGA_SSLOWDELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.YQ       Tcko                  0.464   fpga_spi_instance/receive_data<1>
                                                       fpga_spi_instance/receive_data_0
    SLICE_X6Y23.BY       net (fanout=12)       0.404   fpga_spi_instance/receive_data<0>
    SLICE_X6Y23.CLK      Tckdi       (-Th)    -0.173   fpga_spi_instance/FPGA_SSLOWDELAY<1>
                                                       fpga_spi_instance/FPGA_SSLOWDELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.637ns logic, 0.404ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[1].U_TREG (SLICE_X13Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[1].U_IREG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[1].U_TREG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.067 - 0.057)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[1].U_IREG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[1].U_TREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.XQ      Tcko                  0.473   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[1].U_IREG
    SLICE_X13Y11.BX      net (fanout=2)        0.376   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<1>
    SLICE_X13Y11.CLK     Tckdi       (-Th)    -0.089   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly2<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[1].U_TREG
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.562ns logic, 0.376ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: data_count<0>/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0/SR
  Location pin: SLICE_X4Y0.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: data_count<0>/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0/SR
  Location pin: SLICE_X4Y0.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: data_count<0>/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1/SR
  Location pin: SLICE_X4Y0.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     83.333ns|     20.000ns|     49.872ns|            0|            0|            0|        12839|
| TS_clk_wizard_instance_CLKFX_B|     20.833ns|     12.468ns|          N/A|            0|            0|        12839|            0|
| UF                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |   12.468|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12854 paths, 0 nets, and 3884 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   1.437ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 28 07:32:54 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



