
library ieee;
use ieee.std_logic_1164.all;

entity estensorSinalGenerico is
    generic
    (
        larguraDadoEntrada : natural := 16;
        larguraDadoSaida : natural := 32
    );
    port
    (
        estendeSinal_IN : in  std_logic_vector(larguraDadoEntrada-1 downto 0);
        ORI: in std_logic;
        estendeSinal_OUT: out std_logic_vector(larguraDadoSaida-1 downto 0)
    );
end entity;

architecture comportamento of estensorSinalGenerico is
    signal saida_MUX_Extensor: std_logic_vector(16 downto 0);
    begin
        MUX_Estensor: entity work.muxGenerico2x1
        generic map(
            larguraDados => 16  
        )
        port map( 
            entradaA_MUX => estendeSinal_IN,
            entradaB_MUX => "0000000000000000",
            seletor_MUX => ORI,
            saida_MUX => saida_MUX_Extensor
        );

estendeSinal_OUT <= saida_MUX_Extensor & estendeSinal_IN;

end architecture;