// Generated by CIRCT firtool-1.62.0
module BRU (
    input         clock,
    reset,
    input  [31:0] io_rs1,
    io_rs2,
    input  [ 2:0] io_bru_op,
    output        io_br_flag
);

  wire _GEN = io_bru_op == 3'h6 & io_rs1 != io_rs2;
  wire [7:0] _GEN_0 = {
    {_GEN},
    {_GEN},
    {io_rs1 == io_rs2},
    {io_rs1 >= io_rs2},
    {$signed(io_rs1) >= $signed(io_rs2)},
    {io_rs1 < io_rs2},
    {$signed(io_rs1) < $signed(io_rs2)},
    {_GEN}
  };
  assign io_br_flag = _GEN_0[io_bru_op];
endmodule

