{"vcs1":{"timestamp_begin":1769429066.233544745, "rt":7.32, "ut":7.07, "st":0.18}}
{"vcselab":{"timestamp_begin":1769429073.606715158, "rt":0.32, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769429073.964468493, "rt":0.22, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769429065.973535017}
{"VCS_COMP_START_TIME": 1769429065.973535017}
{"VCS_COMP_END_TIME": 1769429074.235217106}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351744}}
{"vcselab": {"peak_mem": 173708}}
