
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//649.fotonik3d_s-8225B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000001 cycles: 2903850 heartbeat IPC: 3.4437 cumulative IPC: 3.4437 (Simulation time: 0 hr 4 min 54 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5807691 heartbeat IPC: 3.44371 cumulative IPC: 3.44371 (Simulation time: 0 hr 9 min 18 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8711492 heartbeat IPC: 3.44376 cumulative IPC: 3.44373 (Simulation time: 0 hr 13 min 44 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 11615376 heartbeat IPC: 3.44366 cumulative IPC: 3.44371 (Simulation time: 0 hr 17 min 44 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14519152 heartbeat IPC: 3.44379 cumulative IPC: 3.44373 (Simulation time: 0 hr 21 min 15 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 14519152 (Simulation time: 0 hr 21 min 15 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 32063971 heartbeat IPC: 0.569969 cumulative IPC: 0.569969 (Simulation time: 0 hr 25 min 45 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 49605529 heartbeat IPC: 0.570075 cumulative IPC: 0.570022 (Simulation time: 0 hr 30 min 10 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 67133916 heartbeat IPC: 0.570503 cumulative IPC: 0.570182 (Simulation time: 0 hr 34 min 30 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 84659835 heartbeat IPC: 0.570583 cumulative IPC: 0.570282 (Simulation time: 0 hr 38 min 49 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 102168043 heartbeat IPC: 0.571161 cumulative IPC: 0.570458 (Simulation time: 0 hr 43 min 10 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 119673577 heartbeat IPC: 0.571248 cumulative IPC: 0.570589 (Simulation time: 0 hr 47 min 30 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 137157374 heartbeat IPC: 0.571958 cumulative IPC: 0.570785 (Simulation time: 0 hr 51 min 47 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 154651275 heartbeat IPC: 0.571628 cumulative IPC: 0.57089 (Simulation time: 0 hr 56 min 0 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 172141651 heartbeat IPC: 0.571743 cumulative IPC: 0.570984 (Simulation time: 0 hr 59 min 58 sec) 
Heartbeat CPU 0 instructions: 150000003 cycles: 189632132 heartbeat IPC: 0.57174 cumulative IPC: 0.57106 (Simulation time: 1 hr 3 min 21 sec) 
Finished CPU 0 instructions: 100000002 cycles: 175112980 cumulative IPC: 0.57106 (Simulation time: 1 hr 3 min 21 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.57106 instructions: 100000002 cycles: 175112980

CPU 0 Average Load ROB stall cycles: 4.00631e+07
CPU 0 Fraction of times ROB stalled by Loads: 39.2745
CPU 0 Percentage of Load stall cycles in Total stall cycles: 1.2788e+08
Issued all: 138960527
Issued LT all: 129497742
rob_not_full_when_issued_lt_all: 29734227
Issued LT one: 116133505
rob_not_full_when_issued_lt_one: 24196875
 Total stall cycles: 150428068
 Total load stall cycles: 192366841541210
Unique Load IPs: 147
CPU 0 NUM of IPS identified critical: 6
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 6
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.011325
average_stall_proportion_after: 0.0113283
Critical_IP_Detector_Accuracy_70: 0
Critical_IP_Detector_Accuracy_80: 0
Critical_IP_Detector_Accuracy_90: 0
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 488521
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709063095
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 338.419
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 2.53741e-11
Critical_IP_ROB_Stalls_Bucket_0: 15
Non-critical_IP_ROB_Stalls_Bucket_0: 128
Critical_IP_ROB_Stalls_Bucket_1: 16
Non-critical_IP_ROB_Stalls_Bucket_1: 557
Critical_IP_ROB_Stalls_Bucket_2: 17
Non-critical_IP_ROB_Stalls_Bucket_2: 660
Critical_IP_ROB_Stalls_Bucket_3: 15
Non-critical_IP_ROB_Stalls_Bucket_3: 399
Critical_IP_ROB_Stalls_Bucket_4: 48
Non-critical_IP_ROB_Stalls_Bucket_4: 905
Critical_IP_ROB_Stalls_Bucket_5: 292
Non-critical_IP_ROB_Stalls_Bucket_5: 173627
Critical_IP_ROB_Stalls_Bucket_6: 69361
Non-critical_IP_ROB_Stalls_Bucket_6: 1639764
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 30
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 113
Critical_ROB_Stalls_Percent_0_Bucket_1: 52
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 521
Critical_ROB_Stalls_Percent_0_Bucket_2: 98
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 579
Critical_ROB_Stalls_Percent_0_Bucket_3: 124
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 290
Critical_ROB_Stalls_Percent_0_Bucket_4: 151
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 802
Critical_ROB_Stalls_Percent_0_Bucket_5: 32567
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 141352
Critical_ROB_Stalls_Percent_0_Bucket_6: 455499
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 1253626
Critical_ROB_Stalls_Percent_1_Bucket_0: 30
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 113
Critical_ROB_Stalls_Percent_1_Bucket_1: 52
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 521
Critical_ROB_Stalls_Percent_1_Bucket_2: 98
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 579
Critical_ROB_Stalls_Percent_1_Bucket_3: 124
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 290
Critical_ROB_Stalls_Percent_1_Bucket_4: 151
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 802
Critical_ROB_Stalls_Percent_1_Bucket_5: 32567
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 141352
Critical_ROB_Stalls_Percent_1_Bucket_6: 455499
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 1253626
Critical_ROB_Stalls_Percent_2_Bucket_0: 30
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 113
Critical_ROB_Stalls_Percent_2_Bucket_1: 52
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 521
Critical_ROB_Stalls_Percent_2_Bucket_2: 98
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 579
Critical_ROB_Stalls_Percent_2_Bucket_3: 124
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 290
Critical_ROB_Stalls_Percent_2_Bucket_4: 151
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 802
Critical_ROB_Stalls_Percent_2_Bucket_5: 32567
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 141352
Critical_ROB_Stalls_Percent_2_Bucket_6: 455499
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 1253626
Critical_ROB_Stalls_Percent_3_Bucket_0: 30
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 113
Critical_ROB_Stalls_Percent_3_Bucket_1: 52
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 521
Critical_ROB_Stalls_Percent_3_Bucket_2: 98
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 579
Critical_ROB_Stalls_Percent_3_Bucket_3: 124
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 290
Critical_ROB_Stalls_Percent_3_Bucket_4: 151
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 802
Critical_ROB_Stalls_Percent_3_Bucket_5: 32567
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 141352
Critical_ROB_Stalls_Percent_3_Bucket_6: 455499
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 1253626
Critical_ROB_Stalls_Percent_4_Bucket_0: 30
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 113
Critical_ROB_Stalls_Percent_4_Bucket_1: 52
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 521
Critical_ROB_Stalls_Percent_4_Bucket_2: 98
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 579
Critical_ROB_Stalls_Percent_4_Bucket_3: 124
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 290
Critical_ROB_Stalls_Percent_4_Bucket_4: 151
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 802
Critical_ROB_Stalls_Percent_4_Bucket_5: 32567
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 141352
Critical_ROB_Stalls_Percent_4_Bucket_6: 455499
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 1253626
Critical_ROB_Stalls_Percent_5_Bucket_0: 30
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 113
Critical_ROB_Stalls_Percent_5_Bucket_1: 52
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 521
Critical_ROB_Stalls_Percent_5_Bucket_2: 98
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 579
Critical_ROB_Stalls_Percent_5_Bucket_3: 124
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 290
Critical_ROB_Stalls_Percent_5_Bucket_4: 151
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 802
Critical_ROB_Stalls_Percent_5_Bucket_5: 32567
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 141352
Critical_ROB_Stalls_Percent_5_Bucket_6: 455499
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 1253626
Critical_ROB_Stalls_Percent_6_Bucket_0: 30
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 113
Critical_ROB_Stalls_Percent_6_Bucket_1: 52
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 521
Critical_ROB_Stalls_Percent_6_Bucket_2: 98
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 579
Critical_ROB_Stalls_Percent_6_Bucket_3: 124
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 290
Critical_ROB_Stalls_Percent_6_Bucket_4: 151
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 802
Critical_ROB_Stalls_Percent_6_Bucket_5: 32567
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 141352
Critical_ROB_Stalls_Percent_6_Bucket_6: 455499
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 1253626
Critical_ROB_Stalls_Percent_7_Bucket_0: 30
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 113
Critical_ROB_Stalls_Percent_7_Bucket_1: 52
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 521
Critical_ROB_Stalls_Percent_7_Bucket_2: 98
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 579
Critical_ROB_Stalls_Percent_7_Bucket_3: 124
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 290
Critical_ROB_Stalls_Percent_7_Bucket_4: 151
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 802
Critical_ROB_Stalls_Percent_7_Bucket_5: 32567
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 141352
Critical_ROB_Stalls_Percent_7_Bucket_6: 455499
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 1253626
Critical_ROB_Stalls_Percent_8_Bucket_0: 30
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 113
Critical_ROB_Stalls_Percent_8_Bucket_1: 52
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 521
Critical_ROB_Stalls_Percent_8_Bucket_2: 98
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 579
Critical_ROB_Stalls_Percent_8_Bucket_3: 124
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 290
Critical_ROB_Stalls_Percent_8_Bucket_4: 151
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 802
Critical_ROB_Stalls_Percent_8_Bucket_5: 32567
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 141352
Critical_ROB_Stalls_Percent_8_Bucket_6: 455499
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 1253626
Average ROB occupancy Load Stall Begin: 308.845
Average ROB occupancy Load Stall End: 335.875
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 326.601
Average ROB occupancy Critical Load Stall End: 334.571
Min ROB occupancy Critical Load Stall Begin: 12
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 12
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 354
 ROB Load Stall End Bucket Count 0: 143
 ROB Critical Load Stall Begin Bucket Count 0: 10
 ROB Critical Load Stall End Bucket Count 0: 10
 ROB Load Stall Begin Bucket Count 1: 747
 ROB Load Stall End Bucket Count 1: 573
 ROB Critical Load Stall Begin Bucket Count 1: 10
 ROB Critical Load Stall End Bucket Count 1: 10
 ROB Load Stall Begin Bucket Count 2: 744
 ROB Load Stall End Bucket Count 2: 677
 ROB Critical Load Stall Begin Bucket Count 2: 12
 ROB Critical Load Stall End Bucket Count 2: 12
 ROB Load Stall Begin Bucket Count 3: 494
 ROB Load Stall End Bucket Count 3: 414
 ROB Critical Load Stall Begin Bucket Count 3: 13
 ROB Critical Load Stall End Bucket Count 3: 11
 ROB Load Stall Begin Bucket Count 4: 131353
 ROB Load Stall End Bucket Count 4: 953
 ROB Critical Load Stall Begin Bucket Count 4: 35
 ROB Critical Load Stall End Bucket Count 4: 35
 ROB Load Stall Begin Bucket Count 5: 653791
 ROB Load Stall End Bucket Count 5: 173919
 ROB Critical Load Stall Begin Bucket Count 5: 1943
 ROB Critical Load Stall End Bucket Count 5: 216
 ROB Load Stall Begin Bucket Count 6: 1098321
 ROB Load Stall End Bucket Count 6: 1709125
 ROB Critical Load Stall Begin Bucket Count 6: 46848
 ROB Critical Load Stall End Bucket Count 6: 48577
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 24
CIC Tag Read Accesses: 345562141
CIC Read Accesses: 0
CIC Tag Write Accesses: 1065546
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   14226527  HIT:   14226527  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   14226527  HIT:   14226527  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   17749657	FORWARD:          0	MERGED:    3523130	TO_CACHE:   14226527

DTLB TOTAL     ACCESS:   13083789  HIT:   13060333  MISS:      23456  HIT %:    99.8207  MISS %:   0.179275   MPKI: 0.23456
DTLB LOAD TRANSLATION ACCESS:   13083789  HIT:   13060333  MISS:      23456  HIT %:    99.8207  MISS %:   0.179275   MPKI: 0.23456
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 89.4771 cycles
DTLB RQ	ACCESS:   19906660	FORWARD:          0	MERGED:    6821933	TO_CACHE:   13084727

STLB TOTAL     ACCESS:      23457  HIT:       9731  MISS:      13726  HIT %:    41.4844  MISS %:    58.5156   MPKI: 0.13726
STLB LOAD TRANSLATION ACCESS:      23456  HIT:       9730  MISS:      13726  HIT %:    41.4819  MISS %:    58.5181   MPKI: 0.13726
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 137.465 cycles
STLB RQ	ACCESS:      23456	FORWARD:          0	MERGED:          0	TO_CACHE:      23456

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   18762277  HIT:   17438914  MISS:    1323363  HIT %:    92.9467  MISS %:    7.05332   MPKI: 13.2336
L1D LOAD      ACCESS:   11743300  HIT:   10421254  MISS:    1322046  HIT %:    88.7421  MISS %:    11.2579   MPKI: 13.2205
L1D RFO       ACCESS:    7018976  HIT:    7017660  MISS:       1316  HIT %:    99.9813  MISS %:  0.0187492   MPKI: 0.01316
L1D PREFETCH  ACCESS:          1  HIT:          0  MISS:          1  HIT %:          0  MISS %:        100   MPKI: 1e-05
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          7  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          7 PREFETCH ISSUED TO LOWER LEVEL:          1  ACCURACY: 700
L1D TIMELY PREFETCHES:          7 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 1 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 153.791 cycles
L1D RQ	ACCESS:   35082837	FORWARD:          0	MERGED:   22196435	TO_CACHE:   12886112
L1D WQ	ACCESS:    7020548	FORWARD:        290	MERGED:          0	TO_CACHE:    7020548

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 654167
L1D ROI Sum of L1D PQ occupancy: 6
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   17749657  HIT:   17749657  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:   17749657  HIT:   17749657  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   24442048	FORWARD:          0	MERGED:    6692391	TO_CACHE:   17749657

BTB TOTAL     ACCESS:    1754588  HIT:    1754579  MISS:          9  HIT %:    99.9995  MISS %: 0.000512941   MPKI: 9e-05
BTB BRANCH_DIRECT_JUMP	ACCESS:        438  HIT:        436  MISS:          2
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    1753274  HIT:    1753271  MISS:          3
BTB BRANCH_DIRECT_CALL	ACCESS:        438  HIT:        436  MISS:          2
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:        438  HIT:        436  MISS:          2
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    2215812  HIT:    1051797  MISS:    1164015  HIT %:    47.4678  MISS %:    52.5322   MPKI: 11.6401
L2C LOAD      ACCESS:    1322046  HIT:     163075  MISS:    1158971  HIT %:     12.335  MISS %:     87.665   MPKI: 11.5897
L2C DATA LOAD MPKI: 11.5897
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:       1316  HIT:       1304  MISS:         12  HIT %:    99.0881  MISS %:   0.911854   MPKI: 0.00012
L2C PREFETCH  ACCESS:          1  HIT:          0  MISS:          1  HIT %:          0  MISS %:        100   MPKI: 1e-05
L2C DATA PREFETCH MPKI: 1e-05
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:     878716  HIT:     875505  MISS:       3211  HIT %:    99.6346  MISS %:    0.36542   MPKI: 0.03211
L2C LOAD TRANSLATION ACCESS:      13733  HIT:      11913  MISS:       1820  HIT %:    86.7473  MISS %:    13.2527   MPKI: 0.0182
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        454  USELESS:       7352
L2C USEFUL LOAD PREFETCHES:        454 PREFETCH ISSUED TO LOWER LEVEL:          1  ACCURACY: 45400
L2C TIMELY PREFETCHES:        454 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 158.036 cycles
L2C RQ	ACCESS:    1337095	FORWARD:          0	MERGED:          0	TO_CACHE:    1337095
L2C WQ	ACCESS:     878716	FORWARD:          0	MERGED:          0	TO_CACHE:     878716
L2C PQ	ACCESS:          1	FORWARD:          0	MERGED:          0	TO_CACHE:          1

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 1820
L2C Data Evicting Data 1157174
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 1810
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      13726  HIT:      13726  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      13726  HIT:      13726  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      13726  HIT:      13726  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      13726  HIT:      13726  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      13574  HIT:      13569  MISS:          5  HIT %:    99.9632  MISS %:  0.0368351   MPKI: 5e-05
PSCL3 LOAD TRANSLATION ACCESS:      13574  HIT:      13569  MISS:          5  HIT %:    99.9632  MISS %:  0.0368351   MPKI: 5e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      13726  HIT:      13678  MISS:         48  HIT %:    99.6503  MISS %:   0.349701   MPKI: 0.00048
PSCL2 LOAD TRANSLATION ACCESS:      13726  HIT:      13678  MISS:         48  HIT %:    99.6503  MISS %:   0.349701   MPKI: 0.00048
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    2037321  HIT:    1144658  MISS:     892663  HIT %:    56.1845  MISS %:    43.8155   MPKI: 8.92663
LLC LOAD      ACCESS:    1158971  HIT:     281356  MISS:     877615  HIT %:    24.2764  MISS %:    75.7236   MPKI: 8.77615
LLC RFO       ACCESS:         12  HIT:         12  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC PREFETCH  ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC WRITEBACK ACCESS:     876517  HIT:     863245  MISS:      13272  HIT %:    98.4858  MISS %:    1.51417   MPKI: 0.13272
LLC LOAD TRANSLATION ACCESS:       1820  HIT:         44  MISS:       1776  HIT %:    2.41758  MISS %:    97.5824   MPKI: 0.01776
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        968  USELESS:      30167
LLC USEFUL LOAD PREFETCHES:        968 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
LLC TIMELY PREFETCHES:        968 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 166.972 cycles
LLC RQ	ACCESS:    1160803	FORWARD:          0	MERGED:          0	TO_CACHE:    1160803
LLC WQ	ACCESS:     876517	FORWARD:          0	MERGED:          0	TO_CACHE:     876517
LLC PQ	ACCESS:          1	FORWARD:          0	MERGED:          0	TO_CACHE:          1

LLC Dense regions hint to LLC: 0

RAW hits: 1719
Loads Generated: 35084561
Loads sent to L1D: 35082837
Stores Generated: 7020542
Stores sent to L1D: 7020548
Major fault: 0 Minor fault: 20724
Allocated PAGES: 20724

stream: 
stream:times selected: 1349569
stream:pref_filled: 600438
stream:pref_useful: 598227
stream:pref_late: 125
stream:misses: 186
stream:misses_by_poll: 0

CS: 
CS:times selected: 961160
CS:pref_filled: 18551
CS:pref_useful: 18457
CS:pref_late: 4
CS:misses: 3864
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 388324
CPLX:pref_filled: 26876
CPLX:pref_useful: 26686
CPLX:pref_late: 2
CPLX:misses: 1822
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 27
NL:pref_filled: 15
NL:pref_useful: 15
NL:pref_late: 0
NL:misses: 0
NL:misses_by_poll: 0

total selections: 2699080
total_filled: 1
total_useful: 7
total_late: 139
total_polluted: 0
total_misses_after_warmup: 573
conflicts: 886
Degree Incremented Times: 110940
Degree Decremented Times: 0

L1 IP Table Write Accesses: 1744418
L1 IP Table Read Accesses: 1743532
L1 RST Write Accesses: 0
L1 RST Read Accesses: 0
L1 CSPT Write Accesses: 0
L1 CSPT Read Accesses: 0
L1 RR Filter Tag Write Accesses: 0
L1 RR Filter Tag Read Accesses: 0
L1 IP Table Tag Write Accesses: 1745304
L1 IP Table Tag Read Accesses: 1745304
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 0
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 0
test: 32897

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4652  ROW_BUFFER_MISS:     874739
 DBUS_CONGESTED:         93
 WQ ROW_BUFFER_HIT:     718707  ROW_BUFFER_MISS:     157615  FULL:          0

 AVG_CONGESTED_CYCLE: 6
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 1884949
0banks busy for write cycles: 48320
1banks busy for read cycles: 73068999
1banks busy for write cycles: 9224429
2banks busy for read cycles: 29187216
2banks busy for write cycles: 28089862
3banks busy for read cycles: 196
3banks busy for write cycles: 24448829
4banks busy for read cycles: 0
4banks busy for write cycles: 5314818
5banks busy for read cycles: 0
5banks busy for write cycles: 3312499
6banks busy for read cycles: 0
6banks busy for write cycles: 392517
7banks busy for read cycles: 0
7banks busy for write cycles: 139040
8banks busy for read cycles: 0
8banks busy for write cycles: 1307

CPU 0 Branch Prediction Accuracy: 99.9751% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 313.089
Branch types
NOT_BRANCH: 98243818 98.2438%
BRANCH_DIRECT_JUMP: 438 0.000438%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 1754807 1.75481%
BRANCH_DIRECT_CALL: 438 0.000438%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 438 0.000438%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 20724
