<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p750" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_750{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_750{left:629px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.31px;}
#t3_750{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_750{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_750{left:96px;bottom:1025px;}
#t6_750{left:192px;bottom:1025px;letter-spacing:-0.24px;word-spacing:-0.56px;}
#t7_750{left:96px;bottom:970px;letter-spacing:0.1px;word-spacing:-0.56px;}
#t8_750{left:96px;bottom:949px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t9_750{left:96px;bottom:927px;letter-spacing:0.12px;word-spacing:-0.44px;}
#ta_750{left:96px;bottom:906px;letter-spacing:0.12px;word-spacing:-0.92px;}
#tb_750{left:96px;bottom:885px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_750{left:96px;bottom:849px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_750{left:96px;bottom:828px;letter-spacing:0.12px;word-spacing:-0.86px;}
#te_750{left:96px;bottom:807px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tf_750{left:96px;bottom:748px;letter-spacing:0.19px;}
#tg_750{left:192px;bottom:748px;letter-spacing:0.21px;}
#th_750{left:96px;bottom:712px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_750{left:96px;bottom:691px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tj_750{left:255px;bottom:691px;letter-spacing:0.08px;}
#tk_750{left:286px;bottom:691px;}
#tl_750{left:305px;bottom:691px;letter-spacing:-0.08px;}
#tm_750{left:339px;bottom:691px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tn_750{left:96px;bottom:669px;letter-spacing:0.11px;word-spacing:-0.46px;}
#to_750{left:96px;bottom:648px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tp_750{left:96px;bottom:626px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_750{left:96px;bottom:591px;letter-spacing:0.13px;word-spacing:-0.83px;}
#tr_750{left:96px;bottom:570px;letter-spacing:0.11px;word-spacing:-0.44px;}
#ts_750{left:96px;bottom:548px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tt_750{left:96px;bottom:527px;letter-spacing:0.12px;word-spacing:-0.96px;}
#tu_750{left:96px;bottom:506px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tv_750{left:96px;bottom:484px;letter-spacing:0.05px;word-spacing:-0.38px;}
#tw_750{left:96px;bottom:444px;letter-spacing:0.11px;}
#tx_750{left:147px;bottom:444px;letter-spacing:0.06px;word-spacing:-0.18px;}
#ty_750{left:96px;bottom:409px;letter-spacing:0.09px;word-spacing:-0.9px;}
#tz_750{left:96px;bottom:388px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t10_750{left:96px;bottom:353px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t11_750{left:685px;bottom:353px;letter-spacing:0.05px;}
#t12_750{left:757px;bottom:353px;}
#t13_750{left:96px;bottom:331px;letter-spacing:0.03px;}
#t14_750{left:185px;bottom:331px;letter-spacing:0.12px;word-spacing:-0.73px;}
#t15_750{left:96px;bottom:310px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t16_750{left:489px;bottom:310px;letter-spacing:0.16px;}
#t17_750{left:567px;bottom:310px;letter-spacing:0.08px;word-spacing:-0.42px;}
#t18_750{left:96px;bottom:289px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t19_750{left:96px;bottom:267px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1a_750{left:96px;bottom:246px;letter-spacing:0.11px;word-spacing:-0.9px;}
#t1b_750{left:96px;bottom:224px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_750{left:674px;bottom:224px;letter-spacing:0.12px;}
#t1d_750{left:773px;bottom:224px;}
#t1e_750{left:96px;bottom:189px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1f_750{left:96px;bottom:168px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1g_750{left:96px;bottom:146px;letter-spacing:0.1px;word-spacing:-0.46px;}
#t1h_750{left:756px;bottom:146px;letter-spacing:0.13px;}
#t1i_750{left:804px;bottom:146px;letter-spacing:0.13px;}
#t1j_750{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_750{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_750{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_750{font-size:31px;font-family:Arial-Bold_61q;color:#000;}
.s4_750{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_750{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_750{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_750{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_750{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts750" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg750Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg750" style="-webkit-user-select: none;"><object width="935" height="1210" data="750/750.svg" type="image/svg+xml" id="pdf750" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_750" class="t s1_750">295 </span><span id="t2_750" class="t s2_750">Machine Check Architecture </span>
<span id="t3_750" class="t s1_750">AMD64 Technology </span><span id="t4_750" class="t s1_750">24593—Rev. 3.41—June 2023 </span>
<span id="t5_750" class="t s3_750">9 </span><span id="t6_750" class="t s3_750">Machine Check Architecture </span>
<span id="t7_750" class="t s4_750">The AMD64 Machine Check Architecture (MCA) plays a vital role in the reliability, availability, and </span>
<span id="t8_750" class="t s4_750">serviceability (RAS) of AMD processors, as well as the RAS of the computer systems in which they </span>
<span id="t9_750" class="t s4_750">are embedded. MCA defines the facilities by which processor and system hardware errors are logged </span>
<span id="ta_750" class="t s4_750">and reported to system software. This allows system software to serve a strategic role in recovery from </span>
<span id="tb_750" class="t s4_750">and diagnosis of hardware errors. </span>
<span id="tc_750" class="t s4_750">Error checking hardware is configured and information about detected error conditions is conveyed </span>
<span id="td_750" class="t s4_750">via an architecturally-defined set of registers. The system programming interface of MCA is described </span>
<span id="te_750" class="t s4_750">below in Section 9.3 “Machine Check Architecture MSRs” on page 300. </span>
<span id="tf_750" class="t s5_750">9.1 </span><span id="tg_750" class="t s5_750">Introduction </span>
<span id="th_750" class="t s4_750">All computer systems are susceptible to errors—results that are contrary to the system design. Errors </span>
<span id="ti_750" class="t s4_750">can be categorized as </span><span id="tj_750" class="t s6_750">soft </span><span id="tk_750" class="t s4_750">or </span><span id="tl_750" class="t s6_750">hard</span><span id="tm_750" class="t s4_750">. Soft errors are caused by transient interference and are not </span>
<span id="tn_750" class="t s4_750">necessarily indicative of any damage to the computer circuitry. These external events include noise </span>
<span id="to_750" class="t s4_750">from electromagnetic radiation and the incursion of sub-atomic particles that cause bit cell storage </span>
<span id="tp_750" class="t s4_750">capacitors to change state. </span>
<span id="tq_750" class="t s4_750">Hard errors are repeatable malfunctions that are generally attributable to physical damage to computer </span>
<span id="tr_750" class="t s4_750">circuitry. Damage may be caused by external forces (for example, voltage surges) or wear processes </span>
<span id="ts_750" class="t s4_750">inherent in the circuit technology. Damaged circuit elements can manifest symptoms similar to those </span>
<span id="tt_750" class="t s4_750">that are caused by soft error processes. An increase in the frequency of errors attributable to one circuit </span>
<span id="tu_750" class="t s4_750">element may indicate that the element has sustained damage or is wearing-out and may, in the future, </span>
<span id="tv_750" class="t s4_750">cause a hard error. </span>
<span id="tw_750" class="t s7_750">9.1.1 </span><span id="tx_750" class="t s7_750">Reliability, Availability, and Serviceability </span>
<span id="ty_750" class="t s4_750">This section describes the concepts of reliability, availability, and serviceability (RAS) and shows how </span>
<span id="tz_750" class="t s4_750">they are interrelated. </span>
<span id="t10_750" class="t s4_750">The rate at which errors occur in a computer system is a measure of the system’s </span><span id="t11_750" class="t s6_750">reliability</span><span id="t12_750" class="t s4_750">. </span>
<span id="t13_750" class="t s6_750">Availability </span><span id="t14_750" class="t s4_750">is the percentage of time that the system is available to do useful work. Errors that prevent </span>
<span id="t15_750" class="t s4_750">a computer system from continued operation result in </span><span id="t16_750" class="t s6_750">down-time</span><span id="t17_750" class="t s4_750">, that is, periods of unavailability. </span>
<span id="t18_750" class="t s4_750">Down-time includes the amount of time required to restore the system to operation. This may include </span>
<span id="t19_750" class="t s4_750">the time to diagnose a failure, determine the field replaceable unit (FRU) containing the faulty </span>
<span id="t1a_750" class="t s4_750">circuitry, carry out the repair action required to replace the identified FRU, and restart the system. This </span>
<span id="t1b_750" class="t s4_750">time directly impacts the system’s availability and is a measure of the system’s </span><span id="t1c_750" class="t s6_750">serviceability</span><span id="t1d_750" class="t s4_750">. </span>
<span id="t1e_750" class="t s4_750">The availability of a computer system can be increased without decreasing performance or </span>
<span id="t1f_750" class="t s4_750">significantly increasing cost through the judicious addition of data and control path redundancy in </span>
<span id="t1g_750" class="t s4_750">concert with dedicated error-checking hardware. Together, redundancy and error checking </span><span id="t1h_750" class="t s6_750">detect </span><span id="t1i_750" class="t s4_750">and </span>
<span id="t1j_750" class="t s8_750">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
