<stg><name>solveNextPatchPair</name>


<trans_list>

<trans id="738" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="4" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="5" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="30"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="29"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="28"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="27"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="26"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="25"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="24"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="23"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="22"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="21"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="20"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="19"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="18"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="17"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="16"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="15"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="14"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="13"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="12"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="11"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="10"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="9"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="8"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="7"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="6"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="5"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="4"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="3"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="31"/>
</and_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="33"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="5" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="34"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="5" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!34"/>
<literal name="nPatchesAtOriginal" val="!33"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="9" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="13" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="17" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="23" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
<literal name="icmp_ln579" val="0"/>
<literal name="call" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln579" val="1"/>
</and_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="35" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="43" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="45" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
<literal name="and_ln671" val="0"/>
<literal name="and_ln671_1" val="1"/>
<literal name="or_ln672" val="1"/>
<literal name="and_ln674" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="47" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="49" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx37.case.2:1 %z_top_max_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top_max_read

]]></Node>
<StgValue><ssdm name="z_top_max_read_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx37.case.2:4 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx37.case.2:5 %apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="32" op_44_bw="25" op_45_bw="26" op_46_bw="64" op_47_bw="64" op_48_bw="1" op_49_bw="1">
<![CDATA[
arrayidx37.case.2:110 %ppl_assign3 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %apexZ0_read, i64 %z_top_max_read_1, i32 %ppl_read, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_238, i1 %NPpatches_parameters_339, i1 %NPpatches_parameters_137

]]></Node>
<StgValue><ssdm name="ppl_assign3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="32" op_44_bw="25" op_45_bw="26" op_46_bw="64" op_47_bw="64" op_48_bw="1" op_49_bw="1">
<![CDATA[
arrayidx37.case.2:110 %ppl_assign3 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %apexZ0_read, i64 %z_top_max_read_1, i32 %ppl_read, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_238, i1 %NPpatches_parameters_339, i1 %NPpatches_parameters_137

]]></Node>
<StgValue><ssdm name="ppl_assign3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
arrayidx37.case.2:111 %nPatchesAtOriginal = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx37.case.2:112 %lastPatchIndex = add i32 %nPatchesAtOriginal, i32 4294967295

]]></Node>
<StgValue><ssdm name="lastPatchIndex"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
arrayidx37.case.2:113 %tmp = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %lastPatchIndex, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
arrayidx37.case.2:114 %or_ln554 = or i34 %tmp, i34 2

]]></Node>
<StgValue><ssdm name="or_ln554"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="34">
<![CDATA[
arrayidx37.case.2:115 %trunc_ln554 = trunc i34 %or_ln554

]]></Node>
<StgValue><ssdm name="trunc_ln554"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx37.case.2:116 %p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln554, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="34">
<![CDATA[
arrayidx37.case.2:117 %trunc_ln554_1 = trunc i34 %or_ln554

]]></Node>
<StgValue><ssdm name="trunc_ln554_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
arrayidx37.case.2:118 %p_shl2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln554_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx37.case.2:119 %sub_ln554 = sub i10 %p_shl1_cast, i10 %p_shl2_cast

]]></Node>
<StgValue><ssdm name="sub_ln554"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx37.case.2:121 %or_ln554_1 = or i10 %sub_ln554, i10 1

]]></Node>
<StgValue><ssdm name="or_ln554_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="10">
<![CDATA[
arrayidx37.case.2:122 %zext_ln554_1 = zext i10 %or_ln554_1

]]></Node>
<StgValue><ssdm name="zext_ln554_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:123 %patches_parameters_2_addr = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln554_1

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
arrayidx37.case.2:124 %or_ln555 = or i34 %tmp, i34 3

]]></Node>
<StgValue><ssdm name="or_ln555"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="34">
<![CDATA[
arrayidx37.case.2:125 %trunc_ln555 = trunc i34 %or_ln555

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx37.case.2:126 %p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln555, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="34">
<![CDATA[
arrayidx37.case.2:127 %trunc_ln555_1 = trunc i34 %or_ln555

]]></Node>
<StgValue><ssdm name="trunc_ln555_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
arrayidx37.case.2:128 %p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln555_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx37.case.2:129 %sub_ln555 = sub i10 %p_shl3_cast, i10 %p_shl4_cast

]]></Node>
<StgValue><ssdm name="sub_ln555"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx37.case.2:131 %or_ln555_1 = or i10 %sub_ln555, i10 1

]]></Node>
<StgValue><ssdm name="or_ln555_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="10">
<![CDATA[
arrayidx37.case.2:132 %zext_ln555_1 = zext i10 %or_ln555_1

]]></Node>
<StgValue><ssdm name="zext_ln555_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:133 %patches_parameters_2_addr_1 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln555_1

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="32">
<![CDATA[
arrayidx37.case.2:135 %trunc_ln591 = trunc i32 %lastPatchIndex

]]></Node>
<StgValue><ssdm name="trunc_ln591"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
arrayidx37.case.2:136 %tmp_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln591, i5 0

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="32">
<![CDATA[
arrayidx37.case.2:137 %trunc_ln591_1 = trunc i32 %lastPatchIndex

]]></Node>
<StgValue><ssdm name="trunc_ln591_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx37.case.2:138 %tmp_12_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln591_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx37.case.2:139 %sub_ln591 = sub i10 %tmp_11_cast, i10 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="sub_ln591"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx37.case.2:147 %original_c = load i10 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="original_c"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx37.case.2:148 %original_d = load i10 %patches_parameters_2_addr_1

]]></Node>
<StgValue><ssdm name="original_d"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx37.case.2:0 %p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx37.case.2:2 %p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx37.case.2:3 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:6 %patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:7 %patches_superpoints_0_addr_1 = getelementptr i64 %patches_superpoints_0, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:8 %patches_superpoints_1_addr = getelementptr i64 %patches_superpoints_1, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:9 %patches_superpoints_1_addr_1 = getelementptr i64 %patches_superpoints_1, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:10 %patches_superpoints_2_addr = getelementptr i64 %patches_superpoints_2, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:11 %patches_superpoints_2_addr_1 = getelementptr i64 %patches_superpoints_2, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:12 %patches_superpoints_3_addr = getelementptr i64 %patches_superpoints_3, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:13 %patches_superpoints_3_addr_1 = getelementptr i64 %patches_superpoints_3, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:14 %patches_superpoints_4_addr = getelementptr i64 %patches_superpoints_4, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:15 %patches_superpoints_4_addr_1 = getelementptr i64 %patches_superpoints_4, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:16 %patches_superpoints_5_addr = getelementptr i64 %patches_superpoints_5, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:17 %patches_superpoints_5_addr_1 = getelementptr i64 %patches_superpoints_5, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:18 %patches_superpoints_6_addr = getelementptr i64 %patches_superpoints_6, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:19 %patches_superpoints_6_addr_1 = getelementptr i64 %patches_superpoints_6, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:20 %patches_superpoints_7_addr = getelementptr i64 %patches_superpoints_7, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:21 %patches_superpoints_7_addr_1 = getelementptr i64 %patches_superpoints_7, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:22 %patches_superpoints_8_addr = getelementptr i64 %patches_superpoints_8, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:23 %patches_superpoints_8_addr_1 = getelementptr i64 %patches_superpoints_8, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:24 %patches_superpoints_9_addr = getelementptr i64 %patches_superpoints_9, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:25 %patches_superpoints_9_addr_1 = getelementptr i64 %patches_superpoints_9, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:26 %patches_superpoints_10_addr = getelementptr i64 %patches_superpoints_10, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:27 %patches_superpoints_10_addr_1 = getelementptr i64 %patches_superpoints_10, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:28 %patches_superpoints_11_addr = getelementptr i64 %patches_superpoints_11, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:29 %patches_superpoints_11_addr_1 = getelementptr i64 %patches_superpoints_11, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:30 %patches_superpoints_12_addr = getelementptr i64 %patches_superpoints_12, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:31 %patches_superpoints_12_addr_1 = getelementptr i64 %patches_superpoints_12, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:32 %patches_superpoints_13_addr = getelementptr i64 %patches_superpoints_13, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:33 %patches_superpoints_13_addr_1 = getelementptr i64 %patches_superpoints_13, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:34 %patches_superpoints_14_addr = getelementptr i64 %patches_superpoints_14, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:35 %patches_superpoints_14_addr_1 = getelementptr i64 %patches_superpoints_14, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:36 %patches_superpoints_15_addr = getelementptr i64 %patches_superpoints_15, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:37 %patches_superpoints_15_addr_1 = getelementptr i64 %patches_superpoints_15, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:38 %patches_superpoints_16_addr = getelementptr i64 %patches_superpoints_16, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:39 %patches_superpoints_16_addr_1 = getelementptr i64 %patches_superpoints_16, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:40 %patches_superpoints_17_addr = getelementptr i64 %patches_superpoints_17, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:41 %patches_superpoints_17_addr_1 = getelementptr i64 %patches_superpoints_17, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:42 %patches_superpoints_18_addr = getelementptr i64 %patches_superpoints_18, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:43 %patches_superpoints_18_addr_1 = getelementptr i64 %patches_superpoints_18, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:44 %patches_superpoints_19_addr = getelementptr i64 %patches_superpoints_19, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:45 %patches_superpoints_19_addr_1 = getelementptr i64 %patches_superpoints_19, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:46 %patches_superpoints_20_addr = getelementptr i64 %patches_superpoints_20, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:47 %patches_superpoints_20_addr_1 = getelementptr i64 %patches_superpoints_20, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:48 %patches_superpoints_21_addr = getelementptr i64 %patches_superpoints_21, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:49 %patches_superpoints_21_addr_1 = getelementptr i64 %patches_superpoints_21, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:50 %patches_superpoints_22_addr = getelementptr i64 %patches_superpoints_22, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:51 %patches_superpoints_22_addr_1 = getelementptr i64 %patches_superpoints_22, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:52 %patches_superpoints_23_addr = getelementptr i64 %patches_superpoints_23, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:53 %patches_superpoints_23_addr_1 = getelementptr i64 %patches_superpoints_23, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:54 %patches_superpoints_24_addr = getelementptr i64 %patches_superpoints_24, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:55 %patches_superpoints_24_addr_1 = getelementptr i64 %patches_superpoints_24, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:56 %patches_superpoints_25_addr = getelementptr i64 %patches_superpoints_25, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:57 %patches_superpoints_25_addr_1 = getelementptr i64 %patches_superpoints_25, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:58 %patches_superpoints_26_addr = getelementptr i64 %patches_superpoints_26, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:59 %patches_superpoints_26_addr_1 = getelementptr i64 %patches_superpoints_26, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:60 %patches_superpoints_27_addr = getelementptr i64 %patches_superpoints_27, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:61 %patches_superpoints_27_addr_1 = getelementptr i64 %patches_superpoints_27, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:62 %patches_superpoints_28_addr = getelementptr i64 %patches_superpoints_28, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:63 %patches_superpoints_28_addr_1 = getelementptr i64 %patches_superpoints_28, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:64 %patches_superpoints_29_addr = getelementptr i64 %patches_superpoints_29, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:65 %patches_superpoints_29_addr_1 = getelementptr i64 %patches_superpoints_29, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:66 %patches_superpoints_30_addr = getelementptr i64 %patches_superpoints_30, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:67 %patches_superpoints_30_addr_1 = getelementptr i64 %patches_superpoints_30, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:68 %patches_superpoints_31_addr = getelementptr i64 %patches_superpoints_31, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:69 %patches_superpoints_31_addr_1 = getelementptr i64 %patches_superpoints_31, i64 0, i64 675

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:95 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayidx37.case.2:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx37.case.2:109 %add_ln510 = add i32 %p_read_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="10">
<![CDATA[
arrayidx37.case.2:120 %zext_ln554 = zext i10 %sub_ln554

]]></Node>
<StgValue><ssdm name="zext_ln554"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="10">
<![CDATA[
arrayidx37.case.2:130 %zext_ln555 = zext i10 %sub_ln555

]]></Node>
<StgValue><ssdm name="zext_ln555"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:134 %patches_parameters_2_addr_2 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln554

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="10">
<![CDATA[
arrayidx37.case.2:140 %zext_ln591 = zext i10 %sub_ln591

]]></Node>
<StgValue><ssdm name="zext_ln591"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx37.case.2:141 %or_ln591 = or i10 %sub_ln591, i10 1

]]></Node>
<StgValue><ssdm name="or_ln591"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="10">
<![CDATA[
arrayidx37.case.2:142 %zext_ln591_1 = zext i10 %or_ln591

]]></Node>
<StgValue><ssdm name="zext_ln591_1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:143 %patches_parameters_2_addr_3 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln591_1

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_3"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:144 %patches_parameters_3_addr_1 = getelementptr i64 %patches_parameters_3, i64 0, i64 %zext_ln591

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:145 %patches_parameters_3_addr = getelementptr i64 %patches_parameters_3, i64 0, i64 %zext_ln554

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx37.case.2:146 %patches_parameters_3_addr_2 = getelementptr i64 %patches_parameters_3, i64 0, i64 %zext_ln555

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx37.case.2:147 %original_c = load i10 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="original_c"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx37.case.2:148 %original_d = load i10 %patches_parameters_2_addr_1

]]></Node>
<StgValue><ssdm name="original_d"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx37.case.2:149 %icmp_ln574 = icmp_sgt  i32 %nPatchesAtOriginal, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln574"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx37.case.2:150 %br_ln574 = br i1 %icmp_ln574, void %.loopexit_ifconv, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln574"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln579 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln579"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i = phi i3 %add_ln579, void, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %icmp_ln579 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln579"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %add_ln579 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln579"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln579 = br i1 %icmp_ln579, void %.split, void %.loopexit_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="br_ln579"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln579 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln579"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0">
<![CDATA[
.split:1 %switch_ln581 = switch i32 %nPatchesAtOriginal, void %arraydecay73.case.0, i32 32, void %arraydecay1975.case.291174, i32 31, void %arraydecay1975.case.281138, i32 3, void %arraydecay1975.case.0130, i32 4, void %arraydecay1975.case.1166, i32 5, void %arraydecay1975.case.2202, i32 6, void %arraydecay1975.case.3238, i32 7, void %arraydecay1975.case.4274, i32 8, void %arraydecay1975.case.5310, i32 9, void %arraydecay1975.case.6346, i32 10, void %arraydecay1975.case.7382, i32 11, void %arraydecay1975.case.8418, i32 12, void %arraydecay1975.case.9454, i32 13, void %arraydecay1975.case.10490, i32 14, void %arraydecay1975.case.11526, i32 15, void %arraydecay1975.case.12562, i32 16, void %arraydecay1975.case.13598, i32 17, void %arraydecay1975.case.14634, i32 18, void %arraydecay1975.case.15670, i32 19, void %arraydecay1975.case.16706, i32 20, void %arraydecay1975.case.17742, i32 21, void %arraydecay1975.case.18778, i32 22, void %arraydecay1975.case.19814, i32 23, void %arraydecay1975.case.20850, i32 24, void %arraydecay1975.case.21886, i32 25, void %arraydecay1975.case.22922, i32 26, void %arraydecay1975.case.23958, i32 27, void %arraydecay1975.case.24994, i32 28, void %arraydecay1975.case.251030, i32 29, void %arraydecay1975.case.261066, i32 30, void %arraydecay1975.case.271102

]]></Node>
<StgValue><ssdm name="switch_ln581"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
arraydecay73.case.0:0 %switch_ln581 = switch i32 %nPatchesAtOriginal, void %arraydecay1975.case.0, i32 34, void %arraydecay1975.case.31, i32 33, void %arraydecay1975.case.30

]]></Node>
<StgValue><ssdm name="switch_ln581"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="226" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.271102:0 %tmp_29 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.261066:0 %tmp_28 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.251030:0 %tmp_27 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.24994:0 %tmp_26 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.23958:0 %tmp_25 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.22922:0 %tmp_24 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.21886:0 %tmp_23 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.20850:0 %tmp_22 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.19814:0 %tmp_21 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.18778:0 %tmp_20 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.17742:0 %tmp_19 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.16706:0 %tmp_18 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.15670:0 %tmp_17 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.14634:0 %tmp_16 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.13598:0 %tmp_15 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.12562:0 %tmp_14 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.11526:0 %tmp_13 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.10490:0 %tmp_12 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.9454:0 %tmp_11 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.8418:0 %tmp_10 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.7382:0 %tmp_9 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.6346:0 %tmp_8 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.5310:0 %tmp_7 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.4274:0 %tmp_6 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.3238:0 %tmp_5 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.2202:0 %tmp_4 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.1166:0 %tmp_3 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.0130:0 %tmp_2 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_2, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.281138:0 %tmp_1 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.291174:0 %tmp_s = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="256" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.271102:0 %tmp_29 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.261066:0 %tmp_28 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.251030:0 %tmp_27 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.24994:0 %tmp_26 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.23958:0 %tmp_25 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.22922:0 %tmp_24 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.21886:0 %tmp_23 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.20850:0 %tmp_22 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.19814:0 %tmp_21 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.18778:0 %tmp_20 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.17742:0 %tmp_19 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.16706:0 %tmp_18 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.15670:0 %tmp_17 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.14634:0 %tmp_16 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.13598:0 %tmp_15 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.12562:0 %tmp_14 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.11526:0 %tmp_13 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.10490:0 %tmp_12 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.9454:0 %tmp_11 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.8418:0 %tmp_10 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.7382:0 %tmp_9 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.6346:0 %tmp_8 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.5310:0 %tmp_7 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.4274:0 %tmp_6 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.3238:0 %tmp_5 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.2202:0 %tmp_4 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.1166:0 %tmp_3 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.0130:0 %tmp_2 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_2, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.281138:0 %tmp_1 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.291174:0 %tmp_s = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="286" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.271102:0 %tmp_29 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_29, i64 %patches_superpoints_27, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.261066:0 %tmp_28 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_28, i64 %patches_superpoints_26, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.251030:0 %tmp_27 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_27, i64 %patches_superpoints_25, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.24994:0 %tmp_26 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_26, i64 %patches_superpoints_24, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.23958:0 %tmp_25 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_25, i64 %patches_superpoints_23, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.22922:0 %tmp_24 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_24, i64 %patches_superpoints_22, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.21886:0 %tmp_23 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_23, i64 %patches_superpoints_21, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.20850:0 %tmp_22 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_22, i64 %patches_superpoints_20, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.19814:0 %tmp_21 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_21, i64 %patches_superpoints_19, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.18778:0 %tmp_20 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_20, i64 %patches_superpoints_18, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.17742:0 %tmp_19 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_19, i64 %patches_superpoints_17, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.16706:0 %tmp_18 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_18, i64 %patches_superpoints_16, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.15670:0 %tmp_17 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_17, i64 %patches_superpoints_15, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.14634:0 %tmp_16 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_16, i64 %patches_superpoints_14, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.13598:0 %tmp_15 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_15, i64 %patches_superpoints_13, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.12562:0 %tmp_14 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_14, i64 %patches_superpoints_12, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.11526:0 %tmp_13 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_13, i64 %patches_superpoints_11, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.10490:0 %tmp_12 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_12, i64 %patches_superpoints_10, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.9454:0 %tmp_11 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_11, i64 %patches_superpoints_9, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.8418:0 %tmp_10 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_10, i64 %patches_superpoints_8, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.7382:0 %tmp_9 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_9, i64 %patches_superpoints_7, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.6346:0 %tmp_8 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_8, i64 %patches_superpoints_6, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.5310:0 %tmp_7 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_7, i64 %patches_superpoints_5, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.4274:0 %tmp_6 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_6, i64 %patches_superpoints_4, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.3238:0 %tmp_5 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_5, i64 %patches_superpoints_3, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.2202:0 %tmp_4 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_4, i64 %patches_superpoints_2, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.1166:0 %tmp_3 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_3, i64 %patches_superpoints_1, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.0130:0 %tmp_2 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_2, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.281138:0 %tmp_1 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_30, i64 %patches_superpoints_28, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.291174:0 %tmp_s = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_31, i64 %patches_superpoints_29, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.271102:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.261066:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.251030:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.24994:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.23958:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.22922:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.21886:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.20850:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.19814:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.18778:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.17742:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.16706:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.15670:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.14634:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.13598:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.12562:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.11526:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.10490:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.9454:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.8418:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.7382:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.6346:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.5310:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.4274:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.3238:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.2202:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.1166:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.0130:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.281138:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.291174:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="346" st_id="10" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.30:0 %tmp_31 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="347" st_id="11" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.30:0 %tmp_31 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="348" st_id="12" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.30:0 %tmp_31 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_30, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.30:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="350" st_id="14" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.31:0 %tmp_30 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="351" st_id="15" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.31:0 %tmp_30 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="352" st_id="16" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="3" op_5_bw="0">
<![CDATA[
arraydecay1975.case.31:0 %tmp_30 = call i1 @areWedgeSuperPointsEqual.1, i64 %patches_superpoints_0, i64 %patches_superpoints_31, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.31:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">
</state>

<state id="19" st_id="19">

<operation id="354" st_id="19" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
arraydecay1975.case.0:0 %tmp13 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="355" st_id="20" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
arraydecay1975.case.0:0 %tmp13 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="356" st_id="21" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
arraydecay1975.case.0:0 %tmp13 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="357" st_id="22" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="3" op_3_bw="3" op_4_bw="0">
<![CDATA[
arraydecay1975.case.0:0 %tmp13 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints_0, i3 %i, i3 %i

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="358" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
<literal name="icmp_ln579" val="0"/>
<literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!34"/>
<literal name="nPatchesAtOriginal" val="!33"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
arraydecay1975.case.0:1 %br_ln581 = br void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
<literal name="icmp_ln579" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0">
<![CDATA[
arraydecay73.exit:0 %call = phi i1 %tmp13, void %arraydecay1975.case.0, i1 %tmp_31, void %arraydecay1975.case.30, i1 %tmp_30, void %arraydecay1975.case.31, i1 %tmp_2, void %arraydecay1975.case.0130, i1 %tmp_3, void %arraydecay1975.case.1166, i1 %tmp_4, void %arraydecay1975.case.2202, i1 %tmp_5, void %arraydecay1975.case.3238, i1 %tmp_6, void %arraydecay1975.case.4274, i1 %tmp_7, void %arraydecay1975.case.5310, i1 %tmp_8, void %arraydecay1975.case.6346, i1 %tmp_9, void %arraydecay1975.case.7382, i1 %tmp_10, void %arraydecay1975.case.8418, i1 %tmp_11, void %arraydecay1975.case.9454, i1 %tmp_12, void %arraydecay1975.case.10490, i1 %tmp_13, void %arraydecay1975.case.11526, i1 %tmp_14, void %arraydecay1975.case.12562, i1 %tmp_15, void %arraydecay1975.case.13598, i1 %tmp_16, void %arraydecay1975.case.14634, i1 %tmp_17, void %arraydecay1975.case.15670, i1 %tmp_18, void %arraydecay1975.case.16706, i1 %tmp_19, void %arraydecay1975.case.17742, i1 %tmp_20, void %arraydecay1975.case.18778, i1 %tmp_21, void %arraydecay1975.case.19814, i1 %tmp_22, void %arraydecay1975.case.20850, i1 %tmp_23, void %arraydecay1975.case.21886, i1 %tmp_24, void %arraydecay1975.case.22922, i1 %tmp_25, void %arraydecay1975.case.23958, i1 %tmp_26, void %arraydecay1975.case.24994, i1 %tmp_27, void %arraydecay1975.case.251030, i1 %tmp_28, void %arraydecay1975.case.261066, i1 %tmp_29, void %arraydecay1975.case.271102, i1 %tmp_1, void %arraydecay1975.case.281138, i1 %tmp_s, void %arraydecay1975.case.291174

]]></Node>
<StgValue><ssdm name="call"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
<literal name="icmp_ln579" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arraydecay73.exit:1 %br_ln581 = br i1 %call, void %.loopexit_ifconv.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
<literal name="icmp_ln579" val="0"/>
<literal name="call" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln574" val="1"/>
<literal name="icmp_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit_ifconv.loopexit:0 %repeat_original_ph = phi i1 1, void %.preheader, i1 0, void %arraydecay73.exit

]]></Node>
<StgValue><ssdm name="repeat_original_ph"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
<literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln574" val="1"/>
<literal name="icmp_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
.loopexit_ifconv.loopexit:1 %br_ln0 = br void %.loopexit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln579" val="1"/>
</and_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:1 %patches_parameters_2_load = load i10 %patches_parameters_2_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln579" val="1"/>
</and_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:3 %patches_parameters_2_load_1 = load i10 %patches_parameters_2_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_1"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln579" val="1"/>
</and_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:5 %patches_parameters_3_load_1 = load i10 %patches_parameters_3_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_1"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call" val="0"/>
</and_exp><and_exp><literal name="icmp_ln579" val="1"/>
</and_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:6 %patches_parameters_3_load = load i10 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="368" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:1 %patches_parameters_2_load = load i10 %patches_parameters_2_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:3 %patches_parameters_2_load_1 = load i10 %patches_parameters_2_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_1"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit_ifconv:4 %icmp_ln591 = icmp_sgt  i64 %patches_parameters_2_load_1, i64 %z_top_max_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:5 %patches_parameters_3_load_1 = load i10 %patches_parameters_3_addr_1

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_1"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:6 %patches_parameters_3_load = load i10 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit_ifconv:7 %icmp_ln594 = icmp_ne  i64 %patches_parameters_3_load_1, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit_ifconv:8 %and_ln591 = and i1 %icmp_ln594, i1 %icmp_ln591

]]></Node>
<StgValue><ssdm name="and_ln591"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit_ifconv:9 %icmp_ln594_1 = icmp_ne  i64 %patches_parameters_3_load, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln594_1"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit_ifconv:10 %notChoppedPatch = or i1 %icmp_ln594_1, i1 %and_ln591

]]></Node>
<StgValue><ssdm name="notChoppedPatch"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="378" st_id="25" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="379" st_id="26" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="380" st_id="27" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="381" st_id="28" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="382" st_id="29" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="383" st_id="30" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="384" st_id="31" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="385" st_id="32" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="386" st_id="33" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="387" st_id="34" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="388" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit_ifconv:0 %repeat_original = phi i1 0, void %arrayidx37.case.2, i1 %repeat_original_ph, void %.loopexit_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="repeat_original"/></StgValue>
</operation>

<operation id="389" st_id="35" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit_ifconv:2 %tmp_32 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_c, i64 %patches_parameters_2_load, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit_ifconv:11 %br_ln603 = br i1 %notChoppedPatch, void, void %.loopexit77

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>

<operation id="391" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %icmp_ln603 = icmp_sgt  i64 %original_c, i64 18446744073659551516

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="392" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln603_1 = icmp_slt  i64 %tmp_32, i64 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln603 = and i1 %icmp_ln603, i1 %icmp_ln603_1

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="394" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln603 = br i1 %and_ln603, void %.loopexit77, void

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:0 %switch_ln605 = switch i32 %nPatchesAtOriginal, void %arrayidx8042.case.0, i32 32, void %arrayidx8042.case.31, i32 2, void %arrayidx8042.case.1, i32 3, void %arrayidx8042.case.2, i32 4, void %arrayidx8042.case.3, i32 5, void %arrayidx8042.case.4, i32 6, void %arrayidx8042.case.5, i32 7, void %arrayidx8042.case.6, i32 8, void %arrayidx8042.case.7, i32 9, void %arrayidx8042.case.8, i32 10, void %arrayidx8042.case.9, i32 11, void %arrayidx8042.case.10, i32 12, void %arrayidx8042.case.11, i32 13, void %arrayidx8042.case.12, i32 14, void %arrayidx8042.case.13, i32 15, void %arrayidx8042.case.14, i32 16, void %arrayidx8042.case.15, i32 17, void %arrayidx8042.case.16, i32 18, void %arrayidx8042.case.17, i32 19, void %arrayidx8042.case.18, i32 20, void %arrayidx8042.case.19, i32 21, void %arrayidx8042.case.20, i32 22, void %arrayidx8042.case.21, i32 23, void %arrayidx8042.case.22, i32 24, void %arrayidx8042.case.23, i32 25, void %arrayidx8042.case.24, i32 26, void %arrayidx8042.case.25, i32 27, void %arrayidx8042.case.26, i32 28, void %arrayidx8042.case.27, i32 29, void %arrayidx8042.case.28, i32 30, void %arrayidx8042.case.29, i32 31, void %arrayidx8042.case.30

]]></Node>
<StgValue><ssdm name="switch_ln605"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.30:0 %patches_superpoints_30_load = load i10 %patches_superpoints_30_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load"/></StgValue>
</operation>

<operation id="397" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.29:0 %patches_superpoints_29_load = load i10 %patches_superpoints_29_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.28:0 %patches_superpoints_28_load = load i10 %patches_superpoints_28_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.27:0 %patches_superpoints_27_load = load i10 %patches_superpoints_27_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.26:0 %patches_superpoints_26_load = load i10 %patches_superpoints_26_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.25:0 %patches_superpoints_25_load = load i10 %patches_superpoints_25_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.24:0 %patches_superpoints_24_load = load i10 %patches_superpoints_24_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load"/></StgValue>
</operation>

<operation id="403" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.23:0 %patches_superpoints_23_load = load i10 %patches_superpoints_23_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load"/></StgValue>
</operation>

<operation id="404" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.22:0 %patches_superpoints_22_load = load i10 %patches_superpoints_22_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.21:0 %patches_superpoints_21_load = load i10 %patches_superpoints_21_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load"/></StgValue>
</operation>

<operation id="406" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.20:0 %patches_superpoints_20_load = load i10 %patches_superpoints_20_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load"/></StgValue>
</operation>

<operation id="407" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.19:0 %patches_superpoints_19_load = load i10 %patches_superpoints_19_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.18:0 %patches_superpoints_18_load = load i10 %patches_superpoints_18_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.17:0 %patches_superpoints_17_load = load i10 %patches_superpoints_17_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load"/></StgValue>
</operation>

<operation id="410" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.16:0 %patches_superpoints_16_load = load i10 %patches_superpoints_16_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load"/></StgValue>
</operation>

<operation id="411" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.15:0 %patches_superpoints_15_load = load i10 %patches_superpoints_15_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="412" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.14:0 %patches_superpoints_14_load = load i10 %patches_superpoints_14_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="413" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.13:0 %patches_superpoints_13_load = load i10 %patches_superpoints_13_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="414" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.12:0 %patches_superpoints_12_load = load i10 %patches_superpoints_12_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="415" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.11:0 %patches_superpoints_11_load = load i10 %patches_superpoints_11_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="416" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.10:0 %patches_superpoints_10_load = load i10 %patches_superpoints_10_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="417" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.9:0 %patches_superpoints_9_load = load i10 %patches_superpoints_9_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="418" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.8:0 %patches_superpoints_8_load = load i10 %patches_superpoints_8_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="419" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.7:0 %patches_superpoints_7_load = load i10 %patches_superpoints_7_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="420" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.6:0 %patches_superpoints_6_load = load i10 %patches_superpoints_6_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="421" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.5:0 %patches_superpoints_5_load = load i10 %patches_superpoints_5_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="422" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.4:0 %patches_superpoints_4_load = load i10 %patches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="423" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.3:0 %patches_superpoints_3_load = load i10 %patches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="424" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.2:0 %patches_superpoints_2_load = load i10 %patches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="425" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
<literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx8042.case.1:0 %patches_superpoints_1_load = load i10 %patches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="426" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.31:0 %patches_superpoints_31_load = load i10 %patches_superpoints_31_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load"/></StgValue>
</operation>

<operation id="427" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
<literal name="nPatchesAtOriginal" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx8042.case.0:0 %patches_superpoints_0_load = load i10 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="428" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.30:0 %patches_superpoints_30_load = load i10 %patches_superpoints_30_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.30:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="430" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.29:0 %patches_superpoints_29_load = load i10 %patches_superpoints_29_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.29:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="432" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.28:0 %patches_superpoints_28_load = load i10 %patches_superpoints_28_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.28:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="434" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.27:0 %patches_superpoints_27_load = load i10 %patches_superpoints_27_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load"/></StgValue>
</operation>

<operation id="435" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.27:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="436" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.26:0 %patches_superpoints_26_load = load i10 %patches_superpoints_26_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load"/></StgValue>
</operation>

<operation id="437" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.26:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="438" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.25:0 %patches_superpoints_25_load = load i10 %patches_superpoints_25_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load"/></StgValue>
</operation>

<operation id="439" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.25:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="440" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.24:0 %patches_superpoints_24_load = load i10 %patches_superpoints_24_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load"/></StgValue>
</operation>

<operation id="441" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.24:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="442" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.23:0 %patches_superpoints_23_load = load i10 %patches_superpoints_23_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load"/></StgValue>
</operation>

<operation id="443" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.23:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="444" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.22:0 %patches_superpoints_22_load = load i10 %patches_superpoints_22_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load"/></StgValue>
</operation>

<operation id="445" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.22:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="446" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.21:0 %patches_superpoints_21_load = load i10 %patches_superpoints_21_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load"/></StgValue>
</operation>

<operation id="447" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.21:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="448" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.20:0 %patches_superpoints_20_load = load i10 %patches_superpoints_20_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load"/></StgValue>
</operation>

<operation id="449" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.20:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="450" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.19:0 %patches_superpoints_19_load = load i10 %patches_superpoints_19_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load"/></StgValue>
</operation>

<operation id="451" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.19:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="452" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.18:0 %patches_superpoints_18_load = load i10 %patches_superpoints_18_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load"/></StgValue>
</operation>

<operation id="453" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.18:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="454" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.17:0 %patches_superpoints_17_load = load i10 %patches_superpoints_17_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load"/></StgValue>
</operation>

<operation id="455" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.17:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="456" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.16:0 %patches_superpoints_16_load = load i10 %patches_superpoints_16_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load"/></StgValue>
</operation>

<operation id="457" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.16:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="458" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.15:0 %patches_superpoints_15_load = load i10 %patches_superpoints_15_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="459" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.15:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="460" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.14:0 %patches_superpoints_14_load = load i10 %patches_superpoints_14_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="461" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.14:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="462" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.13:0 %patches_superpoints_13_load = load i10 %patches_superpoints_13_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="463" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.13:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="464" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.12:0 %patches_superpoints_12_load = load i10 %patches_superpoints_12_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="465" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.12:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="466" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.11:0 %patches_superpoints_11_load = load i10 %patches_superpoints_11_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="467" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.11:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="468" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.10:0 %patches_superpoints_10_load = load i10 %patches_superpoints_10_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="469" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.10:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="470" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.9:0 %patches_superpoints_9_load = load i10 %patches_superpoints_9_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="471" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.9:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="472" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.8:0 %patches_superpoints_8_load = load i10 %patches_superpoints_8_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="473" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.8:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="474" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.7:0 %patches_superpoints_7_load = load i10 %patches_superpoints_7_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="475" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.7:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="476" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.6:0 %patches_superpoints_6_load = load i10 %patches_superpoints_6_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="477" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.6:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="478" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.5:0 %patches_superpoints_5_load = load i10 %patches_superpoints_5_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="479" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.5:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="480" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.4:0 %patches_superpoints_4_load = load i10 %patches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="481" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.4:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="482" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.3:0 %patches_superpoints_3_load = load i10 %patches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="483" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.3:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="484" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.2:0 %patches_superpoints_2_load = load i10 %patches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="485" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.2:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="486" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx8042.case.1:0 %patches_superpoints_1_load = load i10 %patches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="487" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.1:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="488" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.case.31:0 %patches_superpoints_31_load = load i10 %patches_superpoints_31_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load"/></StgValue>
</operation>

<operation id="489" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.31:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="490" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx8042.case.0:0 %patches_superpoints_0_load = load i10 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>

<operation id="491" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8042.case.0:1 %br_ln605 = br void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="492" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx8042.exit:1 %patches_parameters_3_load_2 = load i10 %patches_parameters_3_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="493" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx8042.exit:0 %empty_61 = phi i64 %patches_superpoints_0_load, void %arrayidx8042.case.0, i64 %patches_superpoints_1_load, void %arrayidx8042.case.1, i64 %patches_superpoints_2_load, void %arrayidx8042.case.2, i64 %patches_superpoints_3_load, void %arrayidx8042.case.3, i64 %patches_superpoints_4_load, void %arrayidx8042.case.4, i64 %patches_superpoints_5_load, void %arrayidx8042.case.5, i64 %patches_superpoints_6_load, void %arrayidx8042.case.6, i64 %patches_superpoints_7_load, void %arrayidx8042.case.7, i64 %patches_superpoints_8_load, void %arrayidx8042.case.8, i64 %patches_superpoints_9_load, void %arrayidx8042.case.9, i64 %patches_superpoints_10_load, void %arrayidx8042.case.10, i64 %patches_superpoints_11_load, void %arrayidx8042.case.11, i64 %patches_superpoints_12_load, void %arrayidx8042.case.12, i64 %patches_superpoints_13_load, void %arrayidx8042.case.13, i64 %patches_superpoints_14_load, void %arrayidx8042.case.14, i64 %patches_superpoints_15_load, void %arrayidx8042.case.15, i64 %patches_superpoints_16_load, void %arrayidx8042.case.16, i64 %patches_superpoints_17_load, void %arrayidx8042.case.17, i64 %patches_superpoints_18_load, void %arrayidx8042.case.18, i64 %patches_superpoints_19_load, void %arrayidx8042.case.19, i64 %patches_superpoints_20_load, void %arrayidx8042.case.20, i64 %patches_superpoints_21_load, void %arrayidx8042.case.21, i64 %patches_superpoints_22_load, void %arrayidx8042.case.22, i64 %patches_superpoints_23_load, void %arrayidx8042.case.23, i64 %patches_superpoints_24_load, void %arrayidx8042.case.24, i64 %patches_superpoints_25_load, void %arrayidx8042.case.25, i64 %patches_superpoints_26_load, void %arrayidx8042.case.26, i64 %patches_superpoints_27_load, void %arrayidx8042.case.27, i64 %patches_superpoints_28_load, void %arrayidx8042.case.28, i64 %patches_superpoints_29_load, void %arrayidx8042.case.29, i64 %patches_superpoints_30_load, void %arrayidx8042.case.30, i64 %patches_superpoints_31_load, void %arrayidx8042.case.31

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="494" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx8042.exit:1 %patches_parameters_3_load_2 = load i10 %patches_parameters_3_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_2"/></StgValue>
</operation>

<operation id="495" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8042.exit:2 %icmp_ln606 = icmp_eq  i64 %patches_parameters_3_load_2, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln606"/></StgValue>
</operation>

<operation id="496" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx8042.exit:3 %or_ln606 = or i1 %repeat_original, i1 %icmp_ln606

]]></Node>
<StgValue><ssdm name="or_ln606"/></StgValue>
</operation>

<operation id="497" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx8042.exit:4 %br_ln606 = br i1 %or_ln606, void %arrayidx11052.case.2, void

]]></Node>
<StgValue><ssdm name="br_ln606"/></StgValue>
</operation>

<operation id="498" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:0 %switch_ln615 = switch i32 %nPatchesAtOriginal, void %arrayidx9749.case.0, i32 32, void %arrayidx9749.case.31, i32 2, void %arrayidx9749.case.1, i32 3, void %arrayidx9749.case.2, i32 4, void %arrayidx9749.case.3, i32 5, void %arrayidx9749.case.4, i32 6, void %arrayidx9749.case.5, i32 7, void %arrayidx9749.case.6, i32 8, void %arrayidx9749.case.7, i32 9, void %arrayidx9749.case.8, i32 10, void %arrayidx9749.case.9, i32 11, void %arrayidx9749.case.10, i32 12, void %arrayidx9749.case.11, i32 13, void %arrayidx9749.case.12, i32 14, void %arrayidx9749.case.13, i32 15, void %arrayidx9749.case.14, i32 16, void %arrayidx9749.case.15, i32 17, void %arrayidx9749.case.16, i32 18, void %arrayidx9749.case.17, i32 19, void %arrayidx9749.case.18, i32 20, void %arrayidx9749.case.19, i32 21, void %arrayidx9749.case.20, i32 22, void %arrayidx9749.case.21, i32 23, void %arrayidx9749.case.22, i32 24, void %arrayidx9749.case.23, i32 25, void %arrayidx9749.case.24, i32 26, void %arrayidx9749.case.25, i32 27, void %arrayidx9749.case.26, i32 28, void %arrayidx9749.case.27, i32 29, void %arrayidx9749.case.28, i32 30, void %arrayidx9749.case.29, i32 31, void %arrayidx9749.case.30

]]></Node>
<StgValue><ssdm name="switch_ln615"/></StgValue>
</operation>

<operation id="499" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.30:0 %patches_superpoints_30_load_1 = load i10 %patches_superpoints_30_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load_1"/></StgValue>
</operation>

<operation id="500" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.29:0 %patches_superpoints_29_load_1 = load i10 %patches_superpoints_29_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load_1"/></StgValue>
</operation>

<operation id="501" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.28:0 %patches_superpoints_28_load_1 = load i10 %patches_superpoints_28_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load_1"/></StgValue>
</operation>

<operation id="502" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.27:0 %patches_superpoints_27_load_1 = load i10 %patches_superpoints_27_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load_1"/></StgValue>
</operation>

<operation id="503" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.26:0 %patches_superpoints_26_load_1 = load i10 %patches_superpoints_26_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load_1"/></StgValue>
</operation>

<operation id="504" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.25:0 %patches_superpoints_25_load_1 = load i10 %patches_superpoints_25_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load_1"/></StgValue>
</operation>

<operation id="505" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.24:0 %patches_superpoints_24_load_1 = load i10 %patches_superpoints_24_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load_1"/></StgValue>
</operation>

<operation id="506" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.23:0 %patches_superpoints_23_load_1 = load i10 %patches_superpoints_23_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load_1"/></StgValue>
</operation>

<operation id="507" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.22:0 %patches_superpoints_22_load_1 = load i10 %patches_superpoints_22_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load_1"/></StgValue>
</operation>

<operation id="508" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.21:0 %patches_superpoints_21_load_1 = load i10 %patches_superpoints_21_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load_1"/></StgValue>
</operation>

<operation id="509" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.20:0 %patches_superpoints_20_load_1 = load i10 %patches_superpoints_20_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load_1"/></StgValue>
</operation>

<operation id="510" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.19:0 %patches_superpoints_19_load_1 = load i10 %patches_superpoints_19_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load_1"/></StgValue>
</operation>

<operation id="511" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.18:0 %patches_superpoints_18_load_1 = load i10 %patches_superpoints_18_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load_1"/></StgValue>
</operation>

<operation id="512" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.17:0 %patches_superpoints_17_load_1 = load i10 %patches_superpoints_17_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load_1"/></StgValue>
</operation>

<operation id="513" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.16:0 %patches_superpoints_16_load_1 = load i10 %patches_superpoints_16_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load_1"/></StgValue>
</operation>

<operation id="514" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.15:0 %patches_superpoints_15_load_1 = load i10 %patches_superpoints_15_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_1"/></StgValue>
</operation>

<operation id="515" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.14:0 %patches_superpoints_14_load_1 = load i10 %patches_superpoints_14_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_1"/></StgValue>
</operation>

<operation id="516" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.13:0 %patches_superpoints_13_load_1 = load i10 %patches_superpoints_13_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_1"/></StgValue>
</operation>

<operation id="517" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.12:0 %patches_superpoints_12_load_1 = load i10 %patches_superpoints_12_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_1"/></StgValue>
</operation>

<operation id="518" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.11:0 %patches_superpoints_11_load_1 = load i10 %patches_superpoints_11_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_1"/></StgValue>
</operation>

<operation id="519" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.10:0 %patches_superpoints_10_load_1 = load i10 %patches_superpoints_10_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_1"/></StgValue>
</operation>

<operation id="520" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.9:0 %patches_superpoints_9_load_1 = load i10 %patches_superpoints_9_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_1"/></StgValue>
</operation>

<operation id="521" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.8:0 %patches_superpoints_8_load_1 = load i10 %patches_superpoints_8_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_1"/></StgValue>
</operation>

<operation id="522" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.7:0 %patches_superpoints_7_load_1 = load i10 %patches_superpoints_7_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_1"/></StgValue>
</operation>

<operation id="523" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.6:0 %patches_superpoints_6_load_1 = load i10 %patches_superpoints_6_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_1"/></StgValue>
</operation>

<operation id="524" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.5:0 %patches_superpoints_5_load_1 = load i10 %patches_superpoints_5_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_1"/></StgValue>
</operation>

<operation id="525" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.4:0 %patches_superpoints_4_load_1 = load i10 %patches_superpoints_4_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_1"/></StgValue>
</operation>

<operation id="526" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.3:0 %patches_superpoints_3_load_1 = load i10 %patches_superpoints_3_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_1"/></StgValue>
</operation>

<operation id="527" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.2:0 %patches_superpoints_2_load_1 = load i10 %patches_superpoints_2_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_1"/></StgValue>
</operation>

<operation id="528" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx9749.case.1:0 %patches_superpoints_1_load_1 = load i10 %patches_superpoints_1_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_1"/></StgValue>
</operation>

<operation id="529" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.31:0 %patches_superpoints_31_load_1 = load i10 %patches_superpoints_31_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load_1"/></StgValue>
</operation>

<operation id="530" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx9749.case.0:0 %patches_superpoints_0_load_1 = load i10 %patches_superpoints_0_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="531" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.30:0 %patches_superpoints_30_load_1 = load i10 %patches_superpoints_30_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load_1"/></StgValue>
</operation>

<operation id="532" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="31"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.30:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="533" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.29:0 %patches_superpoints_29_load_1 = load i10 %patches_superpoints_29_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load_1"/></StgValue>
</operation>

<operation id="534" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="30"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.29:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="535" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.28:0 %patches_superpoints_28_load_1 = load i10 %patches_superpoints_28_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load_1"/></StgValue>
</operation>

<operation id="536" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="29"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.28:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="537" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.27:0 %patches_superpoints_27_load_1 = load i10 %patches_superpoints_27_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load_1"/></StgValue>
</operation>

<operation id="538" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="28"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.27:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="539" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.26:0 %patches_superpoints_26_load_1 = load i10 %patches_superpoints_26_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load_1"/></StgValue>
</operation>

<operation id="540" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="27"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.26:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="541" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.25:0 %patches_superpoints_25_load_1 = load i10 %patches_superpoints_25_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load_1"/></StgValue>
</operation>

<operation id="542" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="26"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.25:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="543" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.24:0 %patches_superpoints_24_load_1 = load i10 %patches_superpoints_24_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load_1"/></StgValue>
</operation>

<operation id="544" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="25"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.24:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="545" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.23:0 %patches_superpoints_23_load_1 = load i10 %patches_superpoints_23_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load_1"/></StgValue>
</operation>

<operation id="546" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="24"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.23:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="547" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.22:0 %patches_superpoints_22_load_1 = load i10 %patches_superpoints_22_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load_1"/></StgValue>
</operation>

<operation id="548" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="23"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.22:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="549" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.21:0 %patches_superpoints_21_load_1 = load i10 %patches_superpoints_21_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load_1"/></StgValue>
</operation>

<operation id="550" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="22"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.21:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="551" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.20:0 %patches_superpoints_20_load_1 = load i10 %patches_superpoints_20_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load_1"/></StgValue>
</operation>

<operation id="552" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="21"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.20:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="553" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.19:0 %patches_superpoints_19_load_1 = load i10 %patches_superpoints_19_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load_1"/></StgValue>
</operation>

<operation id="554" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="20"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.19:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="555" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.18:0 %patches_superpoints_18_load_1 = load i10 %patches_superpoints_18_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load_1"/></StgValue>
</operation>

<operation id="556" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="19"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.18:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="557" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.17:0 %patches_superpoints_17_load_1 = load i10 %patches_superpoints_17_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load_1"/></StgValue>
</operation>

<operation id="558" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="18"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.17:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="559" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.16:0 %patches_superpoints_16_load_1 = load i10 %patches_superpoints_16_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load_1"/></StgValue>
</operation>

<operation id="560" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="17"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.16:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="561" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.15:0 %patches_superpoints_15_load_1 = load i10 %patches_superpoints_15_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_1"/></StgValue>
</operation>

<operation id="562" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="16"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.15:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="563" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.14:0 %patches_superpoints_14_load_1 = load i10 %patches_superpoints_14_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_1"/></StgValue>
</operation>

<operation id="564" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="15"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.14:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="565" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.13:0 %patches_superpoints_13_load_1 = load i10 %patches_superpoints_13_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_1"/></StgValue>
</operation>

<operation id="566" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="14"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.13:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="567" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.12:0 %patches_superpoints_12_load_1 = load i10 %patches_superpoints_12_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_1"/></StgValue>
</operation>

<operation id="568" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="13"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.12:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="569" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.11:0 %patches_superpoints_11_load_1 = load i10 %patches_superpoints_11_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_1"/></StgValue>
</operation>

<operation id="570" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="12"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.11:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="571" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.10:0 %patches_superpoints_10_load_1 = load i10 %patches_superpoints_10_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_1"/></StgValue>
</operation>

<operation id="572" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="11"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.10:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="573" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.9:0 %patches_superpoints_9_load_1 = load i10 %patches_superpoints_9_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_1"/></StgValue>
</operation>

<operation id="574" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="10"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.9:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="575" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.8:0 %patches_superpoints_8_load_1 = load i10 %patches_superpoints_8_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_1"/></StgValue>
</operation>

<operation id="576" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="9"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.8:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="577" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.7:0 %patches_superpoints_7_load_1 = load i10 %patches_superpoints_7_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_1"/></StgValue>
</operation>

<operation id="578" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="8"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.7:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="579" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.6:0 %patches_superpoints_6_load_1 = load i10 %patches_superpoints_6_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_1"/></StgValue>
</operation>

<operation id="580" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="7"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.6:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="581" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.5:0 %patches_superpoints_5_load_1 = load i10 %patches_superpoints_5_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_1"/></StgValue>
</operation>

<operation id="582" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="6"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.5:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="583" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.4:0 %patches_superpoints_4_load_1 = load i10 %patches_superpoints_4_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_1"/></StgValue>
</operation>

<operation id="584" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="5"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.4:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="585" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.3:0 %patches_superpoints_3_load_1 = load i10 %patches_superpoints_3_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_1"/></StgValue>
</operation>

<operation id="586" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="4"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.3:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="587" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.2:0 %patches_superpoints_2_load_1 = load i10 %patches_superpoints_2_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_1"/></StgValue>
</operation>

<operation id="588" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="3"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.2:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="589" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx9749.case.1:0 %patches_superpoints_1_load_1 = load i10 %patches_superpoints_1_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_1"/></StgValue>
</operation>

<operation id="590" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="2"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.1:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="591" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx9749.case.31:0 %patches_superpoints_31_load_1 = load i10 %patches_superpoints_31_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load_1"/></StgValue>
</operation>

<operation id="592" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="32"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.31:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="593" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx9749.case.0:0 %patches_superpoints_0_load_1 = load i10 %patches_superpoints_0_addr_1

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_1"/></StgValue>
</operation>

<operation id="594" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="nPatchesAtOriginal" val="!32"/>
<literal name="nPatchesAtOriginal" val="!31"/>
<literal name="nPatchesAtOriginal" val="!3"/>
<literal name="nPatchesAtOriginal" val="!4"/>
<literal name="nPatchesAtOriginal" val="!5"/>
<literal name="nPatchesAtOriginal" val="!6"/>
<literal name="nPatchesAtOriginal" val="!7"/>
<literal name="nPatchesAtOriginal" val="!8"/>
<literal name="nPatchesAtOriginal" val="!9"/>
<literal name="nPatchesAtOriginal" val="!10"/>
<literal name="nPatchesAtOriginal" val="!11"/>
<literal name="nPatchesAtOriginal" val="!12"/>
<literal name="nPatchesAtOriginal" val="!13"/>
<literal name="nPatchesAtOriginal" val="!14"/>
<literal name="nPatchesAtOriginal" val="!15"/>
<literal name="nPatchesAtOriginal" val="!16"/>
<literal name="nPatchesAtOriginal" val="!17"/>
<literal name="nPatchesAtOriginal" val="!18"/>
<literal name="nPatchesAtOriginal" val="!19"/>
<literal name="nPatchesAtOriginal" val="!20"/>
<literal name="nPatchesAtOriginal" val="!21"/>
<literal name="nPatchesAtOriginal" val="!22"/>
<literal name="nPatchesAtOriginal" val="!23"/>
<literal name="nPatchesAtOriginal" val="!24"/>
<literal name="nPatchesAtOriginal" val="!25"/>
<literal name="nPatchesAtOriginal" val="!26"/>
<literal name="nPatchesAtOriginal" val="!27"/>
<literal name="nPatchesAtOriginal" val="!28"/>
<literal name="nPatchesAtOriginal" val="!29"/>
<literal name="nPatchesAtOriginal" val="!30"/>
<literal name="nPatchesAtOriginal" val="!2"/>
<literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.case.0:1 %br_ln615 = br void %arrayidx9749.exit

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="595" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx9749.exit:0 %empty_62 = phi i64 %patches_superpoints_0_load_1, void %arrayidx9749.case.0, i64 %patches_superpoints_1_load_1, void %arrayidx9749.case.1, i64 %patches_superpoints_2_load_1, void %arrayidx9749.case.2, i64 %patches_superpoints_3_load_1, void %arrayidx9749.case.3, i64 %patches_superpoints_4_load_1, void %arrayidx9749.case.4, i64 %patches_superpoints_5_load_1, void %arrayidx9749.case.5, i64 %patches_superpoints_6_load_1, void %arrayidx9749.case.6, i64 %patches_superpoints_7_load_1, void %arrayidx9749.case.7, i64 %patches_superpoints_8_load_1, void %arrayidx9749.case.8, i64 %patches_superpoints_9_load_1, void %arrayidx9749.case.9, i64 %patches_superpoints_10_load_1, void %arrayidx9749.case.10, i64 %patches_superpoints_11_load_1, void %arrayidx9749.case.11, i64 %patches_superpoints_12_load_1, void %arrayidx9749.case.12, i64 %patches_superpoints_13_load_1, void %arrayidx9749.case.13, i64 %patches_superpoints_14_load_1, void %arrayidx9749.case.14, i64 %patches_superpoints_15_load_1, void %arrayidx9749.case.15, i64 %patches_superpoints_16_load_1, void %arrayidx9749.case.16, i64 %patches_superpoints_17_load_1, void %arrayidx9749.case.17, i64 %patches_superpoints_18_load_1, void %arrayidx9749.case.18, i64 %patches_superpoints_19_load_1, void %arrayidx9749.case.19, i64 %patches_superpoints_20_load_1, void %arrayidx9749.case.20, i64 %patches_superpoints_21_load_1, void %arrayidx9749.case.21, i64 %patches_superpoints_22_load_1, void %arrayidx9749.case.22, i64 %patches_superpoints_23_load_1, void %arrayidx9749.case.23, i64 %patches_superpoints_24_load_1, void %arrayidx9749.case.24, i64 %patches_superpoints_25_load_1, void %arrayidx9749.case.25, i64 %patches_superpoints_26_load_1, void %arrayidx9749.case.26, i64 %patches_superpoints_27_load_1, void %arrayidx9749.case.27, i64 %patches_superpoints_28_load_1, void %arrayidx9749.case.28, i64 %patches_superpoints_29_load_1, void %arrayidx9749.case.29, i64 %patches_superpoints_30_load_1, void %arrayidx9749.case.30, i64 %patches_superpoints_31_load_1, void %arrayidx9749.case.31

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="596" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx9749.exit:1 %icmp_ln615 = icmp_sgt  i64 %empty_62, i64 18446744073659551616

]]></Node>
<StgValue><ssdm name="icmp_ln615"/></StgValue>
</operation>

<operation id="597" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx9749.exit:2 %select_ln615 = select i1 %icmp_ln615, i64 %empty_62, i64 18446744073659551616

]]></Node>
<StgValue><ssdm name="select_ln615"/></StgValue>
</operation>

<operation id="598" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln606" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9749.exit:3 %br_ln0 = br void %arrayidx11052.case.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="599" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
arrayidx11052.case.2:0 %storemerge = phi i64 %select_ln615, void %arrayidx9749.exit, i64 %original_d, void %arrayidx8042.exit

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="600" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="32" op_44_bw="1" op_45_bw="25" op_46_bw="26" op_47_bw="64" op_48_bw="64" op_49_bw="1" op_50_bw="1" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0">
<![CDATA[
arrayidx11052.case.2:1 %ppl_assign_s = call i32 @makePatch_alignedToLine.1, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %empty_61, i64 %storemerge, i32 %ppl_assign3, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="601" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="32" op_44_bw="1" op_45_bw="25" op_46_bw="26" op_47_bw="64" op_48_bw="64" op_49_bw="1" op_50_bw="1" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0">
<![CDATA[
arrayidx11052.case.2:1 %ppl_assign_s = call i32 @makePatch_alignedToLine.1, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %empty_61, i64 %storemerge, i32 %ppl_assign3, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="602" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11052.case.2:2 %n_patches_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="603" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="32">
<![CDATA[
arrayidx11052.case.2:3 %trunc_ln622 = trunc i32 %n_patches_read

]]></Node>
<StgValue><ssdm name="trunc_ln622"/></StgValue>
</operation>

<operation id="604" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx11052.case.2:4 %lastPatchIndex_1 = add i5 %trunc_ln622, i5 31

]]></Node>
<StgValue><ssdm name="lastPatchIndex_1"/></StgValue>
</operation>

<operation id="605" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
arrayidx11052.case.2:5 %tmp_33 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %lastPatchIndex_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="606" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
arrayidx11052.case.2:6 %tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %lastPatchIndex_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="607" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
arrayidx11052.case.2:7 %tmp_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %lastPatchIndex_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="608" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="8">
<![CDATA[
arrayidx11052.case.2:8 %zext_ln632 = zext i8 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln632"/></StgValue>
</operation>

<operation id="609" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx11052.case.2:9 %sub_ln632 = sub i10 %tmp_34, i10 %zext_ln632

]]></Node>
<StgValue><ssdm name="sub_ln632"/></StgValue>
</operation>

<operation id="610" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx11052.case.2:10 %or_ln632 = or i10 %sub_ln632, i10 1

]]></Node>
<StgValue><ssdm name="or_ln632"/></StgValue>
</operation>

<operation id="611" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="10">
<![CDATA[
arrayidx11052.case.2:11 %zext_ln632_1 = zext i10 %or_ln632

]]></Node>
<StgValue><ssdm name="zext_ln632_1"/></StgValue>
</operation>

<operation id="612" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx11052.case.2:12 %patches_parameters_2_addr_4 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln632_1

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_4"/></StgValue>
</operation>

<operation id="613" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx11052.case.2:13 %or_ln633 = or i7 %tmp_33, i7 1

]]></Node>
<StgValue><ssdm name="or_ln633"/></StgValue>
</operation>

<operation id="614" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx11052.case.2:14 %p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %or_ln633, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="615" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="7" op_3_bw="1">
<![CDATA[
arrayidx11052.case.2:15 %p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i7.i1, i2 0, i7 %or_ln633, i1 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="616" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx11052.case.2:16 %sub_ln633 = sub i10 %p_shl_cast, i10 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="sub_ln633"/></StgValue>
</operation>

<operation id="617" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx11052.case.2:17 %or_ln633_1 = or i10 %sub_ln633, i10 1

]]></Node>
<StgValue><ssdm name="or_ln633_1"/></StgValue>
</operation>

<operation id="618" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="10">
<![CDATA[
arrayidx11052.case.2:18 %zext_ln633 = zext i10 %or_ln633_1

]]></Node>
<StgValue><ssdm name="zext_ln633"/></StgValue>
</operation>

<operation id="619" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx11052.case.2:19 %patches_parameters_2_addr_5 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln633

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_5"/></StgValue>
</operation>

<operation id="620" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx11052.case.2:20 %complementary_a = load i10 %patches_parameters_2_addr_4

]]></Node>
<StgValue><ssdm name="complementary_a"/></StgValue>
</operation>

<operation id="621" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx11052.case.2:21 %complementary_b = load i10 %patches_parameters_2_addr_5

]]></Node>
<StgValue><ssdm name="complementary_b"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="622" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx11052.case.2:20 %complementary_a = load i10 %patches_parameters_2_addr_4

]]></Node>
<StgValue><ssdm name="complementary_a"/></StgValue>
</operation>

<operation id="623" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
arrayidx11052.case.2:21 %complementary_b = load i10 %patches_parameters_2_addr_5

]]></Node>
<StgValue><ssdm name="complementary_b"/></StgValue>
</operation>

<operation id="624" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx11052.case.2:22 %sub_ln635 = sub i64 %original_c, i64 %complementary_a

]]></Node>
<StgValue><ssdm name="sub_ln635"/></StgValue>
</operation>

<operation id="625" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx11052.case.2:23 %sub_ln635_1 = sub i64 %original_d, i64 %complementary_b

]]></Node>
<StgValue><ssdm name="sub_ln635_1"/></StgValue>
</operation>

<operation id="626" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx11052.case.2:24 %icmp_ln635 = icmp_slt  i64 %sub_ln635, i64 %sub_ln635_1

]]></Node>
<StgValue><ssdm name="icmp_ln635"/></StgValue>
</operation>

<operation id="627" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx11052.case.2:25 %white_space_height = select i1 %icmp_ln635, i64 %sub_ln635_1, i64 %sub_ln635

]]></Node>
<StgValue><ssdm name="white_space_height"/></StgValue>
</operation>

<operation id="628" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx11052.case.2:26 %lnot_i = xor i1 %repeat_original, i1 1

]]></Node>
<StgValue><ssdm name="lnot_i"/></StgValue>
</operation>

<operation id="629" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx11052.case.2:27 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="630" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11052.case.2:28 %br_ln642 = br void

]]></Node>
<StgValue><ssdm name="br_ln642"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="631" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %lastPatchIndex_0 = phi i5 %lastPatchIndex_1, void %arrayidx11052.case.2, i5 %empty_63, void

]]></Node>
<StgValue><ssdm name="lastPatchIndex_0"/></StgValue>
</operation>

<operation id="632" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %p_x_assign = phi i64 %white_space_height, void %arrayidx11052.case.2, i64 %white_space_height_1, void

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="633" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %phi_ln671 = phi i1 0, void %arrayidx11052.case.2, i1 %xor_ln642, void

]]></Node>
<StgValue><ssdm name="phi_ln671"/></StgValue>
</operation>

<operation id="634" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %counter_0 = phi i32 0, void %arrayidx11052.case.2, i32 %counter, void

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="635" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %counterUpshift_0 = phi i32 0, void %arrayidx11052.case.2, i32 %counterUpshift, void

]]></Node>
<StgValue><ssdm name="counterUpshift_0"/></StgValue>
</operation>

<operation id="636" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %current_z_top_index_0 = phi i32 4294967295, void %arrayidx11052.case.2, i32 %current_z_top_index, void

]]></Node>
<StgValue><ssdm name="current_z_top_index_0"/></StgValue>
</operation>

<operation id="637" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:6 %previous_z_top_min_0 = phi i64 18446744072710551616, void %arrayidx11052.case.2, i64 %previous_z_top_min, void

]]></Node>
<StgValue><ssdm name="previous_z_top_min_0"/></StgValue>
</operation>

<operation id="638" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:7 %z_top_min_0 = phi i64 %storemerge, void %arrayidx11052.case.2, i64 %newret4, void

]]></Node>
<StgValue><ssdm name="z_top_min_0"/></StgValue>
</operation>

<operation id="639" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %icmp_ln671 = icmp_slt  i64 %p_x_assign, i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln671"/></StgValue>
</operation>

<operation id="640" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln671 = and i1 %icmp_ln671, i1 %phi_ln671

]]></Node>
<StgValue><ssdm name="and_ln671"/></StgValue>
</operation>

<operation id="641" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln671 = br i1 %and_ln671, void, void %.loopexit77.loopexit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="642" st_id="43" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc = sitodp i64 %p_x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="643" st_id="44" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc = sitodp i64 %p_x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="644" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="645" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="63" op_0_bw="64">
<![CDATA[
:3 %trunc_ln368 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="646" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="52" op_0_bw="64">
<![CDATA[
:4 %trunc_ln671 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln671"/></StgValue>
</operation>

<operation id="647" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:5 %p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="648" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64">
<![CDATA[
:6 %bitcast_ln521 = bitcast i64 %p_Result_s

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="649" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="650" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %icmp_ln671_1 = icmp_ne  i11 %tmp_35, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln671_1"/></StgValue>
</operation>

<operation id="651" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %icmp_ln671_2 = icmp_eq  i52 %trunc_ln671, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln671_2"/></StgValue>
</operation>

<operation id="652" st_id="44" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_36 = fcmp_ogt  i64 %bitcast_ln521, i64 5

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="653" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln276 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln276"/></StgValue>
</operation>

<operation id="654" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %or_ln671 = or i1 %icmp_ln671_2, i1 %icmp_ln671_1

]]></Node>
<StgValue><ssdm name="or_ln671"/></StgValue>
</operation>

<operation id="655" st_id="45" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_36 = fcmp_ogt  i64 %bitcast_ln521, i64 5

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="656" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %and_ln671_1 = and i1 %or_ln671, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln671_1"/></StgValue>
</operation>

<operation id="657" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln671 = br i1 %and_ln671_1, void %.loopexit77.loopexit, void %arrayidx53.i.case.2

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="658" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
arrayidx53.i.case.2:0 %tmp_39 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %lastPatchIndex_0, i2 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="659" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx53.i.case.2:1 %or_ln672_1 = or i7 %tmp_39, i7 2

]]></Node>
<StgValue><ssdm name="or_ln672_1"/></StgValue>
</operation>

<operation id="660" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx53.i.case.2:2 %p_shl6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %or_ln672_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="661" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="7" op_3_bw="1">
<![CDATA[
arrayidx53.i.case.2:3 %p_shl7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i7.i1, i2 0, i7 %or_ln672_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="662" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx53.i.case.2:4 %sub_ln672 = sub i10 %p_shl6_cast, i10 %p_shl7_cast

]]></Node>
<StgValue><ssdm name="sub_ln672"/></StgValue>
</operation>

<operation id="663" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx53.i.case.2:5 %or_ln672_2 = or i10 %sub_ln672, i10 1

]]></Node>
<StgValue><ssdm name="or_ln672_2"/></StgValue>
</operation>

<operation id="664" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="10">
<![CDATA[
arrayidx53.i.case.2:6 %zext_ln672 = zext i10 %or_ln672_2

]]></Node>
<StgValue><ssdm name="zext_ln672"/></StgValue>
</operation>

<operation id="665" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.i.case.2:7 %patches_parameters_2_addr_6 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln672

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_6"/></StgValue>
</operation>

<operation id="666" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln671_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="10">
<![CDATA[
arrayidx53.i.case.2:8 %patches_parameters_2_load_5 = load i10 %patches_parameters_2_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="667" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="10">
<![CDATA[
arrayidx53.i.case.2:8 %patches_parameters_2_load_5 = load i10 %patches_parameters_2_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_5"/></StgValue>
</operation>

<operation id="668" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx53.i.case.2:9 %icmp_ln672 = icmp_sgt  i64 %patches_parameters_2_load_5, i64 18446744073659551516

]]></Node>
<StgValue><ssdm name="icmp_ln672"/></StgValue>
</operation>

<operation id="669" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx53.i.case.2:10 %icmp_ln673 = icmp_sgt  i64 %p_x_assign, i64 5

]]></Node>
<StgValue><ssdm name="icmp_ln673"/></StgValue>
</operation>

<operation id="670" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx53.i.case.2:11 %or_ln672 = or i1 %icmp_ln672, i1 %icmp_ln673

]]></Node>
<StgValue><ssdm name="or_ln672"/></StgValue>
</operation>

<operation id="671" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx53.i.case.2:12 %br_ln672 = br i1 %or_ln672, void %.loopexit77.loopexit, void %_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A3_A16_A3_lRA32_A5_A4_A6_l.exit

]]></Node>
<StgValue><ssdm name="br_ln672"/></StgValue>
</operation>

<operation id="672" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln672" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="3">
<![CDATA[
_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A3_A16_A3_lRA32_A5_A4_A6_l.exit:0 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="673" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
<literal name="and_ln671" val="0"/>
<literal name="and_ln671_1" val="1"/>
<literal name="or_ln672" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="3">
<![CDATA[
_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A3_A16_A3_lRA32_A5_A4_A6_l.exit:0 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="674" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
<literal name="and_ln671" val="0"/>
<literal name="and_ln671_1" val="1"/>
<literal name="or_ln672" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A3_A16_A3_lRA32_A5_A4_A6_l.exit:1 %icmp_ln674 = icmp_slt  i32 %current_z_top_index_0, i32 %GDn_points_load

]]></Node>
<StgValue><ssdm name="icmp_ln674"/></StgValue>
</operation>

<operation id="675" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
<literal name="and_ln671" val="0"/>
<literal name="and_ln671_1" val="1"/>
<literal name="or_ln672" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A3_A16_A3_lRA32_A5_A4_A6_l.exit:2 %and_ln674 = and i1 %icmp_ln674, i1 %lnot_i

]]></Node>
<StgValue><ssdm name="and_ln674"/></StgValue>
</operation>

<operation id="676" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
<literal name="and_ln671" val="0"/>
<literal name="and_ln671_1" val="1"/>
<literal name="or_ln672" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z35getSolveNextPatchPairWhileConditionibblliRSt5arrayIS_IS_IlLm3EELm256EELm5EERA5_iRA32_A5_A3_A16_A3_lRA32_A5_A4_A6_l.exit:3 %br_ln642 = br i1 %and_ln674, void %.loopexit77.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln642"/></StgValue>
</operation>

<operation id="677" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
<literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
<literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
<literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="0"/>
<literal name="and_ln603" val="1"/>
<literal name="and_ln671" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
.loopexit77.loopexit:0 %br_ln0 = br void %.loopexit77

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="678" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit77:4 %n_patches_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_1"/></StgValue>
</operation>

<operation id="679" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit77:5 %lastPatchIndex_3 = add i32 %n_patches_read_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="lastPatchIndex_3"/></StgValue>
</operation>

<operation id="680" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
.loopexit77:6 %tmp_41 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %lastPatchIndex_3, i2 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="681" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.loopexit77:7 %or_ln651 = or i34 %tmp_41, i34 2

]]></Node>
<StgValue><ssdm name="or_ln651"/></StgValue>
</operation>

<operation id="682" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="7" op_0_bw="34">
<![CDATA[
.loopexit77:8 %trunc_ln651 = trunc i34 %or_ln651

]]></Node>
<StgValue><ssdm name="trunc_ln651"/></StgValue>
</operation>

<operation id="683" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.loopexit77:9 %p_shl8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln651, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="684" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="34">
<![CDATA[
.loopexit77:10 %trunc_ln651_1 = trunc i34 %or_ln651

]]></Node>
<StgValue><ssdm name="trunc_ln651_1"/></StgValue>
</operation>

<operation id="685" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.loopexit77:11 %p_shl9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln651_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="686" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit77:12 %sub_ln651 = sub i10 %p_shl8_cast, i10 %p_shl9_cast

]]></Node>
<StgValue><ssdm name="sub_ln651"/></StgValue>
</operation>

<operation id="687" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="10">
<![CDATA[
.loopexit77:13 %zext_ln651 = zext i10 %sub_ln651

]]></Node>
<StgValue><ssdm name="zext_ln651"/></StgValue>
</operation>

<operation id="688" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit77:14 %or_ln651_1 = or i10 %sub_ln651, i10 1

]]></Node>
<StgValue><ssdm name="or_ln651_1"/></StgValue>
</operation>

<operation id="689" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="10">
<![CDATA[
.loopexit77:15 %zext_ln651_1 = zext i10 %or_ln651_1

]]></Node>
<StgValue><ssdm name="zext_ln651_1"/></StgValue>
</operation>

<operation id="690" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit77:16 %patches_parameters_2_addr_7 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln651_1

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_7"/></StgValue>
</operation>

<operation id="691" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit77:17 %patches_parameters_2_addr_8 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln651

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_8"/></StgValue>
</operation>

<operation id="692" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit77:18 %patches_parameters_2_load_7 = load i10 %patches_parameters_2_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_7"/></StgValue>
</operation>

<operation id="693" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln674" val="0"/>
</and_exp><and_exp><literal name="or_ln672" val="0"/>
</and_exp><and_exp><literal name="and_ln671_1" val="0"/>
</and_exp><and_exp><literal name="and_ln671" val="1"/>
</and_exp><and_exp><literal name="and_ln603" val="0"/>
</and_exp><and_exp><literal name="notChoppedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit77:19 %patches_parameters_2_load_8 = load i10 %patches_parameters_2_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="694" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="32" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="32" op_49_bw="32" op_50_bw="64" op_51_bw="25" op_52_bw="26" op_53_bw="64" op_54_bw="64" op_55_bw="1" op_56_bw="1" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0">
<![CDATA[
:0 %call_ret1 = call i384 @solveComplmentaryPatch, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %ppl_assign_s, i32 %nPatchesAtOriginal, i64 %previous_z_top_min_0, i64 %empty_61, i64 %p_x_assign, i64 %original_c, i64 %original_d, i32 %counter_0, i32 %counterUpshift_0, i64 %z_top_min_0, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="695" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="32" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="32" op_49_bw="32" op_50_bw="64" op_51_bw="25" op_52_bw="26" op_53_bw="64" op_54_bw="64" op_55_bw="1" op_56_bw="1" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0">
<![CDATA[
:0 %call_ret1 = call i384 @solveComplmentaryPatch, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %ppl_assign_s, i32 %nPatchesAtOriginal, i64 %previous_z_top_min_0, i64 %empty_61, i64 %p_x_assign, i64 %original_c, i64 %original_d, i32 %counter_0, i32 %counterUpshift_0, i64 %z_top_min_0, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_2, i1 %NPpatches_parameters_3, i1 %NPpatches_parameters_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="696" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="384">
<![CDATA[
:1 %previous_white_space_height = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="previous_white_space_height"/></StgValue>
</operation>

<operation id="697" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="384">
<![CDATA[
:2 %lastPatchIndex_2 = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="lastPatchIndex_2"/></StgValue>
</operation>

<operation id="698" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="32">
<![CDATA[
:3 %empty_63 = trunc i32 %lastPatchIndex_2

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="699" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="384">
<![CDATA[
:4 %current_z_top_index = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="current_z_top_index"/></StgValue>
</operation>

<operation id="700" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="384">
<![CDATA[
:5 %counter = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="701" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="384">
<![CDATA[
:6 %counterUpshift = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="counterUpshift"/></StgValue>
</operation>

<operation id="702" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="384">
<![CDATA[
:7 %previous_z_top_min = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="previous_z_top_min"/></StgValue>
</operation>

<operation id="703" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="384">
<![CDATA[
:8 %white_space_height_1 = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="white_space_height_1"/></StgValue>
</operation>

<operation id="704" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="384">
<![CDATA[
:9 %newret4 = extractvalue i384 %call_ret1

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="705" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %previous_white_space_height, i32 63

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="706" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11 %xor_ln642 = xor i1 %tmp_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln642"/></StgValue>
</operation>

<operation id="707" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln642 = br void

]]></Node>
<StgValue><ssdm name="br_ln642"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="708" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit77:0 %ppl_assign_0 = phi i32 %ppl_assign3, void %.loopexit_ifconv, i32 %ppl_assign3, void, i32 %ppl_assign_s, void %.loopexit77.loopexit

]]></Node>
<StgValue><ssdm name="ppl_assign_0"/></StgValue>
</operation>

<operation id="709" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.loopexit77:1 %complementary_apexZ0_0 = phi i64 %p_read, void %.loopexit_ifconv, i64 %p_read, void, i64 %empty_61, void %.loopexit77.loopexit

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_0"/></StgValue>
</operation>

<operation id="710" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.loopexit77:2 %z_top_min_1 = phi i64 %p_read_1, void %.loopexit_ifconv, i64 %p_read_1, void, i64 %z_top_min_0, void %.loopexit77.loopexit

]]></Node>
<StgValue><ssdm name="z_top_min_1"/></StgValue>
</operation>

<operation id="711" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit77:18 %patches_parameters_2_load_7 = load i10 %patches_parameters_2_addr_7

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_7"/></StgValue>
</operation>

<operation id="712" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit77:19 %patches_parameters_2_load_8 = load i10 %patches_parameters_2_addr_8

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_8"/></StgValue>
</operation>

<operation id="713" st_id="50" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="714" st_id="51" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="715" st_id="52" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="716" st_id="53" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="717" st_id="54" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="718" st_id="55" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="719" st_id="56" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="720" st_id="57" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="721" st_id="58" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="722" st_id="59" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="723" st_id="60" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="724" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
.loopexit77:3 %madeComplementaryPatch = phi i1 0, void %.loopexit_ifconv, i1 0, void, i1 1, void %.loopexit77.loopexit

]]></Node>
<StgValue><ssdm name="madeComplementaryPatch"/></StgValue>
</operation>

<operation id="725" st_id="61" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
.loopexit77:20 %tmp_37 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %patches_parameters_2_load_7, i64 %patches_parameters_2_load_8, i3 5, i32 1, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="726" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit77:21 %br_ln657 = br i1 %madeComplementaryPatch, void %.loopexit77._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln657"/></StgValue>
</operation>

<operation id="727" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="25" op_48_bw="26" op_49_bw="64" op_50_bw="64" op_51_bw="1" op_52_bw="1" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0">
<![CDATA[
:0 %call_ln659 = call void @makeThirdPatch, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %lastPatchIndex_3, i64 %z_top_min_1, i64 %z_top_max_read_1, i64 %complementary_apexZ0_0, i64 %apexZ0_read, i32 %ppl_assign_0, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="728" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="25" op_48_bw="26" op_49_bw="64" op_50_bw="64" op_51_bw="1" op_52_bw="1" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0">
<![CDATA[
:0 %call_ln659 = call void @makeThirdPatch, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i32 %lastPatchIndex_3, i64 %z_top_min_1, i64 %z_top_max_read_1, i64 %complementary_apexZ0_0, i64 %apexZ0_read, i32 %ppl_assign_0, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="729" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln660 = br void %.loopexit77._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln660"/></StgValue>
</operation>

<operation id="730" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
.loopexit77._crit_edge:0 %mrv_s = insertvalue i416 <undef>, i64 %patches_parameters_2_load_8

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="731" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="416" op_0_bw="416" op_1_bw="32">
<![CDATA[
.loopexit77._crit_edge:1 %mrv_1 = insertvalue i416 %mrv_s, i32 %add_ln510

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="732" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
.loopexit77._crit_edge:2 %mrv_2 = insertvalue i416 %mrv_1, i64 %patches_parameters_2_load_7

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="733" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
.loopexit77._crit_edge:3 %mrv_3 = insertvalue i416 %mrv_2, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="734" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
.loopexit77._crit_edge:4 %mrv_4 = insertvalue i416 %mrv_3, i64 %complementary_apexZ0_0

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="735" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
.loopexit77._crit_edge:5 %mrv_5 = insertvalue i416 %mrv_4, i64 %patches_parameters_2_load_7

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="736" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="416" op_0_bw="416" op_1_bw="64">
<![CDATA[
.loopexit77._crit_edge:6 %mrv_6 = insertvalue i416 %mrv_5, i64 %z_top_min_1

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="737" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="416">
<![CDATA[
.loopexit77._crit_edge:7 %ret_ln666 = ret i416 %mrv_6

]]></Node>
<StgValue><ssdm name="ret_ln666"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
