#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5573fd1ab760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5573fd1eb460 .scope module, "divu_tb" "divu_tb" 3 5;
 .timescale -9 -10;
P_0x5573fd1ecc70 .param/l "N" 0 3 5, +C4<00000000000000000000000100000000>;
v0x5573fd21e9d0_0 .var "clk", 0 0;
v0x5573fd21ea90_0 .net "data_rdy", 0 0, v0x5573fd21e050_0;  1 drivers
v0x5573fd21eb30_0 .net "dbz", 0 0, L_0x5573fd1d9090;  1 drivers
v0x5573fd21ebd0_0 .var "divd", 255 0;
v0x5573fd21eca0_0 .var "dvsr", 255 0;
v0x5573fd21ed40_0 .net "rem", 255 0, v0x5573fd21e550_0;  1 drivers
v0x5573fd21ee10_0 .var "rst", 0 0;
v0x5573fd21eee0_0 .net "state", 2 0, v0x5573fd21e6f0_0;  1 drivers
v0x5573fd21efb0_0 .net "val", 255 0, v0x5573fd21e7d0_0;  1 drivers
S_0x5573fd1eb640 .scope module, "U0" "divu256" 3 14, 4 3 0, S_0x5573fd1eb460;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 256 "divd";
    .port_info 3 /INPUT 256 "dvsr";
    .port_info 4 /OUTPUT 256 "val";
    .port_info 5 /OUTPUT 256 "rem";
    .port_info 6 /OUTPUT 1 "dbz";
    .port_info 7 /OUTPUT 3 "state";
    .port_info 8 /OUTPUT 1 "data_rdy";
P_0x5573fd1e0e20 .param/l "N" 0 4 3, +C4<00000000000000000000000100000000>;
P_0x5573fd1e0e60 .param/l "active" 1 4 16, C4<01>;
P_0x5573fd1e0ea0 .param/l "done" 1 4 17, C4<10>;
P_0x5573fd1e0ee0 .param/l "reset" 1 4 15, C4<00>;
L_0x5573fd1d9090 .functor AND 1, v0x5573fd21ee10_0, L_0x5573fd22fb80, C4<1>, C4<1>;
L_0x7ff54aab7018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5573fd1d9300_0 .net/2u *"_ivl_0", 2 0, L_0x7ff54aab7018;  1 drivers
L_0x7ff54aab70f0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5573fd1d9890_0 .net/2u *"_ivl_10", 31 0, L_0x7ff54aab70f0;  1 drivers
v0x5573fd1d9960_0 .net *"_ivl_12", 0 0, L_0x5573fd22f390;  1 drivers
L_0x7ff54aab7138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5573fd1d9f60_0 .net/2u *"_ivl_14", 2 0, L_0x7ff54aab7138;  1 drivers
L_0x7ff54aab7180 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5573fd1da030_0 .net/2u *"_ivl_16", 2 0, L_0x7ff54aab7180;  1 drivers
v0x5573fd1de090_0 .net *"_ivl_18", 2 0, L_0x5573fd22f550;  1 drivers
v0x5573fd1de130_0 .net *"_ivl_2", 0 0, L_0x5573fd21f0b0;  1 drivers
v0x5573fd21d8b0_0 .net *"_ivl_20", 2 0, L_0x5573fd22f6c0;  1 drivers
L_0x7ff54aab71c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5573fd21d990_0 .net/2u *"_ivl_24", 255 0, L_0x7ff54aab71c8;  1 drivers
v0x5573fd21da70_0 .net *"_ivl_26", 0 0, L_0x5573fd22fb80;  1 drivers
L_0x7ff54aab7060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5573fd21db30_0 .net/2u *"_ivl_4", 2 0, L_0x7ff54aab7060;  1 drivers
v0x5573fd21dc10_0 .net *"_ivl_6", 31 0, L_0x5573fd21f1d0;  1 drivers
L_0x7ff54aab70a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5573fd21dcf0_0 .net *"_ivl_9", 22 0, L_0x7ff54aab70a8;  1 drivers
v0x5573fd21ddd0_0 .var "acc", 256 0;
v0x5573fd21deb0_0 .net "clk", 0 0, v0x5573fd21e9d0_0;  1 drivers
v0x5573fd21df70_0 .var "cnt", 8 0;
v0x5573fd21e050_0 .var "data_rdy", 0 0;
v0x5573fd21e110_0 .net "dbz", 0 0, L_0x5573fd1d9090;  alias, 1 drivers
v0x5573fd21e1d0_0 .net "divd", 255 0, v0x5573fd21ebd0_0;  1 drivers
v0x5573fd21e2b0_0 .net "dvsr", 255 0, v0x5573fd21eca0_0;  1 drivers
v0x5573fd21e390_0 .net "n_state", 2 0, L_0x5573fd22f850;  1 drivers
v0x5573fd21e470_0 .var "quo", 255 0;
v0x5573fd21e550_0 .var "rem", 255 0;
v0x5573fd21e630_0 .net "rst", 0 0, v0x5573fd21ee10_0;  1 drivers
v0x5573fd21e6f0_0 .var "state", 2 0;
v0x5573fd21e7d0_0 .var "val", 255 0;
E_0x5573fd1ecea0/0 .event negedge, v0x5573fd21e630_0;
E_0x5573fd1ecea0/1 .event posedge, v0x5573fd21deb0_0;
E_0x5573fd1ecea0 .event/or E_0x5573fd1ecea0/0, E_0x5573fd1ecea0/1;
L_0x5573fd21f0b0 .cmp/eq 3, v0x5573fd21e6f0_0, L_0x7ff54aab7018;
L_0x5573fd21f1d0 .concat [ 9 23 0 0], v0x5573fd21df70_0, L_0x7ff54aab70a8;
L_0x5573fd22f390 .cmp/ge 32, L_0x5573fd21f1d0, L_0x7ff54aab70f0;
L_0x5573fd22f550 .functor MUXZ 3, L_0x5573fd22f850, L_0x7ff54aab7180, L_0x5573fd1d9090, C4<>;
L_0x5573fd22f6c0 .functor MUXZ 3, L_0x5573fd22f550, L_0x7ff54aab7138, L_0x5573fd22f390, C4<>;
L_0x5573fd22f850 .functor MUXZ 3, L_0x5573fd22f6c0, L_0x7ff54aab7060, L_0x5573fd21f0b0, C4<>;
L_0x5573fd22fb80 .cmp/eq 256, v0x5573fd21eca0_0, L_0x7ff54aab71c8;
S_0x5573fd1fe150 .scope begin, "counter" "counter" 4 25, 4 25 0, S_0x5573fd1eb640;
 .timescale -9 -10;
S_0x5573fd1fe2e0 .scope begin, "division_alg" "division_alg" 4 51, 4 51 0, S_0x5573fd1eb640;
 .timescale -9 -10;
S_0x5573fd1fe470 .scope begin, "state_logic" "state_logic" 4 38, 4 38 0, S_0x5573fd1eb640;
 .timescale -9 -10;
    .scope S_0x5573fd1eb640;
T_0 ;
    %wait E_0x5573fd1ecea0;
    %fork t_1, S_0x5573fd1fe150;
    %jmp t_0;
    .scope S_0x5573fd1fe150;
t_1 ;
    %load/vec4 v0x5573fd21e630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5573fd21df70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5573fd21e6f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5573fd21df70_0;
    %assign/vec4 v0x5573fd21df70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5573fd21df70_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5573fd21df70_0, 0;
T_0.3 ;
T_0.1 ;
    %end;
    .scope S_0x5573fd1eb640;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5573fd1eb640;
T_1 ;
    %wait E_0x5573fd1ecea0;
    %fork t_3, S_0x5573fd1fe470;
    %jmp t_2;
    .scope S_0x5573fd1fe470;
t_3 ;
    %load/vec4 v0x5573fd21e630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5573fd21e6f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5573fd21e390_0;
    %assign/vec4 v0x5573fd21e6f0_0, 0;
T_1.1 ;
    %end;
    .scope S_0x5573fd1eb640;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5573fd1eb640;
T_2 ;
    %wait E_0x5573fd1ecea0;
    %load/vec4 v0x5573fd21e630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x5573fd21e6f0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0x5573fd21e110_0;
    %nor/r;
    %and;
T_2.2;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x5573fd21e050_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5573fd1eb640;
T_3 ;
    %wait E_0x5573fd1ecea0;
    %fork t_5, S_0x5573fd1fe2e0;
    %jmp t_4;
    .scope S_0x5573fd1fe2e0;
t_5 ;
    %load/vec4 v0x5573fd21e630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 513;
    %split/vec4 256;
    %assign/vec4 v0x5573fd21e470_0, 0;
    %assign/vec4 v0x5573fd21ddd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5573fd21e110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 513;
    %split/vec4 256;
    %assign/vec4 v0x5573fd21e470_0, 0;
    %assign/vec4 v0x5573fd21ddd0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5573fd21e6f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x5573fd21e2b0_0;
    %pad/u 257;
    %load/vec4 v0x5573fd21ddd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5573fd21e1d0_0;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x5573fd21df70_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %pad/u 257;
    %or;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.6, 8;
    %load/vec4 v0x5573fd21ddd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5573fd21e1d0_0;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x5573fd21df70_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %pad/u 257;
    %or;
    %load/vec4 v0x5573fd21e2b0_0;
    %pad/u 257;
    %sub;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x5573fd21ddd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5573fd21e1d0_0;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x5573fd21df70_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %pad/u 257;
    %or;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0x5573fd21ddd0_0, 0;
    %load/vec4 v0x5573fd21e2b0_0;
    %pad/u 257;
    %load/vec4 v0x5573fd21ddd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5573fd21e1d0_0;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x5573fd21df70_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %pad/u 257;
    %or;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x5573fd21e470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 1, 0, 256;
    %or;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v0x5573fd21e470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x5573fd21e470_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5573fd21ddd0_0;
    %assign/vec4 v0x5573fd21ddd0_0, 0;
    %load/vec4 v0x5573fd21e470_0;
    %assign/vec4 v0x5573fd21e470_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %end;
    .scope S_0x5573fd1eb640;
t_4 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5573fd1eb640;
T_4 ;
    %wait E_0x5573fd1ecea0;
    %load/vec4 v0x5573fd21e630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 512;
    %split/vec4 256;
    %assign/vec4 v0x5573fd21e550_0, 0;
    %assign/vec4 v0x5573fd21e7d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5573fd21e110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 512;
    %split/vec4 256;
    %assign/vec4 v0x5573fd21e550_0, 0;
    %assign/vec4 v0x5573fd21e7d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5573fd21e6f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x5573fd21e470_0;
    %assign/vec4 v0x5573fd21e7d0_0, 0;
    %load/vec4 v0x5573fd21ddd0_0;
    %pad/u 256;
    %assign/vec4 v0x5573fd21e550_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5573fd21e7d0_0;
    %load/vec4 v0x5573fd21e550_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 256;
    %assign/vec4 v0x5573fd21e550_0, 0;
    %assign/vec4 v0x5573fd21e7d0_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5573fd1eb460;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573fd21e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573fd21ee10_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5573fd21ebd0_0, 0, 256;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5573fd21eca0_0, 0, 256;
    %end;
    .thread T_5;
    .scope S_0x5573fd1eb460;
T_6 ;
    %delay 100, 0;
    %load/vec4 v0x5573fd21e9d0_0;
    %inv;
    %store/vec4 v0x5573fd21e9d0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5573fd1eb460;
T_7 ;
    %vpi_call/w 3 26 "$display" {0 0 0};
    %vpi_call/w 3 27 "$display", "TB: %d-bit Divider (Sequential)\012###########################################", P_0x5573fd1ecc70 {0 0 0};
    %vpi_call/w 3 29 "$dumpfile", "waves/divu256.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5573fd1eb460 {0 0 0};
    %vpi_call/w 3 32 "$monitor", "%t: state: %d \012data_rdy: %b \012dbz: %b \012val: %h \012rem: %h", $time, v0x5573fd21eee0_0, v0x5573fd21ea90_0, v0x5573fd21eb30_0, v0x5573fd21efb0_0, v0x5573fd21ed40_0 {0 0 0};
    %vpi_call/w 3 34 "$display", "\012********************\012TEST 1: \342\200\231f/\342\200\231f =  1 with rem 0\012********************\012" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x5573fd21ebd0_0, 0, 256;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x5573fd21eca0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573fd21ee10_0, 0, 1;
    %delay 51200, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573fd21ee10_0, 0, 1;
    %vpi_call/w 3 45 "$display", "\012********************\012TEST 2: 12/5 = 2 with rem 2\012********************\012" {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 12, 0, 256;
    %store/vec4 v0x5573fd21ebd0_0, 0, 256;
    %pushi/vec4 5, 0, 256;
    %store/vec4 v0x5573fd21eca0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573fd21ee10_0, 0, 1;
    %delay 51200, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573fd21ee10_0, 0, 1;
    %vpi_call/w 3 56 "$display", "\012********************\012TEST 3: divide by zero\012********************\012" {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 100, 0, 256;
    %store/vec4 v0x5573fd21ebd0_0, 0, 256;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5573fd21eca0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573fd21ee10_0, 0, 1;
    %delay 51200, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573fd21ee10_0, 0, 1;
    %vpi_call/w 3 68 "$display", "\012********************\012TEST 4: 5/7 = 0 with rem 5\012********************\012" {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 5, 0, 256;
    %store/vec4 v0x5573fd21ebd0_0, 0, 256;
    %pushi/vec4 7, 0, 256;
    %store/vec4 v0x5573fd21eca0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573fd21ee10_0, 0, 1;
    %delay 51200, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573fd21ee10_0, 0, 1;
    %vpi_call/w 3 79 "$display", "\012********************\012TEST 4: 45/9 = 5 with rem 0\012********************\012" {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 45, 0, 256;
    %store/vec4 v0x5573fd21ebd0_0, 0, 256;
    %pushi/vec4 9, 0, 256;
    %store/vec4 v0x5573fd21eca0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573fd21ee10_0, 0, 1;
    %delay 51200, 0;
    %delay 1000, 0;
    %vpi_call/w 3 88 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "divu_tb.sv";
    "../divu256.sv";
