verilog work "sangdon.v"
verilog work "sangdich.v"
verilog work "LedTatDan.v"
verilog work "DivClock.v"
verilog work "dich.v"
verilog work "TestTM1638.v"
verilog work "Tat_Dan_Top.v"
verilog work "TatDanTop.v"
verilog work "sang_don_top.v"
verilog work "sang_dich_top.v"
verilog work "ClockDiv.v"
verilog work "TestTop.v"
