<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">//</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct">//  Copyright (c) 2009 Bobcat Company as an unpublished work.</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct">//  All Rights Reserved.</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct">//</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct">//  The information contained herein is confidential property of Bobcat Company.</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct">//  The use, copying, transfer or disclosure of such information is prohibited except</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct">//  by express written agreement with Bobcat Company.</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct">//</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct">//  Code Generated by Simulink Real-Time Workshop</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct">//</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct">//  Simulink model                       : MX_Gateway</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="pp">#ifndef</span> <a id="14c9" class="tk">RTW_HEADER_mod_Library_h_</a></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="pp">#define</span> <a id="15c9" class="tk">RTW_HEADER_mod_Library_h_</a></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="pp">#ifndef</span> <a id="16c9" class="tk">MX_Gateway_COMMON_INCLUDES_</a></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="pp"># define</span> <a id="17c10" class="tk">MX_Gateway_COMMON_INCLUDES_</a></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="pp">#include "rtwtypes.h"</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="pp">#include "rtw_continuous.h"</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="pp">#include "rtw_solver.h"</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="pp">#endif</span>                                 <span class="ct">// MX_Gateway_COMMON_INCLUDES_</span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="pp">#include "MX_Gateway_types.h"</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="25">&lt;S96&gt;/LP_Filter</a>'</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td>  <a id="27c3" class="tk">int16_T</a> <a id="27c11" class="tk">FixPtUnitDelay1_DSTATE</a>;      <span class="ct">// '<a class="ct blk" blk_line="27">&lt;S171&gt;/FixPt Unit Delay1</a>'</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td>  <a id="28c3" class="tk">uint8_T</a> <a id="28c11" class="tk">FixPtUnitDelay2_DSTATE</a>;      <span class="ct">// '<a class="ct blk" blk_line="28">&lt;S171&gt;/FixPt Unit Delay2</a>'</span></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="br">}</span> <a id="29c3" class="tk">rtDW_LP_Filter_MX_Gateway</a>;</td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="31">&lt;S173&gt;/LP_Filter</a>'</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td>  <a id="33c3" class="tk">int16_T</a> <a id="33c11" class="tk">FixPtUnitDelay1_DSTATE</a>;      <span class="ct">// '<a class="ct blk" blk_line="33">&lt;S180&gt;/FixPt Unit Delay1</a>'</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td>  <a id="34c3" class="tk">uint8_T</a> <a id="34c11" class="tk">FixPtUnitDelay2_DSTATE</a>;      <span class="ct">// '<a class="ct blk" blk_line="34">&lt;S180&gt;/FixPt Unit Delay2</a>'</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="br">}</span> <a id="35c3" class="tk">rtDW_LP_Filter_MX_Gateway_ntkm</a>;</td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="37">&lt;S173&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td>    <a id="40c5" class="tk">uint_T</a> <a id="40c12" class="tk">is_c1_MX_Library</a><a id="40c28" class="tk">:</a>2;         <span class="ct">// '<a class="ct blk" blk_line="40">&lt;S177&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td>    <a id="41c5" class="tk">uint_T</a> <a id="41c12" class="tk">is_active_c1_MX_Library</a><a id="41c35" class="tk">:</a>1;  <span class="ct">// '<a class="ct blk" blk_line="41">&lt;S177&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td>  <span class="br">}</span> <a id="42c5" class="tk">bitsForTID2</a>;</td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="br">}</span> <a id="43c3" class="tk">rtDW_LP_Filter_Adj_Gain_MX_Gate</a>;</td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="45">&lt;S173&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td>  <a id="47c3" class="tk">uint16_T</a> <a id="47c12" class="tk">fltValue_old</a>;               <span class="ct">// '<a class="ct blk" blk_line="47">&lt;S179&gt;/RemoveOORLevels</a>'</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><span class="br">}</span> <a id="48c3" class="tk">rtDW_Remove_OOR_Levels_MX_Gatew</a>;</td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="50">&lt;S105&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td>    <a id="53c5" class="tk">uint_T</a> <a id="53c12" class="tk">is_c1_MX_Library</a><a id="53c28" class="tk">:</a>2;         <span class="ct">// '<a class="ct blk" blk_line="53">&lt;S223&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td>    <a id="54c5" class="tk">uint_T</a> <a id="54c12" class="tk">is_active_c1_MX_Library</a><a id="54c35" class="tk">:</a>1;  <span class="ct">// '<a class="ct blk" blk_line="54">&lt;S223&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td>  <span class="br">}</span> <a id="55c5" class="tk">bitsForTID2</a>;</td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="br">}</span> <a id="56c3" class="tk">rtDW_LP_Filter_Adj_Gain_MX_j5ng</a>;</td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="58">&lt;S239&gt;/LP_Filter_Adj_System</a>'</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td>    <a id="61c5" class="tk">uint_T</a> <a id="61c12" class="tk">is_c2_MX_Library</a><a id="61c28" class="tk">:</a>2;         <span class="ct">// '<a class="ct blk" blk_line="61">&lt;S241&gt;/LP_Fitler_Adj_Gain</a>'</span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td>    <a id="62c5" class="tk">uint_T</a> <a id="62c12" class="tk">is_active_c2_MX_Library</a><a id="62c35" class="tk">:</a>1;  <span class="ct">// '<a class="ct blk" blk_line="62">&lt;S241&gt;/LP_Fitler_Adj_Gain</a>'</span></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td>  <span class="br">}</span> <a id="63c5" class="tk">bitsForTID2</a>;</td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><span class="br">}</span> <a id="64c3" class="tk">rtDW_LP_Filter_Adj_System_MX_Ga</a>;</td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td><span class="ct">// Block signals for system '<a class="ct blk" blk_line="66">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td>  <a id="68c3" class="tk">int16_T</a> <a id="68c11" class="tk">DiscreteTimeIntegrator</a>;      <span class="ct">// '<a class="ct blk" blk_line="68">&lt;S359&gt;/Discrete-Time Integrator</a>'</span></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><span class="br">}</span> <a id="69c3" class="tk">rtB_control_loop_MX_Gateway</a>;</td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="71">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td>  <a id="73c3" class="tk">int16_T</a> <a id="73c11" class="tk">DiscreteTimeIntegrator_DSTATE</a>;<span class="ct">// '<a class="ct blk" blk_line="73">&lt;S359&gt;/Discrete-Time Integrator</a>'</span></td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td>  <a id="74c3" class="tk">boolean_T</a> <a id="74c13" class="tk">control_loop_MODE</a>;         <span class="ct">// '<a class="ct blk" blk_line="74">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><span class="br">}</span> <a id="75c3" class="tk">rtDW_control_loop_MX_Gateway</a>;</td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="77">&lt;S351&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td>    <a id="80c5" class="tk">uint_T</a> <a id="80c12" class="tk">is_ACTIVE</a><a id="80c21" class="tk">:</a>3;                <span class="ct">// '<a class="ct blk" blk_line="80">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td>    <a id="81c5" class="tk">uint_T</a> <a id="81c12" class="tk">is_OUTPUT</a><a id="81c21" class="tk">:</a>3;                <span class="ct">// '<a class="ct blk" blk_line="81">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td>    <a id="82c5" class="tk">uint_T</a> <a id="82c12" class="tk">is_OC_STG</a><a id="82c21" class="tk">:</a>2;                <span class="ct">// '<a class="ct blk" blk_line="82">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td>    <a id="83c5" class="tk">uint_T</a> <a id="83c12" class="tk">is_OPEN_CIRCUIT</a><a id="83c27" class="tk">:</a>2;          <span class="ct">// '<a class="ct blk" blk_line="83">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td>    <a id="84c5" class="tk">uint_T</a> <a id="84c12" class="tk">is_SHORT_TO_GROUND</a><a id="84c30" class="tk">:</a>2;       <span class="ct">// '<a class="ct blk" blk_line="84">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td>    <a id="85c5" class="tk">uint_T</a> <a id="85c12" class="tk">is_SHORT_TO_BATTERY</a><a id="85c31" class="tk">:</a>2;      <span class="ct">// '<a class="ct blk" blk_line="85">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td>    <a id="86c5" class="tk">uint_T</a> <a id="86c12" class="tk">is_FAULT</a><a id="86c20" class="tk">:</a>2;                 <span class="ct">// '<a class="ct blk" blk_line="86">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td>    <a id="87c5" class="tk">uint_T</a> <a id="87c12" class="tk">is_OVERCURRENT</a><a id="87c26" class="tk">:</a>2;           <span class="ct">// '<a class="ct blk" blk_line="87">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td>    <a id="88c5" class="tk">uint_T</a> <a id="88c12" class="tk">is_active_c63_MX_Library</a><a id="88c36" class="tk">:</a>1; <span class="ct">// '<a class="ct blk" blk_line="88">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td>  <span class="br">}</span> <a id="89c5" class="tk">bitsForTID1</a>;</td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td>  <a id="91c3" class="tk">uint16_T</a> <a id="91c12" class="tk">db_cnt</a>;                     <span class="ct">// '<a class="ct blk" blk_line="91">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td>  <a id="92c3" class="tk">uint16_T</a> <a id="92c12" class="tk">db_cnt_oc</a>;                  <span class="ct">// '<a class="ct blk" blk_line="92">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td>  <a id="93c3" class="tk">uint8_T</a> <a id="93c11" class="tk">temporalCounter_i1</a>;          <span class="ct">// '<a class="ct blk" blk_line="93">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td><span class="br">}</span> <a id="94c3" class="tk">rtDW_hc_pair_OpenLoop_MX_Gatewa</a>;</td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td><span class="ct">// Block signals for system '<a class="ct blk" blk_line="96">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td>  <a id="98c3" class="tk">uint16_T</a> <a id="98c12" class="tk">DataTypeConversion</a>;         <span class="ct">// '<a class="ct blk" blk_line="98">&lt;S359&gt;/Data Type Conversion</a>'</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td>  <a id="99c3" class="tk">rtB_control_loop_MX_Gateway</a> <a id="99c31" class="tk">control_loop</a>;<span class="ct">// '<a class="ct blk" blk_line="99">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td><span class="br">}</span> <a id="100c3" class="tk">rtB_hc_pair_ClosedLoop_v5_MX_Ga</a>;</td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="102">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td>  <a id="104c3" class="tk">uint8_T</a> <a id="104c11" class="tk">UnitDelay1_DSTATE</a>;           <span class="ct">// '<a class="ct blk" blk_line="104">&lt;S351&gt;/Unit Delay1</a>'</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td>  <a id="105c3" class="tk">boolean_T</a> <a id="105c13" class="tk">UnitDelay_DSTATE</a>;          <span class="ct">// '<a class="ct blk" blk_line="105">&lt;S351&gt;/Unit Delay</a>'</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td>  <a id="106c3" class="tk">rtDW_hc_pair_OpenLoop_MX_Gatewa</a> <a id="106c35" class="tk">hc_pair_OpenLoop</a>;<span class="ct">// '<a class="ct blk" blk_line="106">&lt;S351&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td>  <a id="107c3" class="tk">rtDW_control_loop_MX_Gateway</a> <a id="107c32" class="tk">control_loop</a>;<span class="ct">// '<a class="ct blk" blk_line="107">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td><span class="br">}</span> <a id="108c3" class="tk">rtDW_hc_pair_ClosedLoop_v5_MX_G</a>;</td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="110">&lt;S328&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td>    <a id="113c5" class="tk">uint_T</a> <a id="113c12" class="tk">is_c5_MX_Library</a><a id="113c28" class="tk">:</a>3;         <span class="ct">// '<a class="ct blk" blk_line="113">&lt;S352&gt;/oc_operation_detection</a>'</span></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td>    <a id="114c5" class="tk">uint_T</a> <a id="114c12" class="tk">is_active_c5_MX_Library</a><a id="114c35" class="tk">:</a>1;  <span class="ct">// '<a class="ct blk" blk_line="114">&lt;S352&gt;/oc_operation_detection</a>'</span></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td>  <span class="br">}</span> <a id="115c5" class="tk">bitsForTID1</a>;</td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td>  <a id="117c3" class="tk">uint16_T</a> <a id="117c12" class="tk">debounceCount</a>;              <span class="ct">// '<a class="ct blk" blk_line="117">&lt;S352&gt;/oc_operation_detection</a>'</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td>  <a id="118c3" class="tk">uint8_T</a> <a id="118c11" class="tk">temporalCounter_i1</a>;          <span class="ct">// '<a class="ct blk" blk_line="118">&lt;S352&gt;/oc_operation_detection</a>'</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><span class="br">}</span> <a id="119c3" class="tk">rtDW_oc_stg_detection_MX_Gatewa</a>;</td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><span class="ct">// Block signals for system '<a class="ct blk" blk_line="121">&lt;S321&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td>  <a id="123c3" class="tk">int32_T</a> <a id="123c11" class="tk">Output</a>;                      <span class="ct">// '<a class="ct blk" blk_line="123">&lt;S354&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td>  <a id="124c3" class="tk">uint16_T</a> <a id="124c12" class="tk">icmd_Out</a>;                   <span class="ct">// '<a class="ct blk" blk_line="124">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td>  <a id="125c3" class="tk">uint8_T</a> <a id="125c11" class="tk">diag_state_out</a>;              <span class="ct">// '<a class="ct blk" blk_line="125">&lt;S352&gt;/oc_operation_detection</a>'</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td>  <a id="126c3" class="tk">uint8_T</a> <a id="126c11" class="tk">diag_state</a>;                  <span class="ct">// '<a class="ct blk" blk_line="126">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td>  <a id="127c3" class="tk">uint8_T</a> <a id="127c11" class="tk">oc_state</a>;                    <span class="ct">// '<a class="ct blk" blk_line="127">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td>  <a id="128c3" class="tk">boolean_T</a> <a id="128c13" class="tk">enable_LoSide</a>;             <span class="ct">// '<a class="ct blk" blk_line="128">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td>  <a id="129c3" class="tk">rtB_hc_pair_ClosedLoop_v5_MX_Ga</a> <a id="129c35" class="tk">hc_pair_ClosedLoop_v5</a>;<span class="ct">// '<a class="ct blk" blk_line="129">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>' </span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td><span class="br">}</span> <a id="130c3" class="tk">rtB_output_pair_ClosedLoop_MX_G</a>;</td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="132">&lt;S321&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td>    <a id="135c5" class="tk">uint_T</a> <a id="135c12" class="tk">is_c39_MX_Library</a><a id="135c29" class="tk">:</a>2;        <span class="ct">// '<a class="ct blk" blk_line="135">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td>    <a id="136c5" class="tk">uint_T</a> <a id="136c12" class="tk">is_STGOFF_DIAG_ACTIVE</a><a id="136c33" class="tk">:</a>2;    <span class="ct">// '<a class="ct blk" blk_line="136">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td>    <a id="137c5" class="tk">uint_T</a> <a id="137c12" class="tk">is_STGOFF_DIAG_INACTIVE</a><a id="137c35" class="tk">:</a>2;  <span class="ct">// '<a class="ct blk" blk_line="137">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td>    <a id="138c5" class="tk">uint_T</a> <a id="138c12" class="tk">is_DIAG_CHECK</a><a id="138c25" class="tk">:</a>2;            <span class="ct">// '<a class="ct blk" blk_line="138">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td>    <a id="139c5" class="tk">uint_T</a> <a id="139c12" class="tk">is_FUNCTIONAL</a><a id="139c25" class="tk">:</a>2;            <span class="ct">// '<a class="ct blk" blk_line="139">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td>    <a id="140c5" class="tk">uint_T</a> <a id="140c12" class="tk">is_active_c39_MX_Library</a><a id="140c36" class="tk">:</a>1; <span class="ct">// '<a class="ct blk" blk_line="140">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td>  <span class="br">}</span> <a id="141c5" class="tk">bitsForTID1</a>;</td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td>  <a id="143c3" class="tk">uint16_T</a> <a id="143c12" class="tk">debounceCount</a>;              <span class="ct">// '<a class="ct blk" blk_line="143">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td>  <a id="144c3" class="tk">uint8_T</a> <a id="144c11" class="tk">UnitDelay1_DSTATE</a>;           <span class="ct">// '<a class="ct blk" blk_line="144">&lt;S328&gt;/Unit Delay1</a>'</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td>  <a id="145c3" class="tk">uint8_T</a> <a id="145c11" class="tk">UnitDelay4_DSTATE</a>;           <span class="ct">// '<a class="ct blk" blk_line="145">&lt;S328&gt;/Unit Delay4</a>'</span></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td>  <a id="146c3" class="tk">rtDW_oc_stg_detection_MX_Gatewa</a> <a id="146c35" class="tk">oc_stg_detection</a>;<span class="ct">// '<a class="ct blk" blk_line="146">&lt;S328&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td>  <a id="147c3" class="tk">rtDW_hc_pair_ClosedLoop_v5_MX_G</a> <a id="147c35" class="tk">hc_pair_ClosedLoop_v5</a>;<span class="ct">// '<a class="ct blk" blk_line="147">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>' </span></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td>  <a id="148c3" class="tk">rtDW_LP_Filter_Adj_Gain_MX_Gate</a> <a id="148c35" class="tk">LP_Filter_Adj_Gain</a>;<span class="ct">// '<a class="ct blk" blk_line="148">&lt;S349&gt;/LP_Filter_Adj_Gain</a>' </span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td><span class="br">}</span> <a id="149c3" class="tk">rtDW_output_pair_ClosedLoop_MX_</a>;</td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><span class="ct">// Block signals for system '<a class="ct blk" blk_line="151">&lt;S386&gt;/output_pair_open_loop</a>'</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td>  <a id="153c3" class="tk">int32_T</a> <a id="153c11" class="tk">Output</a>;                      <span class="ct">// '<a class="ct blk" blk_line="153">&lt;S399&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td>  <a id="154c3" class="tk">uint8_T</a> <a id="154c11" class="tk">diag_state_out</a>;              <span class="ct">// '<a class="ct blk" blk_line="154">&lt;S397&gt;/oc_operation_detection</a>'</span></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td>  <a id="155c3" class="tk">uint8_T</a> <a id="155c11" class="tk">diag_state</a>;                  <span class="ct">// '<a class="ct blk" blk_line="155">&lt;S401&gt;/Fault monitor</a>'</span></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td>  <a id="156c3" class="tk">uint8_T</a> <a id="156c11" class="tk">oc_state</a>;                    <span class="ct">// '<a class="ct blk" blk_line="156">&lt;S401&gt;/Fault monitor</a>'</span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td>  <a id="157c3" class="tk">boolean_T</a> <a id="157c13" class="tk">enable_LoSide</a>;             <span class="ct">// '<a class="ct blk" blk_line="157">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td><span class="br">}</span> <a id="158c3" class="tk">rtB_output_pair_OpenLoop_MX_Gat</a>;</td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="160">&lt;S386&gt;/output_pair_open_loop</a>'</span></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td>    <a id="163c5" class="tk">uint_T</a> <a id="163c12" class="tk">is_c51_MX_Library</a><a id="163c29" class="tk">:</a>2;        <span class="ct">// '<a class="ct blk" blk_line="163">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td>    <a id="164c5" class="tk">uint_T</a> <a id="164c12" class="tk">is_STGOFF_DIAG_ACTIVE</a><a id="164c33" class="tk">:</a>2;    <span class="ct">// '<a class="ct blk" blk_line="164">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td>    <a id="165c5" class="tk">uint_T</a> <a id="165c12" class="tk">is_STGOFF_DIAG_INACTIVE</a><a id="165c35" class="tk">:</a>2;  <span class="ct">// '<a class="ct blk" blk_line="165">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td>    <a id="166c5" class="tk">uint_T</a> <a id="166c12" class="tk">is_DIAG_CHECK</a><a id="166c25" class="tk">:</a>2;            <span class="ct">// '<a class="ct blk" blk_line="166">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td>    <a id="167c5" class="tk">uint_T</a> <a id="167c12" class="tk">is_FUNCTIONAL</a><a id="167c25" class="tk">:</a>2;            <span class="ct">// '<a class="ct blk" blk_line="167">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td>    <a id="168c5" class="tk">uint_T</a> <a id="168c12" class="tk">is_active_c51_MX_Library</a><a id="168c36" class="tk">:</a>1; <span class="ct">// '<a class="ct blk" blk_line="168">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td>  <span class="br">}</span> <a id="169c5" class="tk">bitsForTID1</a>;</td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td>  <a id="171c3" class="tk">uint16_T</a> <a id="171c12" class="tk">debounceCount</a>;              <span class="ct">// '<a class="ct blk" blk_line="171">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td>  <a id="172c3" class="tk">uint8_T</a> <a id="172c11" class="tk">UnitDelay2_DSTATE</a>;           <span class="ct">// '<a class="ct blk" blk_line="172">&lt;S389&gt;/Unit Delay2</a>'</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td>  <a id="173c3" class="tk">uint8_T</a> <a id="173c11" class="tk">UnitDelay3_DSTATE</a>;           <span class="ct">// '<a class="ct blk" blk_line="173">&lt;S389&gt;/Unit Delay3</a>'</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td>  <a id="174c3" class="tk">rtDW_oc_stg_detection_MX_Gatewa</a> <a id="174c35" class="tk">oc_stg_detection</a>;<span class="ct">// '<a class="ct blk" blk_line="174">&lt;S389&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td>  <a id="175c3" class="tk">rtDW_hc_pair_OpenLoop_MX_Gatewa</a> <a id="175c35" class="tk">hc_pair_OpenLoop</a>;<span class="ct">// '<a class="ct blk" blk_line="175">&lt;S389&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td>  <a id="176c3" class="tk">rtDW_LP_Filter_Adj_Gain_MX_Gate</a> <a id="176c35" class="tk">LP_Filter_Adj_Gain</a>;<span class="ct">// '<a class="ct blk" blk_line="176">&lt;S394&gt;/LP_Filter_Adj_Gain</a>' </span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><span class="br">}</span> <a id="177c3" class="tk">rtDW_output_pair_OpenLoop_MX_Ga</a>;</td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td><span class="ct">// Block signals for system '<a class="ct blk" blk_line="179">&lt;S427&gt;/relay_oc</a>'</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td>  <a id="181c3" class="tk">uint8_T</a> <a id="181c11" class="tk">state_Relay</a>;                 <span class="ct">// '<a class="ct blk" blk_line="181">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td>  <a id="182c3" class="tk">uint8_T</a> <a id="182c11" class="tk">state_Output</a>;                <span class="ct">// '<a class="ct blk" blk_line="182">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td><span class="br">}</span> <a id="183c3" class="tk">rtB_relay_oc_MX_Gateway</a>;</td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="185">&lt;S427&gt;/relay_oc</a>'</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td>    <a id="188c5" class="tk">uint_T</a> <a id="188c12" class="tk">is_OUTPUT</a><a id="188c21" class="tk">:</a>3;                <span class="ct">// '<a class="ct blk" blk_line="188">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td>    <a id="189c5" class="tk">uint_T</a> <a id="189c12" class="tk">is_NORMAL</a><a id="189c21" class="tk">:</a>2;                <span class="ct">// '<a class="ct blk" blk_line="189">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td>    <a id="190c5" class="tk">uint_T</a> <a id="190c12" class="tk">is_ERROR_OFF</a><a id="190c24" class="tk">:</a>2;             <span class="ct">// '<a class="ct blk" blk_line="190">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td>    <a id="191c5" class="tk">uint_T</a> <a id="191c12" class="tk">is_ERROR_ON</a><a id="191c23" class="tk">:</a>2;              <span class="ct">// '<a class="ct blk" blk_line="191">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td>    <a id="192c5" class="tk">uint_T</a> <a id="192c12" class="tk">is_STATE_OUTPUT</a><a id="192c27" class="tk">:</a>2;          <span class="ct">// '<a class="ct blk" blk_line="192">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td>    <a id="193c5" class="tk">uint_T</a> <a id="193c12" class="tk">is_NORMAL_food</a><a id="193c26" class="tk">:</a>2;           <span class="ct">// '<a class="ct blk" blk_line="193">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td>    <a id="194c5" class="tk">uint_T</a> <a id="194c12" class="tk">is_ERROR_ON_lmya</a><a id="194c28" class="tk">:</a>2;         <span class="ct">// '<a class="ct blk" blk_line="194">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>    <a id="195c5" class="tk">uint_T</a> <a id="195c12" class="tk">is_ERROR_OFF_cild</a><a id="195c29" class="tk">:</a>2;        <span class="ct">// '<a class="ct blk" blk_line="195">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td>    <a id="196c5" class="tk">uint_T</a> <a id="196c12" class="tk">is_OPEN_CIRCUIT</a><a id="196c27" class="tk">:</a>2;          <span class="ct">// '<a class="ct blk" blk_line="196">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td>    <a id="197c5" class="tk">uint_T</a> <a id="197c12" class="tk">is_FAILURE</a><a id="197c22" class="tk">:</a>2;               <span class="ct">// '<a class="ct blk" blk_line="197">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td>    <a id="198c5" class="tk">uint_T</a> <a id="198c12" class="tk">is_STATE_RELAY</a><a id="198c26" class="tk">:</a>2;           <span class="ct">// '<a class="ct blk" blk_line="198">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>    <a id="199c5" class="tk">uint_T</a> <a id="199c12" class="tk">is_RELAY</a><a id="199c20" class="tk">:</a>2;                 <span class="ct">// '<a class="ct blk" blk_line="199">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td>    <a id="200c5" class="tk">uint_T</a> <a id="200c12" class="tk">is_active_c3_MX_Library</a><a id="200c35" class="tk">:</a>1;  <span class="ct">// '<a class="ct blk" blk_line="200">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>  <span class="br">}</span> <a id="201c5" class="tk">bitsForTID1</a>;</td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td>  <a id="203c3" class="tk">uint16_T</a> <a id="203c12" class="tk">debounceOutput</a>;             <span class="ct">// '<a class="ct blk" blk_line="203">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td>  <a id="204c3" class="tk">uint16_T</a> <a id="204c12" class="tk">debounceRelay</a>;              <span class="ct">// '<a class="ct blk" blk_line="204">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td>  <a id="205c3" class="tk">boolean_T</a> <a id="205c13" class="tk">relay_oc_MODE</a>;             <span class="ct">// '<a class="ct blk" blk_line="205">&lt;S427&gt;/relay_oc</a>'</span></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td><span class="br">}</span> <a id="206c3" class="tk">rtDW_relay_oc_MX_Gateway</a>;</td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td><span class="ct">// Block signals for system '<a class="ct blk" blk_line="208">&lt;S308&gt;/hc_hsd</a>'</span></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td>  <a id="210c3" class="tk">uint8_T</a> <a id="210c11" class="tk">state</a>;                       <span class="ct">// '<a class="ct blk" blk_line="210">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td><span class="br">}</span> <a id="211c3" class="tk">rtB_hc_hsd_MX_Gateway</a>;</td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="213">&lt;S308&gt;/hc_hsd</a>'</span></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td>    <a id="216c5" class="tk">uint_T</a> <a id="216c12" class="tk">is_c4_MX_Library</a><a id="216c28" class="tk">:</a>3;         <span class="ct">// '<a class="ct blk" blk_line="216">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td>    <a id="217c5" class="tk">uint_T</a> <a id="217c12" class="tk">is_OPEN_CIRCUIT</a><a id="217c27" class="tk">:</a>2;          <span class="ct">// '<a class="ct blk" blk_line="217">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td>    <a id="218c5" class="tk">uint_T</a> <a id="218c12" class="tk">is_SHORT_TO_GROUND</a><a id="218c30" class="tk">:</a>2;       <span class="ct">// '<a class="ct blk" blk_line="218">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td>    <a id="219c5" class="tk">uint_T</a> <a id="219c12" class="tk">is_SHORT_TO_BATTERY</a><a id="219c31" class="tk">:</a>2;      <span class="ct">// '<a class="ct blk" blk_line="219">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td>    <a id="220c5" class="tk">uint_T</a> <a id="220c12" class="tk">is_active_c4_MX_Library</a><a id="220c35" class="tk">:</a>1;  <span class="ct">// '<a class="ct blk" blk_line="220">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td>  <span class="br">}</span> <a id="221c5" class="tk">bitsForTID1</a>;</td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td>  <a id="223c3" class="tk">uint16_T</a> <a id="223c12" class="tk">db_cnt</a>;                     <span class="ct">// '<a class="ct blk" blk_line="223">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td>  <a id="224c3" class="tk">boolean_T</a> <a id="224c13" class="tk">hc_hsd_MODE</a>;               <span class="ct">// '<a class="ct blk" blk_line="224">&lt;S308&gt;/hc_hsd</a>'</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td><span class="br">}</span> <a id="225c3" class="tk">rtDW_hc_hsd_MX_Gateway</a>;</td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td><span class="ct">// Block signals for system '<a class="ct blk" blk_line="227">&lt;S579&gt;/hc_Output</a>'</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td>  <a id="229c3" class="tk">uint16_T</a> <a id="229c12" class="tk">duty_Output</a>;                <span class="ct">// '<a class="ct blk" blk_line="229">&lt;S583&gt;/control</a>'</span></td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td>  <a id="230c3" class="tk">uint8_T</a> <a id="230c11" class="tk">state</a>;                       <span class="ct">// '<a class="ct blk" blk_line="230">&lt;S590&gt;/Fault monitor</a>'</span></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td>  <a id="231c3" class="tk">rtB_hc_hsd_MX_Gateway</a> <a id="231c25" class="tk">hc_hsd</a>;        <span class="ct">// '<a class="ct blk" blk_line="231">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td><span class="br">}</span> <a id="232c3" class="tk">rtB_output_single_OpenLoop_MX_G</a>;</td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td></td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td><span class="ct">// Block states (auto storage) for system '<a class="ct blk" blk_line="234">&lt;S579&gt;/hc_Output</a>'</span></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td>  <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td>    <a id="237c5" class="tk">uint_T</a> <a id="237c12" class="tk">is_c41_MX_Library</a><a id="237c29" class="tk">:</a>2;        <span class="ct">// '<a class="ct blk" blk_line="237">&lt;S583&gt;/control</a>'</span></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td>    <a id="238c5" class="tk">uint_T</a> <a id="238c12" class="tk">is_FUNCTIONAL</a><a id="238c25" class="tk">:</a>2;            <span class="ct">// '<a class="ct blk" blk_line="238">&lt;S583&gt;/control</a>'</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td>    <a id="239c5" class="tk">uint_T</a> <a id="239c12" class="tk">is_active_c41_MX_Library</a><a id="239c36" class="tk">:</a>1; <span class="ct">// '<a class="ct blk" blk_line="239">&lt;S583&gt;/control</a>'</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td>  <span class="br">}</span> <a id="240c5" class="tk">bitsForTID1</a>;</td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td>  <a id="242c3" class="tk">uint8_T</a> <a id="242c11" class="tk">UnitDelay_DSTATE</a>;            <span class="ct">// '<a class="ct blk" blk_line="242">&lt;S583&gt;/Unit Delay</a>'</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td>  <a id="243c3" class="tk">rtDW_hc_hsd_MX_Gateway</a> <a id="243c26" class="tk">hc_hsd</a>;       <span class="ct">// '<a class="ct blk" blk_line="243">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td><span class="br">}</span> <a id="244c3" class="tk">rtDW_output_single_OpenLoop_MX_</a>;</td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="246c13" class="tk">MX_Gateway_ErrorCode</a>(<a id="246c34" class="tk">uint8_T</a> <a id="246c42" class="tk">rtu_failure</a>, <a id="246c55" class="tk">uint16_T</a> <a id="246c64" class="tk">*</a><a id="246c65" class="tk">rty_ecode</a>,</td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td>  <a id="247c3" class="tk">uint16_T</a> <a id="247c12" class="tk">rtp_FUNCTION</a>);</td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="248c13" class="tk">MX_Gateway_LP_Filter_Init</a>(<a id="248c39" class="tk">rtDW_LP_Filter_MX_Gateway</a> <a id="248c65" class="tk">*</a><a id="248c66" class="tk">localDW</a>);</td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="249c13" class="tk">MX_Gateway_LP_Filter</a>(<a id="249c34" class="tk">int16_T</a> <a id="249c42" class="tk">rtu_In</a>, <a id="249c50" class="tk">int16_T</a> <a id="249c58" class="tk">*</a><a id="249c59" class="tk">rty_Out</a>,</td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td>  <a id="250c3" class="tk">rtDW_LP_Filter_MX_Gateway</a> <a id="250c29" class="tk">*</a><a id="250c30" class="tk">localDW</a>);</td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="251c13" class="tk">MX_Gatewa_Ratiometric_Converter</a>(<a id="251c45" class="tk">uint16_T</a> <a id="251c54" class="tk">rtu_SensorInput</a>, <a id="251c71" class="tk">uint16_T</a></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td>  <a id="252c3" class="tk">rtu_SensorSupply</a>, <a id="252c21" class="tk">uint16_T</a> <a id="252c30" class="tk">*</a><a id="252c31" class="tk">rty_Ratiometric</a>, <a id="252c48" class="tk">uint16_T</a> <a id="252c57" class="tk">rtp_multiplier</a>);</td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="253c13" class="tk">MX_Gateway_LP_Filter_kaxm_Init</a>(<a id="253c44" class="tk">rtDW_LP_Filter_MX_Gateway_ntkm</a></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td>  <a id="254c3" class="tk">*</a><a id="254c4" class="tk">localDW</a>);</td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="255c13" class="tk">MX_Gateway_LP_Filter_ntmf_Reset</a>(<a id="255c45" class="tk">rtDW_LP_Filter_MX_Gateway_ntkm</a></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td>  <a id="256c3" class="tk">*</a><a id="256c4" class="tk">localDW</a>);</td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="257c13" class="tk">MX_Gateway_LP_Filter_dijo</a>(<a id="257c39" class="tk">uint16_T</a> <a id="257c48" class="tk">rtu_In</a>, <a id="257c56" class="tk">int16_T</a> <a id="257c64" class="tk">*</a><a id="257c65" class="tk">rty_Out</a>,</td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td>  <a id="258c3" class="tk">rtDW_LP_Filter_MX_Gateway_ntkm</a> <a id="258c34" class="tk">*</a><a id="258c35" class="tk">localDW</a>);</td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="259c13" class="tk">MX_Gate_LP_Filter_Adj_Gain_Init</a>(<a id="259c45" class="tk">int32_T</a> <a id="259c53" class="tk">*</a><a id="259c54" class="tk">rty_Output</a>,</td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td>  <a id="260c3" class="tk">rtDW_LP_Filter_Adj_Gain_MX_Gate</a> <a id="260c35" class="tk">*</a><a id="260c36" class="tk">localDW</a>);</td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="261c13" class="tk">MX_Gat_LP_Filter_Adj_Gain_Reset</a>(<a id="261c45" class="tk">int32_T</a> <a id="261c53" class="tk">*</a><a id="261c54" class="tk">rty_Output</a>,</td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td>  <a id="262c3" class="tk">rtDW_LP_Filter_Adj_Gain_MX_Gate</a> <a id="262c35" class="tk">*</a><a id="262c36" class="tk">localDW</a>);</td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="263c13" class="tk">MX_Gateway_LP_Filter_Adj_Gain</a>(<a id="263c43" class="tk">uint8_T</a> <a id="263c51" class="tk">rtu_Gain</a>, <a id="263c61" class="tk">int16_T</a> <a id="263c69" class="tk">rtu_Input</a>,</td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td>  <a id="264c3" class="tk">int32_T</a> <a id="264c11" class="tk">*</a><a id="264c12" class="tk">rty_Output</a>, <a id="264c24" class="tk">rtDW_LP_Filter_Adj_Gain_MX_Gate</a> <a id="264c56" class="tk">*</a><a id="264c57" class="tk">localDW</a>);</td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="265c13" class="tk">MX_Gatew_Remove_OOR_Levels_Init</a>(<a id="265c45" class="tk">uint16_T</a> <a id="265c54" class="tk">*</a><a id="265c55" class="tk">rty_fltValue_out</a>,</td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td>  <a id="266c3" class="tk">rtDW_Remove_OOR_Levels_MX_Gatew</a> <a id="266c35" class="tk">*</a><a id="266c36" class="tk">localDW</a>);</td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="267c13" class="tk">MX_Gate_Remove_OOR_Levels_Reset</a>(<a id="267c45" class="tk">uint16_T</a> <a id="267c54" class="tk">*</a><a id="267c55" class="tk">rty_fltValue_out</a>,</td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td>  <a id="268c3" class="tk">rtDW_Remove_OOR_Levels_MX_Gatew</a> <a id="268c35" class="tk">*</a><a id="268c36" class="tk">localDW</a>);</td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="269c13" class="tk">MX_Gateway_Remove_OOR_Levels</a>(<a id="269c42" class="tk">uint16_T</a> <a id="269c51" class="tk">rtu_fltValue_in</a>, <a id="269c68" class="tk">uint16_T</a></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td>  <a id="270c3" class="tk">*</a><a id="270c4" class="tk">rty_fltValue_out</a>, <a id="270c22" class="tk">rtDW_Remove_OOR_Levels_MX_Gatew</a> <a id="270c54" class="tk">*</a><a id="270c55" class="tk">localDW</a>, <a id="270c64" class="tk">uint16_T</a></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td>  <a id="271c3" class="tk">rtp_OORH_LEVEL</a>, <a id="271c19" class="tk">uint16_T</a> <a id="271c28" class="tk">rtp_OORL_LEVEL</a>);</td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="272c13" class="tk">MX_LP_Filter_Adj_Gain_bqur_Init</a>(<a id="272c45" class="tk">int32_T</a> <a id="272c53" class="tk">*</a><a id="272c54" class="tk">rty_Output</a>,</td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td>  <a id="273c3" class="tk">rtDW_LP_Filter_Adj_Gain_MX_j5ng</a> <a id="273c35" class="tk">*</a><a id="273c36" class="tk">localDW</a>);</td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="274c13" class="tk">MX_Gate_LP_Filter_Adj_Gain_hwrc</a>(<a id="274c45" class="tk">uint8_T</a> <a id="274c53" class="tk">rtu_Gain</a>, <a id="274c63" class="tk">int16_T</a> <a id="274c71" class="tk">rtu_Input</a>,</td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td>  <a id="275c3" class="tk">int32_T</a> <a id="275c11" class="tk">*</a><a id="275c12" class="tk">rty_Output</a>, <a id="275c24" class="tk">rtDW_LP_Filter_Adj_Gain_MX_j5ng</a> <a id="275c56" class="tk">*</a><a id="275c57" class="tk">localDW</a>);</td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="276c13" class="tk">MX_Ga_LP_Filter_Adj_System_Init</a>(<a id="276c45" class="tk">int32_T</a> <a id="276c53" class="tk">*</a><a id="276c54" class="tk">rty_Output</a>,</td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td>  <a id="277c3" class="tk">rtDW_LP_Filter_Adj_System_MX_Ga</a> <a id="277c35" class="tk">*</a><a id="277c36" class="tk">localDW</a>);</td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="278c13" class="tk">MX_G_LP_Filter_Adj_System_Reset</a>(<a id="278c45" class="tk">int32_T</a> <a id="278c53" class="tk">*</a><a id="278c54" class="tk">rty_Output</a>,</td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td>  <a id="279c3" class="tk">rtDW_LP_Filter_Adj_System_MX_Ga</a> <a id="279c35" class="tk">*</a><a id="279c36" class="tk">localDW</a>);</td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="280c13" class="tk">MX_Gateway_LP_Filter_Adj_System</a>(<a id="280c45" class="tk">uint8_T</a> <a id="280c53" class="tk">rtu_Gain</a>, <a id="280c63" class="tk">int16_T</a> <a id="280c71" class="tk">rtu_Input</a>,</td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td>  <a id="281c3" class="tk">uint8_T</a> <a id="281c11" class="tk">rtu_state_System</a>, <a id="281c29" class="tk">int32_T</a> <a id="281c37" class="tk">*</a><a id="281c38" class="tk">rty_Output</a>, <a id="281c50" class="tk">rtDW_LP_Filter_Adj_System_MX_Ga</a></td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td>  <a id="282c3" class="tk">*</a><a id="282c4" class="tk">localDW</a>);</td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="283c13" class="tk">MX_Gateway_control_loop_Init</a>(<a id="283c42" class="tk">rtDW_control_loop_MX_Gateway</a> <a id="283c71" class="tk">*</a><a id="283c72" class="tk">localDW</a>);</td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="284c13" class="tk">MX_Gateway_control_loop_Reset</a>(<a id="284c43" class="tk">rtDW_control_loop_MX_Gateway</a> <a id="284c72" class="tk">*</a><a id="284c73" class="tk">localDW</a>);</td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="285c13" class="tk">MX_Gateway_control_loop_Disable</a>(<a id="285c45" class="tk">int16_T</a> <a id="285c53" class="tk">*</a><a id="285c54" class="tk">rty_error</a>, <a id="285c65" class="tk">uint16_T</a></td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td>  <a id="286c3" class="tk">*</a><a id="286c4" class="tk">rty_duty</a>, <a id="286c14" class="tk">rtB_control_loop_MX_Gateway</a> <a id="286c42" class="tk">*</a><a id="286c43" class="tk">localB</a>, <a id="286c51" class="tk">rtDW_control_loop_MX_Gateway</a></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td>  <a id="287c3" class="tk">*</a><a id="287c4" class="tk">localDW</a>);</td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="288c13" class="tk">MX_Gateway_control_loop</a>(<a id="288c37" class="tk">boolean_T</a> <a id="288c47" class="tk">rtu_Enable</a>, <a id="288c59" class="tk">uint16_T</a> <a id="288c68" class="tk">rtu_i_cmd</a>,</td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td>  <a id="289c3" class="tk">uint16_T</a> <a id="289c12" class="tk">rtu_i_fbk</a>, <a id="289c23" class="tk">int16_T</a> <a id="289c31" class="tk">*</a><a id="289c32" class="tk">rty_error</a>, <a id="289c43" class="tk">uint16_T</a> <a id="289c52" class="tk">*</a><a id="289c53" class="tk">rty_duty</a>,</td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td>  <a id="290c3" class="tk">rtB_control_loop_MX_Gateway</a> <a id="290c31" class="tk">*</a><a id="290c32" class="tk">localB</a>, <a id="290c40" class="tk">rtDW_control_loop_MX_Gateway</a> <a id="290c69" class="tk">*</a><a id="290c70" class="tk">localDW</a>,</td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td>  <a id="291c3" class="tk">uint16_T</a> <a id="291c12" class="tk">rtp_KP</a>, <a id="291c20" class="tk">uint16_T</a> <a id="291c29" class="tk">rtp_KI</a>);</td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="292c13" class="tk">MX_Gatewa_hc_pair_OpenLoop_Init</a>(<a id="292c45" class="tk">uint16_T</a> <a id="292c54" class="tk">*</a><a id="292c55" class="tk">rty_hs_cmd</a>, <a id="292c67" class="tk">boolean_T</a></td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td>  <a id="293c3" class="tk">*</a><a id="293c4" class="tk">rty_ls_cmd</a>, <a id="293c16" class="tk">uint8_T</a> <a id="293c24" class="tk">*</a><a id="293c25" class="tk">rty_oc_state</a>, <a id="293c39" class="tk">uint8_T</a> <a id="293c47" class="tk">*</a><a id="293c48" class="tk">rty_diag_state</a>,</td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td>  <a id="294c3" class="tk">rtDW_hc_pair_OpenLoop_MX_Gatewa</a> <a id="294c35" class="tk">*</a><a id="294c36" class="tk">localDW</a>);</td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="295c13" class="tk">MX_Gatew_hc_pair_OpenLoop_Reset</a>(<a id="295c45" class="tk">uint16_T</a> <a id="295c54" class="tk">*</a><a id="295c55" class="tk">rty_hs_cmd</a>, <a id="295c67" class="tk">boolean_T</a></td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td>  <a id="296c3" class="tk">*</a><a id="296c4" class="tk">rty_ls_cmd</a>, <a id="296c16" class="tk">uint8_T</a> <a id="296c24" class="tk">*</a><a id="296c25" class="tk">rty_oc_state</a>, <a id="296c39" class="tk">uint8_T</a> <a id="296c47" class="tk">*</a><a id="296c48" class="tk">rty_diag_state</a>,</td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td>  <a id="297c3" class="tk">rtDW_hc_pair_OpenLoop_MX_Gatewa</a> <a id="297c35" class="tk">*</a><a id="297c36" class="tk">localDW</a>);</td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="298c13" class="tk">MX_Gateway_hc_pair_OpenLoop</a>(<a id="298c41" class="tk">uint16_T</a> <a id="298c50" class="tk">rtu_duty</a>, <a id="298c60" class="tk">boolean_T</a> <a id="298c70" class="tk">rtu_enable</a>,</td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td>  <a id="299c3" class="tk">boolean_T</a> <a id="299c13" class="tk">rtu_diag_enable</a>, <a id="299c30" class="tk">uint16_T</a> <a id="299c39" class="tk">rtu_afbk</a>, <a id="299c49" class="tk">uint16_T</a> <a id="299c58" class="tk">rtu_Vbatt</a>, <a id="299c69" class="tk">uint16_T</a></td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td>  <a id="300c3" class="tk">rtu_ifbk</a>, <a id="300c13" class="tk">uint8_T</a> <a id="300c21" class="tk">rtu_ocstg_check</a>, <a id="300c38" class="tk">uint16_T</a> <a id="300c47" class="tk">*</a><a id="300c48" class="tk">rty_hs_cmd</a>, <a id="300c60" class="tk">boolean_T</a> <a id="300c70" class="tk">*</a><a id="300c71" class="tk">rty_ls_cmd</a>,</td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td>  <a id="301c3" class="tk">uint8_T</a> <a id="301c11" class="tk">*</a><a id="301c12" class="tk">rty_oc_state</a>, <a id="301c26" class="tk">uint8_T</a> <a id="301c34" class="tk">*</a><a id="301c35" class="tk">rty_diag_state</a>,</td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td>  <a id="302c3" class="tk">rtDW_hc_pair_OpenLoop_MX_Gatewa</a> <a id="302c35" class="tk">*</a><a id="302c36" class="tk">localDW</a>, <a id="302c45" class="tk">uint16_T</a> <a id="302c54" class="tk">rtp_IFBK_MAX</a>, <a id="302c68" class="tk">uint16_T</a></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td>  <a id="303c3" class="tk">rtp_NZ_DUTY</a>, <a id="303c16" class="tk">uint16_T</a> <a id="303c25" class="tk">rtp_NZ_IFBK</a>, <a id="303c38" class="tk">uint16_T</a> <a id="303c47" class="tk">rtp_OC_DB_CNT</a>, <a id="303c62" class="tk">uint16_T</a></td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td>  <a id="304c3" class="tk">rtp_OPEN_DB_CNT</a>, <a id="304c20" class="tk">uint16_T</a> <a id="304c29" class="tk">rtp_OSTG_DB_CNT</a>, <a id="304c46" class="tk">uint16_T</a> <a id="304c55" class="tk">rtp_STB_DB_CNT</a>, <a id="304c71" class="tk">uint16_T</a></td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td>  <a id="305c3" class="tk">rtp_STG_DB_CNT</a>);</td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="306c13" class="tk">MX_G_hc_pair_ClosedLoop_v5_Init</a>(<a id="306c45" class="tk">uint16_T</a> <a id="306c54" class="tk">*</a><a id="306c55" class="tk">rty_hs_cmd</a>, <a id="306c67" class="tk">boolean_T</a></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td>  <a id="307c3" class="tk">*</a><a id="307c4" class="tk">rty_ls_cmd</a>, <a id="307c16" class="tk">uint8_T</a> <a id="307c24" class="tk">*</a><a id="307c25" class="tk">rty_oc_state</a>, <a id="307c39" class="tk">uint8_T</a> <a id="307c47" class="tk">*</a><a id="307c48" class="tk">rty_diag_state</a>,</td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td>  <a id="308c3" class="tk">rtDW_hc_pair_ClosedLoop_v5_MX_G</a> <a id="308c35" class="tk">*</a><a id="308c36" class="tk">localDW</a>);</td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="309c13" class="tk">MX__hc_pair_ClosedLoop_v5_Reset</a>(<a id="309c45" class="tk">uint16_T</a> <a id="309c54" class="tk">*</a><a id="309c55" class="tk">rty_hs_cmd</a>, <a id="309c67" class="tk">boolean_T</a></td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td>  <a id="310c3" class="tk">*</a><a id="310c4" class="tk">rty_ls_cmd</a>, <a id="310c16" class="tk">uint8_T</a> <a id="310c24" class="tk">*</a><a id="310c25" class="tk">rty_oc_state</a>, <a id="310c39" class="tk">uint8_T</a> <a id="310c47" class="tk">*</a><a id="310c48" class="tk">rty_diag_state</a>,</td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td>  <a id="311c3" class="tk">rtDW_hc_pair_ClosedLoop_v5_MX_G</a> <a id="311c35" class="tk">*</a><a id="311c36" class="tk">localDW</a>);</td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="312c13" class="tk">M_hc_pair_ClosedLoop_v5_Disable</a>(<a id="312c45" class="tk">int16_T</a> <a id="312c53" class="tk">*</a><a id="312c54" class="tk">rty_error</a>,</td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td>  <a id="313c3" class="tk">rtB_hc_pair_ClosedLoop_v5_MX_Ga</a> <a id="313c35" class="tk">*</a><a id="313c36" class="tk">localB</a>, <a id="313c44" class="tk">rtDW_hc_pair_ClosedLoop_v5_MX_G</a></td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td>  <a id="314c3" class="tk">*</a><a id="314c4" class="tk">localDW</a>);</td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="315c13" class="tk">MX_Gatewa_hc_pair_ClosedLoop_v5</a>(<a id="315c45" class="tk">uint16_T</a> <a id="315c54" class="tk">rtu_i_cmd</a>, <a id="315c65" class="tk">boolean_T</a></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td>  <a id="316c3" class="tk">rtu_enable_LoSide</a>, <a id="316c22" class="tk">boolean_T</a> <a id="316c32" class="tk">rtu_diag_enable</a>, <a id="316c49" class="tk">uint16_T</a> <a id="316c58" class="tk">rtu_afbk</a>, <a id="316c68" class="tk">uint16_T</a></td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td>  <a id="317c3" class="tk">rtu_Vbatt</a>, <a id="317c14" class="tk">uint16_T</a> <a id="317c23" class="tk">rtu_i_fbk</a>, <a id="317c34" class="tk">uint8_T</a> <a id="317c42" class="tk">rtu_ocstg_check</a>, <a id="317c59" class="tk">uint16_T</a> <a id="317c68" class="tk">*</a><a id="317c69" class="tk">rty_hs_cmd</a>,</td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td>  <a id="318c3" class="tk">boolean_T</a> <a id="318c13" class="tk">*</a><a id="318c14" class="tk">rty_ls_cmd</a>, <a id="318c26" class="tk">uint8_T</a> <a id="318c34" class="tk">*</a><a id="318c35" class="tk">rty_oc_state</a>, <a id="318c49" class="tk">uint8_T</a> <a id="318c57" class="tk">*</a><a id="318c58" class="tk">rty_diag_state</a>, <a id="318c74" class="tk">int16_T</a></td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td>  <a id="319c3" class="tk">*</a><a id="319c4" class="tk">rty_error</a>, <a id="319c15" class="tk">rtB_hc_pair_ClosedLoop_v5_MX_Ga</a> <a id="319c47" class="tk">*</a><a id="319c48" class="tk">localB</a>,</td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td>  <a id="320c3" class="tk">rtDW_hc_pair_ClosedLoop_v5_MX_G</a> <a id="320c35" class="tk">*</a><a id="320c36" class="tk">localDW</a>, <a id="320c45" class="tk">uint16_T</a> <a id="320c54" class="tk">rtp_KP</a>, <a id="320c62" class="tk">uint16_T</a> <a id="320c71" class="tk">rtp_KI</a>,</td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td>  <a id="321c3" class="tk">uint16_T</a> <a id="321c12" class="tk">rtp_IFBK_MAX</a>, <a id="321c26" class="tk">uint16_T</a> <a id="321c35" class="tk">rtp_NZ_DUTY</a>, <a id="321c48" class="tk">uint16_T</a> <a id="321c57" class="tk">rtp_NZ_IFBK</a>, <a id="321c70" class="tk">uint16_T</a></td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td>  <a id="322c3" class="tk">rtp_OC_DB_CNT</a>, <a id="322c18" class="tk">uint16_T</a> <a id="322c27" class="tk">rtp_OPEN_DB_CNT</a>, <a id="322c44" class="tk">uint16_T</a> <a id="322c53" class="tk">rtp_OSTG_DB_CNT</a>, <a id="322c70" class="tk">uint16_T</a></td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td>  <a id="323c3" class="tk">rtp_STB_DB_CNT</a>, <a id="323c19" class="tk">uint16_T</a> <a id="323c28" class="tk">rtp_STG_DB_CNT</a>, <a id="323c44" class="tk">uint8_T</a> <a id="323c52" class="tk">rtp_BIDIRECTIONAL_CTRL</a>);</td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="324c13" class="tk">MX_Gatewa_oc_stg_detection_Init</a>(<a id="324c45" class="tk">uint8_T</a> <a id="324c53" class="tk">*</a><a id="324c54" class="tk">rty_diag_state_out</a>, <a id="324c74" class="tk">uint8_T</a></td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td>  <a id="325c3" class="tk">*</a><a id="325c4" class="tk">rty_ocstg_check</a>, <a id="325c21" class="tk">rtDW_oc_stg_detection_MX_Gatewa</a> <a id="325c53" class="tk">*</a><a id="325c54" class="tk">localDW</a>);</td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="326c13" class="tk">MX_Gatew_oc_stg_detection_Reset</a>(<a id="326c45" class="tk">uint8_T</a> <a id="326c53" class="tk">*</a><a id="326c54" class="tk">rty_diag_state_out</a>, <a id="326c74" class="tk">uint8_T</a></td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td>  <a id="327c3" class="tk">*</a><a id="327c4" class="tk">rty_ocstg_check</a>, <a id="327c21" class="tk">rtDW_oc_stg_detection_MX_Gatewa</a> <a id="327c53" class="tk">*</a><a id="327c54" class="tk">localDW</a>);</td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="328c13" class="tk">MX_Gateway_oc_stg_detection</a>(<a id="328c41" class="tk">uint8_T</a> <a id="328c49" class="tk">rtu_oc_state</a>, <a id="328c63" class="tk">uint8_T</a></td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td>  <a id="329c3" class="tk">rtu_diag_state_in</a>, <a id="329c22" class="tk">uint8_T</a> <a id="329c30" class="tk">*</a><a id="329c31" class="tk">rty_diag_state_out</a>, <a id="329c51" class="tk">uint8_T</a> <a id="329c59" class="tk">*</a><a id="329c60" class="tk">rty_ocstg_check</a>,</td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td>  <a id="330c3" class="tk">rtDW_oc_stg_detection_MX_Gatewa</a> <a id="330c35" class="tk">*</a><a id="330c36" class="tk">localDW</a>, <a id="330c45" class="tk">uint16_T</a> <a id="330c54" class="tk">rtp_OPEN_DB_CNT</a>, <a id="330c71" class="tk">uint16_T</a></td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td>  <a id="331c3" class="tk">rtp_STG_DB_CNT</a>);</td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="332c13" class="tk">MX__output_pair_ClosedLoop_Init</a>(<a id="332c45" class="tk">uint16_T</a> <a id="332c54" class="tk">*</a><a id="332c55" class="tk">rty_hs_cmd</a>, <a id="332c67" class="tk">boolean_T</a></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td>  <a id="333c3" class="tk">*</a><a id="333c4" class="tk">rty_ls_cmd</a>, <a id="333c16" class="tk">uint8_T</a> <a id="333c24" class="tk">*</a><a id="333c25" class="tk">rty_state_Output</a>, <a id="333c43" class="tk">rtB_output_pair_ClosedLoop_MX_G</a></td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td>  <a id="334c3" class="tk">*</a><a id="334c4" class="tk">localB</a>, <a id="334c12" class="tk">rtDW_output_pair_ClosedLoop_MX_</a> <a id="334c44" class="tk">*</a><a id="334c45" class="tk">localDW</a>);</td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="335c13" class="tk">MX_output_pair_ClosedLoop_Reset</a>(<a id="335c45" class="tk">uint16_T</a> <a id="335c54" class="tk">*</a><a id="335c55" class="tk">rty_hs_cmd</a>, <a id="335c67" class="tk">boolean_T</a></td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td>  <a id="336c3" class="tk">*</a><a id="336c4" class="tk">rty_ls_cmd</a>, <a id="336c16" class="tk">uint8_T</a> <a id="336c24" class="tk">*</a><a id="336c25" class="tk">rty_state_Output</a>, <a id="336c43" class="tk">rtB_output_pair_ClosedLoop_MX_G</a></td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td>  <a id="337c3" class="tk">*</a><a id="337c4" class="tk">localB</a>, <a id="337c12" class="tk">rtDW_output_pair_ClosedLoop_MX_</a> <a id="337c44" class="tk">*</a><a id="337c45" class="tk">localDW</a>);</td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="338c13" class="tk">output_pair_ClosedLoop_Disable</a>(<a id="338c44" class="tk">int16_T</a> <a id="338c52" class="tk">*</a><a id="338c53" class="tk">rty_errorCC</a>,</td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td>  <a id="339c3" class="tk">rtB_output_pair_ClosedLoop_MX_G</a> <a id="339c35" class="tk">*</a><a id="339c36" class="tk">localB</a>, <a id="339c44" class="tk">rtDW_output_pair_ClosedLoop_MX_</a></td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td>  <a id="340c3" class="tk">*</a><a id="340c4" class="tk">localDW</a>);</td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="341c13" class="tk">MX_Gatew_output_pair_ClosedLoop</a>(<a id="341c45" class="tk">uint16_T</a> <a id="341c54" class="tk">rtu_i_cmd</a>, <a id="341c65" class="tk">boolean_T</a></td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td>  <a id="342c3" class="tk">rtu_enable_STGOffDiag</a>, <a id="342c26" class="tk">uint16_T</a> <a id="342c35" class="tk">rtu_afbk_A2D</a>, <a id="342c49" class="tk">uint16_T</a> <a id="342c58" class="tk">rtu_ifbk_A2D</a>, <a id="342c72" class="tk">uint8_T</a></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td>  <a id="343c3" class="tk">rtu_state_Vbattery</a>, <a id="343c23" class="tk">uint8_T</a> <a id="343c31" class="tk">rtu_state_Engine</a>, <a id="343c49" class="tk">uint16_T</a> <a id="343c58" class="tk">rtu_calc_Vbattery</a>,</td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td>  <a id="344c3" class="tk">uint16_T</a> <a id="344c12" class="tk">rtu_ain_PrecRef</a>, <a id="344c29" class="tk">uint16_T</a> <a id="344c38" class="tk">*</a><a id="344c39" class="tk">rty_hs_cmd</a>, <a id="344c51" class="tk">boolean_T</a> <a id="344c61" class="tk">*</a><a id="344c62" class="tk">rty_ls_cmd</a>, <a id="344c74" class="tk">int16_T</a></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td>  <a id="345c3" class="tk">*</a><a id="345c4" class="tk">rty_errorCC</a>, <a id="345c17" class="tk">uint16_T</a> <a id="345c26" class="tk">*</a><a id="345c27" class="tk">rty_calc_ifbk</a>, <a id="345c42" class="tk">uint8_T</a> <a id="345c50" class="tk">*</a><a id="345c51" class="tk">rty_state_Output</a>,</td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td>  <a id="346c3" class="tk">rtB_output_pair_ClosedLoop_MX_G</a> <a id="346c35" class="tk">*</a><a id="346c36" class="tk">localB</a>, <a id="346c44" class="tk">rtDW_output_pair_ClosedLoop_MX_</a></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td>  <a id="347c3" class="tk">*</a><a id="347c4" class="tk">localDW</a>, <a id="347c13" class="tk">uint16_T</a> <a id="347c22" class="tk">rtp_OPEN_DB_CNT</a>, <a id="347c39" class="tk">uint16_T</a> <a id="347c48" class="tk">rtp_STG_DB_CNT</a>, <a id="347c64" class="tk">uint16_T</a> <a id="347c73" class="tk">rtp_KP</a>,</td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td>  <a id="348c3" class="tk">uint16_T</a> <a id="348c12" class="tk">rtp_KI</a>, <a id="348c20" class="tk">uint16_T</a> <a id="348c29" class="tk">rtp_IFBK_MAX</a>, <a id="348c43" class="tk">uint16_T</a> <a id="348c52" class="tk">rtp_NZ_DUTY</a>, <a id="348c65" class="tk">uint16_T</a></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td>  <a id="349c3" class="tk">rtp_NZ_IFBK</a>, <a id="349c16" class="tk">uint16_T</a> <a id="349c25" class="tk">rtp_OC_DB_CNT</a>, <a id="349c40" class="tk">uint16_T</a> <a id="349c49" class="tk">rtp_OSTG_DB_CNT</a>, <a id="349c66" class="tk">uint16_T</a></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td>  <a id="350c3" class="tk">rtp_STB_DB_CNT</a>, <a id="350c19" class="tk">uint8_T</a> <a id="350c27" class="tk">rtp_BIDIRECTIONAL_CTRL</a>, <a id="350c51" class="tk">uint16_T</a> <a id="350c60" class="tk">rtp_AFBK_GAIN</a>,</td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td>  <a id="351c3" class="tk">uint16_T</a> <a id="351c12" class="tk">rtp_IFBK_GAIN</a>);</td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="352c13" class="tk">MX_Gateway_Voltage_Limiter</a>(<a id="352c40" class="tk">uint16_T</a> <a id="352c49" class="tk">rtu_calc_VBattery</a>, <a id="352c68" class="tk">uint16_T</a></td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td>  <a id="353c3" class="tk">rtu_duty_in</a>, <a id="353c16" class="tk">uint16_T</a> <a id="353c25" class="tk">*</a><a id="353c26" class="tk">rty_duty_out</a>, <a id="353c40" class="tk">uint16_T</a> <a id="353c49" class="tk">rtp_MAX_VOLTS</a>);</td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="354c13" class="tk">MX_Ga_output_pair_OpenLoop_Init</a>(<a id="354c45" class="tk">uint16_T</a> <a id="354c54" class="tk">*</a><a id="354c55" class="tk">rty_hs_cmd</a>, <a id="354c67" class="tk">boolean_T</a></td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td>  <a id="355c3" class="tk">*</a><a id="355c4" class="tk">rty_ls_cmd</a>, <a id="355c16" class="tk">uint8_T</a> <a id="355c24" class="tk">*</a><a id="355c25" class="tk">rty_state_Output</a>, <a id="355c43" class="tk">rtB_output_pair_OpenLoop_MX_Gat</a></td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td>  <a id="356c3" class="tk">*</a><a id="356c4" class="tk">localB</a>, <a id="356c12" class="tk">rtDW_output_pair_OpenLoop_MX_Ga</a> <a id="356c44" class="tk">*</a><a id="356c45" class="tk">localDW</a>);</td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="357c13" class="tk">MX_G_output_pair_OpenLoop_Reset</a>(<a id="357c45" class="tk">uint16_T</a> <a id="357c54" class="tk">*</a><a id="357c55" class="tk">rty_hs_cmd</a>, <a id="357c67" class="tk">boolean_T</a></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td>  <a id="358c3" class="tk">*</a><a id="358c4" class="tk">rty_ls_cmd</a>, <a id="358c16" class="tk">uint8_T</a> <a id="358c24" class="tk">*</a><a id="358c25" class="tk">rty_state_Output</a>, <a id="358c43" class="tk">rtB_output_pair_OpenLoop_MX_Gat</a></td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td>  <a id="359c3" class="tk">*</a><a id="359c4" class="tk">localB</a>, <a id="359c12" class="tk">rtDW_output_pair_OpenLoop_MX_Ga</a> <a id="359c44" class="tk">*</a><a id="359c45" class="tk">localDW</a>);</td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="360c13" class="tk">MX_Gateway_output_pair_OpenLoop</a>(<a id="360c45" class="tk">boolean_T</a> <a id="360c55" class="tk">rtu_cmd_Output</a>, <a id="360c71" class="tk">boolean_T</a></td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td>  <a id="361c3" class="tk">rtu_enable_STGOffDiag</a>, <a id="361c26" class="tk">uint8_T</a> <a id="361c34" class="tk">rtu_state_Engine</a>, <a id="361c52" class="tk">uint16_T</a> <a id="361c61" class="tk">rtu_afbk_A2D</a>,</td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td>  <a id="362c3" class="tk">uint16_T</a> <a id="362c12" class="tk">rtu_ifbk_A2D</a>, <a id="362c26" class="tk">uint8_T</a> <a id="362c34" class="tk">rtu_state_VBattery</a>, <a id="362c54" class="tk">uint16_T</a> <a id="362c63" class="tk">rtu_calc_VBattery</a>,</td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td>  <a id="363c3" class="tk">uint16_T</a> <a id="363c12" class="tk">rtu_ain_PrecRef</a>, <a id="363c29" class="tk">uint16_T</a> <a id="363c38" class="tk">*</a><a id="363c39" class="tk">rty_hs_cmd</a>, <a id="363c51" class="tk">boolean_T</a> <a id="363c61" class="tk">*</a><a id="363c62" class="tk">rty_ls_cmd</a>, <a id="363c74" class="tk">uint8_T</a></td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td>  <a id="364c3" class="tk">*</a><a id="364c4" class="tk">rty_state_Output</a>, <a id="364c22" class="tk">rtB_output_pair_OpenLoop_MX_Gat</a> <a id="364c54" class="tk">*</a><a id="364c55" class="tk">localB</a>,</td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td>  <a id="365c3" class="tk">rtDW_output_pair_OpenLoop_MX_Ga</a> <a id="365c35" class="tk">*</a><a id="365c36" class="tk">localDW</a>, <a id="365c45" class="tk">uint16_T</a> <a id="365c54" class="tk">rtp_MAX_VOLTS</a>, <a id="365c69" class="tk">uint16_T</a></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td>  <a id="366c3" class="tk">rtp_OPEN_DB_CNT</a>, <a id="366c20" class="tk">uint16_T</a> <a id="366c29" class="tk">rtp_STG_DB_CNT</a>, <a id="366c45" class="tk">uint16_T</a> <a id="366c54" class="tk">rtp_IFBK_MAX</a>, <a id="366c68" class="tk">uint16_T</a></td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td>  <a id="367c3" class="tk">rtp_NZ_DUTY</a>, <a id="367c16" class="tk">uint16_T</a> <a id="367c25" class="tk">rtp_NZ_IFBK</a>, <a id="367c38" class="tk">uint16_T</a> <a id="367c47" class="tk">rtp_OC_DB_CNT</a>, <a id="367c62" class="tk">uint16_T</a></td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td>  <a id="368c3" class="tk">rtp_OSTG_DB_CNT</a>, <a id="368c20" class="tk">uint16_T</a> <a id="368c29" class="tk">rtp_STB_DB_CNT</a>, <a id="368c45" class="tk">uint8_T</a> <a id="368c53" class="tk">rtp_FEEDBACK_ENABLE</a>,</td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td>  <a id="369c3" class="tk">uint16_T</a> <a id="369c12" class="tk">rtp_AFBK_GAIN</a>, <a id="369c27" class="tk">uint16_T</a> <a id="369c36" class="tk">rtp_IFBK_GAIN</a>);</td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="370c13" class="tk">MX_Gateway_relay_oc_Init</a>(<a id="370c38" class="tk">uint8_T</a> <a id="370c46" class="tk">*</a><a id="370c47" class="tk">rty_state_Output</a>, <a id="370c65" class="tk">uint8_T</a></td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td>  <a id="371c3" class="tk">*</a><a id="371c4" class="tk">rty_state_Relay</a>, <a id="371c21" class="tk">rtB_relay_oc_MX_Gateway</a> <a id="371c45" class="tk">*</a><a id="371c46" class="tk">localB</a>, <a id="371c54" class="tk">rtDW_relay_oc_MX_Gateway</a></td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td>  <a id="372c3" class="tk">*</a><a id="372c4" class="tk">localDW</a>);</td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="373c13" class="tk">MX_Gateway_relay_oc_Disable</a>(<a id="373c41" class="tk">uint8_T</a> <a id="373c49" class="tk">*</a><a id="373c50" class="tk">rty_state_Output</a>, <a id="373c68" class="tk">uint8_T</a></td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td>  <a id="374c3" class="tk">*</a><a id="374c4" class="tk">rty_state_Relay</a>, <a id="374c21" class="tk">rtDW_relay_oc_MX_Gateway</a> <a id="374c46" class="tk">*</a><a id="374c47" class="tk">localDW</a>);</td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="375c13" class="tk">MX_Gateway_relay_oc</a>(<a id="375c33" class="tk">boolean_T</a> <a id="375c43" class="tk">rtu_Enable</a>, <a id="375c55" class="tk">boolean_T</a> <a id="375c65" class="tk">rtu_cmd</a>,</td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td>  <a id="376c3" class="tk">boolean_T</a> <a id="376c13" class="tk">rtu_dfbk</a>, <a id="376c23" class="tk">boolean_T</a> <a id="376c33" class="tk">rtu_din</a>, <a id="376c42" class="tk">uint8_T</a> <a id="376c50" class="tk">*</a><a id="376c51" class="tk">rty_state_Output</a>, <a id="376c69" class="tk">uint8_T</a></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td>  <a id="377c3" class="tk">*</a><a id="377c4" class="tk">rty_state_Relay</a>, <a id="377c21" class="tk">rtB_relay_oc_MX_Gateway</a> <a id="377c45" class="tk">*</a><a id="377c46" class="tk">localB</a>, <a id="377c54" class="tk">rtDW_relay_oc_MX_Gateway</a></td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td>  <a id="378c3" class="tk">*</a><a id="378c4" class="tk">localDW</a>, <a id="378c13" class="tk">uint16_T</a> <a id="378c22" class="tk">rtp_ERROR_OFF_DB_CNT</a>, <a id="378c44" class="tk">uint16_T</a> <a id="378c53" class="tk">rtp_ERROR_ON_DB_CNT</a>,</td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td>  <a id="379c3" class="tk">uint16_T</a> <a id="379c12" class="tk">rtp_NORMAL_DB_CNT</a>);</td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="380c13" class="tk">MX_Gateway_hc_hsd_Init</a>(<a id="380c36" class="tk">uint8_T</a> <a id="380c44" class="tk">*</a><a id="380c45" class="tk">rty_state</a>, <a id="380c56" class="tk">rtB_hc_hsd_MX_Gateway</a></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td>  <a id="381c3" class="tk">*</a><a id="381c4" class="tk">localB</a>, <a id="381c12" class="tk">rtDW_hc_hsd_MX_Gateway</a> <a id="381c35" class="tk">*</a><a id="381c36" class="tk">localDW</a>);</td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="382c13" class="tk">MX_Gateway_hc_hsd_Reset</a>(<a id="382c37" class="tk">rtB_hc_hsd_MX_Gateway</a> <a id="382c59" class="tk">*</a><a id="382c60" class="tk">localB</a>,</td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td>  <a id="383c3" class="tk">rtDW_hc_hsd_MX_Gateway</a> <a id="383c26" class="tk">*</a><a id="383c27" class="tk">localDW</a>);</td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="384c13" class="tk">MX_Gateway_hc_hsd_Disable</a>(<a id="384c39" class="tk">uint8_T</a> <a id="384c47" class="tk">*</a><a id="384c48" class="tk">rty_state</a>, <a id="384c59" class="tk">rtDW_hc_hsd_MX_Gateway</a></td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td>  <a id="385c3" class="tk">*</a><a id="385c4" class="tk">localDW</a>);</td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="386c13" class="tk">MX_Gateway_hc_hsd</a>(<a id="386c31" class="tk">boolean_T</a> <a id="386c41" class="tk">rtu_Enable</a>, <a id="386c53" class="tk">uint16_T</a> <a id="386c62" class="tk">rtu_duty</a>, <a id="386c72" class="tk">uint16_T</a></td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td>  <a id="387c3" class="tk">rtu_afbk</a>, <a id="387c13" class="tk">uint16_T</a> <a id="387c22" class="tk">rtu_Vbatt</a>, <a id="387c33" class="tk">uint8_T</a> <a id="387c41" class="tk">*</a><a id="387c42" class="tk">rty_state</a>, <a id="387c53" class="tk">rtB_hc_hsd_MX_Gateway</a></td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td>  <a id="388c3" class="tk">*</a><a id="388c4" class="tk">localB</a>, <a id="388c12" class="tk">rtDW_hc_hsd_MX_Gateway</a> <a id="388c35" class="tk">*</a><a id="388c36" class="tk">localDW</a>, <a id="388c45" class="tk">uint16_T</a> <a id="388c54" class="tk">rtp_OPEN_DB_CNT</a>, <a id="388c71" class="tk">uint16_T</a></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td>  <a id="389c3" class="tk">rtp_STB_DB_CNT</a>, <a id="389c19" class="tk">uint16_T</a> <a id="389c28" class="tk">rtp_STG_DB_CNT</a>);</td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="390c13" class="tk">MX__output_single_OpenLoop_Init</a>(<a id="390c45" class="tk">uint8_T</a> <a id="390c53" class="tk">*</a><a id="390c54" class="tk">rty_state</a>,</td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td>  <a id="391c3" class="tk">rtB_output_single_OpenLoop_MX_G</a> <a id="391c35" class="tk">*</a><a id="391c36" class="tk">localB</a>, <a id="391c44" class="tk">rtDW_output_single_OpenLoop_MX_</a></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td>  <a id="392c3" class="tk">*</a><a id="392c4" class="tk">localDW</a>);</td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="393c13" class="tk">MX_output_single_OpenLoop_Reset</a>(<a id="393c45" class="tk">uint8_T</a> <a id="393c53" class="tk">*</a><a id="393c54" class="tk">rty_state</a>,</td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td>  <a id="394c3" class="tk">rtB_output_single_OpenLoop_MX_G</a> <a id="394c35" class="tk">*</a><a id="394c36" class="tk">localB</a>, <a id="394c44" class="tk">rtDW_output_single_OpenLoop_MX_</a></td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td>  <a id="395c3" class="tk">*</a><a id="395c4" class="tk">localDW</a>);</td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="396c13" class="tk">output_single_OpenLoop_Disable</a>(<a id="396c44" class="tk">rtB_output_single_OpenLoop_MX_G</a></td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td>  <a id="397c3" class="tk">*</a><a id="397c4" class="tk">localB</a>, <a id="397c12" class="tk">rtDW_output_single_OpenLoop_MX_</a> <a id="397c44" class="tk">*</a><a id="397c45" class="tk">localDW</a>);</td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td><span class="kw">extern</span> <span class="kw">void</span> <a id="398c13" class="tk">MX_Gatew_output_single_OpenLoop</a>(<a id="398c45" class="tk">uint16_T</a> <a id="398c54" class="tk">rtu_cmd</a>, <a id="398c63" class="tk">uint8_T</a></td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td>  <a id="399c3" class="tk">rtu_state_Vbattery</a>, <a id="399c23" class="tk">uint16_T</a> <a id="399c32" class="tk">rtu_calc_VBattery</a>, <a id="399c51" class="tk">uint16_T</a> <a id="399c60" class="tk">rtu_afbk_A2D</a>, <a id="399c74" class="tk">uint8_T</a></td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td>  <a id="400c3" class="tk">*</a><a id="400c4" class="tk">rty_state</a>, <a id="400c15" class="tk">uint16_T</a> <a id="400c24" class="tk">*</a><a id="400c25" class="tk">rty_duty_Output</a>, <a id="400c42" class="tk">rtB_output_single_OpenLoop_MX_G</a> <a id="400c74" class="tk">*</a><a id="400c75" class="tk">localB</a>,</td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td>  <a id="401c3" class="tk">rtDW_output_single_OpenLoop_MX_</a> <a id="401c35" class="tk">*</a><a id="401c36" class="tk">localDW</a>, <a id="401c45" class="tk">uint16_T</a> <a id="401c54" class="tk">rtp_MAX_VOLTS</a>, <a id="401c69" class="tk">uint16_T</a></td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td>  <a id="402c3" class="tk">rtp_OPEN_DB_CNT</a>, <a id="402c20" class="tk">uint16_T</a> <a id="402c29" class="tk">rtp_STB_DB_CNT</a>, <a id="402c45" class="tk">uint16_T</a> <a id="402c54" class="tk">rtp_STG_DB_CNT</a>, <a id="402c70" class="tk">uint8_T</a></td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td>  <a id="403c3" class="tk">rtp_FUNCTION</a>, <a id="403c17" class="tk">uint16_T</a> <a id="403c26" class="tk">rtp_AFBK_GAIN</a>);</td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td><span class="pp">#endif</span>                                 <span class="ct">// RTW_HEADER_mod_Library_h_</span></td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td><span class="ct">//</span></td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td><span class="ct">//  [EOF]</span></td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
