$date
	Thu Dec 21 14:07:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DataMemory_tb $end
$var wire 32 ! MemData [31:0] $end
$var reg 32 " WriteData [31:0] $end
$var reg 1 # WriteEnable $end
$var reg 7 $ address [6:0] $end
$var reg 1 % clock $end
$scope module uut $end
$var wire 32 & WriteData [31:0] $end
$var wire 1 # WriteEnable $end
$var wire 7 ' address [6:0] $end
$var wire 1 % clock $end
$var reg 32 ( MemData [31:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000 )
bx (
b0 '
b0 &
0%
b0 $
0#
b0 "
bx !
$end
#5000
b101 !
b101 (
1%
#10000
0%
#15000
1%
#20000
0%
#25000
1%
#30000
0%
#35000
1%
#40000
0%
#45000
1%
#50000
0%
#55000
1%
#60000
0%
#65000
1%
#70000
0%
#75000
1%
#80000
0%
#85000
1%
#90000
0%
#95000
1%
#100000
0%
b10100101101001011010010110100101 "
b10100101101001011010010110100101 &
1#
#105000
1%
#110000
0%
0#
#115000
b10100101101001011010010110100101 !
b10100101101001011010010110100101 (
1%
#120000
0%
b10010001101000101011001111000 "
b10010001101000101011001111000 &
b100000 $
b100000 '
1#
#125000
b0 !
b0 (
1%
#130000
0%
0#
#135000
b10010001101000101011001111000 !
b10010001101000101011001111000 (
1%
#140000
0%
