diff -rupN linux-4.1.8-QorIQ-SDK2.0/arch/powerpc/boot/dts/fsl/p2041rdb.dts linux-4.1.8-QorIQ-SDK2.0_CXO2T4/arch/powerpc/boot/dts/fsl/p2041rdb.dts
--- linux-4.1.8-QorIQ-SDK2.0/arch/powerpc/boot/dts/fsl/p2041rdb.dts	2016-10-20 14:46:32.323588000 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/arch/powerpc/boot/dts/fsl/p2041rdb.dts	2017-07-12 14:24:20.000000000 +0100
@@ -362,7 +362,7 @@
 	pci1: pcie@ffe201000 {
 		reg = <0xf 0xfe201000 0 0x1000>;
 		ranges = <0x02000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x20000000
-			  0x01000000 0x0 0x00000000 0xf 0xf8010000 0x0 0x00010000>;
+				  0x01000000 0x0 0x00000000 0xf 0xf8010000 0x0 0x00010000>;
 		pcie@0 {
 			ranges = <0x02000000 0 0xe0000000
 				  0x02000000 0 0xe0000000
diff -rupN linux-4.1.8-QorIQ-SDK2.0/arch/powerpc/sysdev/Kconfig linux-4.1.8-QorIQ-SDK2.0_CXO2T4/arch/powerpc/sysdev/Kconfig
--- linux-4.1.8-QorIQ-SDK2.0/arch/powerpc/sysdev/Kconfig	2017-10-20 14:54:22.666707971 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/arch/powerpc/sysdev/Kconfig	2017-07-03 11:14:45.000000000 +0100
@@ -45,3 +45,7 @@ config FSL_CORENET_RCPM
 	bool
 	help
 	  This option enables support for RCPM (Run Control/Power Management).
+
+config PTIN_ETH_MARVELL_SWITCH
+	bool
+	default y
diff -rupN linux-4.1.8-QorIQ-SDK2.0/arch/powerpc/sysdev/Makefile linux-4.1.8-QorIQ-SDK2.0_CXO2T4/arch/powerpc/sysdev/Makefile
--- linux-4.1.8-QorIQ-SDK2.0/arch/powerpc/sysdev/Makefile	2017-10-20 14:54:22.666707971 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/arch/powerpc/sysdev/Makefile	2017-07-03 11:14:45.000000000 +0100
@@ -60,6 +60,8 @@ obj-$(CONFIG_UCODE_PATCH)	+= micropatch.
 obj-$(CONFIG_PPC_MPC512x)	+= mpc5xxx_clocks.o
 obj-$(CONFIG_PPC_MPC52xx)	+= mpc5xxx_clocks.o
 
+obj-$(CONFIG_PTIN_ETH_MARVELL_SWITCH)   += mv88e6095x_of.o
+
 ifeq ($(CONFIG_SUSPEND),y)
 obj-$(CONFIG_6xx)		+= 6xx-suspend.o
 endif
diff -rupN linux-4.1.8-QorIQ-SDK2.0/arch/powerpc/sysdev/mv88e6095x_of.c linux-4.1.8-QorIQ-SDK2.0_CXO2T4/arch/powerpc/sysdev/mv88e6095x_of.c
--- linux-4.1.8-QorIQ-SDK2.0/arch/powerpc/sysdev/mv88e6095x_of.c	1970-01-01 01:00:00.000000000 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/arch/powerpc/sysdev/mv88e6095x_of.c	2017-07-03 12:16:37.000000000 +0100
@@ -0,0 +1,730 @@
+/*
+ * net/dsa/mv88e6095.c - Marvell 88e6095/6095f/6131 switch chip support
+ * Copyright (c) 2008-2009 Marvell Semiconductor
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+#include <linux/of.h>
+#include <linux/kernel.h>
+#include <linux/module.h>
+/*#include <linux/of_platform.h>*/
+#include <linux/platform_device.h>
+
+
+#include <linux/list.h>
+#include <linux/netdevice.h>    
+#include <linux/phy.h>
+#include <linux/cdev.h>
+#include <linux/miscdevice.h>
+#include <linux/fs.h>
+
+#include <../net/dsa/dsa_priv.h>
+#include <../net/dsa/mv88e6xxx.h>
+
+
+#define READ_MV_REG_CMD    0x1
+#define WRITE_MV_REG_CMD   0x2
+#define READ_CCSR_REG_CMD  0x3
+#define WRITE_CCSR_REG_CMD_ADD 0x41
+#define WRITE_CCSR_REG_CMD_VAL 0x42
+
+//#define SW_CHR_MAJOR 32
+//
+//static dev_t cdev_devnum;
+//static struct device *cdev_sw;
+//static struct class *sw_class;
+struct miscdevice misc_sw;
+static int mvdev_open = 0;
+
+struct mii_bus *global_bus; 
+int global_sw_addr;
+
+int ccsr_reg_add;
+
+static int Major;
+#define DEVICE_NAME "marvell_sw_dev"
+
+int mv88e6095_reg_read(struct mii_bus *bus, int sw_addr, int addr, int reg)
+{
+	int ret;    
+
+    if (sw_addr != 0) {
+        /*
+         * Transmit the read command.
+         */
+        ret = bus->write(bus, sw_addr, 0, 0x9800 | (addr << 5) | reg);
+        if (ret < 0)
+            return ret;
+        /*
+         * Read the data.
+         */
+        ret = bus->read(bus, sw_addr, 1);
+
+        if (ret < 0)
+            return ret;
+
+
+        /*
+         * Transmit the read command.
+         */
+        ret = bus->write(bus, sw_addr, 0, 0x9800 | (addr << 5) | reg);
+        if (ret < 0)
+            return ret;
+        /*
+         * Read the data.
+         */
+        ret = bus->read(bus, sw_addr, 1);
+
+        if (ret < 0)
+            return ret;
+
+    } else {
+        ret = bus->read(bus, sw_addr, reg);
+        if (ret < 0)
+            return ret;
+    }
+    /*printk("Read MV reg %d of port %d with val 0x%X\n", reg, addr, ret & 0xffff );*/
+	return ret & 0xffff;
+}
+
+int mv88e6095_reg_write(struct mii_bus *bus, int sw_addr, int addr, int reg, u16 val)
+{
+	int ret;
+
+/*    printk("Write MV reg %d of port %d with 0x%04X\n", reg, addr, val);*/
+
+    if (sw_addr != 0) {
+        /*
+         * Transmit the data to write.
+         */
+        ret = bus->write(bus, sw_addr, 1, val);
+        if (ret < 0)
+            return ret;
+
+        /*
+         * Transmit the write command.
+         */
+        ret = bus->write(bus, sw_addr,0, 0x9400 | (addr << 5) | reg);
+        if (ret < 0)
+            return ret;
+
+        ret = bus->write(bus, sw_addr, 1, val);
+        if (ret < 0)
+            return ret;
+
+        /*
+         * Transmit the write command.
+         */
+        ret = bus->write(bus, sw_addr,0, 0x9400 | (addr << 5) | reg);
+        if (ret < 0)
+            return ret;
+
+    } else {
+        ret = bus->write(bus, sw_addr,reg, val);
+        if (ret < 0)
+            return ret;
+    }
+
+	return 0;
+}
+
+int ccsr_reg_read(int offset){
+	int __iomem *ccsr = NULL;
+	int retval;
+
+	ccsr = ioremap(0xFFE000000, 0x1000000);
+	retval = ccsr[offset/4];
+
+	iounmap(ccsr);
+
+	return retval;
+}
+
+int ccsr_reg_write(int val){
+	int __iomem *ccsr = NULL;
+
+	ccsr = ioremap(0xFFE000000, 0x1000000);
+	ccsr[ccsr_reg_add/4] = val;
+	iounmap(ccsr);
+
+	return 0;
+}
+
+static ssize_t read_mv88e6095(struct file *file, char __user *data, size_t size, loff_t *offset)
+{
+	printk("%s(0x%p, 0x%p, 0x%zu, 0x%p)\n", __FUNCTION__, file, data, size, offset);
+    return mv88e6095_reg_read(global_bus, global_sw_addr, data[0], data[1]);
+}
+
+static ssize_t write_mv88e6095(struct file *file, const char __user *data, size_t size, loff_t *offset)
+{
+    u16 val = (data[2]<<8 | data [3]);
+	printk("%s(0x%p, 0x%p, 0x%zu, 0x%p)\n", __FUNCTION__, file, data, size, offset);
+    mv88e6095_reg_write(global_bus, global_sw_addr, data[0], data[1], val);
+	return 0;
+}
+
+//static int __devinit mv88e6095_probe(struct platform_device *ofdev/*, const struct of_device_id *match*/)
+static int mv88e6095_probe(struct platform_device *ofdev/*, const struct of_device_id *match*/)
+{
+    
+    printk ("Probe do driver da PTIN MV88e6122\n");
+    return 0;
+}
+
+static int mv88e6095_remove(struct platform_device *ofdev)
+{
+    printk ("Remove do driver da PTIN MV88e6122\n");
+    
+	return 0;
+}
+
+static struct of_device_id mv88e6095_match[] = {
+	{
+		.compatible = "ptin,dsa-switch",
+	},
+	{},
+};
+MODULE_DEVICE_TABLE(of, mv88e6095_match);
+
+static int open_mv88e6095(struct inode *inode, struct file *file)
+{
+	//printk("%s(0x%p, 0x%p)\n", __FUNCTION__, inode, file);
+    if (mvdev_open) return -EBUSY;
+
+    mvdev_open=1;
+	return 0;
+}
+
+static int release_mv88e6095(struct inode *inode, struct file *file)
+{
+	//printk("%s(0x%p, 0x%p)\n", __FUNCTION__, inode, file);
+    mvdev_open=0;
+	return 0;
+}
+
+static long ioctl_mv88e6095(struct file *file, unsigned int cmd, unsigned long arg) {
+	int retval = 0;
+	switch ( cmd ) {
+        case READ_MV_REG_CMD:
+			return (mv88e6095_reg_read(global_bus, global_sw_addr, (unsigned char)(arg>>8), (unsigned char)arg));
+			break;
+        case WRITE_MV_REG_CMD:
+            mv88e6095_reg_write(global_bus, global_sw_addr, (unsigned char)(arg>>24), (unsigned char)(arg>>16), (unsigned short)arg);
+			break;
+		case READ_CCSR_REG_CMD:
+			return (ccsr_reg_read((int)arg));
+			break;
+		case WRITE_CCSR_REG_CMD_ADD:
+			ccsr_reg_add = (int)arg;
+			break;
+		case WRITE_CCSR_REG_CMD_VAL:
+			return (ccsr_reg_write((int)arg));
+			break;
+		default:
+			retval = -EINVAL;
+	}
+	return retval;
+}
+
+static struct file_operations mv_fops = {
+    .open = open_mv88e6095,
+    .release = release_mv88e6095,
+    .read = read_mv88e6095,
+    .write = write_mv88e6095,
+    .unlocked_ioctl = ioctl_mv88e6095,
+};
+
+static struct platform_driver mv88e6095_driver = {
+	.driver = {
+		.name = "mv88e6095",
+		.owner = THIS_MODULE,
+		.of_match_table = mv88e6095_match,
+	},
+	.probe = mv88e6095_probe,
+	.remove = mv88e6095_remove,
+};
+
+
+static int __init mv88e6095_init(void)
+{
+    printk ("Init do driver da PTIN MV88e6095\n");
+
+	return platform_driver_register(&mv88e6095_driver); 
+}
+module_init(mv88e6095_init);
+
+void mv88e6095_exit(void)
+{
+    unregister_chrdev(Major, DEVICE_NAME);
+	platform_driver_unregister(&mv88e6095_driver);
+}
+module_exit(mv88e6095_exit);
+
+//static struct dsa_switch_driver mv88e6095_switch_driver = {
+//	.tag_protocol		= cpu_to_be16(ETH_P_DSA),
+//	.priv_size		= sizeof(struct mv88e6xxx_priv_state),
+//	.probe			= mv88e6095_probe,
+//	.setup			= mv88e6095_setup,
+//	.set_addr		= mv88e6xxx_set_addr_direct,
+//	.phy_read		= mv88e6095_phy_read,
+//	.phy_write		= mv88e6095_phy_write,
+//	.poll_link		= mv88e6xxx_poll_link,
+//	.get_strings		= mv88e6095_get_strings,
+//	.get_ethtool_stats	= mv88e6095_get_ethtool_stats,
+//	.get_sset_count		= mv88e6095_get_sset_count,
+//};
+
+//static int mv88e6095_switch_reset(struct mii_bus *bus, int sw_addr)
+//{
+//	int i;
+//	int ret;
+//
+//	/*
+//	 * Set all ports to the disabled state.
+//	 */
+//	for (i = 0; i < 11; i++) {
+//		ret = mv88e6095_reg_read(bus, sw_addr, REG_PORT(i), 0x04);
+//        mv88e6095_reg_write(bus, sw_addr, REG_PORT(i), 0x04, ret & 0xfffc);
+//	}
+//
+//	/*
+//	 * Wait for transmit queues to drain.
+//	 */
+//	msleep(2);
+//
+//	/*
+//	 * Reset the switch.
+//	 */
+//    mv88e6095_reg_write(bus, sw_addr, REG_GLOBAL, 0x04, 0xC400);
+//
+//	/*
+//	 * Wait up to one second for reset to complete.
+//	 */
+//	for (i = 0; i < 1000; i++) {
+//		ret = mv88e6095_reg_read(bus, sw_addr, REG_GLOBAL, 0x00);
+//		if ((ret & 0xc800) == 0xc800)
+//			break;
+//
+//		msleep(1);
+//	}
+//	if (i == 1000)
+//		return -ETIMEDOUT;
+//
+//	return 0;
+//}
+//
+//static int mv88e6095_setup_global(struct mii_bus *bus, int sw_addr)
+//{
+////	int ret;
+////	int i;
+//
+//	/*
+//	 * Enable the PHY polling unit, don't discard packets with
+//	 * excessive collisions, use a weighted fair queueing scheme
+//	 * to arbitrate between packet queues, set the maximum frame
+//	 * size to 1632, and mask all interrupt sources.
+//	 */
+//    mv88e6095_reg_write(bus, sw_addr, REG_GLOBAL, 0x04, 0x4400);
+//
+//	/*
+//	 * Set the default address aging time to 5 minutes, and
+//	 * enable address learn messages to be sent to all message
+//	 * ports.
+//	 */
+//    mv88e6095_reg_write(bus, sw_addr, REG_GLOBAL, 0x0A, 0x0148);
+//
+////	/*
+////	 * Configure the priority mapping registers.
+////	 */
+////	ret = mv88e6xxx_config_prio(ds);
+////	if (ret < 0)
+////		return ret;
+//
+//	/*
+//	 * Set the VLAN ethertype to 0x8100.
+//	 */
+//    mv88e6095_reg_write(bus, sw_addr, REG_GLOBAL, 0x19, 0x8100);
+//
+//	/*
+//	 * Disable ARP mirroring, and configure the upstream port as
+//	 * the port to which ingress and egress monitor frames are to
+//	 * be sent.
+//	 */
+////	REG_WRITE(REG_GLOBAL, 0x1a, (dsa_upstream_port(ds) * 0x1100) | 0x00f0);
+//
+//	/*
+//	 * Disable cascade port functionality, and set the switch's
+//	 * DSA device number.
+//	 */
+//    mv88e6095_reg_write(bus, sw_addr, REG_GLOBAL, 0x1C, 0xE000);
+//
+//	/*
+//	 * Send all frames with destination addresses matching
+//	 * 01:80:c2:00:00:0x to the CPU port.
+//	 */
+//    mv88e6095_reg_write(bus, sw_addr, REG_GLOBAL2, 0x3, 0xFFFF);
+//	//REG_WRITE(REG_GLOBAL2, 0x03, 0xffff);
+//
+//	/*
+//	 * Ignore removed tag data on doubly tagged packets, disable
+//	 * flow control messages, force flow control priority to the
+//	 * highest, and send all special multicast frames to the CPU
+//	 * port at the higest priority.
+//	 */
+//    mv88e6095_reg_write(bus, sw_addr, REG_GLOBAL2, 0x05, 0x00FF);
+//	//REG_WRITE(REG_GLOBAL2, 0x05, 0x00ff);
+//
+//	/*
+//	 * Program the DSA routing table.
+//	 */
+////	for (i = 0; i < 32; i++) {
+////		int nexthop;
+////
+////		nexthop = 0x1f;
+////		if (i != ds->index && i < ds->dst->pd->nr_chips)
+////			nexthop = ds->pd->rtable[i] & 0x1f;
+////
+////		REG_WRITE(REG_GLOBAL2, 0x06, 0x8000 | (i << 8) | nexthop);
+////	}
+//
+//	/*
+//	 * Clear all trunk masks.
+//	 */
+////	for (i = 0; i < 8; i++)
+////		REG_WRITE(REG_GLOBAL2, 0x07, 0x8000 | (i << 12) | 0x7ff);
+////
+////	/*
+////	 * Clear all trunk mappings.
+////	 */
+////	for (i = 0; i < 16; i++)
+////		REG_WRITE(REG_GLOBAL2, 0x08, 0x8000 | (i << 11));
+//
+//	/*
+//	 * Force the priority of IGMP/MLD snoop frames and ARP frames
+//	 * to the highest setting.
+//	 */
+//    mv88e6095_reg_write(bus, sw_addr, REG_GLOBAL2, 0x0F, 0x00FF);
+//	//REG_WRITE(REG_GLOBAL2, 0x0f, 0x00ff);
+//
+//	return 0;
+//}
+//
+//static int mv88e6095_setup_port(struct mii_bus *bus, int sw_addr, int p)
+//{
+//	int addr = REG_PORT(p);
+//	u16 val;
+//
+//	/*
+//	 * MAC Forcing register: don't force link, speed, duplex
+//	 * or flow control state to any particular values on physical
+//	 * ports, but force the CPU port and all DSA ports to 1000 Mb/s
+//	 * full duplex.
+//	 */
+//	//if (dsa_is_cpu_port(ds, p) || ds->dsa_port_mask & (1 << p))
+//    if (p == 9 || p == 10)
+//        mv88e6095_reg_write(bus, sw_addr, addr, 0x01, 0x003E);
+//        //REG_WRITE(addr, 0x01, 0x003e);
+//    else
+//        mv88e6095_reg_write(bus, sw_addr, addr, 0x01, 0x0003);
+//		//REG_WRITE(addr, 0x01, 0x0003);
+//
+//	/*
+//	 * Port Control: disable Core Tag, disable Drop-on-Lock,
+//	 * transmit frames unmodified, disable Header mode,
+//	 * enable IGMP/MLD snoop, disable DoubleTag, disable VLAN
+//	 * tunneling, determine priority by looking at 802.1p and
+//	 * IP priority fields (IP prio has precedence), and set STP
+//	 * state to Forwarding.
+//	 *
+//	 * If this is the upstream port for this switch, enable
+//	 * forwarding of unknown unicasts, and enable DSA tagging
+//	 * mode.
+//	 *
+//	 * If this is the link to another switch, use DSA tagging
+//	 * mode, but do not enable forwarding of unknown unicasts.
+//	 */
+//	val = 0x0433;
+//	if (p == 9 || p == 10)
+//		val |= 0x0104;
+////	if (ds->dsa_port_mask & (1 << p))
+////		val |= 0x0100;
+//    mv88e6095_reg_write(bus, sw_addr, addr, 0x04, val);
+////	REG_WRITE(addr, 0x04, val);
+//
+//	/*
+//	 * Port Control 1: disable trunking.  Also, if this is the
+//	 * CPU port, enable learn messages to be sent to this port.
+//	 */
+//    if (p==9 || p==10) mv88e6095_reg_write(bus, sw_addr, addr, 0x05, 0x8000);
+//    else mv88e6095_reg_write(bus, sw_addr, addr, 0x05, 0x0000);
+//	//REG_WRITE(addr, 0x05, dsa_is_cpu_port(ds, p) ? 0x8000 : 0x0000);
+//
+//	/*
+//	 * Port based VLAN map: give each port its own address
+//	 * database, allow the CPU port to talk to each of the 'real'
+//	 * ports, and allow each of the 'real' ports to only talk to
+//	 * the upstream port.
+//	 */
+////	val = (p & 0xf) << 12;
+////	if (dsa_is_cpu_port(ds, p))
+////		val |= ds->phys_port_mask;
+////	else
+////		val |= 1 << dsa_upstream_port(ds);
+////	REG_WRITE(addr, 0x06, val);
+//
+//	/*
+//	 * Default VLAN ID and priority: don't set a default VLAN
+//	 * ID, and set the default packet priority to zero.
+//	 */
+//    mv88e6095_reg_write(bus, sw_addr, addr, 0x07, 0x0000);
+//	//REG_WRITE(addr, 0x07, 0x0000);
+//
+//	/*
+//	 * Port Control 2: don't force a good FCS, don't use
+//	 * VLAN-based, source address-based or destination
+//	 * address-based priority overrides, don't let the switch
+//	 * add or strip 802.1q tags, don't discard tagged or
+//	 * untagged frames on this port, do a destination address
+//	 * lookup on received packets as usual, don't send a copy
+//	 * of all transmitted/received frames on this port to the
+//	 * CPU, and configure the upstream port number.
+//	 *
+//	 * If this is the upstream port for this switch, enable
+//	 * forwarding of unknown multicast addresses.
+//	 */
+//	val = 0x0080 | 0x9;
+//	if (p == 9)
+//		val |= 0x0040;
+//    mv88e6095_reg_write(bus, sw_addr, addr, 0x08, val);
+//	//REG_WRITE(addr, 0x08, val);
+//
+//	/*
+//	 * Rate Control: disable ingress rate limiting.
+//	 */
+//    mv88e6095_reg_write(bus, sw_addr, addr, 0x09, 0x0000);
+//	//REG_WRITE(addr, 0x09, 0x0000);
+//
+//	/*
+//	 * Rate Control 2: disable egress rate limiting.
+//	 */
+//    mv88e6095_reg_write(bus, sw_addr, addr, 0x0A, 0x0000);
+//	//REG_WRITE(addr, 0x0a, 0x0000);
+//
+//	/*
+//	 * Port Association Vector: when learning source addresses
+//	 * of packets, add the address to the address database using
+//	 * a port bitmap that has only the bit for this port set and
+//	 * the other bits clear.
+//	 */
+//	//REG_WRITE(addr, 0x0b, 1 << p);
+//
+//	/*
+//	 * Tag Remap: use an identity 802.1p prio -> switch prio
+//	 * mapping.
+//	 */
+//	//REG_WRITE(addr, 0x18, 0x3210);
+//
+//	/*
+//	 * Tag Remap 2: use an identity 802.1p prio -> switch prio
+//	 * mapping.
+//	 */
+//	//REG_WRITE(addr, 0x19, 0x7654);
+//
+//	return 0;
+//}
+//
+//static int mv88e6095_setup(struct mii_bus *bus, int sw_addr)
+//{
+//	int i;
+//	int ret;
+//
+////	mv88e6xxx_ppu_state_init(ds);
+//
+//	ret = mv88e6095_switch_reset(bus, sw_addr);
+//	if (ret < 0)
+//		return ret;
+//
+//	/* @@@ initialise vtu and atu */
+//
+//	ret = mv88e6095_setup_global(bus, sw_addr);
+//	if (ret < 0)
+//		return ret;
+//
+//	for (i = 0; i < 11; i++) {
+//		ret = mv88e6095_setup_port(bus, sw_addr, i);
+//		if (ret < 0)
+//			return ret;
+//	}
+//
+//	return 0;
+//}
+//
+//static int mv88e6095_port_to_phy_addr(int port)
+//{
+//	if (port >= 0 && port <= 11)
+//		return port;
+//	return -1;
+//}
+//
+//static int
+//mv88e6095_phy_read(struct dsa_switch *ds, int port, int regnum)
+//{
+//	int addr = mv88e6095_port_to_phy_addr(port);
+//	return mv88e6xxx_phy_read_ppu(ds, addr, regnum);
+//}
+//
+//static int
+//mv88e6095_phy_write(struct dsa_switch *ds,
+//			      int port, int regnum, u16 val)
+//{
+//	int addr = mv88e6095_port_to_phy_addr(port);
+//	return mv88e6xxx_phy_write_ppu(ds, addr, regnum, val);
+//}
+//
+//static struct mv88e6xxx_hw_stat mv88e6095_hw_stats[] = {
+//	{ "in_good_octets", 8, 0x00, },
+//	{ "in_bad_octets", 4, 0x02, },
+//	{ "in_unicast", 4, 0x04, },
+//	{ "in_broadcasts", 4, 0x06, },
+//	{ "in_multicasts", 4, 0x07, },
+//	{ "in_pause", 4, 0x16, },
+//	{ "in_undersize", 4, 0x18, },
+//	{ "in_fragments", 4, 0x19, },
+//	{ "in_oversize", 4, 0x1a, },
+//	{ "in_jabber", 4, 0x1b, },
+//	{ "in_rx_error", 4, 0x1c, },
+//	{ "in_fcs_error", 4, 0x1d, },
+//	{ "out_octets", 8, 0x0e, },
+//	{ "out_unicast", 4, 0x10, },
+//	{ "out_broadcasts", 4, 0x13, },
+//	{ "out_multicasts", 4, 0x12, },
+//	{ "out_pause", 4, 0x15, },
+//	{ "excessive", 4, 0x11, },
+//	{ "collisions", 4, 0x1e, },
+//	{ "deferred", 4, 0x05, },
+//	{ "single", 4, 0x14, },
+//	{ "multiple", 4, 0x17, },
+//	{ "out_fcs_error", 4, 0x03, },
+//	{ "late", 4, 0x1f, },
+//	{ "hist_64bytes", 4, 0x08, },
+//	{ "hist_65_127bytes", 4, 0x09, },
+//	{ "hist_128_255bytes", 4, 0x0a, },
+//	{ "hist_256_511bytes", 4, 0x0b, },
+//	{ "hist_512_1023bytes", 4, 0x0c, },
+//	{ "hist_1024_max_bytes", 4, 0x0d, },
+//};
+//
+//static void
+//mv88e6095_get_strings(struct dsa_switch *ds, int port, uint8_t *data)
+//{
+//	mv88e6xxx_get_strings(ds, ARRAY_SIZE(mv88e6095_hw_stats),
+//			      mv88e6095_hw_stats, port, data);
+//}
+//
+//static void
+//mv88e6095_get_ethtool_stats(struct dsa_switch *ds,
+//				  int port, uint64_t *data)
+//{
+//	mv88e6xxx_get_ethtool_stats(ds, ARRAY_SIZE(mv88e6095_hw_stats),
+//				    mv88e6095_hw_stats, port, data);
+//}
+//
+//static int mv88e6095_get_sset_count(struct dsa_switch *ds)
+//{
+//	return ARRAY_SIZE(mv88e6095_hw_stats);
+//}
+//
+
+
+
+struct phy_device * mv88e6095_detect(struct mii_bus *bus, int sw_addr)
+{
+    struct phy_device *dev = NULL;
+	u32 phy_id;
+    //int i, ret=0;
+    int ret=0;
+
+    Major = register_chrdev(0, DEVICE_NAME, &mv_fops);
+
+	if (Major < 0) {
+	    printk(KERN_ALERT "Registering marvell char device failed with %d\n", Major);
+	}else {
+        printk(KERN_ALERT "Registering marvell char device with %d \n", Major);
+    }
+
+    printk ("Initializing MV88e6122 (addr %d): \n", sw_addr);
+
+	ret = mv88e6095_reg_read(bus, sw_addr, REG_PORT(1), 0x03);
+	if (ret >= 0 && ret != 0xFFFF) {
+		phy_id = ret & 0xfff0;
+		if (phy_id == 0x1050)
+			printk("Marvell 88E6122 Detected\n");
+		else if (phy_id == 0x1040)
+			printk("Marvell 88E6121 Detected\n");
+        else{
+            printk("Unknown Device Detected - but will use it anyway\n");
+        }
+	}else{
+        printk("Marvell 88E6122 not Detected - but will use it anyway\n");
+        phy_id = 0x0950;
+    }
+
+	//dev = phy_device_create(bus, sw_addr, phy_id);
+
+    printk ("Set MV88e6122 port bitmap...\n");
+    //FE Ports
+    //for (i=0;i<8;i++){
+    //    mv88e6095_reg_write(bus, sw_addr, REG_PORT(i), 0x06, 0x0600);
+    //}
+
+    //PORT VLAN MAP
+    //mv88e6095_reg_write(bus, sw_addr, REG_PORT(1),  0x06, 0x0031);    // Jaime: G2:     Fala com porto 4 e 5
+    //mv88e6095_reg_write(bus, sw_addr, REG_PORT(2),  0x06, 0x0000);    // Jaime:         desligado
+    //mv88e6095_reg_write(bus, sw_addr, REG_PORT(3),  0x06, 0x0031);    // Jaime: FPGA:   Fala com porto 4 e 5
+    //mv88e6095_reg_write(bus, sw_addr, REG_PORT(4),  0x06, 0x006B);    // Jaime: Unicom: fala com porto 1,3,5,6
+    //mv88e6095_reg_write(bus, sw_addr, REG_PORT(5),  0x06, 0x005B);    // Jaime: Matriz: fala com porto 1,3,4,6
+    //mv88e6095_reg_write(bus, sw_addr, REG_PORT(6),  0x06, 0x0031);    // Jaime: Back_p  Fala com porto 4 e 5
+    
+    printk ("Activate MV88e6122 ports\n");
+    //GbE Ports
+    //mv88e6095_reg_write(bus, sw_addr, REG_PORT(3), 0x01, 0x003E);
+    //mv88e6095_reg_write(bus, sw_addr, REG_PORT(4), 0x01, 0x003E); 
+    //mv88e6095_reg_write(bus, sw_addr, REG_PORT(5), 0x01, 0x003E);
+    //mv88e6095_reg_write(bus, sw_addr, REG_PORT(6), 0x01, 0x003E);
+
+    //PHYS
+    //mv88e6095_reg_write(bus, sw_addr, 0x0C, 0x00, 0x8140);
+    ////ret = mv88e6095_reg_read(bus, sw_addr, 0xC, 0x10) | 0x0400;
+    //mv88e6095_reg_write(bus, sw_addr, 0x0C, 0x10, 0x0400);
+    //
+    //mv88e6095_reg_write(bus, sw_addr, 0x0D, 0x00, 0x8140);
+    ////ret = mv88e6095_reg_read(bus, sw_addr, 0xD, 0x10) | 0x0400;
+    //mv88e6095_reg_write(bus, sw_addr, 0x0D, 0x10, 0x0400);
+    //
+    //mv88e6095_reg_write(bus, sw_addr, 0x0E, 0x00, 0x8140);
+    ////ret = mv88e6095_reg_read(bus, sw_addr, 0xE, 0x10) | 0x0400;
+    //mv88e6095_reg_write(bus, sw_addr, 0x0E, 0x10, 0x0400);
+
+
+    //FE Ports
+    /*for (i=1;i<7;i++){
+        printk ("Switch Port %d Control reg: 0x%X\r\n", i, mv88e6095_reg_read(bus, sw_addr, REG_PORT(i), 0x4));
+        mv88e6095_reg_write(bus, sw_addr, REG_PORT(i), 0x04, 0x0077);
+        msleep(100);
+        printk ("Switch Port %d Control reg: 0x%X\r\n", i, mv88e6095_reg_read(bus, sw_addr, REG_PORT(i), 0x4));
+    }*/
+
+    global_bus = bus;
+    global_sw_addr = sw_addr;
+
+	return dev;
+
+}
+
+MODULE_LICENSE("GPL");
+
diff -rupN linux-4.1.8-QorIQ-SDK2.0/arch/powerpc/sysdev/mv88e6095x_of.h linux-4.1.8-QorIQ-SDK2.0_CXO2T4/arch/powerpc/sysdev/mv88e6095x_of.h
--- linux-4.1.8-QorIQ-SDK2.0/arch/powerpc/sysdev/mv88e6095x_of.h	1970-01-01 01:00:00.000000000 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/arch/powerpc/sysdev/mv88e6095x_of.h	2017-07-03 12:09:33.000000000 +0100
@@ -0,0 +1,13 @@
+
+#ifndef __MARVELL_88E6095X_DRIVER__
+#define __MARVELL_88E6095X_DRIVER__
+
+#include <linux/phy.h>
+
+#define REG_PORT(p)		(0x10 + (p))
+#define REG_GLOBAL		0x1b
+#define REG_GLOBAL2		0x1c
+
+extern struct phy_device * mv88e6095_detect(struct mii_bus *bus, int sw_addr);
+
+#endif  //__MARVELL_88E6095X_DRIVER__
diff -rupN linux-4.1.8-QorIQ-SDK2.0/cxo2t4-mx.config linux-4.1.8-QorIQ-SDK2.0_CXO2T4/cxo2t4-mx.config
--- linux-4.1.8-QorIQ-SDK2.0/cxo2t4-mx.config	1970-01-01 01:00:00.000000000 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/cxo2t4-mx.config	2017-10-20 14:53:41.378135373 +0100
@@ -0,0 +1,2992 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# Linux/powerpc 4.1.8 Kernel Configuration
+#
+# CONFIG_PPC64 is not set
+
+#
+# Processor support
+#
+# CONFIG_PPC_BOOK3S_32 is not set
+CONFIG_PPC_85xx=y
+# CONFIG_PPC_8xx is not set
+# CONFIG_40x is not set
+# CONFIG_44x is not set
+# CONFIG_E200 is not set
+CONFIG_E500=y
+CONFIG_PPC_E500MC=y
+# CONFIG_FSL_ERRATUM_A_006184 is not set
+CONFIG_FSL_ERRATUM_A_006184_PERIOD=43
+CONFIG_PPC_FPU=y
+CONFIG_FSL_EMB_PERFMON=y
+CONFIG_FSL_EMB_PERF_EVENT=y
+CONFIG_FSL_EMB_PERF_EVENT_E500=y
+CONFIG_BOOKE=y
+CONFIG_FSL_BOOKE=y
+CONFIG_PPC_FSL_BOOK3E=y
+CONFIG_PTE_64BIT=y
+CONFIG_PHYS_64BIT=y
+CONFIG_PPC_MMU_NOHASH=y
+CONFIG_PPC_BOOK3E_MMU=y
+# CONFIG_PPC_MM_SLICES is not set
+CONFIG_SMP=y
+CONFIG_NR_CPUS=8
+CONFIG_PPC_DOORBELL=y
+CONFIG_CPU_BIG_ENDIAN=y
+# CONFIG_CPU_LITTLE_ENDIAN is not set
+CONFIG_PPC32=y
+CONFIG_32BIT=y
+CONFIG_WORD_SIZE=32
+CONFIG_ARCH_PHYS_ADDR_T_64BIT=y
+CONFIG_ARCH_DMA_ADDR_T_64BIT=y
+CONFIG_MMU=y
+# CONFIG_HAVE_SETUP_PER_CPU_AREA is not set
+# CONFIG_NEED_PER_CPU_EMBED_FIRST_CHUNK is not set
+CONFIG_NR_IRQS=512
+CONFIG_STACKTRACE_SUPPORT=y
+CONFIG_HAVE_LATENCYTOP_SUPPORT=y
+CONFIG_TRACE_IRQFLAGS_SUPPORT=y
+CONFIG_LOCKDEP_SUPPORT=y
+CONFIG_RWSEM_XCHGADD_ALGORITHM=y
+CONFIG_ARCH_HAS_ILOG2_U32=y
+CONFIG_GENERIC_HWEIGHT=y
+CONFIG_PPC=y
+# CONFIG_GENERIC_CSUM is not set
+CONFIG_EARLY_PRINTK=y
+CONFIG_PANIC_TIMEOUT=180
+CONFIG_GENERIC_NVRAM=y
+CONFIG_SCHED_OMIT_FRAME_POINTER=y
+CONFIG_ARCH_MAY_HAVE_PC_FDC=y
+CONFIG_PPC_UDBG_16550=y
+CONFIG_GENERIC_TBSYNC=y
+CONFIG_AUDIT_ARCH=y
+CONFIG_GENERIC_BUG=y
+# CONFIG_EPAPR_BOOT is not set
+CONFIG_DEFAULT_UIMAGE=y
+CONFIG_ARCH_HIBERNATION_POSSIBLE=y
+CONFIG_ARCH_SUSPEND_POSSIBLE=y
+# CONFIG_PPC_DCR_NATIVE is not set
+# CONFIG_PPC_DCR_MMIO is not set
+CONFIG_ARCH_SUPPORTS_DEBUG_PAGEALLOC=y
+CONFIG_ARCH_SUPPORTS_UPROBES=y
+CONFIG_PPC_ADV_DEBUG_REGS=y
+CONFIG_PPC_ADV_DEBUG_IACS=2
+CONFIG_PPC_ADV_DEBUG_DACS=2
+CONFIG_PPC_ADV_DEBUG_DVCS=0
+CONFIG_PGTABLE_LEVELS=2
+CONFIG_DEFCONFIG_LIST="/lib/modules/$UNAME_RELEASE/.config"
+CONFIG_IRQ_WORK=y
+
+#
+# General setup
+#
+CONFIG_INIT_ENV_ARG_LIMIT=32
+CONFIG_CROSS_COMPILE=""
+# CONFIG_COMPILE_TEST is not set
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_DEFAULT_HOSTNAME="(none)"
+CONFIG_SWAP=y
+CONFIG_SYSVIPC=y
+CONFIG_SYSVIPC_SYSCTL=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_POSIX_MQUEUE_SYSCTL=y
+CONFIG_CROSS_MEMORY_ATTACH=y
+# CONFIG_FHANDLE is not set
+CONFIG_USELIB=y
+CONFIG_AUDIT=y
+CONFIG_HAVE_ARCH_AUDITSYSCALL=y
+# CONFIG_AUDITSYSCALL is not set
+
+#
+# IRQ subsystem
+#
+CONFIG_GENERIC_IRQ_SHOW=y
+CONFIG_GENERIC_IRQ_SHOW_LEVEL=y
+CONFIG_IRQ_DOMAIN=y
+CONFIG_GENERIC_MSI_IRQ=y
+# CONFIG_IRQ_DOMAIN_DEBUG is not set
+CONFIG_IRQ_FORCED_THREADING=y
+CONFIG_SPARSE_IRQ=y
+CONFIG_GENERIC_TIME_VSYSCALL_OLD=y
+CONFIG_GENERIC_CLOCKEVENTS=y
+CONFIG_ARCH_HAS_TICK_BROADCAST=y
+CONFIG_GENERIC_CLOCKEVENTS_BROADCAST=y
+CONFIG_GENERIC_CMOS_UPDATE=y
+
+#
+# Timers subsystem
+#
+CONFIG_TICK_ONESHOT=y
+CONFIG_NO_HZ_COMMON=y
+# CONFIG_HZ_PERIODIC is not set
+CONFIG_NO_HZ_IDLE=y
+CONFIG_NO_HZ=y
+CONFIG_HIGH_RES_TIMERS=y
+
+#
+# CPU/Task time and stats accounting
+#
+CONFIG_TICK_CPU_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+# CONFIG_BSD_PROCESS_ACCT_V3 is not set
+# CONFIG_TASKSTATS is not set
+
+#
+# RCU Subsystem
+#
+CONFIG_TREE_RCU=y
+CONFIG_SRCU=y
+# CONFIG_TASKS_RCU is not set
+CONFIG_RCU_STALL_COMMON=y
+CONFIG_RCU_FANOUT=32
+CONFIG_RCU_FANOUT_LEAF=16
+# CONFIG_RCU_FANOUT_EXACT is not set
+# CONFIG_RCU_FAST_NO_HZ is not set
+CONFIG_TREE_RCU_TRACE=y
+CONFIG_RCU_KTHREAD_PRIO=0
+# CONFIG_RCU_NOCB_CPU is not set
+# CONFIG_RCU_EXPEDITE_BOOT is not set
+CONFIG_BUILD_BIN2C=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_LOG_BUF_SHIFT=14
+CONFIG_LOG_CPU_MAX_BUF_SHIFT=12
+# CONFIG_CGROUPS is not set
+# CONFIG_CHECKPOINT_RESTORE is not set
+CONFIG_NAMESPACES=y
+CONFIG_UTS_NS=y
+CONFIG_IPC_NS=y
+# CONFIG_USER_NS is not set
+CONFIG_PID_NS=y
+CONFIG_NET_NS=y
+# CONFIG_SCHED_AUTOGROUP is not set
+# CONFIG_SYSFS_DEPRECATED is not set
+# CONFIG_RELAY is not set
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_INITRAMFS_SOURCE=""
+CONFIG_RD_GZIP=y
+# CONFIG_RD_BZIP2 is not set
+# CONFIG_RD_LZMA is not set
+# CONFIG_RD_XZ is not set
+# CONFIG_RD_LZO is not set
+# CONFIG_RD_LZ4 is not set
+# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
+CONFIG_SYSCTL=y
+CONFIG_ANON_INODES=y
+CONFIG_SYSCTL_EXCEPTION_TRACE=y
+CONFIG_BPF=y
+CONFIG_EXPERT=y
+# CONFIG_UPTIME_LIMITED_KERNEL is not set
+CONFIG_MULTIUSER=y
+CONFIG_SGETMASK_SYSCALL=y
+CONFIG_SYSFS_SYSCALL=y
+# CONFIG_SYSCTL_SYSCALL is not set
+CONFIG_KALLSYMS=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_PRINTK=y
+CONFIG_BUG=y
+CONFIG_ELF_CORE=y
+CONFIG_BASE_FULL=y
+CONFIG_FUTEX=y
+CONFIG_EPOLL=y
+CONFIG_SIGNALFD=y
+CONFIG_TIMERFD=y
+CONFIG_EVENTFD=y
+# CONFIG_BPF_SYSCALL is not set
+CONFIG_SHMEM=y
+CONFIG_AIO=y
+CONFIG_ADVISE_SYSCALLS=y
+CONFIG_PCI_QUIRKS=y
+CONFIG_EMBEDDED=y
+CONFIG_HAVE_PERF_EVENTS=y
+
+#
+# Kernel Performance Events And Counters
+#
+CONFIG_PERF_EVENTS=y
+# CONFIG_DEBUG_PERF_USE_VMALLOC is not set
+CONFIG_VM_EVENT_COUNTERS=y
+CONFIG_COMPAT_BRK=y
+CONFIG_SLAB=y
+# CONFIG_SLUB is not set
+# CONFIG_SLOB is not set
+# CONFIG_SYSTEM_TRUSTED_KEYRING is not set
+# CONFIG_PROFILING is not set
+CONFIG_TRACEPOINTS=y
+CONFIG_HAVE_OPROFILE=y
+# CONFIG_KPROBES is not set
+# CONFIG_JUMP_LABEL is not set
+# CONFIG_UPROBES is not set
+# CONFIG_HAVE_64BIT_ALIGNED_ACCESS is not set
+CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS=y
+CONFIG_ARCH_USE_BUILTIN_BSWAP=y
+CONFIG_HAVE_IOREMAP_PROT=y
+CONFIG_HAVE_KPROBES=y
+CONFIG_HAVE_KRETPROBES=y
+CONFIG_HAVE_ARCH_TRACEHOOK=y
+CONFIG_HAVE_DMA_ATTRS=y
+CONFIG_GENERIC_SMP_IDLE_THREAD=y
+CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y
+CONFIG_HAVE_CLK=y
+CONFIG_HAVE_DMA_API_DEBUG=y
+CONFIG_HAVE_ARCH_JUMP_LABEL=y
+CONFIG_HAVE_RCU_TABLE_FREE=y
+CONFIG_ARCH_HAVE_NMI_SAFE_CMPXCHG=y
+CONFIG_ARCH_WANT_IPC_PARSE_VERSION=y
+CONFIG_HAVE_ARCH_SECCOMP_FILTER=y
+CONFIG_SECCOMP_FILTER=y
+# CONFIG_CC_STACKPROTECTOR is not set
+CONFIG_HAVE_MOD_ARCH_SPECIFIC=y
+CONFIG_MODULES_USE_ELF_RELA=y
+CONFIG_HAVE_IRQ_EXIT_ON_IRQ_STACK=y
+CONFIG_ARCH_HAS_ELF_RANDOMIZE=y
+CONFIG_CLONE_BACKWARDS=y
+CONFIG_OLD_SIGSUSPEND=y
+CONFIG_OLD_SIGACTION=y
+
+#
+# GCOV-based kernel profiling
+#
+# CONFIG_GCOV_KERNEL is not set
+CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y
+# CONFIG_HAVE_GENERIC_DMA_COHERENT is not set
+CONFIG_SLABINFO=y
+CONFIG_RT_MUTEXES=y
+CONFIG_BASE_SMALL=0
+CONFIG_MODULES=y
+# CONFIG_MODULE_FORCE_LOAD is not set
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODULE_FORCE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+# CONFIG_MODULE_SRCVERSION_ALL is not set
+# CONFIG_MODULE_SIG is not set
+# CONFIG_MODULE_COMPRESS is not set
+CONFIG_STOP_MACHINE=y
+CONFIG_BLOCK=y
+CONFIG_LBDAF=y
+# CONFIG_BLK_DEV_BSG is not set
+# CONFIG_BLK_DEV_BSGLIB is not set
+# CONFIG_BLK_DEV_INTEGRITY is not set
+# CONFIG_BLK_CMDLINE_PARSER is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITION_ADVANCED=y
+# CONFIG_ACORN_PARTITION is not set
+# CONFIG_AIX_PARTITION is not set
+# CONFIG_OSF_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_ATARI_PARTITION is not set
+CONFIG_MAC_PARTITION=y
+CONFIG_MSDOS_PARTITION=y
+# CONFIG_BSD_DISKLABEL is not set
+# CONFIG_MINIX_SUBPARTITION is not set
+# CONFIG_SOLARIS_X86_PARTITION is not set
+# CONFIG_UNIXWARE_DISKLABEL is not set
+# CONFIG_LDM_PARTITION is not set
+# CONFIG_SGI_PARTITION is not set
+# CONFIG_ULTRIX_PARTITION is not set
+# CONFIG_SUN_PARTITION is not set
+# CONFIG_KARMA_PARTITION is not set
+CONFIG_EFI_PARTITION=y
+# CONFIG_SYSV68_PARTITION is not set
+# CONFIG_CMDLINE_PARTITION is not set
+
+#
+# IO Schedulers
+#
+CONFIG_IOSCHED_NOOP=y
+CONFIG_IOSCHED_DEADLINE=y
+CONFIG_IOSCHED_CFQ=y
+# CONFIG_DEFAULT_DEADLINE is not set
+CONFIG_DEFAULT_CFQ=y
+# CONFIG_DEFAULT_NOOP is not set
+CONFIG_DEFAULT_IOSCHED="cfq"
+CONFIG_INLINE_SPIN_UNLOCK_IRQ=y
+CONFIG_INLINE_READ_UNLOCK=y
+CONFIG_INLINE_READ_UNLOCK_IRQ=y
+CONFIG_INLINE_WRITE_UNLOCK=y
+CONFIG_INLINE_WRITE_UNLOCK_IRQ=y
+CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y
+CONFIG_MUTEX_SPIN_ON_OWNER=y
+CONFIG_RWSEM_SPIN_ON_OWNER=y
+CONFIG_LOCK_SPIN_ON_OWNER=y
+CONFIG_FREEZER=y
+CONFIG_PPC_MSI_BITMAP=y
+# CONFIG_PPC_XICS is not set
+# CONFIG_PPC_ICP_NATIVE is not set
+# CONFIG_PPC_ICP_HV is not set
+# CONFIG_PPC_ICS_RTAS is not set
+# CONFIG_GE_FPGA is not set
+CONFIG_FSL_CORENET_RCPM=y
+CONFIG_PTIN_ETH_MARVELL_SWITCH=y
+
+#
+# Platform support
+#
+# CONFIG_PPC_CELL is not set
+# CONFIG_PPC_CELL_NATIVE is not set
+# CONFIG_PQ2ADS is not set
+CONFIG_FSL_SOC_BOOKE=y
+# CONFIG_FSL_85XX_CACHE_SRAM is not set
+# CONFIG_BSC9131_RDB is not set
+# CONFIG_C293_PCIE is not set
+# CONFIG_BSC9132_QDS is not set
+# CONFIG_MPC8540_ADS is not set
+# CONFIG_MPC8560_ADS is not set
+# CONFIG_MPC85xx_CDS is not set
+# CONFIG_MPC85xx_MDS is not set
+# CONFIG_MPC8536_DS is not set
+# CONFIG_MPC85xx_DS is not set
+# CONFIG_MPC85xx_RDB is not set
+# CONFIG_P1010_RDB is not set
+# CONFIG_P1022_DS is not set
+# CONFIG_P1022_RDK is not set
+# CONFIG_P1023_RDB is not set
+# CONFIG_TWR_P102x is not set
+# CONFIG_SOCRATES is not set
+# CONFIG_KSI8560 is not set
+# CONFIG_XES_MPC85xx is not set
+# CONFIG_STX_GP3 is not set
+# CONFIG_TQM8540 is not set
+# CONFIG_TQM8541 is not set
+# CONFIG_TQM8548 is not set
+# CONFIG_TQM8555 is not set
+# CONFIG_TQM8560 is not set
+# CONFIG_SBC8548 is not set
+# CONFIG_PPA8548 is not set
+# CONFIG_GE_IMP3A is not set
+# CONFIG_SGY_CTS1000 is not set
+# CONFIG_MVME2500 is not set
+CONFIG_PPC_QEMU_E500=y
+CONFIG_CORENET_GENERIC=y
+CONFIG_FSL_QORIQ_PM=y
+# CONFIG_KVM_GUEST is not set
+CONFIG_EPAPR_PARAVIRT=y
+CONFIG_PPC_SMP_MUXED_IPI=y
+# CONFIG_IPIC is not set
+CONFIG_MPIC=y
+# CONFIG_MPIC_TIMER is not set
+CONFIG_PPC_EPAPR_HV_PIC=y
+# CONFIG_MPIC_WEIRD is not set
+# CONFIG_MPIC_MSGR is not set
+# CONFIG_PPC_I8259 is not set
+# CONFIG_PPC_RTAS is not set
+# CONFIG_MMIO_NVRAM is not set
+# CONFIG_MPIC_U3_HT_IRQS is not set
+# CONFIG_PPC_MPC106 is not set
+# CONFIG_PPC_970_NAP is not set
+# CONFIG_PPC_P7_NAP is not set
+
+#
+# CPU Frequency scaling
+#
+# CONFIG_CPU_FREQ is not set
+
+#
+# CPUIdle driver
+#
+
+#
+# CPU Idle
+#
+# CONFIG_CPU_IDLE is not set
+# CONFIG_ARCH_NEEDS_CPU_IDLE_COUPLED is not set
+# CONFIG_CPM2 is not set
+# CONFIG_FSL_ULI1575 is not set
+# CONFIG_SIMPLE_GPIO is not set
+
+#
+# Kernel options
+#
+CONFIG_HIGHMEM=y
+# CONFIG_HZ_100 is not set
+CONFIG_HZ_250=y
+# CONFIG_HZ_300 is not set
+# CONFIG_HZ_1000 is not set
+CONFIG_HZ=250
+CONFIG_SCHED_HRTICK=y
+CONFIG_HAVE_PREEMPT_LAZY=y
+CONFIG_PREEMPT_NONE=y
+# CONFIG_PREEMPT_VOLUNTARY is not set
+# CONFIG_PREEMPT__LL is not set
+# CONFIG_PREEMPT_RTB is not set
+# CONFIG_PREEMPT_RT_FULL is not set
+CONFIG_BINFMT_ELF=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_SCRIPT=y
+# CONFIG_HAVE_AOUT is not set
+CONFIG_BINFMT_MISC=m
+CONFIG_COREDUMP=y
+CONFIG_HUGETLB_PAGE_SIZE_VARIABLE=y
+# CONFIG_MATH_EMULATION is not set
+CONFIG_IOMMU_HELPER=y
+CONFIG_SWIOTLB=y
+CONFIG_HOTPLUG_CPU=y
+CONFIG_ARCH_CPU_PROBE_RELEASE=y
+CONFIG_ARCH_ENABLE_MEMORY_HOTPLUG=y
+CONFIG_ARCH_HAS_WALK_MEMORY=y
+CONFIG_ARCH_ENABLE_MEMORY_HOTREMOVE=y
+CONFIG_KEXEC=y
+# CONFIG_CRASH_DUMP is not set
+# CONFIG_IRQ_ALL_CPUS is not set
+CONFIG_ARCH_FLATMEM_ENABLE=y
+CONFIG_SYS_SUPPORTS_HUGETLBFS=y
+CONFIG_FLATMEM=y
+CONFIG_FLAT_NODE_MEM_MAP=y
+CONFIG_HAVE_MEMBLOCK=y
+CONFIG_HAVE_MEMBLOCK_NODE_MAP=y
+CONFIG_HAVE_GENERIC_RCU_GUP=y
+CONFIG_NO_BOOTMEM=y
+# CONFIG_HAVE_BOOTMEM_INFO_NODE is not set
+CONFIG_PAGEFLAGS_EXTENDED=y
+CONFIG_SPLIT_PTLOCK_CPUS=4
+CONFIG_COMPACTION=y
+CONFIG_MIGRATION=y
+CONFIG_PHYS_ADDR_T_64BIT=y
+CONFIG_ZONE_DMA_FLAG=1
+CONFIG_BOUNCE=y
+CONFIG_VIRT_TO_BUS=y
+# CONFIG_KSM is not set
+CONFIG_DEFAULT_MMAP_MIN_ADDR=4096
+# CONFIG_CLEANCACHE is not set
+# CONFIG_FRONTSWAP is not set
+# CONFIG_CMA is not set
+# CONFIG_ZPOOL is not set
+# CONFIG_ZBUD is not set
+# CONFIG_ZSMALLOC is not set
+CONFIG_PPC_4K_PAGES=y
+CONFIG_FORCE_MAX_ZONEORDER=13
+# CONFIG_PPC_COPRO_BASE is not set
+# CONFIG_CMDLINE_BOOL is not set
+CONFIG_EXTRA_TARGETS=""
+CONFIG_SUSPEND=y
+CONFIG_SUSPEND_FREEZER=y
+# CONFIG_HIBERNATION is not set
+CONFIG_PM_SLEEP=y
+CONFIG_PM_SLEEP_SMP=y
+# CONFIG_PM_AUTOSLEEP is not set
+# CONFIG_PM_WAKELOCKS is not set
+CONFIG_PM=y
+# CONFIG_PM_DEBUG is not set
+CONFIG_PM_CLK=y
+# CONFIG_WQ_POWER_EFFICIENT_DEFAULT is not set
+CONFIG_SECCOMP=y
+CONFIG_ISA_DMA_API=y
+
+#
+# Bus options
+#
+CONFIG_ZONE_DMA=y
+# CONFIG_NEED_DMA_MAP_STATE is not set
+CONFIG_NEED_SG_DMA_LENGTH=y
+CONFIG_GENERIC_ISA_DMA=y
+CONFIG_PPC_INDIRECT_PCI=y
+CONFIG_FSL_SOC=y
+CONFIG_FSL_PCI=y
+CONFIG_FSL_LBC=y
+CONFIG_HAS_FSL_QBMAN=y
+CONFIG_PPC_PCI_CHOICE=y
+CONFIG_PCI=y
+CONFIG_PCI_DOMAINS=y
+CONFIG_PCI_SYSCALL=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_HOTPLUG_PCI_PCIE=y
+CONFIG_PCIEAER=y
+# CONFIG_PCIE_ECRC is not set
+# CONFIG_PCIEAER_INJECT is not set
+# CONFIG_PCIEASPM is not set
+CONFIG_PCIE_PME=y
+CONFIG_PCI_BUS_ADDR_T_64BIT=y
+CONFIG_PCI_MSI=y
+CONFIG_PCI_DEBUG=y
+# CONFIG_PCI_REALLOC_ENABLE_AUTO is not set
+# CONFIG_PCI_STUB is not set
+# CONFIG_PCI_IOV is not set
+# CONFIG_PCI_PRI is not set
+# CONFIG_PCI_PASID is not set
+
+#
+# PCI host controller drivers
+#
+# CONFIG_PCCARD is not set
+CONFIG_HOTPLUG_PCI=y
+# CONFIG_HOTPLUG_PCI_CPCI is not set
+# CONFIG_HOTPLUG_PCI_SHPC is not set
+CONFIG_HAS_RAPIDIO=y
+CONFIG_RAPIDIO=y
+CONFIG_FSL_RIO=y
+# CONFIG_RAPIDIO_TSI721 is not set
+CONFIG_RAPIDIO_DISC_TIMEOUT=30
+# CONFIG_RAPIDIO_ENABLE_RX_TX_PORTS is not set
+# CONFIG_RAPIDIO_DMA_ENGINE is not set
+# CONFIG_RAPIDIO_DEBUG is not set
+# CONFIG_RAPIDIO_ENUM_BASIC is not set
+
+#
+# RapidIO Switch drivers
+#
+# CONFIG_RAPIDIO_TSI57X is not set
+# CONFIG_RAPIDIO_CPS_XX is not set
+# CONFIG_RAPIDIO_TSI568 is not set
+# CONFIG_RAPIDIO_CPS_GEN2 is not set
+# CONFIG_NONSTATIC_KERNEL is not set
+
+#
+# Advanced setup
+#
+# CONFIG_ADVANCED_OPTIONS is not set
+
+#
+# Default settings for advanced configuration options are used
+#
+CONFIG_LOWMEM_SIZE=0x30000000
+CONFIG_LOWMEM_CAM_NUM=3
+CONFIG_PAGE_OFFSET=0xc0000000
+CONFIG_KERNEL_START=0xc0000000
+CONFIG_PHYSICAL_START=0x00000000
+CONFIG_PHYSICAL_ALIGN=0x04000000
+CONFIG_TASK_SIZE=0xc0000000
+# CONFIG_ARCH_RANDOM is not set
+CONFIG_NET=y
+
+#
+# Networking options
+#
+CONFIG_PACKET=y
+# CONFIG_PACKET_DIAG is not set
+CONFIG_UNIX=y
+# CONFIG_UNIX_DIAG is not set
+CONFIG_XFRM=y
+CONFIG_XFRM_ALGO=y
+CONFIG_XFRM_USER=y
+CONFIG_XFRM_SUB_POLICY=y
+CONFIG_XFRM_MIGRATE=y
+CONFIG_XFRM_STATISTICS=y
+CONFIG_XFRM_IPCOMP=y
+CONFIG_NET_KEY=y
+CONFIG_NET_KEY_MIGRATE=y
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_ADVANCED_ROUTER=y
+# CONFIG_IP_FIB_TRIE_STATS is not set
+CONFIG_IP_MULTIPLE_TABLES=y
+CONFIG_IP_ROUTE_MULTIPATH=y
+CONFIG_IP_ROUTE_VERBOSE=y
+CONFIG_IP_ROUTE_CLASSID=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_IP_PNP_RARP=y
+CONFIG_NET_IPIP=y
+# CONFIG_NET_IPGRE_DEMUX is not set
+CONFIG_NET_IP_TUNNEL=y
+CONFIG_IP_MROUTE=y
+# CONFIG_IP_MROUTE_MULTIPLE_TABLES is not set
+CONFIG_IP_PIMSM_V1=y
+CONFIG_IP_PIMSM_V2=y
+# CONFIG_SYN_COOKIES is not set
+# CONFIG_NET_IPVTI is not set
+# CONFIG_NET_UDP_TUNNEL is not set
+# CONFIG_NET_FOU is not set
+# CONFIG_NET_FOU_IP_TUNNELS is not set
+# CONFIG_GENEVE is not set
+CONFIG_INET_AH=y
+CONFIG_INET_ESP=y
+CONFIG_INET_IPCOMP=y
+CONFIG_INET_XFRM_TUNNEL=y
+CONFIG_INET_TUNNEL=y
+CONFIG_INET_XFRM_MODE_TRANSPORT=y
+CONFIG_INET_XFRM_MODE_TUNNEL=y
+CONFIG_INET_XFRM_MODE_BEET=y
+# CONFIG_INET_LRO is not set
+CONFIG_INET_DIAG=y
+CONFIG_INET_TCP_DIAG=y
+# CONFIG_INET_UDP_DIAG is not set
+# CONFIG_TCP_CONG_ADVANCED is not set
+CONFIG_TCP_CONG_CUBIC=y
+CONFIG_DEFAULT_TCP_CONG="cubic"
+# CONFIG_TCP_MD5SIG is not set
+CONFIG_IPV6=y
+# CONFIG_IPV6_ROUTER_PREF is not set
+# CONFIG_IPV6_OPTIMISTIC_DAD is not set
+# CONFIG_INET6_AH is not set
+# CONFIG_INET6_ESP is not set
+# CONFIG_INET6_IPCOMP is not set
+# CONFIG_IPV6_MIP6 is not set
+# CONFIG_INET6_XFRM_TUNNEL is not set
+# CONFIG_INET6_TUNNEL is not set
+CONFIG_INET6_XFRM_MODE_TRANSPORT=y
+CONFIG_INET6_XFRM_MODE_TUNNEL=y
+CONFIG_INET6_XFRM_MODE_BEET=y
+# CONFIG_INET6_XFRM_MODE_ROUTEOPTIMIZATION is not set
+# CONFIG_IPV6_VTI is not set
+CONFIG_IPV6_SIT=y
+# CONFIG_IPV6_SIT_6RD is not set
+CONFIG_IPV6_NDISC_NODETYPE=y
+# CONFIG_IPV6_TUNNEL is not set
+# CONFIG_IPV6_GRE is not set
+CONFIG_IPV6_MULTIPLE_TABLES=y
+CONFIG_IPV6_SUBTREES=y
+CONFIG_IPV6_MROUTE=y
+# CONFIG_IPV6_MROUTE_MULTIPLE_TABLES is not set
+CONFIG_IPV6_PIMSM_V2=y
+# CONFIG_NETWORK_SECMARK is not set
+CONFIG_NET_PTP_CLASSIFY=y
+# CONFIG_NETWORK_PHY_TIMESTAMPING is not set
+CONFIG_NETFILTER=y
+# CONFIG_NETFILTER_DEBUG is not set
+CONFIG_NETFILTER_ADVANCED=y
+CONFIG_BRIDGE_NETFILTER=m
+
+#
+# Core Netfilter Configuration
+#
+# CONFIG_NETFILTER_NETLINK_ACCT is not set
+# CONFIG_NETFILTER_NETLINK_QUEUE is not set
+# CONFIG_NETFILTER_NETLINK_LOG is not set
+# CONFIG_NF_CONNTRACK is not set
+# CONFIG_NF_TABLES is not set
+CONFIG_NETFILTER_XTABLES=y
+
+#
+# Xtables combined modules
+#
+# CONFIG_NETFILTER_XT_MARK is not set
+
+#
+# Xtables targets
+#
+# CONFIG_NETFILTER_XT_TARGET_AUDIT is not set
+# CONFIG_NETFILTER_XT_TARGET_CHECKSUM is not set
+# CONFIG_NETFILTER_XT_TARGET_CLASSIFY is not set
+# CONFIG_NETFILTER_XT_TARGET_DSCP is not set
+CONFIG_NETFILTER_XT_TARGET_HL=y
+# CONFIG_NETFILTER_XT_TARGET_HMARK is not set
+# CONFIG_NETFILTER_XT_TARGET_IDLETIMER is not set
+# CONFIG_NETFILTER_XT_TARGET_LOG is not set
+# CONFIG_NETFILTER_XT_TARGET_MARK is not set
+# CONFIG_NETFILTER_XT_TARGET_NFLOG is not set
+# CONFIG_NETFILTER_XT_TARGET_NFQUEUE is not set
+# CONFIG_NETFILTER_XT_TARGET_RATEEST is not set
+# CONFIG_NETFILTER_XT_TARGET_TEE is not set
+# CONFIG_NETFILTER_XT_TARGET_TPROXY is not set
+# CONFIG_NETFILTER_XT_TARGET_TRACE is not set
+# CONFIG_NETFILTER_XT_TARGET_TCPMSS is not set
+# CONFIG_NETFILTER_XT_TARGET_TCPOPTSTRIP is not set
+
+#
+# Xtables matches
+#
+# CONFIG_NETFILTER_XT_MATCH_ADDRTYPE is not set
+# CONFIG_NETFILTER_XT_MATCH_BPF is not set
+# CONFIG_NETFILTER_XT_MATCH_COMMENT is not set
+# CONFIG_NETFILTER_XT_MATCH_CPU is not set
+# CONFIG_NETFILTER_XT_MATCH_DCCP is not set
+# CONFIG_NETFILTER_XT_MATCH_DEVGROUP is not set
+# CONFIG_NETFILTER_XT_MATCH_DSCP is not set
+CONFIG_NETFILTER_XT_MATCH_ECN=y
+# CONFIG_NETFILTER_XT_MATCH_ESP is not set
+# CONFIG_NETFILTER_XT_MATCH_HASHLIMIT is not set
+CONFIG_NETFILTER_XT_MATCH_HL=y
+# CONFIG_NETFILTER_XT_MATCH_IPCOMP is not set
+# CONFIG_NETFILTER_XT_MATCH_IPRANGE is not set
+# CONFIG_NETFILTER_XT_MATCH_L2TP is not set
+# CONFIG_NETFILTER_XT_MATCH_LENGTH is not set
+# CONFIG_NETFILTER_XT_MATCH_LIMIT is not set
+# CONFIG_NETFILTER_XT_MATCH_MAC is not set
+# CONFIG_NETFILTER_XT_MATCH_MARK is not set
+# CONFIG_NETFILTER_XT_MATCH_MULTIPORT is not set
+# CONFIG_NETFILTER_XT_MATCH_NFACCT is not set
+# CONFIG_NETFILTER_XT_MATCH_OWNER is not set
+# CONFIG_NETFILTER_XT_MATCH_POLICY is not set
+# CONFIG_NETFILTER_XT_MATCH_PHYSDEV is not set
+# CONFIG_NETFILTER_XT_MATCH_PKTTYPE is not set
+# CONFIG_NETFILTER_XT_MATCH_QUOTA is not set
+# CONFIG_NETFILTER_XT_MATCH_RATEEST is not set
+# CONFIG_NETFILTER_XT_MATCH_REALM is not set
+# CONFIG_NETFILTER_XT_MATCH_RECENT is not set
+CONFIG_NETFILTER_XT_MATCH_SCTP=m
+# CONFIG_NETFILTER_XT_MATCH_SOCKET is not set
+# CONFIG_NETFILTER_XT_MATCH_STATISTIC is not set
+# CONFIG_NETFILTER_XT_MATCH_STRING is not set
+# CONFIG_NETFILTER_XT_MATCH_TCPMSS is not set
+# CONFIG_NETFILTER_XT_MATCH_TIME is not set
+# CONFIG_NETFILTER_XT_MATCH_U32 is not set
+# CONFIG_IP_SET is not set
+# CONFIG_IP_VS is not set
+
+#
+# IP: Netfilter Configuration
+#
+# CONFIG_NF_DEFRAG_IPV4 is not set
+# CONFIG_NF_LOG_ARP is not set
+# CONFIG_NF_LOG_IPV4 is not set
+CONFIG_NF_REJECT_IPV4=y
+CONFIG_IP_NF_IPTABLES=y
+CONFIG_IP_NF_MATCH_AH=y
+CONFIG_IP_NF_MATCH_ECN=y
+CONFIG_IP_NF_MATCH_RPFILTER=y
+CONFIG_IP_NF_MATCH_TTL=y
+CONFIG_IP_NF_FILTER=y
+CONFIG_IP_NF_TARGET_REJECT=y
+CONFIG_IP_NF_MANGLE=y
+CONFIG_IP_NF_TARGET_ECN=y
+CONFIG_IP_NF_TARGET_TTL=y
+CONFIG_IP_NF_RAW=y
+CONFIG_IP_NF_ARPTABLES=y
+CONFIG_IP_NF_ARPFILTER=y
+CONFIG_IP_NF_ARP_MANGLE=y
+
+#
+# IPv6: Netfilter Configuration
+#
+# CONFIG_NF_DEFRAG_IPV6 is not set
+# CONFIG_NF_REJECT_IPV6 is not set
+# CONFIG_NF_LOG_IPV6 is not set
+# CONFIG_IP6_NF_IPTABLES is not set
+# CONFIG_BRIDGE_NF_EBTABLES is not set
+# CONFIG_IP_DCCP is not set
+CONFIG_IP_SCTP=m
+# CONFIG_SCTP_DBG_OBJCNT is not set
+CONFIG_SCTP_DEFAULT_COOKIE_HMAC_MD5=y
+# CONFIG_SCTP_DEFAULT_COOKIE_HMAC_SHA1 is not set
+# CONFIG_SCTP_DEFAULT_COOKIE_HMAC_NONE is not set
+CONFIG_SCTP_COOKIE_HMAC_MD5=y
+# CONFIG_SCTP_COOKIE_HMAC_SHA1 is not set
+# CONFIG_RDS is not set
+CONFIG_TIPC=m
+# CONFIG_TIPC_MEDIA_UDP is not set
+# CONFIG_ATM is not set
+# CONFIG_L2TP is not set
+CONFIG_STP=y
+CONFIG_BRIDGE=y
+CONFIG_BRIDGE_IGMP_SNOOPING=y
+# CONFIG_BRIDGE_VLAN_FILTERING is not set
+CONFIG_HAVE_NET_DSA=y
+CONFIG_VLAN_8021Q=y
+# CONFIG_VLAN_8021Q_GVRP is not set
+# CONFIG_VLAN_8021Q_MVRP is not set
+# CONFIG_DECNET is not set
+CONFIG_LLC=y
+# CONFIG_LLC2 is not set
+# CONFIG_IPX is not set
+# CONFIG_ATALK is not set
+# CONFIG_X25 is not set
+# CONFIG_LAPB is not set
+# CONFIG_PHONET is not set
+# CONFIG_6LOWPAN is not set
+# CONFIG_IEEE802154 is not set
+CONFIG_NET_SCHED=y
+
+#
+# Queueing/Scheduling
+#
+CONFIG_NET_SCH_CBQ=y
+CONFIG_NET_SCH_HTB=y
+CONFIG_NET_SCH_HFSC=y
+CONFIG_NET_SCH_PRIO=y
+CONFIG_NET_SCH_MULTIQ=y
+CONFIG_NET_SCH_RED=y
+CONFIG_NET_SCH_SFB=y
+CONFIG_NET_SCH_SFQ=y
+CONFIG_NET_SCH_TEQL=y
+CONFIG_NET_SCH_TBF=y
+CONFIG_NET_SCH_GRED=y
+CONFIG_NET_SCH_DSMARK=y
+CONFIG_NET_SCH_NETEM=y
+CONFIG_NET_SCH_DRR=y
+CONFIG_NET_SCH_MQPRIO=y
+CONFIG_NET_SCH_CHOKE=y
+CONFIG_NET_SCH_QFQ=y
+CONFIG_NET_SCH_CODEL=y
+CONFIG_NET_SCH_FQ_CODEL=y
+CONFIG_NET_SCH_FQ=y
+CONFIG_NET_SCH_HHF=y
+CONFIG_NET_SCH_PIE=y
+CONFIG_NET_SCH_INGRESS=y
+CONFIG_NET_SCH_PLUG=y
+
+#
+# Classification
+#
+CONFIG_NET_CLS=y
+CONFIG_NET_CLS_BASIC=y
+CONFIG_NET_CLS_TCINDEX=y
+CONFIG_NET_CLS_ROUTE4=y
+CONFIG_NET_CLS_FW=y
+CONFIG_NET_CLS_U32=y
+CONFIG_CLS_U32_PERF=y
+CONFIG_CLS_U32_MARK=y
+CONFIG_NET_CLS_RSVP=y
+CONFIG_NET_CLS_RSVP6=y
+CONFIG_NET_CLS_FLOW=y
+CONFIG_NET_CLS_BPF=y
+CONFIG_NET_EMATCH=y
+CONFIG_NET_EMATCH_STACK=32
+CONFIG_NET_EMATCH_CMP=y
+CONFIG_NET_EMATCH_NBYTE=y
+CONFIG_NET_EMATCH_U32=y
+CONFIG_NET_EMATCH_META=y
+CONFIG_NET_EMATCH_TEXT=y
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_POLICE=y
+CONFIG_NET_ACT_GACT=y
+CONFIG_GACT_PROB=y
+CONFIG_NET_ACT_MIRRED=y
+CONFIG_NET_ACT_IPT=y
+CONFIG_NET_ACT_NAT=y
+CONFIG_NET_ACT_PEDIT=y
+CONFIG_NET_ACT_SIMP=y
+CONFIG_NET_ACT_SKBEDIT=y
+CONFIG_NET_ACT_CSUM=y
+CONFIG_NET_ACT_VLAN=y
+CONFIG_NET_ACT_BPF=y
+CONFIG_NET_CLS_IND=y
+CONFIG_NET_SCH_FIFO=y
+# CONFIG_DCB is not set
+CONFIG_DNS_RESOLVER=y
+# CONFIG_BATMAN_ADV is not set
+# CONFIG_OPENVSWITCH is not set
+# CONFIG_VSOCKETS is not set
+# CONFIG_NETLINK_MMAP is not set
+CONFIG_NETLINK_DIAG=y
+# CONFIG_MPLS is not set
+# CONFIG_HSR is not set
+# CONFIG_NET_SWITCHDEV is not set
+CONFIG_RPS=y
+CONFIG_RFS_ACCEL=y
+CONFIG_XPS=y
+CONFIG_NET_RX_BUSY_POLL=y
+CONFIG_BQL=y
+# CONFIG_BPF_JIT is not set
+CONFIG_NET_FLOW_LIMIT=y
+
+#
+# Network testing
+#
+# CONFIG_NET_PKTGEN is not set
+# CONFIG_NET_DROP_MONITOR is not set
+# CONFIG_HAMRADIO is not set
+# CONFIG_CAN is not set
+# CONFIG_IRDA is not set
+# CONFIG_BT is not set
+# CONFIG_AF_RXRPC is not set
+CONFIG_FIB_RULES=y
+CONFIG_WIRELESS=y
+# CONFIG_CFG80211 is not set
+# CONFIG_LIB80211 is not set
+
+#
+# CFG80211 needs to be enabled for MAC80211
+#
+# CONFIG_WIMAX is not set
+# CONFIG_RFKILL is not set
+# CONFIG_NET_9P is not set
+# CONFIG_CAIF is not set
+# CONFIG_CEPH_LIB is not set
+# CONFIG_NFC is not set
+CONFIG_HAVE_BPF_JIT=y
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_UEVENT_HELPER=y
+CONFIG_UEVENT_HELPER_PATH="/sbin/hotplug"
+CONFIG_DEVTMPFS=y
+# CONFIG_DEVTMPFS_MOUNT is not set
+CONFIG_STANDALONE=y
+CONFIG_PREVENT_FIRMWARE_BUILD=y
+CONFIG_FW_LOADER=y
+CONFIG_FIRMWARE_IN_KERNEL=y
+CONFIG_EXTRA_FIRMWARE=""
+# CONFIG_FW_LOADER_USER_HELPER_FALLBACK is not set
+CONFIG_ALLOW_DEV_COREDUMP=y
+# CONFIG_DEBUG_DRIVER is not set
+# CONFIG_DEBUG_DEVRES is not set
+# CONFIG_SYS_HYPERVISOR is not set
+# CONFIG_GENERIC_CPU_DEVICES is not set
+# CONFIG_DMA_SHARED_BUFFER is not set
+
+#
+# Bus devices
+#
+# CONFIG_CONNECTOR is not set
+CONFIG_MTD=y
+# CONFIG_MTD_TESTS is not set
+# CONFIG_MTD_REDBOOT_PARTS is not set
+CONFIG_MTD_CMDLINE_PARTS=y
+CONFIG_MTD_OF_PARTS=y
+# CONFIG_MTD_AR7_PARTS is not set
+
+#
+# User Modules And Translation Layers
+#
+CONFIG_MTD_BLKDEVS=y
+CONFIG_MTD_BLOCK=y
+# CONFIG_FTL is not set
+# CONFIG_NFTL is not set
+# CONFIG_INFTL is not set
+# CONFIG_RFD_FTL is not set
+# CONFIG_SSFDC is not set
+# CONFIG_SM_FTL is not set
+# CONFIG_MTD_OOPS is not set
+# CONFIG_MTD_SWAP is not set
+# CONFIG_MTD_PARTITIONED_MASTER is not set
+
+#
+# RAM/ROM/Flash chip drivers
+#
+CONFIG_MTD_CFI=y
+# CONFIG_MTD_JEDECPROBE is not set
+CONFIG_MTD_GEN_PROBE=y
+# CONFIG_MTD_CFI_ADV_OPTIONS is not set
+CONFIG_MTD_MAP_BANK_WIDTH_1=y
+CONFIG_MTD_MAP_BANK_WIDTH_2=y
+CONFIG_MTD_MAP_BANK_WIDTH_4=y
+# CONFIG_MTD_MAP_BANK_WIDTH_8 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_16 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_32 is not set
+CONFIG_MTD_CFI_I1=y
+CONFIG_MTD_CFI_I2=y
+# CONFIG_MTD_CFI_I4 is not set
+# CONFIG_MTD_CFI_I8 is not set
+# CONFIG_MTD_CFI_INTELEXT is not set
+CONFIG_MTD_CFI_AMDSTD=y
+# CONFIG_MTD_CFI_STAA is not set
+CONFIG_MTD_CFI_UTIL=y
+# CONFIG_MTD_RAM is not set
+# CONFIG_MTD_ROM is not set
+# CONFIG_MTD_ABSENT is not set
+
+#
+# Mapping drivers for chip access
+#
+# CONFIG_MTD_COMPLEX_MAPPINGS is not set
+# CONFIG_MTD_PHYSMAP is not set
+CONFIG_MTD_PHYSMAP_OF=y
+# CONFIG_MTD_INTEL_VR_NOR is not set
+# CONFIG_MTD_PLATRAM is not set
+
+#
+# Self-contained MTD device drivers
+#
+# CONFIG_MTD_PMC551 is not set
+# CONFIG_MTD_DATAFLASH is not set
+# CONFIG_MTD_SST25L is not set
+# CONFIG_MTD_SLRAM is not set
+# CONFIG_MTD_PHRAM is not set
+# CONFIG_MTD_MTDRAM is not set
+# CONFIG_MTD_BLOCK2MTD is not set
+
+#
+# Disk-On-Chip Device Drivers
+#
+# CONFIG_MTD_DOCG3 is not set
+CONFIG_MTD_NAND_ECC=y
+# CONFIG_MTD_NAND_ECC_SMC is not set
+CONFIG_MTD_NAND=y
+# CONFIG_MTD_NAND_ECC_BCH is not set
+# CONFIG_MTD_SM_COMMON is not set
+# CONFIG_MTD_NAND_DENALI is not set
+# CONFIG_MTD_NAND_GPIO is not set
+# CONFIG_MTD_NAND_OMAP_BCH_BUILD is not set
+CONFIG_MTD_NAND_IDS=y
+# CONFIG_MTD_NAND_RICOH is not set
+# CONFIG_MTD_NAND_DISKONCHIP is not set
+# CONFIG_MTD_NAND_DOCG4 is not set
+# CONFIG_MTD_NAND_CAFE is not set
+# CONFIG_MTD_NAND_NANDSIM is not set
+# CONFIG_MTD_NAND_PLATFORM is not set
+CONFIG_MTD_NAND_FSL_ELBC=y
+# CONFIG_MTD_NAND_FSL_IFC is not set
+# CONFIG_MTD_NAND_FSL_UPM is not set
+# CONFIG_MTD_NAND_HISI504 is not set
+# CONFIG_MTD_ONENAND is not set
+
+#
+# LPDDR & LPDDR2 PCM memory drivers
+#
+# CONFIG_MTD_LPDDR is not set
+# CONFIG_MTD_SPI_NOR is not set
+# CONFIG_MTD_UBI is not set
+CONFIG_DTC=y
+CONFIG_OF=y
+
+#
+# Device Tree and Open Firmware support
+#
+# CONFIG_OF_UNITTEST is not set
+CONFIG_OF_FLATTREE=y
+CONFIG_OF_EARLY_FLATTREE=y
+CONFIG_OF_ADDRESS=y
+CONFIG_OF_ADDRESS_PCI=y
+CONFIG_OF_IRQ=y
+CONFIG_OF_NET=y
+CONFIG_OF_MDIO=y
+CONFIG_OF_PCI=y
+CONFIG_OF_PCI_IRQ=y
+CONFIG_OF_MTD=y
+CONFIG_OF_RESERVED_MEM=y
+# CONFIG_OF_OVERLAY is not set
+CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y
+# CONFIG_PARPORT is not set
+CONFIG_BLK_DEV=y
+# CONFIG_BLK_DEV_NULL_BLK is not set
+# CONFIG_BLK_DEV_FD is not set
+# CONFIG_BLK_DEV_PCIESSD_MTIP32XX is not set
+# CONFIG_BLK_CPQ_CISS_DA is not set
+# CONFIG_BLK_DEV_DAC960 is not set
+# CONFIG_BLK_DEV_UMEM is not set
+# CONFIG_BLK_DEV_COW_COMMON is not set
+CONFIG_BLK_DEV_LOOP=y
+CONFIG_BLK_DEV_LOOP_MIN_COUNT=8
+# CONFIG_BLK_DEV_CRYPTOLOOP is not set
+# CONFIG_BLK_DEV_DRBD is not set
+# CONFIG_BLK_DEV_NBD is not set
+# CONFIG_BLK_DEV_NVME is not set
+# CONFIG_BLK_DEV_SX8 is not set
+CONFIG_BLK_DEV_RAM=y
+CONFIG_BLK_DEV_RAM_COUNT=16
+CONFIG_BLK_DEV_RAM_SIZE=524288
+# CONFIG_BLK_DEV_PMEM is not set
+# CONFIG_CDROM_PKTCDVD is not set
+# CONFIG_ATA_OVER_ETH is not set
+# CONFIG_BLK_DEV_HD is not set
+# CONFIG_BLK_DEV_RBD is not set
+# CONFIG_BLK_DEV_RSXX is not set
+
+#
+# Misc devices
+#
+# CONFIG_SENSORS_LIS3LV02D is not set
+# CONFIG_AD525X_DPOT is not set
+# CONFIG_DUMMY_IRQ is not set
+CONFIG_HWLAT_DETECTOR=m
+# CONFIG_PHANTOM is not set
+# CONFIG_SGI_IOC4 is not set
+# CONFIG_TIFM_CORE is not set
+# CONFIG_ICS932S401 is not set
+# CONFIG_ENCLOSURE_SERVICES is not set
+CONFIG_FSL_USDPAA=y
+# CONFIG_HP_ILO is not set
+# CONFIG_APDS9802ALS is not set
+# CONFIG_ISL29003 is not set
+# CONFIG_ISL29020 is not set
+# CONFIG_SENSORS_TSL2550 is not set
+# CONFIG_SENSORS_BH1780 is not set
+# CONFIG_SENSORS_BH1770 is not set
+# CONFIG_SENSORS_APDS990X is not set
+# CONFIG_HMC6352 is not set
+# CONFIG_DS1682 is not set
+# CONFIG_TI_DAC7512 is not set
+# CONFIG_BMP085_I2C is not set
+# CONFIG_BMP085_SPI is not set
+# CONFIG_USB_SWITCH_FSA9480 is not set
+# CONFIG_LATTICE_ECP3_CONFIG is not set
+# CONFIG_SRAM is not set
+# CONFIG_C2PORT is not set
+
+#
+# EEPROM support
+#
+# CONFIG_EEPROM_AT24 is not set
+# CONFIG_EEPROM_AT25 is not set
+# CONFIG_EEPROM_LEGACY is not set
+# CONFIG_EEPROM_MAX6875 is not set
+# CONFIG_EEPROM_93CX6 is not set
+# CONFIG_EEPROM_93XX46 is not set
+# CONFIG_CB710_CORE is not set
+
+#
+# Texas Instruments shared transport line discipline
+#
+# CONFIG_TI_ST is not set
+# CONFIG_SENSORS_LIS3_SPI is not set
+# CONFIG_SENSORS_LIS3_I2C is not set
+
+#
+# Altera FPGA firmware download module
+#
+# CONFIG_ALTERA_STAPL is not set
+
+#
+# Intel MIC Bus Driver
+#
+
+#
+# Intel MIC Host Driver
+#
+
+#
+# Intel MIC Card Driver
+#
+# CONFIG_ECHO is not set
+# CONFIG_CXL_BASE is not set
+CONFIG_HAVE_IDE=y
+# CONFIG_IDE is not set
+
+#
+# SCSI device support
+#
+CONFIG_SCSI_MOD=y
+# CONFIG_RAID_ATTRS is not set
+CONFIG_SCSI=y
+CONFIG_SCSI_DMA=y
+# CONFIG_SCSI_NETLINK is not set
+# CONFIG_SCSI_MQ_DEFAULT is not set
+CONFIG_SCSI_PROC_FS=y
+
+#
+# SCSI support type (disk, tape, CD-ROM)
+#
+CONFIG_BLK_DEV_SD=y
+CONFIG_CHR_DEV_ST=y
+# CONFIG_CHR_DEV_OSST is not set
+CONFIG_BLK_DEV_SR=y
+# CONFIG_BLK_DEV_SR_VENDOR is not set
+CONFIG_CHR_DEV_SG=y
+# CONFIG_CHR_DEV_SCH is not set
+# CONFIG_SCSI_CONSTANTS is not set
+CONFIG_SCSI_LOGGING=y
+# CONFIG_SCSI_SCAN_ASYNC is not set
+
+#
+# SCSI Transports
+#
+CONFIG_SCSI_SPI_ATTRS=y
+# CONFIG_SCSI_FC_ATTRS is not set
+# CONFIG_SCSI_ISCSI_ATTRS is not set
+# CONFIG_SCSI_SAS_ATTRS is not set
+# CONFIG_SCSI_SAS_LIBSAS is not set
+# CONFIG_SCSI_SRP_ATTRS is not set
+CONFIG_SCSI_LOWLEVEL=y
+# CONFIG_ISCSI_TCP is not set
+# CONFIG_ISCSI_BOOT_SYSFS is not set
+# CONFIG_SCSI_CXGB3_ISCSI is not set
+# CONFIG_SCSI_CXGB4_ISCSI is not set
+# CONFIG_SCSI_BNX2_ISCSI is not set
+# CONFIG_BE2ISCSI is not set
+# CONFIG_BLK_DEV_3W_XXXX_RAID is not set
+# CONFIG_SCSI_HPSA is not set
+# CONFIG_SCSI_3W_9XXX is not set
+# CONFIG_SCSI_3W_SAS is not set
+# CONFIG_SCSI_ACARD is not set
+# CONFIG_SCSI_AACRAID is not set
+# CONFIG_SCSI_AIC7XXX is not set
+# CONFIG_SCSI_AIC79XX is not set
+# CONFIG_SCSI_AIC94XX is not set
+# CONFIG_SCSI_MVSAS is not set
+# CONFIG_SCSI_MVUMI is not set
+# CONFIG_SCSI_DPT_I2O is not set
+# CONFIG_SCSI_ADVANSYS is not set
+# CONFIG_SCSI_ARCMSR is not set
+# CONFIG_SCSI_ESAS2R is not set
+# CONFIG_MEGARAID_NEWGEN is not set
+# CONFIG_MEGARAID_LEGACY is not set
+# CONFIG_MEGARAID_SAS is not set
+# CONFIG_SCSI_MPT2SAS is not set
+# CONFIG_SCSI_MPT3SAS is not set
+# CONFIG_SCSI_UFSHCD is not set
+# CONFIG_SCSI_HPTIOP is not set
+# CONFIG_SCSI_BUSLOGIC is not set
+# CONFIG_SCSI_DMX3191D is not set
+# CONFIG_SCSI_EATA is not set
+# CONFIG_SCSI_FUTURE_DOMAIN is not set
+# CONFIG_SCSI_GDTH is not set
+# CONFIG_SCSI_IPS is not set
+# CONFIG_SCSI_INITIO is not set
+# CONFIG_SCSI_INIA100 is not set
+# CONFIG_SCSI_STEX is not set
+CONFIG_SCSI_SYM53C8XX_2=y
+CONFIG_SCSI_SYM53C8XX_DMA_ADDRESSING_MODE=1
+CONFIG_SCSI_SYM53C8XX_DEFAULT_TAGS=16
+CONFIG_SCSI_SYM53C8XX_MAX_TAGS=64
+CONFIG_SCSI_SYM53C8XX_MMIO=y
+# CONFIG_SCSI_QLOGIC_1280 is not set
+# CONFIG_SCSI_QLA_ISCSI is not set
+# CONFIG_SCSI_DC395x is not set
+# CONFIG_SCSI_AM53C974 is not set
+# CONFIG_SCSI_NSP32 is not set
+# CONFIG_SCSI_WD719X is not set
+# CONFIG_SCSI_DEBUG is not set
+# CONFIG_SCSI_PMCRAID is not set
+# CONFIG_SCSI_PM8001 is not set
+# CONFIG_SCSI_DH is not set
+# CONFIG_SCSI_OSD_INITIATOR is not set
+# CONFIG_ATA is not set
+# CONFIG_MD is not set
+# CONFIG_TARGET_CORE is not set
+# CONFIG_FUSION is not set
+
+#
+# IEEE 1394 (FireWire) support
+#
+# CONFIG_FIREWIRE is not set
+# CONFIG_FIREWIRE_NOSY is not set
+# CONFIG_MACINTOSH_DRIVERS is not set
+CONFIG_NETDEVICES=y
+# CONFIG_AS_FASTPATH is not set
+CONFIG_FSL_DPAA_ETH_MAX_BUF_COUNT=128
+CONFIG_NET_CORE=y
+# CONFIG_BONDING is not set
+CONFIG_DUMMY=m
+# CONFIG_EQUALIZER is not set
+# CONFIG_NET_FC is not set
+# CONFIG_IFB is not set
+# CONFIG_NET_TEAM is not set
+# CONFIG_MACVLAN is not set
+# CONFIG_IPVLAN is not set
+# CONFIG_VXLAN is not set
+# CONFIG_NETCONSOLE is not set
+# CONFIG_NETPOLL is not set
+# CONFIG_NET_POLL_CONTROLLER is not set
+# CONFIG_RIONET is not set
+CONFIG_TUN=y
+# CONFIG_VETH is not set
+# CONFIG_NLMON is not set
+# CONFIG_ARCNET is not set
+
+#
+# CAIF transport drivers
+#
+
+#
+# Distributed Switch Architecture drivers
+#
+# CONFIG_NET_DSA_MV88E6XXX is not set
+# CONFIG_NET_DSA_MV88E6XXX_NEED_PPU is not set
+CONFIG_ETHERNET=y
+CONFIG_NET_VENDOR_3COM=y
+# CONFIG_VORTEX is not set
+# CONFIG_TYPHOON is not set
+CONFIG_NET_VENDOR_ADAPTEC=y
+# CONFIG_ADAPTEC_STARFIRE is not set
+CONFIG_NET_VENDOR_AGERE=y
+# CONFIG_ET131X is not set
+CONFIG_NET_VENDOR_ALTEON=y
+# CONFIG_ACENIC is not set
+# CONFIG_ALTERA_TSE is not set
+CONFIG_NET_VENDOR_AMD=y
+# CONFIG_AMD8111_ETH is not set
+# CONFIG_PCNET32 is not set
+CONFIG_NET_VENDOR_ARC=y
+# CONFIG_ARC_EMAC is not set
+CONFIG_NET_VENDOR_ATHEROS=y
+# CONFIG_ATL2 is not set
+# CONFIG_ATL1 is not set
+# CONFIG_ATL1E is not set
+# CONFIG_ATL1C is not set
+# CONFIG_ALX is not set
+CONFIG_NET_CADENCE=y
+# CONFIG_MACB is not set
+CONFIG_NET_VENDOR_BROADCOM=y
+# CONFIG_B44 is not set
+# CONFIG_BCMGENET is not set
+# CONFIG_BNX2 is not set
+# CONFIG_CNIC is not set
+# CONFIG_TIGON3 is not set
+# CONFIG_BNX2X is not set
+# CONFIG_SYSTEMPORT is not set
+CONFIG_NET_VENDOR_BROCADE=y
+# CONFIG_BNA is not set
+CONFIG_NET_VENDOR_CHELSIO=y
+# CONFIG_CHELSIO_T1 is not set
+# CONFIG_CHELSIO_T3 is not set
+# CONFIG_CHELSIO_T4 is not set
+# CONFIG_CHELSIO_T4VF is not set
+CONFIG_NET_VENDOR_CISCO=y
+# CONFIG_ENIC is not set
+# CONFIG_DNET is not set
+CONFIG_NET_VENDOR_DEC=y
+# CONFIG_NET_TULIP is not set
+CONFIG_NET_VENDOR_DLINK=y
+# CONFIG_DL2K is not set
+# CONFIG_SUNDANCE is not set
+CONFIG_NET_VENDOR_EMULEX=y
+# CONFIG_BE2NET is not set
+CONFIG_NET_VENDOR_EXAR=y
+# CONFIG_S2IO is not set
+# CONFIG_VXGE is not set
+CONFIG_NET_VENDOR_FREESCALE=y
+CONFIG_FSL_PQ_MDIO=y
+# CONFIG_FSL_XGMAC_MDIO is not set
+# CONFIG_GIANFAR is not set
+
+#
+# Frame Manager support
+#
+CONFIG_FSL_SDK_FMAN=y
+# CONFIG_FSL_SDK_FMAN_TEST is not set
+
+#
+# FMAN Processor support
+#
+CONFIG_FMAN_P3040_P4080_P5020=y
+# CONFIG_FMAN_P1023 is not set
+# CONFIG_FMAN_V3H is not set
+# CONFIG_FMAN_V3L is not set
+# CONFIG_FMAN_MIB_CNT_OVF_IRQ_EN is not set
+CONFIG_FSL_FM_MAX_FRAME_SIZE=1522
+CONFIG_FSL_FM_RX_EXTRA_HEADROOM=64
+CONFIG_FSL_SDK_DPAA_ETH=y
+# CONFIG_FSL_DPAA_HOOKS is not set
+# CONFIG_FSL_DPAA_MACSEC is not set
+# CONFIG_FSL_DPAA_CEETM is not set
+# CONFIG_FSL_DPAA_OFFLINE_PORTS is not set
+# CONFIG_FSL_DPAA_ADVANCED_DRIVERS is not set
+CONFIG_FSL_DPAA_GENERIC_DRIVER=y
+# CONFIG_FSL_DPAA_ETH_JUMBO_FRAME is not set
+# CONFIG_FSL_DPAA_TS is not set
+# CONFIG_FSL_DPAA_1588 is not set
+CONFIG_FSL_DPAA_ETH_USE_NDO_SELECT_QUEUE=y
+CONFIG_FSL_DPAA_ETH_REFILL_THRESHOLD=80
+CONFIG_FSL_DPAA_CS_THRESHOLD_1G=0x06000000
+CONFIG_FSL_DPAA_CS_THRESHOLD_10G=0x10000000
+CONFIG_FSL_DPAA_INGRESS_CS_THRESHOLD=0x10000000
+CONFIG_FSL_DPAA_ETH_DEBUGFS=y
+# CONFIG_FSL_DPAA_ETH_DEBUG is not set
+# CONFIG_FSL_DPAA_DBG_LOOP is not set
+CONFIG_NET_VENDOR_HP=y
+# CONFIG_HP100 is not set
+CONFIG_NET_VENDOR_INTEL=y
+# CONFIG_E100 is not set
+CONFIG_E1000=y
+CONFIG_E1000E=y
+# CONFIG_IGB is not set
+# CONFIG_IGBVF is not set
+# CONFIG_IXGB is not set
+# CONFIG_IXGBE is not set
+# CONFIG_IXGBEVF is not set
+# CONFIG_I40E is not set
+# CONFIG_I40EVF is not set
+# CONFIG_FM10K is not set
+CONFIG_NET_VENDOR_I825XX=y
+# CONFIG_IP1000 is not set
+# CONFIG_JME is not set
+CONFIG_NET_VENDOR_MARVELL=y
+# CONFIG_MV643XX_ETH is not set
+# CONFIG_MVMDIO is not set
+# CONFIG_SKGE is not set
+# CONFIG_SKY2 is not set
+CONFIG_NET_VENDOR_MELLANOX=y
+# CONFIG_MLX4_EN is not set
+# CONFIG_MLX4_CORE is not set
+# CONFIG_MLX5_CORE is not set
+CONFIG_NET_VENDOR_MICREL=y
+# CONFIG_KS8851 is not set
+# CONFIG_KS8851_MLL is not set
+# CONFIG_KSZ884X_PCI is not set
+CONFIG_NET_VENDOR_MICROCHIP=y
+# CONFIG_ENC28J60 is not set
+CONFIG_NET_VENDOR_MYRI=y
+# CONFIG_MYRI10GE is not set
+# CONFIG_FEALNX is not set
+CONFIG_NET_VENDOR_NATSEMI=y
+# CONFIG_NATSEMI is not set
+# CONFIG_NS83820 is not set
+CONFIG_NET_VENDOR_8390=y
+# CONFIG_NE2K_PCI is not set
+CONFIG_NET_VENDOR_NVIDIA=y
+# CONFIG_FORCEDETH is not set
+CONFIG_NET_VENDOR_OKI=y
+# CONFIG_ETHOC is not set
+CONFIG_NET_PACKET_ENGINE=y
+# CONFIG_HAMACHI is not set
+# CONFIG_YELLOWFIN is not set
+CONFIG_NET_VENDOR_QLOGIC=y
+# CONFIG_QLA3XXX is not set
+# CONFIG_QLCNIC is not set
+# CONFIG_QLGE is not set
+# CONFIG_NETXEN_NIC is not set
+CONFIG_NET_VENDOR_QUALCOMM=y
+# CONFIG_QCA7000 is not set
+CONFIG_NET_VENDOR_REALTEK=y
+# CONFIG_8139CP is not set
+# CONFIG_8139TOO is not set
+# CONFIG_R8169 is not set
+CONFIG_NET_VENDOR_RDC=y
+# CONFIG_R6040 is not set
+CONFIG_NET_VENDOR_ROCKER=y
+CONFIG_NET_VENDOR_SAMSUNG=y
+# CONFIG_SXGBE_ETH is not set
+CONFIG_NET_VENDOR_SEEQ=y
+CONFIG_NET_VENDOR_SILAN=y
+# CONFIG_SC92031 is not set
+CONFIG_NET_VENDOR_SIS=y
+# CONFIG_SIS900 is not set
+# CONFIG_SIS190 is not set
+# CONFIG_SFC is not set
+CONFIG_NET_VENDOR_SMSC=y
+# CONFIG_EPIC100 is not set
+# CONFIG_SMSC911X is not set
+# CONFIG_SMSC9420 is not set
+CONFIG_NET_VENDOR_STMICRO=y
+# CONFIG_STMMAC_ETH is not set
+CONFIG_NET_VENDOR_SUN=y
+# CONFIG_HAPPYMEAL is not set
+# CONFIG_SUNGEM is not set
+# CONFIG_CASSINI is not set
+# CONFIG_NIU is not set
+CONFIG_NET_VENDOR_TEHUTI=y
+# CONFIG_TEHUTI is not set
+CONFIG_NET_VENDOR_TI=y
+# CONFIG_TI_CPSW_ALE is not set
+# CONFIG_TLAN is not set
+CONFIG_NET_VENDOR_VIA=y
+# CONFIG_VIA_RHINE is not set
+# CONFIG_VIA_VELOCITY is not set
+CONFIG_NET_VENDOR_WIZNET=y
+# CONFIG_WIZNET_W5100 is not set
+# CONFIG_WIZNET_W5300 is not set
+CONFIG_NET_VENDOR_XILINX=y
+# CONFIG_XILINX_EMACLITE is not set
+# CONFIG_XILINX_LL_TEMAC is not set
+# CONFIG_FDDI is not set
+# CONFIG_HIPPI is not set
+CONFIG_PHYLIB=y
+
+#
+# MII PHY device drivers
+#
+# CONFIG_AQUANTIA_PHY is not set
+CONFIG_AT803X_PHY=y
+# CONFIG_AMD_PHY is not set
+# CONFIG_MARVELL_PHY is not set
+# CONFIG_DAVICOM_PHY is not set
+# CONFIG_QSEMI_PHY is not set
+# CONFIG_LXT_PHY is not set
+# CONFIG_CICADA_PHY is not set
+CONFIG_VITESSE_PHY=y
+# CONFIG_TERANETICS_PHY is not set
+# CONFIG_SMSC_PHY is not set
+# CONFIG_BROADCOM_PHY is not set
+# CONFIG_BCM7XXX_PHY is not set
+# CONFIG_BCM87XX_PHY is not set
+# CONFIG_ICPLUS_PHY is not set
+# CONFIG_REALTEK_PHY is not set
+# CONFIG_NATIONAL_PHY is not set
+# CONFIG_STE10XP is not set
+# CONFIG_LSI_ET1011C_PHY is not set
+# CONFIG_MICREL_PHY is not set
+CONFIG_FIXED_PHY=y
+# CONFIG_MDIO_BITBANG is not set
+CONFIG_MDIO_BUS_MUX=y
+CONFIG_MDIO_BUS_MUX_GPIO=y
+CONFIG_MDIO_BUS_MUX_MMIOREG=y
+# CONFIG_FSL_10GBASE_KR is not set
+# CONFIG_MDIO_BCM_UNIMAC is not set
+# CONFIG_MICREL_KS8995MA is not set
+# CONFIG_PPP is not set
+# CONFIG_SLIP is not set
+
+#
+# Host-side USB support is needed for USB Network Adapter support
+#
+# CONFIG_TDM_NET_DRIVERS is not set
+CONFIG_WLAN=y
+# CONFIG_PRISM54 is not set
+# CONFIG_HOSTAP is not set
+# CONFIG_WL_TI is not set
+
+#
+# Enable WiMAX (Networking options) to see the WiMAX drivers
+#
+# CONFIG_WAN is not set
+# CONFIG_VMXNET3 is not set
+# CONFIG_ISDN is not set
+
+#
+# Input device support
+#
+CONFIG_INPUT=y
+# CONFIG_INPUT_FF_MEMLESS is not set
+# CONFIG_INPUT_POLLDEV is not set
+# CONFIG_INPUT_SPARSEKMAP is not set
+# CONFIG_INPUT_MATRIXKMAP is not set
+
+#
+# Userland interfaces
+#
+# CONFIG_INPUT_MOUSEDEV is not set
+# CONFIG_INPUT_JOYDEV is not set
+# CONFIG_INPUT_EVDEV is not set
+# CONFIG_INPUT_EVBUG is not set
+
+#
+# Input Device Drivers
+#
+# CONFIG_INPUT_KEYBOARD is not set
+# CONFIG_INPUT_MOUSE is not set
+# CONFIG_INPUT_JOYSTICK is not set
+# CONFIG_INPUT_TABLET is not set
+# CONFIG_INPUT_TOUCHSCREEN is not set
+# CONFIG_INPUT_MISC is not set
+
+#
+# Hardware I/O ports
+#
+CONFIG_SERIO=y
+CONFIG_ARCH_MIGHT_HAVE_PC_SERIO=y
+CONFIG_SERIO_I8042=y
+CONFIG_SERIO_SERPORT=y
+# CONFIG_SERIO_PCIPS2 is not set
+CONFIG_SERIO_LIBPS2=y
+# CONFIG_SERIO_RAW is not set
+# CONFIG_SERIO_XILINX_XPS_PS2 is not set
+# CONFIG_SERIO_ALTERA_PS2 is not set
+# CONFIG_SERIO_PS2MULT is not set
+# CONFIG_SERIO_ARC_PS2 is not set
+# CONFIG_SERIO_APBPS2 is not set
+# CONFIG_GAMEPORT is not set
+
+#
+# Character devices
+#
+CONFIG_TTY=y
+CONFIG_VT=y
+CONFIG_CONSOLE_TRANSLATIONS=y
+CONFIG_VT_CONSOLE=y
+CONFIG_VT_CONSOLE_SLEEP=y
+CONFIG_HW_CONSOLE=y
+# CONFIG_VT_HW_CONSOLE_BINDING is not set
+CONFIG_UNIX98_PTYS=y
+# CONFIG_DEVPTS_MULTIPLE_INSTANCES is not set
+# CONFIG_LEGACY_PTYS is not set
+# CONFIG_SERIAL_NONSTANDARD is not set
+# CONFIG_NOZOMI is not set
+# CONFIG_N_GSM is not set
+# CONFIG_TRACE_SINK is not set
+CONFIG_PPC_EPAPR_HV_BYTECHAN=y
+# CONFIG_PPC_EARLY_DEBUG_EHV_BC is not set
+CONFIG_DEVMEM=y
+CONFIG_DEVKMEM=y
+
+#
+# Serial drivers
+#
+CONFIG_SERIAL_EARLYCON=y
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_DEPRECATED_OPTIONS=y
+CONFIG_SERIAL_8250_CONSOLE=y
+CONFIG_SERIAL_8250_PCI=y
+CONFIG_SERIAL_8250_NR_UARTS=4
+CONFIG_SERIAL_8250_RUNTIME_UARTS=4
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_MANY_PORTS=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DETECT_IRQ=y
+CONFIG_SERIAL_8250_RSA=y
+CONFIG_SERIAL_8250_FSL=y
+# CONFIG_SERIAL_8250_DW is not set
+
+#
+# Non-8250 serial port support
+#
+# CONFIG_SERIAL_MAX3100 is not set
+# CONFIG_SERIAL_MAX310X is not set
+# CONFIG_SERIAL_UARTLITE is not set
+CONFIG_SERIAL_CORE=y
+CONFIG_SERIAL_CORE_CONSOLE=y
+# CONFIG_SERIAL_JSM is not set
+# CONFIG_SERIAL_OF_PLATFORM is not set
+# CONFIG_SERIAL_QE is not set
+# CONFIG_SERIAL_SCCNXP is not set
+# CONFIG_SERIAL_SC16IS7XX is not set
+# CONFIG_SERIAL_ALTERA_JTAGUART is not set
+# CONFIG_SERIAL_ALTERA_UART is not set
+# CONFIG_SERIAL_IFX6X60 is not set
+# CONFIG_SERIAL_XILINX_PS_UART is not set
+# CONFIG_SERIAL_ARC is not set
+# CONFIG_SERIAL_RP2 is not set
+# CONFIG_SERIAL_FSL_LPUART is not set
+# CONFIG_SERIAL_CONEXANT_DIGICOLOR is not set
+# CONFIG_TTY_PRINTK is not set
+# CONFIG_HVC_UDBG is not set
+# CONFIG_IPMI_HANDLER is not set
+CONFIG_HW_RANDOM=y
+# CONFIG_HW_RANDOM_TIMERIOMEM is not set
+CONFIG_NVRAM=y
+# CONFIG_R3964 is not set
+# CONFIG_APPLICOM is not set
+# CONFIG_RAW_DRIVER is not set
+# CONFIG_TCG_TPM is not set
+CONFIG_DEVPORT=y
+# CONFIG_XILLYBUS is not set
+
+#
+# I2C support
+#
+CONFIG_I2C=y
+CONFIG_I2C_BOARDINFO=y
+CONFIG_I2C_COMPAT=y
+CONFIG_I2C_CHARDEV=y
+# CONFIG_I2C_MUX is not set
+CONFIG_I2C_HELPER_AUTO=y
+
+#
+# I2C Hardware Bus support
+#
+
+#
+# PC SMBus host controller drivers
+#
+# CONFIG_I2C_ALI1535 is not set
+# CONFIG_I2C_ALI1563 is not set
+# CONFIG_I2C_ALI15X3 is not set
+# CONFIG_I2C_AMD756 is not set
+# CONFIG_I2C_AMD8111 is not set
+# CONFIG_I2C_I801 is not set
+# CONFIG_I2C_ISCH is not set
+# CONFIG_I2C_PIIX4 is not set
+# CONFIG_I2C_NFORCE2 is not set
+# CONFIG_I2C_SIS5595 is not set
+# CONFIG_I2C_SIS630 is not set
+# CONFIG_I2C_SIS96X is not set
+# CONFIG_I2C_VIA is not set
+# CONFIG_I2C_VIAPRO is not set
+
+#
+# I2C system bus drivers (mostly embedded / system-on-chip)
+#
+# CONFIG_I2C_CBUS_GPIO is not set
+# CONFIG_I2C_DESIGNWARE_PLATFORM is not set
+# CONFIG_I2C_DESIGNWARE_PCI is not set
+# CONFIG_I2C_GPIO is not set
+CONFIG_I2C_MPC=y
+# CONFIG_I2C_OCORES is not set
+# CONFIG_I2C_PCA_PLATFORM is not set
+# CONFIG_I2C_PXA_PCI is not set
+# CONFIG_I2C_RK3X is not set
+# CONFIG_I2C_SIMTEC is not set
+# CONFIG_I2C_XILINX is not set
+
+#
+# External I2C/SMBus adapter drivers
+#
+# CONFIG_I2C_PARPORT_LIGHT is not set
+# CONFIG_I2C_TAOS_EVM is not set
+
+#
+# Other I2C/SMBus bus drivers
+#
+# CONFIG_I2C_STUB is not set
+# CONFIG_I2C_SLAVE is not set
+# CONFIG_I2C_DEBUG_CORE is not set
+# CONFIG_I2C_DEBUG_ALGO is not set
+# CONFIG_I2C_DEBUG_BUS is not set
+CONFIG_SPI=y
+# CONFIG_SPI_DEBUG is not set
+CONFIG_SPI_MASTER=y
+
+#
+# SPI Master Controller Drivers
+#
+# CONFIG_SPI_ALTERA is not set
+CONFIG_SPI_BITBANG=y
+# CONFIG_SPI_CADENCE is not set
+CONFIG_SPI_GPIO=y
+CONFIG_SPI_FSL_LIB=y
+CONFIG_SPI_FSL_CPM=y
+CONFIG_SPI_FSL_SPI=y
+CONFIG_SPI_FSL_ESPI=y
+# CONFIG_SPI_OC_TINY is not set
+# CONFIG_SPI_PXA2XX is not set
+# CONFIG_SPI_PXA2XX_PCI is not set
+# CONFIG_SPI_SC18IS602 is not set
+# CONFIG_SPI_XCOMM is not set
+# CONFIG_SPI_XILINX is not set
+# CONFIG_SPI_DESIGNWARE is not set
+CONFIG_PLD_PTIN_SPI=y
+
+#
+# SPI Protocol Masters
+#
+CONFIG_SPI_SPIDEV=y
+# CONFIG_SPI_TLE62X0 is not set
+# CONFIG_SPMI is not set
+# CONFIG_HSI is not set
+
+#
+# PPS support
+#
+CONFIG_PPS=y
+# CONFIG_PPS_DEBUG is not set
+
+#
+# PPS clients support
+#
+# CONFIG_PPS_CLIENT_KTIMER is not set
+# CONFIG_PPS_CLIENT_LDISC is not set
+# CONFIG_PPS_CLIENT_GPIO is not set
+
+#
+# PPS generators support
+#
+
+#
+# PTP clock support
+#
+CONFIG_PTP_1588_CLOCK=y
+# CONFIG_PTP_1588_CLOCK_DPAA is not set
+
+#
+# Enable PHYLIB and NETWORK_PHY_TIMESTAMPING to see the additional clocks.
+#
+CONFIG_ARCH_WANT_OPTIONAL_GPIOLIB=y
+CONFIG_ARCH_REQUIRE_GPIOLIB=y
+CONFIG_GPIOLIB=y
+CONFIG_GPIO_DEVRES=y
+CONFIG_OF_GPIO=y
+# CONFIG_DEBUG_GPIO is not set
+# CONFIG_GPIO_SYSFS is not set
+
+#
+# Memory mapped GPIO drivers
+#
+# CONFIG_GPIO_74XX_MMIO is not set
+# CONFIG_GPIO_ALTERA is not set
+# CONFIG_GPIO_DWAPB is not set
+# CONFIG_GPIO_GENERIC_PLATFORM is not set
+# CONFIG_GPIO_GRGPIO is not set
+CONFIG_GPIO_MPC8XXX=y
+# CONFIG_GPIO_SCH311X is not set
+# CONFIG_GPIO_VX855 is not set
+# CONFIG_GPIO_XILINX is not set
+
+#
+# I2C GPIO expanders
+#
+# CONFIG_GPIO_ADP5588 is not set
+# CONFIG_GPIO_ADNP is not set
+# CONFIG_GPIO_MAX7300 is not set
+# CONFIG_GPIO_MAX732X is not set
+# CONFIG_GPIO_PCA953X is not set
+# CONFIG_GPIO_PCF857X is not set
+# CONFIG_GPIO_SX150X is not set
+
+#
+# MFD GPIO expanders
+#
+
+#
+# PCI GPIO expanders
+#
+# CONFIG_GPIO_AMD8111 is not set
+# CONFIG_GPIO_BT8XX is not set
+# CONFIG_GPIO_ML_IOH is not set
+# CONFIG_GPIO_RDC321X is not set
+
+#
+# SPI GPIO expanders
+#
+# CONFIG_GPIO_74X164 is not set
+# CONFIG_GPIO_MAX7301 is not set
+# CONFIG_GPIO_MCP23S08 is not set
+# CONFIG_GPIO_MC33880 is not set
+# CONFIG_W1 is not set
+# CONFIG_POWER_SUPPLY is not set
+# CONFIG_POWER_AVS is not set
+CONFIG_HWMON=y
+# CONFIG_HWMON_VID is not set
+# CONFIG_HWMON_DEBUG_CHIP is not set
+
+#
+# Native drivers
+#
+# CONFIG_SENSORS_AD7314 is not set
+# CONFIG_SENSORS_AD7414 is not set
+# CONFIG_SENSORS_AD7418 is not set
+# CONFIG_SENSORS_ADM1021 is not set
+# CONFIG_SENSORS_ADM1025 is not set
+# CONFIG_SENSORS_ADM1026 is not set
+# CONFIG_SENSORS_ADM1029 is not set
+# CONFIG_SENSORS_ADM1031 is not set
+# CONFIG_SENSORS_ADM9240 is not set
+# CONFIG_SENSORS_ADT7310 is not set
+# CONFIG_SENSORS_ADT7410 is not set
+# CONFIG_SENSORS_ADT7411 is not set
+# CONFIG_SENSORS_ADT7462 is not set
+# CONFIG_SENSORS_ADT7470 is not set
+# CONFIG_SENSORS_ADT7475 is not set
+# CONFIG_SENSORS_ASC7621 is not set
+# CONFIG_SENSORS_ATXP1 is not set
+# CONFIG_SENSORS_DS620 is not set
+# CONFIG_SENSORS_DS1621 is not set
+# CONFIG_SENSORS_I5K_AMB is not set
+# CONFIG_SENSORS_F75375S is not set
+# CONFIG_SENSORS_GL518SM is not set
+# CONFIG_SENSORS_GL520SM is not set
+# CONFIG_SENSORS_G760A is not set
+# CONFIG_SENSORS_G762 is not set
+# CONFIG_SENSORS_GPIO_FAN is not set
+# CONFIG_SENSORS_HIH6130 is not set
+# CONFIG_SENSORS_JC42 is not set
+# CONFIG_SENSORS_POWR1220 is not set
+# CONFIG_SENSORS_LINEAGE is not set
+# CONFIG_SENSORS_LTC2945 is not set
+# CONFIG_SENSORS_LTC4151 is not set
+# CONFIG_SENSORS_LTC4215 is not set
+# CONFIG_SENSORS_LTC4222 is not set
+# CONFIG_SENSORS_LTC4245 is not set
+# CONFIG_SENSORS_LTC4260 is not set
+# CONFIG_SENSORS_LTC4261 is not set
+# CONFIG_SENSORS_MAX1111 is not set
+# CONFIG_SENSORS_MAX16065 is not set
+# CONFIG_SENSORS_MAX1619 is not set
+# CONFIG_SENSORS_MAX1668 is not set
+# CONFIG_SENSORS_MAX197 is not set
+# CONFIG_SENSORS_MAX6639 is not set
+# CONFIG_SENSORS_MAX6642 is not set
+# CONFIG_SENSORS_MAX6650 is not set
+CONFIG_SENSORS_MAX6697=y
+CONFIG_SENSORS_QBDW033A0B=y
+# CONFIG_SENSORS_HTU21 is not set
+# CONFIG_SENSORS_MCP3021 is not set
+# CONFIG_SENSORS_ADCXX is not set
+# CONFIG_SENSORS_LM63 is not set
+# CONFIG_SENSORS_LM70 is not set
+# CONFIG_SENSORS_LM73 is not set
+# CONFIG_SENSORS_LM75 is not set
+# CONFIG_SENSORS_LM77 is not set
+# CONFIG_SENSORS_LM78 is not set
+# CONFIG_SENSORS_LM80 is not set
+# CONFIG_SENSORS_LM83 is not set
+# CONFIG_SENSORS_LM85 is not set
+# CONFIG_SENSORS_LM87 is not set
+# CONFIG_SENSORS_LM90 is not set
+# CONFIG_SENSORS_LM92 is not set
+# CONFIG_SENSORS_LM93 is not set
+# CONFIG_SENSORS_LM95234 is not set
+# CONFIG_SENSORS_LM95241 is not set
+# CONFIG_SENSORS_LM95245 is not set
+# CONFIG_SENSORS_NTC_THERMISTOR is not set
+# CONFIG_SENSORS_NCT7802 is not set
+# CONFIG_SENSORS_NCT7904 is not set
+# CONFIG_SENSORS_PCF8591 is not set
+# CONFIG_PMBUS is not set
+# CONFIG_SENSORS_SHT15 is not set
+# CONFIG_SENSORS_SHT21 is not set
+# CONFIG_SENSORS_SHTC1 is not set
+# CONFIG_SENSORS_SIS5595 is not set
+# CONFIG_SENSORS_EMC1403 is not set
+# CONFIG_SENSORS_EMC2103 is not set
+# CONFIG_SENSORS_EMC6W201 is not set
+# CONFIG_SENSORS_SMSC47M192 is not set
+# CONFIG_SENSORS_SCH56XX_COMMON is not set
+# CONFIG_SENSORS_SMM665 is not set
+# CONFIG_SENSORS_ADC128D818 is not set
+# CONFIG_SENSORS_ADS1015 is not set
+# CONFIG_SENSORS_ADS7828 is not set
+# CONFIG_SENSORS_ADS7871 is not set
+# CONFIG_SENSORS_AMC6821 is not set
+# CONFIG_SENSORS_INA209 is not set
+# CONFIG_SENSORS_INA2XX is not set
+# CONFIG_SENSORS_THMC50 is not set
+# CONFIG_SENSORS_TMP102 is not set
+# CONFIG_SENSORS_TMP103 is not set
+# CONFIG_SENSORS_TMP401 is not set
+# CONFIG_SENSORS_TMP421 is not set
+# CONFIG_SENSORS_VIA686A is not set
+# CONFIG_SENSORS_VT8231 is not set
+# CONFIG_SENSORS_W83781D is not set
+# CONFIG_SENSORS_W83791D is not set
+# CONFIG_SENSORS_W83792D is not set
+# CONFIG_SENSORS_W83793 is not set
+# CONFIG_SENSORS_W83795 is not set
+# CONFIG_SENSORS_W83L785TS is not set
+# CONFIG_SENSORS_W83L786NG is not set
+# CONFIG_THERMAL is not set
+# CONFIG_WATCHDOG is not set
+CONFIG_SSB_POSSIBLE=y
+
+#
+# Sonics Silicon Backplane
+#
+# CONFIG_SSB is not set
+CONFIG_BCMA_POSSIBLE=y
+
+#
+# Broadcom specific AMBA
+#
+# CONFIG_BCMA is not set
+
+#
+# Multifunction device drivers
+#
+# CONFIG_MFD_CORE is not set
+# CONFIG_MFD_AS3711 is not set
+# CONFIG_MFD_AS3722 is not set
+# CONFIG_PMIC_ADP5520 is not set
+# CONFIG_MFD_AAT2870_CORE is not set
+# CONFIG_MFD_ATMEL_HLCDC is not set
+# CONFIG_MFD_BCM590XX is not set
+# CONFIG_MFD_AXP20X is not set
+# CONFIG_MFD_CROS_EC is not set
+# CONFIG_PMIC_DA903X is not set
+# CONFIG_MFD_DA9052_SPI is not set
+# CONFIG_MFD_DA9052_I2C is not set
+# CONFIG_MFD_DA9055 is not set
+# CONFIG_MFD_DA9063 is not set
+# CONFIG_MFD_DA9150 is not set
+# CONFIG_MFD_MC13XXX_SPI is not set
+# CONFIG_MFD_MC13XXX_I2C is not set
+# CONFIG_MFD_HI6421_PMIC is not set
+# CONFIG_HTC_PASIC3 is not set
+# CONFIG_HTC_I2CPLD is not set
+# CONFIG_LPC_ICH is not set
+# CONFIG_LPC_SCH is not set
+# CONFIG_INTEL_SOC_PMIC is not set
+# CONFIG_MFD_JANZ_CMODIO is not set
+# CONFIG_MFD_KEMPLD is not set
+# CONFIG_MFD_88PM800 is not set
+# CONFIG_MFD_88PM805 is not set
+# CONFIG_MFD_88PM860X is not set
+# CONFIG_MFD_MAX14577 is not set
+# CONFIG_MFD_MAX77686 is not set
+# CONFIG_MFD_MAX77693 is not set
+# CONFIG_MFD_MAX77843 is not set
+# CONFIG_MFD_MAX8907 is not set
+# CONFIG_MFD_MAX8925 is not set
+# CONFIG_MFD_MAX8997 is not set
+# CONFIG_MFD_MAX8998 is not set
+# CONFIG_MFD_MT6397 is not set
+# CONFIG_MFD_MENF21BMC is not set
+# CONFIG_EZX_PCAP is not set
+# CONFIG_MFD_RETU is not set
+# CONFIG_MFD_PCF50633 is not set
+# CONFIG_MFD_RDC321X is not set
+# CONFIG_MFD_RTSX_PCI is not set
+# CONFIG_MFD_RT5033 is not set
+# CONFIG_MFD_RC5T583 is not set
+# CONFIG_MFD_RK808 is not set
+# CONFIG_MFD_RN5T618 is not set
+# CONFIG_MFD_SEC_CORE is not set
+# CONFIG_MFD_SI476X_CORE is not set
+# CONFIG_MFD_SM501 is not set
+# CONFIG_MFD_SKY81452 is not set
+# CONFIG_MFD_SMSC is not set
+# CONFIG_ABX500_CORE is not set
+# CONFIG_MFD_STMPE is not set
+# CONFIG_MFD_SYSCON is not set
+# CONFIG_MFD_TI_AM335X_TSCADC is not set
+# CONFIG_MFD_LP3943 is not set
+# CONFIG_MFD_LP8788 is not set
+# CONFIG_MFD_PALMAS is not set
+# CONFIG_TPS6105X is not set
+# CONFIG_TPS65010 is not set
+# CONFIG_TPS6507X is not set
+# CONFIG_MFD_TPS65090 is not set
+# CONFIG_MFD_TPS65217 is not set
+# CONFIG_MFD_TPS65218 is not set
+# CONFIG_MFD_TPS6586X is not set
+# CONFIG_MFD_TPS65910 is not set
+# CONFIG_MFD_TPS65912 is not set
+# CONFIG_MFD_TPS65912_I2C is not set
+# CONFIG_MFD_TPS65912_SPI is not set
+# CONFIG_MFD_TPS80031 is not set
+# CONFIG_TWL4030_CORE is not set
+# CONFIG_TWL6040_CORE is not set
+# CONFIG_MFD_WL1273_CORE is not set
+# CONFIG_MFD_LM3533 is not set
+# CONFIG_MFD_TC3589X is not set
+# CONFIG_MFD_TMIO is not set
+# CONFIG_MFD_VX855 is not set
+# CONFIG_MFD_ARIZONA_I2C is not set
+# CONFIG_MFD_ARIZONA_SPI is not set
+# CONFIG_MFD_WM8400 is not set
+# CONFIG_MFD_WM831X_I2C is not set
+# CONFIG_MFD_WM831X_SPI is not set
+# CONFIG_MFD_WM8350_I2C is not set
+# CONFIG_MFD_WM8994 is not set
+# CONFIG_REGULATOR is not set
+# CONFIG_MEDIA_SUPPORT is not set
+
+#
+# Graphics support
+#
+# CONFIG_AGP is not set
+CONFIG_VGA_ARB=y
+CONFIG_VGA_ARB_MAX_GPUS=16
+
+#
+# Direct Rendering Manager
+#
+# CONFIG_DRM is not set
+
+#
+# Frame buffer Devices
+#
+# CONFIG_FB is not set
+# CONFIG_BACKLIGHT_LCD_SUPPORT is not set
+# CONFIG_VGASTATE is not set
+
+#
+# Console display driver support
+#
+CONFIG_VGA_CONSOLE=y
+# CONFIG_VGACON_SOFT_SCROLLBACK is not set
+CONFIG_DUMMY_CONSOLE=y
+CONFIG_DUMMY_CONSOLE_COLUMNS=80
+CONFIG_DUMMY_CONSOLE_ROWS=25
+# CONFIG_SOUND is not set
+
+#
+# HID support
+#
+CONFIG_HID=y
+# CONFIG_HID_BATTERY_STRENGTH is not set
+# CONFIG_HIDRAW is not set
+# CONFIG_UHID is not set
+CONFIG_HID_GENERIC=y
+
+#
+# Special HID drivers
+#
+# CONFIG_HID_A4TECH is not set
+# CONFIG_HID_ACRUX is not set
+# CONFIG_HID_APPLE is not set
+# CONFIG_HID_AUREAL is not set
+# CONFIG_HID_BELKIN is not set
+# CONFIG_HID_CHERRY is not set
+# CONFIG_HID_CHICONY is not set
+# CONFIG_HID_CYPRESS is not set
+# CONFIG_HID_DRAGONRISE is not set
+# CONFIG_HID_EMS_FF is not set
+# CONFIG_HID_ELECOM is not set
+# CONFIG_HID_EZKEY is not set
+# CONFIG_HID_KEYTOUCH is not set
+# CONFIG_HID_KYE is not set
+# CONFIG_HID_WALTOP is not set
+# CONFIG_HID_GYRATION is not set
+# CONFIG_HID_ICADE is not set
+# CONFIG_HID_TWINHAN is not set
+# CONFIG_HID_KENSINGTON is not set
+# CONFIG_HID_LCPOWER is not set
+# CONFIG_HID_LENOVO is not set
+# CONFIG_HID_LOGITECH is not set
+# CONFIG_HID_MAGICMOUSE is not set
+# CONFIG_HID_MICROSOFT is not set
+# CONFIG_HID_MONTEREY is not set
+# CONFIG_HID_MULTITOUCH is not set
+# CONFIG_HID_ORTEK is not set
+# CONFIG_HID_PANTHERLORD is not set
+# CONFIG_HID_PETALYNX is not set
+# CONFIG_HID_PICOLCD is not set
+# CONFIG_HID_PLANTRONICS is not set
+# CONFIG_HID_PRIMAX is not set
+# CONFIG_HID_SAITEK is not set
+# CONFIG_HID_SAMSUNG is not set
+# CONFIG_HID_SPEEDLINK is not set
+# CONFIG_HID_STEELSERIES is not set
+# CONFIG_HID_SUNPLUS is not set
+# CONFIG_HID_RMI is not set
+# CONFIG_HID_GREENASIA is not set
+# CONFIG_HID_SMARTJOYPLUS is not set
+# CONFIG_HID_TIVO is not set
+# CONFIG_HID_TOPSEED is not set
+# CONFIG_HID_THRUSTMASTER is not set
+# CONFIG_HID_WACOM is not set
+# CONFIG_HID_XINMO is not set
+# CONFIG_HID_ZEROPLUS is not set
+# CONFIG_HID_ZYDACRON is not set
+# CONFIG_HID_SENSOR_HUB is not set
+
+#
+# I2C HID support
+#
+# CONFIG_I2C_HID is not set
+CONFIG_USB_OHCI_LITTLE_ENDIAN=y
+# CONFIG_USB_SUPPORT is not set
+# CONFIG_UWB is not set
+CONFIG_MMC=y
+# CONFIG_MMC_DEBUG is not set
+# CONFIG_MMC_CLKGATE is not set
+
+#
+# MMC/SD/SDIO Card Drivers
+#
+CONFIG_MMC_BLOCK=y
+CONFIG_MMC_BLOCK_MINORS=8
+CONFIG_MMC_BLOCK_BOUNCE=y
+# CONFIG_SDIO_UART is not set
+# CONFIG_MMC_TEST is not set
+
+#
+# MMC/SD/SDIO Host Controller Drivers
+#
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_IO_ACCESSORS=y
+# CONFIG_MMC_SDHCI_PCI is not set
+CONFIG_MMC_SDHCI_PLTFM=y
+# CONFIG_MMC_SDHCI_OF_ARASAN is not set
+CONFIG_MMC_SDHCI_OF_ESDHC=y
+# CONFIG_MMC_SDHCI_OF_HLWD is not set
+# CONFIG_MMC_SDHCI_F_SDH30 is not set
+# CONFIG_MMC_WBSD is not set
+# CONFIG_MMC_TIFM_SD is not set
+# CONFIG_MMC_CB710 is not set
+# CONFIG_MMC_VIA_SDMMC is not set
+# CONFIG_MMC_USDHI6ROL0 is not set
+# CONFIG_MMC_TOSHIBA_PCI is not set
+# CONFIG_MEMSTICK is not set
+# CONFIG_NEW_LEDS is not set
+# CONFIG_ACCESSIBILITY is not set
+# CONFIG_INFINIBAND is not set
+CONFIG_EDAC=y
+CONFIG_EDAC_LEGACY_SYSFS=y
+# CONFIG_EDAC_DEBUG is not set
+CONFIG_EDAC_MM_EDAC=y
+CONFIG_EDAC_MPC85XX=y
+CONFIG_RTC_LIB=y
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_HCTOSYS=y
+CONFIG_RTC_SYSTOHC=y
+CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
+# CONFIG_RTC_DEBUG is not set
+
+#
+# RTC interfaces
+#
+CONFIG_RTC_INTF_SYSFS=y
+CONFIG_RTC_INTF_PROC=y
+CONFIG_RTC_INTF_DEV=y
+# CONFIG_RTC_INTF_DEV_UIE_EMUL is not set
+# CONFIG_RTC_DRV_TEST is not set
+
+#
+# I2C RTC drivers
+#
+# CONFIG_RTC_DRV_ABB5ZES3 is not set
+# CONFIG_RTC_DRV_ABX80X is not set
+CONFIG_RTC_DRV_DS1307=y
+# CONFIG_RTC_DRV_DS1374 is not set
+# CONFIG_RTC_DRV_DS1672 is not set
+CONFIG_RTC_DRV_DS3232=y
+# CONFIG_RTC_DRV_HYM8563 is not set
+# CONFIG_RTC_DRV_MAX6900 is not set
+# CONFIG_RTC_DRV_RS5C372 is not set
+# CONFIG_RTC_DRV_ISL1208 is not set
+# CONFIG_RTC_DRV_ISL12022 is not set
+# CONFIG_RTC_DRV_ISL12057 is not set
+# CONFIG_RTC_DRV_X1205 is not set
+# CONFIG_RTC_DRV_PCF2127 is not set
+# CONFIG_RTC_DRV_PCF8523 is not set
+# CONFIG_RTC_DRV_PCF8563 is not set
+# CONFIG_RTC_DRV_PCF85063 is not set
+# CONFIG_RTC_DRV_PCF8583 is not set
+# CONFIG_RTC_DRV_M41T80 is not set
+# CONFIG_RTC_DRV_BQ32K is not set
+# CONFIG_RTC_DRV_S35390A is not set
+# CONFIG_RTC_DRV_FM3130 is not set
+# CONFIG_RTC_DRV_RX8581 is not set
+# CONFIG_RTC_DRV_RX8025 is not set
+# CONFIG_RTC_DRV_EM3027 is not set
+# CONFIG_RTC_DRV_RV3029C2 is not set
+
+#
+# SPI RTC drivers
+#
+# CONFIG_RTC_DRV_M41T93 is not set
+# CONFIG_RTC_DRV_M41T94 is not set
+# CONFIG_RTC_DRV_DS1305 is not set
+# CONFIG_RTC_DRV_DS1343 is not set
+# CONFIG_RTC_DRV_DS1347 is not set
+# CONFIG_RTC_DRV_DS1390 is not set
+# CONFIG_RTC_DRV_MAX6902 is not set
+# CONFIG_RTC_DRV_R9701 is not set
+# CONFIG_RTC_DRV_RS5C348 is not set
+# CONFIG_RTC_DRV_DS3234 is not set
+# CONFIG_RTC_DRV_PCF2123 is not set
+# CONFIG_RTC_DRV_RX4581 is not set
+# CONFIG_RTC_DRV_MCP795 is not set
+
+#
+# Platform RTC drivers
+#
+CONFIG_RTC_DRV_CMOS=y
+# CONFIG_RTC_DRV_DS1286 is not set
+# CONFIG_RTC_DRV_DS1511 is not set
+# CONFIG_RTC_DRV_DS1553 is not set
+# CONFIG_RTC_DRV_DS1685_FAMILY is not set
+# CONFIG_RTC_DRV_DS1742 is not set
+# CONFIG_RTC_DRV_DS2404 is not set
+# CONFIG_RTC_DRV_STK17TA8 is not set
+# CONFIG_RTC_DRV_M48T86 is not set
+# CONFIG_RTC_DRV_M48T35 is not set
+# CONFIG_RTC_DRV_M48T59 is not set
+# CONFIG_RTC_DRV_MSM6242 is not set
+# CONFIG_RTC_DRV_BQ4802 is not set
+# CONFIG_RTC_DRV_RP5C01 is not set
+# CONFIG_RTC_DRV_V3020 is not set
+
+#
+# on-CPU RTC drivers
+#
+# CONFIG_RTC_DRV_GENERIC is not set
+# CONFIG_RTC_DRV_SNVS is not set
+# CONFIG_RTC_DRV_XGENE is not set
+
+#
+# HID Sensor RTC drivers
+#
+# CONFIG_DMADEVICES is not set
+# CONFIG_AUXDISPLAY is not set
+CONFIG_UIO=y
+# CONFIG_UIO_CIF is not set
+# CONFIG_UIO_PDRV_GENIRQ is not set
+# CONFIG_UIO_DMEM_GENIRQ is not set
+# CONFIG_UIO_AEC is not set
+# CONFIG_UIO_SERCOS3 is not set
+# CONFIG_UIO_PCI_GENERIC is not set
+# CONFIG_UIO_NETX is not set
+# CONFIG_UIO_FSL_ELBC_GPCM is not set
+# CONFIG_UIO_FSL_SRAM is not set
+# CONFIG_UIO_MF624 is not set
+# CONFIG_UIO_FSL_DMA is not set
+# CONFIG_VFIO is not set
+CONFIG_VIRT_DRIVERS=y
+CONFIG_FSL_HV_MANAGER=y
+
+#
+# Virtio drivers
+#
+# CONFIG_VIRTIO_PCI is not set
+# CONFIG_VIRTIO_MMIO is not set
+
+#
+# Microsoft Hyper-V guest support
+#
+CONFIG_STAGING=y
+# CONFIG_COMEDI is not set
+# CONFIG_RTLLIB is not set
+# CONFIG_RTS5208 is not set
+# CONFIG_FT1000 is not set
+
+#
+# Speakup console speech
+#
+# CONFIG_SPEAKUP is not set
+# CONFIG_TOUCHSCREEN_SYNAPTICS_I2C_RMI4 is not set
+# CONFIG_STAGING_MEDIA is not set
+
+#
+# Android
+#
+# CONFIG_WIMAX_GDM72XX is not set
+# CONFIG_MTD_SPINAND_MT29F is not set
+# CONFIG_LUSTRE_FS is not set
+# CONFIG_DGNC is not set
+# CONFIG_DGAP is not set
+# CONFIG_GS_FPGABOOT is not set
+# CONFIG_COMMON_CLK_XLNX_CLKWZRD is not set
+# CONFIG_I2O is not set
+CONFIG_FSL_RMAN_UIO=y
+CONFIG_FSL_DPA=y
+
+#
+# Freescale Datapath QMan/BMan options
+#
+# CONFIG_FSL_DPA_CHECKING is not set
+CONFIG_FSL_DPA_CAN_WAIT=y
+CONFIG_FSL_DPA_CAN_WAIT_SYNC=y
+CONFIG_FSL_DPA_PIRQ_FAST=y
+CONFIG_FSL_DPA_PIRQ_SLOW=y
+CONFIG_FSL_DPA_PORTAL_SHARE=y
+CONFIG_FSL_BMAN=y
+CONFIG_FSL_BMAN_CONFIG=y
+# CONFIG_FSL_BMAN_TEST is not set
+CONFIG_FSL_BMAN_DEBUGFS=y
+CONFIG_FSL_QMAN=y
+CONFIG_FSL_QMAN_POLL_LIMIT=32
+CONFIG_FSL_QMAN_CONFIG=y
+# CONFIG_FSL_QMAN_TEST is not set
+CONFIG_FSL_QMAN_DEBUGFS=y
+CONFIG_FSL_QMAN_FQD_SZ=10
+CONFIG_FSL_QMAN_PFDR_SZ=13
+CONFIG_FSL_QMAN_CI_SCHED_CFG_SRCCIV=4
+CONFIG_FSL_QMAN_CI_SCHED_CFG_SRQ_W=3
+CONFIG_FSL_QMAN_CI_SCHED_CFG_RW_W=2
+CONFIG_FSL_QMAN_CI_SCHED_CFG_BMAN_W=2
+CONFIG_FSL_QMAN_PIRQ_DQRR_ITHRESH=12
+CONFIG_FSL_QMAN_PIRQ_MR_ITHRESH=4
+CONFIG_FSL_QMAN_PIRQ_IPERIOD=100
+# CONFIG_FSL_QMAN_FQ_LOOKUP is not set
+CONFIG_QMAN_CEETM_UPDATE_PERIOD=1000
+CONFIG_FSL_QMAN_INIT_TIMEOUT=10
+# CONFIG_FSL_DCE is not set
+CONFIG_FSL_PME2=y
+
+#
+# Freescale Datapath PME options
+#
+CONFIG_FSL_PME2_CTRL=y
+
+#
+# Stateful Rule Engine
+#
+# CONFIG_FSL_PME2_SRE_AIM is not set
+# CONFIG_FSL_PME2_SRE_ESR is not set
+CONFIG_FSL_PME2_SRE_CTX_SIZE_PER_SESSION=17
+CONFIG_FSL_PME2_SRE_CNR=128
+CONFIG_FSL_PME2_SRE_MAX_INSTRUCTION_LIMIT=65535
+CONFIG_FSL_PME2_SRE_MAX_BLOCK_NUMBER=32767
+CONFIG_FSL_PME2_PORTAL=y
+# CONFIG_FSL_PME2_TEST_HIGH is not set
+# CONFIG_FSL_PME2_TEST_SCAN is not set
+CONFIG_FSL_PME2_DB=y
+CONFIG_FSL_PME2_DB_QOSOUT_PRIORITY=2
+CONFIG_FSL_PME2_SCAN=y
+# CONFIG_FSL_PME2_SCAN_DEBUG is not set
+CONFIG_FSL_PME_BUG_4K_SCAN_REV_2_1_4=y
+CONFIG_FSL_PME2_STAT_ACCUMULATOR_UPDATE_INTERVAL=3400
+# CONFIG_FSL_DPA_OFFLOAD is not set
+CONFIG_CLKDEV_LOOKUP=y
+CONFIG_HAVE_CLK_PREPARE=y
+CONFIG_COMMON_CLK=y
+
+#
+# Common Clock Framework
+#
+# CONFIG_COMMON_CLK_SI5351 is not set
+# CONFIG_COMMON_CLK_SI570 is not set
+CONFIG_CLK_QORIQ=y
+# CONFIG_COMMON_CLK_PXA is not set
+# CONFIG_COMMON_CLK_CDCE706 is not set
+
+#
+# Hardware Spinlock drivers
+#
+
+#
+# Clock Source drivers
+#
+# CONFIG_ATMEL_PIT is not set
+# CONFIG_SH_TIMER_CMT is not set
+# CONFIG_SH_TIMER_MTU2 is not set
+# CONFIG_SH_TIMER_TMU is not set
+# CONFIG_EM_TIMER_STI is not set
+# CONFIG_MAILBOX is not set
+CONFIG_IOMMU_API=y
+CONFIG_IOMMU_SUPPORT=y
+
+#
+# Generic IOMMU Pagetable Support
+#
+CONFIG_OF_IOMMU=y
+CONFIG_FSL_PAMU=y
+
+#
+# Remoteproc drivers
+#
+# CONFIG_STE_MODEM_RPROC is not set
+
+#
+# Rpmsg drivers
+#
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_QUICC_ENGINE is not set
+# CONFIG_SOC_TI is not set
+CONFIG_FSL_SOC_DRIVERS=y
+CONFIG_FSL_GUTS=y
+# CONFIG_PM_DEVFREQ is not set
+# CONFIG_EXTCON is not set
+# CONFIG_MEMORY is not set
+# CONFIG_IIO is not set
+# CONFIG_VME_BUS is not set
+# CONFIG_PWM is not set
+CONFIG_IRQCHIP=y
+# CONFIG_IPACK_BUS is not set
+# CONFIG_RESET_CONTROLLER is not set
+# CONFIG_FMC is not set
+
+#
+# PHY Subsystem
+#
+# CONFIG_GENERIC_PHY is not set
+# CONFIG_BCM_KONA_USB2_PHY is not set
+# CONFIG_POWERCAP is not set
+# CONFIG_MCB is not set
+CONFIG_RAS=y
+# CONFIG_THUNDERBOLT is not set
+
+#
+# Android
+#
+# CONFIG_ANDROID is not set
+
+#
+# File systems
+#
+CONFIG_EXT2_FS=y
+# CONFIG_EXT2_FS_XATTR is not set
+CONFIG_EXT3_FS=y
+# CONFIG_EXT3_DEFAULTS_TO_ORDERED is not set
+CONFIG_EXT3_FS_XATTR=y
+# CONFIG_EXT3_FS_POSIX_ACL is not set
+# CONFIG_EXT3_FS_SECURITY is not set
+# CONFIG_EXT4_FS is not set
+CONFIG_JBD=y
+# CONFIG_JBD_DEBUG is not set
+CONFIG_FS_MBCACHE=y
+# CONFIG_REISERFS_FS is not set
+# CONFIG_JFS_FS is not set
+# CONFIG_XFS_FS is not set
+# CONFIG_GFS2_FS is not set
+# CONFIG_BTRFS_FS is not set
+# CONFIG_NILFS2_FS is not set
+# CONFIG_F2FS_FS is not set
+# CONFIG_FS_DAX is not set
+# CONFIG_FS_POSIX_ACL is not set
+CONFIG_EXPORTFS=m
+CONFIG_FILE_LOCKING=y
+CONFIG_FSNOTIFY=y
+CONFIG_DNOTIFY=y
+CONFIG_INOTIFY_USER=y
+# CONFIG_FANOTIFY is not set
+# CONFIG_QUOTA is not set
+# CONFIG_QUOTACTL is not set
+# CONFIG_AUTOFS4_FS is not set
+# CONFIG_FUSE_FS is not set
+# CONFIG_OVERLAY_FS is not set
+
+#
+# Caches
+#
+# CONFIG_FSCACHE is not set
+
+#
+# CD-ROM/DVD Filesystems
+#
+CONFIG_ISO9660_FS=m
+CONFIG_JOLIET=y
+CONFIG_ZISOFS=y
+CONFIG_UDF_FS=m
+CONFIG_UDF_NLS=y
+
+#
+# DOS/FAT/NT Filesystems
+#
+CONFIG_FAT_FS=y
+CONFIG_MSDOS_FS=m
+CONFIG_VFAT_FS=y
+# CONFIG_VFAT_FS_NO_DUALNAMES is not set
+CONFIG_FAT_DEFAULT_CODEPAGE=437
+CONFIG_FAT_DEFAULT_IOCHARSET="iso8859-1"
+# CONFIG_VFAT_NO_CREATE_WITH_LONGNAMES is not set
+CONFIG_NTFS_FS=y
+# CONFIG_NTFS_DEBUG is not set
+# CONFIG_NTFS_RW is not set
+
+#
+# Pseudo filesystems
+#
+CONFIG_PROC_FS=y
+CONFIG_PROC_KCORE=y
+CONFIG_PROC_SYSCTL=y
+CONFIG_PROC_PAGE_MONITOR=y
+CONFIG_KERNFS=y
+CONFIG_SYSFS=y
+CONFIG_TMPFS=y
+# CONFIG_TMPFS_POSIX_ACL is not set
+# CONFIG_TMPFS_XATTR is not set
+CONFIG_HUGETLBFS=y
+CONFIG_HUGETLB_PAGE=y
+# CONFIG_CONFIGFS_FS is not set
+CONFIG_MISC_FILESYSTEMS=y
+# CONFIG_ADFS_FS is not set
+# CONFIG_AFFS_FS is not set
+# CONFIG_ECRYPT_FS is not set
+# CONFIG_HFS_FS is not set
+# CONFIG_HFSPLUS_FS is not set
+# CONFIG_BEFS_FS is not set
+# CONFIG_BFS_FS is not set
+# CONFIG_EFS_FS is not set
+# CONFIG_YAFFS_FS is not set
+CONFIG_JFFS2_FS=y
+CONFIG_JFFS2_FS_DEBUG=0
+CONFIG_JFFS2_FS_WRITEBUFFER=y
+# CONFIG_JFFS2_FS_WBUF_VERIFY is not set
+# CONFIG_JFFS2_SUMMARY is not set
+# CONFIG_JFFS2_FS_XATTR is not set
+# CONFIG_JFFS2_COMPRESSION_OPTIONS is not set
+CONFIG_JFFS2_ZLIB=y
+# CONFIG_JFFS2_LZO is not set
+CONFIG_JFFS2_RTIME=y
+# CONFIG_JFFS2_RUBIN is not set
+# CONFIG_LOGFS is not set
+CONFIG_CRAMFS=y
+# CONFIG_SQUASHFS is not set
+# CONFIG_VXFS_FS is not set
+# CONFIG_MINIX_FS is not set
+# CONFIG_OMFS_FS is not set
+# CONFIG_HPFS_FS is not set
+# CONFIG_QNX4FS_FS is not set
+# CONFIG_QNX6FS_FS is not set
+# CONFIG_ROMFS_FS is not set
+# CONFIG_PSTORE is not set
+# CONFIG_SYSV_FS is not set
+# CONFIG_UFS_FS is not set
+# CONFIG_AUFS_FS is not set
+CONFIG_NETWORK_FILESYSTEMS=y
+CONFIG_NFS_FS=y
+CONFIG_NFS_V2=y
+CONFIG_NFS_DEF_FILE_IO_SIZE=4096
+CONFIG_NFS_V3=y
+# CONFIG_NFS_V3_ACL is not set
+CONFIG_NFS_V4=y
+# CONFIG_NFS_SWAP is not set
+# CONFIG_NFS_V4_1 is not set
+CONFIG_ROOT_NFS=y
+# CONFIG_NFS_USE_LEGACY_DNS is not set
+CONFIG_NFS_USE_KERNEL_DNS=y
+CONFIG_NFSD=m
+# CONFIG_NFSD_V3 is not set
+# CONFIG_NFSD_V4 is not set
+CONFIG_GRACE_PERIOD=y
+CONFIG_LOCKD=y
+CONFIG_LOCKD_V4=y
+CONFIG_NFS_COMMON=y
+CONFIG_SUNRPC=y
+CONFIG_SUNRPC_GSS=y
+# CONFIG_SUNRPC_DEBUG is not set
+# CONFIG_CEPH_FS is not set
+# CONFIG_CIFS is not set
+# CONFIG_NCP_FS is not set
+# CONFIG_CODA_FS is not set
+# CONFIG_AFS_FS is not set
+CONFIG_NLS=y
+CONFIG_NLS_DEFAULT="iso8859-1"
+CONFIG_NLS_CODEPAGE_437=y
+# CONFIG_NLS_CODEPAGE_737 is not set
+# CONFIG_NLS_CODEPAGE_775 is not set
+CONFIG_NLS_CODEPAGE_850=y
+CONFIG_NLS_CODEPAGE_852=y
+# CONFIG_NLS_CODEPAGE_855 is not set
+# CONFIG_NLS_CODEPAGE_857 is not set
+CONFIG_NLS_CODEPAGE_860=y
+# CONFIG_NLS_CODEPAGE_861 is not set
+# CONFIG_NLS_CODEPAGE_862 is not set
+# CONFIG_NLS_CODEPAGE_863 is not set
+# CONFIG_NLS_CODEPAGE_864 is not set
+# CONFIG_NLS_CODEPAGE_865 is not set
+# CONFIG_NLS_CODEPAGE_866 is not set
+# CONFIG_NLS_CODEPAGE_869 is not set
+# CONFIG_NLS_CODEPAGE_936 is not set
+# CONFIG_NLS_CODEPAGE_950 is not set
+# CONFIG_NLS_CODEPAGE_932 is not set
+# CONFIG_NLS_CODEPAGE_949 is not set
+# CONFIG_NLS_CODEPAGE_874 is not set
+# CONFIG_NLS_ISO8859_8 is not set
+# CONFIG_NLS_CODEPAGE_1250 is not set
+# CONFIG_NLS_CODEPAGE_1251 is not set
+# CONFIG_NLS_ASCII is not set
+CONFIG_NLS_ISO8859_1=y
+# CONFIG_NLS_ISO8859_2 is not set
+# CONFIG_NLS_ISO8859_3 is not set
+# CONFIG_NLS_ISO8859_4 is not set
+# CONFIG_NLS_ISO8859_5 is not set
+# CONFIG_NLS_ISO8859_6 is not set
+# CONFIG_NLS_ISO8859_7 is not set
+# CONFIG_NLS_ISO8859_9 is not set
+# CONFIG_NLS_ISO8859_13 is not set
+# CONFIG_NLS_ISO8859_14 is not set
+# CONFIG_NLS_ISO8859_15 is not set
+# CONFIG_NLS_KOI8_R is not set
+# CONFIG_NLS_KOI8_U is not set
+# CONFIG_NLS_MAC_ROMAN is not set
+# CONFIG_NLS_MAC_CELTIC is not set
+# CONFIG_NLS_MAC_CENTEURO is not set
+# CONFIG_NLS_MAC_CROATIAN is not set
+# CONFIG_NLS_MAC_CYRILLIC is not set
+# CONFIG_NLS_MAC_GAELIC is not set
+# CONFIG_NLS_MAC_GREEK is not set
+# CONFIG_NLS_MAC_ICELAND is not set
+# CONFIG_NLS_MAC_INUIT is not set
+# CONFIG_NLS_MAC_ROMANIAN is not set
+# CONFIG_NLS_MAC_TURKISH is not set
+CONFIG_NLS_UTF8=m
+CONFIG_BINARY_PRINTF=y
+
+#
+# Library routines
+#
+CONFIG_BITREVERSE=y
+# CONFIG_HAVE_ARCH_BITREVERSE is not set
+CONFIG_RATIONAL=y
+CONFIG_GENERIC_STRNCPY_FROM_USER=y
+CONFIG_GENERIC_STRNLEN_USER=y
+CONFIG_GENERIC_NET_UTILS=y
+CONFIG_GENERIC_PCI_IOMAP=y
+CONFIG_GENERIC_IO=y
+# CONFIG_CRC_CCITT is not set
+# CONFIG_CRC64 is not set
+# CONFIG_CRC64_ECMA is not set
+# CONFIG_CRC16 is not set
+# CONFIG_CRC_T10DIF is not set
+CONFIG_CRC_ITU_T=m
+CONFIG_CRC32=y
+# CONFIG_CRC32_SELFTEST is not set
+CONFIG_CRC32_SLICEBY8=y
+# CONFIG_CRC32_SLICEBY4 is not set
+# CONFIG_CRC32_SARWATE is not set
+# CONFIG_CRC32_BIT is not set
+# CONFIG_CRC7 is not set
+CONFIG_LIBCRC32C=m
+# CONFIG_CRC8 is not set
+# CONFIG_AUDIT_ARCH_COMPAT_GENERIC is not set
+# CONFIG_RANDOM32_SELFTEST is not set
+CONFIG_ZLIB_INFLATE=y
+CONFIG_ZLIB_DEFLATE=y
+# CONFIG_XZ_DEC is not set
+# CONFIG_XZ_DEC_BCJ is not set
+CONFIG_DECOMPRESS_GZIP=y
+CONFIG_GENERIC_ALLOCATOR=y
+CONFIG_TEXTSEARCH=y
+CONFIG_TEXTSEARCH_KMP=y
+CONFIG_TEXTSEARCH_BM=y
+CONFIG_TEXTSEARCH_FSM=y
+CONFIG_ASSOCIATIVE_ARRAY=y
+CONFIG_HAS_IOMEM=y
+CONFIG_HAS_IOPORT_MAP=y
+CONFIG_HAS_DMA=y
+CONFIG_CPU_RMAP=y
+CONFIG_DQL=y
+CONFIG_NLATTR=y
+CONFIG_GENERIC_ATOMIC64=y
+CONFIG_ARCH_HAS_ATOMIC64_DEC_IF_POSITIVE=y
+# CONFIG_AVERAGE is not set
+# CONFIG_CORDIC is not set
+# CONFIG_DDR is not set
+CONFIG_LIBFDT=y
+CONFIG_OID_REGISTRY=y
+CONFIG_ARCH_HAS_SG_CHAIN=y
+
+#
+# Kernel hacking
+#
+
+#
+# printk and dmesg options
+#
+# CONFIG_PRINTK_TIME is not set
+CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4
+# CONFIG_DYNAMIC_DEBUG is not set
+
+#
+# Compile-time checks and compiler options
+#
+CONFIG_DEBUG_INFO=y
+# CONFIG_DEBUG_INFO_REDUCED is not set
+# CONFIG_DEBUG_INFO_SPLIT is not set
+# CONFIG_DEBUG_INFO_DWARF4 is not set
+# CONFIG_GDB_SCRIPTS is not set
+CONFIG_ENABLE_WARN_DEPRECATED=y
+CONFIG_ENABLE_MUST_CHECK=y
+CONFIG_FRAME_WARN=1024
+# CONFIG_STRIP_ASM_SYMS is not set
+# CONFIG_READABLE_ASM is not set
+# CONFIG_UNUSED_SYMBOLS is not set
+# CONFIG_PAGE_OWNER is not set
+CONFIG_DEBUG_FS=y
+# CONFIG_HEADERS_CHECK is not set
+# CONFIG_DEBUG_SECTION_MISMATCH is not set
+# CONFIG_DEBUG_FORCE_WEAK_PER_CPU is not set
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_MAGIC_SYSRQ_DEFAULT_ENABLE=0x1
+CONFIG_DEBUG_KERNEL=y
+
+#
+# Memory Debugging
+#
+# CONFIG_PAGE_EXTENSION is not set
+# CONFIG_DEBUG_PAGEALLOC is not set
+# CONFIG_DEBUG_OBJECTS is not set
+# CONFIG_DEBUG_SLAB is not set
+CONFIG_HAVE_DEBUG_KMEMLEAK=y
+# CONFIG_DEBUG_KMEMLEAK is not set
+# CONFIG_DEBUG_STACK_USAGE is not set
+# CONFIG_DEBUG_VM is not set
+# CONFIG_DEBUG_MEMORY_INIT is not set
+# CONFIG_DEBUG_PER_CPU_MAPS is not set
+# CONFIG_DEBUG_HIGHMEM is not set
+CONFIG_HAVE_DEBUG_STACKOVERFLOW=y
+# CONFIG_DEBUG_STACKOVERFLOW is not set
+CONFIG_DEBUG_SHIRQ=y
+
+#
+# Debug Lockups and Hangs
+#
+# CONFIG_LOCKUP_DETECTOR is not set
+CONFIG_DETECT_HUNG_TASK=y
+CONFIG_DEFAULT_HUNG_TASK_TIMEOUT=120
+# CONFIG_BOOTPARAM_HUNG_TASK_PANIC is not set
+CONFIG_BOOTPARAM_HUNG_TASK_PANIC_VALUE=0
+# CONFIG_PANIC_ON_OOPS is not set
+CONFIG_PANIC_ON_OOPS_VALUE=0
+CONFIG_SCHED_DEBUG=y
+# CONFIG_SCHEDSTATS is not set
+# CONFIG_SCHED_STACK_END_CHECK is not set
+# CONFIG_DEBUG_TIMEKEEPING is not set
+# CONFIG_TIMER_STATS is not set
+
+#
+# Lock Debugging (spinlocks, mutexes, etc...)
+#
+# CONFIG_DEBUG_RT_MUTEXES is not set
+# CONFIG_DEBUG_SPINLOCK is not set
+# CONFIG_DEBUG_MUTEXES is not set
+# CONFIG_DEBUG_WW_MUTEX_SLOWPATH is not set
+# CONFIG_DEBUG_LOCK_ALLOC is not set
+# CONFIG_PROVE_LOCKING is not set
+# CONFIG_LOCK_STAT is not set
+# CONFIG_DEBUG_ATOMIC_SLEEP is not set
+# CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set
+# CONFIG_LOCK_TORTURE_TEST is not set
+CONFIG_STACKTRACE=y
+# CONFIG_DEBUG_KOBJECT is not set
+CONFIG_DEBUG_BUGVERBOSE=y
+# CONFIG_DEBUG_LIST is not set
+# CONFIG_DEBUG_PI_LIST is not set
+# CONFIG_DEBUG_SG is not set
+# CONFIG_DEBUG_NOTIFIERS is not set
+# CONFIG_DEBUG_CREDENTIALS is not set
+
+#
+# RCU Debugging
+#
+# CONFIG_PROVE_RCU is not set
+# CONFIG_SPARSE_RCU_POINTER is not set
+# CONFIG_TORTURE_TEST is not set
+# CONFIG_RCU_TORTURE_TEST is not set
+CONFIG_RCU_CPU_STALL_TIMEOUT=21
+# CONFIG_RCU_CPU_STALL_INFO is not set
+CONFIG_RCU_TRACE=y
+# CONFIG_DEBUG_BLOCK_EXT_DEVT is not set
+# CONFIG_NOTIFIER_ERROR_INJECTION is not set
+# CONFIG_FAULT_INJECTION is not set
+# CONFIG_LATENCYTOP is not set
+CONFIG_NOP_TRACER=y
+CONFIG_HAVE_FUNCTION_TRACER=y
+CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y
+CONFIG_HAVE_DYNAMIC_FTRACE=y
+CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y
+CONFIG_HAVE_SYSCALL_TRACEPOINTS=y
+CONFIG_TRACE_CLOCK=y
+CONFIG_RING_BUFFER=y
+CONFIG_EVENT_TRACING=y
+CONFIG_CONTEXT_SWITCH_TRACER=y
+CONFIG_TRACING=y
+CONFIG_GENERIC_TRACER=y
+CONFIG_TRACING_SUPPORT=y
+CONFIG_FTRACE=y
+CONFIG_FUNCTION_TRACER=y
+CONFIG_FUNCTION_GRAPH_TRACER=y
+# CONFIG_IRQSOFF_TRACER is not set
+# CONFIG_SCHED_TRACER is not set
+# CONFIG_MISSED_TIMER_OFFSETS_HIST is not set
+# CONFIG_FTRACE_SYSCALLS is not set
+# CONFIG_TRACER_SNAPSHOT is not set
+CONFIG_BRANCH_PROFILE_NONE=y
+# CONFIG_PROFILE_ANNOTATED_BRANCHES is not set
+# CONFIG_PROFILE_ALL_BRANCHES is not set
+# CONFIG_STACK_TRACER is not set
+# CONFIG_BLK_DEV_IO_TRACE is not set
+# CONFIG_UPROBE_EVENT is not set
+# CONFIG_PROBE_EVENTS is not set
+CONFIG_DYNAMIC_FTRACE=y
+# CONFIG_FUNCTION_PROFILER is not set
+CONFIG_FTRACE_MCOUNT_RECORD=y
+# CONFIG_FTRACE_STARTUP_TEST is not set
+# CONFIG_TRACEPOINT_BENCHMARK is not set
+# CONFIG_RING_BUFFER_BENCHMARK is not set
+# CONFIG_RING_BUFFER_STARTUP_TEST is not set
+# CONFIG_TRACE_ENUM_MAP_FILE is not set
+
+#
+# Runtime Testing
+#
+# CONFIG_LKDTM is not set
+# CONFIG_TEST_LIST_SORT is not set
+# CONFIG_BACKTRACE_SELF_TEST is not set
+# CONFIG_RBTREE_TEST is not set
+# CONFIG_INTERVAL_TREE_TEST is not set
+# CONFIG_PERCPU_TEST is not set
+# CONFIG_ATOMIC64_SELFTEST is not set
+# CONFIG_TEST_HEXDUMP is not set
+# CONFIG_TEST_STRING_HELPERS is not set
+# CONFIG_TEST_KSTRTOX is not set
+# CONFIG_TEST_RHASHTABLE is not set
+# CONFIG_DMA_API_DEBUG is not set
+# CONFIG_TEST_LKM is not set
+# CONFIG_TEST_USER_COPY is not set
+# CONFIG_TEST_BPF is not set
+# CONFIG_TEST_FIRMWARE is not set
+# CONFIG_TEST_UDELAY is not set
+# CONFIG_MEMTEST is not set
+# CONFIG_SAMPLES is not set
+CONFIG_HAVE_ARCH_KGDB=y
+# CONFIG_KGDB is not set
+# CONFIG_PPC_DISABLE_WERROR is not set
+CONFIG_PPC_WERROR=y
+CONFIG_PRINT_STACK_DEPTH=64
+# CONFIG_PPC_EMULATED_STATS is not set
+# CONFIG_CODE_PATCHING_SELFTEST is not set
+# CONFIG_FTR_FIXUP_SELFTEST is not set
+# CONFIG_MSI_BITMAP_SELFTEST is not set
+# CONFIG_XMON is not set
+# CONFIG_BDI_SWITCH is not set
+# CONFIG_PPC_EARLY_DEBUG is not set
+# CONFIG_STRICT_DEVMEM is not set
+
+#
+# Security options
+#
+CONFIG_KEYS=y
+# CONFIG_PERSISTENT_KEYRINGS is not set
+# CONFIG_BIG_KEYS is not set
+# CONFIG_ENCRYPTED_KEYS is not set
+# CONFIG_SECURITY_DMESG_RESTRICT is not set
+# CONFIG_SECURITY is not set
+# CONFIG_SECURITYFS is not set
+CONFIG_DEFAULT_SECURITY_DAC=y
+CONFIG_DEFAULT_SECURITY=""
+CONFIG_CRYPTO=y
+
+#
+# Crypto core or helper
+#
+CONFIG_CRYPTO_ALGAPI=y
+CONFIG_CRYPTO_ALGAPI2=y
+CONFIG_CRYPTO_AEAD=y
+CONFIG_CRYPTO_AEAD2=y
+CONFIG_CRYPTO_BLKCIPHER=y
+CONFIG_CRYPTO_BLKCIPHER2=y
+CONFIG_CRYPTO_HASH=y
+CONFIG_CRYPTO_HASH2=y
+CONFIG_CRYPTO_RNG=y
+CONFIG_CRYPTO_RNG2=y
+CONFIG_CRYPTO_PCOMP2=y
+CONFIG_CRYPTO_MANAGER=y
+CONFIG_CRYPTO_MANAGER2=y
+# CONFIG_CRYPTO_USER is not set
+CONFIG_CRYPTO_MANAGER_DISABLE_TESTS=y
+# CONFIG_CRYPTO_GF128MUL is not set
+CONFIG_CRYPTO_NULL=y
+# CONFIG_CRYPTO_PCRYPT is not set
+CONFIG_CRYPTO_WORKQUEUE=y
+# CONFIG_CRYPTO_CRYPTD is not set
+# CONFIG_CRYPTO_MCRYPTD is not set
+CONFIG_CRYPTO_AUTHENC=y
+# CONFIG_CRYPTO_TEST is not set
+
+#
+# Authenticated Encryption with Associated Data
+#
+# CONFIG_CRYPTO_CCM is not set
+# CONFIG_CRYPTO_GCM is not set
+# CONFIG_CRYPTO_SEQIV is not set
+# CONFIG_CRYPTO_TLS is not set
+
+#
+# Block modes
+#
+CONFIG_CRYPTO_CBC=y
+# CONFIG_CRYPTO_CTR is not set
+# CONFIG_CRYPTO_CTS is not set
+# CONFIG_CRYPTO_ECB is not set
+# CONFIG_CRYPTO_LRW is not set
+CONFIG_CRYPTO_PCBC=m
+# CONFIG_CRYPTO_XTS is not set
+
+#
+# Hash modes
+#
+# CONFIG_CRYPTO_CMAC is not set
+CONFIG_CRYPTO_HMAC=y
+# CONFIG_CRYPTO_XCBC is not set
+# CONFIG_CRYPTO_VMAC is not set
+
+#
+# Digest
+#
+CONFIG_CRYPTO_CRC32C=m
+# CONFIG_CRYPTO_CRC32 is not set
+# CONFIG_CRYPTO_CRCT10DIF is not set
+# CONFIG_CRYPTO_GHASH is not set
+CONFIG_CRYPTO_MD4=y
+CONFIG_CRYPTO_MD5=y
+# CONFIG_CRYPTO_MD5_PPC is not set
+# CONFIG_CRYPTO_MICHAEL_MIC is not set
+# CONFIG_CRYPTO_RMD128 is not set
+# CONFIG_CRYPTO_RMD160 is not set
+# CONFIG_CRYPTO_RMD256 is not set
+# CONFIG_CRYPTO_RMD320 is not set
+CONFIG_CRYPTO_SHA1=y
+# CONFIG_CRYPTO_SHA1_PPC is not set
+CONFIG_CRYPTO_SHA256=y
+CONFIG_CRYPTO_SHA512=y
+# CONFIG_CRYPTO_TGR192 is not set
+# CONFIG_CRYPTO_WP512 is not set
+
+#
+# Ciphers
+#
+CONFIG_CRYPTO_AES=y
+# CONFIG_CRYPTO_ANUBIS is not set
+# CONFIG_CRYPTO_ARC4 is not set
+# CONFIG_CRYPTO_BLOWFISH is not set
+# CONFIG_CRYPTO_CAMELLIA is not set
+# CONFIG_CRYPTO_CAST5 is not set
+# CONFIG_CRYPTO_CAST6 is not set
+CONFIG_CRYPTO_DES=y
+# CONFIG_CRYPTO_FCRYPT is not set
+# CONFIG_CRYPTO_KHAZAD is not set
+# CONFIG_CRYPTO_SALSA20 is not set
+# CONFIG_CRYPTO_SEED is not set
+# CONFIG_CRYPTO_SERPENT is not set
+# CONFIG_CRYPTO_TEA is not set
+# CONFIG_CRYPTO_TWOFISH is not set
+
+#
+# Compression
+#
+CONFIG_CRYPTO_DEFLATE=y
+# CONFIG_CRYPTO_ZLIB is not set
+# CONFIG_CRYPTO_LZO is not set
+# CONFIG_CRYPTO_LZ4 is not set
+# CONFIG_CRYPTO_LZ4HC is not set
+
+#
+# Random Number Generation
+#
+# CONFIG_CRYPTO_ANSI_CPRNG is not set
+# CONFIG_CRYPTO_DRBG_MENU is not set
+# CONFIG_CRYPTO_USER_API_HASH is not set
+# CONFIG_CRYPTO_USER_API_SKCIPHER is not set
+# CONFIG_CRYPTO_USER_API_RNG is not set
+CONFIG_CRYPTO_HW=y
+CONFIG_CRYPTO_DEV_FSL_CAAM=y
+CONFIG_CRYPTO_DEV_FSL_CAAM_JR=y
+CONFIG_CRYPTO_DEV_FSL_CAAM_RINGSIZE=9
+# CONFIG_CRYPTO_DEV_FSL_CAAM_INTC is not set
+CONFIG_CRYPTO_DEV_FSL_CAAM_CRYPTO_API=y
+CONFIG_CRYPTO_DEV_FSL_CAAM_CRYPTO_API_QI=y
+CONFIG_FSL_CAAM_PKC_SUPPORT=y
+CONFIG_CRYPTO_DEV_FSL_CAAM_AHASH_API=y
+CONFIG_CRYPTO_DEV_FSL_CAAM_RNG_API=y
+# CONFIG_CRYPTO_DEV_FSL_CAAM_IMX is not set
+# CONFIG_CRYPTO_DEV_FSL_CAAM_LE is not set
+# CONFIG_CRYPTO_DEV_FSL_CAAM_DEBUG is not set
+# CONFIG_CRYPTO_DEV_TALITOS is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_VIRTUALIZATION is not set
diff -rupN linux-4.1.8-QorIQ-SDK2.0/cxo2t4-mx.dts linux-4.1.8-QorIQ-SDK2.0_CXO2T4/cxo2t4-mx.dts
--- linux-4.1.8-QorIQ-SDK2.0/cxo2t4-mx.dts	1970-01-01 01:00:00.000000000 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/cxo2t4-mx.dts	2017-07-14 11:06:49.000000000 +0100
@@ -0,0 +1,1494 @@
+/dts-v1/;
+
+/ {
+	compatible = "fsl,P2041RDB";
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	interrupt-parent = <0x1>;
+	model = "fsl,P2041RDB";
+
+	cpus {
+		power-isa-version = "2.06";
+		power-isa-b;
+		power-isa-e;
+		power-isa-atb;
+		power-isa-cs;
+		power-isa-ds;
+		power-isa-e.ed;
+		power-isa-e.pd;
+		power-isa-e.hv;
+		power-isa-e.le;
+		power-isa-e.pm;
+		power-isa-e.pc;
+		power-isa-ecl;
+		power-isa-exp;
+		power-isa-fp;
+		power-isa-fp.r;
+		power-isa-mmc;
+		power-isa-scpm;
+		power-isa-wt;
+		fsl,eref-deo;
+		mmu-type = "power-embedded";
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+
+		PowerPC,e500mc@0 {
+			device_type = "cpu";
+			reg = <0x0>;
+			clocks = <0x2 0x1 0x0>;
+			next-level-cache = <0x3>;
+			fsl,portid-mapping = <0x80000000>;
+			linux,phandle = <0x9>;
+			phandle = <0x9>;
+
+			l2-cache {
+				next-level-cache = <0x4>;
+				linux,phandle = <0x3>;
+				phandle = <0x3>;
+			};
+		};
+
+		PowerPC,e500mc@1 {
+			device_type = "cpu";
+			reg = <0x1>;
+			clocks = <0x2 0x1 0x1>;
+			next-level-cache = <0x5>;
+			fsl,portid-mapping = <0x40000000>;
+			linux,phandle = <0xa>;
+			phandle = <0xa>;
+
+			l2-cache {
+				next-level-cache = <0x4>;
+				linux,phandle = <0x5>;
+				phandle = <0x5>;
+			};
+		};
+
+		PowerPC,e500mc@2 {
+			device_type = "cpu";
+			reg = <0x2>;
+			clocks = <0x2 0x1 0x2>;
+			next-level-cache = <0x6>;
+			fsl,portid-mapping = <0x20000000>;
+			linux,phandle = <0xb>;
+			phandle = <0xb>;
+
+			l2-cache {
+				next-level-cache = <0x4>;
+				linux,phandle = <0x6>;
+				phandle = <0x6>;
+			};
+		};
+
+		PowerPC,e500mc@3 {
+			device_type = "cpu";
+			reg = <0x3>;
+			clocks = <0x2 0x1 0x3>;
+			next-level-cache = <0x7>;
+			fsl,portid-mapping = <0x10000000>;
+			linux,phandle = <0xc>;
+			phandle = <0xc>;
+
+			l2-cache {
+				next-level-cache = <0x4>;
+				linux,phandle = <0x7>;
+				phandle = <0x7>;
+			};
+		};
+	};
+
+	aliases {
+		ccsr = "/soc@ffe000000";
+		dcsr = "/dcsr@f00000000";
+		serial0 = "/soc@ffe000000/serial@11c500";
+		serial1 = "/soc@ffe000000/serial@11c600";
+		serial2 = "/soc@ffe000000/serial@11d500";
+		serial3 = "/soc@ffe000000/serial@11d600";
+		pci0 = "/pcie@ffe200000";
+		pci1 = "/pcie@ffe201000";
+		pci2 = "/pcie@ffe202000";
+		usb0 = "/soc@ffe000000/usb@210000";
+		usb1 = "/soc@ffe000000/usb@211000";
+		dma0 = "/soc@ffe000000/dma@100300";
+		dma1 = "/soc@ffe000000/dma@101300";
+		sdhc = "/soc@ffe000000/sdhc@114000";
+		msi0 = "/soc@ffe000000/msi@41600";
+		msi1 = "/soc@ffe000000/msi@41800";
+		msi2 = "/soc@ffe000000/msi@41a00";
+		crypto = "/soc@ffe000000/crypto@300000";
+		sec_jr0 = "/soc@ffe000000/crypto@300000/jr@1000";
+		sec_jr1 = "/soc@ffe000000/crypto@300000/jr@2000";
+		sec_jr2 = "/soc@ffe000000/crypto@300000/jr@3000";
+		sec_jr3 = "/soc@ffe000000/crypto@300000/jr@4000";
+		rtic_a = "/soc@ffe000000/crypto@300000/rtic@6000/rtic-a@0";
+		rtic_b = "/soc@ffe000000/crypto@300000/rtic@6000/rtic-b@20";
+		rtic_c = "/soc@ffe000000/crypto@300000/rtic@6000/rtic-c@40";
+		rtic_d = "/soc@ffe000000/crypto@300000/rtic@6000/rtic-d@60";
+		sec_mon = "/soc@ffe000000/sec_mon@314000";
+		pme = "/soc@ffe000000/pme@316000";
+		qman = "/soc@ffe000000/qman@318000";
+		bman = "/soc@ffe000000/bman@31a000";
+		fman0 = "/soc@ffe000000/fman@400000";
+		//ethernet0 = "/soc@ffe000000/fman@400000/ethernet@e6000";
+		//ethernet1 = "/soc@ffe000000/fman@400000/ethernet@e2000";
+		//phy_sgmii_2 = "/soc@ffe000000/fman@400000/mdio@e1120/ethernet-phy@1";
+		//phy_sgmii_3 = "/soc@ffe000000/fman@400000/mdio@e1120/ethernet-phy@4";
+		ethernet0 = "/soc@ffe000000/fman@400000/ethernet@e6000";
+		spi1 = "/soc@ffe000000/spi@110000";
+	};
+
+	memory {
+		device_type = "memory";
+	};
+
+	reserved-memory {
+		#address-cells = <0x2>;
+		#size-cells = <0x2>;
+		ranges;
+
+		bman-fbpr {
+			size = <0x0 0x1000000>;
+			alignment = <0x0 0x1000000>;
+			compatible = "fsl,bman-fbpr";
+			alloc-ranges = <0x0 0x0 0x10 0x0>;
+			linux,phandle = <0x21>;
+			phandle = <0x21>;
+		};
+
+		qman-fqd {
+			size = <0x0 0x800000>;
+			alignment = <0x0 0x800000>;
+			compatible = "fsl,qman-fqd";
+			alloc-ranges = <0x0 0x0 0x10 0x0>;
+			linux,phandle = <0x1e>;
+			phandle = <0x1e>;
+		};
+
+		qman-pfdr {
+			size = <0x0 0x2000000>;
+			alignment = <0x0 0x2000000>;
+			compatible = "fsl,qman-pfdr";
+			alloc-ranges = <0x0 0x0 0x10 0x0>;
+			linux,phandle = <0x1f>;
+			phandle = <0x1f>;
+		};
+
+		pme-pdsr {
+			compatible = "fsl,pme-pdsr";
+			alloc-ranges = <0x0 0x0 0x10000 0x0>;
+			size = <0x0 0x1000000>;
+			alignment = <0x0 0x1000000>;
+			linux,phandle = <0x1b>;
+			phandle = <0x1b>;
+		};
+
+		pme-sre {
+			compatible = "fsl,pme-sre";
+			alloc-ranges = <0x0 0x0 0x10000 0x0>;
+			size = <0x0 0xa00000>;
+			alignment = <0x0 0xa00000>;
+			linux,phandle = <0x1c>;
+			phandle = <0x1c>;
+		};
+	};
+
+	dcsr@f00000000 {
+		ranges = <0x0 0xf 0x0 0x1008000>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		compatible = "fsl,dcsr", "simple-bus";
+
+		dcsr-epu@0 {
+			compatible = "fsl,p2041-dcsr-epu", "fsl,dcsr-epu";
+			interrupts = <0x34 0x2 0x0 0x0 0x54 0x2 0x0 0x0 0x55 0x2 0x0 0x0>;
+			reg = <0x0 0x1000>;
+		};
+
+		dcsr-npc {
+			compatible = "fsl,dcsr-npc";
+			reg = <0x1000 0x1000 0x1000000 0x8000>;
+		};
+
+		dcsr-nxc@2000 {
+			compatible = "fsl,dcsr-nxc";
+			reg = <0x2000 0x1000>;
+		};
+
+		dcsr-corenet {
+			compatible = "fsl,dcsr-corenet";
+			reg = <0x8000 0x1000 0xb0000 0x1000>;
+		};
+
+		dcsr-dpaa@9000 {
+			compatible = "fsl,p2041-dcsr-dpaa", "fsl,dcsr-dpaa";
+			reg = <0x9000 0x1000>;
+		};
+
+		dcsr-ocn@11000 {
+			compatible = "fsl,p2041-dcsr-ocn", "fsl,dcsr-ocn";
+			reg = <0x11000 0x1000>;
+		};
+
+		dcsr-ddr@12000 {
+			compatible = "fsl,dcsr-ddr";
+			dev-handle = <0x8>;
+			reg = <0x12000 0x1000>;
+		};
+
+		dcsr-nal@18000 {
+			compatible = "fsl,p2041-dcsr-nal", "fsl,dcsr-nal";
+			reg = <0x18000 0x1000>;
+		};
+
+		dcsr-rcpm@22000 {
+			compatible = "fsl,p2041-dcsr-rcpm", "fsl,dcsr-rcpm";
+			reg = <0x22000 0x1000>;
+		};
+
+		dcsr-cpu-sb-proxy@40000 {
+			compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
+			cpu-handle = <0x9>;
+			reg = <0x40000 0x1000>;
+		};
+
+		dcsr-cpu-sb-proxy@41000 {
+			compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
+			cpu-handle = <0xa>;
+			reg = <0x41000 0x1000>;
+		};
+
+		dcsr-cpu-sb-proxy@42000 {
+			compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
+			cpu-handle = <0xb>;
+			reg = <0x42000 0x1000>;
+		};
+
+		dcsr-cpu-sb-proxy@43000 {
+			compatible = "fsl,dcsr-e500mc-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
+			cpu-handle = <0xc>;
+			reg = <0x43000 0x1000>;
+		};
+	};
+
+	bman-portals@ff4000000 {
+		ranges = <0x0 0xf 0xf4000000 0x200000>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		compatible = "simple-bus";
+		linux,phandle = <0x20>;
+		phandle = <0x20>;
+
+		bman-portal@0 {
+			cell-index = <0x0>;
+			compatible = "fsl,bman-portal";
+			reg = <0x0 0x4000 0x100000 0x1000>;
+			interrupts = <0x69 0x2 0x0 0x0>;
+		};
+
+		bman-portal@4000 {
+			cell-index = <0x1>;
+			compatible = "fsl,bman-portal";
+			reg = <0x4000 0x4000 0x101000 0x1000>;
+			interrupts = <0x6b 0x2 0x0 0x0>;
+		};
+
+		bman-portal@8000 {
+			cell-index = <0x2>;
+			compatible = "fsl,bman-portal";
+			reg = <0x8000 0x4000 0x102000 0x1000>;
+			interrupts = <0x6d 0x2 0x0 0x0>;
+		};
+
+		bman-portal@c000 {
+			cell-index = <0x3>;
+			compatible = "fsl,bman-portal";
+			reg = <0xc000 0x4000 0x103000 0x1000>;
+			interrupts = <0x6f 0x2 0x0 0x0>;
+		};
+
+		bman-portal@10000 {
+			cell-index = <0x4>;
+			compatible = "fsl,bman-portal";
+			reg = <0x10000 0x4000 0x104000 0x1000>;
+			interrupts = <0x71 0x2 0x0 0x0>;
+		};
+
+		bman-portal@14000 {
+			cell-index = <0x5>;
+			compatible = "fsl,bman-portal";
+			reg = <0x14000 0x4000 0x105000 0x1000>;
+			interrupts = <0x73 0x2 0x0 0x0>;
+		};
+
+		bman-portal@18000 {
+			cell-index = <0x6>;
+			compatible = "fsl,bman-portal";
+			reg = <0x18000 0x4000 0x106000 0x1000>;
+			interrupts = <0x75 0x2 0x0 0x0>;
+		};
+
+		bman-portal@1c000 {
+			cell-index = <0x7>;
+			compatible = "fsl,bman-portal";
+			reg = <0x1c000 0x4000 0x107000 0x1000>;
+			interrupts = <0x77 0x2 0x0 0x0>;
+		};
+
+		bman-portal@20000 {
+			cell-index = <0x8>;
+			compatible = "fsl,bman-portal";
+			reg = <0x20000 0x4000 0x108000 0x1000>;
+			interrupts = <0x79 0x2 0x0 0x0>;
+		};
+
+		bman-portal@24000 {
+			cell-index = <0x9>;
+			compatible = "fsl,bman-portal";
+			reg = <0x24000 0x4000 0x109000 0x1000>;
+			interrupts = <0x7b 0x2 0x0 0x0>;
+		};
+
+		bman-bpids@0 {
+			compatible = "fsl,bpid-range";
+			fsl,bpid-range = <0x20 0x20>;
+		};
+	};
+
+	qman-portals@ff4200000 {
+		ranges = <0x0 0xf 0xf4200000 0x200000>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		compatible = "simple-bus";
+		linux,phandle = <0x1d>;
+		phandle = <0x1d>;
+
+		qman-portal@0 {
+			cell-index = <0x0>;
+			compatible = "fsl,qman-portal";
+			reg = <0x0 0x4000 0x100000 0x1000>;
+			interrupts = <0x68 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x0>;
+		};
+
+		qman-portal@4000 {
+			cell-index = <0x1>;
+			compatible = "fsl,qman-portal";
+			reg = <0x4000 0x4000 0x101000 0x1000>;
+			interrupts = <0x6a 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x1>;
+		};
+
+		qman-portal@8000 {
+			cell-index = <0x2>;
+			compatible = "fsl,qman-portal";
+			reg = <0x8000 0x4000 0x102000 0x1000>;
+			interrupts = <0x6c 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x2>;
+		};
+
+		qman-portal@c000 {
+			cell-index = <0x3>;
+			compatible = "fsl,qman-portal";
+			reg = <0xc000 0x4000 0x103000 0x1000>;
+			interrupts = <0x6e 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x3>;
+		};
+
+		qman-portal@10000 {
+			cell-index = <0x4>;
+			compatible = "fsl,qman-portal";
+			reg = <0x10000 0x4000 0x104000 0x1000>;
+			interrupts = <0x70 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x4>;
+		};
+
+		qman-portal@14000 {
+			cell-index = <0x5>;
+			compatible = "fsl,qman-portal";
+			reg = <0x14000 0x4000 0x105000 0x1000>;
+			interrupts = <0x72 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x5>;
+		};
+
+		qman-portal@18000 {
+			cell-index = <0x6>;
+			compatible = "fsl,qman-portal";
+			reg = <0x18000 0x4000 0x106000 0x1000>;
+			interrupts = <0x74 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x6>;
+		};
+
+		qman-portal@1c000 {
+			cell-index = <0x7>;
+			compatible = "fsl,qman-portal";
+			reg = <0x1c000 0x4000 0x107000 0x1000>;
+			interrupts = <0x76 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x7>;
+		};
+
+		qman-portal@20000 {
+			cell-index = <0x8>;
+			compatible = "fsl,qman-portal";
+			reg = <0x20000 0x4000 0x108000 0x1000>;
+			interrupts = <0x78 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x8>;
+		};
+
+		qman-portal@24000 {
+			cell-index = <0x9>;
+			compatible = "fsl,qman-portal";
+			reg = <0x24000 0x4000 0x109000 0x1000>;
+			interrupts = <0x7a 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x9>;
+		};
+
+		qman-fqids@0 {
+			compatible = "fsl,fqid-range";
+			fsl,fqid-range = <0x100 0x100>;
+		};
+
+		qman-fqids@1 {
+			compatible = "fsl,fqid-range";
+			fsl,fqid-range = <0x8000 0x8000>;
+		};
+
+		qman-pools@0 {
+			compatible = "fsl,pool-channel-range";
+			fsl,pool-channel-range = <0x21 0xf>;
+		};
+
+		qman-cgrids@0 {
+			compatible = "fsl,cgrid-range";
+			fsl,cgrid-range = <0x0 0x100>;
+		};
+	};
+
+	soc@ffe000000 {
+		ranges = <0x0 0xf 0xfe000000 0x1000000>;
+		reg = <0xf 0xfe000000 0x0 0x1000>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		device_type = "soc";
+		compatible = "simple-bus";
+
+		spi1: spi@110000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "fsl,mpc8536-espi";
+			reg = <0x110000 0x1000>;
+			interrupts = <0x35 0x2 0x0 0x0>;
+			interrupt-parent = <0x1>;
+			fsl,espi-num-chipselects = <0x4>;
+			fsl,csbef = <0x1>;
+			fsl,csaft = <0x1>;
+		};
+
+		i2c@118000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			cell-index = <0x0>;
+			compatible = "fsl-i2c";
+			reg = <0x118000 0x100>;
+			interrupts = <0x26 0x2 0x0 0x0>;
+			dfsrr;
+
+			rtc@68 {
+				compatible = "dallas,ds1307";
+				reg = <0x68>;
+			};
+		};
+
+		i2c@118100 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			cell-index = <0x1>;
+			compatible = "fsl-i2c";
+			reg = <0x118100 0x100>;
+			interrupts = <0x26 0x2 0x0 0x0>;
+			dfsrr;
+
+			temp-sensor@4d {
+				compatible = "maxim,max6581";
+				reg = <0x4d>;
+				smbus-timeout-disable;
+				resistance-cancellation;
+				alert-mask = <0x72>;
+				over-temperature-mask = <0x7f>;
+			};
+
+			//power-sensor driver developed bye Jaime Pereira-PTIN
+                        power-sensor@1a {
+                                compatible = "QBDW033A0B,QBDW033A0B";
+                                reg = <0x1a>;
+                                smbus-timeout-disable;
+                                fault-alert;
+                        };
+
+		};
+
+		usb@211000 {
+			dr_mode = "host";
+			compatible = "fsl-usb2-dr-v1.6", "fsl,mpc85xx-usb2-dr", "fsl-usb2-dr";
+			reg = <0x211000 0x1000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			interrupts = <0x2d 0x2 0x0 0x0>;
+			fsl,iommu-parent = <0xd>;
+			fsl,liodn-reg = <0xe 0x524>;
+			phy_type = "utmi";
+		};
+
+		fman@400000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			cell-index = <0x0>;
+			compatible = "fsl,fman", "simple-bus";
+			ranges = <0x0 0x400000 0x100000>;
+			reg = <0x400000 0x100000>;
+			clocks = <0x2 0x3 0x0>;
+			clock-names = "fmanclk";
+			interrupts = <0x60 0x2 0x0 0x0 0x10 0x2 0x1 0x1>;
+			fsl,qman-channel-range = <0x40 0xc>;
+//
+//			ethernet@e0000 {
+//				tbi-handle = <0xf>;
+//				phy-handle = <0x10>;
+//				phy-connection-type = "sgmii";
+//				#address-cells = <0x1>;
+//				cell-index = <0x0>;
+//				compatible = "fsl,fman-1g-mac";
+//				reg = <0xe0000 0x1000>;
+//				fsl,port-handles = <0x11 0x12>;
+//				ptimer-handle = <0x13>;
+//				linux,phandle = <0x23>;
+//				phandle = <0x23>;
+//			};
+//
+//			mdio@e1120 {
+//				#address-cells = <0x1>;
+//				#size-cells = <0x0>;
+//				compatible = "fsl,fman-mdio";
+//				reg = <0xe1120 0xee0>;
+//				interrupts = <0x64 0x1 0x0 0x0>;
+//
+//				tbi-phy@8 {
+//					reg = <0x8>;
+//					device_type = "tbi-phy";
+//					linux,phandle = <0xf>;
+//					phandle = <0xf>;
+//				};
+//
+//				ethernet-phy@1 {
+//					reg = <0x1>;
+//					linux,phandle = <0x10>;
+//					phandle = <0x10>;
+//				};
+//
+//				ethernet-phy@4 {
+//					compatible = "ptin,dsa-switch";
+//					reg = <0x4>;
+//				};
+//			};
+//
+//			ethernet@e2000 {
+//				tbi-handle = <0x14>;
+//				phy-connection-type = "sgmii";
+//				fixed-link = <0x4 0x1 0x3e8 0x0 0x0>;
+//				cell-index = <0x1>;
+//				compatible = "fsl,fman-1g-mac";
+//				reg = <0xe2000 0x1000>;
+//				fsl,port-handles = <0x15 0x16>;
+//				ptimer-handle = <0x13>;
+//				linux,phandle = <0x22>;
+//				phandle = <0x22>;
+//			};
+//
+//			mdio@e3120 {
+//				#address-cells = <0x1>;
+//				#size-cells = <0x0>;
+//				compatible = "fsl,fman-tbi";
+//				reg = <0xe3120 0xee0>;
+//				interrupts = <0x64 0x1 0x0 0x0>;
+//
+//				tbi-phy@31 {
+//					reg = <0x1f>;
+//					device_type = "tbi-phy";
+//					linux,phandle = <0x14>;
+//					phandle = <0x14>;
+//				};
+//			};
+
+			ethernet0: ethernet@e6000 {
+				tbi-handle = <0x14>;				
+				phy-connection-type = "sgmii";
+				fixed-link = <0x4 0x1 0x3e8 0x0 0x0>;				
+				#address-cells = <0x1>;
+				cell-index = <0x0>;
+				compatible = "fsl,fman-1g-mac";
+				reg = <0xe6000 0x1000>;
+				fsl,port-handles = <0x23 0x24>;
+				ptimer-handle = <0x13>;
+				linux,phandle = <0x22>;
+				phandle = <0x22>;
+			};
+
+			mdio@e1120 {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+				compatible = "fsl,fman-mdio";
+				reg = <0xe1120 0xee0>;
+				interrupts = <0x64 0x1 0x0 0x0>;
+                                
+				tbi-phy@1f {
+					reg = <0x1f>;
+					device_type = "tbi-phy";
+					linux,phandle = <0x14>;
+					phandle = <0x14>;
+				};
+				
+			};
+
+			cc {
+				compatible = "fsl,fman-cc";
+			};
+
+			muram@0 {
+				compatible = "fsl,fman-muram";
+				reg = <0x0 0x28000>;
+			};
+
+			bmi@80000 {
+				compatible = "fsl,fman-bmi";
+				reg = <0x80000 0x400>;
+			};
+
+			qmi@80400 {
+				compatible = "fsl,fman-qmi";
+				reg = <0x80400 0x400>;
+			};
+
+			port@81000 {
+				cell-index = <0x0>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x81000 0x1000>;
+				fsl,qman-channel-id = <0x46>;
+			};
+
+			port@82000 {
+				cell-index = <0x1>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x82000 0x1000>;
+				fsl,qman-channel-id = <0x47>;
+			};
+
+			port@83000 {
+				cell-index = <0x2>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x83000 0x1000>;
+				fsl,qman-channel-id = <0x48>;
+			};
+
+			port@84000 {
+				cell-index = <0x3>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x84000 0x1000>;
+				fsl,qman-channel-id = <0x49>;
+			};
+
+			port@85000 {
+				cell-index = <0x4>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x85000 0x1000>;
+				status = "disabled";
+				fsl,qman-channel-id = <0x4a>;
+			};
+
+			port@86000 {
+				cell-index = <0x5>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x86000 0x1000>;
+				status = "disabled";
+				fsl,qman-channel-id = <0x4b>;
+			};
+
+			port@87000 {
+				cell-index = <0x6>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x87000 0x1000>;
+				status = "disabled";
+			};
+
+			policer@c0000 {
+				compatible = "fsl,fman-policer";
+				reg = <0xc0000 0x1000>;
+			};
+
+			keygen@c1000 {
+				compatible = "fsl,fman-keygen";
+				reg = <0xc1000 0x1000>;
+			};
+
+			dma@c2000 {
+				compatible = "fsl,fman-dma";
+				reg = <0xc2000 0x1000>;
+			};
+
+			fpm@c3000 {
+				compatible = "fsl,fman-fpm";
+				reg = <0xc3000 0x1000>;
+			};
+
+			parser@c7000 {
+				compatible = "fsl,fman-parser";
+				reg = <0xc7000 0x1000>;
+			};
+
+			rtc@fe000 {
+				compatible = "fsl,fman-rtc";
+				reg = <0xfe000 0x1000>;
+				linux,phandle = <0x13>;
+				phandle = <0x13>;
+			};
+
+			port@88000 {
+				cell-index = <0x0>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x88000 0x1000>;
+				linux,phandle = <0x11>;
+				phandle = <0x11>;
+			};
+
+			port@a8000 {
+				cell-index = <0x0>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xa8000 0x1000>;
+				fsl,qman-channel-id = <0x41>;
+				linux,phandle = <0x12>;
+				phandle = <0x12>;
+			};
+
+			port@89000 {
+				cell-index = <0x1>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x89000 0x1000>;
+				linux,phandle = <0x15>;
+				phandle = <0x15>;
+			};
+
+			port@a9000 {
+				cell-index = <0x1>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xa9000 0x1000>;
+				fsl,qman-channel-id = <0x42>;
+				linux,phandle = <0x16>;
+				phandle = <0x16>;
+			};
+
+			port@aa000 {
+				fsl,qman-channel-id = <0x43>;
+			};
+
+			port@8b000 {
+				cell-index = <0x3>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x8b000 0x1000>;
+				linux,phandle = <0x23>;
+				phandle = <0x23>;
+			};
+
+			port@ab000 {
+				cell-index = <0x3>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xab000 0x1000>;
+				fsl,qman-channel-id = <0x44>;
+				linux,phandle = <0x24>;
+				phandle = <0x24>;
+			};
+
+			port@ac000 {
+				fsl,qman-channel-id = <0x45>;
+			};
+
+			port@b0000 {
+				fsl,qman-channel-id = <0x40>;
+			};
+		};
+
+		soc-sram-error {
+			compatible = "fsl,soc-sram-error";
+			interrupts = <0x10 0x2 0x1 0x1d>;
+		};
+
+		corenet-law@0 {
+			compatible = "fsl,corenet-law";
+			reg = <0x0 0x1000>;
+			fsl,num-laws = <0x20>;
+		};
+
+		memory-controller@8000 {
+			compatible = "fsl,qoriq-memory-controller-v4.5", "fsl,qoriq-memory-controller";
+			reg = <0x8000 0x1000>;
+			interrupts = <0x10 0x2 0x1 0x17>;
+			linux,phandle = <0x8>;
+			phandle = <0x8>;
+		};
+
+		l3-cache-controller@10000 {
+			compatible = "fsl,p2041-l3-cache-controller", "fsl,p4080-l3-cache-controller", "cache";
+			reg = <0x10000 0x1000>;
+			interrupts = <0x10 0x2 0x1 0x1b>;
+			linux,phandle = <0x4>;
+			phandle = <0x4>;
+		};
+
+		corenet-cf@18000 {
+			compatible = "fsl,corenet1-cf", "fsl,corenet-cf";
+			reg = <0x18000 0x1000>;
+			interrupts = <0x10 0x2 0x1 0x1f>;
+			fsl,ccf-num-csdids = <0x20>;
+			fsl,ccf-num-snoopids = <0x20>;
+		};
+
+		iommu@20000 {
+			compatible = "fsl,pamu-v1.0", "fsl,pamu";
+			reg = <0x20000 0x4000>;
+			ranges = <0x0 0x20000 0x4000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			interrupts = <0x18 0x2 0x0 0x0 0x10 0x2 0x1 0x1e>;
+			fsl,portid-mapping = <0xf000000>;
+
+			pamu@0 {
+				reg = <0x0 0x1000>;
+				fsl,primary-cache-geometry = <0x20 0x1>;
+				fsl,secondary-cache-geometry = <0x80 0x2>;
+				linux,phandle = <0x1a>;
+				phandle = <0x1a>;
+			};
+
+			pamu@1000 {
+				reg = <0x1000 0x1000>;
+				fsl,primary-cache-geometry = <0x20 0x1>;
+				fsl,secondary-cache-geometry = <0x80 0x2>;
+				linux,phandle = <0xd>;
+				phandle = <0xd>;
+			};
+
+			pamu@2000 {
+				reg = <0x2000 0x1000>;
+				fsl,primary-cache-geometry = <0x20 0x1>;
+				fsl,secondary-cache-geometry = <0x80 0x2>;
+			};
+
+			pamu@3000 {
+				reg = <0x3000 0x1000>;
+				fsl,primary-cache-geometry = <0x20 0x1>;
+				fsl,secondary-cache-geometry = <0x80 0x2>;
+			};
+		};
+
+		pic@40000 {
+			interrupt-controller;
+			#address-cells = <0x0>;
+			#interrupt-cells = <0x4>;
+			reg = <0x40000 0x40000>;
+			compatible = "fsl,mpic", "chrp,open-pic";
+			device_type = "open-pic";
+			clock-frequency = <0x0>;
+			linux,phandle = <0x1>;
+			phandle = <0x1>;
+		};
+
+		timer@41100 {
+			compatible = "fsl,mpic-global-timer";
+			reg = <0x41100 0x100 0x41300 0x4>;
+			interrupts = <0x0 0x0 0x3 0x0 0x1 0x0 0x3 0x0 0x2 0x0 0x3 0x0 0x3 0x0 0x3 0x0>;
+		};
+
+		msi@41600 {
+			compatible = "fsl,mpic-msi";
+			reg = <0x41600 0x200 0x44140 0x4>;
+			msi-available-ranges = <0x0 0x100>;
+			interrupts = <0xe0 0x0 0x0 0x0 0xe1 0x0 0x0 0x0 0xe2 0x0 0x0 0x0 0xe3 0x0 0x0 0x0 0xe4 0x0 0x0 0x0 0xe5 0x0 0x0 0x0 0xe6 0x0 0x0 0x0 0xe7 0x0 0x0 0x0>;
+		};
+
+		msi@41800 {
+			compatible = "fsl,mpic-msi";
+			reg = <0x41800 0x200 0x45140 0x4>;
+			msi-available-ranges = <0x0 0x100>;
+			interrupts = <0xe8 0x0 0x0 0x0 0xe9 0x0 0x0 0x0 0xea 0x0 0x0 0x0 0xeb 0x0 0x0 0x0 0xec 0x0 0x0 0x0 0xed 0x0 0x0 0x0 0xee 0x0 0x0 0x0 0xef 0x0 0x0 0x0>;
+		};
+
+		msi@41a00 {
+			compatible = "fsl,mpic-msi";
+			reg = <0x41a00 0x200 0x46140 0x4>;
+			msi-available-ranges = <0x0 0x100>;
+			interrupts = <0xf0 0x0 0x0 0x0 0xf1 0x0 0x0 0x0 0xf2 0x0 0x0 0x0 0xf3 0x0 0x0 0x0 0xf4 0x0 0x0 0x0 0xf5 0x0 0x0 0x0 0xf6 0x0 0x0 0x0 0xf7 0x0 0x0 0x0>;
+		};
+
+		timer@42100 {
+			compatible = "fsl,mpic-global-timer";
+			reg = <0x42100 0x100 0x42300 0x4>;
+			interrupts = <0x4 0x0 0x3 0x0 0x5 0x0 0x3 0x0 0x6 0x0 0x3 0x0 0x7 0x0 0x3 0x0>;
+		};
+
+		global-utilities@e0000 {
+			compatible = "fsl,qoriq-device-config-1.0";
+			reg = <0xe0000 0xe00>;
+			fsl,has-rstcr;
+			#sleep-cells = <0x1>;
+			fsl,liodn-bits = <0xc>;
+			linux,phandle = <0xe>;
+			phandle = <0xe>;
+		};
+
+		global-utilities@e0e00 {
+			compatible = "fsl,qoriq-pin-control-1.0";
+			reg = <0xe0e00 0x200>;
+			#sleep-cells = <0x2>;
+		};
+
+		global-utilities@e1000 {
+			compatible = "fsl,p2041-clockgen", "fsl,qoriq-clockgen-1.0";
+			reg = <0xe1000 0x1000>;
+			clock-frequency = <0x0>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			#clock-cells = <0x2>;
+			linux,phandle = <0x2>;
+			phandle = <0x2>;
+
+			sysclk {
+				#clock-cells = <0x0>;
+				compatible = "fsl,qoriq-sysclk-1.0", "fixed-clock";
+				clock-output-names = "sysclk";
+				linux,phandle = <0x17>;
+				phandle = <0x17>;
+			};
+
+			pll0@800 {
+				#clock-cells = <0x1>;
+				reg = <0x800 0x4>;
+				compatible = "fsl,qoriq-core-pll-1.0";
+				clocks = <0x17>;
+				clock-output-names = "pll0", "pll0-div2";
+				linux,phandle = <0x18>;
+				phandle = <0x18>;
+			};
+
+			pll1@820 {
+				#clock-cells = <0x1>;
+				reg = <0x820 0x4>;
+				compatible = "fsl,qoriq-core-pll-1.0";
+				clocks = <0x17>;
+				clock-output-names = "pll1", "pll1-div2";
+				linux,phandle = <0x19>;
+				phandle = <0x19>;
+			};
+
+			mux0@0 {
+				#clock-cells = <0x0>;
+				reg = <0x0 0x4>;
+				compatible = "fsl,qoriq-core-mux-1.0";
+				clocks = <0x18 0x0 0x18 0x1 0x19 0x0 0x19 0x1>;
+				clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
+				clock-output-names = "cmux0";
+			};
+
+			mux1@20 {
+				#clock-cells = <0x0>;
+				reg = <0x20 0x4>;
+				compatible = "fsl,qoriq-core-mux-1.0";
+				clocks = <0x18 0x0 0x18 0x1 0x19 0x0 0x19 0x1>;
+				clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
+				clock-output-names = "cmux1";
+			};
+
+			platform-pll@c00 {
+				#clock-cells = <0x1>;
+				reg = <0xc00 0x4>;
+				compatible = "fsl,qoriq-platform-pll-1.0";
+				clocks = <0x17>;
+				clock-output-names = "platform-pll", "platform-pll-div2";
+			};
+		};
+
+		global-utilities@e2000 {
+			compatible = "fsl,qoriq-rcpm-1.0";
+			reg = <0xe2000 0x1000>;
+			#sleep-cells = <0x1>;
+		};
+
+		sfp@e8000 {
+			compatible = "fsl,p2041-sfp", "fsl,qoriq-sfp-1.0";
+			reg = <0xe8000 0x1000>;
+		};
+
+		serdes@ea000 {
+			compatible = "fsl,p2041-serdes";
+			reg = <0xea000 0x1000>;
+		};
+
+		dma@100300 {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			compatible = "fsl,eloplus-dma";
+			reg = <0x100300 0x4>;
+			ranges = <0x0 0x100100 0x200>;
+			cell-index = <0x0>;
+			fsl,iommu-parent = <0x1a>;
+			fsl,liodn-reg = <0xe 0x580>;
+
+			dma-channel@0 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x0 0x80>;
+				cell-index = <0x0>;
+				interrupts = <0x1c 0x2 0x0 0x0>;
+			};
+
+			dma-channel@80 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x80 0x80>;
+				cell-index = <0x1>;
+				interrupts = <0x1d 0x2 0x0 0x0>;
+			};
+
+			dma-channel@100 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x100 0x80>;
+				cell-index = <0x2>;
+				interrupts = <0x1e 0x2 0x0 0x0>;
+			};
+
+			dma-channel@180 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x180 0x80>;
+				cell-index = <0x3>;
+				interrupts = <0x1f 0x2 0x0 0x0>;
+			};
+		};
+
+		dma@101300 {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			compatible = "fsl,eloplus-dma";
+			reg = <0x101300 0x4>;
+			ranges = <0x0 0x101100 0x200>;
+			cell-index = <0x1>;
+			fsl,iommu-parent = <0x1a>;
+			fsl,liodn-reg = <0xe 0x584>;
+
+			dma-channel@0 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x0 0x80>;
+				cell-index = <0x0>;
+				interrupts = <0x20 0x2 0x0 0x0>;
+			};
+
+			dma-channel@80 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x80 0x80>;
+				cell-index = <0x1>;
+				interrupts = <0x21 0x2 0x0 0x0>;
+			};
+
+			dma-channel@100 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x100 0x80>;
+				cell-index = <0x2>;
+				interrupts = <0x22 0x2 0x0 0x0>;
+			};
+
+			dma-channel@180 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x180 0x80>;
+				cell-index = <0x3>;
+				interrupts = <0x23 0x2 0x0 0x0>;
+			};
+		};
+
+		sdhc@114000 {
+			compatible = "fsl,p2041-esdhc", "fsl,esdhc";
+			reg = <0x114000 0x1000>;
+			interrupts = <0x30 0x2 0x0 0x0>;
+			clock-frequency = <0x0>;
+			fsl,iommu-parent = <0xd>;
+			fsl,liodn-reg = <0xe 0x530>;
+			sdhci,auto-cmd12;
+		};
+
+		i2c@119000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			cell-index = <0x2>;
+			compatible = "fsl-i2c";
+			reg = <0x119000 0x100>;
+			interrupts = <0x27 0x2 0x0 0x0>;
+			dfsrr;
+		};
+
+		i2c@119100 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			cell-index = <0x3>;
+			compatible = "fsl-i2c";
+			reg = <0x119100 0x100>;
+			interrupts = <0x27 0x2 0x0 0x0>;
+			dfsrr;
+		};
+
+		serial@11c500 {
+			cell-index = <0x0>;
+			device_type = "serial";
+			compatible = "fsl,ns16550", "ns16550";
+			reg = <0x11c500 0x100>;
+			clock-frequency = <0x0>;
+			interrupts = <0x24 0x2 0x0 0x0>;
+		};
+
+		serial@11c600 {
+			cell-index = <0x1>;
+			device_type = "serial";
+			compatible = "fsl,ns16550", "ns16550";
+			reg = <0x11c600 0x100>;
+			clock-frequency = <0x0>;
+			interrupts = <0x24 0x2 0x0 0x0>;
+		};
+
+		serial@11d500 {
+			cell-index = <0x2>;
+			device_type = "serial";
+			compatible = "fsl,ns16550", "ns16550";
+			reg = <0x11d500 0x100>;
+			clock-frequency = <0x0>;
+			interrupts = <0x25 0x2 0x0 0x0>;
+		};
+
+		serial@11d600 {
+			cell-index = <0x3>;
+			device_type = "serial";
+			compatible = "fsl,ns16550", "ns16550";
+			reg = <0x11d600 0x100>;
+			clock-frequency = <0x0>;
+			interrupts = <0x25 0x2 0x0 0x0>;
+		};
+
+		gpio@130000 {
+			compatible = "fsl,qoriq-gpio";
+			reg = <0x130000 0x1000>;
+			interrupts = <0x37 0x2 0x0 0x0>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+		};
+
+		usb@210000 {
+			compatible = "fsl-usb2-mph-v1.6", "fsl,mpc85xx-usb2-mph", "fsl-usb2-mph";
+			reg = <0x210000 0x1000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			interrupts = <0x2c 0x2 0x0 0x0>;
+			phy_type = "utmi";
+			fsl,iommu-parent = <0xd>;
+			fsl,liodn-reg = <0xe 0x520>;
+			port0;
+		};
+
+		sata@220000 {
+			compatible = "fsl,pq-sata-v2";
+			reg = <0x220000 0x1000>;
+			interrupts = <0x44 0x2 0x0 0x0>;
+			fsl,iommu-parent = <0xd>;
+			fsl,liodn-reg = <0xe 0x550>;
+		};
+
+		sata@221000 {
+			compatible = "fsl,pq-sata-v2";
+			reg = <0x221000 0x1000>;
+			interrupts = <0x45 0x2 0x0 0x0>;
+			fsl,iommu-parent = <0xd>;
+			fsl,liodn-reg = <0xe 0x554>;
+		};
+
+		crypto@300000 {
+			compatible = "fsl,sec-v4.2", "fsl,sec-v4.0";
+			fsl,sec-era = <0x3>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			reg = <0x300000 0x10000>;
+			ranges = <0x0 0x300000 0x10000>;
+			interrupts = <0x5c 0x2 0x0 0x0>;
+			fsl,iommu-parent = <0xd>;
+
+			jr@1000 {
+				compatible = "fsl,sec-v4.2-job-ring", "fsl,sec-v4.0-job-ring";
+				reg = <0x1000 0x1000>;
+				interrupts = <0x58 0x2 0x0 0x0>;
+			};
+
+			jr@2000 {
+				compatible = "fsl,sec-v4.2-job-ring", "fsl,sec-v4.0-job-ring";
+				reg = <0x2000 0x1000>;
+				interrupts = <0x59 0x2 0x0 0x0>;
+			};
+
+			jr@3000 {
+				compatible = "fsl,sec-v4.2-job-ring", "fsl,sec-v4.0-job-ring";
+				reg = <0x3000 0x1000>;
+				interrupts = <0x5a 0x2 0x0 0x0>;
+			};
+
+			jr@4000 {
+				compatible = "fsl,sec-v4.2-job-ring", "fsl,sec-v4.0-job-ring";
+				reg = <0x4000 0x1000>;
+				interrupts = <0x5b 0x2 0x0 0x0>;
+			};
+
+			rtic@6000 {
+				compatible = "fsl,sec-v4.2-rtic", "fsl,sec-v4.0-rtic";
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				reg = <0x6000 0x100>;
+				ranges = <0x0 0x6100 0xe00>;
+
+				rtic-a@0 {
+					compatible = "fsl,sec-v4.2-rtic-memory", "fsl,sec-v4.0-rtic-memory";
+					reg = <0x0 0x20 0x100 0x80>;
+				};
+
+				rtic-b@20 {
+					compatible = "fsl,sec-v4.2-rtic-memory", "fsl,sec-v4.0-rtic-memory";
+					reg = <0x20 0x20 0x200 0x80>;
+				};
+
+				rtic-c@40 {
+					compatible = "fsl,sec-v4.2-rtic-memory", "fsl,sec-v4.0-rtic-memory";
+					reg = <0x40 0x20 0x300 0x80>;
+				};
+
+				rtic-d@60 {
+					compatible = "fsl,sec-v4.2-rtic-memory", "fsl,sec-v4.0-rtic-memory";
+					reg = <0x60 0x20 0x500 0x80>;
+				};
+			};
+		};
+
+		sec_mon@314000 {
+			compatible = "fsl,sec-v4.2-mon", "fsl,sec-v4.0-mon";
+			reg = <0x314000 0x1000>;
+			interrupts = <0x5d 0x2 0x0 0x0>;
+		};
+
+		pme@316000 {
+			compatible = "fsl,pme";
+			reg = <0x316000 0x10000>;
+			interrupts = <0x10 0x2 0x1 0x5>;
+			memory-region = <0x1b 0x1c>;
+		};
+
+		qman@318000 {
+			compatible = "fsl,qman";
+			reg = <0x318000 0x1000>;
+			interrupts = <0x10 0x2 0x1 0x3>;
+			fsl,qman-portals = <0x1d>;
+			memory-region = <0x1e 0x1f>;
+		};
+
+		bman@31a000 {
+			compatible = "fsl,bman";
+			reg = <0x31a000 0x1000>;
+			interrupts = <0x10 0x2 0x1 0x2>;
+			fsl,bman-portals = <0x20>;
+			memory-region = <0x21>;
+		};
+
+		rman@1e0000 {
+			compatible = "fsl,rman";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			ranges = <0x0 0x1e0000 0x20000>;
+			reg = <0x1e0000 0x20000>;
+			interrupts = <0x10 0x2 0x1 0xb>;
+			fsl,qman-channels-id = <0x62 0x63>;
+
+			inbound-block@0 {
+				compatible = "fsl,rman-inbound-block";
+				reg = <0x0 0x800>;
+			};
+
+			global-cfg@b00 {
+				compatible = "fsl,rman-global-cfg";
+				reg = <0xb00 0x500>;
+			};
+
+			inbound-block@1000 {
+				compatible = "fsl,rman-inbound-block";
+				reg = <0x1000 0x800>;
+			};
+
+			inbound-block@2000 {
+				compatible = "fsl,rman-inbound-block";
+				reg = <0x2000 0x800>;
+			};
+
+			inbound-block@3000 {
+				compatible = "fsl,rman-inbound-block";
+				reg = <0x3000 0x800>;
+			};
+		};
+	};
+
+	localbus@ffe124000 {
+		reg = <0xf 0xfe124000 0x0 0x1000>;
+		ranges = <0x0 0x0 0xf 0xe8000000 0x8000000 0x1 0x0 0xf 0xffa00000 0x40000>;
+		compatible = "fsl,p2041-elbc", "fsl,elbc", "simple-bus";
+		interrupts = <0x19 0x2 0x0 0x0>;
+		#address-cells = <0x2>;
+		#size-cells = <0x1>;
+
+//		flash@0,0 {
+//			compatible = "cfi-flash";
+//			reg = <0x0 0x0 0x8000000>;
+//			bank-width = <0x2>;
+//			device-width = <0x2>;
+//		};
+	};
+
+	//FPGA
+
+	pci0: pcie@ffe200000 {
+		compatible = "fsl,p2041-pcie", "fsl,qoriq-pcie-v2.2";
+		device_type = "pci";
+		#size-cells = <0x2>;
+		#address-cells = <0x3>;
+		bus-range = <0x0 0xff>;
+		clock-frequency = <0x1fca055>;
+		interrupts = <0x10 0x2 0x1 0xf>;
+		reg = <0xf 0xfe200000 0x0 0x1000>;
+		ranges = <0x02000000 0x0 0x80000000 0x0 0x80000000 0x0 0x10000000
+                  0x01000000 0x0 0x00000000 0xf 0xf8000000 0x0 0x00010000>;
+
+		
+
+		pcie@0 {
+			reg = <0x0 0x0 0x0 0x0 0x0>;
+			#interrupt-cells = <0x1>;
+			#size-cells = <0x2>;
+			#address-cells = <0x3>;
+			device_type = "pci";
+			interrupts = <0x10 0x2 0x1 0xf>;
+			interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 0x1 0x28 0x1 0x0 0x0 0x0 0x0 0x0 0x2 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x3 0x1 0x2 0x1 0x0 0x0 0x0 0x0 0x0 0x4 0x1 0x3 0x1 0x0 0x0>;
+			ranges = <0x02000000 0x0 0x80000000
+                      0x02000000 0x0 0x80000000
+                      0x0 0x20000000
+
+                      0x01000000 0x0 0x00000000
+                      0x01000000 0x0 0x00000000
+                      0x0 0x00010000>;
+					  
+		};
+	};
+
+	//QumRAM-MX_A
+	pci1: pcie@ffe201000 {
+		compatible = "fsl,p2041-pcie", "fsl,qoriq-pcie-v2.2", "bcm,fastpath-pci";
+		device_type = "pci";
+		#size-cells = <0x2>;
+		#address-cells = <0x3>;
+		reg = <0xf 0xfe201000 0x0 0x1000>;
+		bus-range = <0x0 0xff>;
+		clock-frequency = <0x1fca055>;
+		interrupts = <0x10 0x2 0x1 0xe>;
+		fsl,iommu-parent = <0x1a>;
+		fsl,liodn-reg = <0xe 0x504>; /* PEX2LIODNR */
+		
+		//estes valores têm de ser iguais aos do uboot		
+		ranges = <0x02000000 0x0 0xa0000000 0x0 0xa0000000 0x0 0x10000000
+                  0x01000000 0x0 0x00000000 0x0 0xf8010000 0x0 0x10000>;			
+
+		pcie@0 {
+			reg = <0x0 0x0 0x0 0x0 0x0>;
+			#interrupt-cells = <0x1>;
+			#size-cells = <0x2>;
+			#address-cells = <0x3>;
+			device_type = "pci";
+			interrupts = <0x10 0x2 0x1 0xe>;
+			interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+			interrupt-map = <
+			0000 0 0 1 1 41 1 0 0
+			0000 0 0 2 1 5 1 0 0
+			0000 0 0 3 1 6 1 0 0
+			0000 0 0 4 1 7 1 0 0
+			>;
+			
+			//estes valores têm de ser iguais aos do uboot
+			ranges = <0x02000000 0x0 0xa0000000
+                      0x02000000 0x0 0xa0000000
+                      0x0 0x10000000
+
+                      0x01000000 0x0 0x0
+                      0x01000000 0x0 0x0
+                      0x0 0x10000>;		
+		};
+		
+	};
+
+	//QumRAM-MX_B
+	pci2: pcie@ffe202000 {
+		compatible = "fsl,p2041-pcie", "fsl,qoriq-pcie-v2.2", "bcm,fastpath-pci";
+		device_type = "pci";
+		#size-cells = <0x2>;
+		#address-cells = <0x3>;
+		bus-range = <0x0 0xff>;
+		clock-frequency = <0x1fca055>;
+		interrupts = <0x10 0x2 0x1 0xd>;
+		reg = <0xf 0xfe202000 0x0 0x1000>;
+		fsl,iommu-parent = <0x1a>;
+		fsl,liodn-reg = <0xe 0x508>; /* PEX2LIODNR */
+		
+		//estes valores têm de ser iguais aos do uboot
+		ranges = <0x2000000 0x0 0xc0000000 0x0 0xc0000000 0x0 0x10000000
+                  0x1000000 0x0 0x00000000 0x0 0xf8020000 0x0 0x00010000>;
+				  
+		/*ranges = <0x43000000 0 0xe0000000 0xc 0x40000000 0 0x20000000
+			  0x01000000 0 0x00000000 0xf 0xf8020000 0 0x00010000>;*/
+
+		pcie@0 {
+			reg = <0x0 0x0 0x0 0x0 0x0>;
+			#interrupt-cells = <0x1>;
+			#size-cells = <0x2>;
+			#address-cells = <0x3>;
+			device_type = "pci";
+			interrupts = <0x10 0x2 0x1 0xd>;
+			interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 0x1 0x2a 0x1 0x0 0x0 0x0 0x0 0x0 0x2 0x1 0x9 0x1 0x0 0x0 0x0 0x0 0x0 0x3 0x1 0xa 0x1 0x0 0x0 0x0 0x0 0x0 0x4 0x1 0xb 0x1 0x0 0x0>;
+			
+			//estes valores têm de ser iguais aos do uboot
+			ranges = <0x02000000 0 0xc0000000
+				      0x02000000 0 0xc0000000
+				      0 0x20000000
+
+				  0x01000000 0 0x00000000
+				  0x01000000 0 0x00000000
+				  0 0x00010000>;
+				  
+			/*ranges = <0x43000000 0 0xe0000000
+					   0x43000000 0 0xe0000000
+					   0 0x20000000
+
+				  0x01000000 0 0x00000000
+				  0x01000000 0 0x00000000
+				  0 0x00010000>;*/
+		};
+	};
+
+	fsl,dpaa {
+		compatible = "fsl,p2041-dpaa", "fsl,dpaa";
+
+		ethernet@0 {
+			compatible = "fsl,p2041-dpa-ethernet", "fsl,dpa-ethernet";
+			fsl,fman-mac = <0x22>;
+		};
+
+	};
+};
diff -rupN linux-4.1.8-QorIQ-SDK2.0/drivers/hwmon/Kconfig linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/hwmon/Kconfig
--- linux-4.1.8-QorIQ-SDK2.0/drivers/hwmon/Kconfig	2016-10-20 15:09:36.175248000 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/hwmon/Kconfig	2017-07-10 10:54:47.000000000 +0100
@@ -829,6 +829,16 @@ config SENSORS_MAX6697
 	  This driver can also be built as a module.  If so, the module
 	  will be called max6697.
 
+config SENSORS_QBDW033A0B
+        tristate "PTIN Driver for QBDW033A0B DC-DC power module"
+        depends on I2C
+        help
+          If you say yes here you get support for QBDW033A0B DC-DC power
+	  monitoring sensor.
+
+          This driver can also be built as a module.  If so, the module
+          will be called QBDW033A0B.
+
 config SENSORS_HTU21
 	tristate "Measurement Specialties HTU21D humidity/temperature sensors"
 	depends on I2C
diff -rupN linux-4.1.8-QorIQ-SDK2.0/drivers/hwmon/Makefile linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/hwmon/Makefile
--- linux-4.1.8-QorIQ-SDK2.0/drivers/hwmon/Makefile	2016-10-20 15:09:36.175248000 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/hwmon/Makefile	2017-07-10 10:55:49.000000000 +0100
@@ -114,6 +114,7 @@ obj-$(CONFIG_SENSORS_MAX6639)	+= max6639
 obj-$(CONFIG_SENSORS_MAX6642)	+= max6642.o
 obj-$(CONFIG_SENSORS_MAX6650)	+= max6650.o
 obj-$(CONFIG_SENSORS_MAX6697)	+= max6697.o
+obj-$(CONFIG_SENSORS_MAX6697)   += QBDW033A0B.o
 obj-$(CONFIG_SENSORS_MC13783_ADC)+= mc13783-adc.o
 obj-$(CONFIG_SENSORS_MCP3021)	+= mcp3021.o
 obj-$(CONFIG_SENSORS_MENF21BMC_HWMON) += menf21bmc_hwmon.o
diff -rupN linux-4.1.8-QorIQ-SDK2.0/drivers/hwmon/QBDW033A0B.c linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/hwmon/QBDW033A0B.c
--- linux-4.1.8-QorIQ-SDK2.0/drivers/hwmon/QBDW033A0B.c	1970-01-01 01:00:00.000000000 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/hwmon/QBDW033A0B.c	2017-10-20 15:44:12.015770956 +0100
@@ -0,0 +1,413 @@
+#include <linux/module.h> 
+#include <linux/init.h> 
+#include <linux/slab.h> 
+#include <linux/jiffies.h> 
+#include <linux/i2c.h> 
+#include <linux/hwmon.h> 
+#include <linux/hwmon-sysfs.h> 
+#include <linux/err.h> 
+#include <linux/mutex.h> 
+#include <linux/of.h> 
+ 
+#include <linux/platform_data/QBDW033A0B.h> 
+ 
+enum chips {QBDW033A0B}; 
+ 
+struct QBDW033A0B_data { 
+	struct i2c_client *client; 
+ 
+	enum chips type; 
+	//const struct QBDW033A0B_chip_data *chip; 
+ 
+	struct mutex update_lock; 
+ 
+        short vin; 
+        unsigned short vout; 
+        short iout; 
+        short temp1; 
+}; 
+ 
+static int power(int base, unsigned int exp) { 
+    int i, result = 1; 
+    for (i = 0; i < exp; i++) 
+        result *= base; 
+    return result; 
+ } 
+ 
+static struct QBDW033A0B_data *QBDW033A0B_update_device(struct device *dev) 
+{ 
+	struct QBDW033A0B_data *data = dev_get_drvdata(dev); 
+	struct i2c_client *client = data->client; 
+	struct QBDW033A0B_data *ret = data; 
+	int val; 
+	//int i; 
+	//u32 alarms; 
+ 
+	mutex_lock(&data->update_lock); 
+         
+        val = i2c_smbus_read_word_data(client,READ_VIN); 
+        data->vin = (short)val; 
+         
+        val = i2c_smbus_read_word_data(client,READ_VOUT); 
+        data->vout = (short)val; 
+         
+        val = i2c_smbus_read_word_data(client,READ_IOUT); 
+        data->iout = (short)val; 
+         
+        val = i2c_smbus_read_word_data(client,READ_TEMPERATURE_1); 
+        data->temp1 = (short)val; 
+         
+/* 
+	for (i = 0; i < data->chip->channels; i++) { 
+		if (data->chip->have_ext & (1 << i)) { 
+			val = i2c_smbus_read_byte_data(client, 
+						       QBDW033A0B_REG_TEMP_EXT[i]); 
+			if (unlikely(val < 0)) { 
+				ret = ERR_PTR(val); 
+				goto abort; 
+			} 
+			data->temp[i][QBDW033A0B_TEMP_EXT] = val; 
+		} 
+ 
+		val = i2c_smbus_read_byte_data(client, QBDW033A0B_REG_TEMP[i]); 
+		if (unlikely(val < 0)) { 
+			ret = ERR_PTR(val); 
+			goto abort; 
+		} 
+		data->temp[i][QBDW033A0B_TEMP_INPUT] = val; 
+ 
+		val = i2c_smbus_read_byte_data(client, QBDW033A0B_REG_MAX[i]); 
+		if (unlikely(val < 0)) { 
+			ret = ERR_PTR(val); 
+			goto abort; 
+		} 
+		data->temp[i][QBDW033A0B_TEMP_MAX] = val; 
+ 
+		if (data->chip->have_crit & (1 << i)) { 
+			val = i2c_smbus_read_byte_data(client, 
+						       QBDW033A0B_REG_CRIT[i]); 
+			if (unlikely(val < 0)) { 
+				ret = ERR_PTR(val); 
+				goto abort; 
+			} 
+			data->temp[i][QBDW033A0B_TEMP_CRIT] = val; 
+		} 
+	} 
+ 
+	alarms = 0; 
+	for (i = 0; i < 3; i++) { 
+		val = i2c_smbus_read_byte_data(client, QBDW033A0B_REG_STAT(i)); 
+		if (unlikely(val < 0)) { 
+			ret = ERR_PTR(val); 
+			goto abort; 
+		} 
+		alarms = (alarms << 8) | val; 
+	} 
+ */ 
+         
+	//data->alarms = alarms; 
+abort: 
+	mutex_unlock(&data->update_lock); 
+ 
+	return ret; 
+} 
+ 
+/** 
+ *  
+ * @param reg 
+ * @return  
+ */ 
+static int convert_val (signed short reg) 
+{ 
+    int exp = 0, mantissa = 0, val = 0; 
+ 
+    mantissa = ((signed short)(reg << 5) >> 5); 
+    exp = (signed short)(reg >> 11); 
+ 
+    if (exp >= 0) 
+        val = (mantissa * 1000) << exp; 
+    else 
+        val = (mantissa * 1000) >> (-exp); 
+     
+    return val; 
+     
+} 
+ 
+/** 
+ *  
+ * @param dev 
+ * @param devattr 
+ * @param buf 
+ * @return  
+ */ 
+static ssize_t show_vin(struct device *dev,struct device_attribute *devattr, char *buf) 
+{ 
+    int reg = 0,aux = 0; 
+    struct QBDW033A0B_data *data = QBDW033A0B_update_device(dev); 
+     
+    reg = (signed short)(data->vin); 
+    aux = convert_val(reg); 
+ 
+    return sprintf(buf, "%04d\n",aux); 
+} 
+ 
+/** 
+ *  
+ * @param dev 
+ * @param devattr 
+ * @param buf 
+ * @return  
+ */ 
+static ssize_t show_vout(struct device *dev,struct device_attribute *devattr, char *buf) 
+{ 
+    struct QBDW033A0B_data *data = QBDW033A0B_update_device(dev); 
+    unsigned long vout; 
+ 
+     
+    vout = data->vout & 0xFFFF; 
+    vout = (vout * 24414) / 100000; 
+         
+    return sprintf(buf, "%04d\n",vout); 
+} 
+ 
+/** 
+ *  
+ * @param dev 
+ * @param devattr 
+ * @param buf 
+ * @return  
+ */ 
+static ssize_t show_iout(struct device *dev,struct device_attribute *devattr, char *buf) 
+{ 
+    int reg = 0, aux = 0; 
+    struct QBDW033A0B_data *data = QBDW033A0B_update_device(dev);  
+     
+    reg = (signed short)(data->iout); 
+    aux = convert_val(reg); 
+ 
+    return sprintf(buf, "%04d\n",aux); 
+} 
+ 
+/** 
+ *  
+ * @param dev 
+ * @param devattr 
+ * @param buf 
+ * @return  
+ */ 
+static ssize_t show_temp(struct device *dev,struct device_attribute *devattr, char *buf) 
+{ 
+    struct QBDW033A0B_data *data = QBDW033A0B_update_device(dev); 
+    int reg = 0,aux = 0; 
+ 
+    reg = (signed short)(data->temp1); 
+    aux = convert_val(reg); 
+     
+ 
+    return sprintf(buf, "%04d\n", aux); 
+} 
+ 
+ 
+/** 
+ *  
+ * @param dev 
+ * @param devattr 
+ * @param buf 
+ * @return  
+ */ 
+static ssize_t show_power(struct device *dev,struct device_attribute *devattr, char *buf) 
+{ 
+    struct QBDW033A0B_data *data = QBDW033A0B_update_device(dev); 
+    signed short reg = 0,iout = 0; 
+    unsigned long vout; 
+ 
+    vout = data->vout & 0xFFFF; 
+    vout = (vout * 24414) / 100000; 
+         
+    reg = (signed short)(data->iout); 
+    iout = convert_val(reg); 
+     
+    return sprintf(buf, "%06d\n", (iout*vout)/1000); 
+} 
+ 
+/** 
+ *  
+ * @param dev 
+ * @param devattr 
+ * @param buf 
+ * @return  
+ */ 
+static ssize_t show_monitor(struct device *dev,struct device_attribute *devattr, char *buf) 
+{ 
+    struct QBDW033A0B_data *data = QBDW033A0B_update_device(dev); 
+    int vin = 0, reg = 0,iout = 0, temp = 0; 
+    unsigned long vout = 0, power = 0; 
+ 
+    vout = data->vout & 0xFFFF; 
+    vout = (vout * 24414) / 100000; 
+         
+    reg = (signed short)(data->iout); 
+    iout = convert_val(reg); 
+     
+    reg = (signed short)(data->vin); 
+    vin = convert_val(reg); 
+     
+    reg = (signed short)(data->temp1); 
+    temp = convert_val(reg); 
+     
+    power = (iout * vout) / 1000; 
+     
+    return sprintf(buf,  
+            " ----------------- \n" 
+            "|  POWER MONITOR  |\n" 
+            " ----------------- \n" 
+            " VIN:  %d.%d V     \n" 
+            " VOUT: %d.%d V     \n" 
+            " IOUT: %d.%d A     \n" 
+            " POT:  %d.%2d W     \n" 
+            " Temp: %d.%d ºC    \n", 
+            vin/1000,abs(vin%1000), 
+            vout/1000,abs(vout%1000), 
+            iout/1000,abs(iout%1000), 
+            power/1000,abs(power%1000), 
+            temp/1000,abs(temp%1000)); 
+} 
+ 
+ 
+ 
+static SENSOR_DEVICE_ATTR(vin,  S_IRUGO, show_vin, NULL, 0); 
+static SENSOR_DEVICE_ATTR(vout, S_IRUGO, show_vout, NULL, 0); 
+static SENSOR_DEVICE_ATTR(iout, S_IRUGO, show_iout, NULL, 0); 
+static SENSOR_DEVICE_ATTR(temp, S_IRUGO, show_temp, NULL, 0); 
+static SENSOR_DEVICE_ATTR(power_out, S_IRUGO, show_power, NULL, 0); 
+static SENSOR_DEVICE_ATTR(monitor, S_IRUGO, show_monitor, NULL, 0); 
+/* 
+static SENSOR_DEVICE_ATTR(temp1_input, S_IRUGO, show_temp_input, NULL, 0); 
+static SENSOR_DEVICE_ATTR_2(temp1_max, S_IRUGO | S_IWUSR, show_temp, set_temp,0, QBDW033A0B_TEMP_MAX); 
+static SENSOR_DEVICE_ATTR_2(temp1_crit, S_IRUGO | S_IWUSR, show_temp, set_temp,0, QBDW033A0B_TEMP_CRIT); 
+*/ 
+static DEVICE_ATTR(dummy, 0, NULL, NULL); 
+ 
+static umode_t QBDW033A0B_is_visible(struct kobject *kobj, struct attribute *attr, 
+				  int index) 
+{ 
+	return attr->mode; 
+} 
+ 
+/* 
+ * QBDW033A0B_is_visible uses the index into the following array to determine 
+ * if attributes should be created or not. Any change in order or content 
+ * must be matched in QBDW033A0B_is_visible. 
+ */ 
+static struct attribute *QBDW033A0B_attributes[] = { 
+	&sensor_dev_attr_vin.dev_attr.attr, 
+	&sensor_dev_attr_vout.dev_attr.attr, 
+	&sensor_dev_attr_iout.dev_attr.attr, 
+	&sensor_dev_attr_temp.dev_attr.attr, 
+        &sensor_dev_attr_power_out.dev_attr.attr, 
+        &sensor_dev_attr_monitor.dev_attr.attr, 
+	&dev_attr_dummy.attr, 
+	NULL 
+}; 
+ 
+ 
+static const struct attribute_group QBDW033A0B_group = { 
+	.attrs = QBDW033A0B_attributes, .is_visible = QBDW033A0B_is_visible, 
+}; 
+__ATTRIBUTE_GROUPS(QBDW033A0B); 
+ 
+/** 
+ *  
+ * @param node 
+ * @param pdata 
+ */ 
+static void QBDW033A0B_get_config_of(struct device_node *node, 
+				  struct QBDW033A0B_platform_data *pdata) 
+{ 
+ 
+	pdata->smbus_timeout_disable = of_property_read_bool(node, "smbus-timeout-disable"); 
+	pdata->fault_alert = of_property_read_bool(node, "fault_alert"); 
+} 
+ 
+/** 
+ *  
+ * @param data 
+ * @param client 
+ * @return  
+ */ 
+static int QBDW033A0B_init_chip(struct QBDW033A0B_data *data, 
+			     struct i2c_client *client) 
+{ 
+	struct QBDW033A0B_platform_data *pdata = dev_get_platdata(&client->dev); 
+	struct QBDW033A0B_platform_data p; 
+ 
+	if (client->dev.of_node) { 
+		memset(&p, 0, sizeof(p)); 
+		QBDW033A0B_get_config_of(client->dev.of_node, &p); 
+		pdata = &p; 
+	} 
+        
+ 
+	return 0; 
+} 
+ 
+/** 
+ *  
+ * @param client 
+ * @param id 
+ * @return  
+ */ 
+static int QBDW033A0B_probe(struct i2c_client *client, 
+			 const struct i2c_device_id *id) 
+{ 
+	struct i2c_adapter *adapter = client->adapter; 
+	struct device *dev = &client->dev; 
+	struct QBDW033A0B_data *data; 
+	struct device *hwmon_dev; 
+	int err; 
+         
+         
+        printk("QBDW033A0B_probe: Probing chip address 0x%x on i2c-%d\n", 
+            client->addr,adapter); 
+ 
+	if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA)) 
+		return -ENODEV; 
+ 
+	data = devm_kzalloc(dev, sizeof(struct QBDW033A0B_data), GFP_KERNEL); 
+	if (!data) 
+		return -ENOMEM; 
+ 
+	data->type = id->driver_data; 
+	data->client = client; 
+	mutex_init(&data->update_lock); 
+ 
+	err = QBDW033A0B_init_chip(data, client); 
+	if (err) 
+		return err; 
+ 
+	hwmon_dev = devm_hwmon_device_register_with_groups(dev, client->name, 
+							   data, 
+							   QBDW033A0B_groups); 
+	return PTR_ERR_OR_ZERO(hwmon_dev); 
+} 
+ 
+static const struct i2c_device_id QBDW033A0B_id[] = { 
+	{ "QBDW033A0B", QBDW033A0B }, 
+ 
+}; 
+MODULE_DEVICE_TABLE(i2c, QBDW033A0B_id); 
+ 
+static struct i2c_driver QBDW033A0B_driver = { 
+	.class = I2C_CLASS_HWMON, 
+	.driver = { 
+		.name	= "QBDW033A0B", 
+	}, 
+	.probe = QBDW033A0B_probe, 
+	.id_table = QBDW033A0B_id, 
+}; 
+ 
+module_i2c_driver(QBDW033A0B_driver); 
+ 
+MODULE_AUTHOR("Jaime Pereira <jaime-m-pereira@alticelabs.com"); 
+MODULE_DESCRIPTION("QBDW033A0B DC-DC power module driver"); 
+MODULE_LICENSE("GPL"); 
diff -rupN linux-4.1.8-QorIQ-SDK2.0/drivers/net/ethernet/freescale/sdk_fman/src/wrapper/lnxwrp_fm.c linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/net/ethernet/freescale/sdk_fman/src/wrapper/lnxwrp_fm.c
--- linux-4.1.8-QorIQ-SDK2.0/drivers/net/ethernet/freescale/sdk_fman/src/wrapper/lnxwrp_fm.c	2017-10-20 14:54:22.670708026 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/net/ethernet/freescale/sdk_fman/src/wrapper/lnxwrp_fm.c	2017-07-03 11:14:45.000000000 +0100
@@ -1128,7 +1128,11 @@ static void FreeFmDev(t_LnxWrpFmDev  *p_
 /* FMan character device file operations */
 extern struct file_operations fm_fops;
 
-static int /*__devinit*/ fm_probe(struct platform_device *of_dev)
+#ifndef __devinit
+#define __devinit __init*
+#endif
+
+static int __devinit fm_probe(struct platform_device *of_dev)
 {
     t_LnxWrpFmDev   *p_LnxWrpFmDev;
 
diff -rupN linux-4.1.8-QorIQ-SDK2.0/drivers/net/ethernet/freescale/sdk_fman/src/wrapper/lnxwrp_fm_port.c linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/net/ethernet/freescale/sdk_fman/src/wrapper/lnxwrp_fm_port.c
--- linux-4.1.8-QorIQ-SDK2.0/drivers/net/ethernet/freescale/sdk_fman/src/wrapper/lnxwrp_fm_port.c	2017-10-20 14:54:22.671708040 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/net/ethernet/freescale/sdk_fman/src/wrapper/lnxwrp_fm_port.c	2017-07-03 11:14:45.000000000 +0100
@@ -1299,7 +1299,11 @@ static void FreeFmPortDev(t_LnxWrpFmPort
 			      p_LnxWrpFmPortDev->memSize);
 }
 
-static int /*__devinit*/ fm_port_probe(struct platform_device *of_dev)
+#ifndef __devinit
+#define __devinit __init*
+#endif
+
+static int __devinit fm_port_probe(struct platform_device *of_dev)
 {
 	t_LnxWrpFmPortDev *p_LnxWrpFmPortDev;
 	t_LnxWrpFmDev *p_LnxWrpFmDev;
diff -rupN linux-4.1.8-QorIQ-SDK2.0/drivers/of/of_mdio.c linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/of/of_mdio.c
--- linux-4.1.8-QorIQ-SDK2.0/drivers/of/of_mdio.c	2017-10-20 14:54:22.671708040 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/of/of_mdio.c	2017-07-03 11:14:45.000000000 +0100
@@ -20,6 +20,10 @@
 #include <linux/of_mdio.h>
 #include <linux/module.h>
 
+#ifdef CONFIG_PTIN_ETH_MARVELL_SWITCH
+#include <../arch/powerpc/sysdev/mv88e6095x_of.h>
+#endif
+
 MODULE_AUTHOR("Grant Likely <grant.likely@secretlab.ca>");
 MODULE_LICENSE("GPL");
 
@@ -39,7 +43,6 @@ static int of_get_phy_id(struct device_n
 	}
 	return -EINVAL;
 }
-
 static int of_mdiobus_register_phy(struct mii_bus *mdio, struct device_node *child,
 				   u32 addr)
 {
@@ -53,8 +56,20 @@ static int of_mdiobus_register_phy(struc
 
 	if (!is_c45 && !of_get_phy_id(child, &phy_id))
 		phy = phy_device_create(mdio, addr, phy_id, 0, NULL);
-	else
+	else {
+#ifdef CONFIG_PTIN_ETH_MARVELL_SWITCH
+		if(of_device_is_compatible(child, "ptin,dsa-switch")){
+			printk("bus addr 0x%p\n", mdio);
+			mv88e6095_detect(mdio,addr);
+			phy = get_phy_device(mdio, addr, is_c45);
+		}else{
+			printk("bus addr 0x%p\n", mdio);
+			phy = get_phy_device(mdio, addr, is_c45);
+		}
+#else
 		phy = get_phy_device(mdio, addr, is_c45);
+#endif
+	}
 	if (!phy || IS_ERR(phy))
 		return 1;
 
diff -rupN linux-4.1.8-QorIQ-SDK2.0/drivers/spi/Kconfig linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/spi/Kconfig
--- linux-4.1.8-QorIQ-SDK2.0/drivers/spi/Kconfig	2017-10-20 14:54:22.671708040 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/spi/Kconfig	2017-07-03 11:14:45.000000000 +0100
@@ -638,6 +638,11 @@ config SPI_DW_MMIO
 	tristate "Memory-mapped io interface driver for DW SPI core"
 	depends on SPI_DESIGNWARE
 
+config PLD_PTIN_SPI
+        tristate "Driver for ptin pld"
+        depends on SPI_SPIDEV
+	default y if SPI_SPIDEV
+
 #
 # There are lots of SPI device types, with sensors and memory
 # being probably the most widely used ones.
diff -rupN linux-4.1.8-QorIQ-SDK2.0/drivers/spi/Makefile linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/spi/Makefile
--- linux-4.1.8-QorIQ-SDK2.0/drivers/spi/Makefile	2017-10-20 14:54:22.672708054 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/spi/Makefile	2017-07-03 11:14:45.000000000 +0100
@@ -89,3 +89,5 @@ obj-$(CONFIG_SPI_TXX9)			+= spi-txx9.o
 obj-$(CONFIG_SPI_XCOMM)		+= spi-xcomm.o
 obj-$(CONFIG_SPI_XILINX)		+= spi-xilinx.o
 obj-$(CONFIG_SPI_XTENSA_XTFPGA)		+= spi-xtensa-xtfpga.o
+obj-$(CONFIG_PLD_PTIN_SPI)              += pld-ptin-spi.o
+
diff -rupN linux-4.1.8-QorIQ-SDK2.0/drivers/spi/pld-ptin-spi.c linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/spi/pld-ptin-spi.c
--- linux-4.1.8-QorIQ-SDK2.0/drivers/spi/pld-ptin-spi.c	1970-01-01 01:00:00.000000000 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/spi/pld-ptin-spi.c	2017-07-03 15:34:52.000000000 +0100
@@ -0,0 +1,138 @@
+#include <linux/init.h>
+#include <linux/module.h>
+#include <linux/spi/spi.h>
+
+/*QorIQ-SDK2.0.mod/drivers/spi/pld-ptin-spi.c*/
+
+static struct spi_device *spi_device_0;
+static struct spi_device *spi_device_1;
+static struct spi_device *spi_device_2;
+static struct spi_device *spi_device_3;
+
+static int __init spi_init(void) {
+    int ret;
+    struct spi_master *master;
+
+	//printk("JAIME_DBG: spi_init\n");	
+
+    //Register information about your slave device:
+	struct spi_board_info spi_device_info_0 = {			//CPLD
+        .modalias = "spidev",
+        .max_speed_hz = 40000000, //speed your device (slave) can handle
+        .bus_num = 1,
+        .chip_select = 0,
+        .mode = 0,
+    };
+	struct spi_board_info spi_device_info_1 = {			//FPGA
+        .modalias = "spidev",
+        .max_speed_hz = 40000000, //speed your device (slave) can handle
+        .bus_num = 1,
+        .chip_select = 1,
+        .mode = 0,
+    };
+	struct spi_board_info spi_device_info_2 = {			//ZL30363
+        .modalias = "spidev",
+        .max_speed_hz = 40000000, //speed your device (slave) can handle
+        .bus_num = 1,
+        .chip_select = 2,
+        .mode = 0,
+    };
+    struct spi_board_info spi_device_info_3 = {			//LIU-DS21348
+        .modalias = "spidev",
+        .max_speed_hz = 40000000, //speed your device (slave) can handle
+        .bus_num = 1,
+        .chip_select = 3,
+        .mode = 0,
+    };
+
+    /*To send data we have to know what spi port/pins should be used. This information
+      can be found in the device-tree. */
+    master = spi_busnum_to_master( spi_device_info_0.bus_num );
+    if( !master ){
+        printk("MASTER not found.\n");
+            return -ENODEV;
+    }
+
+    // create a new slave device, given the master and device info
+    spi_device_0 = spi_new_device( master, &spi_device_info_0);
+    if( !spi_device_0 ) {
+        printk("FAILED to create slave device 0.\n");
+        //return -ENODEV;
+    }
+	
+	// create a new slave device, given the master and device info
+    spi_device_1 = spi_new_device( master, &spi_device_info_1);
+    if( !spi_device_1 ) {
+        printk("FAILED to create slave device 1.\n");
+        //return -ENODEV;
+    }
+	
+	// create a new slave device, given the master and device info
+    spi_device_2 = spi_new_device( master, &spi_device_info_2);
+    if( !spi_device_2 ) {
+        printk("FAILED to create slave device 2.\n");
+        //return -ENODEV;
+    }
+	
+	// create a new slave device, given the master and device info
+    spi_device_3 = spi_new_device( master, &spi_device_info_3);
+    if( !spi_device_3 ) {
+        printk("FAILED to create slave device 3.\n");
+        //return -ENODEV;
+    }
+
+    spi_device_0->bits_per_word = 8;
+	spi_device_1->bits_per_word = 8;
+	spi_device_2->bits_per_word = 8;
+	spi_device_3->bits_per_word = 8;
+
+    ret = spi_setup( spi_device_0 );
+    if( ret ){
+        printk("FAILED to setup slave 0.\n");
+        spi_unregister_device( spi_device_0 );
+        //return -ENODEV;
+    }
+	ret = spi_setup( spi_device_1 );
+    if( ret ){
+        printk("FAILED to setup slave 1.\n");
+        spi_unregister_device( spi_device_1 );
+        //return -ENODEV;
+    }
+	ret = spi_setup( spi_device_2 );
+    if( ret ){
+        printk("FAILED to setup slave 2.\n");
+        spi_unregister_device( spi_device_2 );
+        //return -ENODEV;
+    }
+	ret = spi_setup( spi_device_3 );
+    if( ret ){
+        printk("FAILED to setup slave 3.\n");
+        spi_unregister_device( spi_device_3 );
+        //return -ENODEV;
+    }
+    return 0;
+}
+
+
+static void __exit spi_exit(void)
+{
+    if( spi_device_0 ){
+        spi_unregister_device( spi_device_0 );
+    }
+	if( spi_device_1 ){
+        spi_unregister_device( spi_device_1 );
+    }
+	if( spi_device_2 ){
+        spi_unregister_device( spi_device_2 );
+    }
+	if( spi_device_3 ){
+        spi_unregister_device( spi_device_3 );
+    }
+}
+
+module_init(spi_init);
+module_exit(spi_exit);
+
+MODULE_LICENSE("GPL");
+MODULE_AUTHOR("Sergio Marques <email protected>");
+MODULE_DESCRIPTION("PTIN SPI module");
diff -rupN linux-4.1.8-QorIQ-SDK2.0/drivers/spi/spi-fsl-espi.c linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/spi/spi-fsl-espi.c
--- linux-4.1.8-QorIQ-SDK2.0/drivers/spi/spi-fsl-espi.c	2017-10-20 14:54:22.672708054 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/drivers/spi/spi-fsl-espi.c	2017-07-03 11:14:45.000000000 +0100
@@ -377,9 +377,15 @@ static void fsl_espi_rw_trans(struct spi
 	fsl_espi_do_trans(m, espi_trans);
 
 	/* If there is at least one RX byte then copy it to rx_buf */
-	if (tx_only < SPCOM_TRANLEN_MAX)
+	if (tx_only < SPCOM_TRANLEN_MAX) {
+#if 1
 		memcpy(rx_buf, espi_trans->rx_buf + tx_only,
 				trans_len - tx_only);
+#else
+		memcpy(rx_buf, espi_trans->rx_buf + tx_only + 1,
+                                trans_len - tx_only - 1);
+#endif
+	}
 
 	espi_trans->actual_length += espi_trans->len;
 
@@ -406,10 +412,13 @@ static int fsl_espi_do_one_msg(struct sp
 		if ((t->tx_buf) || (t->rx_buf))
 			xfer_len += t->len;
 	}
-
 	espi_trans.n_tx = n_tx;
 	espi_trans.n_rx = n_rx;
+#if 1
 	espi_trans.len = xfer_len;
+#else
+	espi_trans.len = n_tx+n_rx;
+#endif
 	espi_trans.actual_length = 0;
 	espi_trans.status = 0;
 
diff -rupN linux-4.1.8-QorIQ-SDK2.0/include/linux/platform_data/QBDW033A0B.h linux-4.1.8-QorIQ-SDK2.0_CXO2T4/include/linux/platform_data/QBDW033A0B.h
--- linux-4.1.8-QorIQ-SDK2.0/include/linux/platform_data/QBDW033A0B.h	1970-01-01 01:00:00.000000000 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/include/linux/platform_data/QBDW033A0B.h	2017-07-10 16:13:16.000000000 +0100
@@ -0,0 +1,79 @@
+/*
+ * QBDW033A0B.h
+ *     Copyright (c) 2012 Guenter Roeck <linux@roeck-us.net>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#ifndef QBDW033A0B_H
+#define QBDW033A0B_H
+
+#include <linux/types.h>
+
+/*
+ * For all bit masks:
+ * bit 0:    local temperature
+ * bit 1..7: remote temperatures
+ */
+struct QBDW033A0B_platform_data {
+	bool smbus_timeout_disable;	/* set to disable SMBus timeouts */
+	bool fault_alert;                /* set bit to 1 to disable alert */
+	//u8 over_temperature_mask;	/* set bit to 1 to disable */
+};
+
+//REGISTERS
+
+#define OPERATION_REG           0x01
+#define ON_OFF_CONFIG           0x02
+#define CLEAR_FAULTS            0x03
+#define STORE_DEFAULT_ALL       0x11  
+#define RESTORE_DEFAULT_ALL     0x12
+#define VOUT_MODE               0x20
+#define VOUT_COMMAND            0x21
+#define VOUT_CAL_OFFSET         0x23
+#define VOUT_MARGIN_HIGH        0x25
+#define VOUT_MARGIN_LOW         0x26  
+#define VOUT_DROOP              0x28
+#define VIN_ON                  0x35
+#define VIN_OFF                 0x36
+#define VOUT_OV_FAULT_LIMIT     0x40
+#define VOUT_OV_FAULT_RESPONSE  0x41
+#define IOUT_OC_FAULT_LIMIT     0x46 
+#define IOUT_OC_FAULT_RESPONSE  0x47       
+#define IOUT_OC_WARN_LIMIT      0x4A      
+#define OT_FAULT_LIMIT          0x4F      
+#define OT_FAULT_RESPONSE       0x50      
+#define OT_WARN_LIMIT           0x51      
+#define VIN_OV_FAULT_LIMIT      0x55        
+#define VIN_OV_FAULT_RESPONSE   0x56      
+#define POWER_GOOD_ON           0x5E      
+#define POWER_GOOD_OFF          0x5F      
+#define TON_DELAY               0x60      
+#define TON_RISE                0x61      
+#define STATUS_WORD             0x79        
+#define STATUS_VOUT             0x7A      
+#define STATUS_IOUT             0x7B      
+#define STATUS_INPUT            0x7C      
+#define STATUS_TEMPERATURE      0x7D       
+#define STATUS_CML              0x7E        
+#define READ_VIN                0x88      
+#define READ_VOUT               0x8B      
+#define READ_IOUT               0x8C      
+#define READ_TEMPERATURE_1      0x8D      
+#define MFR_DEVICE_TYPE         0xD0        
+#define MFR_VOUT_READ_CAL_GAIN  0xD1      
+#define MFR_VOUT_READ_CAL_OFF   0xD2      
+#define MFR_VIN_READ_CAL_GAIN   0xD3      
+#define MFR_VIN_READ_CAL_OFFSET 0xD4       
+#define MFR_IOUT_CAL_GAIN       0xD6         
+#define MFR_IOUT_CAL_OFFSET     0xD7      
+#define MFR_FW_REV              0xDB      
+#define MFR_C1_C2_ARA_CONFIG    0xE0      
+#define MFR_C2_LOGIC            0xE1      
+#define MFR_PGOOD_POLARITY      0xE2        
+#define MFR_MODULE_DATE_LOC_SN  0xF0      
+     
+
+#endif /* QBDW033A0B_H */
\ No newline at end of file
diff -rupN linux-4.1.8-QorIQ-SDK2.0/net/dsa/mv88e6xxx.h linux-4.1.8-QorIQ-SDK2.0_CXO2T4/net/dsa/mv88e6xxx.h
--- linux-4.1.8-QorIQ-SDK2.0/net/dsa/mv88e6xxx.h	1970-01-01 01:00:00.000000000 +0100
+++ linux-4.1.8-QorIQ-SDK2.0_CXO2T4/net/dsa/mv88e6xxx.h	2017-07-03 11:14:45.000000000 +0100
@@ -0,0 +1,95 @@
+/*
+ * net/dsa/mv88e6xxx.h - Marvell 88e6xxx switch chip support
+ * Copyright (c) 2008 Marvell Semiconductor
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+#ifndef __MV88E6XXX_H
+#define __MV88E6XXX_H
+
+#define REG_PORT(p)		(0x10 + (p))
+#define REG_GLOBAL		0x1b
+#define REG_GLOBAL2		0x1c
+
+struct mv88e6xxx_priv_state {
+	/*
+	 * When using multi-chip addressing, this mutex protects
+	 * access to the indirect access registers.  (In single-chip
+	 * mode, this mutex is effectively useless.)
+	 */
+	struct mutex	smi_mutex;
+
+#ifdef CONFIG_NET_DSA_MV88E6XXX_NEED_PPU
+	/*
+	 * Handles automatic disabling and re-enabling of the PHY
+	 * polling unit.
+	 */
+	struct mutex		ppu_mutex;
+	int			ppu_disabled;
+	struct work_struct	ppu_work;
+	struct timer_list	ppu_timer;
+#endif
+
+	/*
+	 * This mutex serialises access to the statistics unit.
+	 * Hold this mutex over snapshot + dump sequences.
+	 */
+	struct mutex	stats_mutex;
+
+	int		id; /* switch product id */
+};
+
+struct mv88e6xxx_hw_stat {
+	char string[ETH_GSTRING_LEN];
+	int sizeof_stat;
+	int reg;
+};
+
+int __mv88e6xxx_reg_read(struct mii_bus *bus, int sw_addr, int addr, int reg);
+int mv88e6xxx_reg_read(struct dsa_switch *ds, int addr, int reg);
+int __mv88e6xxx_reg_write(struct mii_bus *bus, int sw_addr, int addr,
+                          int reg, u16 val);
+int mv88e6xxx_reg_write(struct dsa_switch *ds, int addr, int reg, u16 val);
+int mv88e6xxx_config_prio(struct dsa_switch *ds);
+int mv88e6xxx_set_addr_direct(struct dsa_switch *ds, u8 *addr);
+int mv88e6xxx_set_addr_indirect(struct dsa_switch *ds, u8 *addr);
+int mv88e6xxx_phy_read(struct dsa_switch *ds, int addr, int regnum);
+int mv88e6xxx_phy_write(struct dsa_switch *ds, int addr, int regnum, u16 val);
+void mv88e6xxx_ppu_state_init(struct dsa_switch *ds);
+int mv88e6xxx_phy_read_ppu(struct dsa_switch *ds, int addr, int regnum);
+int mv88e6xxx_phy_write_ppu(struct dsa_switch *ds, int addr,
+			    int regnum, u16 val);
+void mv88e6xxx_poll_link(struct dsa_switch *ds);
+void mv88e6xxx_get_strings(struct dsa_switch *ds,
+			   int nr_stats, struct mv88e6xxx_hw_stat *stats,
+			   int port, uint8_t *data);
+void mv88e6xxx_get_ethtool_stats(struct dsa_switch *ds,
+				 int nr_stats, struct mv88e6xxx_hw_stat *stats,
+				 int port, uint64_t *data);
+
+#define REG_READ(addr, reg)						\
+	({								\
+		int __ret;						\
+									\
+		__ret = mv88e6xxx_reg_read(ds, addr, reg);		\
+		if (__ret < 0)						\
+			return __ret;					\
+		__ret;							\
+	})
+
+#define REG_WRITE(addr, reg, val)					\
+	({								\
+		int __ret;						\
+									\
+		__ret = mv88e6xxx_reg_write(ds, addr, reg, val);	\
+		if (__ret < 0)						\
+			return __ret;					\
+	})
+
+
+
+#endif
