INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Varun/Documents/CG3207/Labs/Project/project3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Varun/Documents/CG3207/Labs/Project/project3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ARM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Varun/Documents/CG3207/Labs/Project/project3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/CondLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CondLogic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Varun/Documents/CG3207/Labs/Project/project3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Varun/Documents/CG3207/Labs/Project/project3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Varun/Documents/CG3207/Labs/Project/project3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Varun/Documents/CG3207/Labs/Project/project3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Varun/Documents/CG3207/Labs/Project/project3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Varun/Documents/CG3207/Labs/Project/project3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Varun/Documents/CG3207/Labs/Project/project3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Varun/Documents/CG3207/Labs/Project/project3207/project3207.srcs/sim_1/imports/Lab_2_VHDL/test_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_top
