INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jayaa/Documents/Vivado/assign2_halfsub/assign2_halfsub.srcs/sources_1/new/half_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jayaa/Documents/Vivado/assign2_halfsub/assign2_halfsub.srcs/sim_1/new/Halfsub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Halfsub_tb
