
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002417                       # Number of seconds simulated
sim_ticks                                  2416874000                       # Number of ticks simulated
final_tick                                 2416874000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118726                       # Simulator instruction rate (inst/s)
host_op_rate                                   120459                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               71808628                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652208                       # Number of bytes of host memory used
host_seconds                                    33.66                       # Real time elapsed on the host
sim_insts                                     3995968                       # Number of instructions simulated
sim_ops                                       4054305                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           53056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           15360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              68416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        53056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           21952324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            6355317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28307640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      21952324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21952324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          238324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               238324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          238324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          21952324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           6355317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             28545965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1069                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          9                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1069                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  68032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   68416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     336224500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1069                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    9                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.026549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.510784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.407011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           80     35.40%     35.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43     19.03%     54.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35     15.49%     69.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      7.52%     77.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      7.96%     85.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.54%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.65%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.21%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      6.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          226                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      7458500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                27389750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5315000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7016.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25766.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        28.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      837                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     311896.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1323000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   721875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6598800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            157653600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            108180585                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1353495000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1627972860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            674.392634                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2251324500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      80600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      82073000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   210375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1692600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            157653600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             99445050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1361157750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1620544935                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            671.315594                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2264162750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      80600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      69234750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  712032                       # Number of BP lookups
system.cpu.branchPred.condPredicted            656996                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11987                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               680346                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  366054                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             53.804094                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23649                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    9                       # Number of system calls
system.cpu.numCycles                          4833748                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     3995968                       # Number of instructions committed
system.cpu.unnecessaryCommittedInsts                0                       # Number of SWIFT/ZDC unnecessary instructions committed
system.cpu.committedOps                       4054305                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                          2725                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.209656                       # CPI: cycles per instruction
system.cpu.ipc                               0.826681                       # IPC: instructions per cycle
system.cpu.Inst0InIQ                          3299078                       # The number of tickes that there is 0 instruction in IQ.
system.cpu.Inst1InIQ                          1219426                       # The number of tickes that there is 1 instruction in IQ.
system.cpu.Inst2InIQ                            38079                       # The number of tickes that there is 2 instruction in IQ.
system.cpu.Inst3InIQ                            24064                       # The number of tickes that there is 3 instruction in IQ.
system.cpu.Inst4InIQ                            24048                       # The number of tickes that there is 4 instruction in IQ.
system.cpu.Inst5InIQ                            26039                       # The number of tickes that there is 5 instruction in IQ.
system.cpu.Inst6InIQ                            51034                       # The number of tickes that there is 6 instruction in IQ.
system.cpu.Inst7InIQ                            19077                       # The number of tickes that there is 7 instruction in IQ.
system.cpu.Inst0InLSQ                         4537530                       # The number of tickes that there is 0 instruction in LSQ.
system.cpu.Inst1InLSQ                          118214                       # The number of tickes that there is 1 instruction in LSQ.
system.cpu.Inst2InLSQ                           45058                       # The number of tickes that there is 2 instruction in LSQ.
system.cpu.Inst3InLSQ                              43                       # The number of tickes that there is 3 instruction in LSQ.
system.cpu.Inst4InLSQ                               0                       # The number of tickes that there is 4 instruction in LSQ.
system.cpu.Inst5InLSQ                               0                       # The number of tickes that there is 5 instruction in LSQ.
system.cpu.Inst6InLSQ                               0                       # The number of tickes that there is 6 instruction in LSQ.
system.cpu.Inst7InLSQ                               0                       # The number of tickes that there is 7 instruction in LSQ.
system.cpu.Inst8InLSQ                               0                       # The number of tickes that there is 8 instruction in LSQ.
system.cpu.FU0isBusy                          3240022                       # The number of tickes that functional unit 0 was busy.
system.cpu.FU1isBusy                          2794916                       # The number of tickes that functional unit 1 was busy.
system.cpu.FU2isBusy                                0                       # The number of tickes that functional unit 2 was busy.
system.cpu.FU3isBusy                                0                       # The number of tickes that functional unit 3 was busy.
system.cpu.FU4isBusy                               73                       # The number of tickes that functional unit 4 was busy.
system.cpu.FU5isBusy                            89167                       # The number of tickes that functional unit 5 was busy.
system.cpu.FU6isBusy                                0                       # The number of tickes that functional unit 6 was busy.
system.cpu.tickCyclesMain                     4700845                       # Number of cycles which we spend in Main functions
system.cpu.tickCycles                         4739532                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                           94216                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.replacements                22                       # number of replacements
system.cpu.dcache.tags.tagsinuse           213.848956                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               95614                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               240                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            398.391667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   213.848956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.208837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.208837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            192152                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           192152                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        60133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60133                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        35406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          35406                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           39                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         95539                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            95539                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        95539                       # number of overall hits
system.cpu.dcache.overall_hits::total           95539                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           146                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          193                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          193                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          339                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            339                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          339                       # number of overall misses
system.cpu.dcache.overall_misses::total           339                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      7607250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7607250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10672000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10672000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       187250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       187250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     18279250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18279250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     18279250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18279250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        60279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        60279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        35599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        35599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        95878                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        95878                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        95878                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        95878                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002422                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005422                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005422                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003536                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003536                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003536                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003536                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52104.452055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52104.452055                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55295.336788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55295.336788                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 62416.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62416.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53921.091445                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53921.091445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53921.091445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53921.091445                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           83                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           83                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          127                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          110                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      6393250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6393250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      5637250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5637250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       175250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       175250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     12030500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12030500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     12030500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12030500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002472                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002472                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002472                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50340.551181                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50340.551181                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51247.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51247.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 58416.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58416.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50761.603376                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50761.603376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50761.603376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50761.603376                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               380                       # number of replacements
system.cpu.icache.tags.tagsinuse           439.074998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1452504                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               829                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1752.115802                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.074998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2907495                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2907495                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1452504                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1452504                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1452504                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1452504                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1452504                       # number of overall hits
system.cpu.icache.overall_hits::total         1452504                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           829                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          829                       # number of overall misses
system.cpu.icache.overall_misses::total           829                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     40754500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40754500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     40754500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40754500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     40754500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40754500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1453333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1453333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1453333                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1453333                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1453333                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1453333                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000570                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000570                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000570                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000570                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000570                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000570                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49161.037394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49161.037394                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49161.037394                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49161.037394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49161.037394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49161.037394                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          829                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          829                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          829                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          829                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          829                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          829                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     37636500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37636500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     37636500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37636500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     37636500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37636500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000570                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000570                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000570                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000570                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 45399.879373                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45399.879373                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 45399.879373                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45399.879373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 45399.879373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45399.879373                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 959                       # Transaction distribution
system.membus.trans_dist::ReadResp                959                       # Transaction distribution
system.membus.trans_dist::Writeback                 9                       # Transaction distribution
system.membus.trans_dist::ReadExReq               110                       # Transaction distribution
system.membus.trans_dist::ReadExResp              110                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        53056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   68992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1078                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                    1078    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                1078                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1478000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7907000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2259250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
