// Seed: 13860719
module module_0 ();
  logic [7:0] id_1;
  wor id_2;
  always begin : LABEL_0
    id_1[1] = ~id_2;
  end
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1,
    input  wire id_2,
    input  tri  id_3
);
  uwire id_5;
  logic [7:0] id_6;
  logic [7:0] id_7 = (id_6);
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  assign id_7[1-1] = id_0 & id_5;
  wire id_8;
  wire id_9;
  and primCall (id_1, id_2, id_3, id_5, id_6, id_7);
endmodule
module module_2 #(
    parameter id_1 = 32'd59,
    parameter id_2 = 32'd22
);
  defparam id_1.id_2 = 'b0;
  wire id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
