<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MACVETH: macveth::SIMDBackEnd Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MACVETH
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classmacveth_1_1SIMDBackEnd.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-static-methods">Static Protected Member Functions</a> &#124;
<a href="#pro-static-attribs">Static Protected Attributes</a> &#124;
<a href="classmacveth_1_1SIMDBackEnd-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">macveth::SIMDBackEnd Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p>Abstract class implemented by each architecture (AVX, AVX2, AVX512, etc.) to generate specific intrinsics and calculate the associated cost for the operations provided by the VectorAPI.  
 <a href="classmacveth_1_1SIMDBackEnd.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="SIMDBackEnd_8h_source.html">include/Vectorization/SIMD/SIMDBackEnd.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for macveth::SIMDBackEnd:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classmacveth_1_1SIMDBackEnd__inherit__graph.svg" width="188" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for macveth::SIMDBackEnd:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classmacveth_1_1SIMDBackEnd__coll__graph.svg" width="100%" height="417"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDInst</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wrap for representing the <a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html" title="Wrap for representing the SIMDInst not just as single strings to print, but as a set of fields.">SIMDInst</a> not just as single strings to print, but as a set of fields.  <a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a51cd8c38330af7675ab261d7708f26e9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDType</a> { <br />
&#160;&#160;<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a645c9aecd19b98433fda961b28abae6d">VFUNC</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a8488077f1c06d76880a88230464ba941">VPACK</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9adcd024f9b348545b347411524e6dfcf6">VBCAST</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ac5a7a7736f44dd119cee92d2362522ce">VGATHER</a>, 
<br />
&#160;&#160;<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9abaf400510fc19c1835382eb4e8d867b8">VSET</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab90d5c753c3c3a261385eb97271da759">VSTORE</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a3b1211cb7c7c338386d37bb40cf43e6f">VSCATTER</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab8545f74ae3e986fc526dd1b4066dba2">VMUL</a>, 
<br />
&#160;&#160;<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a1bf0555e2287f29e6e92f6fc4a5f56a0">VADD</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a170b2030c4bcdf887cea04463f339a18">VSUB</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab60682ac8247fce60baa7b922b31e60c">VDIV</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9aab511e544fbff87709ff027582f457e2">VMOD</a>, 
<br />
&#160;&#160;<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a52a6fa3fbd92bbb7bb285ad416397a55">VPERM</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9aeeefc3998bb82711f85bf4a1c3a35faf">VREDUC</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a2c577dd2be79398eebb69510b56e4086">VSEQ</a>, 
<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab1f18e4d352c2105969517833c1e51c6">VOPT</a>, 
<br />
&#160;&#160;<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a172df892e9eb0098d2b920b9f8567889">INIT</a>
<br />
 }</td></tr>
<tr class="memdesc:a51cd8c38330af7675ab261d7708f26e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Types of SIMD instructions.  <a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">More...</a><br /></td></tr>
<tr class="separator:a51cd8c38330af7675ab261d7708f26e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3e4c1905f3a1ff104d3121423aa170"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> = std::list&lt; <a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDInst</a> &gt;</td></tr>
<tr class="memdesc:a2d3e4c1905f3a1ff104d3121423aa170"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for list of <a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html" title="Wrap for representing the SIMDInst not just as single strings to print, but as a set of fields.">SIMDInst</a> structures.  <a href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">More...</a><br /></td></tr>
<tr class="separator:a2d3e4c1905f3a1ff104d3121423aa170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7448cfbffa8ca0a007b6e5ba0d85f7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#abc7448cfbffa8ca0a007b6e5ba0d85f7">RegistersMapT</a> = std::map&lt; std::string, std::vector&lt; std::tuple&lt; std::string, std::vector&lt; std::string &gt; &gt;&gt; &gt;</td></tr>
<tr class="separator:abc7448cfbffa8ca0a007b6e5ba0d85f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab2aec18bfa18191dbca559ae845c2647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ab2aec18bfa18191dbca559ae845c2647">addNonSIMDInst</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> OP, <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a> SType, <a class="el" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> MVSL, <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *IL)</td></tr>
<tr class="memdesc:ab2aec18bfa18191dbca559ae845c2647"><td class="mdescLeft">&#160;</td><td class="mdescRight">Empty constructor.  <a href="classmacveth_1_1SIMDBackEnd.html#ab2aec18bfa18191dbca559ae845c2647">More...</a><br /></td></tr>
<tr class="separator:ab2aec18bfa18191dbca559ae845c2647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c3aa4af6ec77c4ad11fa947b3dbaed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a64c3aa4af6ec77c4ad11fa947b3dbaed">addNonSIMDInst</a> (std::string Lhs, std::string Rhs, <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a> SType, <a class="el" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> MVSL, <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *IL)</td></tr>
<tr class="memdesc:a64c3aa4af6ec77c4ad11fa947b3dbaed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate non SIMD instructions, as we may have sequential operations or other type of not vectorized instructions specifying explicitly the LHS and the RHS.  <a href="classmacveth_1_1SIMDBackEnd.html#a64c3aa4af6ec77c4ad11fa947b3dbaed">More...</a><br /></td></tr>
<tr class="separator:a64c3aa4af6ec77c4ad11fa947b3dbaed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10bbde58b8445d5677e579856e098e9d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a10bbde58b8445d5677e579856e098e9d">vload</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V)=0</td></tr>
<tr class="memdesc:a10bbde58b8445d5677e579856e098e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate pack instructions, e.g. load/loadu.  <a href="classmacveth_1_1SIMDBackEnd.html#a10bbde58b8445d5677e579856e098e9d">More...</a><br /></td></tr>
<tr class="separator:a10bbde58b8445d5677e579856e098e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ee5f05d13ec57f8864196b00ca5c28"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a90ee5f05d13ec57f8864196b00ca5c28">vbcast</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V)=0</td></tr>
<tr class="memdesc:a90ee5f05d13ec57f8864196b00ca5c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate broadcast instructions.  <a href="classmacveth_1_1SIMDBackEnd.html#a90ee5f05d13ec57f8864196b00ca5c28">More...</a><br /></td></tr>
<tr class="separator:a90ee5f05d13ec57f8864196b00ca5c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78dfe7d089a7f11ff3a3b66ed6ea212b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a78dfe7d089a7f11ff3a3b66ed6ea212b">vpack</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V)=0</td></tr>
<tr class="memdesc:a78dfe7d089a7f11ff3a3b66ed6ea212b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate gather instructions.  <a href="classmacveth_1_1SIMDBackEnd.html#a78dfe7d089a7f11ff3a3b66ed6ea212b">More...</a><br /></td></tr>
<tr class="separator:a78dfe7d089a7f11ff3a3b66ed6ea212b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae46d33f328379249234847a48d0ee3f3"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ae46d33f328379249234847a48d0ee3f3">vset</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V)=0</td></tr>
<tr class="memdesc:ae46d33f328379249234847a48d0ee3f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate set instrucctions. Set is meant for literal values.  <a href="classmacveth_1_1SIMDBackEnd.html#ae46d33f328379249234847a48d0ee3f3">More...</a><br /></td></tr>
<tr class="separator:ae46d33f328379249234847a48d0ee3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ad1cb646f764849e258f16ec6b291c"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a11ad1cb646f764849e258f16ec6b291c">vstore</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)=0</td></tr>
<tr class="memdesc:a11ad1cb646f764849e258f16ec6b291c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate store instructions to memory.  <a href="classmacveth_1_1SIMDBackEnd.html#a11ad1cb646f764849e258f16ec6b291c">More...</a><br /></td></tr>
<tr class="separator:a11ad1cb646f764849e258f16ec6b291c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb1ac12404226437f08fe4ab7bf2c54"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a1eb1ac12404226437f08fe4ab7bf2c54">vscatter</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)=0</td></tr>
<tr class="memdesc:a1eb1ac12404226437f08fe4ab7bf2c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate store instructions to memory using an index.  <a href="classmacveth_1_1SIMDBackEnd.html#a1eb1ac12404226437f08fe4ab7bf2c54">More...</a><br /></td></tr>
<tr class="separator:a1eb1ac12404226437f08fe4ab7bf2c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addefe5cc474362d5d1e90e96f82e23d1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#addefe5cc474362d5d1e90e96f82e23d1">vmul</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)=0</td></tr>
<tr class="memdesc:addefe5cc474362d5d1e90e96f82e23d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate multiplication operations.  <a href="classmacveth_1_1SIMDBackEnd.html#addefe5cc474362d5d1e90e96f82e23d1">More...</a><br /></td></tr>
<tr class="separator:addefe5cc474362d5d1e90e96f82e23d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1da16250a39987eb5ece8b045cf49bf"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ad1da16250a39987eb5ece8b045cf49bf">vsub</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)=0</td></tr>
<tr class="memdesc:ad1da16250a39987eb5ece8b045cf49bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate subtraction operations.  <a href="classmacveth_1_1SIMDBackEnd.html#ad1da16250a39987eb5ece8b045cf49bf">More...</a><br /></td></tr>
<tr class="separator:ad1da16250a39987eb5ece8b045cf49bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9daa59c102c4a56c41282634e4450197"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a9daa59c102c4a56c41282634e4450197">vadd</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)=0</td></tr>
<tr class="memdesc:a9daa59c102c4a56c41282634e4450197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate addition operations.  <a href="classmacveth_1_1SIMDBackEnd.html#a9daa59c102c4a56c41282634e4450197">More...</a><br /></td></tr>
<tr class="separator:a9daa59c102c4a56c41282634e4450197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdfa8b88697f5f0cbfa6a87984b459f5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#acdfa8b88697f5f0cbfa6a87984b459f5">vdiv</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)=0</td></tr>
<tr class="memdesc:acdfa8b88697f5f0cbfa6a87984b459f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate division operations.  <a href="classmacveth_1_1SIMDBackEnd.html#acdfa8b88697f5f0cbfa6a87984b459f5">More...</a><br /></td></tr>
<tr class="separator:acdfa8b88697f5f0cbfa6a87984b459f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd2f3a323ac3ed4a3b6e1af86b05e57"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#aabd2f3a323ac3ed4a3b6e1af86b05e57">vmod</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)=0</td></tr>
<tr class="memdesc:aabd2f3a323ac3ed4a3b6e1af86b05e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate modulo operations.  <a href="classmacveth_1_1SIMDBackEnd.html#aabd2f3a323ac3ed4a3b6e1af86b05e57">More...</a><br /></td></tr>
<tr class="separator:aabd2f3a323ac3ed4a3b6e1af86b05e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5c198d48cf87eaff0a4f82ed197551"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2a5c198d48cf87eaff0a4f82ed197551">vfunc</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)=0</td></tr>
<tr class="memdesc:a2a5c198d48cf87eaff0a4f82ed197551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate custom functions.  <a href="classmacveth_1_1SIMDBackEnd.html#a2a5c198d48cf87eaff0a4f82ed197551">More...</a><br /></td></tr>
<tr class="separator:a2a5c198d48cf87eaff0a4f82ed197551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17437ceec615f94034d753752d5055f9"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a17437ceec615f94034d753752d5055f9">vreduce</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)=0</td></tr>
<tr class="memdesc:a17437ceec615f94034d753752d5055f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operations are reduce given a certain condicitons.  <a href="classmacveth_1_1SIMDBackEnd.html#a17437ceec615f94034d753752d5055f9">More...</a><br /></td></tr>
<tr class="separator:a17437ceec615f94034d753752d5055f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97aeabd68d932ca3b670cb9a57569dce"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a97aeabd68d932ca3b670cb9a57569dce">vseq</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)=0</td></tr>
<tr class="memdesc:a97aeabd68d932ca3b670cb9a57569dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">If operation is not binary, pararel or reduce, then we just emit a sequential operation.  <a href="classmacveth_1_1SIMDBackEnd.html#a97aeabd68d932ca3b670cb9a57569dce">More...</a><br /></td></tr>
<tr class="separator:a97aeabd68d932ca3b670cb9a57569dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b3a3fabbc7b4552dd1e8bc9fba491c"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a34b3a3fabbc7b4552dd1e8bc9fba491c">getRegisterType</a> (<a class="el" href="classmacveth_1_1MVDataType.html#a956e6c9efd23646e5ef067ff1064a2ec">MVDataType::VDataType</a> DT, <a class="el" href="classmacveth_1_1MVDataType.html#a86bbd8dd358ec9f358e7524a00ec5b34">MVDataType::VWidth</a> W)=0</td></tr>
<tr class="memdesc:a34b3a3fabbc7b4552dd1e8bc9fba491c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the type of register according to the VDataType and VWidth.  <a href="classmacveth_1_1SIMDBackEnd.html#a34b3a3fabbc7b4552dd1e8bc9fba491c">More...</a><br /></td></tr>
<tr class="separator:a34b3a3fabbc7b4552dd1e8bc9fba491c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56927dddaf81b7e75da43d254b5e582b"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a56927dddaf81b7e75da43d254b5e582b">getMaxWidth</a> ()=0</td></tr>
<tr class="memdesc:a56927dddaf81b7e75da43d254b5e582b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get max width.  <a href="classmacveth_1_1SIMDBackEnd.html#a56927dddaf81b7e75da43d254b5e582b">More...</a><br /></td></tr>
<tr class="separator:a56927dddaf81b7e75da43d254b5e582b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee716c512a5b768cc77e9ace3829c859"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#aee716c512a5b768cc77e9ace3829c859">getNISA</a> ()=0</td></tr>
<tr class="memdesc:aee716c512a5b768cc77e9ace3829c859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get name of the concrete architecture.  <a href="classmacveth_1_1SIMDBackEnd.html#aee716c512a5b768cc77e9ace3829c859">More...</a><br /></td></tr>
<tr class="separator:aee716c512a5b768cc77e9ace3829c859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961551d199add4aa115c7a37db46951e"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a961551d199add4aa115c7a37db46951e">getNArch</a> ()=0</td></tr>
<tr class="memdesc:a961551d199add4aa115c7a37db46951e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get name of the concrete architecture.  <a href="classmacveth_1_1SIMDBackEnd.html#a961551d199add4aa115c7a37db46951e">More...</a><br /></td></tr>
<tr class="separator:a961551d199add4aa115c7a37db46951e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e501d4fa768a946995990217258e61"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a10e501d4fa768a946995990217258e61">getMapWidth</a> (<a class="el" href="classmacveth_1_1MVDataType.html#a86bbd8dd358ec9f358e7524a00ec5b34">MVDataType::VWidth</a> V)=0</td></tr>
<tr class="memdesc:a10e501d4fa768a946995990217258e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map of <a class="el" href="classmacveth_1_1VectorIR.html" title="VectorIR is a facade for the CDAG to compute the cost of the vectorization, generate intrinsics and p...">VectorIR</a> widths to the concrete architecture.  <a href="classmacveth_1_1SIMDBackEnd.html#a10e501d4fa768a946995990217258e61">More...</a><br /></td></tr>
<tr class="separator:a10e501d4fa768a946995990217258e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af484f4f86b381c4d95af1a00b54c978c"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#af484f4f86b381c4d95af1a00b54c978c">getMapType</a> (<a class="el" href="classmacveth_1_1MVDataType.html#a956e6c9efd23646e5ef067ff1064a2ec">MVDataType::VDataType</a> D)=0</td></tr>
<tr class="memdesc:af484f4f86b381c4d95af1a00b54c978c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map of <a class="el" href="classmacveth_1_1VectorIR.html" title="VectorIR is a facade for the CDAG to compute the cost of the vectorization, generate intrinsics and p...">VectorIR</a> types to the concrete architecture.  <a href="classmacveth_1_1SIMDBackEnd.html#af484f4f86b381c4d95af1a00b54c978c">More...</a><br /></td></tr>
<tr class="separator:af484f4f86b381c4d95af1a00b54c978c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c734d5327b56c6e4ce7481c8e77027"><td class="memItemLeft" align="right" valign="top">virtual std::list&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ab8c734d5327b56c6e4ce7481c8e77027">renderSIMDRegister</a> (<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> S)=0</td></tr>
<tr class="memdesc:ab8c734d5327b56c6e4ce7481c8e77027"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate the declaration of the necessary registers for the operations.  <a href="classmacveth_1_1SIMDBackEnd.html#ab8c734d5327b56c6e4ce7481c8e77027">More...</a><br /></td></tr>
<tr class="separator:ab8c734d5327b56c6e4ce7481c8e77027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a914fd5e64d6f246088138305e4efd527"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a914fd5e64d6f246088138305e4efd527">peepholeOptimizations</a> (<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> I)=0</td></tr>
<tr class="memdesc:a914fd5e64d6f246088138305e4efd527"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform some peephole optimizations after generating SIMD instructions.  <a href="classmacveth_1_1SIMDBackEnd.html#a914fd5e64d6f246088138305e4efd527">More...</a><br /></td></tr>
<tr class="separator:a914fd5e64d6f246088138305e4efd527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b7249f5a457752f4a210b262f55b82"><td class="memItemLeft" align="right" valign="top">virtual std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a62b7249f5a457752f4a210b262f55b82">getInitValues</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)=0</td></tr>
<tr class="memdesc:a62b7249f5a457752f4a210b262f55b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get initial values of a VectorOP. Must be implemented.  <a href="classmacveth_1_1SIMDBackEnd.html#a62b7249f5a457752f4a210b262f55b82">More...</a><br /></td></tr>
<tr class="separator:a62b7249f5a457752f4a210b262f55b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa9743717a0658ae54f746b550924f8"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a0aa9743717a0658ae54f746b550924f8">genSIMDInst</a> (std::string Result, std::string Op, std::string PrefS, std::string SuffS, <a class="el" href="classmacveth_1_1MVDataType.html#a86bbd8dd358ec9f358e7524a00ec5b34">MVDataType::VWidth</a> Width, <a class="el" href="classmacveth_1_1MVDataType.html#a956e6c9efd23646e5ef067ff1064a2ec">MVDataType::VDataType</a> Type, std::list&lt; std::string &gt; Args, <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a> SType, <a class="el" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> SL, <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *IL, std::string NameOp=&quot;&quot;, std::string MVFunc=&quot;&quot;, std::list&lt; std::string &gt; MVArgs={}, <a class="el" href="structmacveth_1_1MVOp.html">MVOp</a> <a class="el" href="namespacemacveth.html#ab7efb3d437b1433bd692000c0ac76bf4a43e57bf2464fd3e0676d649fbe4a0143">MVOP</a>=<a class="el" href="structmacveth_1_1MVOp.html">MVOp</a>())=0</td></tr>
<tr class="memdesc:a0aa9743717a0658ae54f746b550924f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add SIMD instruction.  <a href="classmacveth_1_1SIMDBackEnd.html#a0aa9743717a0658ae54f746b550924f8">More...</a><br /></td></tr>
<tr class="separator:a0aa9743717a0658ae54f746b550924f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60bdba4b2f7fd338809090c19ea72fb"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ac60bdba4b2f7fd338809090c19ea72fb">genSIMDInst</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V, std::string Op, std::string PrefS, std::string SuffS, std::list&lt; std::string &gt; OPS, <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a> SType, <a class="el" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> SL, <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *IL=nullptr, std::string NameOp=&quot;&quot;, std::string MVFunc=&quot;&quot;, std::list&lt; std::string &gt; MVArgs={}, <a class="el" href="structmacveth_1_1MVOp.html">MVOp</a> <a class="el" href="namespacemacveth.html#ab7efb3d437b1433bd692000c0ac76bf4a43e57bf2464fd3e0676d649fbe4a0143">MVOP</a>=<a class="el" href="structmacveth_1_1MVOp.html">MVOp</a>())=0</td></tr>
<tr class="separator:ac60bdba4b2f7fd338809090c19ea72fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68f73123e3bff02652c17015d7db355"><td class="memItemLeft" align="right" valign="top">virtual std::list&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#af68f73123e3bff02652c17015d7db355">getHeadersNeeded</a> ()=0</td></tr>
<tr class="memdesc:af68f73123e3bff02652c17015d7db355"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get headers needed (include files)  <a href="classmacveth_1_1SIMDBackEnd.html#af68f73123e3bff02652c17015d7db355">More...</a><br /></td></tr>
<tr class="separator:af68f73123e3bff02652c17015d7db355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2dc04f5fd9f8ab6ac7e3a8b50018d4"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a9e2dc04f5fd9f8ab6ac7e3a8b50018d4">getMaxVectorSize</a> (std::string Type)</td></tr>
<tr class="memdesc:a9e2dc04f5fd9f8ab6ac7e3a8b50018d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get maximum vector operands size.  <a href="classmacveth_1_1SIMDBackEnd.html#a9e2dc04f5fd9f8ab6ac7e3a8b50018d4">More...</a><br /></td></tr>
<tr class="separator:a9e2dc04f5fd9f8ab6ac7e3a8b50018d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f947a60a0f59e81d216798b4f982cf7"><td class="memItemLeft" align="right" valign="top">std::list&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a8f947a60a0f59e81d216798b4f982cf7">renderSIMDasString</a> (<a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> S)</td></tr>
<tr class="memdesc:a8f947a60a0f59e81d216798b4f982cf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Render SIMD instructions as a list of strings, where each element represents a new line.  <a href="classmacveth_1_1SIMDBackEnd.html#a8f947a60a0f59e81d216798b4f982cf7">More...</a><br /></td></tr>
<tr class="separator:a8f947a60a0f59e81d216798b4f982cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a738911dbb539e16d32a9dc5c99f17a"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2a738911dbb539e16d32a9dc5c99f17a">getOpName</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V, bool Ptr, bool RegVal, int Position=0, int Offset=0)</td></tr>
<tr class="memdesc:a2a738911dbb539e16d32a9dc5c99f17a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary function to retrieve properly the operands.  <a href="classmacveth_1_1SIMDBackEnd.html#a2a738911dbb539e16d32a9dc5c99f17a">More...</a><br /></td></tr>
<tr class="separator:a2a738911dbb539e16d32a9dc5c99f17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64cb23a0ce5be3f3ad6f6f3277a52f5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ad64cb23a0ce5be3f3ad6f6f3277a52f5">getSIMDVOperand</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V, <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> *IL)</td></tr>
<tr class="memdesc:ad64cb23a0ce5be3f3ad6f6f3277a52f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert the <a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html" title="Wrap for representing the SIMDInst not just as single strings to print, but as a set of fields.">SIMDInst</a> in the list given an VOperand.  <a href="classmacveth_1_1SIMDBackEnd.html#ad64cb23a0ce5be3f3ad6f6f3277a52f5">More...</a><br /></td></tr>
<tr class="separator:ad64cb23a0ce5be3f3ad6f6f3277a52f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae50dcde55bf9f077fdb8b845b576eeac"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ae50dcde55bf9f077fdb8b845b576eeac">genGenericFunc</a> (std::string F, std::vector&lt; std::string &gt; L)</td></tr>
<tr class="separator:ae50dcde55bf9f077fdb8b845b576eeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b4b59b6909faf1278efeef6acf8c16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#af7b4b59b6909faf1278efeef6acf8c16">getSIMDfromVectorOP</a> (<a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V)</td></tr>
<tr class="memdesc:af7b4b59b6909faf1278efeef6acf8c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Entry point: this method basically redirects to any of the operations supported.  <a href="classmacveth_1_1SIMDBackEnd.html#af7b4b59b6909faf1278efeef6acf8c16">More...</a><br /></td></tr>
<tr class="separator:af7b4b59b6909faf1278efeef6acf8c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec45d74f20219204f330424b1aa0822b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#aec45d74f20219204f330424b1aa0822b">getSIMDfromVectorOP</a> (std::list&lt; <a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> &gt; VList)</td></tr>
<tr class="memdesc:aec45d74f20219204f330424b1aa0822b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basically calls its other overloaded function iterating over the input list of VectorOP.  <a href="classmacveth_1_1SIMDBackEnd.html#aec45d74f20219204f330424b1aa0822b">More...</a><br /></td></tr>
<tr class="separator:aec45d74f20219204f330424b1aa0822b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d0b078bee3968cd3ae28d4323c791e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a42d0b078bee3968cd3ae28d4323c791e">getInitReg</a> ()</td></tr>
<tr class="memdesc:a42d0b078bee3968cd3ae28d4323c791e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get list of initializations.  <a href="classmacveth_1_1SIMDBackEnd.html#a42d0b078bee3968cd3ae28d4323c791e">More...</a><br /></td></tr>
<tr class="separator:a42d0b078bee3968cd3ae28d4323c791e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7499105000901b9e0da11ff17b476b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a4d7499105000901b9e0da11ff17b476b">setCDAG</a> (<a class="el" href="classmacveth_1_1CDAG.html">CDAG</a> *C)</td></tr>
<tr class="memdesc:a4d7499105000901b9e0da11ff17b476b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setting <a class="el" href="classmacveth_1_1CDAG.html" title="Computation Directed Acyclic Graph (CDAG).">CDAG</a>.  <a href="classmacveth_1_1SIMDBackEnd.html#a4d7499105000901b9e0da11ff17b476b">More...</a><br /></td></tr>
<tr class="separator:a4d7499105000901b9e0da11ff17b476b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2ed7a8c323b74473f624cf60285558"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmacveth_1_1CDAG.html">CDAG</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#afc2ed7a8c323b74473f624cf60285558">getCDAG</a> ()</td></tr>
<tr class="memdesc:afc2ed7a8c323b74473f624cf60285558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getting <a class="el" href="classmacveth_1_1CDAG.html" title="Computation Directed Acyclic Graph (CDAG).">CDAG</a>.  <a href="classmacveth_1_1SIMDBackEnd.html#afc2ed7a8c323b74473f624cf60285558">More...</a><br /></td></tr>
<tr class="separator:afc2ed7a8c323b74473f624cf60285558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe329571d9c9b28efb0fd2d887e7c17f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#afe329571d9c9b28efb0fd2d887e7c17f">SIMDBackEnd</a> ()</td></tr>
<tr class="separator:afe329571d9c9b28efb0fd2d887e7c17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fba85d6204da129aa172990419b1c98"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a7fba85d6204da129aa172990419b1c98">~SIMDBackEnd</a> ()</td></tr>
<tr class="memdesc:a7fba85d6204da129aa172990419b1c98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor.  <a href="classmacveth_1_1SIMDBackEnd.html#a7fba85d6204da129aa172990419b1c98">More...</a><br /></td></tr>
<tr class="separator:a7fba85d6204da129aa172990419b1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176769bec1ca3f46512eb2df9da2b502"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#abc7448cfbffa8ca0a007b6e5ba0d85f7">RegistersMapT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a176769bec1ca3f46512eb2df9da2b502">getRegDeclared</a> ()</td></tr>
<tr class="memdesc:a176769bec1ca3f46512eb2df9da2b502"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get list of registers declared.  <a href="classmacveth_1_1SIMDBackEnd.html#a176769bec1ca3f46512eb2df9da2b502">More...</a><br /></td></tr>
<tr class="separator:a176769bec1ca3f46512eb2df9da2b502"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a392eb52ae662f98983a390a545595f2f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a392eb52ae662f98983a390a545595f2f">clearMappings</a> ()</td></tr>
<tr class="memdesc:a392eb52ae662f98983a390a545595f2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean the list of registers declared.  <a href="classmacveth_1_1SIMDBackEnd.html#a392eb52ae662f98983a390a545595f2f">More...</a><br /></td></tr>
<tr class="separator:a392eb52ae662f98983a390a545595f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4927e81762fa90ead9b1e81a9d827be3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a4927e81762fa90ead9b1e81a9d827be3">populateTable</a> (<a class="el" href="classmacveth_1_1MVCPUInfo.html#a5ee798c76b334ed37df0d1e75ef77f53">MVCPUInfo::MVISA</a> <a class="el" href="macveth_8cpp.html#aeb2065dd957770e057c9509bb59375c1">ISA</a>)</td></tr>
<tr class="memdesc:a4927e81762fa90ead9b1e81a9d827be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Populate the table only when creating the object, to avoid overloading the memory from the start.  <a href="classmacveth_1_1SIMDBackEnd.html#a4927e81762fa90ead9b1e81a9d827be3">More...</a><br /></td></tr>
<tr class="separator:a4927e81762fa90ead9b1e81a9d827be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e29c9545a695dec366d19ec786e9eb5"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a6e29c9545a695dec366d19ec786e9eb5">replacePatterns</a> (std::string Pattern, std::string W, std::string D, std::string P, std::string S)</td></tr>
<tr class="memdesc:a6e29c9545a695dec366d19ec786e9eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary function for replacing patterns in a string.  <a href="classmacveth_1_1SIMDBackEnd.html#a6e29c9545a695dec366d19ec786e9eb5">More...</a><br /></td></tr>
<tr class="separator:a6e29c9545a695dec366d19ec786e9eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-methods"></a>
Static Protected Member Functions</h2></td></tr>
<tr class="memitem:a6edcc8715952ba392989a3fa95f7b46e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a6edcc8715952ba392989a3fa95f7b46e">addRegToDeclare</a> (std::string Type, std::string Name, int InitVal=0)</td></tr>
<tr class="memdesc:a6edcc8715952ba392989a3fa95f7b46e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add register to declare.  <a href="classmacveth_1_1SIMDBackEnd.html#a6edcc8715952ba392989a3fa95f7b46e">More...</a><br /></td></tr>
<tr class="separator:a6edcc8715952ba392989a3fa95f7b46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd1fc1408ecbee4b7f4a9169c360f68"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a0fd1fc1408ecbee4b7f4a9169c360f68">addRegToDeclareInitVal</a> (std::string Type, std::string Name, std::vector&lt; std::string &gt; InitVal)</td></tr>
<tr class="memdesc:a0fd1fc1408ecbee4b7f4a9169c360f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add register to declare.  <a href="classmacveth_1_1SIMDBackEnd.html#a0fd1fc1408ecbee4b7f4a9169c360f68">More...</a><br /></td></tr>
<tr class="separator:a0fd1fc1408ecbee4b7f4a9169c360f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2e85cccb4967544fa66068865f6ecc"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a4c2e85cccb4967544fa66068865f6ecc">getNextAccmRegister</a> (std::string V)</td></tr>
<tr class="memdesc:a4c2e85cccb4967544fa66068865f6ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the next available accumulator register.  <a href="classmacveth_1_1SIMDBackEnd.html#a4c2e85cccb4967544fa66068865f6ecc">More...</a><br /></td></tr>
<tr class="separator:a4c2e85cccb4967544fa66068865f6ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ef75e6e15e6fab554923a03548ae35"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a16ef75e6e15e6fab554923a03548ae35">isAccmClean</a> (std::string V)</td></tr>
<tr class="separator:a16ef75e6e15e6fab554923a03548ae35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb84db87de0d8c4b0d124e9186431511"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#aeb84db87de0d8c4b0d124e9186431511">markDirtyAccm</a> (std::string V)</td></tr>
<tr class="separator:aeb84db87de0d8c4b0d124e9186431511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104ea01253a8e63212de71173680a3d4"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a104ea01253a8e63212de71173680a3d4">getAccmReg</a> (std::string V)</td></tr>
<tr class="memdesc:a104ea01253a8e63212de71173680a3d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current accumulator register.  <a href="classmacveth_1_1SIMDBackEnd.html#a104ea01253a8e63212de71173680a3d4">More...</a><br /></td></tr>
<tr class="separator:a104ea01253a8e63212de71173680a3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93a3e84d7f33ae8b0a69d1bafcfa8b4"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ac93a3e84d7f33ae8b0a69d1bafcfa8b4">getNextAuxRegister</a> (std::string V)</td></tr>
<tr class="memdesc:ac93a3e84d7f33ae8b0a69d1bafcfa8b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the name of the auxiliar register for a operand and increment.  <a href="classmacveth_1_1SIMDBackEnd.html#ac93a3e84d7f33ae8b0a69d1bafcfa8b4">More...</a><br /></td></tr>
<tr class="separator:ac93a3e84d7f33ae8b0a69d1bafcfa8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84aa562464c71660d5c2994c13296c5e"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a84aa562464c71660d5c2994c13296c5e">getAuxReg</a> (std::string V)</td></tr>
<tr class="memdesc:a84aa562464c71660d5c2994c13296c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the name of the auxiliar register for a operand.  <a href="classmacveth_1_1SIMDBackEnd.html#a84aa562464c71660d5c2994c13296c5e">More...</a><br /></td></tr>
<tr class="separator:a84aa562464c71660d5c2994c13296c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5dc769de33c0888a5c56ae6bb99e364"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ac5dc769de33c0888a5c56ae6bb99e364">hasAlreadyBeenMapped</a> (std::string V)</td></tr>
<tr class="memdesc:ac5dc769de33c0888a5c56ae6bb99e364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if value has been already been mapped for an accumulator.  <a href="classmacveth_1_1SIMDBackEnd.html#ac5dc769de33c0888a5c56ae6bb99e364">More...</a><br /></td></tr>
<tr class="separator:ac5dc769de33c0888a5c56ae6bb99e364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968974d0e39ad809638c7c2338081da3"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a968974d0e39ad809638c7c2338081da3">getNextArrRegister</a> (std::string Type, int Size)</td></tr>
<tr class="separator:a968974d0e39ad809638c7c2338081da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-attribs"></a>
Static Protected Attributes</h2></td></tr>
<tr class="memitem:aaa16f01090cdd5310f116fe6f6f5d205"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classmacveth_1_1SIMDBackEnd.html#abc7448cfbffa8ca0a007b6e5ba0d85f7">RegistersMapT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#aaa16f01090cdd5310f116fe6f6f5d205">RegDeclared</a></td></tr>
<tr class="memdesc:aaa16f01090cdd5310f116fe6f6f5d205"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of registers declared.  <a href="classmacveth_1_1SIMDBackEnd.html#aaa16f01090cdd5310f116fe6f6f5d205">More...</a><br /></td></tr>
<tr class="separator:aaa16f01090cdd5310f116fe6f6f5d205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81cbf5be501699d6df5ac1370a8cb9b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a81cbf5be501699d6df5ac1370a8cb9b4">InitReg</a></td></tr>
<tr class="memdesc:a81cbf5be501699d6df5ac1370a8cb9b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of SIMD instructions which represent the initialization of some registers.  <a href="classmacveth_1_1SIMDBackEnd.html#a81cbf5be501699d6df5ac1370a8cb9b4">More...</a><br /></td></tr>
<tr class="separator:a81cbf5be501699d6df5ac1370a8cb9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b3e7c0c6dafcf219a6518d6ffb103f"><td class="memItemLeft" align="right" valign="top">static const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a96b3e7c0c6dafcf219a6518d6ffb103f">AUX_PREFIX</a> = &quot;__mv_aux&quot;</td></tr>
<tr class="memdesc:a96b3e7c0c6dafcf219a6518d6ffb103f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prefix of the auxiliary regsiters.  <a href="classmacveth_1_1SIMDBackEnd.html#a96b3e7c0c6dafcf219a6518d6ffb103f">More...</a><br /></td></tr>
<tr class="separator:a96b3e7c0c6dafcf219a6518d6ffb103f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8200a498e756fcf7bd16e8d75e432fdd"><td class="memItemLeft" align="right" valign="top">static const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a8200a498e756fcf7bd16e8d75e432fdd">ARR_PREFIX</a> = &quot;__mv_arr&quot;</td></tr>
<tr class="memdesc:a8200a498e756fcf7bd16e8d75e432fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prefix of the auxiliary arrays.  <a href="classmacveth_1_1SIMDBackEnd.html#a8200a498e756fcf7bd16e8d75e432fdd">More...</a><br /></td></tr>
<tr class="separator:a8200a498e756fcf7bd16e8d75e432fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa57b87639b29428b7b4a434b6196926"><td class="memItemLeft" align="right" valign="top">static const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#afa57b87639b29428b7b4a434b6196926">VEC_PREFIX</a> = &quot;__mv_accm&quot;</td></tr>
<tr class="memdesc:afa57b87639b29428b7b4a434b6196926"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prefix of the.  <a href="classmacveth_1_1SIMDBackEnd.html#afa57b87639b29428b7b4a434b6196926">More...</a><br /></td></tr>
<tr class="separator:afa57b87639b29428b7b4a434b6196926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00f5533b44a9450a2b91c0f60e1b6d6"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ac00f5533b44a9450a2b91c0f60e1b6d6">AccmReg</a> = 0</td></tr>
<tr class="memdesc:ac00f5533b44a9450a2b91c0f60e1b6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AccmReg numbering for auxiliary operations such as reduce.  <a href="classmacveth_1_1SIMDBackEnd.html#ac00f5533b44a9450a2b91c0f60e1b6d6">More...</a><br /></td></tr>
<tr class="separator:ac00f5533b44a9450a2b91c0f60e1b6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa605c1187613342cee3baa28f8f537a7"><td class="memItemLeft" align="right" valign="top">static std::map&lt; std::string, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#aa605c1187613342cee3baa28f8f537a7">AccmToReg</a></td></tr>
<tr class="memdesc:aa605c1187613342cee3baa28f8f537a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map of the operands mapped to the accumulator.  <a href="classmacveth_1_1SIMDBackEnd.html#aa605c1187613342cee3baa28f8f537a7">More...</a><br /></td></tr>
<tr class="separator:aa605c1187613342cee3baa28f8f537a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf78533caa1019de9e5adf1bc3e7b01"><td class="memItemLeft" align="right" valign="top">static std::map&lt; std::string, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#abcf78533caa1019de9e5adf1bc3e7b01">AccmDirty</a></td></tr>
<tr class="memdesc:abcf78533caa1019de9e5adf1bc3e7b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map of the operands mapped to the accumulator which are dirty.  <a href="classmacveth_1_1SIMDBackEnd.html#abcf78533caa1019de9e5adf1bc3e7b01">More...</a><br /></td></tr>
<tr class="separator:abcf78533caa1019de9e5adf1bc3e7b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab63d53175a6d7e49d9a58681b6940f81"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ab63d53175a6d7e49d9a58681b6940f81">AuxRegId</a> = 0</td></tr>
<tr class="memdesc:ab63d53175a6d7e49d9a58681b6940f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliar register unique ID.  <a href="classmacveth_1_1SIMDBackEnd.html#ab63d53175a6d7e49d9a58681b6940f81">More...</a><br /></td></tr>
<tr class="separator:ab63d53175a6d7e49d9a58681b6940f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c419563933842f039d6cda7f491e95"><td class="memItemLeft" align="right" valign="top">static std::map&lt; std::string, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a88c419563933842f039d6cda7f491e95">AuxReg</a></td></tr>
<tr class="memdesc:a88c419563933842f039d6cda7f491e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map of auxiliar registers.  <a href="classmacveth_1_1SIMDBackEnd.html#a88c419563933842f039d6cda7f491e95">More...</a><br /></td></tr>
<tr class="separator:a88c419563933842f039d6cda7f491e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c7db9eb72655ecd528e9b483ff2e86"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#ae1c7db9eb72655ecd528e9b483ff2e86">AuxArrayReg</a> = 0</td></tr>
<tr class="memdesc:ae1c7db9eb72655ecd528e9b483ff2e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary array numbering for auxiliary operations such as reduce.  <a href="classmacveth_1_1SIMDBackEnd.html#ae1c7db9eb72655ecd528e9b483ff2e86">More...</a><br /></td></tr>
<tr class="separator:ae1c7db9eb72655ecd528e9b483ff2e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Abstract class implemented by each architecture (AVX, AVX2, AVX512, etc.) to generate specific intrinsics and calculate the associated cost for the operations provided by the VectorAPI. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00042">42</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="abc7448cfbffa8ca0a007b6e5ba0d85f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc7448cfbffa8ca0a007b6e5ba0d85f7">&#9670;&nbsp;</a></span>RegistersMapT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classmacveth_1_1SIMDBackEnd.html#abc7448cfbffa8ca0a007b6e5ba0d85f7">macveth::SIMDBackEnd::RegistersMapT</a> =  std::map&lt;std::string, std::vector&lt;std::tuple&lt;std::string, std::vector&lt;std::string&gt; &gt;&gt; &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00326">326</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

</div>
</div>
<a id="a2d3e4c1905f3a1ff104d3121423aa170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3e4c1905f3a1ff104d3121423aa170">&#9670;&nbsp;</a></span>SIMDInstListType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">macveth::SIMDBackEnd::SIMDInstListType</a> =  std::list&lt;<a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDInst</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for list of <a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html" title="Wrap for representing the SIMDInst not just as single strings to print, but as a set of fields.">SIMDInst</a> structures. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00156">156</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a51cd8c38330af7675ab261d7708f26e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51cd8c38330af7675ab261d7708f26e9">&#9670;&nbsp;</a></span>SIMDType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">macveth::SIMDBackEnd::SIMDType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Types of SIMD instructions. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9a645c9aecd19b98433fda961b28abae6d"></a>VFUNC&#160;</td><td class="fielddoc"><p>Custom function. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9a8488077f1c06d76880a88230464ba941"></a>VPACK&#160;</td><td class="fielddoc"><p>Load, pack memory addresses. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9adcd024f9b348545b347411524e6dfcf6"></a>VBCAST&#160;</td><td class="fielddoc"><p>Broadcast values. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9ac5a7a7736f44dd119cee92d2362522ce"></a>VGATHER&#160;</td><td class="fielddoc"><p>Gather values from memory. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9abaf400510fc19c1835382eb4e8d867b8"></a>VSET&#160;</td><td class="fielddoc"><p>Set values. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9ab90d5c753c3c3a261385eb97271da759"></a>VSTORE&#160;</td><td class="fielddoc"><p>Store values in contiguous memory. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9a3b1211cb7c7c338386d37bb40cf43e6f"></a>VSCATTER&#160;</td><td class="fielddoc"><p>Store values in a scattered fashion. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9ab8545f74ae3e986fc526dd1b4066dba2"></a>VMUL&#160;</td><td class="fielddoc"><p>Multiplication. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9a1bf0555e2287f29e6e92f6fc4a5f56a0"></a>VADD&#160;</td><td class="fielddoc"><p>Addition. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9a170b2030c4bcdf887cea04463f339a18"></a>VSUB&#160;</td><td class="fielddoc"><p>Substraction. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9ab60682ac8247fce60baa7b922b31e60c"></a>VDIV&#160;</td><td class="fielddoc"><p>Division. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9aab511e544fbff87709ff027582f457e2"></a>VMOD&#160;</td><td class="fielddoc"><p>Modulo. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9a52a6fa3fbd92bbb7bb285ad416397a55"></a>VPERM&#160;</td><td class="fielddoc"><p>Permutation or shuffle. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9aeeefc3998bb82711f85bf4a1c3a35faf"></a>VREDUC&#160;</td><td class="fielddoc"><p>Reduce operation. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9a2c577dd2be79398eebb69510b56e4086"></a>VSEQ&#160;</td><td class="fielddoc"><p>Scalar or sequential operation. </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9ab1f18e4d352c2105969517833c1e51c6"></a>VOPT&#160;</td><td class="fielddoc"><p>If the SIMD instruction is the result of an optimization (e.g. </p>
<p>fuse multiply-accumulation) we will call it VOPT </p>
</td></tr>
<tr><td class="fieldname"><a id="a51cd8c38330af7675ab261d7708f26e9a172df892e9eb0098d2b920b9f8567889"></a>INIT&#160;</td><td class="fielddoc"><p>Initializing some value, for instance, in reductions. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00045">45</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="afe329571d9c9b28efb0fd2d887e7c17f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe329571d9c9b28efb0fd2d887e7c17f">&#9670;&nbsp;</a></span>SIMDBackEnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">macveth::SIMDBackEnd::SIMDBackEnd </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00319">319</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

</div>
</div>
<a id="a7fba85d6204da129aa172990419b1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fba85d6204da129aa172990419b1c98">&#9670;&nbsp;</a></span>~SIMDBackEnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual macveth::SIMDBackEnd::~SIMDBackEnd </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Destructor. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00322">322</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a64c3aa4af6ec77c4ad11fa947b3dbaed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c3aa4af6ec77c4ad11fa947b3dbaed">&#9670;&nbsp;</a></span>addNonSIMDInst() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a> macveth::SIMDBackEnd::addNonSIMDInst </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Lhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Rhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a>&#160;</td>
          <td class="paramname"><em>SType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a>&#160;</td>
          <td class="paramname"><em>MVSL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *&#160;</td>
          <td class="paramname"><em>IL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate non SIMD instructions, as we may have sequential operations or other type of not vectorized instructions specifying explicitly the LHS and the RHS. </p>

</div>
</div>
<a id="ab2aec18bfa18191dbca559ae845c2647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2aec18bfa18191dbca559ae845c2647">&#9670;&nbsp;</a></span>addNonSIMDInst() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a> macveth::SIMDBackEnd::addNonSIMDInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>OP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a>&#160;</td>
          <td class="paramname"><em>SType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a>&#160;</td>
          <td class="paramname"><em>MVSL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *&#160;</td>
          <td class="paramname"><em>IL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Empty constructor. </p>
<p>Generate non SIMD instructions, as we may have sequential operations or other type of not vectorized instructions, given a VectorOP </p>

</div>
</div>
<a id="a6edcc8715952ba392989a3fa95f7b46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6edcc8715952ba392989a3fa95f7b46e">&#9670;&nbsp;</a></span>addRegToDeclare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void macveth::SIMDBackEnd::addRegToDeclare </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>InitVal</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add register to declare. </p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00421">getNextArrRegister()</a>.</p>

</div>
</div>
<a id="a0fd1fc1408ecbee4b7f4a9169c360f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fd1fc1408ecbee4b7f4a9169c360f68">&#9670;&nbsp;</a></span>addRegToDeclareInitVal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void macveth::SIMDBackEnd::addRegToDeclareInitVal </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; std::string &gt;&#160;</td>
          <td class="paramname"><em>InitVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add register to declare. </p>

</div>
</div>
<a id="a392eb52ae662f98983a390a545595f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a392eb52ae662f98983a390a545595f2f">&#9670;&nbsp;</a></span>clearMappings()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void macveth::SIMDBackEnd::clearMappings </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clean the list of registers declared. </p>

</div>
</div>
<a id="ae50dcde55bf9f077fdb8b845b576eeac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae50dcde55bf9f077fdb8b845b576eeac">&#9670;&nbsp;</a></span>genGenericFunc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string macveth::SIMDBackEnd::genGenericFunc </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; std::string &gt;&#160;</td>
          <td class="paramname"><em>L</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aa9743717a0658ae54f746b550924f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa9743717a0658ae54f746b550924f8">&#9670;&nbsp;</a></span>genSIMDInst() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a> macveth::SIMDBackEnd::genSIMDInst </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Result</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>PrefS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>SuffS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1MVDataType.html#a86bbd8dd358ec9f358e7524a00ec5b34">MVDataType::VWidth</a>&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1MVDataType.html#a956e6c9efd23646e5ef067ff1064a2ec">MVDataType::VDataType</a>&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::list&lt; std::string &gt;&#160;</td>
          <td class="paramname"><em>Args</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a>&#160;</td>
          <td class="paramname"><em>SType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a>&#160;</td>
          <td class="paramname"><em>SL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *&#160;</td>
          <td class="paramname"><em>IL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>NameOp</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>MVFunc</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::list&lt; std::string &gt;&#160;</td>
          <td class="paramname"><em>MVArgs</em> = <code>{}</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1MVOp.html">MVOp</a>&#160;</td>
          <td class="paramname"><em>MVOP</em> = <code><a class="el" href="structmacveth_1_1MVOp.html">MVOp</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Add SIMD instruction. </p>

</div>
</div>
<a id="ac60bdba4b2f7fd338809090c19ea72fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60bdba4b2f7fd338809090c19ea72fb">&#9670;&nbsp;</a></span>genSIMDInst() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a> macveth::SIMDBackEnd::genSIMDInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>PrefS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>SuffS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::list&lt; std::string &gt;&#160;</td>
          <td class="paramname"><em>OPS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a>&#160;</td>
          <td class="paramname"><em>SType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a>&#160;</td>
          <td class="paramname"><em>SL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *&#160;</td>
          <td class="paramname"><em>IL</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>NameOp</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>MVFunc</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::list&lt; std::string &gt;&#160;</td>
          <td class="paramname"><em>MVArgs</em> = <code>{}</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1MVOp.html">MVOp</a>&#160;</td>
          <td class="paramname"><em>MVOP</em> = <code><a class="el" href="structmacveth_1_1MVOp.html">MVOp</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a104ea01253a8e63212de71173680a3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104ea01253a8e63212de71173680a3d4">&#9670;&nbsp;</a></span>getAccmReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::string macveth::SIMDBackEnd::getAccmReg </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the current accumulator register. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00385">385</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">References <a class="el" href="SIMDBackEnd_8h_source.html#l00368">AccmToReg</a>, and <a class="el" href="SIMDBackEnd_8h_source.html#l00362">VEC_PREFIX</a>.</p>

</div>
</div>
<a id="a84aa562464c71660d5c2994c13296c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84aa562464c71660d5c2994c13296c5e">&#9670;&nbsp;</a></span>getAuxReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::string macveth::SIMDBackEnd::getAuxReg </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the name of the auxiliar register for a operand. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00407">407</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">References <a class="el" href="SIMDBackEnd_8h_source.html#l00358">AUX_PREFIX</a>, and <a class="el" href="SIMDBackEnd_8h_source.html#l00396">AuxReg</a>.</p>

</div>
</div>
<a id="afc2ed7a8c323b74473f624cf60285558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc2ed7a8c323b74473f624cf60285558">&#9670;&nbsp;</a></span>getCDAG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmacveth_1_1CDAG.html">CDAG</a>* macveth::SIMDBackEnd::getCDAG </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Getting <a class="el" href="classmacveth_1_1CDAG.html" title="Computation Directed Acyclic Graph (CDAG).">CDAG</a>. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00317">317</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

</div>
</div>
<a id="af68f73123e3bff02652c17015d7db355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af68f73123e3bff02652c17015d7db355">&#9670;&nbsp;</a></span>getHeadersNeeded()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::list&lt;std::string&gt; macveth::SIMDBackEnd::getHeadersNeeded </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get headers needed (include files) </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a09e029449f63a88947d5f083176b3f53">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a42d0b078bee3968cd3ae28d4323c791e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d0b078bee3968cd3ae28d4323c791e">&#9670;&nbsp;</a></span>getInitReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::getInitReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get list of initializations. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00311">311</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">References <a class="el" href="SIMDBackEnd_8h_source.html#l00355">InitReg</a>.</p>

</div>
</div>
<a id="a62b7249f5a457752f4a210b262f55b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62b7249f5a457752f4a210b262f55b82">&#9670;&nbsp;</a></span>getInitValues()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::vector&lt;std::string&gt; macveth::SIMDBackEnd::getInitValues </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get initial values of a VectorOP. Must be implemented. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#abaddf9b75da796b4196e0757f4c92943">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="af484f4f86b381c4d95af1a00b54c978c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af484f4f86b381c4d95af1a00b54c978c">&#9670;&nbsp;</a></span>getMapType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::string macveth::SIMDBackEnd::getMapType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1MVDataType.html#a956e6c9efd23646e5ef067ff1064a2ec">MVDataType::VDataType</a>&#160;</td>
          <td class="paramname"><em>D</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Map of <a class="el" href="classmacveth_1_1VectorIR.html" title="VectorIR is a facade for the CDAG to compute the cost of the vectorization, generate intrinsics and p...">VectorIR</a> types to the concrete architecture. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#ac160f1c7ecc9f09ebe05a5d0944904d5">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a10e501d4fa768a946995990217258e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e501d4fa768a946995990217258e61">&#9670;&nbsp;</a></span>getMapWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::string macveth::SIMDBackEnd::getMapWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1MVDataType.html#a86bbd8dd358ec9f358e7524a00ec5b34">MVDataType::VWidth</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Map of <a class="el" href="classmacveth_1_1VectorIR.html" title="VectorIR is a facade for the CDAG to compute the cost of the vectorization, generate intrinsics and p...">VectorIR</a> widths to the concrete architecture. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a92837415419c7917622fc6ed37cdd2d2">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a9e2dc04f5fd9f8ab6ac7e3a8b50018d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e2dc04f5fd9f8ab6ac7e3a8b50018d4">&#9670;&nbsp;</a></span>getMaxVectorSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int macveth::SIMDBackEnd::getMaxVectorSize </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get maximum vector operands size. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00273">273</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">References <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a56927dddaf81b7e75da43d254b5e582b">getMaxWidth()</a>, and <a class="el" href="MVDataType_8h_source.html#l00103">macveth::MVDataType::SizeOf</a>.</p>

</div>
</div>
<a id="a56927dddaf81b7e75da43d254b5e582b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56927dddaf81b7e75da43d254b5e582b">&#9670;&nbsp;</a></span>getMaxWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int macveth::SIMDBackEnd::getMaxWidth </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get max width. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a506b18e8024f1579dfcc638c8031303f">macveth::AVX2BackEnd</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00273">getMaxVectorSize()</a>.</p>

</div>
</div>
<a id="a961551d199add4aa115c7a37db46951e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a961551d199add4aa115c7a37db46951e">&#9670;&nbsp;</a></span>getNArch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::string macveth::SIMDBackEnd::getNArch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get name of the concrete architecture. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a1f94a684b6666a6d25d7cd3494d52217">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a4c2e85cccb4967544fa66068865f6ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2e85cccb4967544fa66068865f6ecc">&#9670;&nbsp;</a></span>getNextAccmRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::string macveth::SIMDBackEnd::getNextAccmRegister </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the next available accumulator register. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00373">373</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">References <a class="el" href="SIMDBackEnd_8h_source.html#l00370">AccmDirty</a>, <a class="el" href="SIMDBackEnd_8h_source.html#l00365">AccmReg</a>, <a class="el" href="SIMDBackEnd_8h_source.html#l00368">AccmToReg</a>, and <a class="el" href="SIMDBackEnd_8h_source.html#l00362">VEC_PREFIX</a>.</p>

</div>
</div>
<a id="a968974d0e39ad809638c7c2338081da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968974d0e39ad809638c7c2338081da3">&#9670;&nbsp;</a></span>getNextArrRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::string macveth::SIMDBackEnd::getNextArrRegister </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00421">421</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">References <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a6edcc8715952ba392989a3fa95f7b46e">addRegToDeclare()</a>, <a class="el" href="SIMDBackEnd_8h_source.html#l00360">ARR_PREFIX</a>, and <a class="el" href="SIMDBackEnd_8h_source.html#l00420">AuxArrayReg</a>.</p>

</div>
</div>
<a id="ac93a3e84d7f33ae8b0a69d1bafcfa8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac93a3e84d7f33ae8b0a69d1bafcfa8b4">&#9670;&nbsp;</a></span>getNextAuxRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::string macveth::SIMDBackEnd::getNextAuxRegister </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the name of the auxiliar register for a operand and increment. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00399">399</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">References <a class="el" href="SIMDBackEnd_8h_source.html#l00358">AUX_PREFIX</a>, <a class="el" href="SIMDBackEnd_8h_source.html#l00396">AuxReg</a>, and <a class="el" href="SIMDBackEnd_8h_source.html#l00393">AuxRegId</a>.</p>

</div>
</div>
<a id="aee716c512a5b768cc77e9ace3829c859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee716c512a5b768cc77e9ace3829c859">&#9670;&nbsp;</a></span>getNISA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::string macveth::SIMDBackEnd::getNISA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get name of the concrete architecture. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a65a4a0fd0f4f797e7276aa870d52c490">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a2a738911dbb539e16d32a9dc5c99f17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a738911dbb539e16d32a9dc5c99f17a">&#9670;&nbsp;</a></span>getOpName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string macveth::SIMDBackEnd::getOpName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>RegVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Position</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Offset</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auxiliary function to retrieve properly the operands. </p>

</div>
</div>
<a id="a176769bec1ca3f46512eb2df9da2b502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176769bec1ca3f46512eb2df9da2b502">&#9670;&nbsp;</a></span>getRegDeclared()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#abc7448cfbffa8ca0a007b6e5ba0d85f7">RegistersMapT</a> macveth::SIMDBackEnd::getRegDeclared </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get list of registers declared. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00329">329</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">References <a class="el" href="SIMDBackEnd_8h_source.html#l00351">RegDeclared</a>.</p>

</div>
</div>
<a id="a34b3a3fabbc7b4552dd1e8bc9fba491c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34b3a3fabbc7b4552dd1e8bc9fba491c">&#9670;&nbsp;</a></span>getRegisterType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::string macveth::SIMDBackEnd::getRegisterType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1MVDataType.html#a956e6c9efd23646e5ef067ff1064a2ec">MVDataType::VDataType</a>&#160;</td>
          <td class="paramname"><em>DT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1MVDataType.html#a86bbd8dd358ec9f358e7524a00ec5b34">MVDataType::VWidth</a>&#160;</td>
          <td class="paramname"><em>W</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the type of register according to the VDataType and VWidth. </p>
<p>This method is abstract because each architecture may have different types. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a106a248b426ea832ca8de8be36c4c9a6">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="aec45d74f20219204f330424b1aa0822b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec45d74f20219204f330424b1aa0822b">&#9670;&nbsp;</a></span>getSIMDfromVectorOP() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::getSIMDfromVectorOP </td>
          <td>(</td>
          <td class="paramtype">std::list&lt; <a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> &gt;&#160;</td>
          <td class="paramname"><em>VList</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Basically calls its other overloaded function iterating over the input list of VectorOP. </p>

</div>
</div>
<a id="af7b4b59b6909faf1278efeef6acf8c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b4b59b6909faf1278efeef6acf8c16">&#9670;&nbsp;</a></span>getSIMDfromVectorOP() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::getSIMDfromVectorOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Entry point: this method basically redirects to any of the operations supported. </p>

</div>
</div>
<a id="ad64cb23a0ce5be3f3ad6f6f3277a52f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64cb23a0ce5be3f3ad6f6f3277a52f5">&#9670;&nbsp;</a></span>getSIMDVOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool macveth::SIMDBackEnd::getSIMDVOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> *&#160;</td>
          <td class="paramname"><em>IL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Insert the <a class="el" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html" title="Wrap for representing the SIMDInst not just as single strings to print, but as a set of fields.">SIMDInst</a> in the list given an VOperand. </p>

</div>
</div>
<a id="ac5dc769de33c0888a5c56ae6bb99e364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5dc769de33c0888a5c56ae6bb99e364">&#9670;&nbsp;</a></span>hasAlreadyBeenMapped()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool macveth::SIMDBackEnd::hasAlreadyBeenMapped </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if value has been already been mapped for an accumulator. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00415">415</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">References <a class="el" href="SIMDBackEnd_8h_source.html#l00368">AccmToReg</a>.</p>

</div>
</div>
<a id="a16ef75e6e15e6fab554923a03548ae35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ef75e6e15e6fab554923a03548ae35">&#9670;&nbsp;</a></span>isAccmClean()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool macveth::SIMDBackEnd::isAccmClean </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00381">381</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">References <a class="el" href="SIMDBackEnd_8h_source.html#l00370">AccmDirty</a>.</p>

</div>
</div>
<a id="aeb84db87de0d8c4b0d124e9186431511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb84db87de0d8c4b0d124e9186431511">&#9670;&nbsp;</a></span>markDirtyAccm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void macveth::SIMDBackEnd::markDirtyAccm </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00382">382</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">References <a class="el" href="SIMDBackEnd_8h_source.html#l00370">AccmDirty</a>.</p>

</div>
</div>
<a id="a914fd5e64d6f246088138305e4efd527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a914fd5e64d6f246088138305e4efd527">&#9670;&nbsp;</a></span>peepholeOptimizations()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::peepholeOptimizations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Perform some peephole optimizations after generating SIMD instructions. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a6c8c57b0851c2a0b939c2836d3637065">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a4927e81762fa90ead9b1e81a9d827be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4927e81762fa90ead9b1e81a9d827be3">&#9670;&nbsp;</a></span>populateTable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void macveth::SIMDBackEnd::populateTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1MVCPUInfo.html#a5ee798c76b334ed37df0d1e75ef77f53">MVCPUInfo::MVISA</a>&#160;</td>
          <td class="paramname"><em>ISA</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Populate the table only when creating the object, to avoid overloading the memory from the start. </p>

</div>
</div>
<a id="a8f947a60a0f59e81d216798b4f982cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f947a60a0f59e81d216798b4f982cf7">&#9670;&nbsp;</a></span>renderSIMDasString()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::list&lt;std::string&gt; macveth::SIMDBackEnd::renderSIMDasString </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td>
          <td class="paramname"><em>S</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Render SIMD instructions as a list of strings, where each element represents a new line. </p>

</div>
</div>
<a id="ab8c734d5327b56c6e4ce7481c8e77027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c734d5327b56c6e4ce7481c8e77027">&#9670;&nbsp;</a></span>renderSIMDRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::list&lt;std::string&gt; macveth::SIMDBackEnd::renderSIMDRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a>&#160;</td>
          <td class="paramname"><em>S</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate the declaration of the necessary registers for the operations. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a1f1601310751846348d982fb94587869">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a6e29c9545a695dec366d19ec786e9eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e29c9545a695dec366d19ec786e9eb5">&#9670;&nbsp;</a></span>replacePatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::string macveth::SIMDBackEnd::replacePatterns </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>Pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>W</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>D</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>P</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>S</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Auxiliary function for replacing patterns in a string. </p>

</div>
</div>
<a id="a4d7499105000901b9e0da11ff17b476b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7499105000901b9e0da11ff17b476b">&#9670;&nbsp;</a></span>setCDAG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void macveth::SIMDBackEnd::setCDAG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmacveth_1_1CDAG.html">CDAG</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Setting <a class="el" href="classmacveth_1_1CDAG.html" title="Computation Directed Acyclic Graph (CDAG).">CDAG</a>. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00314">314</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

</div>
</div>
<a id="a9daa59c102c4a56c41282634e4450197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9daa59c102c4a56c41282634e4450197">&#9670;&nbsp;</a></span>vadd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vadd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate addition operations. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a28b74f6f56dc613a5d090fe148a7c6f4">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a90ee5f05d13ec57f8864196b00ca5c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ee5f05d13ec57f8864196b00ca5c28">&#9670;&nbsp;</a></span>vbcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vbcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate broadcast instructions. </p>
<p>Broadcasts are used to replicate known values (i.e. values in registers, not memory addresses) </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a73bc66da250051f30bd213ee62dc83d4">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="acdfa8b88697f5f0cbfa6a87984b459f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdfa8b88697f5f0cbfa6a87984b459f5">&#9670;&nbsp;</a></span>vdiv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vdiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate division operations. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a239a6b309bfb950996fca97fe381a9b7">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a2a5c198d48cf87eaff0a4f82ed197551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5c198d48cf87eaff0a4f82ed197551">&#9670;&nbsp;</a></span>vfunc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vfunc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate custom functions. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a1d941684f786a570ed06820f5cdf2ab2">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a10bbde58b8445d5677e579856e098e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10bbde58b8445d5677e579856e098e9d">&#9670;&nbsp;</a></span>vload()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vload </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate pack instructions, e.g. load/loadu. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a57c99c49fa773740c2855d86f63c49de">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="aabd2f3a323ac3ed4a3b6e1af86b05e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabd2f3a323ac3ed4a3b6e1af86b05e57">&#9670;&nbsp;</a></span>vmod()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vmod </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate modulo operations. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a262415a89d333c8ece7b881b73645dce">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="addefe5cc474362d5d1e90e96f82e23d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addefe5cc474362d5d1e90e96f82e23d1">&#9670;&nbsp;</a></span>vmul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vmul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate multiplication operations. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#ac4268c923ed78622736486e0c3f1d1af">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a78dfe7d089a7f11ff3a3b66ed6ea212b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78dfe7d089a7f11ff3a3b66ed6ea212b">&#9670;&nbsp;</a></span>vpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vpack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate gather instructions. </p>
<p>Gathers are meant to retrieve data from the memory using indices </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a483160048553686fa06fabcc001095bc">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a17437ceec615f94034d753752d5055f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17437ceec615f94034d753752d5055f9">&#9670;&nbsp;</a></span>vreduce()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vreduce </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Operations are reduce given a certain condicitons. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#aa4988be914f7cbda691bda184b2a6e7d">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a1eb1ac12404226437f08fe4ab7bf2c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb1ac12404226437f08fe4ab7bf2c54">&#9670;&nbsp;</a></span>vscatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vscatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate store instructions to memory using an index. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#af1a374d379d16139ce5421d72696c940">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a97aeabd68d932ca3b670cb9a57569dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97aeabd68d932ca3b670cb9a57569dce">&#9670;&nbsp;</a></span>vseq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vseq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If operation is not binary, pararel or reduce, then we just emit a sequential operation. </p>
<p>Backend will be in charge of performing any optimizations if needed </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a87ef227cb345318eebbbc5bf211c6bc9">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="ae46d33f328379249234847a48d0ee3f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae46d33f328379249234847a48d0ee3f3">&#9670;&nbsp;</a></span>vset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate set instrucctions. Set is meant for literal values. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#aa3e9e9e1cd9356a7aa68be30de89b1c4">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="a11ad1cb646f764849e258f16ec6b291c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ad1cb646f764849e258f16ec6b291c">&#9670;&nbsp;</a></span>vstore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vstore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate store instructions to memory. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#a67164a81ab36cecc2f3028001ac4c617">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<a id="ad1da16250a39987eb5ece8b045cf49bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1da16250a39987eb5ece8b045cf49bf">&#9670;&nbsp;</a></span>vsub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::vsub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate subtraction operations. </p>

<p>Implemented in <a class="el" href="classmacveth_1_1AVX2BackEnd.html#aab828f636737c0ef84b55019bd00b11d">macveth::AVX2BackEnd</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="abcf78533caa1019de9e5adf1bc3e7b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf78533caa1019de9e5adf1bc3e7b01">&#9670;&nbsp;</a></span>AccmDirty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;std::string, int&gt; macveth::SIMDBackEnd::AccmDirty</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Map of the operands mapped to the accumulator which are dirty. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00370">370</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00373">getNextAccmRegister()</a>, <a class="el" href="SIMDBackEnd_8h_source.html#l00381">isAccmClean()</a>, and <a class="el" href="SIMDBackEnd_8h_source.html#l00382">markDirtyAccm()</a>.</p>

</div>
</div>
<a id="ac00f5533b44a9450a2b91c0f60e1b6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00f5533b44a9450a2b91c0f60e1b6d6">&#9670;&nbsp;</a></span>AccmReg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int macveth::SIMDBackEnd::AccmReg = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>AccmReg numbering for auxiliary operations such as reduce. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00365">365</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00373">getNextAccmRegister()</a>.</p>

</div>
</div>
<a id="aa605c1187613342cee3baa28f8f537a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa605c1187613342cee3baa28f8f537a7">&#9670;&nbsp;</a></span>AccmToReg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;std::string, int&gt; macveth::SIMDBackEnd::AccmToReg</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Map of the operands mapped to the accumulator. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00368">368</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00385">getAccmReg()</a>, <a class="el" href="SIMDBackEnd_8h_source.html#l00373">getNextAccmRegister()</a>, and <a class="el" href="SIMDBackEnd_8h_source.html#l00415">hasAlreadyBeenMapped()</a>.</p>

</div>
</div>
<a id="a8200a498e756fcf7bd16e8d75e432fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8200a498e756fcf7bd16e8d75e432fdd">&#9670;&nbsp;</a></span>ARR_PREFIX</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::string macveth::SIMDBackEnd::ARR_PREFIX = &quot;__mv_arr&quot;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prefix of the auxiliary arrays. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00360">360</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00421">getNextArrRegister()</a>.</p>

</div>
</div>
<a id="a96b3e7c0c6dafcf219a6518d6ffb103f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b3e7c0c6dafcf219a6518d6ffb103f">&#9670;&nbsp;</a></span>AUX_PREFIX</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::string macveth::SIMDBackEnd::AUX_PREFIX = &quot;__mv_aux&quot;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prefix of the auxiliary regsiters. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00358">358</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00407">getAuxReg()</a>, and <a class="el" href="SIMDBackEnd_8h_source.html#l00399">getNextAuxRegister()</a>.</p>

</div>
</div>
<a id="ae1c7db9eb72655ecd528e9b483ff2e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c7db9eb72655ecd528e9b483ff2e86">&#9670;&nbsp;</a></span>AuxArrayReg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int macveth::SIMDBackEnd::AuxArrayReg = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Auxiliary array numbering for auxiliary operations such as reduce. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00420">420</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00421">getNextArrRegister()</a>.</p>

</div>
</div>
<a id="a88c419563933842f039d6cda7f491e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c419563933842f039d6cda7f491e95">&#9670;&nbsp;</a></span>AuxReg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;std::string, int&gt; macveth::SIMDBackEnd::AuxReg</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Map of auxiliar registers. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00396">396</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00407">getAuxReg()</a>, and <a class="el" href="SIMDBackEnd_8h_source.html#l00399">getNextAuxRegister()</a>.</p>

</div>
</div>
<a id="ab63d53175a6d7e49d9a58681b6940f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab63d53175a6d7e49d9a58681b6940f81">&#9670;&nbsp;</a></span>AuxRegId</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int macveth::SIMDBackEnd::AuxRegId = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Auxiliar register unique ID. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00393">393</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00399">getNextAuxRegister()</a>.</p>

</div>
</div>
<a id="a81cbf5be501699d6df5ac1370a8cb9b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81cbf5be501699d6df5ac1370a8cb9b4">&#9670;&nbsp;</a></span>InitReg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> macveth::SIMDBackEnd::InitReg</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>List of SIMD instructions which represent the initialization of some registers. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00355">355</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00311">getInitReg()</a>.</p>

</div>
</div>
<a id="aaa16f01090cdd5310f116fe6f6f5d205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa16f01090cdd5310f116fe6f6f5d205">&#9670;&nbsp;</a></span>RegDeclared</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmacveth_1_1SIMDBackEnd.html#abc7448cfbffa8ca0a007b6e5ba0d85f7">RegistersMapT</a> macveth::SIMDBackEnd::RegDeclared</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>List of registers declared. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00351">351</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00329">getRegDeclared()</a>.</p>

</div>
</div>
<a id="afa57b87639b29428b7b4a434b6196926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa57b87639b29428b7b4a434b6196926">&#9670;&nbsp;</a></span>VEC_PREFIX</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::string macveth::SIMDBackEnd::VEC_PREFIX = &quot;__mv_accm&quot;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prefix of the. </p>

<p class="definition">Definition at line <a class="el" href="SIMDBackEnd_8h_source.html#l00362">362</a> of file <a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMDBackEnd_8h_source.html#l00385">getAccmReg()</a>, and <a class="el" href="SIMDBackEnd_8h_source.html#l00373">getNextAccmRegister()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>include/Vectorization/SIMD/<a class="el" href="SIMDBackEnd_8h_source.html">SIMDBackEnd.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacemacveth.html">macveth</a></li><li class="navelem"><a class="el" href="classmacveth_1_1SIMDBackEnd.html">SIMDBackEnd</a></li>
    <li class="footer">Generated on Fri Apr 23 2021 17:49:04 for MACVETH by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
