//--------------------------------------------------------------------------------------------
//
// Generated by X-HDL VHDL Translator - Version 2.0.0 Feb. 1, 2011
// ?? 12? 25 2021 22:26:15
//
//      Input file      : 
//      Component name  : buzzerdriver
//      Author          : 
//      Company         : 
//
//      Description     : 
//
//
//--------------------------------------------------------------------------------------------

module buzzerDriver(clk_base, clk_ctr, state_in, buzz_out);
   input       clk_base;
   input       clk_ctr;
   input [3:0] state_in;
   output      buzz_out;
   reg         buzz_out;
   
   reg [0:0]   count;
   reg         buz0;
   
   always @(posedge clk_ctr)
   begin: p1
      
      begin
         if (count == 1)
            count <= 0;
         else
            count <= count + 1;
      end
   end
   
   
   always @(posedge clk_base)
   begin: p2
      reg [0:0]   c1;
      
      begin
         if (c1 == 1)
         begin
            buz0 <= (~buz0);
            c1 = 0;
         end
         else
            c1 = c1 + 1;
      end
   end
   
   
   always @(state_in)
   begin: p3
      if (state_in == 4'b0110 | state_in == 4'b0111 | state_in == 4'b1000)
         case (count)
            0 :
               buzz_out <= clk_base;
            1 :
               buzz_out <= buz0;
            default :
               ;
         endcase
      else
         buzz_out <= 1'b0;
   end
   
endmodule
