* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Dec 30 2018 00:08:11

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 2 seconds

Device Info:
------------
    Device Family: iCE40UP
    Device:        iCE40UP5K
    Package:       SG48

Design statistics:
------------------
    FFs:                  340
    LUTs:                 2301
    RAMs:                 4
    IOBs:                 2
    GBs:                  5
    PLLs:                 0
    Warm Boots:           0
    SPIs:                 0
    I2Cs:                 0
    HFOSCs:               0
    LFOSCs:               0
    RGBA_DRVs:            1
    LEDDA_IPs:            0
    DSPs:                 0
    SPRAMs:               0
    FILTER_50NSs:         0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 2393/5280
        Combinational Logic Cells: 2053     out of   5280      38.8826%
        Sequential Logic Cells:    340      out of   5280      6.43939%
        Logic Tiles:               357      out of   660       54.0909%
    Registers: 
        Logic Registers:           340      out of   5280      6.43939%
        IO Registers:              0        out of   480       0
    Block RAMs:                    4        out of   30        13.3333%
    Warm Boots:                    0        out of   1         0%
    SPIs:                          0        out of   2         0%
    I2Cs:                          0        out of   2         0%
    HFOSCs:                        0        out of   1         0%
    LFOSCs:                        0        out of   1         0%
    RGBA_DRVs:                     1        out of   1         100%
    LEDDA_IPs:                     0        out of   1         0%
    DSPs:                          0        out of   8         0%
    SPRAMs:                        0        out of   4         0%
    FILTER_50NSs:                  0        out of   2         0%
    Pins:
        Input Pins:                1        out of   39        2.5641%
        Output Pins:               1        out of   39        2.5641%
        InOut Pins:                0        out of   39        0%
    Global Buffers:                5        out of   8         62.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   0         0%
    Bank 1: 0        out of   0         0%
    Bank 0: 2        out of   17        11.7647%
    Bank 2: 0        out of   22        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    37          Input      SB_LVCMOS    No       0        Simple Input   ext_osc  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    42          Output     SB_LVCMOS    No       0        Simple Output  uart_tx  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name               
    -------------  -------  ---------  ------  -----------               
    2              0        IO         322     ext_osc_c_g               
    5              2                   72      cpu.un1_hold_6_0_0_g      
    3              0                   32      cpu.un1_hold_4_0_g        
    1              0                   32      cpu.un1_hold_1_reto_g     
    7              2                   32      cpu.arg2_1_sqmuxa_reto_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 21 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile    16950 out of 110555      15.3317%
                          Span 4     5546 out of  23008      24.1047%
                         Span 12      816 out of   4464      18.2796%
                  Global network        5 out of      8      62.5%
      Vertical Inter-LUT Connect      716 out of   4620      15.4978%

