Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Nov  2 21:53:01 2025
| Host         : DESKTOP-NG70LRJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ad4134fw_wrapper_timing_summary_routed.rpt -pb ad4134fw_wrapper_timing_summary_routed.pb -rpx ad4134fw_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ad4134fw_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         8           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       16          
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (0)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.033        0.000                      0                21718        0.028        0.000                      0                21718        7.000        0.000                       0                  7580  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_ad4134fw_clk_wiz_0_0                         {0.000 10.000}     20.000          50.000          
  clkfbout_ad4134fw_clk_wiz_0_0                         {0.000 10.000}     20.000          50.000          
clk_fpga_0                                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_ad4134fw_clk_wiz_0_0                              12.033        0.000                      0                21375        0.028        0.000                      0                21375        8.750        0.000                       0                  7541  
  clkfbout_ad4134fw_clk_wiz_0_0                                                                                                                                                                          17.845        0.000                       0                     3  
clk_fpga_0                                                   17.162        0.000                      0                   46        0.131        0.000                      0                   46        9.020        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0       12.566        0.000                      0                  306        0.250        0.000                      0                  306  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0       12.113        0.000                      0                  125        1.188        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_fpga_0                     
(none)                         clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0  
(none)                         clk_out1_ad4134fw_clk_wiz_0_0  clk_out1_ad4134fw_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_fpga_0                                                    
(none)                         clk_out1_ad4134fw_clk_wiz_0_0                                 
(none)                         clkfbout_ad4134fw_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  To Clock:  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.033ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 0.456ns (6.367%)  route 6.706ns (93.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.664     1.664    <hidden>
    SLICE_X11Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  <hidden>
                         net (fo=403, routed)         6.706     8.826    <hidden>
    SLICE_X6Y54          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.496    21.496    <hidden>
    SLICE_X6Y54          FDRE                                         r  <hidden>
                         clock pessimism             -0.010    21.486    
                         clock uncertainty           -0.102    21.383    
    SLICE_X6Y54          FDRE (Setup_fdre_C_R)       -0.524    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                 12.033    

Slack (MET) :             12.033ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 0.456ns (6.367%)  route 6.706ns (93.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.664     1.664    <hidden>
    SLICE_X11Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  <hidden>
                         net (fo=403, routed)         6.706     8.826    <hidden>
    SLICE_X6Y54          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.496    21.496    <hidden>
    SLICE_X6Y54          FDRE                                         r  <hidden>
                         clock pessimism             -0.010    21.486    
                         clock uncertainty           -0.102    21.383    
    SLICE_X6Y54          FDRE (Setup_fdre_C_R)       -0.524    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                 12.033    

Slack (MET) :             12.073ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.456ns (6.402%)  route 6.666ns (93.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.664     1.664    <hidden>
    SLICE_X11Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  <hidden>
                         net (fo=403, routed)         6.666     8.786    <hidden>
    SLICE_X6Y53          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.496    21.496    <hidden>
    SLICE_X6Y53          FDRE                                         r  <hidden>
                         clock pessimism             -0.010    21.486    
                         clock uncertainty           -0.102    21.383    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                 12.073    

Slack (MET) :             12.204ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 0.456ns (6.523%)  route 6.535ns (93.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.664     1.664    <hidden>
    SLICE_X11Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  <hidden>
                         net (fo=403, routed)         6.535     8.655    <hidden>
    SLICE_X12Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.496    21.496    <hidden>
    SLICE_X12Y58         FDRE                                         r  <hidden>
                         clock pessimism             -0.010    21.486    
                         clock uncertainty           -0.102    21.383    
    SLICE_X12Y58         FDRE (Setup_fdre_C_R)       -0.524    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 12.204    

Slack (MET) :             12.204ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 0.456ns (6.523%)  route 6.535ns (93.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.664     1.664    <hidden>
    SLICE_X11Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  <hidden>
                         net (fo=403, routed)         6.535     8.655    <hidden>
    SLICE_X12Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.496    21.496    <hidden>
    SLICE_X12Y58         FDRE                                         r  <hidden>
                         clock pessimism             -0.010    21.486    
                         clock uncertainty           -0.102    21.383    
    SLICE_X12Y58         FDRE (Setup_fdre_C_R)       -0.524    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 12.204    

Slack (MET) :             12.204ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 0.456ns (6.523%)  route 6.535ns (93.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.664     1.664    <hidden>
    SLICE_X11Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  <hidden>
                         net (fo=403, routed)         6.535     8.655    <hidden>
    SLICE_X12Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.496    21.496    <hidden>
    SLICE_X12Y58         FDRE                                         r  <hidden>
                         clock pessimism             -0.010    21.486    
                         clock uncertainty           -0.102    21.383    
    SLICE_X12Y58         FDRE (Setup_fdre_C_R)       -0.524    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 12.204    

Slack (MET) :             12.299ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 0.456ns (6.523%)  route 6.535ns (93.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.664     1.664    <hidden>
    SLICE_X11Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  <hidden>
                         net (fo=403, routed)         6.535     8.655    <hidden>
    SLICE_X13Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.496    21.496    <hidden>
    SLICE_X13Y58         FDRE                                         r  <hidden>
                         clock pessimism             -0.010    21.486    
                         clock uncertainty           -0.102    21.383    
    SLICE_X13Y58         FDRE (Setup_fdre_C_R)       -0.429    20.954    <hidden>
  -------------------------------------------------------------------
                         required time                         20.954    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 12.299    

Slack (MET) :             12.299ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 0.456ns (6.523%)  route 6.535ns (93.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.664     1.664    <hidden>
    SLICE_X11Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     2.120 r  <hidden>
                         net (fo=403, routed)         6.535     8.655    <hidden>
    SLICE_X13Y58         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.496    21.496    <hidden>
    SLICE_X13Y58         FDSE                                         r  <hidden>
                         clock pessimism             -0.010    21.486    
                         clock uncertainty           -0.102    21.383    
    SLICE_X13Y58         FDSE (Setup_fdse_C_S)       -0.429    20.954    <hidden>
  -------------------------------------------------------------------
                         required time                         20.954    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 12.299    

Slack (MET) :             12.331ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.774ns (11.226%)  route 6.121ns (88.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.652     1.652    <hidden>
    SLICE_X24Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.478     2.130 f  <hidden>
                         net (fo=16, routed)          3.345     5.475    <hidden>
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.296     5.771 r  <hidden>
                         net (fo=41, routed)          2.776     8.547    <hidden>
    SLICE_X16Y28         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.488    21.488    <hidden>
    SLICE_X16Y28         SRLC32E                                      r  <hidden>
                         clock pessimism              0.004    21.492    
                         clock uncertainty           -0.102    21.390    
    SLICE_X16Y28         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.512    20.878    <hidden>
  -------------------------------------------------------------------
                         required time                         20.878    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                 12.331    

Slack (MET) :             12.331ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.774ns (11.226%)  route 6.121ns (88.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.652     1.652    <hidden>
    SLICE_X24Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.478     2.130 f  <hidden>
                         net (fo=16, routed)          3.345     5.475    <hidden>
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.296     5.771 r  <hidden>
                         net (fo=41, routed)          2.776     8.547    <hidden>
    SLICE_X16Y28         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.488    21.488    <hidden>
    SLICE_X16Y28         SRLC32E                                      r  <hidden>
                         clock pessimism              0.004    21.492    
                         clock uncertainty           -0.102    21.390    
    SLICE_X16Y28         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.512    20.878    <hidden>
  -------------------------------------------------------------------
                         required time                         20.878    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                 12.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ad4134fw_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.549%)  route 0.225ns (61.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.558     0.558    ad4134fw_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y39         FDRE                                         r  ad4134fw_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ad4134fw_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/Q
                         net (fo=2, routed)           0.225     0.923    <hidden>
    SLICE_X21Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.825     0.825    <hidden>
    SLICE_X21Y36         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.820    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.075     0.895    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.695%)  route 0.162ns (52.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.560     0.560    <hidden>
    SLICE_X20Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.148     0.708 r  <hidden>
                         net (fo=1, routed)           0.162     0.870    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.828     0.828    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.017     0.840    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.499%)  route 0.164ns (52.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.548     0.548    <hidden>
    SLICE_X20Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.148     0.696 r  <hidden>
                         net (fo=1, routed)           0.164     0.859    <hidden>
    SLICE_X22Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.813     0.813    <hidden>
    SLICE_X22Y26         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.808    
    SLICE_X22Y26         FDRE (Hold_fdre_C_D)         0.021     0.829    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.551     0.551    <hidden>
    SLICE_X21Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  <hidden>
                         net (fo=61, routed)          0.145     0.837    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.819     0.819    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
                         clock pessimism             -0.255     0.564    
    SLICE_X20Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.804    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.551     0.551    <hidden>
    SLICE_X21Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  <hidden>
                         net (fo=61, routed)          0.145     0.837    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.819     0.819    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
                         clock pessimism             -0.255     0.564    
    SLICE_X20Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.804    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.551     0.551    <hidden>
    SLICE_X21Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  <hidden>
                         net (fo=61, routed)          0.145     0.837    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.819     0.819    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
                         clock pessimism             -0.255     0.564    
    SLICE_X20Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.804    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.551     0.551    <hidden>
    SLICE_X21Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  <hidden>
                         net (fo=61, routed)          0.145     0.837    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.819     0.819    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
                         clock pessimism             -0.255     0.564    
    SLICE_X20Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.804    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.551     0.551    <hidden>
    SLICE_X21Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  <hidden>
                         net (fo=61, routed)          0.145     0.837    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.819     0.819    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
                         clock pessimism             -0.255     0.564    
    SLICE_X20Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.804    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.551     0.551    <hidden>
    SLICE_X21Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  <hidden>
                         net (fo=61, routed)          0.145     0.837    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.819     0.819    <hidden>
    SLICE_X20Y29         RAMD32                                       r  <hidden>
                         clock pessimism             -0.255     0.564    
    SLICE_X20Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.804    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.551     0.551    <hidden>
    SLICE_X21Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  <hidden>
                         net (fo=61, routed)          0.145     0.837    <hidden>
    SLICE_X20Y29         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.819     0.819    <hidden>
    SLICE_X20Y29         RAMS32                                       r  <hidden>
                         clock pessimism             -0.255     0.564    
    SLICE_X20Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     0.804    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ad4134fw_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y0      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y0      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y1      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y25     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ad4134fw_clk_wiz_0_0
  To Clock:  clkfbout_ad4134fw_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ad4134fw_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.162ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.752ns (68.936%)  route 0.789ns (31.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.749     3.057    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y13         SRL16E                                       r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.685 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.789     5.474    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/Q
    SLICE_X41Y13         LUT3 (Prop_lut3_I2_O)        0.124     5.598 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     5.598    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X41Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.571    22.764    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.031    22.761    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         22.761    
                         arrival time                          -5.598    
  -------------------------------------------------------------------
                         slack                                 17.162    

Slack (MET) :             17.389ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.668ns (33.173%)  route 1.346ns (66.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.869     4.442    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.150     4.592 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.476     5.069    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_i_1_n_0
    SLICE_X41Y15         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.570    22.763    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y15         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X41Y15         FDSE (Setup_fdse_C_D)       -0.271    22.458    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                 17.389    

Slack (MET) :             17.734ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.580ns (29.435%)  route 1.390ns (70.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.749     3.057    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           1.390     4.903    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/p_0_in
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.027 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     5.027    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X40Y14         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.571    22.764    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y14         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.272    23.035    
                         clock uncertainty           -0.302    22.733    
    SLICE_X40Y14         FDSE (Setup_fdse_C_D)        0.029    22.762    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         22.762    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                 17.734    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.282%)  route 0.701ns (54.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.749     3.057    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.156     3.669    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.793 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.545     4.338    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.571    22.764    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X42Y14         FDRE (Setup_fdre_C_R)       -0.524    22.206    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.282%)  route 0.701ns (54.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.749     3.057    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.156     3.669    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.793 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.545     4.338    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.571    22.764    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X42Y14         FDRE (Setup_fdre_C_R)       -0.524    22.206    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.282%)  route 0.701ns (54.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.749     3.057    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.156     3.669    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.793 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.545     4.338    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.571    22.764    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X42Y14         FDRE (Setup_fdre_C_R)       -0.524    22.206    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.282%)  route 0.701ns (54.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.749     3.057    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.156     3.669    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.793 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.545     4.338    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.571    22.764    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X42Y14         FDRE (Setup_fdre_C_R)       -0.524    22.206    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.282%)  route 0.701ns (54.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.749     3.057    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.156     3.669    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.793 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.545     4.338    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.571    22.764    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X42Y14         FDRE (Setup_fdre_C_R)       -0.524    22.206    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.282%)  route 0.701ns (54.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.749     3.057    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     3.513 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.156     3.669    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X41Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.793 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.545     4.338    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.571    22.764    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X42Y14         FDRE (Setup_fdre_C_R)       -0.524    22.206    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.912ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.718ns (38.996%)  route 1.123ns (61.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.749     3.057    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y14         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDSE (Prop_fdse_C_Q)         0.419     3.476 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          1.123     4.599    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt_en
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.299     4.898 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     4.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.570    22.763    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.081    22.810    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         22.810    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 17.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.135    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X40Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.856     1.226    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.929    
    SLICE_X40Y13         FDRE (Hold_fdre_C_D)         0.075     1.004    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.584     0.925    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y17         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.144    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X38Y17         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.851     1.221    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y17         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.925    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.060     0.985    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129     1.199    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X41Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.856     1.226    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.284     0.942    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.075     1.017    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.538%)  route 0.155ns (45.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.155     1.225    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.270 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.270    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.855     1.225    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.282     0.943    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121     1.064    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.116     1.186    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.231 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.231    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X41Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.856     1.226    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.297     0.929    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.091     1.020    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.128     1.057 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.076     1.132    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X40Y15         LUT5 (Prop_lut5_I2_O)        0.099     1.231 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.231    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X40Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.855     1.225    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.296     0.929    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.091     1.020    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.143     1.236    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt[0]
    SLICE_X42Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.281 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.281    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.855     1.225    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.282     0.943    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121     1.064    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.580%)  route 0.136ns (39.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.136     1.228    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.273 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.273    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.856     1.226    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y14         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.297     0.929    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.121     1.050    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.055%)  route 0.158ns (45.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.158     1.228    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.273 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.273    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X41Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.856     1.226    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y13         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.282     0.944    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.092     1.036    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y15         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDSE (Prop_fdse_C_Q)         0.141     1.070 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.186     1.256    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X42Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.301 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     1.301    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.855     1.225    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.282     0.943    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.120     1.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X42Y15   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y15   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y15   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y15   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y15   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y15   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y15   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y15   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y15   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y13   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.566ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.671ns (14.406%)  route 3.987ns (85.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 21.491 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.804     5.377    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.153     5.530 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1/O
                         net (fo=32, routed)          2.183     7.713    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.491    21.491    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y17         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]/C
                         clock pessimism              0.000    21.491    
                         clock uncertainty           -0.482    21.009    
    SLICE_X28Y17         FDRE (Setup_fdre_C_R)       -0.731    20.278    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         20.278    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 12.566    

Slack (MET) :             12.566ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.671ns (14.406%)  route 3.987ns (85.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 21.491 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.804     5.377    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.153     5.530 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1/O
                         net (fo=32, routed)          2.183     7.713    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0
    SLICE_X28Y17         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.491    21.491    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y17         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/C
                         clock pessimism              0.000    21.491    
                         clock uncertainty           -0.482    21.009    
    SLICE_X28Y17         FDRE (Setup_fdre_C_R)       -0.731    20.278    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         20.278    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 12.566    

Slack (MET) :             12.656ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.671ns (14.697%)  route 3.895ns (85.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.804     5.377    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.153     5.530 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1/O
                         net (fo=32, routed)          2.091     7.621    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.489    21.489    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.482    21.007    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.731    20.276    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         20.276    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 12.656    

Slack (MET) :             12.656ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.671ns (14.697%)  route 3.895ns (85.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.804     5.377    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.153     5.530 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1/O
                         net (fo=32, routed)          2.091     7.621    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.489    21.489    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.482    21.007    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.731    20.276    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         20.276    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 12.656    

Slack (MET) :             12.656ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.671ns (14.697%)  route 3.895ns (85.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.804     5.377    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.153     5.530 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1/O
                         net (fo=32, routed)          2.091     7.621    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.489    21.489    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16]/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.482    21.007    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.731    20.276    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16]
  -------------------------------------------------------------------
                         required time                         20.276    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 12.656    

Slack (MET) :             12.656ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.671ns (14.697%)  route 3.895ns (85.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.804     5.377    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.153     5.530 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1/O
                         net (fo=32, routed)          2.091     7.621    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.489    21.489    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.482    21.007    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.731    20.276    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                         20.276    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 12.656    

Slack (MET) :             12.656ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.671ns (14.697%)  route 3.895ns (85.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.804     5.377    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.153     5.530 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1/O
                         net (fo=32, routed)          2.091     7.621    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.489    21.489    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.482    21.007    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.731    20.276    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         20.276    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 12.656    

Slack (MET) :             12.656ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.671ns (14.697%)  route 3.895ns (85.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.804     5.377    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.153     5.530 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1/O
                         net (fo=32, routed)          2.091     7.621    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.489    21.489    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.482    21.007    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.731    20.276    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         20.276    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 12.656    

Slack (MET) :             12.656ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.671ns (14.697%)  route 3.895ns (85.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.804     5.377    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.153     5.530 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1/O
                         net (fo=32, routed)          2.091     7.621    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.489    21.489    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg[8]/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.482    21.007    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.731    20.276    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         20.276    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 12.656    

Slack (MET) :             12.656ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.671ns (14.697%)  route 3.895ns (85.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 21.489 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.804     5.377    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.153     5.530 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1/O
                         net (fo=32, routed)          2.091     7.621    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.489    21.489    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X28Y18         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9]/C
                         clock pessimism              0.000    21.489    
                         clock uncertainty           -0.482    21.007    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.731    20.276    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         20.276    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 12.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.791%)  route 0.571ns (73.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          0.571     1.664    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.709 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rvalid_int_i_1/O
                         net (fo=1, routed)           0.000     1.709    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rvalid_int_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.856     0.856    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X42Y35         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.482     1.338    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.121     1.459    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.209ns (25.245%)  route 0.619ns (74.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          0.619     1.711    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X42Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.756 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1/O
                         net (fo=1, routed)           0.000     1.756    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.859     0.859    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X42Y38         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.482     1.341    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.121     1.462    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.210ns (24.804%)  route 0.637ns (75.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          0.637     1.729    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.046     1.775 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_i_1/O
                         net (fo=1, routed)           0.000     1.775    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.856     0.856    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X42Y36         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_reg/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.482     1.338    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.133     1.471    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_reg
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.209ns (24.187%)  route 0.655ns (75.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          0.655     1.748    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_i_1/O
                         net (fo=1, routed)           0.000     1.793    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.856     0.856    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X42Y35         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.482     1.338    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.121     1.459    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.049%)  route 0.625ns (74.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          0.625     1.718    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_i_1/O
                         net (fo=1, routed)           0.000     1.763    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_i_1_n_0
    SLICE_X23Y17         FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.820     0.820    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X23Y17         FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.482     1.302    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.092     1.394    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_reg
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.122%)  route 0.657ns (75.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          0.657     1.750    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1/O
                         net (fo=1, routed)           0.000     1.795    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0
    SLICE_X24Y17         FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.820     0.820    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X24Y17         FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.482     1.302    
    SLICE_X24Y17         FDRE (Hold_fdre_C_D)         0.121     1.423    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.867%)  route 0.631ns (75.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          0.631     1.724    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aresetn
    SLICE_X25Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.769 r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_i_1/O
                         net (fo=1, routed)           0.000     1.769    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg_0
    SLICE_X25Y18         FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.819     0.819    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X25Y18         FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.482     1.301    
    SLICE_X25Y18         FDRE (Hold_fdre_C_D)         0.091     1.392    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.end_brst_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.485%)  route 0.645ns (75.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          0.645     1.737    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X21Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.782 r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.end_brst_rd_i_1/O
                         net (fo=1, routed)           0.000     1.782    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.end_brst_rd_i_1_n_0
    SLICE_X21Y14         FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.end_brst_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.825     0.825    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X21Y14         FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.end_brst_rd_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.482     1.307    
    SLICE_X21Y14         FDRE (Hold_fdre_C_D)         0.092     1.399    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.end_brst_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.499%)  route 0.644ns (75.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          0.644     1.737    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1/O
                         net (fo=1, routed)           0.000     1.782    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1_n_0
    SLICE_X22Y15         FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.822     0.822    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X22Y15         FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.482     1.304    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.091     1.395    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.356%)  route 0.726ns (77.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          0.726     1.818    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1/O
                         net (fo=1, routed)           0.000     1.863    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.859     0.859    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X42Y38         FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.482     1.341    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.121     1.462    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.113ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 0.671ns (12.472%)  route 4.709ns (87.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.708     7.281    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.153     7.434 f  ad4134fw_i/SPI_Control/spi_controller_0/U0/dataout_i[7]_i_2/O
                         net (fo=10, routed)          1.001     8.435    ad4134fw_i/SPI_Control/spi_controller_0/U0/p_0_in
    SLICE_X42Y77         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.552    21.552    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y77         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[0]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.482    21.070    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.522    20.548    ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         20.548    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                 12.113    

Slack (MET) :             12.323ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.671ns (13.200%)  route 4.412ns (86.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.708     7.281    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.153     7.434 f  ad4134fw_i/SPI_Control/spi_controller_0/U0/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.704     8.138    ad4134fw_i/SPI_Control/spi_controller_0/U0/p_0_in
    SLICE_X41Y77         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.552    21.552    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X41Y77         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[1]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.482    21.070    
    SLICE_X41Y77         FDCE (Recov_fdce_C_CLR)     -0.608    20.462    ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         20.462    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 12.323    

Slack (MET) :             12.323ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.671ns (13.200%)  route 4.412ns (86.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.708     7.281    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.153     7.434 f  ad4134fw_i/SPI_Control/spi_controller_0/U0/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.704     8.138    ad4134fw_i/SPI_Control/spi_controller_0/U0/p_0_in
    SLICE_X41Y77         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.552    21.552    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X41Y77         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[2]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.482    21.070    
    SLICE_X41Y77         FDCE (Recov_fdce_C_CLR)     -0.608    20.462    ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         20.462    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 12.323    

Slack (MET) :             12.323ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.671ns (13.200%)  route 4.412ns (86.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.708     7.281    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.153     7.434 f  ad4134fw_i/SPI_Control/spi_controller_0/U0/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.704     8.138    ad4134fw_i/SPI_Control/spi_controller_0/U0/p_0_in
    SLICE_X41Y77         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.552    21.552    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X41Y77         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[3]/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.482    21.070    
    SLICE_X41Y77         FDCE (Recov_fdce_C_CLR)     -0.608    20.462    ad4134fw_i/SPI_Control/spi_controller_0/U0/spibitcount_reg[3]
  -------------------------------------------------------------------
                         required time                         20.462    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 12.323    

Slack (MET) :             12.406ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 0.642ns (12.333%)  route 4.563ns (87.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.708     7.281    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.405 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.855     8.260    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X39Y80         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.554    21.554    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X39Y80         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[12]/C
                         clock pessimism              0.000    21.554    
                         clock uncertainty           -0.482    21.072    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405    20.667    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[12]
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 12.406    

Slack (MET) :             12.406ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 0.642ns (12.333%)  route 4.563ns (87.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.708     7.281    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.405 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.855     8.260    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X39Y80         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.554    21.554    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X39Y80         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[1]/C
                         clock pessimism              0.000    21.554    
                         clock uncertainty           -0.482    21.072    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405    20.667    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[1]
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 12.406    

Slack (MET) :             12.406ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 0.642ns (12.333%)  route 4.563ns (87.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.708     7.281    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.405 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.855     8.260    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X39Y80         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.554    21.554    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X39Y80         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[2]/C
                         clock pessimism              0.000    21.554    
                         clock uncertainty           -0.482    21.072    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405    20.667    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[2]
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 12.406    

Slack (MET) :             12.406ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 0.642ns (12.333%)  route 4.563ns (87.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.708     7.281    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.405 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=52, routed)          0.855     8.260    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X39Y80         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.554    21.554    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X39Y80         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[4]/C
                         clock pessimism              0.000    21.554    
                         clock uncertainty           -0.482    21.072    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405    20.667    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[4]
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 12.406    

Slack (MET) :             12.414ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/spiendcount_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.671ns (13.448%)  route 4.319ns (86.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 21.549 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.708     7.281    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.153     7.434 f  ad4134fw_i/SPI_Control/spi_controller_0/U0/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.611     8.045    ad4134fw_i/SPI_Control/spi_controller_0/U0/p_0_in
    SLICE_X41Y75         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/U0/spiendcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.549    21.549    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X41Y75         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/spiendcount_reg[0]/C
                         clock pessimism              0.000    21.549    
                         clock uncertainty           -0.482    21.067    
    SLICE_X41Y75         FDCE (Recov_fdce_C_CLR)     -0.608    20.459    ad4134fw_i/SPI_Control/spi_controller_0/U0/spiendcount_reg[0]
  -------------------------------------------------------------------
                         required time                         20.459    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                 12.414    

Slack (MET) :             12.414ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/spiendcount_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.671ns (13.448%)  route 4.319ns (86.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 21.549 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.708     7.281    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.153     7.434 f  ad4134fw_i/SPI_Control/spi_controller_0/U0/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.611     8.045    ad4134fw_i/SPI_Control/spi_controller_0/U0/p_0_in
    SLICE_X41Y75         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/U0/spiendcount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.549    21.549    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X41Y75         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/spiendcount_reg[1]/C
                         clock pessimism              0.000    21.549    
                         clock uncertainty           -0.482    21.067    
    SLICE_X41Y75         FDCE (Recov_fdce_C_CLR)     -0.608    20.459    ad4134fw_i/SPI_Control/spi_controller_0/U0/spiendcount_reg[1]
  -------------------------------------------------------------------
                         required time                         20.459    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                 12.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.209ns (13.927%)  route 1.292ns (86.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.106     2.198    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045     2.243 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.186     2.429    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X10Y17         FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.826     0.826    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X10Y17         FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.482     1.308    
    SLICE_X10Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.209ns (13.927%)  route 1.292ns (86.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.106     2.198    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045     2.243 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.186     2.429    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X10Y17         FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.826     0.826    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X10Y17         FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.482     1.308    
    SLICE_X10Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.209ns (13.927%)  route 1.292ns (86.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.106     2.198    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045     2.243 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.186     2.429    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X10Y17         FDPE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.826     0.826    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X10Y17         FDPE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.482     1.308    
    SLICE_X10Y17         FDPE (Remov_fdpe_C_PRE)     -0.071     1.237    ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.209ns (13.069%)  route 1.390ns (86.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.106     2.198    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045     2.243 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.285     2.528    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X8Y16          FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.827     0.827    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X8Y16          FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[10]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.482     1.309    
    SLICE_X8Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.242    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.209ns (13.069%)  route 1.390ns (86.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.106     2.198    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045     2.243 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.285     2.528    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X8Y16          FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.827     0.827    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X8Y16          FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[11]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.482     1.309    
    SLICE_X8Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.242    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.209ns (13.069%)  route 1.390ns (86.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.106     2.198    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045     2.243 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.285     2.528    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X8Y16          FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.827     0.827    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X8Y16          FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[12]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.482     1.309    
    SLICE_X8Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.242    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.209ns (13.069%)  route 1.390ns (86.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.106     2.198    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045     2.243 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.285     2.528    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X8Y16          FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.827     0.827    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X8Y16          FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[9]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.482     1.309    
    SLICE_X8Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.242    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.209ns (13.036%)  route 1.394ns (86.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.106     2.198    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045     2.243 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.289     2.532    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X11Y16         FDPE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.827     0.827    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X11Y16         FDPE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.482     1.309    
    SLICE_X11Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     1.214    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.209ns (12.672%)  route 1.440ns (87.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.106     2.198    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045     2.243 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.335     2.578    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X8Y18          FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.825     0.825    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X8Y18          FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[25]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.482     1.307    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.240    ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.209ns (12.672%)  route 1.440ns (87.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.106     2.198    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045     2.243 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.335     2.578    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X8Y18          FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.825     0.825    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X8Y18          FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[26]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.482     1.307    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.240    ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  1.338    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.526ns  (logic 0.124ns (4.909%)  route 2.402ns (95.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.402     2.402    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.526 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.526    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y17         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.567     2.760    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y17         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.045ns (3.886%)  route 1.113ns (96.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.113     1.113    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.158 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.158    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y17         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.851     1.221    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y17         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 0.642ns (14.262%)  route 3.860ns (85.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.860     7.433    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X20Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.557 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     7.557    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X20Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.482     1.482    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X20Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.209ns (10.848%)  route 1.718ns (89.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.718     2.810    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X20Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.855 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.855    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X20Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.822     0.822    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X20Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 0.609ns (10.304%)  route 5.301ns (89.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.655     1.655    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          4.486     6.597    <hidden>
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.153     6.750 f  <hidden>
                         net (fo=3, routed)           0.815     7.565    <hidden>
    SLICE_X42Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.559     1.559    <hidden>
    SLICE_X42Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 0.609ns (10.304%)  route 5.301ns (89.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.655     1.655    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          4.486     6.597    <hidden>
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.153     6.750 f  <hidden>
                         net (fo=3, routed)           0.815     7.565    <hidden>
    SLICE_X42Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.559     1.559    <hidden>
    SLICE_X42Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 0.609ns (10.304%)  route 5.301ns (89.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.655     1.655    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          4.486     6.597    <hidden>
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.153     6.750 f  <hidden>
                         net (fo=3, routed)           0.815     7.565    <hidden>
    SLICE_X42Y25         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.559     1.559    <hidden>
    SLICE_X42Y25         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.687ns  (logic 0.580ns (10.199%)  route 5.107ns (89.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.655     1.655    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          4.486     6.597    <hidden>
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  <hidden>
                         net (fo=3, routed)           0.620     7.342    <hidden>
    SLICE_X42Y24         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.559     1.559    <hidden>
    SLICE_X42Y24         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.687ns  (logic 0.580ns (10.199%)  route 5.107ns (89.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.655     1.655    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          4.486     6.597    <hidden>
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  <hidden>
                         net (fo=3, routed)           0.620     7.342    <hidden>
    SLICE_X42Y24         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.559     1.559    <hidden>
    SLICE_X42Y24         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.687ns  (logic 0.580ns (10.199%)  route 5.107ns (89.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.655     1.655    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          4.486     6.597    <hidden>
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  <hidden>
                         net (fo=3, routed)           0.620     7.342    <hidden>
    SLICE_X42Y24         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.559     1.559    <hidden>
    SLICE_X42Y24         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 0.610ns (11.754%)  route 4.580ns (88.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.655     1.655    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          4.048     6.159    <hidden>
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.154     6.313 f  <hidden>
                         net (fo=3, routed)           0.532     6.845    <hidden>
    SLICE_X43Y19         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.565     1.565    <hidden>
    SLICE_X43Y19         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 0.610ns (11.754%)  route 4.580ns (88.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.655     1.655    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          4.048     6.159    <hidden>
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.154     6.313 f  <hidden>
                         net (fo=3, routed)           0.532     6.845    <hidden>
    SLICE_X43Y19         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.565     1.565    <hidden>
    SLICE_X43Y19         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 0.610ns (11.754%)  route 4.580ns (88.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.655     1.655    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          4.048     6.159    <hidden>
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.154     6.313 f  <hidden>
                         net (fo=3, routed)           0.532     6.845    <hidden>
    SLICE_X43Y19         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.565     1.565    <hidden>
    SLICE_X43Y19         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.109ns  (logic 0.580ns (11.353%)  route 4.529ns (88.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.655     1.655    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          4.048     6.159    <hidden>
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.283 f  <hidden>
                         net (fo=3, routed)           0.481     6.764    <hidden>
    SLICE_X43Y18         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.566     1.566    <hidden>
    SLICE_X43Y18         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.730%)  route 0.461ns (71.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.556     0.556    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.289     0.986    <hidden>
    SLICE_X17Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.031 f  <hidden>
                         net (fo=3, routed)           0.173     1.203    <hidden>
    SLICE_X17Y69         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.820     0.820    <hidden>
    SLICE_X17Y69         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.730%)  route 0.461ns (71.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.556     0.556    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.289     0.986    <hidden>
    SLICE_X17Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.031 f  <hidden>
                         net (fo=3, routed)           0.173     1.203    <hidden>
    SLICE_X17Y69         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.820     0.820    <hidden>
    SLICE_X17Y69         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.730%)  route 0.461ns (71.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.556     0.556    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.289     0.986    <hidden>
    SLICE_X17Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.031 f  <hidden>
                         net (fo=3, routed)           0.173     1.203    <hidden>
    SLICE_X17Y69         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.820     0.820    <hidden>
    SLICE_X17Y69         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.592%)  route 0.465ns (71.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.556     0.556    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.349     1.045    <hidden>
    SLICE_X17Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.090 f  <hidden>
                         net (fo=3, routed)           0.116     1.206    <hidden>
    SLICE_X17Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.825     0.825    <hidden>
    SLICE_X17Y63         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.592%)  route 0.465ns (71.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.556     0.556    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.349     1.045    <hidden>
    SLICE_X17Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.090 f  <hidden>
                         net (fo=3, routed)           0.116     1.206    <hidden>
    SLICE_X17Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.825     0.825    <hidden>
    SLICE_X17Y63         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.592%)  route 0.465ns (71.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.556     0.556    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.349     1.045    <hidden>
    SLICE_X17Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.090 f  <hidden>
                         net (fo=3, routed)           0.116     1.206    <hidden>
    SLICE_X17Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.825     0.825    <hidden>
    SLICE_X17Y63         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.192ns (26.146%)  route 0.542ns (73.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.556     0.556    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.349     1.045    <hidden>
    SLICE_X17Y62         LUT1 (Prop_lut1_I0_O)        0.051     1.096 f  <hidden>
                         net (fo=3, routed)           0.194     1.290    <hidden>
    SLICE_X17Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.826     0.826    <hidden>
    SLICE_X17Y62         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.192ns (26.146%)  route 0.542ns (73.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.556     0.556    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.349     1.045    <hidden>
    SLICE_X17Y62         LUT1 (Prop_lut1_I0_O)        0.051     1.096 f  <hidden>
                         net (fo=3, routed)           0.194     1.290    <hidden>
    SLICE_X17Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.826     0.826    <hidden>
    SLICE_X17Y62         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.192ns (26.146%)  route 0.542ns (73.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.556     0.556    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.349     1.045    <hidden>
    SLICE_X17Y62         LUT1 (Prop_lut1_I0_O)        0.051     1.096 f  <hidden>
                         net (fo=3, routed)           0.194     1.290    <hidden>
    SLICE_X17Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.826     0.826    <hidden>
    SLICE_X17Y62         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.185ns (24.608%)  route 0.567ns (75.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.556     0.556    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y66         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.386     1.082    <hidden>
    SLICE_X18Y62         LUT1 (Prop_lut1_I0_O)        0.044     1.126 f  <hidden>
                         net (fo=3, routed)           0.181     1.307    <hidden>
    SLICE_X18Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.826     0.826    <hidden>
    SLICE_X18Y62         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.106ns  (logic 4.163ns (58.590%)  route 2.942ns (41.410%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/Q
                         net (fo=1, routed)           0.662     1.180    ad4134fw_i/ad4134_data_0/U0/dclk_active__0
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.124     1.304 r  ad4134fw_i/ad4134_data_0/U0/dclk_out_INST_0/O
                         net (fo=1, routed)           2.280     3.584    dclk_out_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521     7.106 r  dclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.106    dclk_out
    J16                                                               r  dclk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            odr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 4.067ns (68.277%)  route 1.890ns (31.723%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/Q
                         net (fo=1, routed)           1.890     2.408    odr_out_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.549     5.957 r  odr_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.957    odr_out
    L17                                                               r  odr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.681ns  (logic 0.642ns (38.181%)  route 1.039ns (61.819%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/Q
                         net (fo=8, routed)           1.039     1.557    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.681 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[5]_i_1/O
                         net (fo=1, routed)           0.000     1.681    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[5]
    SLICE_X42Y70         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.662ns  (logic 0.642ns (38.618%)  route 1.020ns (61.382%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/Q
                         net (fo=8, routed)           1.020     1.538    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.662 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[4]_i_1/O
                         net (fo=1, routed)           0.000     1.662    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[4]
    SLICE_X42Y70         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.580ns  (logic 0.642ns (40.644%)  route 0.938ns (59.356%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/C
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/Q
                         net (fo=7, routed)           0.938     1.456    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]
    SLICE_X42Y70         LUT4 (Prop_lut4_I2_O)        0.124     1.580 r  ad4134fw_i/ad4134_data_0/U0/dclk_active/O
                         net (fo=1, routed)           0.000     1.580    ad4134fw_i/ad4134_data_0/U0/dclk_active_n_0
    SLICE_X42Y70         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.525ns  (logic 0.642ns (42.109%)  route 0.883ns (57.891%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/Q
                         net (fo=8, routed)           0.883     1.401    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     1.525 r  ad4134fw_i/ad4134_data_0/U0/odr_int/O
                         net (fo=1, routed)           0.000     1.525    ad4134fw_i/ad4134_data_0/U0/odr_int_n_0
    SLICE_X42Y71         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.515ns  (logic 0.642ns (42.387%)  route 0.873ns (57.613%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/Q
                         net (fo=8, routed)           0.873     1.391    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.515 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1/O
                         net (fo=1, routed)           0.000     1.515    ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.509ns  (logic 0.642ns (42.540%)  route 0.867ns (57.460%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/Q
                         net (fo=8, routed)           0.867     1.385    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.124     1.509 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[3]_i_1/O
                         net (fo=1, routed)           0.000     1.509    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[3]
    SLICE_X42Y71         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.502ns  (logic 0.642ns (42.736%)  route 0.860ns (57.264%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/Q
                         net (fo=7, routed)           0.860     1.378    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124     1.502 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[2]_i_1/O
                         net (fo=1, routed)           0.000     1.502    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[2]
    SLICE_X42Y70         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.490ns  (logic 0.642ns (43.082%)  route 0.848ns (56.918%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/Q
                         net (fo=8, routed)           0.848     1.366    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.124     1.490 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[1]_i_1/O
                         net (fo=1, routed)           0.000     1.490    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[1]
    SLICE_X42Y71         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.730%)  route 0.135ns (39.270%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/Q
                         net (fo=7, routed)           0.135     0.299    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.344 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[5]_i_1/O
                         net (fo=1, routed)           0.000     0.344    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[5]
    SLICE_X42Y70         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.209ns (60.379%)  route 0.137ns (39.621%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/Q
                         net (fo=7, routed)           0.137     0.301    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[4]_i_1/O
                         net (fo=1, routed)           0.000     0.346    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[4]
    SLICE_X42Y70         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/Q
                         net (fo=8, routed)           0.160     0.324    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.369 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[3]
    SLICE_X42Y71         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/Q
                         net (fo=7, routed)           0.161     0.325    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]
    SLICE_X42Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.370 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[1]
    SLICE_X42Y71         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.493%)  route 0.161ns (43.507%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/Q
                         net (fo=7, routed)           0.161     0.325    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.370 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.493%)  route 0.161ns (43.507%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/Q
                         net (fo=8, routed)           0.161     0.325    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]
    SLICE_X42Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.370 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[2]
    SLICE_X42Y70         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.189%)  route 0.163ns (43.811%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/Q
                         net (fo=8, routed)           0.163     0.327    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I0_O)        0.045     0.372 r  ad4134fw_i/ad4134_data_0/U0/dclk_active/O
                         net (fo=1, routed)           0.000     0.372    ad4134fw_i/ad4134_data_0/U0/dclk_active_n_0
    SLICE_X42Y70         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.189%)  route 0.163ns (43.811%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/Q
                         net (fo=7, routed)           0.163     0.327    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.372 r  ad4134fw_i/ad4134_data_0/U0/odr_int/O
                         net (fo=1, routed)           0.000     0.372    ad4134fw_i/ad4134_data_0/U0/odr_int_n_0
    SLICE_X42Y71         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            odr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.414ns (76.116%)  route 0.444ns (23.884%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/Q
                         net (fo=1, routed)           0.444     0.608    odr_out_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.250     1.857 r  odr_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.857    odr_out
    L17                                                               r  odr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.431ns (63.932%)  route 0.807ns (36.068%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/Q
                         net (fo=1, routed)           0.217     0.381    ad4134fw_i/ad4134_data_0/U0/dclk_active__0
    SLICE_X42Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.426 r  ad4134fw_i/ad4134_data_0/U0/dclk_out_INST_0/O
                         net (fo=1, routed)           0.590     1.016    dclk_out_OBUF
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.239 r  dclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.239    dclk_out
    J16                                                               r  dclk_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.768ns  (logic 0.671ns (14.073%)  route 4.097ns (85.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.189     6.762    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.153     6.915 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.908     7.823    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y70         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.768ns  (logic 0.671ns (14.073%)  route 4.097ns (85.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.189     6.762    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.153     6.915 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.908     7.823    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y70         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.768ns  (logic 0.671ns (14.073%)  route 4.097ns (85.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.189     6.762    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.153     6.915 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.908     7.823    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y70         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.768ns  (logic 0.671ns (14.073%)  route 4.097ns (85.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.189     6.762    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.153     6.915 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.908     7.823    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y70         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.488ns  (logic 0.671ns (14.950%)  route 3.817ns (85.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.189     6.762    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.153     6.915 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.629     7.543    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y71         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.488ns  (logic 0.671ns (14.950%)  route 3.817ns (85.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.189     6.762    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.153     6.915 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.629     7.543    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y71         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.488ns  (logic 0.671ns (14.950%)  route 3.817ns (85.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.189     6.762    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.153     6.915 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.629     7.543    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y71         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.488ns  (logic 0.671ns (14.950%)  route 3.817ns (85.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.747     3.055    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.189     6.762    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.153     6.915 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.629     7.543    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y71         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 0.213ns (11.778%)  route 1.595ns (88.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.367     2.459    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.049     2.508 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.229     2.737    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y71         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 0.213ns (11.778%)  route 1.595ns (88.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.367     2.459    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.049     2.508 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.229     2.737    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y71         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 0.213ns (11.778%)  route 1.595ns (88.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.367     2.459    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.049     2.508 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.229     2.737    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y71         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 0.213ns (11.778%)  route 1.595ns (88.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.367     2.459    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.049     2.508 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.229     2.737    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y71         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 0.213ns (11.089%)  route 1.708ns (88.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.367     2.459    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.049     2.508 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.341     2.849    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y70         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 0.213ns (11.089%)  route 1.708ns (88.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.367     2.459    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.049     2.508 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.341     2.849    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y70         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 0.213ns (11.089%)  route 1.708ns (88.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.367     2.459    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.049     2.508 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.341     2.849    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y70         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 0.213ns (11.089%)  route 1.708ns (88.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.588     0.929    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.367     2.459    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.049     2.508 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.341     2.849    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y70         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 4.101ns (55.180%)  route 3.331ns (44.820%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.726     1.726    ad4134fw_i/ad4134_data_0/U0/clk
    SLICE_X41Y72         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.456     2.182 r  ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/Q
                         net (fo=10, routed)          1.051     3.233    ad4134fw_i/ad4134_data_0/U0/slow_clk
    SLICE_X42Y69         LUT2 (Prop_lut2_I1_O)        0.124     3.357 r  ad4134fw_i/ad4134_data_0/U0/dclk_out_INST_0/O
                         net (fo=1, routed)           2.280     5.637    dclk_out_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521     9.158 r  dclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.158    dclk_out
    J16                                                               r  dclk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 3.970ns (55.121%)  route 3.232ns (44.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.754     1.754    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y45         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     2.210 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           3.232     5.442    lopt
    F16                  OBUF (Prop_obuf_I_O)         3.514     8.957 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.957    LEDS[0]
    F16                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.164ns  (logic 4.003ns (55.885%)  route 3.160ns (44.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.752     1.752    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y43         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     2.270 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/Q
                         net (fo=1, routed)           3.160     5.430    lopt_5
    G14                  OBUF (Prop_obuf_I_O)         3.485     8.916 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.916    LEDS[5]
    G14                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.059ns  (logic 3.967ns (56.202%)  route 3.092ns (43.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.754     1.754    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y45         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     2.210 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           3.092     5.302    lopt_1
    F17                  OBUF (Prop_obuf_I_O)         3.511     8.813 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.813    LEDS[1]
    F17                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.673ns  (logic 3.987ns (59.747%)  route 2.686ns (40.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.728     1.728    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X39Y79         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.456     2.184 r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[3]/Q
                         net (fo=1, routed)           2.686     4.870    debug_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.531     8.401 r  debug_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.401    debug[3]
    M14                                                               r  debug[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.648ns  (logic 4.003ns (60.206%)  route 2.646ns (39.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.728     1.728    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X39Y79         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.456     2.184 r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[0]/Q
                         net (fo=1, routed)           2.646     4.830    debug_OBUF[0]
    L14                  OBUF (Prop_obuf_I_O)         3.547     8.376 r  debug_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.376    debug[0]
    L14                                                               r  debug[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 3.969ns (60.799%)  route 2.559ns (39.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.728     1.728    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X39Y79         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.456     2.184 r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/Q
                         net (fo=1, routed)           2.559     4.743    debug_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.513     8.256 r  debug_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.256    debug[2]
    K16                                                               r  debug[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.273ns  (logic 4.017ns (64.032%)  route 2.256ns (35.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.754     1.754    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y45         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     2.210 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           2.256     4.466    lopt_4
    K14                  OBUF (Prop_obuf_I_O)         3.561     8.027 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.027    LEDS[4]
    K14                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.234ns  (logic 3.972ns (63.706%)  route 2.263ns (36.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.754     1.754    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y45         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     2.210 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           2.263     4.473    lopt_3
    H15                  OBUF (Prop_obuf_I_O)         3.516     7.988 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.988    LEDS[3]
    H15                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 4.044ns (66.174%)  route 2.067ns (33.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        1.725     1.725    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y76         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     2.243 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/Q
                         net (fo=2, routed)           2.067     4.310    mosi_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.526     7.836 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     7.836    mosi
    G17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hb_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.400ns (82.714%)  route 0.293ns (17.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.589     0.589    <hidden>
    SLICE_X43Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  <hidden>
                         net (fo=2, routed)           0.293     1.022    hb_led_OBUF[0]
    J14                  OBUF (Prop_obuf_I_O)         1.259     2.282 r  hb_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.282    hb_led[0]
    J14                                                               r  hb_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.388ns (80.427%)  route 0.338ns (19.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.578     0.578    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X41Y76         FDPE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDPE (Prop_fdpe_C_Q)         0.141     0.719 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/Q
                         net (fo=2, routed)           0.338     1.057    spi_cs_n_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.247     2.304 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     2.304    spi_cs_n
    K17                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.398ns (80.316%)  route 0.343ns (19.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.580     0.580    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/clk
    SLICE_X42Y72         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.164     0.744 r  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/Q
                         net (fo=2, routed)           0.343     1.086    spi_clk_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.234     2.321 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.321    spi_clk
    J18                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.388ns (78.281%)  route 0.385ns (21.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.579     0.579    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X39Y79         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.141     0.720 r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[1]/Q
                         net (fo=1, routed)           0.385     1.105    debug_OBUF[1]
    L16                  OBUF (Prop_obuf_I_O)         1.247     2.352 r  debug_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.352    debug[1]
    L16                                                               r  debug[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.355ns (73.857%)  route 0.480ns (26.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.590     0.590    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y43         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           0.480     1.210    lopt_6
    J15                  OBUF (Prop_obuf_I_O)         1.214     2.424 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.424    LEDS[6]
    J15                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.391ns (73.705%)  route 0.496ns (26.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.578     0.578    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X42Y76         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/Q
                         net (fo=2, routed)           0.496     1.238    mosi_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.227     2.465 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     2.465    mosi
    G17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.349ns (71.704%)  route 0.532ns (28.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.592     0.592    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y45         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           0.532     1.265    lopt_2
    G15                  OBUF (Prop_obuf_I_O)         1.208     2.473 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.473    LEDS[2]
    G15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.358ns (69.649%)  route 0.592ns (30.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.592     0.592    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y45         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           0.592     1.324    lopt_3
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.541 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.541    LEDS[3]
    H15                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.403ns (71.196%)  route 0.567ns (28.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.592     0.592    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y45         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           0.567     1.300    lopt_4
    K14                  OBUF (Prop_obuf_I_O)         1.262     2.562 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.562    LEDS[4]
    K14                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.355ns (64.956%)  route 0.731ns (35.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7540, routed)        0.579     0.579    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X39Y79         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.141     0.720 r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/debug_reg[2]/Q
                         net (fo=1, routed)           0.731     1.451    debug_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.214     2.665 r  debug_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.665    debug[2]
    K16                                                               r  debug[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ad4134fw_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ad4134fw_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ad4134fw_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677    11.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     8.139 f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     9.899    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.000 f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    11.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_buf_ad4134fw_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ad4134fw_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_buf_ad4134fw_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





