srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
INFO: analyzing module Memory (VERI-9002)
INFO: analyzing module vga_controller_640_60 (VERI-9002)
INFO: analyzing module disp_char (VERI-9002)
INFO: analyzing module display (VERI-9002)
INFO: analyzing module frameMem (VERI-9002)
INFO: analyzing module frameRam (VERI-9002)
INFO: analyzing module main (VERI-9002)
C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v(78): ERROR: vga is already declared (VERI-1116)
C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v(68): INFO: previous declaration of vga is from here (VERI-1967)
-- Analyzing VHDL file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/VGA_timing_controller.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity VGA_timing_controller (VHDL-1012)
INFO: analyzing architecture Behavioral of entity vga_timing_controller (VHDL-9006)
-- Analyzing VHDL file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/reset_synchronizer.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity reset_synchronizer (VHDL-1012)
INFO: analyzing architecture Behavioral of entity reset_synchronizer (VHDL-9006)
Listing tops:
VeriTop library:xil_defaultlib mod:frameMem
VeriTop library:xil_defaultlib mod:frameRam
VeriTop library:xil_defaultlib mod:main
END of tops
C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/frameMem.v(30): INFO: compiling module frameMem_default (VERI-1018)
C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/frameRam.v(23): INFO: compiling module frameRam_default (VERI-1018)
C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/main.v(23): INFO: compiling module main_default (VERI-1018)
C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v(58): WARNING: Module <blk_mem_gen_0> not found while processing module instance <frame0> (VERI-1063)
C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/Memory.v(73): WARNING: Module <blk_mem_gen_1> not found while processing module instance <frame1> (VERI-1063)
