# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files
# Or you can remove this header line to prevent this file from being overwritten

file(COPY  FBH_HBT.cir FBH_HBT_trans.cir FBH_HBT_trans.cir.res.gs FBH_HBT_trans.cir.tags tags DESTINATION ${CMAKE_CURRENT_BINARY_DIR})
if( (NOT Xyce_PARALLEL_MPI) )
  add_test(NAME ${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT.cir COMMAND ${XYCE_BINARY} FBH_HBT.cir )
  set_property(TEST ${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT.cir PROPERTY LABELS "serial;nightly;fbhhbt;verilog;adms")
  set_tests_properties(${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT.cir PROPERTIES FIXTURES_SETUP FBH_HBT.cir)
  add_test(NAME ${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT.cir.verify COMMAND ${XYCE_VERIFY} FBH_HBT.cir ${OutputDataDir}/Certification_Tests/BUG_1822/FBH_HBT.cir.prn FBH_HBT.cir.prn )
  set_tests_properties(${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT.cir.verify PROPERTIES FIXTURES_REQUIRED FBH_HBT.cir)
  set_property(TEST ${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT.cir.verify PROPERTY LABELS "serial;nightly;fbhhbt;verilog;adms")
endif()
if( (NOT Xyce_PARALLEL_MPI) )
  add_test(NAME ${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT_trans.cir COMMAND ${XYCE_BINARY} FBH_HBT_trans.cir )
  set_property(TEST ${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT_trans.cir PROPERTY LABELS "serial;nightly;fbhhbt;verilog;adms;step")
  set_tests_properties(${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT_trans.cir PROPERTIES FIXTURES_SETUP FBH_HBT_trans.cir)
  add_test(NAME ${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT_trans.cir.verify COMMAND ${XYCE_VERIFY} FBH_HBT_trans.cir ${OutputDataDir}/Certification_Tests/BUG_1822/FBH_HBT_trans.cir.prn FBH_HBT_trans.cir.prn )
  set_tests_properties(${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT_trans.cir.verify PROPERTIES FIXTURES_REQUIRED FBH_HBT_trans.cir)
  set_property(TEST ${TestNamePrefix}Certification_Tests/BUG_1822/FBH_HBT_trans.cir.verify PROPERTY LABELS "serial;nightly;fbhhbt;verilog;adms;step")
endif()
