// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _image_filter_HH_
#define _image_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "init.h"
#include "init_1.h"
#include "init_1_1.h"
#include "init_2.h"
#include "init_3.h"
#include "init_1_2.h"
#include "AXIvideo2Mat_32_1080_1920_16_s.h"
#include "Rgb2ycbcr.h"
#include "median_filter.h"
#include "median_filter_1.h"
#include "finger_counter.h"
#include "image_filter_Block_entry_proc.h"
#include "image_filter_Block_entry_proc136.h"
#include "set_color.h"
#include "Mat2AXIvideo_32_1080_1920_16_s.h"
#include "FIFO_image_filter_src_rows_V.h"
#include "FIFO_image_filter_src_rows_V_channel.h"
#include "FIFO_image_filter_src_cols_V.h"
#include "FIFO_image_filter_src_cols_V_channel.h"
#include "FIFO_image_filter_ycbcr_rows_V.h"
#include "FIFO_image_filter_ycbcr_cols_V.h"
#include "FIFO_image_filter_medianImage_rows_V.h"
#include "FIFO_image_filter_medianImage_cols_V.h"
#include "FIFO_image_filter_medianImage2_rows_V.h"
#include "FIFO_image_filter_medianImage2_cols_V.h"
#include "FIFO_image_filter_result1_rows_V.h"
#include "FIFO_image_filter_result1_cols_V.h"
#include "FIFO_image_filter_result_rows_V.h"
#include "FIFO_image_filter_result_cols_V.h"
#include "FIFO_image_filter_src_data_stream_0_V.h"
#include "FIFO_image_filter_src_data_stream_1_V.h"
#include "FIFO_image_filter_src_data_stream_2_V.h"
#include "FIFO_image_filter_ycbcr_data_stream_0_V.h"
#include "FIFO_image_filter_medianImage_data_stream_0_V.h"
#include "FIFO_image_filter_medianImage2_data_stream_0_V.h"
#include "FIFO_image_filter_result1_data_stream_0_V.h"
#include "FIFO_image_filter_ges_load1341_channel.h"
#include "FIFO_image_filter_extLd42_channel.h"
#include "FIFO_image_filter_result_data_stream_0_V.h"
#include "FIFO_image_filter_result_data_stream_1_V.h"
#include "FIFO_image_filter_result_data_stream_2_V.h"

namespace ap_rtl {

struct image_filter : public sc_module {
    // Port declarations 50
    sc_in< sc_lv<32> > input_V_data_V_dout;
    sc_in< sc_logic > input_V_data_V_empty_n;
    sc_out< sc_logic > input_V_data_V_read;
    sc_in< sc_lv<4> > input_V_keep_V_dout;
    sc_in< sc_logic > input_V_keep_V_empty_n;
    sc_out< sc_logic > input_V_keep_V_read;
    sc_in< sc_lv<4> > input_V_strb_V_dout;
    sc_in< sc_logic > input_V_strb_V_empty_n;
    sc_out< sc_logic > input_V_strb_V_read;
    sc_in< sc_lv<1> > input_V_user_V_dout;
    sc_in< sc_logic > input_V_user_V_empty_n;
    sc_out< sc_logic > input_V_user_V_read;
    sc_in< sc_lv<1> > input_V_last_V_dout;
    sc_in< sc_logic > input_V_last_V_empty_n;
    sc_out< sc_logic > input_V_last_V_read;
    sc_in< sc_lv<1> > input_V_id_V_dout;
    sc_in< sc_logic > input_V_id_V_empty_n;
    sc_out< sc_logic > input_V_id_V_read;
    sc_in< sc_lv<1> > input_V_dest_V_dout;
    sc_in< sc_logic > input_V_dest_V_empty_n;
    sc_out< sc_logic > input_V_dest_V_read;
    sc_out< sc_lv<32> > output_V_data_V_din;
    sc_in< sc_logic > output_V_data_V_full_n;
    sc_out< sc_logic > output_V_data_V_write;
    sc_out< sc_lv<4> > output_V_keep_V_din;
    sc_in< sc_logic > output_V_keep_V_full_n;
    sc_out< sc_logic > output_V_keep_V_write;
    sc_out< sc_lv<4> > output_V_strb_V_din;
    sc_in< sc_logic > output_V_strb_V_full_n;
    sc_out< sc_logic > output_V_strb_V_write;
    sc_out< sc_lv<1> > output_V_user_V_din;
    sc_in< sc_logic > output_V_user_V_full_n;
    sc_out< sc_logic > output_V_user_V_write;
    sc_out< sc_lv<1> > output_V_last_V_din;
    sc_in< sc_logic > output_V_last_V_full_n;
    sc_out< sc_logic > output_V_last_V_write;
    sc_out< sc_lv<1> > output_V_id_V_din;
    sc_in< sc_logic > output_V_id_V_full_n;
    sc_out< sc_logic > output_V_id_V_write;
    sc_out< sc_lv<1> > output_V_dest_V_din;
    sc_in< sc_logic > output_V_dest_V_full_n;
    sc_out< sc_logic > output_V_dest_V_write;
    sc_in< sc_lv<32> > rows;
    sc_in< sc_lv<32> > cols;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    image_filter(sc_module_name name);
    SC_HAS_PROCESS(image_filter);

    ~image_filter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    init* init_U0;
    init_1* init_1_U0;
    init_1_1* init_1_1_U0;
    init_2* init_2_U0;
    init_3* init_3_U0;
    init_1_2* init_1_2_U0;
    AXIvideo2Mat_32_1080_1920_16_s* AXIvideo2Mat_32_1080_1920_16_U0;
    Rgb2ycbcr* Rgb2ycbcr_U0;
    median_filter* median_filter_U0;
    median_filter_1* median_filter_1_U0;
    finger_counter* finger_counter_U0;
    image_filter_Block_entry_proc* image_filter_Block_entry_proc_U0;
    image_filter_Block_entry_proc136* image_filter_Block_entry_proc136_U0;
    set_color* set_color_U0;
    Mat2AXIvideo_32_1080_1920_16_s* Mat2AXIvideo_32_1080_1920_16_U0;
    FIFO_image_filter_src_rows_V* src_rows_V;
    FIFO_image_filter_src_rows_V_channel* src_rows_V_channel;
    FIFO_image_filter_src_cols_V* src_cols_V;
    FIFO_image_filter_src_cols_V_channel* src_cols_V_channel;
    FIFO_image_filter_ycbcr_rows_V* ycbcr_rows_V;
    FIFO_image_filter_ycbcr_cols_V* ycbcr_cols_V;
    FIFO_image_filter_medianImage_rows_V* medianImage_rows_V;
    FIFO_image_filter_medianImage_cols_V* medianImage_cols_V;
    FIFO_image_filter_medianImage2_rows_V* medianImage2_rows_V;
    FIFO_image_filter_medianImage2_cols_V* medianImage2_cols_V;
    FIFO_image_filter_result1_rows_V* result1_rows_V;
    FIFO_image_filter_result1_cols_V* result1_cols_V;
    FIFO_image_filter_result_rows_V* result_rows_V;
    FIFO_image_filter_result_cols_V* result_cols_V;
    FIFO_image_filter_src_data_stream_0_V* src_data_stream_0_V;
    FIFO_image_filter_src_data_stream_1_V* src_data_stream_1_V;
    FIFO_image_filter_src_data_stream_2_V* src_data_stream_2_V;
    FIFO_image_filter_ycbcr_data_stream_0_V* ycbcr_data_stream_0_V;
    FIFO_image_filter_medianImage_data_stream_0_V* medianImage_data_stream_0_V;
    FIFO_image_filter_medianImage2_data_stream_0_V* medianImage2_data_stream_0_V;
    FIFO_image_filter_result1_data_stream_0_V* result1_data_stream_0_V;
    FIFO_image_filter_ges_load1341_channel* ges_load1341_channel;
    FIFO_image_filter_extLd42_channel* extLd42_channel;
    FIFO_image_filter_result_data_stream_0_V* result_data_stream_0_V;
    FIFO_image_filter_result_data_stream_1_V* result_data_stream_1_V;
    FIFO_image_filter_result_data_stream_2_V* result_data_stream_2_V;
    sc_signal< sc_logic > init_U0_ap_start;
    sc_signal< sc_logic > init_U0_ap_done;
    sc_signal< sc_logic > init_U0_ap_continue;
    sc_signal< sc_logic > init_U0_ap_idle;
    sc_signal< sc_logic > init_U0_ap_ready;
    sc_signal< sc_lv<32> > init_U0_p_rows;
    sc_signal< sc_lv<32> > init_U0_p_cols;
    sc_signal< sc_lv<12> > init_U0_ap_return_0;
    sc_signal< sc_lv<12> > init_U0_ap_return_1;
    sc_signal< sc_lv<12> > init_U0_ap_return_2;
    sc_signal< sc_lv<12> > init_U0_ap_return_3;
    sc_signal< sc_logic > ap_chn_write_init_U0_src_rows_V;
    sc_signal< sc_logic > src_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_src_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_src_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_init_U0_src_rows_V_channel;
    sc_signal< sc_logic > src_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_src_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_src_rows_V_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_init_U0_src_cols_V;
    sc_signal< sc_logic > src_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_src_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_src_cols_V_full_n;
    sc_signal< sc_logic > ap_chn_write_init_U0_src_cols_V_channel;
    sc_signal< sc_logic > src_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_src_cols_V_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_src_cols_V_channel_full_n;
    sc_signal< sc_logic > init_1_U0_ap_start;
    sc_signal< sc_logic > init_1_U0_ap_done;
    sc_signal< sc_logic > init_1_U0_ap_continue;
    sc_signal< sc_logic > init_1_U0_ap_idle;
    sc_signal< sc_logic > init_1_U0_ap_ready;
    sc_signal< sc_lv<32> > init_1_U0_p_rows;
    sc_signal< sc_lv<32> > init_1_U0_p_cols;
    sc_signal< sc_lv<12> > init_1_U0_ap_return_0;
    sc_signal< sc_lv<12> > init_1_U0_ap_return_1;
    sc_signal< sc_logic > ap_chn_write_init_1_U0_ycbcr_rows_V;
    sc_signal< sc_logic > ycbcr_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_ycbcr_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_ycbcr_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_init_1_U0_ycbcr_cols_V;
    sc_signal< sc_logic > ycbcr_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_ycbcr_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_ycbcr_cols_V_full_n;
    sc_signal< sc_logic > init_1_1_U0_ap_start;
    sc_signal< sc_logic > init_1_1_U0_ap_done;
    sc_signal< sc_logic > init_1_1_U0_ap_continue;
    sc_signal< sc_logic > init_1_1_U0_ap_idle;
    sc_signal< sc_logic > init_1_1_U0_ap_ready;
    sc_signal< sc_lv<32> > init_1_1_U0_p_rows;
    sc_signal< sc_lv<32> > init_1_1_U0_p_cols;
    sc_signal< sc_lv<12> > init_1_1_U0_ap_return_0;
    sc_signal< sc_lv<12> > init_1_1_U0_ap_return_1;
    sc_signal< sc_logic > ap_chn_write_init_1_1_U0_medianImage_rows_V;
    sc_signal< sc_logic > medianImage_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_medianImage_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_medianImage_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_init_1_1_U0_medianImage_cols_V;
    sc_signal< sc_logic > medianImage_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_medianImage_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_medianImage_cols_V_full_n;
    sc_signal< sc_logic > init_2_U0_ap_start;
    sc_signal< sc_logic > init_2_U0_ap_done;
    sc_signal< sc_logic > init_2_U0_ap_continue;
    sc_signal< sc_logic > init_2_U0_ap_idle;
    sc_signal< sc_logic > init_2_U0_ap_ready;
    sc_signal< sc_lv<32> > init_2_U0_p_rows;
    sc_signal< sc_lv<32> > init_2_U0_p_cols;
    sc_signal< sc_lv<12> > init_2_U0_ap_return_0;
    sc_signal< sc_lv<12> > init_2_U0_ap_return_1;
    sc_signal< sc_logic > ap_chn_write_init_2_U0_medianImage2_rows_V;
    sc_signal< sc_logic > medianImage2_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_medianImage2_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_medianImage2_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_init_2_U0_medianImage2_cols_V;
    sc_signal< sc_logic > medianImage2_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_medianImage2_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_medianImage2_cols_V_full_n;
    sc_signal< sc_logic > init_3_U0_ap_start;
    sc_signal< sc_logic > init_3_U0_ap_done;
    sc_signal< sc_logic > init_3_U0_ap_continue;
    sc_signal< sc_logic > init_3_U0_ap_idle;
    sc_signal< sc_logic > init_3_U0_ap_ready;
    sc_signal< sc_lv<32> > init_3_U0_p_rows;
    sc_signal< sc_lv<32> > init_3_U0_p_cols;
    sc_signal< sc_lv<12> > init_3_U0_ap_return_0;
    sc_signal< sc_lv<12> > init_3_U0_ap_return_1;
    sc_signal< sc_logic > ap_chn_write_init_3_U0_result1_rows_V;
    sc_signal< sc_logic > result1_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_result1_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_result1_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_init_3_U0_result1_cols_V;
    sc_signal< sc_logic > result1_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_result1_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_result1_cols_V_full_n;
    sc_signal< sc_logic > init_1_2_U0_ap_start;
    sc_signal< sc_logic > init_1_2_U0_ap_done;
    sc_signal< sc_logic > init_1_2_U0_ap_continue;
    sc_signal< sc_logic > init_1_2_U0_ap_idle;
    sc_signal< sc_logic > init_1_2_U0_ap_ready;
    sc_signal< sc_lv<32> > init_1_2_U0_p_rows;
    sc_signal< sc_lv<32> > init_1_2_U0_p_cols;
    sc_signal< sc_lv<12> > init_1_2_U0_ap_return_0;
    sc_signal< sc_lv<12> > init_1_2_U0_ap_return_1;
    sc_signal< sc_logic > ap_chn_write_init_1_2_U0_result_rows_V;
    sc_signal< sc_logic > result_rows_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_result_rows_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_result_rows_V_full_n;
    sc_signal< sc_logic > ap_chn_write_init_1_2_U0_result_cols_V;
    sc_signal< sc_logic > result_cols_V_full_n;
    sc_signal< sc_logic > ap_reg_ready_result_cols_V_full_n;
    sc_signal< sc_logic > ap_sig_ready_result_cols_V_full_n;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_ap_ready;
    sc_signal< sc_lv<32> > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_data_V_dout;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_data_V_empty_n;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_data_V_read;
    sc_signal< sc_lv<4> > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_keep_V_dout;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_keep_V_empty_n;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_keep_V_read;
    sc_signal< sc_lv<4> > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_strb_V_dout;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_strb_V_empty_n;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_strb_V_read;
    sc_signal< sc_lv<1> > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_user_V_dout;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_user_V_empty_n;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_user_V_read;
    sc_signal< sc_lv<1> > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_last_V_dout;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_last_V_empty_n;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_last_V_read;
    sc_signal< sc_lv<1> > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_id_V_dout;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_id_V_empty_n;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_id_V_read;
    sc_signal< sc_lv<1> > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_dest_V_dout;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_dest_V_empty_n;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_dest_V_read;
    sc_signal< sc_lv<12> > AXIvideo2Mat_32_1080_1920_16_U0_img_rows_V_read;
    sc_signal< sc_lv<12> > AXIvideo2Mat_32_1080_1920_16_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_0_V_full_n;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_1_V_full_n;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_2_V_full_n;
    sc_signal< sc_logic > AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_2_V_write;
    sc_signal< sc_logic > Rgb2ycbcr_U0_ap_start;
    sc_signal< sc_logic > Rgb2ycbcr_U0_ap_done;
    sc_signal< sc_logic > Rgb2ycbcr_U0_ap_continue;
    sc_signal< sc_logic > Rgb2ycbcr_U0_ap_idle;
    sc_signal< sc_logic > Rgb2ycbcr_U0_ap_ready;
    sc_signal< sc_lv<12> > Rgb2ycbcr_U0_rgb_rows_V_read;
    sc_signal< sc_lv<12> > Rgb2ycbcr_U0_rgb_cols_V_read;
    sc_signal< sc_lv<8> > Rgb2ycbcr_U0_rgb_data_stream_0_V_dout;
    sc_signal< sc_logic > Rgb2ycbcr_U0_rgb_data_stream_0_V_empty_n;
    sc_signal< sc_logic > Rgb2ycbcr_U0_rgb_data_stream_0_V_read;
    sc_signal< sc_lv<8> > Rgb2ycbcr_U0_rgb_data_stream_1_V_dout;
    sc_signal< sc_logic > Rgb2ycbcr_U0_rgb_data_stream_1_V_empty_n;
    sc_signal< sc_logic > Rgb2ycbcr_U0_rgb_data_stream_1_V_read;
    sc_signal< sc_lv<8> > Rgb2ycbcr_U0_rgb_data_stream_2_V_dout;
    sc_signal< sc_logic > Rgb2ycbcr_U0_rgb_data_stream_2_V_empty_n;
    sc_signal< sc_logic > Rgb2ycbcr_U0_rgb_data_stream_2_V_read;
    sc_signal< sc_lv<8> > Rgb2ycbcr_U0_ycbcr_data_stream_0_V_din;
    sc_signal< sc_logic > Rgb2ycbcr_U0_ycbcr_data_stream_0_V_full_n;
    sc_signal< sc_logic > Rgb2ycbcr_U0_ycbcr_data_stream_0_V_write;
    sc_signal< sc_logic > median_filter_U0_ap_start;
    sc_signal< sc_logic > median_filter_U0_ap_done;
    sc_signal< sc_logic > median_filter_U0_ap_continue;
    sc_signal< sc_logic > median_filter_U0_ap_idle;
    sc_signal< sc_logic > median_filter_U0_ap_ready;
    sc_signal< sc_lv<12> > median_filter_U0_src_rows_V_read;
    sc_signal< sc_lv<12> > median_filter_U0_src_cols_V_read;
    sc_signal< sc_lv<8> > median_filter_U0_src_data_stream_0_V_dout;
    sc_signal< sc_logic > median_filter_U0_src_data_stream_0_V_empty_n;
    sc_signal< sc_logic > median_filter_U0_src_data_stream_0_V_read;
    sc_signal< sc_lv<8> > median_filter_U0_dst_data_stream_0_V_din;
    sc_signal< sc_logic > median_filter_U0_dst_data_stream_0_V_full_n;
    sc_signal< sc_logic > median_filter_U0_dst_data_stream_0_V_write;
    sc_signal< sc_logic > median_filter_1_U0_ap_start;
    sc_signal< sc_logic > median_filter_1_U0_ap_done;
    sc_signal< sc_logic > median_filter_1_U0_ap_continue;
    sc_signal< sc_logic > median_filter_1_U0_ap_idle;
    sc_signal< sc_logic > median_filter_1_U0_ap_ready;
    sc_signal< sc_lv<12> > median_filter_1_U0_p_read;
    sc_signal< sc_lv<12> > median_filter_1_U0_p_read1;
    sc_signal< sc_lv<8> > median_filter_1_U0_src_data_stream_0_V_dout;
    sc_signal< sc_logic > median_filter_1_U0_src_data_stream_0_V_empty_n;
    sc_signal< sc_logic > median_filter_1_U0_src_data_stream_0_V_read;
    sc_signal< sc_lv<8> > median_filter_1_U0_dst_data_stream_0_V_din;
    sc_signal< sc_logic > median_filter_1_U0_dst_data_stream_0_V_full_n;
    sc_signal< sc_logic > median_filter_1_U0_dst_data_stream_0_V_write;
    sc_signal< sc_logic > finger_counter_U0_ap_start;
    sc_signal< sc_logic > finger_counter_U0_ap_done;
    sc_signal< sc_logic > finger_counter_U0_ap_continue;
    sc_signal< sc_logic > finger_counter_U0_ap_idle;
    sc_signal< sc_logic > finger_counter_U0_ap_ready;
    sc_signal< sc_lv<12> > finger_counter_U0_src_rows_V_read;
    sc_signal< sc_lv<12> > finger_counter_U0_src_cols_V_read;
    sc_signal< sc_lv<8> > finger_counter_U0_src_data_stream_0_V_dout;
    sc_signal< sc_logic > finger_counter_U0_src_data_stream_0_V_empty_n;
    sc_signal< sc_logic > finger_counter_U0_src_data_stream_0_V_read;
    sc_signal< sc_lv<8> > finger_counter_U0_dst_data_stream_0_V_din;
    sc_signal< sc_logic > finger_counter_U0_dst_data_stream_0_V_full_n;
    sc_signal< sc_logic > finger_counter_U0_dst_data_stream_0_V_write;
    sc_signal< sc_lv<3> > finger_counter_U0_ges;
    sc_signal< sc_logic > finger_counter_U0_ges_ap_vld;
    sc_signal< sc_logic > image_filter_Block_entry_proc_U0_ap_start;
    sc_signal< sc_logic > image_filter_Block_entry_proc_U0_ap_done;
    sc_signal< sc_logic > image_filter_Block_entry_proc_U0_ap_continue;
    sc_signal< sc_logic > image_filter_Block_entry_proc_U0_ap_idle;
    sc_signal< sc_logic > image_filter_Block_entry_proc_U0_ap_ready;
    sc_signal< sc_lv<3> > image_filter_Block_entry_proc_U0_return_r;
    sc_signal< sc_logic > image_filter_Block_entry_proc_U0_return_r_ap_vld;
    sc_signal< sc_lv<3> > image_filter_Block_entry_proc_U0_ges;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_entry_proc_U0_ges_load1341_channel;
    sc_signal< sc_logic > ges_load1341_channel_full_n;
    sc_signal< sc_logic > image_filter_Block_entry_proc136_U0_ap_start;
    sc_signal< sc_logic > image_filter_Block_entry_proc136_U0_ap_done;
    sc_signal< sc_logic > image_filter_Block_entry_proc136_U0_ap_continue;
    sc_signal< sc_logic > image_filter_Block_entry_proc136_U0_ap_idle;
    sc_signal< sc_logic > image_filter_Block_entry_proc136_U0_ap_ready;
    sc_signal< sc_lv<3> > image_filter_Block_entry_proc136_U0_return_r;
    sc_signal< sc_logic > image_filter_Block_entry_proc136_U0_return_r_ap_vld;
    sc_signal< sc_lv<3> > image_filter_Block_entry_proc136_U0_ges_load1341;
    sc_signal< sc_logic > ap_chn_write_image_filter_Block_entry_proc136_U0_extLd42_channel;
    sc_signal< sc_logic > extLd42_channel_full_n;
    sc_signal< sc_logic > set_color_U0_ap_start;
    sc_signal< sc_logic > set_color_U0_ap_done;
    sc_signal< sc_logic > set_color_U0_ap_continue;
    sc_signal< sc_logic > set_color_U0_ap_idle;
    sc_signal< sc_logic > set_color_U0_ap_ready;
    sc_signal< sc_lv<12> > set_color_U0_src_rows_V_read;
    sc_signal< sc_lv<12> > set_color_U0_src_cols_V_read;
    sc_signal< sc_lv<8> > set_color_U0_src_data_stream_0_V_dout;
    sc_signal< sc_logic > set_color_U0_src_data_stream_0_V_empty_n;
    sc_signal< sc_logic > set_color_U0_src_data_stream_0_V_read;
    sc_signal< sc_lv<8> > set_color_U0_dst_data_stream_0_V_din;
    sc_signal< sc_logic > set_color_U0_dst_data_stream_0_V_full_n;
    sc_signal< sc_logic > set_color_U0_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > set_color_U0_dst_data_stream_1_V_din;
    sc_signal< sc_logic > set_color_U0_dst_data_stream_1_V_full_n;
    sc_signal< sc_logic > set_color_U0_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > set_color_U0_dst_data_stream_2_V_din;
    sc_signal< sc_logic > set_color_U0_dst_data_stream_2_V_full_n;
    sc_signal< sc_logic > set_color_U0_dst_data_stream_2_V_write;
    sc_signal< sc_lv<3> > set_color_U0_ges;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_ap_start;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_ap_done;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_ap_continue;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_ap_idle;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_ap_ready;
    sc_signal< sc_lv<12> > Mat2AXIvideo_32_1080_1920_16_U0_img_rows_V_read;
    sc_signal< sc_lv<12> > Mat2AXIvideo_32_1080_1920_16_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_0_V_dout;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_0_V_empty_n;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_0_V_read;
    sc_signal< sc_lv<8> > Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_1_V_dout;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_1_V_empty_n;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_1_V_read;
    sc_signal< sc_lv<8> > Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_2_V_dout;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_2_V_empty_n;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_2_V_read;
    sc_signal< sc_lv<32> > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_data_V_din;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_data_V_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_data_V_write;
    sc_signal< sc_lv<4> > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_keep_V_din;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_keep_V_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_keep_V_write;
    sc_signal< sc_lv<4> > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_strb_V_din;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_strb_V_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_strb_V_write;
    sc_signal< sc_lv<1> > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_user_V_din;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_user_V_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_user_V_write;
    sc_signal< sc_lv<1> > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_last_V_din;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_last_V_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_last_V_write;
    sc_signal< sc_lv<1> > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_id_V_din;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_id_V_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_id_V_write;
    sc_signal< sc_lv<1> > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_dest_V_din;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_dest_V_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_dest_V_write;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > src_rows_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > src_rows_V_din;
    sc_signal< sc_logic > src_rows_V_write;
    sc_signal< sc_lv<12> > src_rows_V_dout;
    sc_signal< sc_logic > src_rows_V_empty_n;
    sc_signal< sc_logic > src_rows_V_read;
    sc_signal< sc_logic > src_rows_V_channel_ap_dummy_ce;
    sc_signal< sc_lv<12> > src_rows_V_channel_din;
    sc_signal< sc_logic > src_rows_V_channel_write;
    sc_signal< sc_lv<12> > src_rows_V_channel_dout;
    sc_signal< sc_logic > src_rows_V_channel_empty_n;
    sc_signal< sc_logic > src_rows_V_channel_read;
    sc_signal< sc_logic > src_cols_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > src_cols_V_din;
    sc_signal< sc_logic > src_cols_V_write;
    sc_signal< sc_lv<12> > src_cols_V_dout;
    sc_signal< sc_logic > src_cols_V_empty_n;
    sc_signal< sc_logic > src_cols_V_read;
    sc_signal< sc_logic > src_cols_V_channel_ap_dummy_ce;
    sc_signal< sc_lv<12> > src_cols_V_channel_din;
    sc_signal< sc_logic > src_cols_V_channel_write;
    sc_signal< sc_lv<12> > src_cols_V_channel_dout;
    sc_signal< sc_logic > src_cols_V_channel_empty_n;
    sc_signal< sc_logic > src_cols_V_channel_read;
    sc_signal< sc_logic > ycbcr_rows_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > ycbcr_rows_V_din;
    sc_signal< sc_logic > ycbcr_rows_V_write;
    sc_signal< sc_lv<12> > ycbcr_rows_V_dout;
    sc_signal< sc_logic > ycbcr_rows_V_empty_n;
    sc_signal< sc_logic > ycbcr_rows_V_read;
    sc_signal< sc_logic > ycbcr_cols_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > ycbcr_cols_V_din;
    sc_signal< sc_logic > ycbcr_cols_V_write;
    sc_signal< sc_lv<12> > ycbcr_cols_V_dout;
    sc_signal< sc_logic > ycbcr_cols_V_empty_n;
    sc_signal< sc_logic > ycbcr_cols_V_read;
    sc_signal< sc_logic > medianImage_rows_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > medianImage_rows_V_din;
    sc_signal< sc_logic > medianImage_rows_V_write;
    sc_signal< sc_lv<12> > medianImage_rows_V_dout;
    sc_signal< sc_logic > medianImage_rows_V_empty_n;
    sc_signal< sc_logic > medianImage_rows_V_read;
    sc_signal< sc_logic > medianImage_cols_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > medianImage_cols_V_din;
    sc_signal< sc_logic > medianImage_cols_V_write;
    sc_signal< sc_lv<12> > medianImage_cols_V_dout;
    sc_signal< sc_logic > medianImage_cols_V_empty_n;
    sc_signal< sc_logic > medianImage_cols_V_read;
    sc_signal< sc_logic > medianImage2_rows_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > medianImage2_rows_V_din;
    sc_signal< sc_logic > medianImage2_rows_V_write;
    sc_signal< sc_lv<12> > medianImage2_rows_V_dout;
    sc_signal< sc_logic > medianImage2_rows_V_empty_n;
    sc_signal< sc_logic > medianImage2_rows_V_read;
    sc_signal< sc_logic > medianImage2_cols_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > medianImage2_cols_V_din;
    sc_signal< sc_logic > medianImage2_cols_V_write;
    sc_signal< sc_lv<12> > medianImage2_cols_V_dout;
    sc_signal< sc_logic > medianImage2_cols_V_empty_n;
    sc_signal< sc_logic > medianImage2_cols_V_read;
    sc_signal< sc_logic > result1_rows_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > result1_rows_V_din;
    sc_signal< sc_logic > result1_rows_V_write;
    sc_signal< sc_lv<12> > result1_rows_V_dout;
    sc_signal< sc_logic > result1_rows_V_empty_n;
    sc_signal< sc_logic > result1_rows_V_read;
    sc_signal< sc_logic > result1_cols_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > result1_cols_V_din;
    sc_signal< sc_logic > result1_cols_V_write;
    sc_signal< sc_lv<12> > result1_cols_V_dout;
    sc_signal< sc_logic > result1_cols_V_empty_n;
    sc_signal< sc_logic > result1_cols_V_read;
    sc_signal< sc_logic > result_rows_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > result_rows_V_din;
    sc_signal< sc_logic > result_rows_V_write;
    sc_signal< sc_lv<12> > result_rows_V_dout;
    sc_signal< sc_logic > result_rows_V_empty_n;
    sc_signal< sc_logic > result_rows_V_read;
    sc_signal< sc_logic > result_cols_V_ap_dummy_ce;
    sc_signal< sc_lv<12> > result_cols_V_din;
    sc_signal< sc_logic > result_cols_V_write;
    sc_signal< sc_lv<12> > result_cols_V_dout;
    sc_signal< sc_logic > result_cols_V_empty_n;
    sc_signal< sc_logic > result_cols_V_read;
    sc_signal< sc_logic > src_data_stream_0_V_ap_dummy_ce;
    sc_signal< sc_lv<8> > src_data_stream_0_V_din;
    sc_signal< sc_logic > src_data_stream_0_V_full_n;
    sc_signal< sc_logic > src_data_stream_0_V_write;
    sc_signal< sc_lv<8> > src_data_stream_0_V_dout;
    sc_signal< sc_logic > src_data_stream_0_V_empty_n;
    sc_signal< sc_logic > src_data_stream_0_V_read;
    sc_signal< sc_logic > src_data_stream_1_V_ap_dummy_ce;
    sc_signal< sc_lv<8> > src_data_stream_1_V_din;
    sc_signal< sc_logic > src_data_stream_1_V_full_n;
    sc_signal< sc_logic > src_data_stream_1_V_write;
    sc_signal< sc_lv<8> > src_data_stream_1_V_dout;
    sc_signal< sc_logic > src_data_stream_1_V_empty_n;
    sc_signal< sc_logic > src_data_stream_1_V_read;
    sc_signal< sc_logic > src_data_stream_2_V_ap_dummy_ce;
    sc_signal< sc_lv<8> > src_data_stream_2_V_din;
    sc_signal< sc_logic > src_data_stream_2_V_full_n;
    sc_signal< sc_logic > src_data_stream_2_V_write;
    sc_signal< sc_lv<8> > src_data_stream_2_V_dout;
    sc_signal< sc_logic > src_data_stream_2_V_empty_n;
    sc_signal< sc_logic > src_data_stream_2_V_read;
    sc_signal< sc_logic > ycbcr_data_stream_0_V_ap_dummy_ce;
    sc_signal< sc_lv<8> > ycbcr_data_stream_0_V_din;
    sc_signal< sc_logic > ycbcr_data_stream_0_V_full_n;
    sc_signal< sc_logic > ycbcr_data_stream_0_V_write;
    sc_signal< sc_lv<8> > ycbcr_data_stream_0_V_dout;
    sc_signal< sc_logic > ycbcr_data_stream_0_V_empty_n;
    sc_signal< sc_logic > ycbcr_data_stream_0_V_read;
    sc_signal< sc_logic > medianImage_data_stream_0_V_ap_dummy_ce;
    sc_signal< sc_lv<8> > medianImage_data_stream_0_V_din;
    sc_signal< sc_logic > medianImage_data_stream_0_V_full_n;
    sc_signal< sc_logic > medianImage_data_stream_0_V_write;
    sc_signal< sc_lv<8> > medianImage_data_stream_0_V_dout;
    sc_signal< sc_logic > medianImage_data_stream_0_V_empty_n;
    sc_signal< sc_logic > medianImage_data_stream_0_V_read;
    sc_signal< sc_logic > medianImage2_data_stream_0_V_ap_dummy_ce;
    sc_signal< sc_lv<8> > medianImage2_data_stream_0_V_din;
    sc_signal< sc_logic > medianImage2_data_stream_0_V_full_n;
    sc_signal< sc_logic > medianImage2_data_stream_0_V_write;
    sc_signal< sc_lv<8> > medianImage2_data_stream_0_V_dout;
    sc_signal< sc_logic > medianImage2_data_stream_0_V_empty_n;
    sc_signal< sc_logic > medianImage2_data_stream_0_V_read;
    sc_signal< sc_logic > result1_data_stream_0_V_ap_dummy_ce;
    sc_signal< sc_lv<8> > result1_data_stream_0_V_din;
    sc_signal< sc_logic > result1_data_stream_0_V_full_n;
    sc_signal< sc_logic > result1_data_stream_0_V_write;
    sc_signal< sc_lv<8> > result1_data_stream_0_V_dout;
    sc_signal< sc_logic > result1_data_stream_0_V_empty_n;
    sc_signal< sc_logic > result1_data_stream_0_V_read;
    sc_signal< sc_logic > ges_load1341_channel_ap_dummy_ce;
    sc_signal< sc_lv<3> > ges_load1341_channel_din;
    sc_signal< sc_logic > ges_load1341_channel_write;
    sc_signal< sc_lv<3> > ges_load1341_channel_dout;
    sc_signal< sc_logic > ges_load1341_channel_empty_n;
    sc_signal< sc_logic > ges_load1341_channel_read;
    sc_signal< sc_logic > extLd42_channel_ap_dummy_ce;
    sc_signal< sc_lv<3> > extLd42_channel_din;
    sc_signal< sc_logic > extLd42_channel_write;
    sc_signal< sc_lv<3> > extLd42_channel_dout;
    sc_signal< sc_logic > extLd42_channel_empty_n;
    sc_signal< sc_logic > extLd42_channel_read;
    sc_signal< sc_logic > result_data_stream_0_V_ap_dummy_ce;
    sc_signal< sc_lv<8> > result_data_stream_0_V_din;
    sc_signal< sc_logic > result_data_stream_0_V_full_n;
    sc_signal< sc_logic > result_data_stream_0_V_write;
    sc_signal< sc_lv<8> > result_data_stream_0_V_dout;
    sc_signal< sc_logic > result_data_stream_0_V_empty_n;
    sc_signal< sc_logic > result_data_stream_0_V_read;
    sc_signal< sc_logic > result_data_stream_1_V_ap_dummy_ce;
    sc_signal< sc_lv<8> > result_data_stream_1_V_din;
    sc_signal< sc_logic > result_data_stream_1_V_full_n;
    sc_signal< sc_logic > result_data_stream_1_V_write;
    sc_signal< sc_lv<8> > result_data_stream_1_V_dout;
    sc_signal< sc_logic > result_data_stream_1_V_empty_n;
    sc_signal< sc_logic > result_data_stream_1_V_read;
    sc_signal< sc_logic > result_data_stream_2_V_ap_dummy_ce;
    sc_signal< sc_lv<8> > result_data_stream_2_V_din;
    sc_signal< sc_logic > result_data_stream_2_V_full_n;
    sc_signal< sc_logic > result_data_stream_2_V_write;
    sc_signal< sc_lv<8> > result_data_stream_2_V_dout;
    sc_signal< sc_logic > result_data_stream_2_V_empty_n;
    sc_signal< sc_logic > result_data_stream_2_V_read;
    sc_signal< sc_logic > ap_reg_procdone_init_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_reg_procdone_init_1_U0;
    sc_signal< sc_logic > ap_reg_procdone_init_1_1_U0;
    sc_signal< sc_logic > ap_reg_procdone_init_2_U0;
    sc_signal< sc_logic > ap_reg_procdone_init_3_U0;
    sc_signal< sc_logic > ap_reg_procdone_init_1_2_U0;
    sc_signal< sc_logic > ap_reg_procdone_AXIvideo2Mat_32_1080_1920_16_U0;
    sc_signal< sc_logic > ap_reg_procdone_Rgb2ycbcr_U0;
    sc_signal< sc_logic > ap_reg_procdone_median_filter_U0;
    sc_signal< sc_logic > ap_reg_procdone_median_filter_1_U0;
    sc_signal< sc_logic > ap_reg_procdone_finger_counter_U0;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_Block_entry_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_image_filter_Block_entry_proc136_U0;
    sc_signal< sc_logic > ap_reg_procdone_set_color_U0;
    sc_signal< sc_logic > ap_reg_procdone_Mat2AXIvideo_32_1080_1920_16_U0;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    sc_signal< sc_logic > ap_reg_ready_init_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_init_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_init_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_init_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_init_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_init_1_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_init_1_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_init_1_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_init_1_1_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_init_2_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_init_2_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_init_2_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_init_3_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_init_3_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_init_3_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_init_1_2_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_init_1_2_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_init_1_2_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_AXIvideo2Mat_32_1080_1920_16_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_AXIvideo2Mat_32_1080_1920_16_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_AXIvideo2Mat_32_1080_1920_16_U0_ap_start;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_1;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_data_V_dout();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_data_V_empty_n();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_dest_V_dout();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_dest_V_empty_n();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_id_V_dout();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_id_V_empty_n();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_keep_V_dout();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_keep_V_empty_n();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_last_V_dout();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_last_V_empty_n();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_strb_V_dout();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_strb_V_empty_n();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_user_V_dout();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_AXI_video_strm_V_user_V_empty_n();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_ap_continue();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_ap_start();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_img_cols_V_read();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_0_V_full_n();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_1_V_full_n();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_img_data_stream_2_V_full_n();
    void thread_AXIvideo2Mat_32_1080_1920_16_U0_img_rows_V_read();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_data_V_full_n();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_dest_V_full_n();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_id_V_full_n();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_keep_V_full_n();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_last_V_full_n();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_strb_V_full_n();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_AXI_video_strm_V_user_V_full_n();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_ap_continue();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_ap_start();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_img_cols_V_read();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_0_V_dout();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_0_V_empty_n();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_1_V_dout();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_1_V_empty_n();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_2_V_dout();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_img_data_stream_2_V_empty_n();
    void thread_Mat2AXIvideo_32_1080_1920_16_U0_img_rows_V_read();
    void thread_Rgb2ycbcr_U0_ap_continue();
    void thread_Rgb2ycbcr_U0_ap_start();
    void thread_Rgb2ycbcr_U0_rgb_cols_V_read();
    void thread_Rgb2ycbcr_U0_rgb_data_stream_0_V_dout();
    void thread_Rgb2ycbcr_U0_rgb_data_stream_0_V_empty_n();
    void thread_Rgb2ycbcr_U0_rgb_data_stream_1_V_dout();
    void thread_Rgb2ycbcr_U0_rgb_data_stream_1_V_empty_n();
    void thread_Rgb2ycbcr_U0_rgb_data_stream_2_V_dout();
    void thread_Rgb2ycbcr_U0_rgb_data_stream_2_V_empty_n();
    void thread_Rgb2ycbcr_U0_rgb_rows_V_read();
    void thread_Rgb2ycbcr_U0_ycbcr_data_stream_0_V_full_n();
    void thread_ap_chn_write_image_filter_Block_entry_proc136_U0_extLd42_channel();
    void thread_ap_chn_write_image_filter_Block_entry_proc_U0_ges_load1341_channel();
    void thread_ap_chn_write_init_1_1_U0_medianImage_cols_V();
    void thread_ap_chn_write_init_1_1_U0_medianImage_rows_V();
    void thread_ap_chn_write_init_1_2_U0_result_cols_V();
    void thread_ap_chn_write_init_1_2_U0_result_rows_V();
    void thread_ap_chn_write_init_1_U0_ycbcr_cols_V();
    void thread_ap_chn_write_init_1_U0_ycbcr_rows_V();
    void thread_ap_chn_write_init_2_U0_medianImage2_cols_V();
    void thread_ap_chn_write_init_2_U0_medianImage2_rows_V();
    void thread_ap_chn_write_init_3_U0_result1_cols_V();
    void thread_ap_chn_write_init_3_U0_result1_rows_V();
    void thread_ap_chn_write_init_U0_src_cols_V();
    void thread_ap_chn_write_init_U0_src_cols_V_channel();
    void thread_ap_chn_write_init_U0_src_rows_V();
    void thread_ap_chn_write_init_U0_src_rows_V_channel();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_ready_AXIvideo2Mat_32_1080_1920_16_U0_ap_ready();
    void thread_ap_sig_ready_init_1_1_U0_ap_ready();
    void thread_ap_sig_ready_init_1_2_U0_ap_ready();
    void thread_ap_sig_ready_init_1_U0_ap_ready();
    void thread_ap_sig_ready_init_2_U0_ap_ready();
    void thread_ap_sig_ready_init_3_U0_ap_ready();
    void thread_ap_sig_ready_init_U0_ap_ready();
    void thread_ap_sig_ready_medianImage2_cols_V_full_n();
    void thread_ap_sig_ready_medianImage2_rows_V_full_n();
    void thread_ap_sig_ready_medianImage_cols_V_full_n();
    void thread_ap_sig_ready_medianImage_rows_V_full_n();
    void thread_ap_sig_ready_result1_cols_V_full_n();
    void thread_ap_sig_ready_result1_rows_V_full_n();
    void thread_ap_sig_ready_result_cols_V_full_n();
    void thread_ap_sig_ready_result_rows_V_full_n();
    void thread_ap_sig_ready_src_cols_V_channel_full_n();
    void thread_ap_sig_ready_src_cols_V_full_n();
    void thread_ap_sig_ready_src_rows_V_channel_full_n();
    void thread_ap_sig_ready_src_rows_V_full_n();
    void thread_ap_sig_ready_ycbcr_cols_V_full_n();
    void thread_ap_sig_ready_ycbcr_rows_V_full_n();
    void thread_ap_sig_start_in_AXIvideo2Mat_32_1080_1920_16_U0_ap_start();
    void thread_ap_sig_start_in_init_1_1_U0_ap_start();
    void thread_ap_sig_start_in_init_1_2_U0_ap_start();
    void thread_ap_sig_start_in_init_1_U0_ap_start();
    void thread_ap_sig_start_in_init_2_U0_ap_start();
    void thread_ap_sig_start_in_init_3_U0_ap_start();
    void thread_ap_sig_start_in_init_U0_ap_start();
    void thread_ap_sig_top_allready();
    void thread_extLd42_channel_ap_dummy_ce();
    void thread_extLd42_channel_din();
    void thread_extLd42_channel_read();
    void thread_extLd42_channel_write();
    void thread_finger_counter_U0_ap_continue();
    void thread_finger_counter_U0_ap_start();
    void thread_finger_counter_U0_dst_data_stream_0_V_full_n();
    void thread_finger_counter_U0_src_cols_V_read();
    void thread_finger_counter_U0_src_data_stream_0_V_dout();
    void thread_finger_counter_U0_src_data_stream_0_V_empty_n();
    void thread_finger_counter_U0_src_rows_V_read();
    void thread_ges_load1341_channel_ap_dummy_ce();
    void thread_ges_load1341_channel_din();
    void thread_ges_load1341_channel_read();
    void thread_ges_load1341_channel_write();
    void thread_image_filter_Block_entry_proc136_U0_ap_continue();
    void thread_image_filter_Block_entry_proc136_U0_ap_start();
    void thread_image_filter_Block_entry_proc136_U0_ges_load1341();
    void thread_image_filter_Block_entry_proc_U0_ap_continue();
    void thread_image_filter_Block_entry_proc_U0_ap_start();
    void thread_init_1_1_U0_ap_continue();
    void thread_init_1_1_U0_ap_start();
    void thread_init_1_1_U0_p_cols();
    void thread_init_1_1_U0_p_rows();
    void thread_init_1_2_U0_ap_continue();
    void thread_init_1_2_U0_ap_start();
    void thread_init_1_2_U0_p_cols();
    void thread_init_1_2_U0_p_rows();
    void thread_init_1_U0_ap_continue();
    void thread_init_1_U0_ap_start();
    void thread_init_1_U0_p_cols();
    void thread_init_1_U0_p_rows();
    void thread_init_2_U0_ap_continue();
    void thread_init_2_U0_ap_start();
    void thread_init_2_U0_p_cols();
    void thread_init_2_U0_p_rows();
    void thread_init_3_U0_ap_continue();
    void thread_init_3_U0_ap_start();
    void thread_init_3_U0_p_cols();
    void thread_init_3_U0_p_rows();
    void thread_init_U0_ap_continue();
    void thread_init_U0_ap_start();
    void thread_init_U0_p_cols();
    void thread_init_U0_p_rows();
    void thread_input_V_data_V_read();
    void thread_input_V_dest_V_read();
    void thread_input_V_id_V_read();
    void thread_input_V_keep_V_read();
    void thread_input_V_last_V_read();
    void thread_input_V_strb_V_read();
    void thread_input_V_user_V_read();
    void thread_medianImage2_cols_V_ap_dummy_ce();
    void thread_medianImage2_cols_V_din();
    void thread_medianImage2_cols_V_read();
    void thread_medianImage2_cols_V_write();
    void thread_medianImage2_data_stream_0_V_ap_dummy_ce();
    void thread_medianImage2_data_stream_0_V_din();
    void thread_medianImage2_data_stream_0_V_read();
    void thread_medianImage2_data_stream_0_V_write();
    void thread_medianImage2_rows_V_ap_dummy_ce();
    void thread_medianImage2_rows_V_din();
    void thread_medianImage2_rows_V_read();
    void thread_medianImage2_rows_V_write();
    void thread_medianImage_cols_V_ap_dummy_ce();
    void thread_medianImage_cols_V_din();
    void thread_medianImage_cols_V_read();
    void thread_medianImage_cols_V_write();
    void thread_medianImage_data_stream_0_V_ap_dummy_ce();
    void thread_medianImage_data_stream_0_V_din();
    void thread_medianImage_data_stream_0_V_read();
    void thread_medianImage_data_stream_0_V_write();
    void thread_medianImage_rows_V_ap_dummy_ce();
    void thread_medianImage_rows_V_din();
    void thread_medianImage_rows_V_read();
    void thread_medianImage_rows_V_write();
    void thread_median_filter_1_U0_ap_continue();
    void thread_median_filter_1_U0_ap_start();
    void thread_median_filter_1_U0_dst_data_stream_0_V_full_n();
    void thread_median_filter_1_U0_p_read();
    void thread_median_filter_1_U0_p_read1();
    void thread_median_filter_1_U0_src_data_stream_0_V_dout();
    void thread_median_filter_1_U0_src_data_stream_0_V_empty_n();
    void thread_median_filter_U0_ap_continue();
    void thread_median_filter_U0_ap_start();
    void thread_median_filter_U0_dst_data_stream_0_V_full_n();
    void thread_median_filter_U0_src_cols_V_read();
    void thread_median_filter_U0_src_data_stream_0_V_dout();
    void thread_median_filter_U0_src_data_stream_0_V_empty_n();
    void thread_median_filter_U0_src_rows_V_read();
    void thread_output_V_data_V_din();
    void thread_output_V_data_V_write();
    void thread_output_V_dest_V_din();
    void thread_output_V_dest_V_write();
    void thread_output_V_id_V_din();
    void thread_output_V_id_V_write();
    void thread_output_V_keep_V_din();
    void thread_output_V_keep_V_write();
    void thread_output_V_last_V_din();
    void thread_output_V_last_V_write();
    void thread_output_V_strb_V_din();
    void thread_output_V_strb_V_write();
    void thread_output_V_user_V_din();
    void thread_output_V_user_V_write();
    void thread_result1_cols_V_ap_dummy_ce();
    void thread_result1_cols_V_din();
    void thread_result1_cols_V_read();
    void thread_result1_cols_V_write();
    void thread_result1_data_stream_0_V_ap_dummy_ce();
    void thread_result1_data_stream_0_V_din();
    void thread_result1_data_stream_0_V_read();
    void thread_result1_data_stream_0_V_write();
    void thread_result1_rows_V_ap_dummy_ce();
    void thread_result1_rows_V_din();
    void thread_result1_rows_V_read();
    void thread_result1_rows_V_write();
    void thread_result_cols_V_ap_dummy_ce();
    void thread_result_cols_V_din();
    void thread_result_cols_V_read();
    void thread_result_cols_V_write();
    void thread_result_data_stream_0_V_ap_dummy_ce();
    void thread_result_data_stream_0_V_din();
    void thread_result_data_stream_0_V_read();
    void thread_result_data_stream_0_V_write();
    void thread_result_data_stream_1_V_ap_dummy_ce();
    void thread_result_data_stream_1_V_din();
    void thread_result_data_stream_1_V_read();
    void thread_result_data_stream_1_V_write();
    void thread_result_data_stream_2_V_ap_dummy_ce();
    void thread_result_data_stream_2_V_din();
    void thread_result_data_stream_2_V_read();
    void thread_result_data_stream_2_V_write();
    void thread_result_rows_V_ap_dummy_ce();
    void thread_result_rows_V_din();
    void thread_result_rows_V_read();
    void thread_result_rows_V_write();
    void thread_set_color_U0_ap_continue();
    void thread_set_color_U0_ap_start();
    void thread_set_color_U0_dst_data_stream_0_V_full_n();
    void thread_set_color_U0_dst_data_stream_1_V_full_n();
    void thread_set_color_U0_dst_data_stream_2_V_full_n();
    void thread_set_color_U0_ges();
    void thread_set_color_U0_src_cols_V_read();
    void thread_set_color_U0_src_data_stream_0_V_dout();
    void thread_set_color_U0_src_data_stream_0_V_empty_n();
    void thread_set_color_U0_src_rows_V_read();
    void thread_src_cols_V_ap_dummy_ce();
    void thread_src_cols_V_channel_ap_dummy_ce();
    void thread_src_cols_V_channel_din();
    void thread_src_cols_V_channel_read();
    void thread_src_cols_V_channel_write();
    void thread_src_cols_V_din();
    void thread_src_cols_V_read();
    void thread_src_cols_V_write();
    void thread_src_data_stream_0_V_ap_dummy_ce();
    void thread_src_data_stream_0_V_din();
    void thread_src_data_stream_0_V_read();
    void thread_src_data_stream_0_V_write();
    void thread_src_data_stream_1_V_ap_dummy_ce();
    void thread_src_data_stream_1_V_din();
    void thread_src_data_stream_1_V_read();
    void thread_src_data_stream_1_V_write();
    void thread_src_data_stream_2_V_ap_dummy_ce();
    void thread_src_data_stream_2_V_din();
    void thread_src_data_stream_2_V_read();
    void thread_src_data_stream_2_V_write();
    void thread_src_rows_V_ap_dummy_ce();
    void thread_src_rows_V_channel_ap_dummy_ce();
    void thread_src_rows_V_channel_din();
    void thread_src_rows_V_channel_read();
    void thread_src_rows_V_channel_write();
    void thread_src_rows_V_din();
    void thread_src_rows_V_read();
    void thread_src_rows_V_write();
    void thread_ycbcr_cols_V_ap_dummy_ce();
    void thread_ycbcr_cols_V_din();
    void thread_ycbcr_cols_V_read();
    void thread_ycbcr_cols_V_write();
    void thread_ycbcr_data_stream_0_V_ap_dummy_ce();
    void thread_ycbcr_data_stream_0_V_din();
    void thread_ycbcr_data_stream_0_V_read();
    void thread_ycbcr_data_stream_0_V_write();
    void thread_ycbcr_rows_V_ap_dummy_ce();
    void thread_ycbcr_rows_V_din();
    void thread_ycbcr_rows_V_read();
    void thread_ycbcr_rows_V_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
