$date
	Fri May 09 05:11:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem3_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & E $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
1!
$end
#1
1&
#2
1%
0&
#3
1&
#4
1$
0%
0&
#5
0!
1&
#6
1!
1%
0&
#7
0!
1&
#8
0!
1#
0$
0%
0&
#9
1&
#10
1%
0&
#11
1&
#12
1!
1$
0%
0&
#13
1&
#14
1%
0&
#15
1&
#16
0!
1"
0#
0$
0%
0&
#17
1&
#18
1!
1%
0&
#19
1&
#20
0!
1$
0%
0&
#21
1&
#22
1!
1%
0&
#23
0!
1&
#24
0!
1#
0$
0%
0&
#25
1&
#26
1!
1%
0&
#27
1&
#28
0!
1$
0%
0&
#29
1&
#30
1!
1%
0&
#31
1&
