m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim
valu
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1539043398
!i10b 1
!s100 49f0LIC3^^8>U3ZWlD;zo0
IDXbXk`lO;FDl8imhD@B8P1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
R0
Z4 w1539029950
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv
L0 3
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1539043398.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6
Z9 tCvgOpt 0
vdatapath
R1
R2
!i10b 1
!s100 :fLD7F@K=l`i7fa<g=HLL1
I5dIhDAD9J_:D3A<F?dPI@0
R3
!s105 datapath_sv_unit
S1
R0
R4
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv|
!i113 1
R7
R8
R9
vfour_mux
R1
R2
!i10b 1
!s100 icMM3nbeQJ:U>0P2HKfW@1
I096SID4RzZb`DPZLbO`L`0
R3
Z10 !s105 multiplexer_sv_unit
S1
R0
Z11 w1539029951
Z12 8C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
Z13 FC:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv
Z14 L0 14
R5
r1
!s85 0
31
R6
Z15 !s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv|
Z16 !s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv|
!i113 1
R7
R8
R9
vHexDriver
R1
R2
!i10b 1
!s100 ^DddjRd7Wla]U<SlP;mT@0
I76ID]>1NeKA<7aKV94d7Q0
R3
!s105 HexDriver_sv_unit
S1
R0
Z17 w1537217010
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv|
!i113 1
R7
R8
R9
n@hex@driver
vinternal_register
R1
Z18 !s110 1539043397
!i10b 1
!s100 Ca<gA5L_eZ5jg0QQXP_5C3
I^MzSFV>cXLlIW[oZdPX`F3
R3
!s105 internal_register_sv_unit
S1
R0
w1538620206
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
L0 5
R5
r1
!s85 0
31
Z19 !s108 1539043397.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv|
!i113 1
R7
R8
R9
vISDU
R1
R18
!i10b 1
!s100 @HL]UHCzTn[ELZ3cAGA?_3
Ia72fXcUka[A7dGhA5DG2d2
R3
!s105 ISDU_sv_unit
S1
R0
w1539041161
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv
Z20 L0 19
R5
r1
!s85 0
31
R19
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv|
!i113 1
R7
R8
R9
n@i@s@d@u
vlab6_toplevel
R1
Z21 !s110 1539043399
!i10b 1
!s100 ?kcESmZEHHOPkJBkNFeG83
I2b5<EI9Eac8PF6=GJ;OW10
R3
!s105 lab6_toplevel_sv_unit
S1
R0
w1538767319
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv
L0 10
R5
r1
!s85 0
31
Z22 !s108 1539043399.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv|
!i113 1
R7
R8
R9
vMem2IO
R1
R18
!i10b 1
!s100 d<=A`]_5?F8Tz<i9:]04<3
IB@RUamMKdW:c^^k;FAG942
R3
!s105 Mem2IO_sv_unit
S1
R0
Z23 w1538509082
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv
Z24 L0 16
R5
r1
!s85 0
31
R19
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv|
!i113 1
R7
R8
R9
n@mem2@i@o
Xmemory_contents_sv_unit
R1
Z25 DXx4 work 6 SLC3_2 0 22 6Cg15M`6O<F7jdf]?:F;n3
VH6ncVgJYa36M=Z<75zhe43
r1
!s85 0
31
!i10b 1
!s100 c2m7WKcaV<L[XVf`30RGj3
IH6ncVgJYa36M=Z<75zhe43
!i103 1
S1
R0
Z26 w1539034643
Z27 8C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv
Z28 FC:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv
R14
R5
R6
Z29 !s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv|
Z30 !s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv|
!i113 1
R7
R8
R9
vmemory_parser
R1
R25
DXx4 work 23 memory_contents_sv_unit 0 22 H6ncVgJYa36M=Z<75zhe43
R3
r1
!s85 0
31
!i10b 1
!s100 744B[g>P4=Q9zVQXU8>HF2
I_dZXe6NS@9:zhIM@FQ>QE2
!s105 memory_contents_sv_unit
S1
R0
R26
R27
R28
R24
R5
R6
R29
R30
!i113 1
R7
R8
R9
vNZPlogic
R1
R2
!i10b 1
!s100 h]QiJ7IzSVFR2PSMFO^Y^1
I`dI7<>L6C[aPAAj8F93eN2
R3
!s105 NZPlogic_sv_unit
S1
R0
w1538767161
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv|
!i113 1
R7
R8
R9
n@n@z@plogic
vregisterFile
R1
R18
!i10b 1
!s100 B:Q_MC74S3BnciXJd68KU2
IK1:VRdd?mhdBQjY4IQ_`J0
R3
!s105 registerFile_sv_unit
S1
R0
w1539036882
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv
L0 1
R5
r1
!s85 0
31
R19
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv|
!i113 1
R7
R8
R9
nregister@file
vslc3
R1
R2
!i10b 1
!s100 6P61o7QZb=1a]Q9F82G@N2
IHjP0d8^BJFdFQP@iHl`i`3
R3
!s105 slc3_sv_unit
S1
R0
w1538617267
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv
R20
R5
r1
!s85 0
31
R6
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv|
!i113 1
R7
R8
R9
XSLC3_2
R1
R18
!i10b 1
!s100 Cz8_^@QRefP31?j=Zf>lj0
I6Cg15M`6O<F7jdf]?:F;n3
V6Cg15M`6O<F7jdf]?:F;n3
S1
R0
R23
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv
L0 24
R5
r1
!s85 0
31
R19
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv|
!i113 1
R7
R8
R9
n@s@l@c3_2
vsync
R1
Z31 !s110 1539043396
!i10b 1
!s100 2W5Vz0:F6ckE2`eJOTK5l1
I3QB8a6Ph3IQSI>@ANRR6<3
R3
Z32 !s105 Synchronizers_sv_unit
S1
R0
R17
Z33 8C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv
Z34 FC:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv
L0 4
R5
r1
!s85 0
31
Z35 !s108 1539043396.000000
Z36 !s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv|
Z37 !s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv|
!i113 1
R7
R8
R9
vsync_r0
R1
R31
!i10b 1
!s100 IGd9f_F;JNjVBLQ@DAnD10
IkP<;2Vf[o9YMSK7@Hdm=`1
R3
R32
S1
R0
R17
R33
R34
L0 18
R5
r1
!s85 0
31
R35
R36
R37
!i113 1
R7
R8
R9
vsync_r1
R1
R31
!i10b 1
!s100 1CXiH1DYDbAUS69Ee2j060
IE7hJ9S1QjVRR?2Rzd0DU:3
R3
R32
S1
R0
R17
R33
R34
L0 39
R5
r1
!s85 0
31
R35
R36
R37
!i113 1
R7
R8
R9
vtest_memory
R1
R18
!i10b 1
!s100 AZAU7PQT4]][EEHo>57W43
Ia5bXVbbMUAaO_6=>G572_2
R3
!s105 test_memory_sv_unit
S1
R0
R23
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv
L0 22
R5
r1
!s85 0
31
R19
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv|
!i113 1
R7
R8
R9
vtestbench
R1
R21
!i10b 1
!s100 ^Q439JOQOlnn=?=__gWMP0
I^RC=?d@`mk:5alXabD8oN3
R3
!s105 testbench_sv_unit
S1
R0
w1539043392
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv
L0 1
R5
r1
!s85 0
31
R22
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv|
!i113 1
R7
R8
R9
vtristate
R1
R18
!i10b 1
!s100 Akazoo=71mOgoH<gVR_UC0
In0l67gPd=k>2F1eA>=OUS0
R3
!s105 tristate_sv_unit
S1
R0
R23
8C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv
R24
R5
r1
!s85 0
31
R19
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6|C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv|
!i113 1
R7
R8
R9
vtwo_mux
R1
R2
!i10b 1
!s100 0R3=YYazlliHC@o:TU0SP0
IhmgnM7Uzgg7Ni1AI>0VYC3
R3
R10
S1
R0
R11
R12
R13
L0 5
R5
r1
!s85 0
31
R6
R15
R16
!i113 1
R7
R8
R9
