{"vcs1":{"timestamp_begin":1741175788.944593568, "rt":3.96, "ut":3.71, "st":0.20}}
{"vcselab":{"timestamp_begin":1741175792.991398314, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741175793.333191381, "rt":0.25, "ut":0.13, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741175788.631060901}
{"VCS_COMP_START_TIME": 1741175788.631060901}
{"VCS_COMP_END_TIME": 1741175793.657496626}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 355124}}
{"vcselab": {"peak_mem": 174896}}
