%TF.GenerationSoftware,KiCad,Pcbnew,9.0.2*%
%TF.CreationDate,2025-07-16T10:59:44+05:30*%
%TF.ProjectId,pico2-nx-module,7069636f-322d-46e7-982d-6d6f64756c65,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.2) date 2025-07-16 10:59:44*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.135000X-0.185000X0.135000X-0.185000X-0.135000X0.185000X-0.135000X0.185000X0.135000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.140000X-0.140000X-0.170000X0.140000X-0.170000X0.140000X0.170000X-0.140000X0.170000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.100000X0.130000X0.100000X-0.130000X0.100000X-0.130000X-0.100000X0.130000X-0.100000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.135000X0.135000X0.185000X-0.135000X0.185000X-0.135000X-0.185000X0.135000X-0.185000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.087500X-0.087500X0.250000X-0.087500X-0.250000X0.087500X-0.250000X0.087500X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15R,1.000000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16R,0.800000X1.800000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17C,0.330200*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.100000X-0.100000X0.130000X-0.100000X-0.130000X0.100000X-0.130000X0.100000X0.130000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19RoundRect,0.135000X0.185000X-0.135000X0.185000X0.135000X-0.185000X0.135000X-0.185000X-0.135000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20R,0.609600X0.914400*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21RoundRect,0.135000X-0.135000X-0.185000X0.135000X-0.185000X0.135000X0.185000X-0.135000X0.185000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22RoundRect,0.100000X0.100000X-0.130000X0.100000X0.130000X-0.100000X0.130000X-0.100000X-0.130000X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD23R,4.300000X3.400000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24RoundRect,0.125000X-0.125000X0.250000X-0.125000X-0.250000X0.125000X-0.250000X0.125000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25R,0.914400X0.609600*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26C,0.370000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27RoundRect,0.140000X-0.170000X0.140000X-0.170000X-0.140000X0.170000X-0.140000X0.170000X0.140000X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD28C,0.457200*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD29C,0.152400*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD30C,0.254000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,R8,2*%
%TO.N,P1VD_FPGA*%
X132384798Y-90728802D03*
%TO.P,R8,1*%
%TO.N,Net-(U5-PG)*%
X132384798Y-89708804D03*
%TD*%
D11*
%TO.P,C48,2*%
%TO.N,GND*%
X129280483Y-86353537D03*
%TO.P,C48,1*%
%TO.N,P1VD_FPGA*%
X128320483Y-86353537D03*
%TD*%
%TO.P,C51,2*%
%TO.N,GND*%
X129280801Y-87274401D03*
%TO.P,C51,1*%
%TO.N,P1VD_FPGA*%
X128320801Y-87274401D03*
%TD*%
D12*
%TO.P,C6,2*%
%TO.N,Net-(U5-FB)*%
X133502401Y-86207598D03*
%TO.P,C6,1*%
%TO.N,P1VD_FPGA*%
X134142401Y-86207598D03*
%TD*%
D13*
%TO.P,R26,2*%
%TO.N,Net-(U5-FB)*%
X133502402Y-87096598D03*
%TO.P,R26,1*%
%TO.N,GND*%
X134522400Y-87096598D03*
%TD*%
D14*
%TO.P,U5,6,PG*%
%TO.N,Net-(U5-PG)*%
X132384802Y-88524001D03*
%TO.P,U5,5,EN*%
%TO.N,/FPGA/FPGA_EN*%
X131884802Y-88524002D03*
%TO.P,U5,4,SW*%
%TO.N,Net-(U5-SW)*%
X131384802Y-88524001D03*
%TO.P,U5,3,VIN*%
%TO.N,P5VD_AON*%
X131384802Y-87099001D03*
%TO.P,U5,2,GND*%
%TO.N,GND*%
X131884802Y-87099000D03*
%TO.P,U5,1,FB*%
%TO.N,Net-(U5-FB)*%
X132384802Y-87099001D03*
%TD*%
D15*
%TO.P,TP3,1,1*%
%TO.N,P1VD_FPGA*%
X126796799Y-86639403D03*
%TD*%
D13*
%TO.P,R18,2*%
%TO.N,P1VD_FPGA*%
X128295403Y-85394799D03*
%TO.P,R18,1*%
%TO.N,Net-(U5-FB)*%
X129315401Y-85394799D03*
%TD*%
D11*
%TO.P,C3,2*%
%TO.N,GND*%
X131800602Y-85953600D03*
%TO.P,C3,1*%
%TO.N,P5VD_AON*%
X130840602Y-85953600D03*
%TD*%
D16*
%TO.P,L3,2,2*%
%TO.N,P1VD_FPGA*%
X128219401Y-89052400D03*
%TO.P,L3,1,1*%
%TO.N,Net-(U5-SW)*%
X129819399Y-89052400D03*
%TD*%
D17*
%TO.P,U13,E5,VSSQ_2*%
%TO.N,GND*%
X112385100Y-99530401D03*
%TO.P,U13,E4,VCCQ_2*%
%TO.N,P1V8D_FPGA*%
X112385100Y-100530401D03*
%TO.P,U13,E3,DQ5*%
%TO.N,/FPGA/SRAM_DQ5*%
X112385101Y-101530401D03*
%TO.P,U13,E2,DQ6*%
%TO.N,/FPGA/SRAM_DQ6*%
X112385100Y-102530401D03*
%TO.P,U13,E1,DQ7*%
%TO.N,/FPGA/SRAM_DQ7*%
X112385100Y-103530401D03*
%TO.P,U13,D5,DQ4*%
%TO.N,/FPGA/SRAM_DQ4*%
X111385100Y-99530401D03*
%TO.P,U13,D4,DQ3*%
%TO.N,/FPGA/SRAM_DQ3*%
X111385100Y-100530401D03*
%TO.P,U13,D3,DQ0*%
%TO.N,/FPGA/SRAM_DQ0*%
X111385100Y-101530401D03*
%TO.P,U13,D2,DQ1*%
%TO.N,/FPGA/SRAM_DQ1*%
X111385100Y-102530401D03*
%TO.P,U13,D1,VCCQ_1*%
%TO.N,P1V8D_FPGA*%
X111385100Y-103530401D03*
%TO.P,U13,C5,RFU_5*%
%TO.N,unconnected-(U13-RFU_5-PadC5)*%
X110385100Y-99530400D03*
%TO.P,U13,C4,DQ2*%
%TO.N,/FPGA/SRAM_DQ2*%
X110385100Y-100530401D03*
%TO.P,U13,C3,RWDS*%
%TO.N,/FPGA/SRAM_RW*%
X110385100Y-101530401D03*
%TO.P,U13,C2,RFU_4*%
%TO.N,unconnected-(U13-RFU_4-PadC2)*%
X110385100Y-102530401D03*
%TO.P,U13,C1,VSSQ_1*%
%TO.N,GND*%
X110385100Y-103530402D03*
%TO.P,U13,B5,RFU_3*%
%TO.N,unconnected-(U13-RFU_3-PadB5)*%
X109385100Y-99530401D03*
%TO.P,U13,B4,VCC*%
%TO.N,P1V8D_FPGA*%
X109385100Y-100530401D03*
%TO.P,U13,B3,VSS*%
%TO.N,GND*%
X109385100Y-101530401D03*
%TO.P,U13,B2,CK*%
%TO.N,/FPGA/SRAM_CLK_P*%
X109385100Y-102530401D03*
%TO.P,U13,B1,CK#*%
%TO.N,/FPGA/SRAM_CLK_N*%
X109385100Y-103530401D03*
%TO.P,U13,A5,RFU_2*%
%TO.N,unconnected-(U13-RFU_2-PadA5)*%
X108385100Y-99530401D03*
%TO.P,U13,A4,RESET#*%
%TO.N,/FPGA/SRAM_RSTn*%
X108385100Y-100530401D03*
%TO.P,U13,A3,CS#*%
%TO.N,/FPGA/SRAM_CEN*%
X108385099Y-101530401D03*
%TO.P,U13,A2,RFU_1*%
%TO.N,unconnected-(U13-RFU_1-PadA2)*%
X108385100Y-102530401D03*
%TD*%
D18*
%TO.P,C38,1*%
%TO.N,GND*%
X117729600Y-88545600D03*
%TO.P,C38,2*%
%TO.N,Net-(U3G-VCCADPHY1)*%
X117729600Y-89185600D03*
%TD*%
D19*
%TO.P,R33,2*%
%TO.N,P3V3D_FPGA*%
X108557200Y-84622801D03*
%TO.P,R33,1*%
%TO.N,/FPGA/EXT_QSPI.SD2*%
X108557200Y-85642799D03*
%TD*%
D20*
%TO.P,FB5,1,1*%
%TO.N,P1V8D_FPGA*%
X115443000Y-87439499D03*
%TO.P,FB5,2,2*%
%TO.N,Net-(U3G-VCCADPHY1)*%
X115443000Y-88684101D03*
%TD*%
D21*
%TO.P,R51,2*%
%TO.N,P3V3D_FPGA*%
X110857798Y-93712400D03*
%TO.P,R51,1*%
%TO.N,/FPGA/EXT_QSPI.SD3*%
X109837800Y-93712400D03*
%TD*%
D22*
%TO.P,C18,2*%
%TO.N,GND*%
X112411400Y-91820799D03*
%TO.P,C18,1*%
%TO.N,P3V3D_FPGA*%
X112411400Y-92460799D03*
%TD*%
D11*
%TO.P,C7,2*%
%TO.N,GND*%
X127975200Y-100581200D03*
%TO.P,C7,1*%
%TO.N,PVIO5_FPGA*%
X127015200Y-100581200D03*
%TD*%
%TO.P,C39,2*%
%TO.N,GND*%
X133014600Y-93345000D03*
%TO.P,C39,1*%
%TO.N,P1VD_FPGA*%
X132054600Y-93345000D03*
%TD*%
D23*
%TO.P,U4,9*%
%TO.N,N/C*%
X109194600Y-89763600D03*
D24*
%TO.P,U4,8,VCC*%
%TO.N,P3V3D_FPGA*%
X111099600Y-92463600D03*
%TO.P,U4,7,IO3*%
%TO.N,/FPGA/EXT_QSPI.SD3*%
X109829600Y-92463600D03*
%TO.P,U4,6,CLK*%
%TO.N,/FPGA/EXT_QSPI.SCK*%
X108559600Y-92463600D03*
%TO.P,U4,5,DI(IO0)*%
%TO.N,/FPGA/EXT_QSPI.MOSI*%
X107289600Y-92463600D03*
%TO.P,U4,4,GND*%
%TO.N,GND*%
X107289600Y-87063600D03*
%TO.P,U4,3,IO2*%
%TO.N,/FPGA/EXT_QSPI.SD2*%
X108559600Y-87063600D03*
%TO.P,U4,2,DO(IO1)*%
%TO.N,/FPGA/EXT_QSPI.MISO*%
X109829600Y-87063600D03*
%TO.P,U4,1,~{CS}*%
%TO.N,/FPGA/FLASH_CSn*%
X111099600Y-87063600D03*
%TD*%
D19*
%TO.P,R12,1*%
%TO.N,Net-(U3B-PR9B)*%
X113969800Y-89234200D03*
%TO.P,R12,2*%
%TO.N,/FPGA/MIPI_IO.LED_EN*%
X113969800Y-88214200D03*
%TD*%
%TO.P,R3,1*%
%TO.N,Net-(U3A-PT59A{slash}MCLK{slash}PCLKT0_0)*%
X120345200Y-89031000D03*
%TO.P,R3,2*%
%TO.N,/FPGA/EXT_QSPI.SCK*%
X120345200Y-88011000D03*
%TD*%
D11*
%TO.P,C30,2*%
%TO.N,Net-(U3F-VCCADPHY0)*%
X127939800Y-97510600D03*
%TO.P,C30,1*%
%TO.N,GND*%
X126979800Y-97510600D03*
%TD*%
D19*
%TO.P,R9,2*%
%TO.N,P3V3D_FPGA*%
X111097199Y-84622801D03*
%TO.P,R9,1*%
%TO.N,/FPGA/FLASH_CSn*%
X111097199Y-85642799D03*
%TD*%
D25*
%TO.P,FB2,2,2*%
%TO.N,Net-(U3F-VCCADPHY0)*%
X129540000Y-97713800D03*
%TO.P,FB2,1,1*%
%TO.N,P1V8D_FPGA*%
X130784600Y-97713800D03*
%TD*%
D11*
%TO.P,C24,1*%
%TO.N,P1VD_FPGA*%
X132054600Y-91643200D03*
%TO.P,C24,2*%
%TO.N,GND*%
X133014600Y-91643200D03*
%TD*%
D26*
%TO.P,U3,L11,PB26B/PCLKC5_2/ADC_CN2/COMP3N*%
%TO.N,/FPGA/HSTX3*%
X124561400Y-99155800D03*
%TO.P,U3,L10,PB30A/PCLKT5_3*%
%TO.N,/FPGA/HSTX6*%
X123761400Y-99155800D03*
%TO.P,U3,L9,PB40A/VREF4_1*%
%TO.N,/FPGA/PB40A*%
X122961400Y-99155800D03*
%TO.P,U3,L8,PB22B*%
%TO.N,/FPGA/MIPI_IO.PWR_EN*%
X122161400Y-99155800D03*
%TO.P,U3,L7,PB22A*%
%TO.N,/FPGA/QSPI.CSn*%
X121361400Y-99155800D03*
%TO.P,U3,L6,PB24A*%
%TO.N,/FPGA/HSTX0*%
X120561400Y-99155800D03*
%TO.P,U3,L5,PB54A/PCLKT4_0*%
%TO.N,/FPGA/SRAM_DQ7*%
X119761400Y-99155800D03*
%TO.P,U3,L4,PB56A/PCLKT3_0/VREF3_1/ADC_CP5*%
%TO.N,/FPGA/SHARED_PMOD_A2*%
X118961400Y-99155800D03*
%TO.P,U3,L3,PB56B/PCLKC3_0/ADC_CN5*%
%TO.N,/FPGA/SHARED_PMOD_A0*%
X118161400Y-99155800D03*
%TO.P,U3,L2,PB62A/ADC_CP9*%
%TO.N,/FPGA/SHARED_PMOD_A7*%
X117361400Y-99155800D03*
%TO.P,U3,L1,PB62B/ADC_CN9*%
%TO.N,/FPGA/SHARED_PMOD_A5*%
X116561400Y-99155800D03*
%TO.P,U3,K11,PB26A/PCLKT5_2/ADC_CP2/COMP3P*%
%TO.N,/FPGA/HSTX2*%
X124561400Y-98355800D03*
%TO.P,U3,K10,PB30B/PCLKC5_3/VREF5_2*%
%TO.N,/FPGA/HSTX7*%
X123761400Y-98355800D03*
%TO.P,U3,K9,PB40B*%
%TO.N,/FPGA/PB40B*%
X122961400Y-98355800D03*
%TO.P,U3,K8,PB42B/PCLKC4_3*%
%TO.N,/FPGA/PB42B*%
X122161400Y-98355800D03*
%TO.P,U3,K7,PB28A*%
%TO.N,/FPGA/HSTX4*%
X121361400Y-98355800D03*
%TO.P,U3,K6,PB24B*%
%TO.N,/FPGA/HSTX1*%
X120561400Y-98355800D03*
%TO.P,U3,K5,PB54B/PCLKC4_0/VREF4_2*%
%TO.N,/FPGA/SRAM_CEN*%
X119761400Y-98355800D03*
%TO.P,U3,K4,PB58B/ADC_CN7*%
%TO.N,/FPGA/SHARED_PMOD_A1*%
X118961400Y-98355800D03*
%TO.P,U3,K3,VCCIO3*%
%TO.N,PVIO3_FPGA*%
X118161400Y-98355800D03*
%TO.P,U3,K2,PB64B/ADC_CN8*%
%TO.N,/FPGA/SHARED_PMOD_B0*%
X117361400Y-98355800D03*
%TO.P,U3,K1,PB64A/ADC_CP8*%
%TO.N,/FPGA/SHARED_PMOD_B2*%
X116561400Y-98355800D03*
%TO.P,U3,J11,PB20A/PCLKT5_1/LLC_GPLL0T_IN/ADC_CP3*%
%TO.N,/FPGA/FPGA_CLK*%
X124561400Y-97555800D03*
%TO.P,U3,J10,PB20B/PCLKC5_1/LLC_GPLL0C_IN/ADC_CN3*%
%TO.N,/FPGA/IRQn*%
X123761400Y-97555800D03*
%TO.P,U3,J9,VCCIO5*%
%TO.N,PVIO5_FPGA*%
X122961400Y-97555800D03*
%TO.P,U3,J8,PB42A/PCLKT4_3*%
%TO.N,/FPGA/PB42A*%
X122161400Y-97555800D03*
%TO.P,U3,J7,PB28B*%
%TO.N,/FPGA/HSTX5*%
X121361400Y-97555800D03*
%TO.P,U3,J6,VCCIO4*%
%TO.N,P1V8D_FPGA*%
X120561400Y-97555800D03*
%TO.P,U3,J5,PB52B/PCLKC4_1*%
%TO.N,/FPGA/SRAM_DQ6*%
X119761400Y-97555800D03*
%TO.P,U3,J4,PB58A/ADC_CP7*%
%TO.N,/FPGA/SHARED_PMOD_A3*%
X118961400Y-97555800D03*
%TO.P,U3,J3,VSS*%
%TO.N,GND*%
X118161400Y-97555800D03*
%TO.P,U3,J2,PB66B/PCLKC3_2/ADC_CN13*%
%TO.N,/FPGA/SHARED_PMOD_B1*%
X117361400Y-97555800D03*
%TO.P,U3,J1,PB66A/PCLKT3_2/ADC_CP13*%
%TO.N,/FPGA/SHARED_PMOD_B3*%
X116561400Y-97555800D03*
%TO.P,U3,H11,PB18A/PCLKT5_0/CDR_RXP1/ADC_CP1/COMP2P*%
%TO.N,/FPGA/SDA0*%
X124561400Y-96755800D03*
%TO.P,U3,H10,PB18B/PCLKC5_0/CDR_RXN1/ADC_CN1/COMP2N*%
%TO.N,/FPGA/SCL0*%
X123761400Y-96755800D03*
%TO.P,U3,H9,VSS*%
%TO.N,GND*%
X122961400Y-96755800D03*
%TO.P,U3,H8,PB44A*%
%TO.N,/FPGA/SRAM_CLK_P*%
X122161400Y-96755800D03*
%TO.P,U3,H7,PB44B*%
%TO.N,/FPGA/SRAM_CLK_N*%
X121361400Y-96755800D03*
%TO.P,U3,H6,VSS*%
%TO.N,GND*%
X120561400Y-96755800D03*
%TO.P,U3,H5,PB52A/PCLKT4_1*%
%TO.N,/FPGA/SRAM_DQ5*%
X119761400Y-96755800D03*
%TO.P,U3,H4,PB60B/PCLKC3_1/ADC_CN6*%
%TO.N,/FPGA/SHARED_PMOD_A6*%
X118961400Y-96755800D03*
%TO.P,U3,H3,VCCAUX*%
%TO.N,/FPGA/PVCCAUX*%
X118161400Y-96755800D03*
%TO.P,U3,H2,PB68B/PCLKC3_3/ADC_CN14*%
%TO.N,/FPGA/SHARED_PMOD_B6*%
X117361400Y-96755800D03*
%TO.P,U3,H1,PB68A/PCLKT3_3/ADC_CP14*%
%TO.N,/FPGA/SHARED_PMOD_B4*%
X116561400Y-96755800D03*
%TO.P,U3,G11,PB16A/CDR_RXP0/VREF5_1/ADC_CP0/COMP1P*%
%TO.N,/FPGA/SDA1*%
X124561400Y-95955800D03*
%TO.P,U3,G10,PB16B/CDR_RXN0/ADC_CN0/COMP1N*%
%TO.N,/FPGA/SCL1*%
X123761400Y-95955800D03*
%TO.P,U3,G9,VCCAUXH5*%
%TO.N,Net-(U3H-VCCAUXH5)*%
X122961400Y-95955800D03*
%TO.P,U3,G8,PB46B*%
%TO.N,/FPGA/SRAM_DQ0*%
X122161400Y-95955800D03*
%TO.P,U3,G7,PB46A*%
%TO.N,/FPGA/SRAM_RW*%
X121361400Y-95955800D03*
%TO.P,U3,G6,VCCAUXH4*%
%TO.N,/FPGA/PVCCAUX*%
X120561400Y-95955800D03*
%TO.P,U3,G5,PB50B*%
%TO.N,/FPGA/SRAM_DQ4*%
X119761400Y-95955800D03*
%TO.P,U3,G4,PB60A/PCLKT3_1/ADC_CP6*%
%TO.N,/FPGA/SHARED_PMOD_A4*%
X118961400Y-95955800D03*
%TO.P,U3,G3,VCCAUX*%
%TO.N,/FPGA/PVCCAUX*%
X118161400Y-95955800D03*
%TO.P,U3,G2,PB70A/LRC_GPLL0T_IN*%
%TO.N,/FPGA/SHARED_PMOD_B7*%
X117361400Y-95955800D03*
%TO.P,U3,G1,PB70B/LRC_GPLL0C_IN/VREF3_2*%
%TO.N,/FPGA/SHARED_PMOD_B5*%
X116561400Y-95955800D03*
%TO.P,U3,F11,VSSADPHY*%
%TO.N,GND*%
X124561400Y-95155800D03*
%TO.P,U3,F10,VCCADPHY0*%
%TO.N,Net-(U3F-VCCADPHY0)*%
X123761400Y-95155800D03*
%TO.P,U3,F9,VSS*%
%TO.N,GND*%
X122961400Y-95155800D03*
%TO.P,U3,F8,VCCECLK*%
%TO.N,P1VD_FPGA*%
X122161400Y-95155800D03*
%TO.P,U3,F7,PB48A/PCLKT4_2*%
%TO.N,/FPGA/SRAM_DQ1*%
X121361400Y-95155800D03*
%TO.P,U3,F6,PB48B/PCLKC4_2*%
%TO.N,/FPGA/SRAM_DQ2*%
X120561400Y-95155800D03*
%TO.P,U3,F5,PB50A*%
%TO.N,/FPGA/SRAM_DQ3*%
X119761400Y-95155800D03*
%TO.P,U3,F4,VCC*%
%TO.N,P1VD_FPGA*%
X118961400Y-95155800D03*
%TO.P,U3,F3,VSS*%
%TO.N,GND*%
X118161400Y-95155800D03*
%TO.P,U3,F2,PR13A/PCLKT1_1*%
%TO.N,/FPGA/FPGA_PMOD1*%
X117361400Y-95155800D03*
%TO.P,U3,F1,PR13B/PCLKT1_0*%
%TO.N,/FPGA/FPGA_PMOD5*%
X116561400Y-95155800D03*
%TO.P,U3,E11,DPHY0_DP2*%
%TO.N,/FPGA/RGB_MIPI.D2+*%
X124561400Y-94355800D03*
%TO.P,U3,E10,DPHY0_DN2*%
%TO.N,/FPGA/RGB_MIPI.D2-*%
X123761400Y-94355800D03*
%TO.P,U3,E9,VCC*%
%TO.N,P1VD_FPGA*%
X122961400Y-94355800D03*
%TO.P,U3,E8,PT57A/INITN*%
%TO.N,/FPGA/FPGA_PMOD2*%
X122161400Y-94355800D03*
%TO.P,U3,E7,PT59A/MCLK/PCLKT0_0*%
%TO.N,Net-(U3A-PT59A{slash}MCLK{slash}PCLKT0_0)*%
X121361400Y-94355800D03*
%TO.P,U3,E6,PT61A/MCSN/PCLKT0_1*%
%TO.N,/FPGA/FLASH_CSn*%
X120561400Y-94355800D03*
%TO.P,U3,E5,PT63A/MISO/MD1*%
%TO.N,/FPGA/EXT_QSPI.MISO*%
X119761400Y-94355800D03*
%TO.P,U3,E4,PT65A/MD3*%
%TO.N,/FPGA/EXT_QSPI.SD3*%
X118961400Y-94355800D03*
%TO.P,U3,E3,PT65B/MCSNO/MSDO*%
%TO.N,/FPGA/EXT_QSPI.CSn*%
X118161400Y-94355800D03*
%TO.P,U3,E2,PR11A*%
%TO.N,/FPGA/MULTI_FN*%
X117361400Y-94355800D03*
%TO.P,U3,E1,PR11B/PCLKT1_2*%
%TO.N,/FPGA/QSPI.SCLK*%
X116561400Y-94355800D03*
%TO.P,U3,D11,DPHY0_DP0*%
%TO.N,/FPGA/RGB_MIPI.D0+*%
X124561400Y-93555800D03*
%TO.P,U3,D10,DPHY0_DN0*%
%TO.N,/FPGA/RGB_MIPI.D0-*%
X123761400Y-93555800D03*
%TO.P,U3,D9,VCCDPHY0*%
%TO.N,Net-(U3F-VCCDPHY0)*%
X122961400Y-93555800D03*
%TO.P,U3,D8,PT57B/PROGRAMN*%
%TO.N,/FPGA/FPGA_PMOD6*%
X122161400Y-93555800D03*
%TO.P,U3,D7,PT59B/DONE*%
%TO.N,/FPGA/DONE*%
X121361400Y-93555800D03*
%TO.P,U3,D6,PT61B/MOSI/MD0*%
%TO.N,/FPGA/EXT_QSPI.MOSI*%
X120561400Y-93555800D03*
%TO.P,U3,D5,PT63B/MD2*%
%TO.N,/FPGA/EXT_QSPI.SD2*%
X119761400Y-93555800D03*
%TO.P,U3,D4,VCCIO0*%
%TO.N,P3V3D_FPGA*%
X118961400Y-93555800D03*
%TO.P,U3,D3,VSS*%
%TO.N,GND*%
X118161400Y-93555800D03*
%TO.P,U3,D2,VCCIO1*%
%TO.N,PVIO1_FPGA*%
X117361400Y-93555800D03*
%TO.P,U3,D1,PR9B*%
%TO.N,Net-(U3B-PR9B)*%
X116561400Y-93555800D03*
%TO.P,U3,C11,DPHY0_CKP*%
%TO.N,/FPGA/RGB_MIPI.CLK+*%
X124561400Y-92755800D03*
%TO.P,U3,C10,DPHY0_CKN*%
%TO.N,/FPGA/RGB_MIPI.CLK-*%
X123761400Y-92755800D03*
%TO.P,U3,C9,VSSADPHY*%
%TO.N,GND*%
X122961400Y-92755800D03*
%TO.P,U3,C8,VCCPLLDPHY0*%
%TO.N,Net-(U3F-VCCPLLDPHY0)*%
X122161400Y-92755800D03*
%TO.P,U3,C7,VSSADPHY*%
%TO.N,GND*%
X121361400Y-92755800D03*
%TO.P,U3,C6,VCCPLLDPHY1*%
%TO.N,Net-(U3G-VCCPLLDPHY1)*%
X120561400Y-92755800D03*
%TO.P,U3,C5,VSSADPHY*%
%TO.N,GND*%
X119761400Y-92755800D03*
%TO.P,U3,C4,VCCDPHY1*%
%TO.N,Net-(U3G-VCCDPHY1)*%
X118961400Y-92755800D03*
%TO.P,U3,C3,PT67B*%
%TO.N,/FPGA/FPGA_PMOD7*%
X118161400Y-92755800D03*
%TO.P,U3,C2,PR7B/SCL*%
%TO.N,/FPGA/FPGA_PMOD4*%
X117361400Y-92755800D03*
%TO.P,U3,C1,PR9A/TCK/SCLK*%
%TO.N,/FPGA/TCK*%
X116561400Y-92755800D03*
%TO.P,U3,B11,DPHY0_DP1*%
%TO.N,/FPGA/RGB_MIPI.D1+*%
X124561400Y-91955800D03*
%TO.P,U3,B10,DPHY0_DN1*%
%TO.N,/FPGA/RGB_MIPI.D1-*%
X123761400Y-91955800D03*
%TO.P,U3,B9,DPHY1_DN2*%
%TO.N,/FPGA/EXT_MIPI.D2-*%
X122961400Y-91955800D03*
%TO.P,U3,B8,DPHY1_DN0*%
%TO.N,/FPGA/EXT_MIPI.D0-*%
X122161400Y-91955800D03*
%TO.P,U3,B7,DPHY1_CKN*%
%TO.N,/FPGA/EXT_MIPI.CLK-*%
X121361400Y-91955800D03*
%TO.P,U3,B6,DPHY1_DN1*%
%TO.N,/FPGA/EXT_MIPI.D1-*%
X120561400Y-91955800D03*
%TO.P,U3,B5,DPHY1_DN3*%
%TO.N,/FPGA/EXT_MIPI.D3-*%
X119761400Y-91955800D03*
%TO.P,U3,B4,VSSADPHY*%
%TO.N,GND*%
X118961400Y-91955800D03*
%TO.P,U3,B3,PT67A*%
%TO.N,/FPGA/FPGA_PMOD3*%
X118161400Y-91955800D03*
%TO.P,U3,B2,PR7A/SDA*%
%TO.N,/FPGA/FPGA_PMOD0*%
X117361400Y-91955800D03*
%TO.P,U3,B1,PR3B/TMS/SCSN*%
%TO.N,/FPGA/TMS*%
X116561400Y-91955800D03*
%TO.P,U3,A11,DPHY0_DP3*%
%TO.N,/FPGA/RGB_MIPI.D3+*%
X124561400Y-91155800D03*
%TO.P,U3,A10,DPHY0_DN3*%
%TO.N,/FPGA/RGB_MIPI.D3-*%
X123761400Y-91155800D03*
%TO.P,U3,A9,DPHY1_DP2*%
%TO.N,/FPGA/EXT_MIPI.D2+*%
X122961400Y-91155800D03*
%TO.P,U3,A8,DPHY1_DP0*%
%TO.N,/FPGA/EXT_MIPI.D0+*%
X122161400Y-91155800D03*
%TO.P,U3,A7,DPHY1_CKP*%
%TO.N,/FPGA/EXT_MIPI.CLK+*%
X121361400Y-91155800D03*
%TO.P,U3,A6,DPHY1_DP1*%
%TO.N,/FPGA/EXT_MIPI.D1+*%
X120561400Y-91155800D03*
%TO.P,U3,A5,DPHY1_DP3*%
%TO.N,/FPGA/EXT_MIPI.D3+*%
X119761400Y-91155800D03*
%TO.P,U3,A4,VCCADPHY1*%
%TO.N,Net-(U3G-VCCADPHY1)*%
X118961400Y-91155800D03*
%TO.P,U3,A3,PR5A/TDI/SSI*%
%TO.N,/FPGA/TDI*%
X118161400Y-91155800D03*
%TO.P,U3,A2,PR5B/TDO/SSO*%
%TO.N,/FPGA/TDO*%
X117361400Y-91155800D03*
%TO.P,U3,A1,JTAG_EN*%
%TO.N,/FPGA/JTAG_EN*%
X116561400Y-91155800D03*
%TD*%
D11*
%TO.P,C11,2*%
%TO.N,GND*%
X127981800Y-101562800D03*
%TO.P,C11,1*%
%TO.N,PVIO5_FPGA*%
X127021800Y-101562800D03*
%TD*%
%TO.P,C32,2*%
%TO.N,GND*%
X133014600Y-95072200D03*
%TO.P,C32,1*%
%TO.N,P1VD_FPGA*%
X132054600Y-95072200D03*
%TD*%
D27*
%TO.P,C31,1*%
%TO.N,GND*%
X116855000Y-88232000D03*
%TO.P,C31,2*%
%TO.N,Net-(U3G-VCCADPHY1)*%
X116855000Y-89192000D03*
%TD*%
%TO.P,C41,1*%
%TO.N,P1V8D_FPGA*%
X124180600Y-86238200D03*
%TO.P,C41,2*%
%TO.N,GND*%
X124180600Y-87198200D03*
%TD*%
D28*
%TO.N,P5VD_AON*%
X130759201Y-86588601D03*
X130302002Y-85572601D03*
%TO.N,P1VD_FPGA*%
X134137400Y-85699603D03*
%TO.N,GND*%
X134518402Y-87782400D03*
X129280799Y-87274400D03*
X129280486Y-86353538D03*
%TO.N,P1VD_FPGA*%
X126822199Y-85758401D03*
%TO.N,GND*%
X132334002Y-85953600D03*
X129895601Y-87249001D03*
%TO.N,P1VD_FPGA*%
X127722084Y-86377538D03*
X126890805Y-86424241D03*
%TO.N,/FPGA/FPGA_EN*%
X131889496Y-89160552D03*
%TO.N,P5VD_AON*%
X130276601Y-86233000D03*
%TO.N,P1VD_FPGA*%
X127745434Y-85663010D03*
%TO.N,GND*%
X131876797Y-87731600D03*
%TO.N,P1V8D_FPGA*%
X111433101Y-104140002D03*
X109020101Y-100177602D03*
%TO.N,/FPGA/SRAM_CEN*%
X107648501Y-101523802D03*
%TO.N,/FPGA/SRAM_RSTn*%
X107597701Y-100279202D03*
%TO.N,P1V8D_FPGA*%
X113287301Y-100533202D03*
%TO.N,GND*%
X106667303Y-98194202D03*
X106057703Y-98829202D03*
X110767701Y-104165402D03*
X113093500Y-99517201D03*
X108953300Y-101092001D03*
%TO.N,P1V8D_FPGA*%
X107632503Y-99489602D03*
X108318302Y-98829202D03*
%TD*%
D29*
%TO.N,Net-(U5-PG)*%
X132384802Y-89708799D02*
X132384802Y-88524001D01*
%TO.N,GND*%
X131800603Y-85953600D02*
X132334002Y-85953600D01*
%TO.N,P1VD_FPGA*%
X128219400Y-90373402D02*
X128574799Y-90728801D01*
%TO.N,Net-(U5-FB)*%
X132816600Y-85064598D02*
X129645599Y-85064598D01*
%TO.N,GND*%
X129280799Y-87274400D02*
X129870201Y-87274401D01*
X129870201Y-87274401D02*
X129895601Y-87249001D01*
X131884800Y-87723600D02*
X131876797Y-87731600D01*
%TO.N,P1VD_FPGA*%
X128574799Y-90728801D02*
X132384802Y-90728801D01*
%TO.N,GND*%
X131884799Y-87099002D02*
X131884800Y-87723600D01*
%TO.N,Net-(U5-FB)*%
X129645599Y-85064598D02*
X129315401Y-85394801D01*
%TO.N,GND*%
X134522402Y-87778400D02*
X134518402Y-87782400D01*
X134522401Y-87096598D02*
X134522402Y-87778400D01*
%TO.N,P1VD_FPGA*%
X128219400Y-89052402D02*
X128219400Y-90373402D01*
%TO.N,Net-(U5-FB)*%
X133502399Y-85750399D02*
X132816600Y-85064598D01*
%TO.N,P1VD_FPGA*%
X134142400Y-86207601D02*
X134142400Y-85704599D01*
%TO.N,/FPGA/FPGA_EN*%
X131884802Y-89155858D02*
X131889496Y-89160552D01*
%TO.N,Net-(U5-FB)*%
X133502398Y-87096599D02*
X132387199Y-87096599D01*
%TO.N,P1VD_FPGA*%
X134142400Y-85704599D02*
X134137400Y-85699603D01*
%TO.N,Net-(U5-FB)*%
X133502398Y-87096599D02*
X133502399Y-86207598D01*
X133502399Y-86207598D02*
X133502399Y-85750399D01*
%TO.N,/FPGA/FPGA_EN*%
X131884799Y-88523997D02*
X131884802Y-89155858D01*
%TO.N,Net-(U5-FB)*%
X132387199Y-87096599D02*
X132384800Y-87099002D01*
%TO.N,GND*%
X110767701Y-104165402D02*
X110385100Y-103782801D01*
X110385100Y-103782801D02*
X110385100Y-103530401D01*
D30*
%TO.N,P1V8D_FPGA*%
X111385100Y-104092001D02*
X111433101Y-104140002D01*
X111385100Y-103530401D02*
X111385100Y-104092001D01*
X109372900Y-100530401D02*
X109020101Y-100177602D01*
X109385100Y-100530401D02*
X109372900Y-100530401D01*
D29*
%TO.N,/FPGA/SRAM_CEN*%
X107655100Y-101530401D02*
X107648501Y-101523802D01*
X108385099Y-101530401D02*
X107655100Y-101530401D01*
%TO.N,/FPGA/SRAM_RSTn*%
X107848900Y-100530401D02*
X107597701Y-100279202D01*
X108385100Y-100530401D02*
X107848900Y-100530401D01*
D30*
%TO.N,P1V8D_FPGA*%
X113284500Y-100530401D02*
X113287301Y-100533202D01*
X112385100Y-100530401D02*
X113284500Y-100530401D01*
D29*
%TO.N,/FPGA/SRAM_DQ1*%
X111385100Y-102530401D02*
X111851700Y-102997001D01*
X111851700Y-102997001D02*
X112661701Y-102997001D01*
X112661701Y-102997001D02*
X113677700Y-102997001D01*
%TO.N,/FPGA/SRAM_DQ0*%
X111886500Y-102031801D02*
X113550700Y-102031801D01*
X111385101Y-101530401D02*
X111886500Y-102031801D01*
%TO.N,/FPGA/SRAM_DQ5*%
X112385100Y-101530401D02*
X113544100Y-101530401D01*
X113544100Y-101530401D02*
X113550700Y-101523801D01*
%TO.N,/FPGA/SRAM_DQ2*%
X110385100Y-100530401D02*
X110864901Y-100050601D01*
X110864901Y-100050601D02*
X113626900Y-100050602D01*
%TO.N,/FPGA/SRAM_DQ3*%
X111385101Y-100530401D02*
X111870500Y-101015801D01*
X111870500Y-101015801D02*
X113626900Y-101015801D01*
%TO.N,Net-(U3G-VCCADPHY1)*%
X115722299Y-89420600D02*
X115214400Y-88912701D01*
X116626400Y-89420600D02*
X115722299Y-89420600D01*
%TO.N,GND*%
X112385100Y-99530401D02*
X113080300Y-99530399D01*
X113080300Y-99530399D02*
X113093500Y-99517201D01*
X109385100Y-101530401D02*
X109385100Y-101523801D01*
X109385100Y-101523801D02*
X108953300Y-101092001D01*
%TO.N,P1V8D_FPGA*%
X112387900Y-100533201D02*
X112383939Y-100533202D01*
%TO.N,Net-(U3G-VCCADPHY1)*%
X117494600Y-89420600D02*
X117501000Y-89414200D01*
X116626400Y-89420600D02*
X117494600Y-89420600D01*
%TO.N,/FPGA/SRAM_DQ7*%
X112385100Y-103530401D02*
X113652300Y-103530402D01*
%TO.N,/FPGA/SRAM_RW*%
X109867700Y-99288601D02*
X110350299Y-98806001D01*
X109867700Y-101013001D02*
X109867700Y-99644201D01*
X110553500Y-98602800D02*
X113626900Y-98602800D01*
X109867700Y-99644201D02*
X109867700Y-99288601D01*
X110385100Y-101530401D02*
X109867700Y-101013001D01*
X110350299Y-98806001D02*
X110553500Y-98602800D01*
%TO.N,/FPGA/SRAM_DQ4*%
X111385100Y-99530401D02*
X111880901Y-99034601D01*
X111880901Y-99034601D02*
X113576100Y-99034599D01*
%TO.N,/FPGA/SRAM_DQ6*%
X113617500Y-102530401D02*
X113626900Y-102539801D01*
X112385100Y-102530401D02*
X113617500Y-102530401D01*
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,P1VD_FPGA*%
G36*
X128692077Y-85439886D02*
G01*
X128712716Y-85456517D01*
X128741682Y-85485484D01*
X128775165Y-85546806D01*
X128777998Y-85573162D01*
X128777998Y-90093238D01*
X128769353Y-90122678D01*
X128762830Y-90152665D01*
X128759075Y-90157680D01*
X128758313Y-90160277D01*
X128741679Y-90180919D01*
X128738119Y-90184479D01*
X128676796Y-90217964D01*
X128650438Y-90220798D01*
X127428798Y-90220798D01*
X127361759Y-90201113D01*
X127316004Y-90148309D01*
X127304798Y-90096798D01*
X127304798Y-90093238D01*
X127304799Y-87147402D01*
X127296801Y-87139401D01*
X126420801Y-87139401D01*
X126353762Y-87119716D01*
X126308007Y-87066912D01*
X126296801Y-87015401D01*
X126296800Y-85895363D01*
X126316485Y-85828324D01*
X126333115Y-85807686D01*
X126684281Y-85456518D01*
X126745602Y-85423035D01*
X126771950Y-85420201D01*
X128625038Y-85420201D01*
X128692077Y-85439886D01*
G37*
%TD.AperFunction*%
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,P5VD_AON*%
G36*
X131207178Y-85313383D02*
G01*
X131227820Y-85330017D01*
X131230883Y-85333080D01*
X131264368Y-85394403D01*
X131267202Y-85420761D01*
X131267202Y-86309199D01*
X131530184Y-86572184D01*
X131544889Y-86599114D01*
X131561478Y-86624927D01*
X131562369Y-86631127D01*
X131563667Y-86633504D01*
X131566501Y-86659862D01*
X131566501Y-86764851D01*
X131564118Y-86789043D01*
X131556902Y-86825319D01*
X131556902Y-87307500D01*
X131554351Y-87316185D01*
X131555640Y-87325147D01*
X131544661Y-87349187D01*
X131537217Y-87374539D01*
X131530376Y-87380466D01*
X131526615Y-87388703D01*
X131504380Y-87402992D01*
X131484413Y-87420294D01*
X131473898Y-87422581D01*
X131467837Y-87426477D01*
X131432902Y-87431500D01*
X131301382Y-87431500D01*
X131277195Y-87429118D01*
X131258222Y-87425344D01*
X131247477Y-87422704D01*
X131177965Y-87402293D01*
X131177968Y-87402293D01*
X131138445Y-87396612D01*
X131133479Y-87395898D01*
X131133478Y-87395898D01*
X130824670Y-87395899D01*
X130757631Y-87376215D01*
X130737254Y-87359845D01*
X130400122Y-87024743D01*
X130400119Y-87024741D01*
X130100965Y-86727389D01*
X130067295Y-86666167D01*
X130064381Y-86639443D01*
X130064381Y-86342028D01*
X130064381Y-86342020D01*
X130063030Y-86321411D01*
X130058805Y-86289317D01*
X130055383Y-86272111D01*
X130053001Y-86247924D01*
X130053001Y-86187728D01*
X130054486Y-86182668D01*
X130049773Y-86151235D01*
X130049774Y-86151235D01*
X130040985Y-86092615D01*
X130039877Y-86086145D01*
X130035062Y-86076232D01*
X130022600Y-86022054D01*
X130022600Y-85446162D01*
X130031244Y-85416721D01*
X130037768Y-85386735D01*
X130041522Y-85381719D01*
X130042285Y-85379123D01*
X130058919Y-85358481D01*
X130087383Y-85330017D01*
X130148706Y-85296532D01*
X130175064Y-85293698D01*
X131140139Y-85293698D01*
X131207178Y-85313383D01*
G37*
%TD.AperFunction*%
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,Net-(U5-SW)*%
G36*
X130456357Y-88030685D02*
G01*
X130466034Y-88037663D01*
X130466644Y-88038062D01*
X130466645Y-88038062D01*
X130466647Y-88038064D01*
X130521236Y-88066619D01*
X130588275Y-88086304D01*
X130588273Y-88086304D01*
X130603212Y-88088451D01*
X130632762Y-88092700D01*
X131414637Y-88092700D01*
X131444077Y-88101344D01*
X131474064Y-88107868D01*
X131479079Y-88111622D01*
X131481676Y-88112385D01*
X131502318Y-88129019D01*
X131521413Y-88148114D01*
X131554898Y-88209437D01*
X131557136Y-88247935D01*
X131556902Y-88250313D01*
X131556902Y-88797678D01*
X131557418Y-88800268D01*
X131559800Y-88824458D01*
X131559800Y-88935376D01*
X131543188Y-88997374D01*
X131533997Y-89013293D01*
X131533995Y-89013296D01*
X131520995Y-89061812D01*
X131507996Y-89110327D01*
X131507996Y-89210777D01*
X131528875Y-89288697D01*
X131533996Y-89307808D01*
X131543186Y-89323725D01*
X131547336Y-89339214D01*
X131554777Y-89350792D01*
X131559800Y-89385727D01*
X131559800Y-89622837D01*
X131540115Y-89689876D01*
X131523481Y-89710518D01*
X130922517Y-90311481D01*
X130861194Y-90344966D01*
X130834836Y-90347800D01*
X129286563Y-90347800D01*
X129219524Y-90328115D01*
X129198882Y-90311482D01*
X129068317Y-90180918D01*
X129034832Y-90119595D01*
X129031998Y-90093236D01*
X129031998Y-89622837D01*
X129031998Y-88896986D01*
X129032003Y-88896969D01*
X129032002Y-88768976D01*
X129032003Y-88773000D01*
X129032000Y-88290961D01*
X129040644Y-88261519D01*
X129047168Y-88231533D01*
X129050921Y-88226519D01*
X129051684Y-88223922D01*
X129068319Y-88203279D01*
X129224282Y-88047318D01*
X129285606Y-88013834D01*
X129311963Y-88011000D01*
X130389318Y-88011000D01*
X130456357Y-88030685D01*
G37*
%TD.AperFunction*%
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,GND*%
G36*
X132629075Y-85363685D02*
G01*
X132649717Y-85380319D01*
X132729480Y-85460082D01*
X132762965Y-85521405D01*
X132765799Y-85547763D01*
X132765800Y-85953038D01*
X132746116Y-86020077D01*
X132729481Y-86040719D01*
X132054599Y-86715598D01*
X132054599Y-87731041D01*
X132045955Y-87760477D01*
X132039432Y-87790467D01*
X132035676Y-87795484D01*
X132034914Y-87798080D01*
X132018281Y-87818722D01*
X131938520Y-87898482D01*
X131877200Y-87931966D01*
X131850841Y-87934800D01*
X130632762Y-87934800D01*
X130565723Y-87915115D01*
X130545081Y-87898481D01*
X130231001Y-87584401D01*
X129124799Y-87584401D01*
X129057760Y-87564716D01*
X129012005Y-87511912D01*
X129000799Y-87460401D01*
X129000799Y-86970233D01*
X129000415Y-86224178D01*
X129000415Y-86224068D01*
X129000431Y-86181638D01*
X129000436Y-86167489D01*
X129020145Y-86100461D01*
X129072966Y-86054726D01*
X129124435Y-86043539D01*
X129772038Y-86043539D01*
X129839075Y-86063224D01*
X129884830Y-86116028D01*
X129893619Y-86174648D01*
X129895101Y-86174648D01*
X129895101Y-86182775D01*
X129895101Y-86283225D01*
X129902256Y-86309926D01*
X129906481Y-86342020D01*
X129906481Y-86756709D01*
X129906480Y-86756709D01*
X130306230Y-87154050D01*
X130708402Y-87553801D01*
X131133480Y-87553798D01*
X131192121Y-87571017D01*
X131192220Y-87570780D01*
X131194424Y-87571693D01*
X131200517Y-87573482D01*
X131202370Y-87574697D01*
X131203501Y-87575453D01*
X131203503Y-87575454D01*
X131248486Y-87584401D01*
X131273623Y-87589401D01*
X131495980Y-87589400D01*
X131566102Y-87575453D01*
X131645621Y-87522320D01*
X131698754Y-87442801D01*
X131707962Y-87396506D01*
X131715020Y-87373244D01*
X131724398Y-87350602D01*
X131724402Y-87350599D01*
X131724401Y-86436200D01*
X131557520Y-86269319D01*
X131524035Y-86207996D01*
X131521201Y-86181645D01*
X131521199Y-85598561D01*
X131529844Y-85569118D01*
X131536367Y-85539134D01*
X131540120Y-85534120D01*
X131540883Y-85531523D01*
X131557508Y-85510891D01*
X131688083Y-85380317D01*
X131749406Y-85346834D01*
X131775763Y-85344000D01*
X132562036Y-85344000D01*
X132629075Y-85363685D01*
G37*
%TD.AperFunction*%
%TD*%
M02*
