

================================================================
== Vivado HLS Report for 'calcHelix'
================================================================
* Date:           Thu May 23 17:57:31 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lr_standaloneHLS
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.121|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        20|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|    1231|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|     48|     4870|    7082|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     971|
|Register             |        -|      -|     1924|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|     48|     6794|    9284|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      1|        1|       2|
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|   ~0  |    ~0   |       1|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |                       Instance                      |                     Module                     | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1_U187  |LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1_U188  |LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |LRupdateHLS_fcmp_32ns_32ns_1_1_1_U211                |LRupdateHLS_fcmp_32ns_32ns_1_1_1                |        0|      0|   66|   72|
    |LRupdateHLS_fcmp_32ns_32ns_1_1_1_U212                |LRupdateHLS_fcmp_32ns_32ns_1_1_1                |        0|      0|   66|   72|
    |LRupdateHLS_fcmp_32ns_32ns_1_1_1_U213                |LRupdateHLS_fcmp_32ns_32ns_1_1_1                |        0|      0|   66|   72|
    |LRupdateHLS_fcmp_32ns_32ns_1_1_1_U214                |LRupdateHLS_fcmp_32ns_32ns_1_1_1                |        0|      0|   66|   72|
    |LRupdateHLS_fdiv_32ns_32ns_32_8_1_U205               |LRupdateHLS_fdiv_32ns_32ns_32_8_1               |        0|      0|  363|  802|
    |LRupdateHLS_fdiv_32ns_32ns_32_8_1_U206               |LRupdateHLS_fdiv_32ns_32ns_32_8_1               |        0|      0|  363|  802|
    |LRupdateHLS_fdiv_32ns_32ns_32_8_1_U207               |LRupdateHLS_fdiv_32ns_32ns_32_8_1               |        0|      0|  363|  802|
    |LRupdateHLS_fdiv_32ns_32ns_32_8_1_U208               |LRupdateHLS_fdiv_32ns_32ns_32_8_1               |        0|      0|  363|  802|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U193       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U194       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U195       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U196       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U197       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U198       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U199       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U200       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U201       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U202       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U203       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U204       |LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1       |        0|      3|  128|  135|
    |LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1_U189      |LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1      |        0|      2|  227|  214|
    |LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1_U190      |LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1      |        0|      2|  227|  214|
    |LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1_U191      |LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1      |        0|      2|  227|  214|
    |LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1_U192      |LRupdateHLS_fsub_32ns_32ns_32_4_full_dsp_1      |        0|      2|  227|  214|
    |LRupdateHLS_uitofp_32ns_32_3_1_U209                  |LRupdateHLS_uitofp_32ns_32_3_1                  |        0|      0|  128|  341|
    |LRupdateHLS_uitofp_32ns_32_3_1_U210                  |LRupdateHLS_uitofp_32ns_32_3_1                  |        0|      0|  128|  341|
    +-----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |Total                                                |                                                |        0|     48| 4870| 7082|
    +-----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |p_rec1_fu_743_p2             |     +    |      0|  0|  39|           1|          32|
    |p_rec_fu_777_p2              |     +    |      0|  0|  39|           1|          32|
    |phiSums_n_fu_1526_p2         |     +    |      0|  0|  39|          32|           1|
    |tmp_581_fu_732_p2            |     +    |      0|  0|  17|          10|          10|
    |tmp_582_fu_759_p2            |     +    |      0|  0|  17|          10|          10|
    |zSums_n_fu_1557_p2           |     +    |      0|  0|  39|          32|           1|
    |tmp_135_fu_1296_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_140_fu_1357_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_147_fu_855_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_149_fu_861_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_156_fu_1442_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_158_fu_1448_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_165_fu_947_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_167_fu_953_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_174_fu_1165_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_176_fu_1171_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_180_fu_1003_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_182_fu_1009_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_186_fu_1497_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_188_fu_1503_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_192_fu_1059_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_194_fu_1065_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_198_fu_1221_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_200_fu_1227_p2           |    and   |      0|  0|   2|           1|           1|
    |notlhs10_fu_985_p2           |   icmp   |      0|  0|  11|           8|           2|
    |notlhs11_fu_1479_p2          |   icmp   |      0|  0|  11|           8|           2|
    |notlhs12_fu_1041_p2          |   icmp   |      0|  0|  11|           8|           2|
    |notlhs13_fu_1203_p2          |   icmp   |      0|  0|  11|           8|           2|
    |notlhs1_fu_1406_p2           |   icmp   |      0|  0|  11|           8|           2|
    |notlhs2_fu_1424_p2           |   icmp   |      0|  0|  11|           8|           2|
    |notlhs3_fu_911_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notlhs4_fu_929_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notlhs5_fu_1129_p2           |   icmp   |      0|  0|  11|           8|           2|
    |notlhs6_fu_1147_p2           |   icmp   |      0|  0|  11|           8|           2|
    |notlhs7_fu_819_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notlhs8_fu_1339_p2           |   icmp   |      0|  0|  11|           8|           2|
    |notlhs9_fu_837_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_1278_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notrhs10_fu_1135_p2          |   icmp   |      0|  0|  20|          23|           1|
    |notrhs11_fu_1153_p2          |   icmp   |      0|  0|  20|          23|           1|
    |notrhs12_fu_991_p2           |   icmp   |      0|  0|  20|          23|           1|
    |notrhs13_fu_1485_p2          |   icmp   |      0|  0|  20|          23|           1|
    |notrhs14_fu_1047_p2          |   icmp   |      0|  0|  20|          23|           1|
    |notrhs15_fu_1209_p2          |   icmp   |      0|  0|  20|          23|           1|
    |notrhs3_fu_825_p2            |   icmp   |      0|  0|  20|          23|           1|
    |notrhs4_fu_843_p2            |   icmp   |      0|  0|  20|          23|           1|
    |notrhs5_fu_1412_p2           |   icmp   |      0|  0|  20|          23|           1|
    |notrhs6_fu_1430_p2           |   icmp   |      0|  0|  20|          23|           1|
    |notrhs7_fu_917_p2            |   icmp   |      0|  0|  20|          23|           1|
    |notrhs8_fu_935_p2            |   icmp   |      0|  0|  20|          23|           1|
    |notrhs9_fu_1345_p2           |   icmp   |      0|  0|  20|          23|           1|
    |notrhs_fu_1284_p2            |   icmp   |      0|  0|  20|          23|           1|
    |tmp_81_fu_772_p2             |   icmp   |      0|  0|  20|          32|          32|
    |tmp_i_fu_749_p2              |   icmp   |      0|  0|  20|          32|           1|
    |tmp_s_fu_738_p2              |   icmp   |      0|  0|  20|          32|          32|
    |ps_1_fu_1255_p2              |    or    |      0|  0|   2|           1|           1|
    |tmp_133_fu_1290_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_138_fu_1351_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_145_fu_831_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_146_fu_849_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_154_fu_1418_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_155_fu_1436_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_163_fu_923_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_164_fu_941_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_172_fu_1141_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_173_fu_1159_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_179_fu_997_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_185_fu_1491_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_191_fu_1053_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_197_fu_1215_p2           |    or    |      0|  0|   2|           1|           1|
    |layerMaxPos_Phi_fu_1509_p3   |  select  |      0|  0|  32|           1|          32|
    |layerMaxPos_RPhi_fu_1015_p3  |  select  |      0|  0|  32|           1|          32|
    |layerMaxPos_RZ_1_fu_1079_p3  |  select  |      0|  0|  32|           1|          32|
    |layerMaxPos_RZ_fu_1071_p3    |  select  |      0|  0|  32|           1|          32|
    |layerMaxPos_Z_1_fu_1241_p3   |  select  |      0|  0|  32|           1|          32|
    |layerMaxPos_Z_fu_1233_p3     |  select  |      0|  0|  32|           1|          32|
    |layerMinPos_Phi_fu_1454_p3   |  select  |      0|  0|  32|           1|          32|
    |layerMinPos_RPhi_fu_867_p3   |  select  |      0|  0|  32|           1|          32|
    |layerMinPos_RZ_1_fu_1086_p3  |  select  |      0|  0|  32|           1|          32|
    |layerMinPos_RZ_fu_959_p3     |  select  |      0|  0|  32|           1|          32|
    |layerMinPos_Z_1_fu_1248_p3   |  select  |      0|  0|  32|           1|          32|
    |layerMinPos_Z_fu_1177_p3     |  select  |      0|  0|  32|           1|          32|
    |p_0_i_i_i_fu_1312_p3         |  select  |      0|  0|  32|           1|          32|
    |pos_Phi_fu_1363_p3           |  select  |      0|  0|  32|           1|          32|
    |tmp_neg_i_i_i_fu_1302_p2     |    xor   |      0|  0|  33|          32|          33|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|1231|         695|         707|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  241|         56|    1|         56|
    |ap_return_0                     |    9|          2|   32|         64|
    |ap_return_1                     |    9|          2|   32|         64|
    |ap_return_2                     |    9|          2|   32|         64|
    |ap_return_3                     |    9|          2|   32|         64|
    |grp_fu_347_opcode               |   15|          3|    2|          6|
    |grp_fu_347_p0                   |   50|         11|   32|        352|
    |grp_fu_347_p1                   |   41|          8|   32|        256|
    |grp_fu_353_opcode               |   15|          3|    2|          6|
    |grp_fu_353_p0                   |   47|         10|   32|        320|
    |grp_fu_353_p1                   |   41|          8|   32|        256|
    |grp_fu_361_p0                   |   15|          3|   32|         96|
    |grp_fu_361_p1                   |   15|          3|   32|         96|
    |grp_fu_366_p0                   |   15|          3|   32|         96|
    |grp_fu_366_p1                   |   15|          3|   32|         96|
    |grp_fu_383_p0                   |   21|          4|   32|        128|
    |grp_fu_383_p1                   |   38|          7|   32|        224|
    |grp_fu_387_p0                   |   27|          5|   32|        160|
    |grp_fu_387_p1                   |   27|          5|   32|        160|
    |grp_fu_457_p0                   |   21|          4|   32|        128|
    |grp_fu_457_p1                   |   27|          5|   32|        160|
    |grp_fu_462_opcode               |   21|          4|    5|         20|
    |grp_fu_462_p0                   |   27|          5|   32|        160|
    |grp_fu_462_p1                   |   27|          5|   32|        160|
    |p_begin2_0_rec_reg_336          |    9|          2|   32|         64|
    |p_begin_0_rec_reg_217           |    9|          2|   32|         64|
    |ps_reg_324                      |    9|          2|    1|          2|
    |stubData_Phi_read_as_1_reg_300  |    9|          2|   32|         64|
    |stubData_Phi_read_as_reg_252    |    9|          2|   32|         64|
    |stubData_RPhi_read_a_1_reg_312  |    9|          2|   32|         64|
    |stubData_RPhi_read_a_reg_264    |    9|          2|   32|         64|
    |stubData_RZ_read_ass_1_reg_288  |    9|          2|   32|         64|
    |stubData_RZ_read_ass_reg_240    |    9|          2|   32|         64|
    |stubData_Z_read_assi_1_reg_276  |    9|          2|   32|         64|
    |stubData_Z_read_assi_reg_228    |    9|          2|   32|         64|
    |sumData_n_read_assig_1_fu_90    |    9|          2|   32|         64|
    |sumData_n_read_assig_fu_70      |    9|          2|   32|         64|
    |sumData_x_read_assig_1_fu_98    |    9|          2|   32|         64|
    |sumData_x_read_assig_fu_78      |    9|          2|   32|         64|
    |sumData_xx_read_assi_1_fu_106   |    9|          2|   32|         64|
    |sumData_xx_read_assi_fu_86      |    9|          2|   32|         64|
    |sumData_xy_read_assi_1_fu_94    |    9|          2|   32|         64|
    |sumData_xy_read_assi_fu_74      |    9|          2|   32|         64|
    |sumData_y_read_assig_1_fu_102   |    9|          2|   32|         64|
    |sumData_y_read_assig_fu_82      |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  971|        205| 1291|       4474|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |LinearRegression_stu_426_reg_1735  |  32|   0|   32|          0|
    |LinearRegression_stu_434_reg_1788  |   1|   0|    1|          0|
    |ap_CS_fsm                          |  55|   0|   55|          0|
    |ap_return_0_preg                   |  32|   0|   32|          0|
    |ap_return_1_preg                   |  32|   0|   32|          0|
    |ap_return_2_preg                   |  32|   0|   32|          0|
    |ap_return_3_preg                   |  32|   0|   32|          0|
    |layerMaxPos_RPhi_reg_1802          |  32|   0|   32|          0|
    |layerMaxPos_RZ_1_reg_1807          |  32|   0|   32|          0|
    |layerMaxPos_Z_1_reg_1817           |  32|   0|   32|          0|
    |layerMinPos_RPhi_reg_1797          |  32|   0|   32|          0|
    |layerMinPos_RZ_1_reg_1812          |  32|   0|   32|          0|
    |layerMinPos_Z_1_reg_1822           |  32|   0|   32|          0|
    |p_begin2_0_rec_reg_336             |  32|   0|   32|          0|
    |p_begin_0_rec_reg_217              |  32|   0|   32|          0|
    |p_rec1_reg_1715                    |  32|   0|   32|          0|
    |p_rec_reg_1767                     |  32|   0|   32|          0|
    |pos_Phi_reg_1832                   |  32|   0|   32|          0|
    |ps_1_reg_1827                      |   1|   0|    1|          0|
    |ps_reg_324                         |   1|   0|    1|          0|
    |reg_543                            |  32|   0|   32|          0|
    |reg_553                            |  32|   0|   32|          0|
    |reg_562                            |  32|   0|   32|          0|
    |reg_570                            |  32|   0|   32|          0|
    |reg_577                            |  32|   0|   32|          0|
    |reg_586                            |  32|   0|   32|          0|
    |stubData_Phi_read_as_1_reg_300     |  32|   0|   32|          0|
    |stubData_Phi_read_as_reg_252       |  32|   0|   32|          0|
    |stubData_RPhi_read_a_1_reg_312     |  32|   0|   32|          0|
    |stubData_RPhi_read_a_reg_264       |  32|   0|   32|          0|
    |stubData_RZ_read_ass_1_reg_288     |  32|   0|   32|          0|
    |stubData_RZ_read_ass_reg_240       |  32|   0|   32|          0|
    |stubData_Z_read_assi_1_reg_276     |  32|   0|   32|          0|
    |stubData_Z_read_assi_reg_228       |  32|   0|   32|          0|
    |sumData_n_read_assig_1_fu_90       |  32|   0|   32|          0|
    |sumData_n_read_assig_fu_70         |  32|   0|   32|          0|
    |sumData_x_read_assig_1_fu_98       |  32|   0|   32|          0|
    |sumData_x_read_assig_fu_78         |  32|   0|   32|          0|
    |sumData_xx_read_assi_1_fu_106      |  32|   0|   32|          0|
    |sumData_xx_read_assi_fu_86         |  32|   0|   32|          0|
    |sumData_xy_read_assi_1_fu_94       |  32|   0|   32|          0|
    |sumData_xy_read_assi_fu_74         |  32|   0|   32|          0|
    |sumData_y_read_assig_1_fu_102      |  32|   0|   32|          0|
    |sumData_y_read_assig_fu_82         |  32|   0|   32|          0|
    |tmp_1_i2_reg_1933                  |  32|   0|   32|          0|
    |tmp_1_i3_reg_1861                  |  32|   0|   32|          0|
    |tmp_1_i_reg_1851                   |  32|   0|   32|          0|
    |tmp_2_i1_reg_1923                  |  32|   0|   32|          0|
    |tmp_2_i_reg_1893                   |  32|   0|   32|          0|
    |tmp_3_i1_reg_1928                  |  32|   0|   32|          0|
    |tmp_3_i_reg_1898                   |  32|   0|   32|          0|
    |tmp_4_i1_reg_1938                  |  32|   0|   32|          0|
    |tmp_581_reg_1707                   |   9|   0|   10|          1|
    |tmp_5_i1_reg_1866                  |  32|   0|   32|          0|
    |tmp_5_i_reg_1856                   |  32|   0|   32|          0|
    |tmp_7_i1_reg_1903                  |  32|   0|   32|          0|
    |tmp_8_i1_reg_1908                  |  32|   0|   32|          0|
    |tmp_9_i1_reg_1913                  |  32|   0|   32|          0|
    |tmp_9_i_reg_1883                   |  32|   0|   32|          0|
    |tmp_i3_reg_1918                    |  32|   0|   32|          0|
    |tmp_i7_reg_1871                    |  32|   0|   32|          0|
    |tmp_i8_reg_1877                    |  32|   0|   32|          0|
    |tmp_i_13_reg_1888                  |  32|   0|   32|          0|
    |tmp_i_reg_1740                     |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1924|   0| 1925|          1|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|                           RTL Ports                           | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                                                         |  in |    1| ap_ctrl_hs |                       calcHelix                      | return value |
|ap_rst                                                         |  in |    1| ap_ctrl_hs |                       calcHelix                      | return value |
|ap_start                                                       |  in |    1| ap_ctrl_hs |                       calcHelix                      | return value |
|ap_done                                                        | out |    1| ap_ctrl_hs |                       calcHelix                      | return value |
|ap_idle                                                        | out |    1| ap_ctrl_hs |                       calcHelix                      | return value |
|ap_ready                                                       | out |    1| ap_ctrl_hs |                       calcHelix                      | return value |
|ap_return_0                                                    | out |   32| ap_ctrl_hs |                       calcHelix                      | return value |
|ap_return_1                                                    | out |   32| ap_ctrl_hs |                       calcHelix                      | return value |
|ap_return_2                                                    | out |   32| ap_ctrl_hs |                       calcHelix                      | return value |
|ap_return_3                                                    | out |   32| ap_ctrl_hs |                       calcHelix                      | return value |
|LinearRegression_settings_chosenRofPhi_read                    |  in |   32|   ap_none  |      LinearRegression_settings_chosenRofPhi_read     |    scalar    |
|LinearRegression_settings_chosenRofZ_read                      |  in |   32|   ap_none  |       LinearRegression_settings_chosenRofZ_read      |    scalar    |
|LinearRegression_HTParameter_qOverPt_read                      |  in |   32|   ap_none  |       LinearRegression_HTParameter_qOverPt_read      |    scalar    |
|LinearRegression_HTParameter_phiT_read                         |  in |   32|   ap_none  |        LinearRegression_HTParameter_phiT_read        |    scalar    |
|LinearRegression_HTParameter_cotTheta_read                     |  in |   32|   ap_none  |      LinearRegression_HTParameter_cotTheta_read      |    scalar    |
|LinearRegression_HTParameter_zT_read                           |  in |   32|   ap_none  |         LinearRegression_HTParameter_zT_read         |    scalar    |
|LinearRegression_stubMap_size_read                             |  in |   32|   ap_none  |          LinearRegression_stubMap_size_read          |    scalar    |
|LinearRegression_stubMap_data_second_size_s_address0           | out |    5|  ap_memory |      LinearRegression_stubMap_data_second_size_s     |     array    |
|LinearRegression_stubMap_data_second_size_s_ce0                | out |    1|  ap_memory |      LinearRegression_stubMap_data_second_size_s     |     array    |
|LinearRegression_stubMap_data_second_size_s_q0                 |  in |   32|  ap_memory |      LinearRegression_stubMap_data_second_size_s     |     array    |
|LinearRegression_stubMap_data_second_data_r_s_address0         | out |    9|  ap_memory |     LinearRegression_stubMap_data_second_data_r_s    |     array    |
|LinearRegression_stubMap_data_second_data_r_s_ce0              | out |    1|  ap_memory |     LinearRegression_stubMap_data_second_data_r_s    |     array    |
|LinearRegression_stubMap_data_second_data_r_s_q0               |  in |   32|  ap_memory |     LinearRegression_stubMap_data_second_data_r_s    |     array    |
|LinearRegression_stubMap_data_second_data_phi_s_address0       | out |    9|  ap_memory |    LinearRegression_stubMap_data_second_data_phi_s   |     array    |
|LinearRegression_stubMap_data_second_data_phi_s_ce0            | out |    1|  ap_memory |    LinearRegression_stubMap_data_second_data_phi_s   |     array    |
|LinearRegression_stubMap_data_second_data_phi_s_q0             |  in |   32|  ap_memory |    LinearRegression_stubMap_data_second_data_phi_s   |     array    |
|LinearRegression_stubMap_data_second_data_z_s_address0         | out |    9|  ap_memory |     LinearRegression_stubMap_data_second_data_z_s    |     array    |
|LinearRegression_stubMap_data_second_data_z_s_ce0              | out |    1|  ap_memory |     LinearRegression_stubMap_data_second_data_z_s    |     array    |
|LinearRegression_stubMap_data_second_data_z_s_q0               |  in |   32|  ap_memory |     LinearRegression_stubMap_data_second_data_z_s    |     array    |
|LinearRegression_stubMap_data_second_data_psModule_s_address0  | out |    9|  ap_memory | LinearRegression_stubMap_data_second_data_psModule_s |     array    |
|LinearRegression_stubMap_data_second_data_psModule_s_ce0       | out |    1|  ap_memory | LinearRegression_stubMap_data_second_data_psModule_s |     array    |
|LinearRegression_stubMap_data_second_data_psModule_s_q0        |  in |    1|  ap_memory | LinearRegression_stubMap_data_second_data_psModule_s |     array    |
+---------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_s)
	40  / (tmp_s)
3 --> 
	39  / (tmp_i)
	4  / (!tmp_i)
4 --> 
	5  / (!tmp_81)
	24  / (tmp_81)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / (ps)
	39  / (!ps)
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	2  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sumData_n_read_assig = alloca i32"   --->   Operation 56 'alloca' 'sumData_n_read_assig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sumData_xy_read_assi = alloca float"   --->   Operation 57 'alloca' 'sumData_xy_read_assi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sumData_x_read_assig = alloca float"   --->   Operation 58 'alloca' 'sumData_x_read_assig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sumData_y_read_assig = alloca float"   --->   Operation 59 'alloca' 'sumData_y_read_assig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sumData_xx_read_assi = alloca float"   --->   Operation 60 'alloca' 'sumData_xx_read_assi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sumData_n_read_assig_1 = alloca i32"   --->   Operation 61 'alloca' 'sumData_n_read_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sumData_xy_read_assi_1 = alloca float"   --->   Operation 62 'alloca' 'sumData_xy_read_assi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sumData_x_read_assig_1 = alloca float"   --->   Operation 63 'alloca' 'sumData_x_read_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sumData_y_read_assig_1 = alloca float"   --->   Operation 64 'alloca' 'sumData_y_read_assig_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sumData_xx_read_assi_1 = alloca float"   --->   Operation 65 'alloca' 'sumData_xx_read_assi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%LinearRegression_stu = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LinearRegression_stubMap_size_read)" [lr_standaloneHLS/.settings/LinearRegression.cpp:92]   --->   Operation 66 'read' 'LinearRegression_stu' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%LinearRegression_HTP = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_HTParameter_zT_read)" [lr_standaloneHLS/.settings/LinearRegression.cpp:92]   --->   Operation 67 'read' 'LinearRegression_HTP' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%LinearRegression_HTP_5 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_HTParameter_cotTheta_read)" [lr_standaloneHLS/.settings/LinearRegression.cpp:92]   --->   Operation 68 'read' 'LinearRegression_HTP_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%LinearRegression_HTP_6 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_HTParameter_phiT_read)" [lr_standaloneHLS/.settings/LinearRegression.cpp:92]   --->   Operation 69 'read' 'LinearRegression_HTP_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%LinearRegression_HTP_7 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_HTParameter_qOverPt_read)" [lr_standaloneHLS/.settings/LinearRegression.cpp:92]   --->   Operation 70 'read' 'LinearRegression_HTP_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%LinearRegression_set = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_settings_chosenRofZ_read)" [lr_standaloneHLS/.settings/LinearRegression.cpp:92]   --->   Operation 71 'read' 'LinearRegression_set' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%LinearRegression_set_12 = call float @_ssdm_op_Read.ap_auto.float(float %LinearRegression_settings_chosenRofPhi_read)" [lr_standaloneHLS/.settings/LinearRegression.cpp:92]   --->   Operation 72 'read' 'LinearRegression_set_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.83ns)   --->   "store float 0.000000e+00, float* %sumData_xx_read_assi_1"   --->   Operation 73 'store' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 74 [1/1] (0.83ns)   --->   "store float 0.000000e+00, float* %sumData_y_read_assig_1"   --->   Operation 74 'store' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 75 [1/1] (0.83ns)   --->   "store float 0.000000e+00, float* %sumData_x_read_assig_1"   --->   Operation 75 'store' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 76 [1/1] (0.83ns)   --->   "store float 0.000000e+00, float* %sumData_xy_read_assi_1"   --->   Operation 76 'store' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 77 [1/1] (0.83ns)   --->   "store i32 0, i32* %sumData_n_read_assig_1"   --->   Operation 77 'store' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 78 [1/1] (0.83ns)   --->   "store float 0.000000e+00, float* %sumData_xx_read_assi"   --->   Operation 78 'store' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 79 [1/1] (0.83ns)   --->   "store float 0.000000e+00, float* %sumData_y_read_assig"   --->   Operation 79 'store' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 80 [1/1] (0.83ns)   --->   "store float 0.000000e+00, float* %sumData_x_read_assig"   --->   Operation 80 'store' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 81 [1/1] (0.83ns)   --->   "store float 0.000000e+00, float* %sumData_xy_read_assi"   --->   Operation 81 'store' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 82 [1/1] (0.83ns)   --->   "store i32 0, i32* %sumData_n_read_assig"   --->   Operation 82 'store' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 83 [1/1] (0.83ns)   --->   "br label %._crit_edge" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 7.89>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_begin_0_rec = phi i32 [ 0, %0 ], [ %p_rec1, %._crit_edge.backedge ]" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 84 'phi' 'p_begin_0_rec' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_begin_0_rec_cast2 = zext i32 %p_begin_0_rec to i64" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 85 'zext' 'p_begin_0_rec_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_609 = trunc i32 %p_begin_0_rec to i7" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 86 'trunc' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_609, i3 0)" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 87 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_610 = trunc i32 %p_begin_0_rec to i9" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 88 'trunc' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_610, i1 false)" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 89 'bitconcatenate' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.31ns)   --->   "%tmp_581 = add i10 %p_shl_cast, %p_shl1_cast" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 90 'add' 'tmp_581' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.14ns)   --->   "%tmp_s = icmp eq i32 %p_begin_0_rec, %LinearRegression_stu" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 91 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.48ns)   --->   "%p_rec1 = add i32 1, %p_begin_0_rec" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 92 'add' 'p_rec1' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %4, label %1" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%LinearRegression_stu_425 = getelementptr [30 x i32]* %LinearRegression_stubMap_data_second_size_s, i64 0, i64 %p_begin_0_rec_cast2" [lr_standaloneHLS/.settings/LinearRegression.cpp:95]   --->   Operation 94 'getelementptr' 'LinearRegression_stu_425' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (0.69ns)   --->   "%LinearRegression_stu_426 = load i32* %LinearRegression_stu_425, align 4" [lr_standaloneHLS/.settings/LinearRegression.cpp:95]   --->   Operation 95 'load' 'LinearRegression_stu_426' <Predicate = (!tmp_s)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sumData_n_read_assig_4 = load i32* %sumData_n_read_assig" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 96 'load' 'sumData_n_read_assig_4' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sumData_n_read_assig_5 = load i32* %sumData_n_read_assig_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 97 'load' 'sumData_n_read_assig_5' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 98 [3/3] (7.89ns)   --->   "%tmp_i7 = uitofp i32 %sumData_n_read_assig_5 to float" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 98 'uitofp' 'tmp_i7' <Predicate = (tmp_s)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 99 [3/3] (7.89ns)   --->   "%tmp_i8 = uitofp i32 %sumData_n_read_assig_4 to float" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 99 'uitofp' 'tmp_i8' <Predicate = (tmp_s)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 100 [1/2] (0.69ns)   --->   "%LinearRegression_stu_426 = load i32* %LinearRegression_stu_425, align 4" [lr_standaloneHLS/.settings/LinearRegression.cpp:95]   --->   Operation 100 'load' 'LinearRegression_stu_426' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_3 : Operation 101 [1/1] (1.14ns)   --->   "%tmp_i = icmp eq i32 %LinearRegression_stu_426, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:120->lr_standaloneHLS/.settings/LinearRegression.cpp:95]   --->   Operation 101 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %._crit_edge.backedge, label %.preheader.preheader" [lr_standaloneHLS/.settings/LinearRegression.cpp:95]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.83ns)   --->   "br label %.preheader"   --->   Operation 103 'br' <Predicate = (!tmp_i)> <Delay = 0.83>

State 4 <SV = 3> <Delay = 6.93>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%stubData_Z_read_assi = phi float [ %layerMaxPos_Z_1, %_ifconv ], [ 0xC7EFFFFDC0000000, %.preheader.preheader ]"   --->   Operation 104 'phi' 'stubData_Z_read_assi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%stubData_RZ_read_ass = phi float [ %layerMaxPos_RZ_1, %_ifconv ], [ 0xC7EFFFFDC0000000, %.preheader.preheader ]"   --->   Operation 105 'phi' 'stubData_RZ_read_ass' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%stubData_Phi_read_as = phi float [ %layerMaxPos_Phi, %_ifconv ], [ 0xC7EFFFFDC0000000, %.preheader.preheader ]"   --->   Operation 106 'phi' 'stubData_Phi_read_as' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%stubData_RPhi_read_a = phi float [ %layerMaxPos_RPhi, %_ifconv ], [ 0xC7EFFFFDC0000000, %.preheader.preheader ]"   --->   Operation 107 'phi' 'stubData_RPhi_read_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%stubData_Z_read_assi_1 = phi float [ %layerMinPos_Z_1, %_ifconv ], [ 0x380FFFF840000000, %.preheader.preheader ]"   --->   Operation 108 'phi' 'stubData_Z_read_assi_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%stubData_RZ_read_ass_1 = phi float [ %layerMinPos_RZ_1, %_ifconv ], [ 0x380FFFF840000000, %.preheader.preheader ]"   --->   Operation 109 'phi' 'stubData_RZ_read_ass_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%stubData_Phi_read_as_1 = phi float [ %layerMinPos_Phi, %_ifconv ], [ 0x380FFFF840000000, %.preheader.preheader ]"   --->   Operation 110 'phi' 'stubData_Phi_read_as_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%stubData_RPhi_read_a_1 = phi float [ %layerMinPos_RPhi, %_ifconv ], [ 0x380FFFF840000000, %.preheader.preheader ]"   --->   Operation 111 'phi' 'stubData_RPhi_read_a_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%ps = phi i1 [ %ps_1, %_ifconv ], [ false, %.preheader.preheader ]" [lr_standaloneHLS/.settings/LinearRegression.cpp:101]   --->   Operation 112 'phi' 'ps' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_begin2_0_rec = phi i32 [ %p_rec, %_ifconv ], [ 0, %.preheader.preheader ]" [lr_standaloneHLS/.settings/LinearRegression.cpp:99]   --->   Operation 113 'phi' 'p_begin2_0_rec' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_611 = trunc i32 %p_begin2_0_rec to i10" [lr_standaloneHLS/.settings/LinearRegression.cpp:99]   --->   Operation 114 'trunc' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.31ns)   --->   "%tmp_582 = add i10 %tmp_581, %tmp_611" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 115 'add' 'tmp_582' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_595_cast = zext i10 %tmp_582 to i64" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 116 'zext' 'tmp_595_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%LinearRegression_stu_427 = getelementptr [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, i64 0, i64 %tmp_595_cast" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 117 'getelementptr' 'LinearRegression_stu_427' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%LinearRegression_stu_428 = getelementptr [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, i64 0, i64 %tmp_595_cast" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 118 'getelementptr' 'LinearRegression_stu_428' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%LinearRegression_stu_429 = getelementptr [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, i64 0, i64 %tmp_595_cast" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 119 'getelementptr' 'LinearRegression_stu_429' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%LinearRegression_stu_430 = getelementptr [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, i64 0, i64 %tmp_595_cast" [lr_standaloneHLS/.settings/LinearRegression.cpp:94]   --->   Operation 120 'getelementptr' 'LinearRegression_stu_430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.14ns)   --->   "%tmp_81 = icmp eq i32 %p_begin2_0_rec, %LinearRegression_stu_426" [lr_standaloneHLS/.settings/LinearRegression.cpp:99]   --->   Operation 121 'icmp' 'tmp_81' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.48ns)   --->   "%p_rec = add i32 1, %p_begin2_0_rec" [lr_standaloneHLS/.settings/LinearRegression.cpp:99]   --->   Operation 122 'add' 'p_rec' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_81, label %2, label %_ifconv" [lr_standaloneHLS/.settings/LinearRegression.cpp:99]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (1.77ns)   --->   "%LinearRegression_stu_431 = load float* %LinearRegression_stu_427, align 4" [lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 124 'load' 'LinearRegression_stu_431' <Predicate = (!tmp_81)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_4 : Operation 125 [2/2] (1.77ns)   --->   "%LinearRegression_stu_432 = load float* %LinearRegression_stu_428, align 4" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 125 'load' 'LinearRegression_stu_432' <Predicate = (!tmp_81)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_4 : Operation 126 [2/2] (1.77ns)   --->   "%LinearRegression_stu_433 = load float* %LinearRegression_stu_429, align 4" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 126 'load' 'LinearRegression_stu_433' <Predicate = (!tmp_81)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_4 : Operation 127 [2/2] (0.86ns)   --->   "%LinearRegression_stu_434 = load i1* %LinearRegression_stu_430, align 1" [lr_standaloneHLS/.settings/LinearRegression.cpp:101]   --->   Operation 127 'load' 'LinearRegression_stu_434' <Predicate = (!tmp_81)> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_4 : Operation 128 [4/4] (6.93ns)   --->   "%layerPos_RPhi = fadd float %stubData_RPhi_read_a_1, %stubData_RPhi_read_a" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 128 'fadd' 'layerPos_RPhi' <Predicate = (tmp_81)> <Delay = 6.93> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [4/4] (6.43ns)   --->   "%layerPos_Phi = fadd float %stubData_Phi_read_as_1, %stubData_Phi_read_as" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 129 'fadd' 'layerPos_Phi' <Predicate = (tmp_81)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.70>
ST_5 : Operation 130 [1/2] (1.77ns)   --->   "%LinearRegression_stu_431 = load float* %LinearRegression_stu_427, align 4" [lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 130 'load' 'LinearRegression_stu_431' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_5 : Operation 131 [4/4] (6.93ns)   --->   "%pos_RPhi = fsub float %LinearRegression_stu_431, %LinearRegression_set_12" [lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 131 'fsub' 'pos_RPhi' <Predicate = true> <Delay = 6.93> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/2] (1.77ns)   --->   "%LinearRegression_stu_432 = load float* %LinearRegression_stu_428, align 4" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 132 'load' 'LinearRegression_stu_432' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_5 : Operation 133 [4/4] (6.43ns)   --->   "%tmp_82 = fsub float %LinearRegression_stu_432, %LinearRegression_HTP_6" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 133 'fsub' 'tmp_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [4/4] (6.43ns)   --->   "%pos_RZ = fsub float %LinearRegression_stu_431, %LinearRegression_set" [lr_standaloneHLS/.settings/LRstructsHLS.h:69->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 134 'fsub' 'pos_RZ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/2] (1.77ns)   --->   "%LinearRegression_stu_433 = load float* %LinearRegression_stu_429, align 4" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 135 'load' 'LinearRegression_stu_433' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_5 : Operation 136 [4/4] (6.43ns)   --->   "%tmp_84 = fsub float %LinearRegression_stu_433, %LinearRegression_HTP" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 136 'fsub' 'tmp_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/2] (0.86ns)   --->   "%LinearRegression_stu_434 = load i1* %LinearRegression_stu_430, align 1" [lr_standaloneHLS/.settings/LinearRegression.cpp:101]   --->   Operation 137 'load' 'LinearRegression_stu_434' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 138 [3/4] (6.43ns)   --->   "%pos_RPhi = fsub float %LinearRegression_stu_431, %LinearRegression_set_12" [lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 138 'fsub' 'pos_RPhi' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [3/4] (6.43ns)   --->   "%tmp_82 = fsub float %LinearRegression_stu_432, %LinearRegression_HTP_6" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 139 'fsub' 'tmp_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [3/4] (6.43ns)   --->   "%pos_RZ = fsub float %LinearRegression_stu_431, %LinearRegression_set" [lr_standaloneHLS/.settings/LRstructsHLS.h:69->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 140 'fsub' 'pos_RZ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [3/4] (6.43ns)   --->   "%tmp_84 = fsub float %LinearRegression_stu_433, %LinearRegression_HTP" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 141 'fsub' 'tmp_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 142 [2/4] (6.43ns)   --->   "%pos_RPhi = fsub float %LinearRegression_stu_431, %LinearRegression_set_12" [lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 142 'fsub' 'pos_RPhi' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [2/4] (6.43ns)   --->   "%tmp_82 = fsub float %LinearRegression_stu_432, %LinearRegression_HTP_6" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 143 'fsub' 'tmp_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [2/4] (6.43ns)   --->   "%pos_RZ = fsub float %LinearRegression_stu_431, %LinearRegression_set" [lr_standaloneHLS/.settings/LRstructsHLS.h:69->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 144 'fsub' 'pos_RZ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [2/4] (6.43ns)   --->   "%tmp_84 = fsub float %LinearRegression_stu_433, %LinearRegression_HTP" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 145 'fsub' 'tmp_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 146 [1/4] (6.43ns)   --->   "%pos_RPhi = fsub float %LinearRegression_stu_431, %LinearRegression_set_12" [lr_standaloneHLS/.settings/LRstructsHLS.h:67->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 146 'fsub' 'pos_RPhi' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/4] (6.43ns)   --->   "%tmp_82 = fsub float %LinearRegression_stu_432, %LinearRegression_HTP_6" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 147 'fsub' 'tmp_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/4] (6.43ns)   --->   "%pos_RZ = fsub float %LinearRegression_stu_431, %LinearRegression_set" [lr_standaloneHLS/.settings/LRstructsHLS.h:69->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 148 'fsub' 'pos_RZ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/4] (6.43ns)   --->   "%tmp_84 = fsub float %LinearRegression_stu_433, %LinearRegression_HTP" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 149 'fsub' 'tmp_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.12>
ST_9 : Operation 150 [2/2] (8.41ns)   --->   "%tmp_83 = fmul float %pos_RPhi, %LinearRegression_HTP_7" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 150 'fmul' 'tmp_83' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [2/2] (9.12ns)   --->   "%tmp_85 = fmul float %pos_RZ, %LinearRegression_HTP_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 151 'fmul' 'tmp_85' <Predicate = true> <Delay = 9.12> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%pos_RPhi_to_int = bitcast float %pos_RPhi to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 152 'bitcast' 'pos_RPhi_to_int' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pos_RPhi_to_int, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 153 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_614 = trunc i32 %pos_RPhi_to_int to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 154 'trunc' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%stubData_RPhi_read_a_2 = bitcast float %stubData_RPhi_read_a_1 to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 155 'bitcast' 'stubData_RPhi_read_a_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_143 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %stubData_RPhi_read_a_2, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 156 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_615 = trunc i32 %stubData_RPhi_read_a_2 to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 157 'trunc' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.78ns)   --->   "%notlhs7 = icmp ne i8 %tmp_141, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 158 'icmp' 'notlhs7' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (1.11ns)   --->   "%notrhs3 = icmp eq i23 %tmp_614, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 159 'icmp' 'notrhs3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.33ns)   --->   "%tmp_145 = or i1 %notrhs3, %notlhs7" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 160 'or' 'tmp_145' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.78ns)   --->   "%notlhs9 = icmp ne i8 %tmp_143, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 161 'icmp' 'notlhs9' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (1.11ns)   --->   "%notrhs4 = icmp eq i23 %tmp_615, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 162 'icmp' 'notrhs4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_RPhi)   --->   "%tmp_146 = or i1 %notrhs4, %notlhs9" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 163 'or' 'tmp_146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_RPhi)   --->   "%tmp_147 = and i1 %tmp_145, %tmp_146" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 164 'and' 'tmp_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (3.47ns)   --->   "%tmp_148 = fcmp olt float %pos_RPhi, %stubData_RPhi_read_a_1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 165 'fcmp' 'tmp_148' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_RPhi)   --->   "%tmp_149 = and i1 %tmp_147, %tmp_148" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 166 'and' 'tmp_149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMinPos_RPhi = select i1 %tmp_149, float %pos_RPhi, float %stubData_RPhi_read_a_1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:73->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 167 'select' 'layerMinPos_RPhi' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%pos_RZ_to_int = bitcast float %pos_RZ to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 168 'bitcast' 'pos_RZ_to_int' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_159 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pos_RZ_to_int, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 169 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_618 = trunc i32 %pos_RZ_to_int to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 170 'trunc' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%stubData_RZ_read_ass_2 = bitcast float %stubData_RZ_read_ass_1 to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 171 'bitcast' 'stubData_RZ_read_ass_2' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_161 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %stubData_RZ_read_ass_2, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 172 'partselect' 'tmp_161' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_619 = trunc i32 %stubData_RZ_read_ass_2 to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 173 'trunc' 'tmp_619' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.78ns)   --->   "%notlhs3 = icmp ne i8 %tmp_159, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 174 'icmp' 'notlhs3' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (1.11ns)   --->   "%notrhs7 = icmp eq i23 %tmp_618, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 175 'icmp' 'notrhs7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.33ns)   --->   "%tmp_163 = or i1 %notrhs7, %notlhs3" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 176 'or' 'tmp_163' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.78ns)   --->   "%notlhs4 = icmp ne i8 %tmp_161, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 177 'icmp' 'notlhs4' <Predicate = (LinearRegression_stu_434)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (1.11ns)   --->   "%notrhs8 = icmp eq i23 %tmp_619, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 178 'icmp' 'notrhs8' <Predicate = (LinearRegression_stu_434)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_RZ)   --->   "%tmp_164 = or i1 %notrhs8, %notlhs4" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 179 'or' 'tmp_164' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_RZ)   --->   "%tmp_165 = and i1 %tmp_163, %tmp_164" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 180 'and' 'tmp_165' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (3.47ns)   --->   "%tmp_166 = fcmp olt float %pos_RZ, %stubData_RZ_read_ass_1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 181 'fcmp' 'tmp_166' <Predicate = (LinearRegression_stu_434)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_RZ)   --->   "%tmp_167 = and i1 %tmp_165, %tmp_166" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 182 'and' 'tmp_167' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMinPos_RZ = select i1 %tmp_167, float %pos_RZ, float %stubData_RZ_read_ass_1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:75->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 183 'select' 'layerMinPos_RZ' <Predicate = (LinearRegression_stu_434)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%stubData_RPhi_read_a_3 = bitcast float %stubData_RPhi_read_a to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:81->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 184 'bitcast' 'stubData_RPhi_read_a_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_177 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %stubData_RPhi_read_a_3, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:81->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 185 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_622 = trunc i32 %stubData_RPhi_read_a_3 to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:81->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 186 'trunc' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.78ns)   --->   "%notlhs10 = icmp ne i8 %tmp_177, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:81->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 187 'icmp' 'notlhs10' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (1.11ns)   --->   "%notrhs12 = icmp eq i23 %tmp_622, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:81->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 188 'icmp' 'notrhs12' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_RPhi)   --->   "%tmp_179 = or i1 %notrhs12, %notlhs10" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:81->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 189 'or' 'tmp_179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_RPhi)   --->   "%tmp_180 = and i1 %tmp_145, %tmp_179" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:81->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 190 'and' 'tmp_180' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (3.47ns)   --->   "%tmp_181 = fcmp ogt float %pos_RPhi, %stubData_RPhi_read_a" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:81->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 191 'fcmp' 'tmp_181' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_RPhi)   --->   "%tmp_182 = and i1 %tmp_180, %tmp_181" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:81->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 192 'and' 'tmp_182' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMaxPos_RPhi = select i1 %tmp_182, float %pos_RPhi, float %stubData_RPhi_read_a" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:81->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 193 'select' 'layerMaxPos_RPhi' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%stubData_RZ_read_ass_3 = bitcast float %stubData_RZ_read_ass to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:83->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 194 'bitcast' 'stubData_RZ_read_ass_3' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_189 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %stubData_RZ_read_ass_3, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:83->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 195 'partselect' 'tmp_189' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_624 = trunc i32 %stubData_RZ_read_ass_3 to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:83->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 196 'trunc' 'tmp_624' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.78ns)   --->   "%notlhs12 = icmp ne i8 %tmp_189, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:83->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 197 'icmp' 'notlhs12' <Predicate = (LinearRegression_stu_434)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (1.11ns)   --->   "%notrhs14 = icmp eq i23 %tmp_624, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:83->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 198 'icmp' 'notrhs14' <Predicate = (LinearRegression_stu_434)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_RZ)   --->   "%tmp_191 = or i1 %notrhs14, %notlhs12" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:83->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 199 'or' 'tmp_191' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_RZ)   --->   "%tmp_192 = and i1 %tmp_163, %tmp_191" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:83->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 200 'and' 'tmp_192' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (3.47ns)   --->   "%tmp_193 = fcmp ogt float %pos_RZ, %stubData_RZ_read_ass" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:83->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 201 'fcmp' 'tmp_193' <Predicate = (LinearRegression_stu_434)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_RZ)   --->   "%tmp_194 = and i1 %tmp_192, %tmp_193" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:83->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 202 'and' 'tmp_194' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMaxPos_RZ = select i1 %tmp_194, float %pos_RZ, float %stubData_RZ_read_ass" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:83->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 203 'select' 'layerMaxPos_RZ' <Predicate = (LinearRegression_stu_434)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMaxPos_RZ_1 = select i1 %LinearRegression_stu_434, float %layerMaxPos_RZ, float %stubData_RZ_read_ass" [lr_standaloneHLS/.settings/LinearRegression.cpp:101]   --->   Operation 204 'select' 'layerMaxPos_RZ_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMinPos_RZ_1 = select i1 %LinearRegression_stu_434, float %layerMinPos_RZ, float %stubData_RZ_read_ass_1" [lr_standaloneHLS/.settings/LinearRegression.cpp:101]   --->   Operation 205 'select' 'layerMinPos_RZ_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.41>
ST_10 : Operation 206 [1/2] (8.41ns)   --->   "%tmp_83 = fmul float %pos_RPhi, %LinearRegression_HTP_7" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 206 'fmul' 'tmp_83' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/2] (8.41ns)   --->   "%tmp_85 = fmul float %pos_RZ, %LinearRegression_HTP_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 207 'fmul' 'tmp_85' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.93>
ST_11 : Operation 208 [4/4] (6.93ns)   --->   "%phi1_assign = fsub float %tmp_82, %tmp_83" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 208 'fsub' 'phi1_assign' <Predicate = true> <Delay = 6.93> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [4/4] (6.43ns)   --->   "%pos_Z = fsub float %tmp_84, %tmp_85" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 209 'fsub' 'pos_Z' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 210 [3/4] (6.43ns)   --->   "%phi1_assign = fsub float %tmp_82, %tmp_83" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 210 'fsub' 'phi1_assign' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [3/4] (6.43ns)   --->   "%pos_Z = fsub float %tmp_84, %tmp_85" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 211 'fsub' 'pos_Z' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 212 [2/4] (6.43ns)   --->   "%phi1_assign = fsub float %tmp_82, %tmp_83" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 212 'fsub' 'phi1_assign' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [2/4] (6.43ns)   --->   "%pos_Z = fsub float %tmp_84, %tmp_85" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 213 'fsub' 'pos_Z' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 214 [1/4] (6.43ns)   --->   "%phi1_assign = fsub float %tmp_82, %tmp_83" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 214 'fsub' 'phi1_assign' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/4] (6.43ns)   --->   "%pos_Z = fsub float %tmp_84, %tmp_85" [lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 215 'fsub' 'pos_Z' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.41>
ST_15 : Operation 216 [2/2] (8.41ns)   --->   "%n = fmul float %phi1_assign, 0x3FC45F3060000000" [lr_standaloneHLS/.settings/LRutilityHLS.h:42->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 216 'fmul' 'n' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%pos_Z_to_int = bitcast float %pos_Z to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 217 'bitcast' 'pos_Z_to_int' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_168 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pos_Z_to_int, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 218 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_620 = trunc i32 %pos_Z_to_int to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 219 'trunc' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%stubData_Z_read_assi_2 = bitcast float %stubData_Z_read_assi_1 to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 220 'bitcast' 'stubData_Z_read_assi_2' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_170 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %stubData_Z_read_assi_2, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 221 'partselect' 'tmp_170' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_621 = trunc i32 %stubData_Z_read_assi_2 to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 222 'trunc' 'tmp_621' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.78ns)   --->   "%notlhs5 = icmp ne i8 %tmp_168, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 223 'icmp' 'notlhs5' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 224 [1/1] (1.11ns)   --->   "%notrhs10 = icmp eq i23 %tmp_620, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 224 'icmp' 'notrhs10' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 225 [1/1] (0.33ns)   --->   "%tmp_172 = or i1 %notrhs10, %notlhs5" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 225 'or' 'tmp_172' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [1/1] (0.78ns)   --->   "%notlhs6 = icmp ne i8 %tmp_170, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 226 'icmp' 'notlhs6' <Predicate = (LinearRegression_stu_434)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 227 [1/1] (1.11ns)   --->   "%notrhs11 = icmp eq i23 %tmp_621, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 227 'icmp' 'notrhs11' <Predicate = (LinearRegression_stu_434)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_Z)   --->   "%tmp_173 = or i1 %notrhs11, %notlhs6" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 228 'or' 'tmp_173' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_Z)   --->   "%tmp_174 = and i1 %tmp_172, %tmp_173" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 229 'and' 'tmp_174' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [1/1] (3.47ns)   --->   "%tmp_175 = fcmp olt float %pos_Z, %stubData_Z_read_assi_1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 230 'fcmp' 'tmp_175' <Predicate = (LinearRegression_stu_434)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_Z)   --->   "%tmp_176 = and i1 %tmp_174, %tmp_175" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 231 'and' 'tmp_176' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMinPos_Z = select i1 %tmp_176, float %pos_Z, float %stubData_Z_read_assi_1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:76->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 232 'select' 'layerMinPos_Z' <Predicate = (LinearRegression_stu_434)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%stubData_Z_read_assi_3 = bitcast float %stubData_Z_read_assi to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:84->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 233 'bitcast' 'stubData_Z_read_assi_3' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_195 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %stubData_Z_read_assi_3, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:84->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 234 'partselect' 'tmp_195' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_625 = trunc i32 %stubData_Z_read_assi_3 to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:84->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 235 'trunc' 'tmp_625' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.78ns)   --->   "%notlhs13 = icmp ne i8 %tmp_195, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:84->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 236 'icmp' 'notlhs13' <Predicate = (LinearRegression_stu_434)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [1/1] (1.11ns)   --->   "%notrhs15 = icmp eq i23 %tmp_625, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:84->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 237 'icmp' 'notrhs15' <Predicate = (LinearRegression_stu_434)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_Z)   --->   "%tmp_197 = or i1 %notrhs15, %notlhs13" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:84->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 238 'or' 'tmp_197' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_Z)   --->   "%tmp_198 = and i1 %tmp_172, %tmp_197" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:84->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 239 'and' 'tmp_198' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (3.47ns)   --->   "%tmp_199 = fcmp ogt float %pos_Z, %stubData_Z_read_assi" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:84->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 240 'fcmp' 'tmp_199' <Predicate = (LinearRegression_stu_434)> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_Z)   --->   "%tmp_200 = and i1 %tmp_198, %tmp_199" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:84->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 241 'and' 'tmp_200' <Predicate = (LinearRegression_stu_434)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMaxPos_Z = select i1 %tmp_200, float %pos_Z, float %stubData_Z_read_assi" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:84->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 242 'select' 'layerMaxPos_Z' <Predicate = (LinearRegression_stu_434)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMaxPos_Z_1 = select i1 %LinearRegression_stu_434, float %layerMaxPos_Z, float %stubData_Z_read_assi" [lr_standaloneHLS/.settings/LinearRegression.cpp:101]   --->   Operation 243 'select' 'layerMaxPos_Z_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMinPos_Z_1 = select i1 %LinearRegression_stu_434, float %layerMinPos_Z, float %stubData_Z_read_assi_1" [lr_standaloneHLS/.settings/LinearRegression.cpp:101]   --->   Operation 244 'select' 'layerMinPos_Z_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 245 [1/1] (0.33ns)   --->   "%ps_1 = or i1 %LinearRegression_stu_434, %ps" [lr_standaloneHLS/.settings/LinearRegression.cpp:101]   --->   Operation 245 'or' 'ps_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.41>
ST_16 : Operation 246 [1/2] (8.41ns)   --->   "%n = fmul float %phi1_assign, 0x3FC45F3060000000" [lr_standaloneHLS/.settings/LRutilityHLS.h:42->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 246 'fmul' 'n' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.41>
ST_17 : Operation 247 [2/2] (8.41ns)   --->   "%tmp_1_i_i = fmul float %n, 0x401921FB60000000" [lr_standaloneHLS/.settings/LRutilityHLS.h:43->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 247 'fmul' 'tmp_1_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.41>
ST_18 : Operation 248 [1/2] (8.41ns)   --->   "%tmp_1_i_i = fmul float %n, 0x401921FB60000000" [lr_standaloneHLS/.settings/LRutilityHLS.h:43->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 248 'fmul' 'tmp_1_i_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.93>
ST_19 : Operation 249 [4/4] (6.93ns)   --->   "%tmp_2_i_i = fsub float %phi1_assign, %tmp_1_i_i" [lr_standaloneHLS/.settings/LRutilityHLS.h:43->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 249 'fsub' 'tmp_2_i_i' <Predicate = true> <Delay = 6.93> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 250 [3/4] (6.43ns)   --->   "%tmp_2_i_i = fsub float %phi1_assign, %tmp_1_i_i" [lr_standaloneHLS/.settings/LRutilityHLS.h:43->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 250 'fsub' 'tmp_2_i_i' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 251 [2/4] (6.43ns)   --->   "%tmp_2_i_i = fsub float %phi1_assign, %tmp_1_i_i" [lr_standaloneHLS/.settings/LRutilityHLS.h:43->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 251 'fsub' 'tmp_2_i_i' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.98>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%phi1_assign_to_int = bitcast float %phi1_assign to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:26->lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 252 'bitcast' 'phi1_assign_to_int' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %phi1_assign_to_int, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:26->lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 253 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_612 = trunc i32 %phi1_assign_to_int to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:26->lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 254 'trunc' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.78ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:26->lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 255 'icmp' 'notlhs' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 256 [1/1] (1.11ns)   --->   "%notrhs = icmp eq i23 %tmp_612, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:26->lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 256 'icmp' 'notrhs' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node p_0_i_i_i)   --->   "%tmp_133 = or i1 %notrhs, %notlhs" [lr_standaloneHLS/.settings/LRutilityHLS.h:26->lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 257 'or' 'tmp_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 258 [1/1] (3.47ns)   --->   "%tmp_134 = fcmp olt float %phi1_assign, 0.000000e+00" [lr_standaloneHLS/.settings/LRutilityHLS.h:26->lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 258 'fcmp' 'tmp_134' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node p_0_i_i_i)   --->   "%tmp_135 = and i1 %tmp_133, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:26->lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 259 'and' 'tmp_135' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node p_0_i_i_i)   --->   "%tmp_neg_i_i_i = xor i32 %phi1_assign_to_int, -2147483648" [lr_standaloneHLS/.settings/LRutilityHLS.h:27->lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 260 'xor' 'tmp_neg_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node p_0_i_i_i)   --->   "%tmp_i_i_i = bitcast i32 %tmp_neg_i_i_i to float" [lr_standaloneHLS/.settings/LRutilityHLS.h:27->lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 261 'bitcast' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 262 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_0_i_i_i = select i1 %tmp_135, float %tmp_i_i_i, float %phi1_assign" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 262 'select' 'p_0_i_i_i' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%p_0_i_i_i_to_int = bitcast float %p_0_i_i_i to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 263 'bitcast' 'p_0_i_i_i_to_int' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_0_i_i_i_to_int, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 264 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_613 = trunc i32 %p_0_i_i_i_to_int to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 265 'trunc' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.78ns)   --->   "%notlhs8 = icmp ne i8 %tmp_136, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 266 'icmp' 'notlhs8' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 267 [1/1] (1.11ns)   --->   "%notrhs9 = icmp eq i23 %tmp_613, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 267 'icmp' 'notrhs9' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node pos_Phi)   --->   "%tmp_138 = or i1 %notrhs9, %notlhs8" [lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 268 'or' 'tmp_138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 269 [1/1] (3.47ns)   --->   "%tmp_139 = fcmp ole float %p_0_i_i_i, 0x400921FB60000000" [lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 269 'fcmp' 'tmp_139' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node pos_Phi)   --->   "%tmp_140 = and i1 %tmp_138, %tmp_139" [lr_standaloneHLS/.settings/LRutilityHLS.h:40->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 270 'and' 'tmp_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 271 [1/4] (6.43ns)   --->   "%tmp_2_i_i = fsub float %phi1_assign, %tmp_1_i_i" [lr_standaloneHLS/.settings/LRutilityHLS.h:43->lr_standaloneHLS/.settings/LRutilityHLS.h:48->lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 271 'fsub' 'tmp_2_i_i' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 272 [1/1] (0.44ns) (out node of the LUT)   --->   "%pos_Phi = select i1 %tmp_140, float %phi1_assign, float %tmp_2_i_i" [lr_standaloneHLS/.settings/LRstructsHLS.h:68->lr_standaloneHLS/.settings/LRstructsHLS.h:70->lr_standaloneHLS/.settings/LinearRegression.cpp:100]   --->   Operation 272 'select' 'pos_Phi' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.91>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%pos_Phi_to_int = bitcast float %pos_Phi to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 273 'bitcast' 'pos_Phi_to_int' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_150 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pos_Phi_to_int, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 274 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_616 = trunc i32 %pos_Phi_to_int to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 275 'trunc' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%stubData_Phi_read_as_2 = bitcast float %stubData_Phi_read_as_1 to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 276 'bitcast' 'stubData_Phi_read_as_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_152 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %stubData_Phi_read_as_2, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 277 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_617 = trunc i32 %stubData_Phi_read_as_2 to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 278 'trunc' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.78ns)   --->   "%notlhs1 = icmp ne i8 %tmp_150, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 279 'icmp' 'notlhs1' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 280 [1/1] (1.11ns)   --->   "%notrhs5 = icmp eq i23 %tmp_616, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 280 'icmp' 'notrhs5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 281 [1/1] (0.33ns)   --->   "%tmp_154 = or i1 %notrhs5, %notlhs1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 281 'or' 'tmp_154' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 282 [1/1] (0.78ns)   --->   "%notlhs2 = icmp ne i8 %tmp_152, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 282 'icmp' 'notlhs2' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 283 [1/1] (1.11ns)   --->   "%notrhs6 = icmp eq i23 %tmp_617, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 283 'icmp' 'notrhs6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_Phi)   --->   "%tmp_155 = or i1 %notrhs6, %notlhs2" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 284 'or' 'tmp_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_Phi)   --->   "%tmp_156 = and i1 %tmp_154, %tmp_155" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 285 'and' 'tmp_156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 286 [1/1] (3.47ns)   --->   "%tmp_157 = fcmp olt float %pos_Phi, %stubData_Phi_read_as_1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 286 'fcmp' 'tmp_157' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node layerMinPos_Phi)   --->   "%tmp_158 = and i1 %tmp_156, %tmp_157" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 287 'and' 'tmp_158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 288 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMinPos_Phi = select i1 %tmp_158, float %pos_Phi, float %stubData_Phi_read_as_1" [lr_standaloneHLS/.settings/LRutilityHLS.h:12->lr_standaloneHLS/.settings/LRstructsHLS.h:74->lr_standaloneHLS/.settings/LinearRegression.cpp:103]   --->   Operation 288 'select' 'layerMinPos_Phi' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%stubData_Phi_read_as_3 = bitcast float %stubData_Phi_read_as to i32" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:82->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 289 'bitcast' 'stubData_Phi_read_as_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_183 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %stubData_Phi_read_as_3, i32 23, i32 30)" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:82->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 290 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_623 = trunc i32 %stubData_Phi_read_as_3 to i23" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:82->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 291 'trunc' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.78ns)   --->   "%notlhs11 = icmp ne i8 %tmp_183, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:82->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 292 'icmp' 'notlhs11' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 293 [1/1] (1.11ns)   --->   "%notrhs13 = icmp eq i23 %tmp_623, 0" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:82->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 293 'icmp' 'notrhs13' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_Phi)   --->   "%tmp_185 = or i1 %notrhs13, %notlhs11" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:82->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 294 'or' 'tmp_185' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_Phi)   --->   "%tmp_186 = and i1 %tmp_154, %tmp_185" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:82->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 295 'and' 'tmp_186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (3.47ns)   --->   "%tmp_187 = fcmp ogt float %pos_Phi, %stubData_Phi_read_as" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:82->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 296 'fcmp' 'tmp_187' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node layerMaxPos_Phi)   --->   "%tmp_188 = and i1 %tmp_186, %tmp_187" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:82->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 297 'and' 'tmp_188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [1/1] (0.44ns) (out node of the LUT)   --->   "%layerMaxPos_Phi = select i1 %tmp_188, float %pos_Phi, float %stubData_Phi_read_as" [lr_standaloneHLS/.settings/LRutilityHLS.h:19->lr_standaloneHLS/.settings/LRstructsHLS.h:82->lr_standaloneHLS/.settings/LinearRegression.cpp:104]   --->   Operation 298 'select' 'layerMaxPos_Phi' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "br label %.preheader" [lr_standaloneHLS/.settings/LinearRegression.cpp:99]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 4> <Delay = 6.43>
ST_24 : Operation 300 [3/4] (6.43ns)   --->   "%layerPos_RPhi = fadd float %stubData_RPhi_read_a_1, %stubData_RPhi_read_a" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 300 'fadd' 'layerPos_RPhi' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [3/4] (6.43ns)   --->   "%layerPos_Phi = fadd float %stubData_Phi_read_as_1, %stubData_Phi_read_as" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 301 'fadd' 'layerPos_Phi' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 5> <Delay = 6.43>
ST_25 : Operation 302 [2/4] (6.43ns)   --->   "%layerPos_RPhi = fadd float %stubData_RPhi_read_a_1, %stubData_RPhi_read_a" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 302 'fadd' 'layerPos_RPhi' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 303 [2/4] (6.43ns)   --->   "%layerPos_Phi = fadd float %stubData_Phi_read_as_1, %stubData_Phi_read_as" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 303 'fadd' 'layerPos_Phi' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 6> <Delay = 6.43>
ST_26 : Operation 304 [1/4] (6.43ns)   --->   "%layerPos_RPhi = fadd float %stubData_RPhi_read_a_1, %stubData_RPhi_read_a" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 304 'fadd' 'layerPos_RPhi' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 305 [1/4] (6.43ns)   --->   "%layerPos_Phi = fadd float %stubData_Phi_read_as_1, %stubData_Phi_read_as" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 305 'fadd' 'layerPos_Phi' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 7> <Delay = 9.12>
ST_27 : Operation 306 [2/2] (8.41ns)   --->   "%layerPos_RPhi_1 = fmul float %layerPos_RPhi, 5.000000e-01" [lr_standaloneHLS/.settings/LRstructsHLS.h:93->lr_standaloneHLS/.settings/LinearRegression.cpp:113]   --->   Operation 306 'fmul' 'layerPos_RPhi_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 307 [2/2] (9.12ns)   --->   "%layerPos_Phi_1 = fmul float %layerPos_Phi, 5.000000e-01" [lr_standaloneHLS/.settings/LRstructsHLS.h:94->lr_standaloneHLS/.settings/LinearRegression.cpp:113]   --->   Operation 307 'fmul' 'layerPos_Phi_1' <Predicate = true> <Delay = 9.12> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 8> <Delay = 8.41>
ST_28 : Operation 308 [4/4] (6.93ns)   --->   "%layerPos_RZ = fadd float %stubData_RZ_read_ass_1, %stubData_RZ_read_ass" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 308 'fadd' 'layerPos_RZ' <Predicate = true> <Delay = 6.93> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 309 [4/4] (6.43ns)   --->   "%layerPos_Z = fadd float %stubData_Z_read_assi_1, %stubData_Z_read_assi" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 309 'fadd' 'layerPos_Z' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 310 [1/2] (8.41ns)   --->   "%layerPos_RPhi_1 = fmul float %layerPos_RPhi, 5.000000e-01" [lr_standaloneHLS/.settings/LRstructsHLS.h:93->lr_standaloneHLS/.settings/LinearRegression.cpp:113]   --->   Operation 310 'fmul' 'layerPos_RPhi_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 311 [1/2] (8.41ns)   --->   "%layerPos_Phi_1 = fmul float %layerPos_Phi, 5.000000e-01" [lr_standaloneHLS/.settings/LRstructsHLS.h:94->lr_standaloneHLS/.settings/LinearRegression.cpp:113]   --->   Operation 311 'fmul' 'layerPos_Phi_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 9> <Delay = 9.12>
ST_29 : Operation 312 [1/1] (0.00ns)   --->   "%sumData_x_read_assig_2 = load float* %sumData_x_read_assig_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:115->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 312 'load' 'sumData_x_read_assig_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 313 [1/1] (0.00ns)   --->   "%sumData_y_read_assig_2 = load float* %sumData_y_read_assig_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:116->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 313 'load' 'sumData_y_read_assig_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 314 [3/4] (6.43ns)   --->   "%layerPos_RZ = fadd float %stubData_RZ_read_ass_1, %stubData_RZ_read_ass" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 314 'fadd' 'layerPos_RZ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 315 [3/4] (6.43ns)   --->   "%layerPos_Z = fadd float %stubData_Z_read_assi_1, %stubData_Z_read_assi" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 315 'fadd' 'layerPos_Z' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 316 [2/2] (8.41ns)   --->   "%tmp_1_i = fmul float %layerPos_RPhi_1, %layerPos_Phi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 316 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 317 [4/4] (6.93ns)   --->   "%phiSums_x = fadd float %sumData_x_read_assig_2, %layerPos_RPhi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:115->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 317 'fadd' 'phiSums_x' <Predicate = true> <Delay = 6.93> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 318 [4/4] (6.43ns)   --->   "%phiSums_y = fadd float %sumData_y_read_assig_2, %layerPos_Phi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:116->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 318 'fadd' 'phiSums_y' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 319 [2/2] (9.12ns)   --->   "%tmp_5_i = fmul float %layerPos_RPhi_1, %layerPos_RPhi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 319 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 9.12> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 10> <Delay = 8.41>
ST_30 : Operation 320 [2/4] (6.43ns)   --->   "%layerPos_RZ = fadd float %stubData_RZ_read_ass_1, %stubData_RZ_read_ass" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 320 'fadd' 'layerPos_RZ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 321 [2/4] (6.43ns)   --->   "%layerPos_Z = fadd float %stubData_Z_read_assi_1, %stubData_Z_read_assi" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 321 'fadd' 'layerPos_Z' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 322 [1/2] (8.41ns)   --->   "%tmp_1_i = fmul float %layerPos_RPhi_1, %layerPos_Phi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 322 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 323 [3/4] (6.43ns)   --->   "%phiSums_x = fadd float %sumData_x_read_assig_2, %layerPos_RPhi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:115->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 323 'fadd' 'phiSums_x' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 324 [3/4] (6.43ns)   --->   "%phiSums_y = fadd float %sumData_y_read_assig_2, %layerPos_Phi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:116->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 324 'fadd' 'phiSums_y' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 325 [1/2] (8.41ns)   --->   "%tmp_5_i = fmul float %layerPos_RPhi_1, %layerPos_RPhi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 325 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 6.93>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "%sumData_xy_read_assi_2 = load float* %sumData_xy_read_assi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 326 'load' 'sumData_xy_read_assi_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (0.00ns)   --->   "%sumData_xx_read_assi_2 = load float* %sumData_xx_read_assi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 327 'load' 'sumData_xx_read_assi_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 328 [1/4] (6.43ns)   --->   "%layerPos_RZ = fadd float %stubData_RZ_read_ass_1, %stubData_RZ_read_ass" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 328 'fadd' 'layerPos_RZ' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 329 [1/4] (6.43ns)   --->   "%layerPos_Z = fadd float %stubData_Z_read_assi_1, %stubData_Z_read_assi" [lr_standaloneHLS/.settings/LRstructsHLS.h:89->lr_standaloneHLS/.settings/LinearRegression.cpp:112]   --->   Operation 329 'fadd' 'layerPos_Z' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 330 [4/4] (6.93ns)   --->   "%phiSums_xy = fadd float %tmp_1_i, %sumData_xy_read_assi_2" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 330 'fadd' 'phiSums_xy' <Predicate = true> <Delay = 6.93> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 331 [2/4] (6.43ns)   --->   "%phiSums_x = fadd float %sumData_x_read_assig_2, %layerPos_RPhi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:115->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 331 'fadd' 'phiSums_x' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 332 [2/4] (6.43ns)   --->   "%phiSums_y = fadd float %sumData_y_read_assig_2, %layerPos_Phi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:116->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 332 'fadd' 'phiSums_y' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 333 [4/4] (6.43ns)   --->   "%phiSums_xx = fadd float %tmp_5_i, %sumData_xx_read_assi_2" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 333 'fadd' 'phiSums_xx' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 9.12>
ST_32 : Operation 334 [2/2] (8.41ns)   --->   "%layerPos_RZ_1 = fmul float %layerPos_RZ, 5.000000e-01" [lr_standaloneHLS/.settings/LRstructsHLS.h:95->lr_standaloneHLS/.settings/LinearRegression.cpp:113]   --->   Operation 334 'fmul' 'layerPos_RZ_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 335 [2/2] (9.12ns)   --->   "%layerPos_Z_1 = fmul float %layerPos_Z, 5.000000e-01" [lr_standaloneHLS/.settings/LRstructsHLS.h:96->lr_standaloneHLS/.settings/LinearRegression.cpp:113]   --->   Operation 335 'fmul' 'layerPos_Z_1' <Predicate = true> <Delay = 9.12> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 336 [3/4] (6.43ns)   --->   "%phiSums_xy = fadd float %tmp_1_i, %sumData_xy_read_assi_2" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 336 'fadd' 'phiSums_xy' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 337 [1/4] (6.43ns)   --->   "%phiSums_x = fadd float %sumData_x_read_assig_2, %layerPos_RPhi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:115->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 337 'fadd' 'phiSums_x' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 338 [1/4] (6.43ns)   --->   "%phiSums_y = fadd float %sumData_y_read_assig_2, %layerPos_Phi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:116->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 338 'fadd' 'phiSums_y' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 339 [3/4] (6.43ns)   --->   "%phiSums_xx = fadd float %tmp_5_i, %sumData_xx_read_assi_2" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 339 'fadd' 'phiSums_xx' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 340 [1/1] (0.83ns)   --->   "store float %phiSums_y, float* %sumData_y_read_assig_1" [lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 340 'store' <Predicate = true> <Delay = 0.83>
ST_32 : Operation 341 [1/1] (0.83ns)   --->   "store float %phiSums_x, float* %sumData_x_read_assig_1" [lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 341 'store' <Predicate = true> <Delay = 0.83>

State 33 <SV = 13> <Delay = 8.41>
ST_33 : Operation 342 [1/2] (8.41ns)   --->   "%layerPos_RZ_1 = fmul float %layerPos_RZ, 5.000000e-01" [lr_standaloneHLS/.settings/LRstructsHLS.h:95->lr_standaloneHLS/.settings/LinearRegression.cpp:113]   --->   Operation 342 'fmul' 'layerPos_RZ_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 343 [1/2] (8.41ns)   --->   "%layerPos_Z_1 = fmul float %layerPos_Z, 5.000000e-01" [lr_standaloneHLS/.settings/LRstructsHLS.h:96->lr_standaloneHLS/.settings/LinearRegression.cpp:113]   --->   Operation 343 'fmul' 'layerPos_Z_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 344 [2/4] (6.43ns)   --->   "%phiSums_xy = fadd float %tmp_1_i, %sumData_xy_read_assi_2" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 344 'fadd' 'phiSums_xy' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 345 [2/4] (6.43ns)   --->   "%phiSums_xx = fadd float %tmp_5_i, %sumData_xx_read_assi_2" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 345 'fadd' 'phiSums_xx' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 9.12>
ST_34 : Operation 346 [1/1] (0.00ns)   --->   "%sumData_n_read_assig_2 = load i32* %sumData_n_read_assig_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:113->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 346 'load' 'sumData_n_read_assig_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 347 [1/1] (1.48ns)   --->   "%phiSums_n = add i32 %sumData_n_read_assig_2, 1" [lr_standaloneHLS/.settings/LRstructsHLS.h:113->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 347 'add' 'phiSums_n' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 348 [1/4] (6.43ns)   --->   "%phiSums_xy = fadd float %tmp_1_i, %sumData_xy_read_assi_2" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 348 'fadd' 'phiSums_xy' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 349 [1/4] (6.43ns)   --->   "%phiSums_xx = fadd float %tmp_5_i, %sumData_xx_read_assi_2" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 349 'fadd' 'phiSums_xx' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 350 [1/1] (0.83ns)   --->   "store float %phiSums_xx, float* %sumData_xx_read_assi_1" [lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 350 'store' <Predicate = true> <Delay = 0.83>
ST_34 : Operation 351 [1/1] (0.83ns)   --->   "store float %phiSums_xy, float* %sumData_xy_read_assi_1" [lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 351 'store' <Predicate = true> <Delay = 0.83>
ST_34 : Operation 352 [1/1] (0.83ns)   --->   "store i32 %phiSums_n, i32* %sumData_n_read_assig_1" [lr_standaloneHLS/.settings/LinearRegression.cpp:114]   --->   Operation 352 'store' <Predicate = true> <Delay = 0.83>
ST_34 : Operation 353 [1/1] (0.00ns)   --->   "br i1 %ps, label %3, label %._crit_edge.backedge" [lr_standaloneHLS/.settings/LinearRegression.cpp:115]   --->   Operation 353 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 354 [1/1] (0.00ns)   --->   "%sumData_x_read_assig_3 = load float* %sumData_x_read_assig" [lr_standaloneHLS/.settings/LRstructsHLS.h:115->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 354 'load' 'sumData_x_read_assig_3' <Predicate = (ps)> <Delay = 0.00>
ST_34 : Operation 355 [1/1] (0.00ns)   --->   "%sumData_y_read_assig_3 = load float* %sumData_y_read_assig" [lr_standaloneHLS/.settings/LRstructsHLS.h:116->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 355 'load' 'sumData_y_read_assig_3' <Predicate = (ps)> <Delay = 0.00>
ST_34 : Operation 356 [2/2] (8.41ns)   --->   "%tmp_1_i3 = fmul float %layerPos_RZ_1, %layerPos_Z_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 356 'fmul' 'tmp_1_i3' <Predicate = (ps)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 357 [4/4] (6.93ns)   --->   "%zSums_x = fadd float %sumData_x_read_assig_3, %layerPos_RZ_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:115->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 357 'fadd' 'zSums_x' <Predicate = (ps)> <Delay = 6.93> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 358 [4/4] (6.43ns)   --->   "%zSums_y = fadd float %sumData_y_read_assig_3, %layerPos_Z_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:116->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 358 'fadd' 'zSums_y' <Predicate = (ps)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 359 [2/2] (9.12ns)   --->   "%tmp_5_i1 = fmul float %layerPos_RZ_1, %layerPos_RZ_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 359 'fmul' 'tmp_5_i1' <Predicate = (ps)> <Delay = 9.12> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 15> <Delay = 8.41>
ST_35 : Operation 360 [1/2] (8.41ns)   --->   "%tmp_1_i3 = fmul float %layerPos_RZ_1, %layerPos_Z_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 360 'fmul' 'tmp_1_i3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 361 [3/4] (6.43ns)   --->   "%zSums_x = fadd float %sumData_x_read_assig_3, %layerPos_RZ_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:115->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 361 'fadd' 'zSums_x' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 362 [3/4] (6.43ns)   --->   "%zSums_y = fadd float %sumData_y_read_assig_3, %layerPos_Z_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:116->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 362 'fadd' 'zSums_y' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 363 [1/2] (8.41ns)   --->   "%tmp_5_i1 = fmul float %layerPos_RZ_1, %layerPos_RZ_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 363 'fmul' 'tmp_5_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 16> <Delay = 6.93>
ST_36 : Operation 364 [1/1] (0.00ns)   --->   "%sumData_xy_read_assi_3 = load float* %sumData_xy_read_assi" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 364 'load' 'sumData_xy_read_assi_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 365 [1/1] (0.00ns)   --->   "%sumData_xx_read_assi_3 = load float* %sumData_xx_read_assi" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 365 'load' 'sumData_xx_read_assi_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 366 [4/4] (6.93ns)   --->   "%zSums_xy = fadd float %tmp_1_i3, %sumData_xy_read_assi_3" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 366 'fadd' 'zSums_xy' <Predicate = true> <Delay = 6.93> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 367 [2/4] (6.43ns)   --->   "%zSums_x = fadd float %sumData_x_read_assig_3, %layerPos_RZ_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:115->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 367 'fadd' 'zSums_x' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 368 [2/4] (6.43ns)   --->   "%zSums_y = fadd float %sumData_y_read_assig_3, %layerPos_Z_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:116->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 368 'fadd' 'zSums_y' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 369 [4/4] (6.43ns)   --->   "%zSums_xx = fadd float %tmp_5_i1, %sumData_xx_read_assi_3" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 369 'fadd' 'zSums_xx' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 17> <Delay = 7.27>
ST_37 : Operation 370 [3/4] (6.43ns)   --->   "%zSums_xy = fadd float %tmp_1_i3, %sumData_xy_read_assi_3" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 370 'fadd' 'zSums_xy' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 371 [1/4] (6.43ns)   --->   "%zSums_x = fadd float %sumData_x_read_assig_3, %layerPos_RZ_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:115->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 371 'fadd' 'zSums_x' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 372 [1/4] (6.43ns)   --->   "%zSums_y = fadd float %sumData_y_read_assig_3, %layerPos_Z_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:116->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 372 'fadd' 'zSums_y' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 373 [3/4] (6.43ns)   --->   "%zSums_xx = fadd float %tmp_5_i1, %sumData_xx_read_assi_3" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 373 'fadd' 'zSums_xx' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 374 [1/1] (0.83ns)   --->   "store float %zSums_y, float* %sumData_y_read_assig" [lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 374 'store' <Predicate = true> <Delay = 0.83>
ST_37 : Operation 375 [1/1] (0.83ns)   --->   "store float %zSums_x, float* %sumData_x_read_assig" [lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 375 'store' <Predicate = true> <Delay = 0.83>

State 38 <SV = 18> <Delay = 6.43>
ST_38 : Operation 376 [2/4] (6.43ns)   --->   "%zSums_xy = fadd float %tmp_1_i3, %sumData_xy_read_assi_3" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 376 'fadd' 'zSums_xy' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 377 [2/4] (6.43ns)   --->   "%zSums_xx = fadd float %tmp_5_i1, %sumData_xx_read_assi_3" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 377 'fadd' 'zSums_xx' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 7.27>
ST_39 : Operation 378 [1/1] (0.00ns)   --->   "%sumData_n_read_assig_3 = load i32* %sumData_n_read_assig" [lr_standaloneHLS/.settings/LRstructsHLS.h:113->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 378 'load' 'sumData_n_read_assig_3' <Predicate = (!tmp_i & ps)> <Delay = 0.00>
ST_39 : Operation 379 [1/1] (1.48ns)   --->   "%zSums_n = add i32 %sumData_n_read_assig_3, 1" [lr_standaloneHLS/.settings/LRstructsHLS.h:113->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 379 'add' 'zSums_n' <Predicate = (!tmp_i & ps)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 380 [1/4] (6.43ns)   --->   "%zSums_xy = fadd float %tmp_1_i3, %sumData_xy_read_assi_3" [lr_standaloneHLS/.settings/LRstructsHLS.h:114->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 380 'fadd' 'zSums_xy' <Predicate = (!tmp_i & ps)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 381 [1/4] (6.43ns)   --->   "%zSums_xx = fadd float %tmp_5_i1, %sumData_xx_read_assi_3" [lr_standaloneHLS/.settings/LRstructsHLS.h:117->lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 381 'fadd' 'zSums_xx' <Predicate = (!tmp_i & ps)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 382 [1/1] (0.83ns)   --->   "store float %zSums_xx, float* %sumData_xx_read_assi" [lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 382 'store' <Predicate = (!tmp_i & ps)> <Delay = 0.83>
ST_39 : Operation 383 [1/1] (0.83ns)   --->   "store float %zSums_xy, float* %sumData_xy_read_assi" [lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 383 'store' <Predicate = (!tmp_i & ps)> <Delay = 0.83>
ST_39 : Operation 384 [1/1] (0.83ns)   --->   "store i32 %zSums_n, i32* %sumData_n_read_assig" [lr_standaloneHLS/.settings/LinearRegression.cpp:116]   --->   Operation 384 'store' <Predicate = (!tmp_i & ps)> <Delay = 0.83>
ST_39 : Operation 385 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [lr_standaloneHLS/.settings/LinearRegression.cpp:117]   --->   Operation 385 'br' <Predicate = (!tmp_i & ps)> <Delay = 0.00>
ST_39 : Operation 386 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 386 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 2> <Delay = 7.89>
ST_40 : Operation 387 [2/3] (7.89ns)   --->   "%tmp_i7 = uitofp i32 %sumData_n_read_assig_5 to float" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 387 'uitofp' 'tmp_i7' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 388 [2/3] (7.89ns)   --->   "%tmp_i8 = uitofp i32 %sumData_n_read_assig_4 to float" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 388 'uitofp' 'tmp_i8' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 3> <Delay = 7.89>
ST_41 : Operation 389 [1/3] (7.89ns)   --->   "%tmp_i7 = uitofp i32 %sumData_n_read_assig_5 to float" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 389 'uitofp' 'tmp_i7' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 390 [1/3] (7.89ns)   --->   "%tmp_i8 = uitofp i32 %sumData_n_read_assig_4 to float" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 390 'uitofp' 'tmp_i8' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 4> <Delay = 9.12>
ST_42 : Operation 391 [1/1] (0.00ns)   --->   "%sumData_xy_read_assi_4 = load float* %sumData_xy_read_assi" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 391 'load' 'sumData_xy_read_assi_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 392 [1/1] (0.00ns)   --->   "%sumData_x_read_assig_4 = load float* %sumData_x_read_assig" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 392 'load' 'sumData_x_read_assig_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 393 [1/1] (0.00ns)   --->   "%sumData_y_read_assig_4 = load float* %sumData_y_read_assig" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 393 'load' 'sumData_y_read_assig_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 394 [1/1] (0.00ns)   --->   "%sumData_xx_read_assi_4 = load float* %sumData_xx_read_assi" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 394 'load' 'sumData_xx_read_assi_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 395 [1/1] (0.00ns)   --->   "%sumData_xy_read_assi_5 = load float* %sumData_xy_read_assi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 395 'load' 'sumData_xy_read_assi_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 396 [1/1] (0.00ns)   --->   "%sumData_x_read_assig_5 = load float* %sumData_x_read_assig_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 396 'load' 'sumData_x_read_assig_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 397 [1/1] (0.00ns)   --->   "%sumData_y_read_assig_5 = load float* %sumData_y_read_assig_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 397 'load' 'sumData_y_read_assig_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 398 [1/1] (0.00ns)   --->   "%sumData_xx_read_assi_5 = load float* %sumData_xx_read_assi_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 398 'load' 'sumData_xx_read_assi_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 399 [2/2] (8.41ns)   --->   "%tmp_7_i = fmul float %tmp_i7, %sumData_xx_read_assi_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 399 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 400 [2/2] (9.12ns)   --->   "%tmp_8_i = fmul float %sumData_x_read_assig_5, %sumData_x_read_assig_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 400 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 9.12> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 401 [2/2] (8.41ns)   --->   "%tmp_9_i = fmul float %tmp_i7, %sumData_xy_read_assi_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 401 'fmul' 'tmp_9_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 402 [2/2] (8.41ns)   --->   "%tmp_i_13 = fmul float %sumData_x_read_assig_5, %sumData_y_read_assig_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 402 'fmul' 'tmp_i_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 403 [2/2] (8.41ns)   --->   "%tmp_2_i = fmul float %sumData_y_read_assig_5, %sumData_xx_read_assi_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 403 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 404 [2/2] (8.41ns)   --->   "%tmp_3_i = fmul float %sumData_x_read_assig_5, %sumData_xy_read_assi_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 404 'fmul' 'tmp_3_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 405 [2/2] (8.41ns)   --->   "%tmp_7_i1 = fmul float %tmp_i8, %sumData_xx_read_assi_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 405 'fmul' 'tmp_7_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 406 [2/2] (8.41ns)   --->   "%tmp_8_i1 = fmul float %sumData_x_read_assig_4, %sumData_x_read_assig_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 406 'fmul' 'tmp_8_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 407 [2/2] (8.41ns)   --->   "%tmp_9_i1 = fmul float %tmp_i8, %sumData_xy_read_assi_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 407 'fmul' 'tmp_9_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 408 [2/2] (8.41ns)   --->   "%tmp_i3 = fmul float %sumData_x_read_assig_4, %sumData_y_read_assig_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 408 'fmul' 'tmp_i3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 409 [2/2] (8.41ns)   --->   "%tmp_2_i1 = fmul float %sumData_y_read_assig_4, %sumData_xx_read_assi_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 409 'fmul' 'tmp_2_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 410 [2/2] (8.41ns)   --->   "%tmp_3_i1 = fmul float %sumData_x_read_assig_4, %sumData_xy_read_assi_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 410 'fmul' 'tmp_3_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 5> <Delay = 8.41>
ST_43 : Operation 411 [1/2] (8.41ns)   --->   "%tmp_7_i = fmul float %tmp_i7, %sumData_xx_read_assi_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 411 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 412 [1/2] (8.41ns)   --->   "%tmp_8_i = fmul float %sumData_x_read_assig_5, %sumData_x_read_assig_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 412 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 413 [1/2] (8.41ns)   --->   "%tmp_9_i = fmul float %tmp_i7, %sumData_xy_read_assi_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 413 'fmul' 'tmp_9_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 414 [1/2] (8.41ns)   --->   "%tmp_i_13 = fmul float %sumData_x_read_assig_5, %sumData_y_read_assig_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 414 'fmul' 'tmp_i_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 415 [1/2] (8.41ns)   --->   "%tmp_2_i = fmul float %sumData_y_read_assig_5, %sumData_xx_read_assi_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 415 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 416 [1/2] (8.41ns)   --->   "%tmp_3_i = fmul float %sumData_x_read_assig_5, %sumData_xy_read_assi_5" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 416 'fmul' 'tmp_3_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 417 [1/2] (8.41ns)   --->   "%tmp_7_i1 = fmul float %tmp_i8, %sumData_xx_read_assi_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 417 'fmul' 'tmp_7_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 418 [1/2] (8.41ns)   --->   "%tmp_8_i1 = fmul float %sumData_x_read_assig_4, %sumData_x_read_assig_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 418 'fmul' 'tmp_8_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 419 [1/2] (8.41ns)   --->   "%tmp_9_i1 = fmul float %tmp_i8, %sumData_xy_read_assi_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 419 'fmul' 'tmp_9_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 420 [1/2] (8.41ns)   --->   "%tmp_i3 = fmul float %sumData_x_read_assig_4, %sumData_y_read_assig_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 420 'fmul' 'tmp_i3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 421 [1/2] (8.41ns)   --->   "%tmp_2_i1 = fmul float %sumData_y_read_assig_4, %sumData_xx_read_assi_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 421 'fmul' 'tmp_2_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 422 [1/2] (8.41ns)   --->   "%tmp_3_i1 = fmul float %sumData_x_read_assig_4, %sumData_xy_read_assi_4" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 422 'fmul' 'tmp_3_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 6> <Delay = 6.93>
ST_44 : Operation 423 [4/4] (6.93ns)   --->   "%denominator = fsub float %tmp_7_i, %tmp_8_i" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 423 'fsub' 'denominator' <Predicate = true> <Delay = 6.93> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 424 [4/4] (6.43ns)   --->   "%tmp_1_i1 = fsub float %tmp_9_i, %tmp_i_13" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 424 'fsub' 'tmp_1_i1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 425 [4/4] (6.43ns)   --->   "%tmp_4_i = fsub float %tmp_2_i, %tmp_3_i" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 425 'fsub' 'tmp_4_i' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 426 [4/4] (6.43ns)   --->   "%denominator_1 = fsub float %tmp_7_i1, %tmp_8_i1" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 426 'fsub' 'denominator_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 427 [4/4] (6.43ns)   --->   "%tmp_1_i2 = fsub float %tmp_9_i1, %tmp_i3" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 427 'fsub' 'tmp_1_i2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 428 [4/4] (6.43ns)   --->   "%tmp_4_i1 = fsub float %tmp_2_i1, %tmp_3_i1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 428 'fsub' 'tmp_4_i1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 7> <Delay = 6.43>
ST_45 : Operation 429 [3/4] (6.43ns)   --->   "%denominator = fsub float %tmp_7_i, %tmp_8_i" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 429 'fsub' 'denominator' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 430 [3/4] (6.43ns)   --->   "%tmp_1_i1 = fsub float %tmp_9_i, %tmp_i_13" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 430 'fsub' 'tmp_1_i1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 431 [3/4] (6.43ns)   --->   "%tmp_4_i = fsub float %tmp_2_i, %tmp_3_i" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 431 'fsub' 'tmp_4_i' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 432 [3/4] (6.43ns)   --->   "%denominator_1 = fsub float %tmp_7_i1, %tmp_8_i1" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 432 'fsub' 'denominator_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 433 [3/4] (6.43ns)   --->   "%tmp_1_i2 = fsub float %tmp_9_i1, %tmp_i3" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 433 'fsub' 'tmp_1_i2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 434 [3/4] (6.43ns)   --->   "%tmp_4_i1 = fsub float %tmp_2_i1, %tmp_3_i1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 434 'fsub' 'tmp_4_i1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 8> <Delay = 6.43>
ST_46 : Operation 435 [2/4] (6.43ns)   --->   "%denominator = fsub float %tmp_7_i, %tmp_8_i" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 435 'fsub' 'denominator' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 436 [2/4] (6.43ns)   --->   "%tmp_1_i1 = fsub float %tmp_9_i, %tmp_i_13" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 436 'fsub' 'tmp_1_i1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 437 [2/4] (6.43ns)   --->   "%tmp_4_i = fsub float %tmp_2_i, %tmp_3_i" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 437 'fsub' 'tmp_4_i' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 438 [2/4] (6.43ns)   --->   "%denominator_1 = fsub float %tmp_7_i1, %tmp_8_i1" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 438 'fsub' 'denominator_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 439 [2/4] (6.43ns)   --->   "%tmp_1_i2 = fsub float %tmp_9_i1, %tmp_i3" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 439 'fsub' 'tmp_1_i2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 440 [2/4] (6.43ns)   --->   "%tmp_4_i1 = fsub float %tmp_2_i1, %tmp_3_i1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 440 'fsub' 'tmp_4_i1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 9> <Delay = 6.43>
ST_47 : Operation 441 [1/4] (6.43ns)   --->   "%denominator = fsub float %tmp_7_i, %tmp_8_i" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 441 'fsub' 'denominator' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 442 [1/4] (6.43ns)   --->   "%tmp_1_i1 = fsub float %tmp_9_i, %tmp_i_13" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 442 'fsub' 'tmp_1_i1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 443 [1/4] (6.43ns)   --->   "%tmp_4_i = fsub float %tmp_2_i, %tmp_3_i" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 443 'fsub' 'tmp_4_i' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 444 [1/4] (6.43ns)   --->   "%denominator_1 = fsub float %tmp_7_i1, %tmp_8_i1" [lr_standaloneHLS/.settings/LRstructsHLS.h:122->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 444 'fsub' 'denominator_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 445 [1/4] (6.43ns)   --->   "%tmp_1_i2 = fsub float %tmp_9_i1, %tmp_i3" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 445 'fsub' 'tmp_1_i2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 446 [1/4] (6.43ns)   --->   "%tmp_4_i1 = fsub float %tmp_2_i1, %tmp_3_i1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 446 'fsub' 'tmp_4_i1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 10> <Delay = 8.27>
ST_48 : Operation 447 [8/8] (8.27ns)   --->   "%slope = fdiv float %tmp_1_i1, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 447 'fdiv' 'slope' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 448 [8/8] (8.27ns)   --->   "%intercept = fdiv float %tmp_4_i, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 448 'fdiv' 'intercept' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 449 [8/8] (8.27ns)   --->   "%slope_1 = fdiv float %tmp_1_i2, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 449 'fdiv' 'slope_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 450 [8/8] (8.27ns)   --->   "%intercept_1 = fdiv float %tmp_4_i1, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 450 'fdiv' 'intercept_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 11> <Delay = 8.27>
ST_49 : Operation 451 [7/8] (8.27ns)   --->   "%slope = fdiv float %tmp_1_i1, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 451 'fdiv' 'slope' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 452 [7/8] (8.27ns)   --->   "%intercept = fdiv float %tmp_4_i, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 452 'fdiv' 'intercept' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 453 [7/8] (8.27ns)   --->   "%slope_1 = fdiv float %tmp_1_i2, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 453 'fdiv' 'slope_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 454 [7/8] (8.27ns)   --->   "%intercept_1 = fdiv float %tmp_4_i1, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 454 'fdiv' 'intercept_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 12> <Delay = 8.27>
ST_50 : Operation 455 [6/8] (8.27ns)   --->   "%slope = fdiv float %tmp_1_i1, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 455 'fdiv' 'slope' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 456 [6/8] (8.27ns)   --->   "%intercept = fdiv float %tmp_4_i, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 456 'fdiv' 'intercept' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 457 [6/8] (8.27ns)   --->   "%slope_1 = fdiv float %tmp_1_i2, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 457 'fdiv' 'slope_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 458 [6/8] (8.27ns)   --->   "%intercept_1 = fdiv float %tmp_4_i1, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 458 'fdiv' 'intercept_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 13> <Delay = 8.27>
ST_51 : Operation 459 [5/8] (8.27ns)   --->   "%slope = fdiv float %tmp_1_i1, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 459 'fdiv' 'slope' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 460 [5/8] (8.27ns)   --->   "%intercept = fdiv float %tmp_4_i, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 460 'fdiv' 'intercept' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 461 [5/8] (8.27ns)   --->   "%slope_1 = fdiv float %tmp_1_i2, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 461 'fdiv' 'slope_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 462 [5/8] (8.27ns)   --->   "%intercept_1 = fdiv float %tmp_4_i1, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 462 'fdiv' 'intercept_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 14> <Delay = 8.27>
ST_52 : Operation 463 [4/8] (8.27ns)   --->   "%slope = fdiv float %tmp_1_i1, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 463 'fdiv' 'slope' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 464 [4/8] (8.27ns)   --->   "%intercept = fdiv float %tmp_4_i, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 464 'fdiv' 'intercept' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 465 [4/8] (8.27ns)   --->   "%slope_1 = fdiv float %tmp_1_i2, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 465 'fdiv' 'slope_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 466 [4/8] (8.27ns)   --->   "%intercept_1 = fdiv float %tmp_4_i1, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 466 'fdiv' 'intercept_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 15> <Delay = 8.27>
ST_53 : Operation 467 [3/8] (8.27ns)   --->   "%slope = fdiv float %tmp_1_i1, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 467 'fdiv' 'slope' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 468 [3/8] (8.27ns)   --->   "%intercept = fdiv float %tmp_4_i, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 468 'fdiv' 'intercept' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 469 [3/8] (8.27ns)   --->   "%slope_1 = fdiv float %tmp_1_i2, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 469 'fdiv' 'slope_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 470 [3/8] (8.27ns)   --->   "%intercept_1 = fdiv float %tmp_4_i1, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 470 'fdiv' 'intercept_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 16> <Delay = 8.27>
ST_54 : Operation 471 [2/8] (8.27ns)   --->   "%slope = fdiv float %tmp_1_i1, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 471 'fdiv' 'slope' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 472 [2/8] (8.27ns)   --->   "%intercept = fdiv float %tmp_4_i, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 472 'fdiv' 'intercept' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 473 [2/8] (8.27ns)   --->   "%slope_1 = fdiv float %tmp_1_i2, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 473 'fdiv' 'slope_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 474 [2/8] (8.27ns)   --->   "%intercept_1 = fdiv float %tmp_4_i1, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 474 'fdiv' 'intercept_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 17> <Delay = 8.27>
ST_55 : Operation 475 [1/8] (8.27ns)   --->   "%slope = fdiv float %tmp_1_i1, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 475 'fdiv' 'slope' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 476 [1/8] (8.27ns)   --->   "%intercept = fdiv float %tmp_4_i, %denominator" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:120]   --->   Operation 476 'fdiv' 'intercept' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 477 [1/8] (8.27ns)   --->   "%slope_1 = fdiv float %tmp_1_i2, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:123->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 477 'fdiv' 'slope_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 478 [1/8] (8.27ns)   --->   "%intercept_1 = fdiv float %tmp_4_i1, %denominator_1" [lr_standaloneHLS/.settings/LRstructsHLS.h:124->lr_standaloneHLS/.settings/LinearRegression.cpp:121]   --->   Operation 478 'fdiv' 'intercept_1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 479 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float, float, float } undef, float %slope, 0" [lr_standaloneHLS/.settings/LinearRegression.cpp:123]   --->   Operation 479 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 480 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float } %mrv, float %intercept, 1" [lr_standaloneHLS/.settings/LinearRegression.cpp:123]   --->   Operation 480 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 481 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float, float } %mrv_1, float %slope_1, 2" [lr_standaloneHLS/.settings/LinearRegression.cpp:123]   --->   Operation 481 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 482 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float } %mrv_2, float %intercept_1, 3" [lr_standaloneHLS/.settings/LinearRegression.cpp:123]   --->   Operation 482 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 483 [1/1] (0.00ns)   --->   "ret { float, float, float, float } %mrv_3" [lr_standaloneHLS/.settings/LinearRegression.cpp:123]   --->   Operation 483 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ LinearRegression_settings_chosenRofPhi_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LinearRegression_settings_chosenRofZ_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LinearRegression_HTParameter_qOverPt_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LinearRegression_HTParameter_phiT_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LinearRegression_HTParameter_cotTheta_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LinearRegression_HTParameter_zT_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LinearRegression_stubMap_size_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LinearRegression_stubMap_data_second_size_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ LinearRegression_stubMap_data_second_data_r_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ LinearRegression_stubMap_data_second_data_phi_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ LinearRegression_stubMap_data_second_data_z_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ LinearRegression_stubMap_data_second_data_psModule_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sumData_n_read_assig     (alloca        ) [ 01111111111111111111111111111111111111110000000000000000]
sumData_xy_read_assi     (alloca        ) [ 01111111111111111111111111111111111111111110000000000000]
sumData_x_read_assig     (alloca        ) [ 01111111111111111111111111111111111111111110000000000000]
sumData_y_read_assig     (alloca        ) [ 01111111111111111111111111111111111111111110000000000000]
sumData_xx_read_assi     (alloca        ) [ 01111111111111111111111111111111111111111110000000000000]
sumData_n_read_assig_1   (alloca        ) [ 01111111111111111111111111111111111111110000000000000000]
sumData_xy_read_assi_1   (alloca        ) [ 01111111111111111111111111111111111111111110000000000000]
sumData_x_read_assig_1   (alloca        ) [ 01111111111111111111111111111111111111111110000000000000]
sumData_y_read_assig_1   (alloca        ) [ 01111111111111111111111111111111111111111110000000000000]
sumData_xx_read_assi_1   (alloca        ) [ 01111111111111111111111111111111111111111110000000000000]
LinearRegression_stu     (read          ) [ 00111111111111111111111111111111111111110000000000000000]
LinearRegression_HTP     (read          ) [ 00111111111111111111111111111111111111110000000000000000]
LinearRegression_HTP_5   (read          ) [ 00111111111111111111111111111111111111110000000000000000]
LinearRegression_HTP_6   (read          ) [ 00111111111111111111111111111111111111110000000000000000]
LinearRegression_HTP_7   (read          ) [ 00111111111111111111111111111111111111110000000000000000]
LinearRegression_set     (read          ) [ 00111111111111111111111111111111111111110000000000000000]
LinearRegression_set_12  (read          ) [ 00111111111111111111111111111111111111110000000000000000]
StgValue_73              (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_74              (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_75              (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_76              (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_77              (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_78              (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_79              (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_80              (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_81              (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_82              (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_83              (br            ) [ 01111111111111111111111111111111111111110000000000000000]
p_begin_0_rec            (phi           ) [ 00100000000000000000000000000000000000000000000000000000]
p_begin_0_rec_cast2      (zext          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_609                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
p_shl_cast               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000]
tmp_610                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
p_shl1_cast              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000]
tmp_581                  (add           ) [ 00011111111111111111111100000000000000000000000000000000]
tmp_s                    (icmp          ) [ 00111111111111111111111111111111111111110000000000000000]
p_rec1                   (add           ) [ 01111111111111111111111111111111111111110000000000000000]
StgValue_93              (br            ) [ 00000000000000000000000000000000000000000000000000000000]
LinearRegression_stu_425 (getelementptr ) [ 00010000000000000000000000000000000000000000000000000000]
sumData_n_read_assig_4   (load          ) [ 00000000000000000000000000000000000000001100000000000000]
sumData_n_read_assig_5   (load          ) [ 00000000000000000000000000000000000000001100000000000000]
LinearRegression_stu_426 (load          ) [ 00001111111111111111111100000000000000000000000000000000]
tmp_i                    (icmp          ) [ 00111111111111111111111111111111111111110000000000000000]
StgValue_102             (br            ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_103             (br            ) [ 00111111111111111111111111111111111111110000000000000000]
stubData_Z_read_assi     (phi           ) [ 00001111111111110000000011111111000000000000000000000000]
stubData_RZ_read_ass     (phi           ) [ 00001111110000000000000011111111000000000000000000000000]
stubData_Phi_read_as     (phi           ) [ 00001111111111111111111111100000000000000000000000000000]
stubData_RPhi_read_a     (phi           ) [ 00001111110000000000000011100000000000000000000000000000]
stubData_Z_read_assi_1   (phi           ) [ 00001111111111110000000011111111000000000000000000000000]
stubData_RZ_read_ass_1   (phi           ) [ 00001111110000000000000011111111000000000000000000000000]
stubData_Phi_read_as_1   (phi           ) [ 00001111111111111111111111100000000000000000000000000000]
stubData_RPhi_read_a_1   (phi           ) [ 00001111110000000000000011100000000000000000000000000000]
ps                       (phi           ) [ 00001111111111110000000011111111111111110000000000000000]
p_begin2_0_rec           (phi           ) [ 00001000000000000000000000000000000000000000000000000000]
tmp_611                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_582                  (add           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_595_cast             (zext          ) [ 00000000000000000000000000000000000000000000000000000000]
LinearRegression_stu_427 (getelementptr ) [ 00000100000000000000000000000000000000000000000000000000]
LinearRegression_stu_428 (getelementptr ) [ 00000100000000000000000000000000000000000000000000000000]
LinearRegression_stu_429 (getelementptr ) [ 00000100000000000000000000000000000000000000000000000000]
LinearRegression_stu_430 (getelementptr ) [ 00000100000000000000000000000000000000000000000000000000]
tmp_81                   (icmp          ) [ 00111111111111111111111111111111111111110000000000000000]
p_rec                    (add           ) [ 00111111111111111111111111111111111111110000000000000000]
StgValue_123             (br            ) [ 00000000000000000000000000000000000000000000000000000000]
LinearRegression_stu_431 (load          ) [ 00000011100000000000000000000000000000000000000000000000]
LinearRegression_stu_432 (load          ) [ 00000011100000000000000000000000000000000000000000000000]
LinearRegression_stu_433 (load          ) [ 00000011100000000000000000000000000000000000000000000000]
LinearRegression_stu_434 (load          ) [ 00000011111111110000000000000000000000000000000000000000]
pos_RPhi                 (fsub          ) [ 00000000011000000000000000000000000000000000000000000000]
tmp_82                   (fsub          ) [ 00000000011111100000000000000000000000000000000000000000]
pos_RZ                   (fsub          ) [ 00000000011000000000000000000000000000000000000000000000]
tmp_84                   (fsub          ) [ 00000000011111100000000000000000000000000000000000000000]
pos_RPhi_to_int          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_141                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_614                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
stubData_RPhi_read_a_2   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_143                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_615                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs7                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs3                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_145                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs9                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs4                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_146                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_147                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_148                  (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_149                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
layerMinPos_RPhi         (select        ) [ 00111000001111111111111111111111111111110000000000000000]
pos_RZ_to_int            (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_159                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_618                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
stubData_RZ_read_ass_2   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_161                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_619                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs3                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs7                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_163                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs4                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs8                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_164                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_165                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_166                  (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_167                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
layerMinPos_RZ           (select        ) [ 00000000000000000000000000000000000000000000000000000000]
stubData_RPhi_read_a_3   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_177                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_622                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs10                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs12                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_179                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_180                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_181                  (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_182                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
layerMaxPos_RPhi         (select        ) [ 00111000001111111111111111111111111111110000000000000000]
stubData_RZ_read_ass_3   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_189                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_624                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs12                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs14                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_191                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_192                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_193                  (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_194                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
layerMaxPos_RZ           (select        ) [ 00000000000000000000000000000000000000000000000000000000]
layerMaxPos_RZ_1         (select        ) [ 00111000001111111111111111111111111111110000000000000000]
layerMinPos_RZ_1         (select        ) [ 00111000001111111111111111111111111111110000000000000000]
tmp_83                   (fmul          ) [ 00000000000111100000000000000000000000000000000000000000]
tmp_85                   (fmul          ) [ 00000000000111100000000000000000000000000000000000000000]
phi1_assign              (fsub          ) [ 00000000000000011111111000000000000000000000000000000000]
pos_Z                    (fsub          ) [ 00000000000000010000000000000000000000000000000000000000]
pos_Z_to_int             (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_168                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_620                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
stubData_Z_read_assi_2   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_170                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_621                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs5                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs10                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_172                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs6                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs11                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_173                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_174                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_175                  (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_176                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
layerMinPos_Z            (select        ) [ 00000000000000000000000000000000000000000000000000000000]
stubData_Z_read_assi_3   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_195                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_625                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs13                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs15                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_197                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_198                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_199                  (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_200                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
layerMaxPos_Z            (select        ) [ 00000000000000000000000000000000000000000000000000000000]
layerMaxPos_Z_1          (select        ) [ 00111000000000001111111111111111111111110000000000000000]
layerMinPos_Z_1          (select        ) [ 00111000000000001111111111111111111111110000000000000000]
ps_1                     (or            ) [ 00111000000000001111111111111111111111110000000000000000]
n                        (fmul          ) [ 00000000000000000110000000000000000000000000000000000000]
tmp_1_i_i                (fmul          ) [ 00000000000000000001111000000000000000000000000000000000]
phi1_assign_to_int       (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp                      (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_612                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs                   (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs                   (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_133                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_134                  (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_135                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_neg_i_i_i            (xor           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_i_i_i                (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
p_0_i_i_i                (select        ) [ 00000000000000000000000000000000000000000000000000000000]
p_0_i_i_i_to_int         (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_136                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_613                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs8                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs9                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_138                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_139                  (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_140                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_2_i_i                (fsub          ) [ 00000000000000000000000000000000000000000000000000000000]
pos_Phi                  (select        ) [ 00000000000000000000000100000000000000000000000000000000]
pos_Phi_to_int           (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_150                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_616                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
stubData_Phi_read_as_2   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_152                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_617                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs1                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs5                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_154                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs2                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs6                  (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_155                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_156                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_157                  (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_158                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
layerMinPos_Phi          (select        ) [ 00111111111111111111111111111111111111110000000000000000]
stubData_Phi_read_as_3   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_183                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_623                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs11                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
notrhs13                 (icmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_185                  (or            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_186                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_187                  (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_188                  (and           ) [ 00000000000000000000000000000000000000000000000000000000]
layerMaxPos_Phi          (select        ) [ 00111111111111111111111111111111111111110000000000000000]
StgValue_299             (br            ) [ 00111111111111111111111111111111111111110000000000000000]
layerPos_RPhi            (fadd          ) [ 00000000000000000000000000011000000000000000000000000000]
layerPos_Phi             (fadd          ) [ 00000000000000000000000000011000000000000000000000000000]
layerPos_RPhi_1          (fmul          ) [ 00000000000000000000000000000111100000000000000000000000]
layerPos_Phi_1           (fmul          ) [ 00000000000000000000000000000111100000000000000000000000]
sumData_x_read_assig_2   (load          ) [ 00000000000000000000000000000011100000000000000000000000]
sumData_y_read_assig_2   (load          ) [ 00000000000000000000000000000011100000000000000000000000]
tmp_1_i                  (fmul          ) [ 00000000000000000000000000000001111000000000000000000000]
tmp_5_i                  (fmul          ) [ 00000000000000000000000000000001111000000000000000000000]
sumData_xy_read_assi_2   (load          ) [ 00000000000000000000000000000000111000000000000000000000]
sumData_xx_read_assi_2   (load          ) [ 00000000000000000000000000000000111000000000000000000000]
layerPos_RZ              (fadd          ) [ 00000000000000000000000000000000110000000000000000000000]
layerPos_Z               (fadd          ) [ 00000000000000000000000000000000110000000000000000000000]
phiSums_x                (fadd          ) [ 00000000000000000000000000000000000000000000000000000000]
phiSums_y                (fadd          ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_340             (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_341             (store         ) [ 00000000000000000000000000000000000000000000000000000000]
layerPos_RZ_1            (fmul          ) [ 00000000000000000000000000000000001111000000000000000000]
layerPos_Z_1             (fmul          ) [ 00000000000000000000000000000000001111000000000000000000]
sumData_n_read_assig_2   (load          ) [ 00000000000000000000000000000000000000000000000000000000]
phiSums_n                (add           ) [ 00000000000000000000000000000000000000000000000000000000]
phiSums_xy               (fadd          ) [ 00000000000000000000000000000000000000000000000000000000]
phiSums_xx               (fadd          ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_350             (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_351             (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_352             (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_353             (br            ) [ 00000000000000000000000000000000000000000000000000000000]
sumData_x_read_assig_3   (load          ) [ 00000000000000000000000000000000000111000000000000000000]
sumData_y_read_assig_3   (load          ) [ 00000000000000000000000000000000000111000000000000000000]
tmp_1_i3                 (fmul          ) [ 00111111111111111111111111111111111011110000000000000000]
tmp_5_i1                 (fmul          ) [ 00111111111111111111111111111111111011110000000000000000]
sumData_xy_read_assi_3   (load          ) [ 00111111111111111111111111111111111001110000000000000000]
sumData_xx_read_assi_3   (load          ) [ 00111111111111111111111111111111111001110000000000000000]
zSums_x                  (fadd          ) [ 00000000000000000000000000000000000000000000000000000000]
zSums_y                  (fadd          ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_374             (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_375             (store         ) [ 00000000000000000000000000000000000000000000000000000000]
sumData_n_read_assig_3   (load          ) [ 00000000000000000000000000000000000000000000000000000000]
zSums_n                  (add           ) [ 00000000000000000000000000000000000000000000000000000000]
zSums_xy                 (fadd          ) [ 00000000000000000000000000000000000000000000000000000000]
zSums_xx                 (fadd          ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_382             (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_383             (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_384             (store         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_385             (br            ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_386             (br            ) [ 01111111111111111111111111111111111111110000000000000000]
tmp_i7                   (uitofp        ) [ 00000000000000000000000000000000000000000011000000000000]
tmp_i8                   (uitofp        ) [ 00000000000000000000000000000000000000000011000000000000]
sumData_xy_read_assi_4   (load          ) [ 00000000000000000000000000000000000000000001000000000000]
sumData_x_read_assig_4   (load          ) [ 00000000000000000000000000000000000000000001000000000000]
sumData_y_read_assig_4   (load          ) [ 00000000000000000000000000000000000000000001000000000000]
sumData_xx_read_assi_4   (load          ) [ 00000000000000000000000000000000000000000001000000000000]
sumData_xy_read_assi_5   (load          ) [ 00000000000000000000000000000000000000000001000000000000]
sumData_x_read_assig_5   (load          ) [ 00000000000000000000000000000000000000000001000000000000]
sumData_y_read_assig_5   (load          ) [ 00000000000000000000000000000000000000000001000000000000]
sumData_xx_read_assi_5   (load          ) [ 00000000000000000000000000000000000000000001000000000000]
tmp_7_i                  (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
tmp_8_i                  (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
tmp_9_i                  (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
tmp_i_13                 (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
tmp_2_i                  (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
tmp_3_i                  (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
tmp_7_i1                 (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
tmp_8_i1                 (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
tmp_9_i1                 (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
tmp_i3                   (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
tmp_2_i1                 (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
tmp_3_i1                 (fmul          ) [ 00000000000000000000000000000000000000000000111100000000]
denominator              (fsub          ) [ 00000000000000000000000000000000000000000000000011111111]
tmp_1_i1                 (fsub          ) [ 00000000000000000000000000000000000000000000000011111111]
tmp_4_i                  (fsub          ) [ 00000000000000000000000000000000000000000000000011111111]
denominator_1            (fsub          ) [ 00000000000000000000000000000000000000000000000011111111]
tmp_1_i2                 (fsub          ) [ 00000000000000000000000000000000000000000000000011111111]
tmp_4_i1                 (fsub          ) [ 00000000000000000000000000000000000000000000000011111111]
slope                    (fdiv          ) [ 00000000000000000000000000000000000000000000000000000000]
intercept                (fdiv          ) [ 00000000000000000000000000000000000000000000000000000000]
slope_1                  (fdiv          ) [ 00000000000000000000000000000000000000000000000000000000]
intercept_1              (fdiv          ) [ 00000000000000000000000000000000000000000000000000000000]
mrv                      (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000]
mrv_1                    (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000]
mrv_2                    (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000]
mrv_3                    (insertvalue   ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_483             (ret           ) [ 00000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="LinearRegression_settings_chosenRofPhi_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_settings_chosenRofPhi_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="LinearRegression_settings_chosenRofZ_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_settings_chosenRofZ_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="LinearRegression_HTParameter_qOverPt_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_HTParameter_qOverPt_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="LinearRegression_HTParameter_phiT_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_HTParameter_phiT_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="LinearRegression_HTParameter_cotTheta_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_HTParameter_cotTheta_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="LinearRegression_HTParameter_zT_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_HTParameter_zT_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="LinearRegression_stubMap_size_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_stubMap_size_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="LinearRegression_stubMap_data_second_size_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_stubMap_data_second_size_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="LinearRegression_stubMap_data_second_data_r_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_stubMap_data_second_data_r_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="LinearRegression_stubMap_data_second_data_phi_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_stubMap_data_second_data_phi_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="LinearRegression_stubMap_data_second_data_z_s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_stubMap_data_second_data_z_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="LinearRegression_stubMap_data_second_data_psModule_s">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearRegression_stubMap_data_second_data_psModule_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="sumData_n_read_assig_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumData_n_read_assig/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sumData_xy_read_assi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumData_xy_read_assi/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sumData_x_read_assig_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumData_x_read_assig/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sumData_y_read_assig_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumData_y_read_assig/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sumData_xx_read_assi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumData_xx_read_assi/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sumData_n_read_assig_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumData_n_read_assig_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sumData_xy_read_assi_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumData_xy_read_assi_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sumData_x_read_assig_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumData_x_read_assig_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sumData_y_read_assig_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumData_y_read_assig_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sumData_xx_read_assi_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumData_xx_read_assi_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="LinearRegression_stu_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LinearRegression_stu/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="LinearRegression_HTP_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LinearRegression_HTP/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="LinearRegression_HTP_5_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LinearRegression_HTP_5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="LinearRegression_HTP_6_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LinearRegression_HTP_6/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="LinearRegression_HTP_7_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LinearRegression_HTP_7/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="LinearRegression_set_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LinearRegression_set/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="LinearRegression_set_12_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LinearRegression_set_12/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="LinearRegression_stu_425_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LinearRegression_stu_425/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LinearRegression_stu_426/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="LinearRegression_stu_427_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LinearRegression_stu_427/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="LinearRegression_stu_428_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LinearRegression_stu_428/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="LinearRegression_stu_429_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LinearRegression_stu_429/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="LinearRegression_stu_430_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LinearRegression_stu_430/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LinearRegression_stu_431/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LinearRegression_stu_432/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LinearRegression_stu_433/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LinearRegression_stu_434/4 "/>
</bind>
</comp>

<comp id="217" class="1005" name="p_begin_0_rec_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_begin_0_rec (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_begin_0_rec_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_begin_0_rec/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="stubData_Z_read_assi_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stubData_Z_read_assi (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="stubData_Z_read_assi_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stubData_Z_read_assi/4 "/>
</bind>
</comp>

<comp id="240" class="1005" name="stubData_RZ_read_ass_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stubData_RZ_read_ass (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="stubData_RZ_read_ass_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="32" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stubData_RZ_read_ass/4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="stubData_Phi_read_as_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stubData_Phi_read_as (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="stubData_Phi_read_as_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="32" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stubData_Phi_read_as/4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="stubData_RPhi_read_a_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stubData_RPhi_read_a (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="stubData_RPhi_read_a_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="32" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stubData_RPhi_read_a/4 "/>
</bind>
</comp>

<comp id="276" class="1005" name="stubData_Z_read_assi_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stubData_Z_read_assi_1 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="stubData_Z_read_assi_1_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stubData_Z_read_assi_1/4 "/>
</bind>
</comp>

<comp id="288" class="1005" name="stubData_RZ_read_ass_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stubData_RZ_read_ass_1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="stubData_RZ_read_ass_1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stubData_RZ_read_ass_1/4 "/>
</bind>
</comp>

<comp id="300" class="1005" name="stubData_Phi_read_as_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stubData_Phi_read_as_1 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="stubData_Phi_read_as_1_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="32" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stubData_Phi_read_as_1/4 "/>
</bind>
</comp>

<comp id="312" class="1005" name="stubData_RPhi_read_a_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stubData_RPhi_read_a_1 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="stubData_RPhi_read_a_1_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="32" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stubData_RPhi_read_a_1/4 "/>
</bind>
</comp>

<comp id="324" class="1005" name="ps_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ps (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="ps_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ps/4 "/>
</bind>
</comp>

<comp id="336" class="1005" name="p_begin2_0_rec_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_begin2_0_rec (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_begin2_0_rec_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_begin2_0_rec/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="layerPos_RPhi/4 pos_RPhi/5 phi1_assign/11 tmp_2_i_i/19 layerPos_RZ/28 phiSums_x/29 phiSums_xy/31 zSums_x/34 zSums_xy/36 denominator/44 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="layerPos_Phi/4 tmp_82/5 pos_Z/11 layerPos_Z/28 phiSums_y/29 phiSums_xx/31 zSums_y/34 zSums_xx/36 tmp_1_i1/44 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="1"/>
<pin id="364" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="pos_RZ/5 tmp_4_i/44 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_84/5 denominator_1/44 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="0" index="1" bw="32" slack="1"/>
<pin id="378" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_1_i2/44 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_4_i1/44 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_83/9 n/15 tmp_1_i_i/17 layerPos_RPhi_1/27 tmp_1_i/29 layerPos_RZ_1/32 tmp_1_i3/34 tmp_7_i/42 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_85/9 layerPos_Phi_1/27 tmp_5_i/29 layerPos_Z_1/32 tmp_5_i1/34 tmp_8_i/42 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9_i/42 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_13/42 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i/42 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3_i/42 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i1/42 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8_i1/42 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9_i1/42 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i3/42 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i1/42 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3_i1/42 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="0" index="1" bw="32" slack="1"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="slope/48 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="0" index="1" bw="32" slack="1"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="intercept/48 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="0" index="1" bw="32" slack="1"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="slope_1/48 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="32" slack="1"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="intercept_1/48 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp_i7/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp_i8/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_148/9 tmp_175/15 tmp_134/22 tmp_157/23 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_166/9 tmp_199/15 tmp_139/22 tmp_187/23 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_181_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="0" index="1" bw="32" slack="5"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_181/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_193_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="0" index="1" bw="32" slack="5"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_193/9 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumData_n_read_assig_4/2 sumData_n_read_assig_3/39 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumData_n_read_assig_5/2 sumData_n_read_assig_2/34 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="4"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumData_x_read_assig_2/29 sumData_x_read_assig_5/42 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="4"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumData_y_read_assig_2/29 sumData_y_read_assig_5/42 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="4"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumData_xy_read_assi_2/31 sumData_xy_read_assi_5/42 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="4"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumData_xx_read_assi_2/31 sumData_xx_read_assi_5/42 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="4"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumData_x_read_assig_3/34 sumData_x_read_assig_4/42 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="4"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumData_y_read_assig_3/34 sumData_y_read_assig_4/42 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="4"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumData_xy_read_assi_3/36 sumData_xy_read_assi_4/42 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="4"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumData_xx_read_assi_3/36 sumData_xx_read_assi_4/42 "/>
</bind>
</comp>

<comp id="543" class="1005" name="reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_RPhi phi1_assign layerPos_RPhi layerPos_RZ denominator "/>
</bind>
</comp>

<comp id="553" class="1005" name="reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82 pos_Z layerPos_Phi layerPos_Z tmp_1_i1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_RZ tmp_4_i "/>
</bind>
</comp>

<comp id="570" class="1005" name="reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 denominator_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83 n tmp_1_i_i layerPos_RPhi_1 layerPos_RZ_1 tmp_7_i "/>
</bind>
</comp>

<comp id="586" class="1005" name="reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 layerPos_Phi_1 layerPos_Z_1 tmp_8_i "/>
</bind>
</comp>

<comp id="593" class="1005" name="reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sumData_x_read_assig_2 sumData_x_read_assig_5 "/>
</bind>
</comp>

<comp id="602" class="1005" name="reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sumData_y_read_assig_2 sumData_y_read_assig_5 "/>
</bind>
</comp>

<comp id="609" class="1005" name="reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sumData_xy_read_assi_2 sumData_xy_read_assi_5 "/>
</bind>
</comp>

<comp id="616" class="1005" name="reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sumData_xx_read_assi_2 sumData_xx_read_assi_5 "/>
</bind>
</comp>

<comp id="623" class="1005" name="reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sumData_x_read_assig_3 sumData_x_read_assig_4 "/>
</bind>
</comp>

<comp id="632" class="1005" name="reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sumData_y_read_assig_3 sumData_y_read_assig_4 "/>
</bind>
</comp>

<comp id="639" class="1005" name="reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sumData_xy_read_assi_3 sumData_xy_read_assi_4 "/>
</bind>
</comp>

<comp id="646" class="1005" name="reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sumData_xx_read_assi_3 sumData_xx_read_assi_4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="StgValue_73_store_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="StgValue_74_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="StgValue_75_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="StgValue_76_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="StgValue_77_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="StgValue_78_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/1 "/>
</bind>
</comp>

<comp id="683" class="1004" name="StgValue_79_store_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="StgValue_80_store_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="StgValue_81_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="StgValue_82_store_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="p_begin_0_rec_cast2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_begin_0_rec_cast2/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_609_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_609/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_shl_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="0" index="1" bw="7" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_610_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_610/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_shl1_cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="0"/>
<pin id="726" dir="0" index="1" bw="9" slack="0"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_581_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="0"/>
<pin id="734" dir="0" index="1" bw="10" slack="0"/>
<pin id="735" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_581/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_s_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="1"/>
<pin id="741" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_rec1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec1/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_i_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_611_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_611/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_582_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="10" slack="2"/>
<pin id="761" dir="0" index="1" bw="10" slack="0"/>
<pin id="762" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_582/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_595_cast_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_595_cast/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_81_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="1"/>
<pin id="775" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_81/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_rec_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="pos_RPhi_to_int_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="pos_RPhi_to_int/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_141_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="0" index="2" bw="6" slack="0"/>
<pin id="791" dir="0" index="3" bw="6" slack="0"/>
<pin id="792" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_141/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_614_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_614/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="stubData_RPhi_read_a_2_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="5"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="stubData_RPhi_read_a_2/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_143_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="0" index="2" bw="6" slack="0"/>
<pin id="809" dir="0" index="3" bw="6" slack="0"/>
<pin id="810" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_143/9 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_615_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_615/9 "/>
</bind>
</comp>

<comp id="819" class="1004" name="notlhs7_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs7/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="notrhs3_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="23" slack="0"/>
<pin id="827" dir="0" index="1" bw="23" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_145_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_145/9 "/>
</bind>
</comp>

<comp id="837" class="1004" name="notlhs9_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs9/9 "/>
</bind>
</comp>

<comp id="843" class="1004" name="notrhs4_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="23" slack="0"/>
<pin id="845" dir="0" index="1" bw="23" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/9 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_146_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_146/9 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_147_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_147/9 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_149_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_149/9 "/>
</bind>
</comp>

<comp id="867" class="1004" name="layerMinPos_RPhi_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="1"/>
<pin id="870" dir="0" index="2" bw="32" slack="5"/>
<pin id="871" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMinPos_RPhi/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="pos_RZ_to_int_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="pos_RZ_to_int/9 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_159_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="32" slack="0"/>
<pin id="882" dir="0" index="2" bw="6" slack="0"/>
<pin id="883" dir="0" index="3" bw="6" slack="0"/>
<pin id="884" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_159/9 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_618_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_618/9 "/>
</bind>
</comp>

<comp id="893" class="1004" name="stubData_RZ_read_ass_2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="5"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="stubData_RZ_read_ass_2/9 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_161_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="0" index="1" bw="32" slack="0"/>
<pin id="900" dir="0" index="2" bw="6" slack="0"/>
<pin id="901" dir="0" index="3" bw="6" slack="0"/>
<pin id="902" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_161/9 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_619_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_619/9 "/>
</bind>
</comp>

<comp id="911" class="1004" name="notlhs3_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/9 "/>
</bind>
</comp>

<comp id="917" class="1004" name="notrhs7_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="23" slack="0"/>
<pin id="919" dir="0" index="1" bw="23" slack="0"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs7/9 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_163_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_163/9 "/>
</bind>
</comp>

<comp id="929" class="1004" name="notlhs4_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="0"/>
<pin id="931" dir="0" index="1" bw="8" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/9 "/>
</bind>
</comp>

<comp id="935" class="1004" name="notrhs8_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="23" slack="0"/>
<pin id="937" dir="0" index="1" bw="23" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs8/9 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_164_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_164/9 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_165_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_165/9 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_167_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_167/9 "/>
</bind>
</comp>

<comp id="959" class="1004" name="layerMinPos_RZ_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="32" slack="1"/>
<pin id="962" dir="0" index="2" bw="32" slack="5"/>
<pin id="963" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMinPos_RZ/9 "/>
</bind>
</comp>

<comp id="967" class="1004" name="stubData_RPhi_read_a_3_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="5"/>
<pin id="969" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="stubData_RPhi_read_a_3/9 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_177_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="0" index="2" bw="6" slack="0"/>
<pin id="975" dir="0" index="3" bw="6" slack="0"/>
<pin id="976" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_177/9 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_622_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_622/9 "/>
</bind>
</comp>

<comp id="985" class="1004" name="notlhs10_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="0" index="1" bw="8" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs10/9 "/>
</bind>
</comp>

<comp id="991" class="1004" name="notrhs12_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="23" slack="0"/>
<pin id="993" dir="0" index="1" bw="23" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs12/9 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_179_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_179/9 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_180_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_180/9 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_182_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_182/9 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="layerMaxPos_RPhi_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="32" slack="1"/>
<pin id="1018" dir="0" index="2" bw="32" slack="5"/>
<pin id="1019" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMaxPos_RPhi/9 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="stubData_RZ_read_ass_3_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="5"/>
<pin id="1025" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="stubData_RZ_read_ass_3/9 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_189_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="0"/>
<pin id="1030" dir="0" index="2" bw="6" slack="0"/>
<pin id="1031" dir="0" index="3" bw="6" slack="0"/>
<pin id="1032" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_189/9 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_624_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="0"/>
<pin id="1039" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_624/9 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="notlhs12_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs12/9 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="notrhs14_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="23" slack="0"/>
<pin id="1049" dir="0" index="1" bw="23" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs14/9 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_191_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_191/9 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_192_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_192/9 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_194_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_194/9 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="layerMaxPos_RZ_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="32" slack="1"/>
<pin id="1074" dir="0" index="2" bw="32" slack="5"/>
<pin id="1075" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMaxPos_RZ/9 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="layerMaxPos_RZ_1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="4"/>
<pin id="1081" dir="0" index="1" bw="32" slack="0"/>
<pin id="1082" dir="0" index="2" bw="32" slack="5"/>
<pin id="1083" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMaxPos_RZ_1/9 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="layerMinPos_RZ_1_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="4"/>
<pin id="1088" dir="0" index="1" bw="32" slack="0"/>
<pin id="1089" dir="0" index="2" bw="32" slack="5"/>
<pin id="1090" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMinPos_RZ_1/9 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="pos_Z_to_int_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="1"/>
<pin id="1095" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="pos_Z_to_int/15 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp_168_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="8" slack="0"/>
<pin id="1099" dir="0" index="1" bw="32" slack="0"/>
<pin id="1100" dir="0" index="2" bw="6" slack="0"/>
<pin id="1101" dir="0" index="3" bw="6" slack="0"/>
<pin id="1102" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_168/15 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_620_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="0"/>
<pin id="1109" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_620/15 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="stubData_Z_read_assi_2_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="11"/>
<pin id="1113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="stubData_Z_read_assi_2/15 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_170_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="0"/>
<pin id="1118" dir="0" index="2" bw="6" slack="0"/>
<pin id="1119" dir="0" index="3" bw="6" slack="0"/>
<pin id="1120" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_170/15 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_621_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="0"/>
<pin id="1127" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_621/15 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="notlhs5_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="0"/>
<pin id="1131" dir="0" index="1" bw="8" slack="0"/>
<pin id="1132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/15 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="notrhs10_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="23" slack="0"/>
<pin id="1137" dir="0" index="1" bw="23" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs10/15 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="tmp_172_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_172/15 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="notlhs6_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="0"/>
<pin id="1149" dir="0" index="1" bw="8" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/15 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="notrhs11_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="23" slack="0"/>
<pin id="1155" dir="0" index="1" bw="23" slack="0"/>
<pin id="1156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs11/15 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="tmp_173_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_173/15 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="tmp_174_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_174/15 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="tmp_176_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_176/15 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="layerMinPos_Z_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="32" slack="1"/>
<pin id="1180" dir="0" index="2" bw="32" slack="11"/>
<pin id="1181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMinPos_Z/15 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="stubData_Z_read_assi_3_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="11"/>
<pin id="1187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="stubData_Z_read_assi_3/15 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_195_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="8" slack="0"/>
<pin id="1191" dir="0" index="1" bw="32" slack="0"/>
<pin id="1192" dir="0" index="2" bw="6" slack="0"/>
<pin id="1193" dir="0" index="3" bw="6" slack="0"/>
<pin id="1194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_195/15 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="tmp_625_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="0"/>
<pin id="1201" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_625/15 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="notlhs13_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="0"/>
<pin id="1205" dir="0" index="1" bw="8" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs13/15 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="notrhs15_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="23" slack="0"/>
<pin id="1211" dir="0" index="1" bw="23" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs15/15 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="tmp_197_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_197/15 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp_198_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="0"/>
<pin id="1223" dir="0" index="1" bw="1" slack="0"/>
<pin id="1224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_198/15 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="tmp_200_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="0"/>
<pin id="1229" dir="0" index="1" bw="1" slack="0"/>
<pin id="1230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_200/15 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="layerMaxPos_Z_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="32" slack="1"/>
<pin id="1236" dir="0" index="2" bw="32" slack="11"/>
<pin id="1237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMaxPos_Z/15 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="layerMaxPos_Z_1_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="10"/>
<pin id="1243" dir="0" index="1" bw="32" slack="0"/>
<pin id="1244" dir="0" index="2" bw="32" slack="11"/>
<pin id="1245" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMaxPos_Z_1/15 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="layerMinPos_Z_1_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="10"/>
<pin id="1250" dir="0" index="1" bw="32" slack="0"/>
<pin id="1251" dir="0" index="2" bw="32" slack="11"/>
<pin id="1252" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMinPos_Z_1/15 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="ps_1_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="10"/>
<pin id="1257" dir="0" index="1" bw="1" slack="11"/>
<pin id="1258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ps_1/15 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="phi1_assign_to_int_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="8"/>
<pin id="1262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="phi1_assign_to_int/22 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="tmp_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8" slack="0"/>
<pin id="1266" dir="0" index="1" bw="32" slack="0"/>
<pin id="1267" dir="0" index="2" bw="6" slack="0"/>
<pin id="1268" dir="0" index="3" bw="6" slack="0"/>
<pin id="1269" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_612_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="0"/>
<pin id="1276" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_612/22 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="notlhs_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="0"/>
<pin id="1280" dir="0" index="1" bw="8" slack="0"/>
<pin id="1281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/22 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="notrhs_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="23" slack="0"/>
<pin id="1286" dir="0" index="1" bw="23" slack="0"/>
<pin id="1287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/22 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_133_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="0"/>
<pin id="1292" dir="0" index="1" bw="1" slack="0"/>
<pin id="1293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_133/22 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="tmp_135_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="0"/>
<pin id="1298" dir="0" index="1" bw="1" slack="0"/>
<pin id="1299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_135/22 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="tmp_neg_i_i_i_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="0"/>
<pin id="1304" dir="0" index="1" bw="32" slack="0"/>
<pin id="1305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_neg_i_i_i/22 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="tmp_i_i_i_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="0"/>
<pin id="1310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_i_i_i/22 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="p_0_i_i_i_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="0"/>
<pin id="1314" dir="0" index="1" bw="32" slack="0"/>
<pin id="1315" dir="0" index="2" bw="32" slack="8"/>
<pin id="1316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_i_i_i/22 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="p_0_i_i_i_to_int_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="0"/>
<pin id="1323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_0_i_i_i_to_int/22 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="tmp_136_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="0"/>
<pin id="1327" dir="0" index="1" bw="32" slack="0"/>
<pin id="1328" dir="0" index="2" bw="6" slack="0"/>
<pin id="1329" dir="0" index="3" bw="6" slack="0"/>
<pin id="1330" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_136/22 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="tmp_613_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="0"/>
<pin id="1337" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_613/22 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="notlhs8_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="8" slack="0"/>
<pin id="1341" dir="0" index="1" bw="8" slack="0"/>
<pin id="1342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs8/22 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="notrhs9_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="23" slack="0"/>
<pin id="1347" dir="0" index="1" bw="23" slack="0"/>
<pin id="1348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs9/22 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp_138_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="0"/>
<pin id="1353" dir="0" index="1" bw="1" slack="0"/>
<pin id="1354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_138/22 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="tmp_140_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="0"/>
<pin id="1359" dir="0" index="1" bw="1" slack="0"/>
<pin id="1360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_140/22 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="pos_Phi_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="0"/>
<pin id="1365" dir="0" index="1" bw="32" slack="8"/>
<pin id="1366" dir="0" index="2" bw="32" slack="0"/>
<pin id="1367" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pos_Phi/22 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="pos_Phi_to_int_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="pos_Phi_to_int/23 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="tmp_150_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="0"/>
<pin id="1376" dir="0" index="1" bw="32" slack="0"/>
<pin id="1377" dir="0" index="2" bw="6" slack="0"/>
<pin id="1378" dir="0" index="3" bw="6" slack="0"/>
<pin id="1379" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_150/23 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="tmp_616_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="0"/>
<pin id="1386" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_616/23 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="stubData_Phi_read_as_2_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="19"/>
<pin id="1390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="stubData_Phi_read_as_2/23 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="tmp_152_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="8" slack="0"/>
<pin id="1394" dir="0" index="1" bw="32" slack="0"/>
<pin id="1395" dir="0" index="2" bw="6" slack="0"/>
<pin id="1396" dir="0" index="3" bw="6" slack="0"/>
<pin id="1397" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_152/23 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="tmp_617_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="0"/>
<pin id="1404" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_617/23 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="notlhs1_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="8" slack="0"/>
<pin id="1408" dir="0" index="1" bw="8" slack="0"/>
<pin id="1409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/23 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="notrhs5_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="23" slack="0"/>
<pin id="1414" dir="0" index="1" bw="23" slack="0"/>
<pin id="1415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/23 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="tmp_154_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="0"/>
<pin id="1420" dir="0" index="1" bw="1" slack="0"/>
<pin id="1421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_154/23 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="notlhs2_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="8" slack="0"/>
<pin id="1426" dir="0" index="1" bw="8" slack="0"/>
<pin id="1427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/23 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="notrhs6_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="23" slack="0"/>
<pin id="1432" dir="0" index="1" bw="23" slack="0"/>
<pin id="1433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/23 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="tmp_155_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="0"/>
<pin id="1438" dir="0" index="1" bw="1" slack="0"/>
<pin id="1439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_155/23 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="tmp_156_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="0"/>
<pin id="1444" dir="0" index="1" bw="1" slack="0"/>
<pin id="1445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_156/23 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="tmp_158_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="1" slack="0"/>
<pin id="1450" dir="0" index="1" bw="1" slack="0"/>
<pin id="1451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_158/23 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="layerMinPos_Phi_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="0"/>
<pin id="1456" dir="0" index="1" bw="32" slack="1"/>
<pin id="1457" dir="0" index="2" bw="32" slack="19"/>
<pin id="1458" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMinPos_Phi/23 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="stubData_Phi_read_as_3_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="19"/>
<pin id="1463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="stubData_Phi_read_as_3/23 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="tmp_183_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="8" slack="0"/>
<pin id="1467" dir="0" index="1" bw="32" slack="0"/>
<pin id="1468" dir="0" index="2" bw="6" slack="0"/>
<pin id="1469" dir="0" index="3" bw="6" slack="0"/>
<pin id="1470" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_183/23 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="tmp_623_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="32" slack="0"/>
<pin id="1477" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_623/23 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="notlhs11_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="8" slack="0"/>
<pin id="1481" dir="0" index="1" bw="8" slack="0"/>
<pin id="1482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs11/23 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="notrhs13_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="23" slack="0"/>
<pin id="1487" dir="0" index="1" bw="23" slack="0"/>
<pin id="1488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs13/23 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="tmp_185_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="1" slack="0"/>
<pin id="1493" dir="0" index="1" bw="1" slack="0"/>
<pin id="1494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_185/23 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="tmp_186_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="0"/>
<pin id="1499" dir="0" index="1" bw="1" slack="0"/>
<pin id="1500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_186/23 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="tmp_188_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="0"/>
<pin id="1505" dir="0" index="1" bw="1" slack="0"/>
<pin id="1506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_188/23 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="layerMaxPos_Phi_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="0"/>
<pin id="1511" dir="0" index="1" bw="32" slack="1"/>
<pin id="1512" dir="0" index="2" bw="32" slack="19"/>
<pin id="1513" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerMaxPos_Phi/23 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="StgValue_340_store_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="0"/>
<pin id="1518" dir="0" index="1" bw="32" slack="12"/>
<pin id="1519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_340/32 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="StgValue_341_store_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="0"/>
<pin id="1523" dir="0" index="1" bw="32" slack="12"/>
<pin id="1524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_341/32 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="phiSums_n_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="0"/>
<pin id="1528" dir="0" index="1" bw="1" slack="0"/>
<pin id="1529" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phiSums_n/34 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="StgValue_350_store_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="0"/>
<pin id="1534" dir="0" index="1" bw="32" slack="14"/>
<pin id="1535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_350/34 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="StgValue_351_store_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="0"/>
<pin id="1539" dir="0" index="1" bw="32" slack="14"/>
<pin id="1540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_351/34 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="StgValue_352_store_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="0"/>
<pin id="1544" dir="0" index="1" bw="32" slack="14"/>
<pin id="1545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_352/34 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="StgValue_374_store_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="32" slack="0"/>
<pin id="1549" dir="0" index="1" bw="32" slack="17"/>
<pin id="1550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_374/37 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="StgValue_375_store_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="32" slack="0"/>
<pin id="1554" dir="0" index="1" bw="32" slack="17"/>
<pin id="1555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_375/37 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="zSums_n_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="32" slack="0"/>
<pin id="1559" dir="0" index="1" bw="1" slack="0"/>
<pin id="1560" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="zSums_n/39 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="StgValue_382_store_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="32" slack="0"/>
<pin id="1565" dir="0" index="1" bw="32" slack="19"/>
<pin id="1566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_382/39 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="StgValue_383_store_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="0"/>
<pin id="1570" dir="0" index="1" bw="32" slack="19"/>
<pin id="1571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_383/39 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="StgValue_384_store_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="32" slack="0"/>
<pin id="1575" dir="0" index="1" bw="32" slack="19"/>
<pin id="1576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_384/39 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="mrv_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="128" slack="0"/>
<pin id="1580" dir="0" index="1" bw="32" slack="0"/>
<pin id="1581" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/55 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="mrv_1_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="128" slack="0"/>
<pin id="1586" dir="0" index="1" bw="32" slack="0"/>
<pin id="1587" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/55 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="mrv_2_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="128" slack="0"/>
<pin id="1592" dir="0" index="1" bw="32" slack="0"/>
<pin id="1593" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/55 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="mrv_3_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="128" slack="0"/>
<pin id="1598" dir="0" index="1" bw="32" slack="0"/>
<pin id="1599" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/55 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="sumData_n_read_assig_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="0"/>
<pin id="1604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumData_n_read_assig "/>
</bind>
</comp>

<comp id="1609" class="1005" name="sumData_xy_read_assi_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="32" slack="0"/>
<pin id="1611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumData_xy_read_assi "/>
</bind>
</comp>

<comp id="1616" class="1005" name="sumData_x_read_assig_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="0"/>
<pin id="1618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumData_x_read_assig "/>
</bind>
</comp>

<comp id="1623" class="1005" name="sumData_y_read_assig_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="0"/>
<pin id="1625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumData_y_read_assig "/>
</bind>
</comp>

<comp id="1630" class="1005" name="sumData_xx_read_assi_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="0"/>
<pin id="1632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumData_xx_read_assi "/>
</bind>
</comp>

<comp id="1637" class="1005" name="sumData_n_read_assig_1_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="0"/>
<pin id="1639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumData_n_read_assig_1 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="sumData_xy_read_assi_1_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="32" slack="0"/>
<pin id="1646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumData_xy_read_assi_1 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="sumData_x_read_assig_1_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="32" slack="0"/>
<pin id="1653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumData_x_read_assig_1 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="sumData_y_read_assig_1_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="0"/>
<pin id="1660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumData_y_read_assig_1 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="sumData_xx_read_assi_1_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="0"/>
<pin id="1667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumData_xx_read_assi_1 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="LinearRegression_stu_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="32" slack="1"/>
<pin id="1674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LinearRegression_stu "/>
</bind>
</comp>

<comp id="1677" class="1005" name="LinearRegression_HTP_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="32" slack="4"/>
<pin id="1679" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="LinearRegression_HTP "/>
</bind>
</comp>

<comp id="1682" class="1005" name="LinearRegression_HTP_5_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="32" slack="8"/>
<pin id="1684" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="LinearRegression_HTP_5 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="LinearRegression_HTP_6_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="32" slack="4"/>
<pin id="1689" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="LinearRegression_HTP_6 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="LinearRegression_HTP_7_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="8"/>
<pin id="1694" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="LinearRegression_HTP_7 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="LinearRegression_set_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="4"/>
<pin id="1699" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="LinearRegression_set "/>
</bind>
</comp>

<comp id="1702" class="1005" name="LinearRegression_set_12_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="32" slack="4"/>
<pin id="1704" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="LinearRegression_set_12 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="tmp_581_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="10" slack="2"/>
<pin id="1709" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_581 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="p_rec1_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="32" slack="0"/>
<pin id="1717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_rec1 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="LinearRegression_stu_425_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="5" slack="1"/>
<pin id="1722" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="LinearRegression_stu_425 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="sumData_n_read_assig_4_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="32" slack="1"/>
<pin id="1727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sumData_n_read_assig_4 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="sumData_n_read_assig_5_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="32" slack="1"/>
<pin id="1732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sumData_n_read_assig_5 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="LinearRegression_stu_426_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="32" slack="1"/>
<pin id="1737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LinearRegression_stu_426 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="tmp_i_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="1" slack="17"/>
<pin id="1742" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1744" class="1005" name="LinearRegression_stu_427_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="9" slack="1"/>
<pin id="1746" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="LinearRegression_stu_427 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="LinearRegression_stu_428_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="9" slack="1"/>
<pin id="1751" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="LinearRegression_stu_428 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="LinearRegression_stu_429_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="9" slack="1"/>
<pin id="1756" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="LinearRegression_stu_429 "/>
</bind>
</comp>

<comp id="1759" class="1005" name="LinearRegression_stu_430_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="9" slack="1"/>
<pin id="1761" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="LinearRegression_stu_430 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="p_rec_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="32" slack="0"/>
<pin id="1769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_rec "/>
</bind>
</comp>

<comp id="1772" class="1005" name="LinearRegression_stu_431_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="32" slack="1"/>
<pin id="1774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LinearRegression_stu_431 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="LinearRegression_stu_432_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="32" slack="1"/>
<pin id="1780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LinearRegression_stu_432 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="LinearRegression_stu_433_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="32" slack="1"/>
<pin id="1785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LinearRegression_stu_433 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="LinearRegression_stu_434_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="1" slack="4"/>
<pin id="1790" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="LinearRegression_stu_434 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="layerMinPos_RPhi_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="32" slack="1"/>
<pin id="1799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerMinPos_RPhi "/>
</bind>
</comp>

<comp id="1802" class="1005" name="layerMaxPos_RPhi_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="32" slack="1"/>
<pin id="1804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerMaxPos_RPhi "/>
</bind>
</comp>

<comp id="1807" class="1005" name="layerMaxPos_RZ_1_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="32" slack="1"/>
<pin id="1809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerMaxPos_RZ_1 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="layerMinPos_RZ_1_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="32" slack="1"/>
<pin id="1814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerMinPos_RZ_1 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="layerMaxPos_Z_1_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="32" slack="1"/>
<pin id="1819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerMaxPos_Z_1 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="layerMinPos_Z_1_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="32" slack="1"/>
<pin id="1824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerMinPos_Z_1 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="ps_1_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="1" slack="1"/>
<pin id="1829" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ps_1 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="pos_Phi_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="32" slack="1"/>
<pin id="1834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_Phi "/>
</bind>
</comp>

<comp id="1841" class="1005" name="layerMinPos_Phi_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="32" slack="1"/>
<pin id="1843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerMinPos_Phi "/>
</bind>
</comp>

<comp id="1846" class="1005" name="layerMaxPos_Phi_reg_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="32" slack="1"/>
<pin id="1848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerMaxPos_Phi "/>
</bind>
</comp>

<comp id="1851" class="1005" name="tmp_1_i_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="32" slack="1"/>
<pin id="1853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="1856" class="1005" name="tmp_5_i_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="32" slack="1"/>
<pin id="1858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="1861" class="1005" name="tmp_1_i3_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="32" slack="1"/>
<pin id="1863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i3 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="tmp_5_i1_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="32" slack="1"/>
<pin id="1868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i1 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="tmp_i7_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="32" slack="1"/>
<pin id="1873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i7 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="tmp_i8_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="32" slack="1"/>
<pin id="1879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i8 "/>
</bind>
</comp>

<comp id="1883" class="1005" name="tmp_9_i_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="32" slack="1"/>
<pin id="1885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="1888" class="1005" name="tmp_i_13_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="32" slack="1"/>
<pin id="1890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_13 "/>
</bind>
</comp>

<comp id="1893" class="1005" name="tmp_2_i_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="32" slack="1"/>
<pin id="1895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="1898" class="1005" name="tmp_3_i_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="32" slack="1"/>
<pin id="1900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="1903" class="1005" name="tmp_7_i1_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="32" slack="1"/>
<pin id="1905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i1 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="tmp_8_i1_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="32" slack="1"/>
<pin id="1910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i1 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="tmp_9_i1_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="32" slack="1"/>
<pin id="1915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i1 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="tmp_i3_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="32" slack="1"/>
<pin id="1920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i3 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="tmp_2_i1_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="32" slack="1"/>
<pin id="1925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i1 "/>
</bind>
</comp>

<comp id="1928" class="1005" name="tmp_3_i1_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="32" slack="1"/>
<pin id="1930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i1 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="tmp_1_i2_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="32" slack="1"/>
<pin id="1935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i2 "/>
</bind>
</comp>

<comp id="1938" class="1005" name="tmp_4_i1_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="32" slack="1"/>
<pin id="1940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="165" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="172" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="179" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="186" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="275"><net_src comp="268" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="316" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="268" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="304" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="256" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="193" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="360"><net_src comp="199" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="365"><net_src comp="193" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="205" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="288" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="372"><net_src comp="240" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="373"><net_src comp="276" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="374"><net_src comp="228" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="60" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="66" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="461"><net_src comp="312" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="288" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="264" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="240" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="477"><net_src comp="276" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="478"><net_src comp="228" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="479"><net_src comp="30" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="480"><net_src comp="64" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="481"><net_src comp="300" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="482"><net_src comp="252" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="486"><net_src comp="483" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="490"><net_src comp="487" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="498"><net_src comp="491" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="520"><net_src comp="517" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="524"><net_src comp="517" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="528"><net_src comp="525" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="540"><net_src comp="537" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="546"><net_src comp="347" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="550"><net_src comp="543" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="556"><net_src comp="353" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="565"><net_src comp="361" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="573"><net_src comp="366" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="580"><net_src comp="383" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="584"><net_src comp="577" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="589"><net_src comp="387" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="596"><net_src comp="491" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="600"><net_src comp="593" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="605"><net_src comp="499" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="612"><net_src comp="505" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="619"><net_src comp="511" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="626"><net_src comp="517" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="630"><net_src comp="623" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="635"><net_src comp="525" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="642"><net_src comp="531" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="649"><net_src comp="537" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="657"><net_src comp="30" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="30" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="30" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="30" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="32" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="30" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="30" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="30" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="30" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="32" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="221" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="711"><net_src comp="221" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="34" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="36" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="723"><net_src comp="221" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="38" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="40" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="712" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="724" pin="3"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="221" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="24" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="221" pin="4"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="159" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="32" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="340" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="771"><net_src comp="764" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="776"><net_src comp="340" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="24" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="340" pin="4"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="543" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="793"><net_src comp="48" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="783" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="50" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="52" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="800"><net_src comp="783" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="312" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="811"><net_src comp="48" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="50" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="814"><net_src comp="52" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="818"><net_src comp="801" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="787" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="54" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="797" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="56" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="819" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="805" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="54" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="815" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="56" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="843" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="837" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="831" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="849" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="855" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="457" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="543" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="312" pin="1"/><net_sink comp="867" pin=2"/></net>

<net id="878"><net_src comp="562" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="885"><net_src comp="48" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="875" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="887"><net_src comp="50" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="888"><net_src comp="52" pin="0"/><net_sink comp="879" pin=3"/></net>

<net id="892"><net_src comp="875" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="288" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="903"><net_src comp="48" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="893" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="905"><net_src comp="50" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="906"><net_src comp="52" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="910"><net_src comp="893" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="879" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="54" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="889" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="56" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="917" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="911" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="897" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="54" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="907" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="56" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="929" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="923" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="941" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="462" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="964"><net_src comp="953" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="562" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="288" pin="1"/><net_sink comp="959" pin=2"/></net>

<net id="970"><net_src comp="264" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="977"><net_src comp="48" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="967" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="50" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="980"><net_src comp="52" pin="0"/><net_sink comp="971" pin=3"/></net>

<net id="984"><net_src comp="967" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="971" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="54" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="981" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="56" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="991" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="985" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="831" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="467" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1020"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="543" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1022"><net_src comp="264" pin="1"/><net_sink comp="1015" pin=2"/></net>

<net id="1026"><net_src comp="240" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1033"><net_src comp="48" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="1023" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1035"><net_src comp="50" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1036"><net_src comp="52" pin="0"/><net_sink comp="1027" pin=3"/></net>

<net id="1040"><net_src comp="1023" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="1027" pin="4"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="54" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1037" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="56" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1041" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="923" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="472" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1076"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="562" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="240" pin="1"/><net_sink comp="1071" pin=2"/></net>

<net id="1084"><net_src comp="1071" pin="3"/><net_sink comp="1079" pin=1"/></net>

<net id="1085"><net_src comp="240" pin="1"/><net_sink comp="1079" pin=2"/></net>

<net id="1091"><net_src comp="959" pin="3"/><net_sink comp="1086" pin=1"/></net>

<net id="1092"><net_src comp="288" pin="1"/><net_sink comp="1086" pin=2"/></net>

<net id="1096"><net_src comp="553" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1103"><net_src comp="48" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="1093" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1105"><net_src comp="50" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1106"><net_src comp="52" pin="0"/><net_sink comp="1097" pin=3"/></net>

<net id="1110"><net_src comp="1093" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="276" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1121"><net_src comp="48" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="1111" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1123"><net_src comp="50" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1124"><net_src comp="52" pin="0"/><net_sink comp="1115" pin=3"/></net>

<net id="1128"><net_src comp="1111" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1133"><net_src comp="1097" pin="4"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="54" pin="0"/><net_sink comp="1129" pin=1"/></net>

<net id="1139"><net_src comp="1107" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="56" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1145"><net_src comp="1135" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1129" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="1115" pin="4"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="54" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1157"><net_src comp="1125" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="56" pin="0"/><net_sink comp="1153" pin=1"/></net>

<net id="1163"><net_src comp="1153" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1147" pin="2"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="1141" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1159" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="1165" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="457" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1182"><net_src comp="1171" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="553" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="276" pin="1"/><net_sink comp="1177" pin=2"/></net>

<net id="1188"><net_src comp="228" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1195"><net_src comp="48" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="1185" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1197"><net_src comp="50" pin="0"/><net_sink comp="1189" pin=2"/></net>

<net id="1198"><net_src comp="52" pin="0"/><net_sink comp="1189" pin=3"/></net>

<net id="1202"><net_src comp="1185" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1207"><net_src comp="1189" pin="4"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="54" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="1199" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="56" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="1209" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="1203" pin="2"/><net_sink comp="1215" pin=1"/></net>

<net id="1225"><net_src comp="1141" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="1215" pin="2"/><net_sink comp="1221" pin=1"/></net>

<net id="1231"><net_src comp="1221" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="462" pin="2"/><net_sink comp="1227" pin=1"/></net>

<net id="1238"><net_src comp="1227" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="553" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1240"><net_src comp="228" pin="1"/><net_sink comp="1233" pin=2"/></net>

<net id="1246"><net_src comp="1233" pin="3"/><net_sink comp="1241" pin=1"/></net>

<net id="1247"><net_src comp="228" pin="1"/><net_sink comp="1241" pin=2"/></net>

<net id="1253"><net_src comp="1177" pin="3"/><net_sink comp="1248" pin=1"/></net>

<net id="1254"><net_src comp="276" pin="1"/><net_sink comp="1248" pin=2"/></net>

<net id="1259"><net_src comp="324" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1263"><net_src comp="543" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1270"><net_src comp="48" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1271"><net_src comp="1260" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1272"><net_src comp="50" pin="0"/><net_sink comp="1264" pin=2"/></net>

<net id="1273"><net_src comp="52" pin="0"/><net_sink comp="1264" pin=3"/></net>

<net id="1277"><net_src comp="1260" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1282"><net_src comp="1264" pin="4"/><net_sink comp="1278" pin=0"/></net>

<net id="1283"><net_src comp="54" pin="0"/><net_sink comp="1278" pin=1"/></net>

<net id="1288"><net_src comp="1274" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="56" pin="0"/><net_sink comp="1284" pin=1"/></net>

<net id="1294"><net_src comp="1284" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="1278" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1300"><net_src comp="1290" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="457" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1306"><net_src comp="1260" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="62" pin="0"/><net_sink comp="1302" pin=1"/></net>

<net id="1311"><net_src comp="1302" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1317"><net_src comp="1296" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1318"><net_src comp="1308" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1319"><net_src comp="543" pin="1"/><net_sink comp="1312" pin=2"/></net>

<net id="1320"><net_src comp="1312" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="1324"><net_src comp="1312" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1331"><net_src comp="48" pin="0"/><net_sink comp="1325" pin=0"/></net>

<net id="1332"><net_src comp="1321" pin="1"/><net_sink comp="1325" pin=1"/></net>

<net id="1333"><net_src comp="50" pin="0"/><net_sink comp="1325" pin=2"/></net>

<net id="1334"><net_src comp="52" pin="0"/><net_sink comp="1325" pin=3"/></net>

<net id="1338"><net_src comp="1321" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1343"><net_src comp="1325" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1344"><net_src comp="54" pin="0"/><net_sink comp="1339" pin=1"/></net>

<net id="1349"><net_src comp="1335" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1350"><net_src comp="56" pin="0"/><net_sink comp="1345" pin=1"/></net>

<net id="1355"><net_src comp="1345" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1356"><net_src comp="1339" pin="2"/><net_sink comp="1351" pin=1"/></net>

<net id="1361"><net_src comp="1351" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1362"><net_src comp="462" pin="2"/><net_sink comp="1357" pin=1"/></net>

<net id="1368"><net_src comp="1357" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1369"><net_src comp="543" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="1370"><net_src comp="347" pin="2"/><net_sink comp="1363" pin=2"/></net>

<net id="1380"><net_src comp="48" pin="0"/><net_sink comp="1374" pin=0"/></net>

<net id="1381"><net_src comp="1371" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="1382"><net_src comp="50" pin="0"/><net_sink comp="1374" pin=2"/></net>

<net id="1383"><net_src comp="52" pin="0"/><net_sink comp="1374" pin=3"/></net>

<net id="1387"><net_src comp="1371" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1391"><net_src comp="300" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1398"><net_src comp="48" pin="0"/><net_sink comp="1392" pin=0"/></net>

<net id="1399"><net_src comp="1388" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1400"><net_src comp="50" pin="0"/><net_sink comp="1392" pin=2"/></net>

<net id="1401"><net_src comp="52" pin="0"/><net_sink comp="1392" pin=3"/></net>

<net id="1405"><net_src comp="1388" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1410"><net_src comp="1374" pin="4"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="54" pin="0"/><net_sink comp="1406" pin=1"/></net>

<net id="1416"><net_src comp="1384" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="56" pin="0"/><net_sink comp="1412" pin=1"/></net>

<net id="1422"><net_src comp="1412" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1423"><net_src comp="1406" pin="2"/><net_sink comp="1418" pin=1"/></net>

<net id="1428"><net_src comp="1392" pin="4"/><net_sink comp="1424" pin=0"/></net>

<net id="1429"><net_src comp="54" pin="0"/><net_sink comp="1424" pin=1"/></net>

<net id="1434"><net_src comp="1402" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1435"><net_src comp="56" pin="0"/><net_sink comp="1430" pin=1"/></net>

<net id="1440"><net_src comp="1430" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1441"><net_src comp="1424" pin="2"/><net_sink comp="1436" pin=1"/></net>

<net id="1446"><net_src comp="1418" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1447"><net_src comp="1436" pin="2"/><net_sink comp="1442" pin=1"/></net>

<net id="1452"><net_src comp="1442" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1453"><net_src comp="457" pin="2"/><net_sink comp="1448" pin=1"/></net>

<net id="1459"><net_src comp="1448" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1460"><net_src comp="300" pin="1"/><net_sink comp="1454" pin=2"/></net>

<net id="1464"><net_src comp="252" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1471"><net_src comp="48" pin="0"/><net_sink comp="1465" pin=0"/></net>

<net id="1472"><net_src comp="1461" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="1473"><net_src comp="50" pin="0"/><net_sink comp="1465" pin=2"/></net>

<net id="1474"><net_src comp="52" pin="0"/><net_sink comp="1465" pin=3"/></net>

<net id="1478"><net_src comp="1461" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1483"><net_src comp="1465" pin="4"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="54" pin="0"/><net_sink comp="1479" pin=1"/></net>

<net id="1489"><net_src comp="1475" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1490"><net_src comp="56" pin="0"/><net_sink comp="1485" pin=1"/></net>

<net id="1495"><net_src comp="1485" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1496"><net_src comp="1479" pin="2"/><net_sink comp="1491" pin=1"/></net>

<net id="1501"><net_src comp="1418" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1502"><net_src comp="1491" pin="2"/><net_sink comp="1497" pin=1"/></net>

<net id="1507"><net_src comp="1497" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1508"><net_src comp="462" pin="2"/><net_sink comp="1503" pin=1"/></net>

<net id="1514"><net_src comp="1503" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1515"><net_src comp="252" pin="1"/><net_sink comp="1509" pin=2"/></net>

<net id="1520"><net_src comp="353" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1525"><net_src comp="347" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1530"><net_src comp="487" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1531"><net_src comp="24" pin="0"/><net_sink comp="1526" pin=1"/></net>

<net id="1536"><net_src comp="353" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1541"><net_src comp="347" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1546"><net_src comp="1526" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1551"><net_src comp="353" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1556"><net_src comp="347" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1561"><net_src comp="483" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1562"><net_src comp="24" pin="0"/><net_sink comp="1557" pin=1"/></net>

<net id="1567"><net_src comp="353" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1572"><net_src comp="347" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1577"><net_src comp="1557" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1582"><net_src comp="68" pin="0"/><net_sink comp="1578" pin=0"/></net>

<net id="1583"><net_src comp="435" pin="2"/><net_sink comp="1578" pin=1"/></net>

<net id="1588"><net_src comp="1578" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1589"><net_src comp="439" pin="2"/><net_sink comp="1584" pin=1"/></net>

<net id="1594"><net_src comp="1584" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1595"><net_src comp="443" pin="2"/><net_sink comp="1590" pin=1"/></net>

<net id="1600"><net_src comp="1590" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1601"><net_src comp="447" pin="2"/><net_sink comp="1596" pin=1"/></net>

<net id="1605"><net_src comp="70" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1607"><net_src comp="1602" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1608"><net_src comp="1602" pin="1"/><net_sink comp="1573" pin=1"/></net>

<net id="1612"><net_src comp="74" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1614"><net_src comp="1609" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1615"><net_src comp="1609" pin="1"/><net_sink comp="1568" pin=1"/></net>

<net id="1619"><net_src comp="78" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1621"><net_src comp="1616" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1622"><net_src comp="1616" pin="1"/><net_sink comp="1552" pin=1"/></net>

<net id="1626"><net_src comp="82" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1629"><net_src comp="1623" pin="1"/><net_sink comp="1547" pin=1"/></net>

<net id="1633"><net_src comp="86" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1635"><net_src comp="1630" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1636"><net_src comp="1630" pin="1"/><net_sink comp="1563" pin=1"/></net>

<net id="1640"><net_src comp="90" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1642"><net_src comp="1637" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1643"><net_src comp="1637" pin="1"/><net_sink comp="1542" pin=1"/></net>

<net id="1647"><net_src comp="94" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1649"><net_src comp="1644" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1650"><net_src comp="1644" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="1654"><net_src comp="98" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1656"><net_src comp="1651" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1657"><net_src comp="1651" pin="1"/><net_sink comp="1521" pin=1"/></net>

<net id="1661"><net_src comp="102" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1663"><net_src comp="1658" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1664"><net_src comp="1658" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="1668"><net_src comp="106" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1670"><net_src comp="1665" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1671"><net_src comp="1665" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="1675"><net_src comp="110" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1680"><net_src comp="116" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1685"><net_src comp="122" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1690"><net_src comp="128" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1695"><net_src comp="134" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1700"><net_src comp="140" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="1705"><net_src comp="146" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="1710"><net_src comp="732" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1718"><net_src comp="743" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1723"><net_src comp="152" pin="3"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1728"><net_src comp="483" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1733"><net_src comp="487" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1738"><net_src comp="159" pin="3"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1743"><net_src comp="749" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1747"><net_src comp="165" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1752"><net_src comp="172" pin="3"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1757"><net_src comp="179" pin="3"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1762"><net_src comp="186" pin="3"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1770"><net_src comp="777" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1775"><net_src comp="193" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1777"><net_src comp="1772" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1781"><net_src comp="199" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1786"><net_src comp="205" pin="3"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1791"><net_src comp="211" pin="3"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1793"><net_src comp="1788" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1794"><net_src comp="1788" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1795"><net_src comp="1788" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1796"><net_src comp="1788" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1800"><net_src comp="867" pin="3"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1805"><net_src comp="1015" pin="3"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1810"><net_src comp="1079" pin="3"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1815"><net_src comp="1086" pin="3"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1820"><net_src comp="1241" pin="3"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1825"><net_src comp="1248" pin="3"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1830"><net_src comp="1255" pin="2"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1835"><net_src comp="1363" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1837"><net_src comp="1832" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1838"><net_src comp="1832" pin="1"/><net_sink comp="1454" pin=1"/></net>

<net id="1839"><net_src comp="1832" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1840"><net_src comp="1832" pin="1"/><net_sink comp="1509" pin=1"/></net>

<net id="1844"><net_src comp="1454" pin="3"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1849"><net_src comp="1509" pin="3"/><net_sink comp="1846" pin=0"/></net>

<net id="1850"><net_src comp="1846" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1854"><net_src comp="383" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1859"><net_src comp="387" pin="2"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1864"><net_src comp="383" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1869"><net_src comp="387" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1874"><net_src comp="451" pin="1"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1876"><net_src comp="1871" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1880"><net_src comp="454" pin="1"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1882"><net_src comp="1877" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1886"><net_src comp="395" pin="2"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1891"><net_src comp="399" pin="2"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1896"><net_src comp="403" pin="2"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1901"><net_src comp="407" pin="2"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="1906"><net_src comp="411" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1911"><net_src comp="415" pin="2"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1916"><net_src comp="419" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1921"><net_src comp="423" pin="2"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="1926"><net_src comp="427" pin="2"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1931"><net_src comp="431" pin="2"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="1936"><net_src comp="375" pin="2"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1941"><net_src comp="379" pin="2"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="447" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: LinearRegression_stubMap_data_second_size_s | {}
	Port: LinearRegression_stubMap_data_second_data_r_s | {}
	Port: LinearRegression_stubMap_data_second_data_phi_s | {}
	Port: LinearRegression_stubMap_data_second_data_z_s | {}
	Port: LinearRegression_stubMap_data_second_data_psModule_s | {}
 - Input state : 
	Port: calcHelix : LinearRegression_settings_chosenRofPhi_read | {1 }
	Port: calcHelix : LinearRegression_settings_chosenRofZ_read | {1 }
	Port: calcHelix : LinearRegression_HTParameter_qOverPt_read | {1 }
	Port: calcHelix : LinearRegression_HTParameter_phiT_read | {1 }
	Port: calcHelix : LinearRegression_HTParameter_cotTheta_read | {1 }
	Port: calcHelix : LinearRegression_HTParameter_zT_read | {1 }
	Port: calcHelix : LinearRegression_stubMap_size_read | {1 }
	Port: calcHelix : LinearRegression_stubMap_data_second_size_s | {2 3 }
	Port: calcHelix : LinearRegression_stubMap_data_second_data_r_s | {4 5 }
	Port: calcHelix : LinearRegression_stubMap_data_second_data_phi_s | {4 5 }
	Port: calcHelix : LinearRegression_stubMap_data_second_data_z_s | {4 5 }
	Port: calcHelix : LinearRegression_stubMap_data_second_data_psModule_s | {4 5 }
  - Chain level:
	State 1
		StgValue_73 : 1
		StgValue_74 : 1
		StgValue_75 : 1
		StgValue_76 : 1
		StgValue_77 : 1
		StgValue_78 : 1
		StgValue_79 : 1
		StgValue_80 : 1
		StgValue_81 : 1
		StgValue_82 : 1
	State 2
		p_begin_0_rec_cast2 : 1
		tmp_609 : 1
		p_shl_cast : 2
		tmp_610 : 1
		p_shl1_cast : 2
		tmp_581 : 3
		tmp_s : 1
		p_rec1 : 1
		StgValue_93 : 2
		LinearRegression_stu_425 : 2
		LinearRegression_stu_426 : 3
		tmp_i7 : 1
		tmp_i8 : 1
	State 3
		tmp_i : 1
		StgValue_102 : 2
	State 4
		tmp_611 : 1
		tmp_582 : 2
		tmp_595_cast : 3
		LinearRegression_stu_427 : 4
		LinearRegression_stu_428 : 4
		LinearRegression_stu_429 : 4
		LinearRegression_stu_430 : 4
		tmp_81 : 1
		p_rec : 1
		StgValue_123 : 2
		LinearRegression_stu_431 : 5
		LinearRegression_stu_432 : 5
		LinearRegression_stu_433 : 5
		LinearRegression_stu_434 : 5
		layerPos_RPhi : 1
		layerPos_Phi : 1
	State 5
		pos_RPhi : 1
		tmp_82 : 1
		pos_RZ : 1
		tmp_84 : 1
	State 6
	State 7
	State 8
	State 9
		tmp_141 : 1
		tmp_614 : 1
		tmp_143 : 1
		tmp_615 : 1
		notlhs7 : 2
		notrhs3 : 2
		tmp_145 : 3
		notlhs9 : 2
		notrhs4 : 2
		tmp_146 : 3
		tmp_147 : 3
		tmp_149 : 3
		layerMinPos_RPhi : 3
		tmp_159 : 1
		tmp_618 : 1
		tmp_161 : 1
		tmp_619 : 1
		notlhs3 : 2
		notrhs7 : 2
		tmp_163 : 3
		notlhs4 : 2
		notrhs8 : 2
		tmp_164 : 3
		tmp_165 : 3
		tmp_167 : 3
		layerMinPos_RZ : 3
		tmp_177 : 1
		tmp_622 : 1
		notlhs10 : 2
		notrhs12 : 2
		tmp_179 : 3
		tmp_180 : 3
		tmp_182 : 3
		layerMaxPos_RPhi : 3
		tmp_189 : 1
		tmp_624 : 1
		notlhs12 : 2
		notrhs14 : 2
		tmp_191 : 3
		tmp_192 : 3
		tmp_194 : 3
		layerMaxPos_RZ : 3
		layerMaxPos_RZ_1 : 4
		layerMinPos_RZ_1 : 4
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		tmp_168 : 1
		tmp_620 : 1
		tmp_170 : 1
		tmp_621 : 1
		notlhs5 : 2
		notrhs10 : 2
		tmp_172 : 3
		notlhs6 : 2
		notrhs11 : 2
		tmp_173 : 3
		tmp_174 : 3
		tmp_176 : 3
		layerMinPos_Z : 3
		tmp_195 : 1
		tmp_625 : 1
		notlhs13 : 2
		notrhs15 : 2
		tmp_197 : 3
		tmp_198 : 3
		tmp_200 : 3
		layerMaxPos_Z : 3
		layerMaxPos_Z_1 : 4
		layerMinPos_Z_1 : 4
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp : 1
		tmp_612 : 1
		notlhs : 2
		notrhs : 2
		tmp_133 : 3
		tmp_135 : 3
		tmp_neg_i_i_i : 1
		tmp_i_i_i : 1
		p_0_i_i_i : 3
		p_0_i_i_i_to_int : 4
		tmp_136 : 5
		tmp_613 : 5
		notlhs8 : 6
		notrhs9 : 6
		tmp_138 : 7
		tmp_139 : 4
		tmp_140 : 7
		pos_Phi : 7
	State 23
		tmp_150 : 1
		tmp_616 : 1
		tmp_152 : 1
		tmp_617 : 1
		notlhs1 : 2
		notrhs5 : 2
		tmp_154 : 3
		notlhs2 : 2
		notrhs6 : 2
		tmp_155 : 3
		tmp_156 : 3
		tmp_158 : 3
		layerMinPos_Phi : 3
		tmp_183 : 1
		tmp_623 : 1
		notlhs11 : 2
		notrhs13 : 2
		tmp_185 : 3
		tmp_186 : 3
		tmp_188 : 3
		layerMaxPos_Phi : 3
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		phiSums_x : 1
		phiSums_y : 1
	State 30
	State 31
		phiSums_xy : 1
		phiSums_xx : 1
	State 32
		StgValue_340 : 1
		StgValue_341 : 1
	State 33
	State 34
		phiSums_n : 1
		StgValue_350 : 1
		StgValue_351 : 1
		StgValue_352 : 2
		zSums_x : 1
		zSums_y : 1
	State 35
	State 36
		zSums_xy : 1
		zSums_xx : 1
	State 37
		StgValue_374 : 1
		StgValue_375 : 1
	State 38
	State 39
		zSums_n : 1
		StgValue_382 : 1
		StgValue_383 : 1
		StgValue_384 : 2
	State 40
	State 41
	State 42
		tmp_7_i : 1
		tmp_8_i : 1
		tmp_9_i : 1
		tmp_i_13 : 1
		tmp_2_i : 1
		tmp_3_i : 1
		tmp_7_i1 : 1
		tmp_8_i1 : 1
		tmp_9_i1 : 1
		tmp_i3 : 1
		tmp_2_i1 : 1
		tmp_3_i1 : 1
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		StgValue_483 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_435             |    0    |   363   |   802   |
|   fdiv   |              grp_fu_439             |    0    |   363   |   802   |
|          |              grp_fu_443             |    0    |   363   |   802   |
|          |              grp_fu_447             |    0    |   363   |   802   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_383             |    3    |   128   |   135   |
|          |              grp_fu_387             |    3    |   128   |   135   |
|          |              grp_fu_395             |    3    |   128   |   135   |
|          |              grp_fu_399             |    3    |   128   |   135   |
|          |              grp_fu_403             |    3    |   128   |   135   |
|   fmul   |              grp_fu_407             |    3    |   128   |   135   |
|          |              grp_fu_411             |    3    |   128   |   135   |
|          |              grp_fu_415             |    3    |   128   |   135   |
|          |              grp_fu_419             |    3    |   128   |   135   |
|          |              grp_fu_423             |    3    |   128   |   135   |
|          |              grp_fu_427             |    3    |   128   |   135   |
|          |              grp_fu_431             |    3    |   128   |   135   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_347             |    2    |   227   |   214   |
|          |              grp_fu_353             |    2    |   227   |   214   |
|   fadd   |              grp_fu_361             |    2    |   227   |   214   |
|          |              grp_fu_366             |    2    |   227   |   214   |
|          |              grp_fu_375             |    2    |   227   |   214   |
|          |              grp_fu_379             |    2    |   227   |   214   |
|----------|-------------------------------------|---------|---------|---------|
|  uitofp  |              grp_fu_451             |    0    |   128   |   341   |
|          |              grp_fu_454             |    0    |   128   |   341   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_457             |    0    |    66   |    72   |
|   fcmp   |              grp_fu_462             |    0    |    66   |    72   |
|          |            tmp_181_fu_467           |    0    |    66   |    72   |
|          |            tmp_193_fu_472           |    0    |    66   |    72   |
|----------|-------------------------------------|---------|---------|---------|
|          |             tmp_s_fu_738            |    0    |    0    |    20   |
|          |             tmp_i_fu_749            |    0    |    0    |    20   |
|          |            tmp_81_fu_772            |    0    |    0    |    20   |
|          |            notlhs7_fu_819           |    0    |    0    |    11   |
|          |            notrhs3_fu_825           |    0    |    0    |    20   |
|          |            notlhs9_fu_837           |    0    |    0    |    11   |
|          |            notrhs4_fu_843           |    0    |    0    |    20   |
|          |            notlhs3_fu_911           |    0    |    0    |    11   |
|          |            notrhs7_fu_917           |    0    |    0    |    20   |
|          |            notlhs4_fu_929           |    0    |    0    |    11   |
|          |            notrhs8_fu_935           |    0    |    0    |    20   |
|          |           notlhs10_fu_985           |    0    |    0    |    11   |
|          |           notrhs12_fu_991           |    0    |    0    |    20   |
|          |           notlhs12_fu_1041          |    0    |    0    |    11   |
|          |           notrhs14_fu_1047          |    0    |    0    |    20   |
|   icmp   |           notlhs5_fu_1129           |    0    |    0    |    11   |
|          |           notrhs10_fu_1135          |    0    |    0    |    20   |
|          |           notlhs6_fu_1147           |    0    |    0    |    11   |
|          |           notrhs11_fu_1153          |    0    |    0    |    20   |
|          |           notlhs13_fu_1203          |    0    |    0    |    11   |
|          |           notrhs15_fu_1209          |    0    |    0    |    20   |
|          |            notlhs_fu_1278           |    0    |    0    |    11   |
|          |            notrhs_fu_1284           |    0    |    0    |    20   |
|          |           notlhs8_fu_1339           |    0    |    0    |    11   |
|          |           notrhs9_fu_1345           |    0    |    0    |    20   |
|          |           notlhs1_fu_1406           |    0    |    0    |    11   |
|          |           notrhs5_fu_1412           |    0    |    0    |    20   |
|          |           notlhs2_fu_1424           |    0    |    0    |    11   |
|          |           notrhs6_fu_1430           |    0    |    0    |    20   |
|          |           notlhs11_fu_1479          |    0    |    0    |    11   |
|          |           notrhs13_fu_1485          |    0    |    0    |    20   |
|----------|-------------------------------------|---------|---------|---------|
|          |       layerMinPos_RPhi_fu_867       |    0    |    0    |    32   |
|          |        layerMinPos_RZ_fu_959        |    0    |    0    |    32   |
|          |       layerMaxPos_RPhi_fu_1015      |    0    |    0    |    32   |
|          |        layerMaxPos_RZ_fu_1071       |    0    |    0    |    32   |
|          |       layerMaxPos_RZ_1_fu_1079      |    0    |    0    |    32   |
|          |       layerMinPos_RZ_1_fu_1086      |    0    |    0    |    32   |
|  select  |        layerMinPos_Z_fu_1177        |    0    |    0    |    32   |
|          |        layerMaxPos_Z_fu_1233        |    0    |    0    |    32   |
|          |       layerMaxPos_Z_1_fu_1241       |    0    |    0    |    32   |
|          |       layerMinPos_Z_1_fu_1248       |    0    |    0    |    32   |
|          |          p_0_i_i_i_fu_1312          |    0    |    0    |    32   |
|          |           pos_Phi_fu_1363           |    0    |    0    |    32   |
|          |       layerMinPos_Phi_fu_1454       |    0    |    0    |    32   |
|          |       layerMaxPos_Phi_fu_1509       |    0    |    0    |    32   |
|----------|-------------------------------------|---------|---------|---------|
|          |            tmp_581_fu_732           |    0    |    0    |    17   |
|          |            p_rec1_fu_743            |    0    |    0    |    39   |
|    add   |            tmp_582_fu_759           |    0    |    0    |    17   |
|          |             p_rec_fu_777            |    0    |    0    |    39   |
|          |          phiSums_n_fu_1526          |    0    |    0    |    39   |
|          |           zSums_n_fu_1557           |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|
|          |            tmp_147_fu_855           |    0    |    0    |    2    |
|          |            tmp_149_fu_861           |    0    |    0    |    2    |
|          |            tmp_165_fu_947           |    0    |    0    |    2    |
|          |            tmp_167_fu_953           |    0    |    0    |    2    |
|          |           tmp_180_fu_1003           |    0    |    0    |    2    |
|          |           tmp_182_fu_1009           |    0    |    0    |    2    |
|          |           tmp_192_fu_1059           |    0    |    0    |    2    |
|          |           tmp_194_fu_1065           |    0    |    0    |    2    |
|    and   |           tmp_174_fu_1165           |    0    |    0    |    2    |
|          |           tmp_176_fu_1171           |    0    |    0    |    2    |
|          |           tmp_198_fu_1221           |    0    |    0    |    2    |
|          |           tmp_200_fu_1227           |    0    |    0    |    2    |
|          |           tmp_135_fu_1296           |    0    |    0    |    2    |
|          |           tmp_140_fu_1357           |    0    |    0    |    2    |
|          |           tmp_156_fu_1442           |    0    |    0    |    2    |
|          |           tmp_158_fu_1448           |    0    |    0    |    2    |
|          |           tmp_186_fu_1497           |    0    |    0    |    2    |
|          |           tmp_188_fu_1503           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |        tmp_neg_i_i_i_fu_1302        |    0    |    0    |    32   |
|----------|-------------------------------------|---------|---------|---------|
|          |            tmp_145_fu_831           |    0    |    0    |    2    |
|          |            tmp_146_fu_849           |    0    |    0    |    2    |
|          |            tmp_163_fu_923           |    0    |    0    |    2    |
|          |            tmp_164_fu_941           |    0    |    0    |    2    |
|          |            tmp_179_fu_997           |    0    |    0    |    2    |
|          |           tmp_191_fu_1053           |    0    |    0    |    2    |
|          |           tmp_172_fu_1141           |    0    |    0    |    2    |
|    or    |           tmp_173_fu_1159           |    0    |    0    |    2    |
|          |           tmp_197_fu_1215           |    0    |    0    |    2    |
|          |             ps_1_fu_1255            |    0    |    0    |    2    |
|          |           tmp_133_fu_1290           |    0    |    0    |    2    |
|          |           tmp_138_fu_1351           |    0    |    0    |    2    |
|          |           tmp_154_fu_1418           |    0    |    0    |    2    |
|          |           tmp_155_fu_1436           |    0    |    0    |    2    |
|          |           tmp_185_fu_1491           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          |   LinearRegression_stu_read_fu_110  |    0    |    0    |    0    |
|          |   LinearRegression_HTP_read_fu_116  |    0    |    0    |    0    |
|          |  LinearRegression_HTP_5_read_fu_122 |    0    |    0    |    0    |
|   read   |  LinearRegression_HTP_6_read_fu_128 |    0    |    0    |    0    |
|          |  LinearRegression_HTP_7_read_fu_134 |    0    |    0    |    0    |
|          |   LinearRegression_set_read_fu_140  |    0    |    0    |    0    |
|          | LinearRegression_set_12_read_fu_146 |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   zext   |      p_begin_0_rec_cast2_fu_703     |    0    |    0    |    0    |
|          |         tmp_595_cast_fu_764         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            tmp_609_fu_708           |    0    |    0    |    0    |
|          |            tmp_610_fu_720           |    0    |    0    |    0    |
|          |            tmp_611_fu_755           |    0    |    0    |    0    |
|          |            tmp_614_fu_797           |    0    |    0    |    0    |
|          |            tmp_615_fu_815           |    0    |    0    |    0    |
|          |            tmp_618_fu_889           |    0    |    0    |    0    |
|          |            tmp_619_fu_907           |    0    |    0    |    0    |
|          |            tmp_622_fu_981           |    0    |    0    |    0    |
|   trunc  |           tmp_624_fu_1037           |    0    |    0    |    0    |
|          |           tmp_620_fu_1107           |    0    |    0    |    0    |
|          |           tmp_621_fu_1125           |    0    |    0    |    0    |
|          |           tmp_625_fu_1199           |    0    |    0    |    0    |
|          |           tmp_612_fu_1274           |    0    |    0    |    0    |
|          |           tmp_613_fu_1335           |    0    |    0    |    0    |
|          |           tmp_616_fu_1384           |    0    |    0    |    0    |
|          |           tmp_617_fu_1402           |    0    |    0    |    0    |
|          |           tmp_623_fu_1475           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|bitconcatenate|          p_shl_cast_fu_712          |    0    |    0    |    0    |
|          |          p_shl1_cast_fu_724         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            tmp_141_fu_787           |    0    |    0    |    0    |
|          |            tmp_143_fu_805           |    0    |    0    |    0    |
|          |            tmp_159_fu_879           |    0    |    0    |    0    |
|          |            tmp_161_fu_897           |    0    |    0    |    0    |
|          |            tmp_177_fu_971           |    0    |    0    |    0    |
|          |           tmp_189_fu_1027           |    0    |    0    |    0    |
|partselect|           tmp_168_fu_1097           |    0    |    0    |    0    |
|          |           tmp_170_fu_1115           |    0    |    0    |    0    |
|          |           tmp_195_fu_1189           |    0    |    0    |    0    |
|          |             tmp_fu_1264             |    0    |    0    |    0    |
|          |           tmp_136_fu_1325           |    0    |    0    |    0    |
|          |           tmp_150_fu_1374           |    0    |    0    |    0    |
|          |           tmp_152_fu_1392           |    0    |    0    |    0    |
|          |           tmp_183_fu_1465           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |             mrv_fu_1578             |    0    |    0    |    0    |
|insertvalue|            mrv_1_fu_1584            |    0    |    0    |    0    |
|          |            mrv_2_fu_1590            |    0    |    0    |    0    |
|          |            mrv_3_fu_1596            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    48   |   4870  |   8312  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
| LinearRegression_HTP_5_reg_1682 |   32   |
| LinearRegression_HTP_6_reg_1687 |   32   |
| LinearRegression_HTP_7_reg_1692 |   32   |
|  LinearRegression_HTP_reg_1677  |   32   |
| LinearRegression_set_12_reg_1702|   32   |
|  LinearRegression_set_reg_1697  |   32   |
|LinearRegression_stu_425_reg_1720|    5   |
|LinearRegression_stu_426_reg_1735|   32   |
|LinearRegression_stu_427_reg_1744|    9   |
|LinearRegression_stu_428_reg_1749|    9   |
|LinearRegression_stu_429_reg_1754|    9   |
|LinearRegression_stu_430_reg_1759|    9   |
|LinearRegression_stu_431_reg_1772|   32   |
|LinearRegression_stu_432_reg_1778|   32   |
|LinearRegression_stu_433_reg_1783|   32   |
|LinearRegression_stu_434_reg_1788|    1   |
|  LinearRegression_stu_reg_1672  |   32   |
|     layerMaxPos_Phi_reg_1846    |   32   |
|    layerMaxPos_RPhi_reg_1802    |   32   |
|    layerMaxPos_RZ_1_reg_1807    |   32   |
|     layerMaxPos_Z_1_reg_1817    |   32   |
|     layerMinPos_Phi_reg_1841    |   32   |
|    layerMinPos_RPhi_reg_1797    |   32   |
|    layerMinPos_RZ_1_reg_1812    |   32   |
|     layerMinPos_Z_1_reg_1822    |   32   |
|      p_begin2_0_rec_reg_336     |   32   |
|      p_begin_0_rec_reg_217      |   32   |
|         p_rec1_reg_1715         |   32   |
|          p_rec_reg_1767         |   32   |
|         pos_Phi_reg_1832        |   32   |
|          ps_1_reg_1827          |    1   |
|            ps_reg_324           |    1   |
|             reg_543             |   32   |
|             reg_553             |   32   |
|             reg_562             |   32   |
|             reg_570             |   32   |
|             reg_577             |   32   |
|             reg_586             |   32   |
|             reg_593             |   32   |
|             reg_602             |   32   |
|             reg_609             |   32   |
|             reg_616             |   32   |
|             reg_623             |   32   |
|             reg_632             |   32   |
|             reg_639             |   32   |
|             reg_646             |   32   |
|  stubData_Phi_read_as_1_reg_300 |   32   |
|   stubData_Phi_read_as_reg_252  |   32   |
|  stubData_RPhi_read_a_1_reg_312 |   32   |
|   stubData_RPhi_read_a_reg_264  |   32   |
|  stubData_RZ_read_ass_1_reg_288 |   32   |
|   stubData_RZ_read_ass_reg_240  |   32   |
|  stubData_Z_read_assi_1_reg_276 |   32   |
|   stubData_Z_read_assi_reg_228  |   32   |
| sumData_n_read_assig_1_reg_1637 |   32   |
| sumData_n_read_assig_4_reg_1725 |   32   |
| sumData_n_read_assig_5_reg_1730 |   32   |
|  sumData_n_read_assig_reg_1602  |   32   |
| sumData_x_read_assig_1_reg_1651 |   32   |
|  sumData_x_read_assig_reg_1616  |   32   |
| sumData_xx_read_assi_1_reg_1665 |   32   |
|  sumData_xx_read_assi_reg_1630  |   32   |
| sumData_xy_read_assi_1_reg_1644 |   32   |
|  sumData_xy_read_assi_reg_1609  |   32   |
| sumData_y_read_assig_1_reg_1658 |   32   |
|  sumData_y_read_assig_reg_1623  |   32   |
|        tmp_1_i2_reg_1933        |   32   |
|        tmp_1_i3_reg_1861        |   32   |
|         tmp_1_i_reg_1851        |   32   |
|        tmp_2_i1_reg_1923        |   32   |
|         tmp_2_i_reg_1893        |   32   |
|        tmp_3_i1_reg_1928        |   32   |
|         tmp_3_i_reg_1898        |   32   |
|        tmp_4_i1_reg_1938        |   32   |
|         tmp_581_reg_1707        |   10   |
|        tmp_5_i1_reg_1866        |   32   |
|         tmp_5_i_reg_1856        |   32   |
|        tmp_7_i1_reg_1903        |   32   |
|        tmp_8_i1_reg_1908        |   32   |
|        tmp_9_i1_reg_1913        |   32   |
|         tmp_9_i_reg_1883        |   32   |
|         tmp_i3_reg_1918         |   32   |
|         tmp_i7_reg_1871         |   32   |
|         tmp_i8_reg_1877         |   32   |
|        tmp_i_13_reg_1888        |   32   |
|          tmp_i_reg_1740         |    1   |
+---------------------------------+--------+
|              Total              |  2487  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_159       |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_193       |  p0  |   2  |   9  |   18   ||    9    |
|        grp_access_fu_199       |  p0  |   2  |   9  |   18   ||    9    |
|        grp_access_fu_205       |  p0  |   2  |   9  |   18   ||    9    |
|        grp_access_fu_211       |  p0  |   2  |   9  |   18   ||    9    |
|  stubData_Z_read_assi_reg_228  |  p0  |   2  |  32  |   64   ||    9    |
|  stubData_RZ_read_ass_reg_240  |  p0  |   2  |  32  |   64   ||    9    |
|  stubData_Phi_read_as_reg_252  |  p0  |   2  |  32  |   64   ||    9    |
|  stubData_RPhi_read_a_reg_264  |  p0  |   2  |  32  |   64   ||    9    |
| stubData_Z_read_assi_1_reg_276 |  p0  |   2  |  32  |   64   ||    9    |
| stubData_RZ_read_ass_1_reg_288 |  p0  |   2  |  32  |   64   ||    9    |
| stubData_Phi_read_as_1_reg_300 |  p0  |   2  |  32  |   64   ||    9    |
| stubData_RPhi_read_a_1_reg_312 |  p0  |   2  |  32  |   64   ||    9    |
|           ps_reg_324           |  p0  |   2  |   1  |    2   ||    9    |
|           grp_fu_347           |  p0  |  13  |  32  |   416  ||    56   |
|           grp_fu_347           |  p1  |   9  |  32  |   288  ||    44   |
|           grp_fu_353           |  p0  |  12  |  32  |   384  ||    53   |
|           grp_fu_353           |  p1  |   9  |  32  |   288  ||    44   |
|           grp_fu_361           |  p0  |   3  |  32  |   96   ||    15   |
|           grp_fu_361           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_366           |  p0  |   3  |  32  |   96   ||    15   |
|           grp_fu_366           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_383           |  p0  |   3  |  32  |   96   ||    15   |
|           grp_fu_383           |  p1  |   7  |  32  |   224  ||    27   |
|           grp_fu_387           |  p0  |   5  |  32  |   160  ||    27   |
|           grp_fu_387           |  p1  |   5  |  32  |   160  ||    27   |
|           grp_fu_395           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_399           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_399           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_403           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_403           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_407           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_407           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_411           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_415           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_415           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_419           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_423           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_423           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_427           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_427           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_431           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_431           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_451           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_454           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_457           |  p0  |   3  |  32  |   96   ||    15   |
|           grp_fu_457           |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_462           |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_462           |  p1  |   4  |  32  |   128  ||    21   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  4628  ||  44.379 ||   716   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  4870  |  8312  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   44   |    -   |   716  |
|  Register |    -   |    -   |  2487  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   44   |  7357  |  9028  |
+-----------+--------+--------+--------+--------+
