{"additions": 1, "auther_ref": "92X_ReAddSiStripCalMinBias", "auther_sha": "02ee466fdfccb37fe3c85826a3728fa04ad1bc26", "author": "mmusich", "body": "backport of  #19430\r\n\r\nSince when upgrade phase-I only is used for MC RelVal production Strips DPG lacks of a suitable AlCaReco sample for creating cross-check calibration trees ([das](https://cmsweb.cern.ch/das/request?view=list&limit=150&instance=prod%2Fglobal&input=dataset+%3D%2F*RelVal*%2F*CMSSW_9_2_*SiStripCalMinBias*%2FALCARECO)). This PR adds `SiStripCalMinBias` to the phase-I MC workflows.  ", "branch": "CMSSW_9_2_X", "changed_files": 1, "closed_at": "1499349645", "comments": 10, "commits": 1, "created_at": "1498538574", "deletions": 1, "labels": ["backport", "comparison-available", "fully-signed", "orp-approved", "pdmv-approved", "tests-approved", "upgrade-approved"], "merge_commit_sha": "f8de05e44e9c838fe52a9b8b8baab41eb2abc5b8", "merged_at": "1499349645", "merged_by": "cmsbuild", "milestone": "CMSSW_9_2_X", "number": 19433, "release-notes": [], "review_comments": 0, "state": "closed", "title": "[92X] add SiStripCalMinBias to the upgrade phase-I samples (backport of #19430)", "updated_at": "1499349645", "user": "mmusich"}