# ğŸ“Š BÃO CÃO Dá»° ÃN: VITERBI DECODER IMPLEMENTATION AND VERIFICATION

**NgÃ y bÃ¡o cÃ¡o**: 21/01/2026  
**Tráº¡ng thÃ¡i**: âœ… RTL hoÃ n thÃ nh | ğŸ”„ Äang chuáº©n bá»‹ Physical Design

---

## ğŸ“‹ Má»¥c lá»¥c

1. [ThÃ´ng tin chung](#1-thÃ´ng-tin-chung)
2. [LÃ½ thuyáº¿t ná»n táº£ng](#2-lÃ½-thuyáº¿t-ná»n-táº£ng)
3. [Kiáº¿n trÃºc thiáº¿t káº¿](#3-kiáº¿n-trÃºc-thiáº¿t-káº¿)
4. [Chi tiáº¿t cÃ¡c module](#4-chi-tiáº¿t-cÃ¡c-module)
5. [Káº¿t quáº£ RTL Simulation](#5-káº¿t-quáº£-rtl-simulation)
6. [Tráº¡ng thÃ¡i Physical Design](#6-tráº¡ng-thÃ¡i-physical-design)
7. [Tá»•ng káº¿t](#7-tá»•ng-káº¿t)

---

## 1. ThÃ´ng tin chung

### 1.1 ThÃ´ng tin Ä‘á» tÃ i

| ThÃ´ng tin | Chi tiáº¿t |
|-----------|----------|
| **Äá» tÃ i** | Thiáº¿t káº¿ vÃ  Tá»•ng há»£p Viterbi Decoder tá»« RTL Ä‘áº¿n GDSII |
| **MÃ´n há»c** | Thiáº¿t káº¿ VLSI (ET4340) |
| **Lá»›p** | 163187 |
| **TrÆ°á»ng** | Äáº¡i há»c BÃ¡ch khoa HÃ  Ná»™i - TrÆ°á»ng Äiá»‡n - Äiá»‡n Tá»­ |

### 1.2 ThÃ nh viÃªn nhÃ³m

| Há» tÃªn | MSSV | Vai trÃ² |
|--------|------|---------|
| Pháº¡m ChÃ­ DÅ©ng | 20200106 | ThÃ nh viÃªn |
| VÃµ Ngá»c Vinh | 20227447 | ThÃ nh viÃªn |
| Nguyá»…n VÄƒn DÆ°Æ¡ng | 20241713E | ThÃ nh viÃªn |

**Giáº£ng viÃªn hÆ°á»›ng dáº«n**: TS. Nguyá»…n VÅ© Tháº¯ng

### 1.3 CÃ´ng cá»¥ sá»­ dá»¥ng

| Giai Ä‘oáº¡n | CÃ´ng cá»¥ |
|-----------|---------|
| RTL Design | Verilog/SystemVerilog |
| RTL Simulation | Icarus Verilog, Cadence Incisive |
| Waveform Viewer | GTKWave |
| Physical Design | OpenLane (planned) |
| Target PDK | SKY130 |

---

## 2. LÃ½ thuyáº¿t ná»n táº£ng

### 2.1 MÃ£ tÃ­ch cháº­p (Convolutional Code)

MÃ£ tÃ­ch cháº­p lÃ  dáº¡ng mÃ£ tuyáº¿n tÃ­nh hoáº¡t Ä‘á»™ng nhÆ° bá»™ lá»c sá»‘, sá»­ dá»¥ng phÃ©p tÃ­ch cháº­p. ÄÃ¢y lÃ  má»™t trong nhá»¯ng phÆ°Æ¡ng phÃ¡p mÃ£ hÃ³a kÃªnh phá»• biáº¿n nháº¥t trong viá»…n thÃ´ng.

### 2.2 ThÃ´ng sá»‘ mÃ£ hÃ³a

| Tham sá»‘ | KÃ½ hiá»‡u | GiÃ¡ trá»‹ | MÃ´ táº£ |
|---------|---------|---------|-------|
| Sá»‘ bit Ä‘áº§u vÃ o | k | 1 | 1 bit input/chu ká»³ |
| Sá»‘ bit Ä‘áº§u ra | n | 2 | 2 bit output/chu ká»³ |
| Sá»‘ thanh ghi | m | 2 | 2 flip-flop |
| Constraint Length | K | 3 | K = m + 1 |
| Code Rate | R | 1/2 | R = k/n |

### 2.3 Äa thá»©c sinh (Generator Polynomials)

```
G1 = 1 + x + xÂ² = (111)â‚‚ = 7â‚ˆ
G2 = 1 + xÂ²     = (101)â‚‚ = 5â‚ˆ
```

**CÃ´ng thá»©c Ä‘á»‡ quy**:
```
V1 = Uâ‚€ âŠ• Uâ‚ âŠ• Uâ‚‚
V2 = Uâ‚€ âŠ• Uâ‚‚
```

### 2.4 SÆ¡ Ä‘á»“ tráº¡ng thÃ¡i

```
             Input=0 (00)        Input=1 (11)
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â–¼                  â”‚ â”‚                  â–¼
       â”Œâ”€â”€â”               â”Œâ”€â”€â”               â”Œâ”€â”€â”               â”Œâ”€â”€â”
       â”‚00â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚10â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚01â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚11â”‚
       â””â”€â”€â”˜â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â””â”€â”€â”˜â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â””â”€â”€â”˜â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â””â”€â”€â”˜
             Input=0 (11)        Input=0 (01)        Input=1 (10)
```

---

## 3. Kiáº¿n trÃºc thiáº¿t káº¿

### 3.1 SÆ¡ Ä‘á»“ khá»‘i há»‡ thá»‘ng

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚                     SYSTEM_TOP                          â”‚
                    â”‚                                                         â”‚
  data_i[15:0] â”€â”€â”€â”€â–¶â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â” â”‚â”€â”€â”€â–¶ data_o[7:0]
  dvalid_i â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚  â”‚SYNC_FIFO â”‚â”€â”€â–¶â”‚ PISO â”‚â”€â”€â–¶â”‚ VITERBI_CORE â”‚â”€â”€â–¶â”‚ SIPO â”‚ â”‚â”€â”€â”€â–¶ valid_o
                    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”˜ â”‚
  clk â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚                                                         â”‚â—€â”€â”€â”€ busy_o
  rst_n â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚                                                         â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 3.2 Chi tiáº¿t Viterbi Core

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚              VITERBI_CORE                   â”‚
                    â”‚                                             â”‚
  piso_data_i[1:0]â”€â–¶â”‚  â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”‚â”€â”€â”€â–¶ core_data_o
  valid_i â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚  â”‚ BMU â”‚â”€â”€â–¶â”‚ ACSU â”‚â”€â”€â–¶â”‚ PMU â”‚â”€â”€â–¶â”‚ TBU â”‚   â”‚â”€â”€â”€â–¶ core_valid_o
                    â”‚  â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â”‚
  clk â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚     â”‚          â”‚          â”‚         â”‚     â”‚
  rst_n â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
                    â”‚              (Pipeline registers)          â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 3.3 Interface signals

| Port | HÆ°á»›ng | Bit Width | MÃ´ táº£ |
|------|-------|-----------|-------|
| `clk` | Input | 1 | Clock (50 MHz target) |
| `rst_n` | Input | 1 | Reset Active Low |
| `dvalid_i` | Input | 1 | Data Valid (Write Enable) |
| `data_i` | Input | 16 | Input Data |
| `data_o` | Output | 8 | Decoded Output Data |
| `valid_o` | Output | 1 | Output Valid |
| `busy_o` | Output | 1 | FIFO Full flag |

---

## 4. Chi tiáº¿t cÃ¡c module

### 4.1 SYNC_FIFO (Input Buffer)

| Äáº·c Ä‘iá»ƒm | GiÃ¡ trá»‹ |
|----------|---------|
| Data Width | 16 bits |
| Depth | 16 entries |
| Capacity | 256 bits (16 Ã— 16) |
| Chá»©c nÄƒng | Buffer Ä‘áº§u vÃ o, trÃ¡nh máº¥t data |

### 4.2 PISO (Parallel-In Serial-Out)

| Äáº·c Ä‘iá»ƒm | GiÃ¡ trá»‹ |
|----------|---------|
| Input | 16 bits parallel |
| Output | 2 bits serial |
| Cycles/word | 8 cycles |
| Mode | Active (tá»± Ä‘á»™ng Ä‘á»c tá»« FIFO) |

### 4.3 BMU (Branch Metric Unit)

TÃ­nh Hamming distance giá»¯a received symbols vÃ  expected symbols.

| NhÃ¡nh | From â†’ To | Expected Output |
|-------|-----------|-----------------|
| bm_s0_s0 | S0 â†’ S0 | 00 |
| bm_s0_s2 | S0 â†’ S2 | 11 |
| bm_s1_s0 | S1 â†’ S0 | 11 |
| bm_s1_s2 | S1 â†’ S2 | 00 |
| bm_s2_s1 | S2 â†’ S1 | 10 |
| bm_s2_s3 | S2 â†’ S3 | 01 |
| bm_s3_s1 | S3 â†’ S1 | 01 |
| bm_s3_s3 | S3 â†’ S3 | 10 |

### 4.4 ACSU (Add-Compare-Select Unit)

Thá»±c hiá»‡n thuáº­t toÃ¡n Viterbi:
1. **Add**: Cá»™ng Branch Metric vá»›i Path Metric hiá»‡n táº¡i
2. **Compare**: So sÃ¡nh 2 Ä‘Æ°á»ng Ä‘áº¿n cÃ¹ng state
3. **Select**: Chá»n Ä‘Æ°á»ng cÃ³ metric nhá» hÆ¡n (survivor path)

### 4.5 PMU (Path Metric Unit)

| Äáº·c Ä‘iá»ƒm | GiÃ¡ trá»‹ |
|----------|---------|
| Bit Width | 8 bits / state |
| Sá»‘ states | 4 (S0, S1, S2, S3) |
| Chá»©c nÄƒng | LÆ°u trá»¯ path metrics |

### 4.6 TBU (Traceback Unit)

| Äáº·c Ä‘iá»ƒm | GiÃ¡ trá»‹ |
|----------|---------|
| Traceback Length | 48 symbols |
| Method | Register Exchange |
| Output | 1 bit/cycle |

### 4.7 SIPO (Serial-In Parallel-Out)

| Äáº·c Ä‘iá»ƒm | GiÃ¡ trá»‹ |
|----------|---------|
| Input | 1 bit serial |
| Output | 8 bits parallel |
| Bit Order | Shift Right |

---

## 5. Káº¿t quáº£ RTL Simulation

### 5.1 Tá»•ng quan Test Plan

Dá»± Ã¡n sá»­ dá»¥ng phÆ°Æ¡ng phÃ¡p **Unit Testing + System Integration Testing** vá»›i **44+ test cases**.

| Test Suite | Sá»‘ TCs | Module Ä‘Æ°á»£c test |
|------------|--------|------------------|
| FIFO | 5 | sync_fifo |
| PISO | 5 | piso |
| BMU | 5 | bmu |
| ACSU | 5 | acsu |
| PMU | 5 | pmu |
| TBU | 6 | tbu |
| SIPO | 5 | sipo |
| SYSTEM | 8+ | system_top |
| **Tá»•ng** | **44+** | |

### 5.2 Chi tiáº¿t Unit Tests

#### FIFO Tests
| ID | Ká»‹ch báº£n | TiÃªu chÃ­ PASS |
|----|----------|---------------|
| TC_01 | Reset & Initialization | `empty_o=1`, `full_o=0` |
| TC_02 | Write until Full | `full_o` lÃªn 1 khi Ä‘á»§ 16 entries |
| TC_03 | Read until Empty | Data FIFO Ä‘á»c Ä‘Ãºng thá»© tá»± |
| TC_04 | Data Integrity (5 Rounds) | `error_count = 0` |
| TC_05 | Timing & Latency Check | Data á»•n Ä‘á»‹nh sau 2ns |

#### PISO Tests
| ID | Input | Expected Output |
|----|-------|-----------------|
| TC_01 | 0xAAAA | 10,10,10,10,10,10,10,10 |
| TC_02 | 0x5555 | 01,01,01,01,01,01,01,01 |
| TC_03 | 0xFFFF | 11,11,11,11,11,11,11,11 |
| TC_04 | 0x0000 | 00,00,00,00,00,00,00,00 |
| TC_05 | Random | `error_count = 0` |

#### BMU Tests (Branch Metric Unit)
| ID | Input | MÃ´ táº£ |
|----|-------|-------|
| TC_01 | 2'b00 | Hamming distance = 0 cho nhÃ¡nh S0â†’S0 |
| TC_02 | 2'b11 | Hamming distance = 0 cho nhÃ¡nh S0â†’S2 |
| TC_03 | 2'b01 | Test single bit error |
| TC_04 | 2'b10 | Test single bit error (inversed) |
| TC_05 | Random | `error_count = 0` |

#### ACSU Tests (Add-Compare-Select)
| ID | Ká»‹ch báº£n | TiÃªu chÃ­ |
|----|----------|----------|
| TC_01 | Min Path Case | Chá»n Ä‘Ãºng nhÃ¡nh cÃ³ PM+BM nhá» nháº¥t |
| TC_02 | Switching Winner | DEC bit Ä‘á»•i khi nhÃ¡nh tháº¯ng thay Ä‘á»•i |
| TC_03 | Boundary Case | PM = 250 (gáº§n trÃ n 8-bit) |
| TC_04 | Zero Case | KhÃ´ng cÃ³ Unknown (X) á»Ÿ output |
| TC_05 | Random Stress | `error_count = 0` |

#### PMU Tests (Path Metric Unit)
| ID | Ká»‹ch báº£n | TiÃªu chÃ­ |
|----|----------|----------|
| TC_01 | Reset Check | S0=0, S1-S3=255 sau reset |
| TC_02 | Update Enable | Cáº­p nháº­t Ä‘Ãºng khi `valid_i=1` |
| TC_03 | Keep Data | Giá»¯ data khi `valid_i=0` |
| TC_04 | Zero Stream | Clear vá» 0 |
| TC_05 | Random Stress | `error_count = 0` |

#### TBU Tests (Traceback Unit)
| ID | Ká»‹ch báº£n | TiÃªu chÃ­ |
|----|----------|----------|
| TC_01 | Reset Check | `valid_o=0`, history cleared |
| TC_02 | Pipeline Filling | Náº¡p 14 cycles, `valid_o` giá»¯ 0 |
| TC_03 | Start Decoding | Cycle 15: `valid_o=1` |
| TC_04 | Data Traceback | Register Exchange hoáº¡t Ä‘á»™ng Ä‘Ãºng |
| TC_05 | Valid_i Gating | Táº¡m dá»«ng khi input invalid |
| TC_06 | Winner Switching | Chá»n best path tá»« state cÃ³ PM nhá» nháº¥t |

#### SIPO Tests
| ID | Input | Expected Output |
|----|-------|-----------------|
| TC_01 | Reset | `byte_ready_o=0`, `data_parallel_o=0` |
| TC_02 | 0xA5 | `data_parallel_o=0xA5` |
| TC_03 | 0xFF | `data_parallel_o=0xFF` |
| TC_04 | 0x00 | `data_parallel_o=0x00` |
| TC_05 | Random | `error_count = 0` |

### 5.3 System Integration Tests

| ID | Ká»‹ch báº£n | Má»¥c Ä‘Ã­ch | Expected |
|----|----------|----------|----------|
| SYS_01 | Sanity Check | Kiá»ƒm tra logic cÆ¡ báº£n | 0x00, 0xFF, 0xAA, 0x55 Ä‘Ãºng |
| SYS_02 | Full Range Sweep | Test 0x00 â†’ 0xFF | 256 bytes Ä‘Ãºng 100% |
| SYS_03 | Single Bit Error | Láº­t 1 bit báº¥t ká»³ | Há»‡ thá»‘ng tá»± sá»­a |
| SYS_04 | Double Bit Error | Láº­t 2 bit ngáº«u nhiÃªn | CÃ³ thá»ƒ fail |
| SYS_05 | Burst Error | Láº­t 3-4 bit liÃªn tiáº¿p | Expected fail |
| SYS_06 | Busy Violation | Gá»­i data khi busy=1 | Pháº£i bá»‹ ignore |
| SYS_07 | Continuous Streaming | 100 bytes back-to-back | KhÃ´ng máº¥t gÃ³i |
| SYS_08 | Hard Reset | Reset giá»¯a chá»«ng | FSM vá» IDLE |

### 5.4 Error Correction Capability

| Loáº¡i lá»—i | Sá»‘ bit | Káº¿t quáº£ |
|----------|--------|---------|
| No error | 0 | âœ… Correct (100%) |
| Single bit | 1 | âœ… Correctable |
| Double bit | 2 | âš ï¸ May fail |
| Burst (3+) | 3+ | âŒ Expected fail |

> **LÆ°u Ã½**: Viterbi (2,1,2) sá»­a Ä‘Æ°á»£c **1 bit lá»—i** trong má»—i cáº·p symbol.

### 5.5 CÃ´ng cá»¥ vÃ  káº¿t quáº£

| Metric | GiÃ¡ trá»‹ |
|--------|---------|
| Simulator | Icarus Verilog / Cadence Incisive |
| Testbench | `tb_system_top.sv` |
| Test vectors | 1025 chuá»—i 16-bit |
| **Pass rate** | **100%** |
| Output file | `output_result.txt` |
| Reference | âœ… Identical (Diffchecker) |

### 5.6 Waveform Files

- File VCD: `testbench/system_wave.vcd`
- Simulation log: `testbench/log_system`
- Táº¥t cáº£ tÃ­n hiá»‡u hoáº¡t Ä‘á»™ng Ä‘Ãºng theo timing diagram

---

## 6. Tráº¡ng thÃ¡i Physical Design

### 6.1 Tiáº¿n Ä‘á»™ chuáº©n bá»‹ OpenLane

| BÆ°á»›c | MÃ´ táº£ | Tráº¡ng thÃ¡i |
|------|-------|------------|
| 1 | Táº¡o thÆ° má»¥c OpenLane/designs/viterbi | âœ… HoÃ n thÃ nh |
| 2 | Copy RTL files | âœ… HoÃ n thÃ nh |
| 3 | Comment `include directives | âœ… HoÃ n thÃ nh |
| 4 | Táº¡o config.tcl | âœ… HoÃ n thÃ nh |
| 5 | Táº¡o constraints.sdc | âœ… HoÃ n thÃ nh |
| 6 | Copy sang Ubuntu | â³ Chá» thá»±c hiá»‡n |
| 7 | Cháº¡y synthesis | â³ Chá» thá»±c hiá»‡n |
| 8 | Cháº¡y PnR | â³ Chá» thá»±c hiá»‡n |
| 9 | Cháº¡y signoff | â³ Chá» thá»±c hiá»‡n |

### 6.2 Target specifications

| ThÃ´ng sá»‘ | GiÃ¡ trá»‹ má»¥c tiÃªu |
|----------|------------------|
| PDK | SKY130 |
| Clock frequency | 50 MHz |
| Die area | 400Î¼m Ã— 400Î¼m |
| Core utilization | 40% |
| Placement density | 45% |

### 6.3 Files Ä‘Ã£ táº¡o

```
OpenLane/designs/viterbi/
â”œâ”€â”€ config.tcl           (1,553 bytes)
â”œâ”€â”€ constraints.sdc      (1,075 bytes)
â””â”€â”€ src/
    â”œâ”€â”€ system_top.v     (Ä‘Ã£ sá»­a include)
    â”œâ”€â”€ viterbi_core.v
    â”œâ”€â”€ sync_fifo.v
    â”œâ”€â”€ piso.v
    â”œâ”€â”€ sipo.v
    â”œâ”€â”€ bmu.v
    â”œâ”€â”€ acsu.v
    â”œâ”€â”€ pmu.v
    â””â”€â”€ tbu.v
```

---

## 7. Tá»•ng káº¿t

### 7.1 Nhá»¯ng gÃ¬ Ä‘Ã£ hoÃ n thÃ nh

âœ… **RTL Design**: Thiáº¿t káº¿ hoÃ n chá»‰nh Viterbi Decoder (2,1,2)  
âœ… **RTL Verification**: 100% test pass vá»›i 1025 test vectors  
âœ… **Documentation**: BÃ¡o cÃ¡o LaTeX chi tiáº¿t  
âœ… **OpenLane Prep**: Cáº¥u hÃ¬nh vÃ  file SDC Ä‘Ã£ sáºµn sÃ ng

### 7.2 CÃ´ng viá»‡c tiáº¿p theo

1. Copy design sang mÃ¡y Ubuntu cÃ³ OpenLane
2. Comment `include` trong `viterbi_core.v`
3. Cháº¡y OpenLane flow (synthesis â†’ PnR â†’ signoff)
4. PhÃ¢n tÃ­ch timing vÃ  DRC
5. Tá»‘i Æ°u hÃ³a náº¿u cáº§n
6. Xuáº¥t GDSII hoÃ n chá»‰nh

### 7.3 ÄÃ¡nh giÃ¡ rá»§i ro

| Rá»§i ro | Má»©c Ä‘á»™ | Giáº£i phÃ¡p |
|--------|--------|-----------|
| Timing violation | Trung bÃ¬nh | Giáº£m clock frequency |
| DRC violations | Tháº¥p | TÄƒng die area |
| LVS mismatch | Tháº¥p | Kiá»ƒm tra ká»¹ port names |

---

## ğŸ“š TÃ i liá»‡u tham kháº£o

1. [OpenLane Documentation](https://openlane.readthedocs.io/)
2. [SKY130 PDK Documentation](https://skywater-pdk.readthedocs.io/)
3. BÃ¡o cÃ¡o BTL VLSI - `main (2).tex`
4. Viterbi Algorithm - Maximum Likelihood Decoding

---

*BÃ¡o cÃ¡o Ä‘Æ°á»£c táº¡o tá»± Ä‘á»™ng bá»Ÿi Antigravity Assistant*
