Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec  4 09:07:46 2025
| Host         : LAPTOP-54NUE9F1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                22          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  54          
TIMING-18  Warning           Missing input or output delay                              24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (1)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.166        0.000                      0                 2131        0.262        0.000                      0                 2131        3.750        0.000                       0                   296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             0.166        0.000                      0                 2131        0.262        0.000                      0                 2131        3.750        0.000                       0                   296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ClkPort                     
(none)                      ClkPort       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r4_384_511_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 2.202ns (24.587%)  route 6.754ns (75.413%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          0.852     6.634    vbc/Q[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.758 r  vbc/p2_x[9]_i_4/O
                         net (fo=3, routed)           0.314     7.073    vbc/p2_x[9]_i_4_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.197 r  vbc/p2_x[8]_i_2/O
                         net (fo=2, routed)           0.427     7.624    vbc/p2_x[8]_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  vbc/p2_x[8]_i_1/O
                         net (fo=2, routed)           0.555     8.303    vbc/p2_next_x[8]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     8.427 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2/O
                         net (fo=8, routed)           0.201     8.627    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.751 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10/O
                         net (fo=1, routed)           0.723     9.475    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.599 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5/O
                         net (fo=5, routed)           0.446    10.044    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.168 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_6/O
                         net (fo=4, routed)           0.980    11.148    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPRA0
    SLICE_X6Y88          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.272 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000    11.272    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPO0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/F7.DP/O
                         net (fo=3, routed)           0.566    12.048    vbc/p2_collision1
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.297    12.345 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23/O
                         net (fo=1, routed)           0.525    12.870    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I2_O)        0.124    12.994 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=2, routed)           0.306    13.300    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I2_O)        0.124    13.424 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=108, routed)         0.859    14.283    vbc/p2_trail_grid_reg_r4_384_511_0_0/D
    SLICE_X10Y96         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_384_511_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.527    14.950    vbc/p2_trail_grid_reg_r4_384_511_0_0/WCLK
    SLICE_X10Y96         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_384_511_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y96         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.448    vbc/p2_trail_grid_reg_r4_384_511_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_256_383_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 2.202ns (24.642%)  route 6.734ns (75.358%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          0.852     6.634    vbc/Q[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.758 r  vbc/p2_x[9]_i_4/O
                         net (fo=3, routed)           0.314     7.073    vbc/p2_x[9]_i_4_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.197 r  vbc/p2_x[8]_i_2/O
                         net (fo=2, routed)           0.427     7.624    vbc/p2_x[8]_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  vbc/p2_x[8]_i_1/O
                         net (fo=2, routed)           0.555     8.303    vbc/p2_next_x[8]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     8.427 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2/O
                         net (fo=8, routed)           0.201     8.627    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.751 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10/O
                         net (fo=1, routed)           0.723     9.475    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.599 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5/O
                         net (fo=5, routed)           0.446    10.044    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.168 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_6/O
                         net (fo=4, routed)           0.980    11.148    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPRA0
    SLICE_X6Y88          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.272 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000    11.272    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPO0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/F7.DP/O
                         net (fo=3, routed)           0.566    12.048    vbc/p2_collision1
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.297    12.345 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23/O
                         net (fo=1, routed)           0.525    12.870    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I2_O)        0.124    12.994 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=2, routed)           0.164    13.158    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.124    13.282 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=108, routed)         0.981    14.263    vbc/p1_trail_grid_reg_r4_256_383_0_0/D
    SLICE_X10Y83         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_256_383_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.520    14.943    vbc/p1_trail_grid_reg_r4_256_383_0_0/WCLK
    SLICE_X10Y83         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_256_383_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X10Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.441    vbc/p1_trail_grid_reg_r4_256_383_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r4_128_255_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 2.202ns (24.661%)  route 6.727ns (75.339%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          0.852     6.634    vbc/Q[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.758 r  vbc/p2_x[9]_i_4/O
                         net (fo=3, routed)           0.314     7.073    vbc/p2_x[9]_i_4_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.197 r  vbc/p2_x[8]_i_2/O
                         net (fo=2, routed)           0.427     7.624    vbc/p2_x[8]_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  vbc/p2_x[8]_i_1/O
                         net (fo=2, routed)           0.555     8.303    vbc/p2_next_x[8]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     8.427 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2/O
                         net (fo=8, routed)           0.201     8.627    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.751 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10/O
                         net (fo=1, routed)           0.723     9.475    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.599 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5/O
                         net (fo=5, routed)           0.446    10.044    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.168 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_6/O
                         net (fo=4, routed)           0.980    11.148    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPRA0
    SLICE_X6Y88          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.272 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000    11.272    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPO0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/F7.DP/O
                         net (fo=3, routed)           0.566    12.048    vbc/p2_collision1
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.297    12.345 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23/O
                         net (fo=1, routed)           0.525    12.870    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I2_O)        0.124    12.994 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=2, routed)           0.306    13.300    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I2_O)        0.124    13.424 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=108, routed)         0.832    14.256    vbc/p2_trail_grid_reg_r4_128_255_0_0/D
    SLICE_X12Y94         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_128_255_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.524    14.947    vbc/p2_trail_grid_reg_r4_128_255_0_0/WCLK
    SLICE_X12Y94         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_128_255_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y94         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.445    vbc/p2_trail_grid_reg_r4_128_255_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 2.202ns (24.689%)  route 6.717ns (75.311%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          0.852     6.634    vbc/Q[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.758 r  vbc/p2_x[9]_i_4/O
                         net (fo=3, routed)           0.314     7.073    vbc/p2_x[9]_i_4_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.197 r  vbc/p2_x[8]_i_2/O
                         net (fo=2, routed)           0.427     7.624    vbc/p2_x[8]_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  vbc/p2_x[8]_i_1/O
                         net (fo=2, routed)           0.555     8.303    vbc/p2_next_x[8]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     8.427 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2/O
                         net (fo=8, routed)           0.201     8.627    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.751 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10/O
                         net (fo=1, routed)           0.723     9.475    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.599 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5/O
                         net (fo=5, routed)           0.446    10.044    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.168 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_6/O
                         net (fo=4, routed)           0.980    11.148    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPRA0
    SLICE_X6Y88          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.272 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000    11.272    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPO0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/F7.DP/O
                         net (fo=3, routed)           0.566    12.048    vbc/p2_collision1
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.297    12.345 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23/O
                         net (fo=1, routed)           0.525    12.870    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I2_O)        0.124    12.994 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=2, routed)           0.164    13.158    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.124    13.282 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=108, routed)         0.964    14.246    vbc/p1_trail_grid_reg_r4_1920_2047_0_0/D
    SLICE_X10Y81         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.517    14.940    vbc/p1_trail_grid_reg_r4_1920_2047_0_0/WCLK
    SLICE_X10Y81         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X10Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.438    vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                         -14.246    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_2048_2175_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 2.202ns (24.509%)  route 6.782ns (75.491%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          0.852     6.634    vbc/Q[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.758 r  vbc/p2_x[9]_i_4/O
                         net (fo=3, routed)           0.314     7.073    vbc/p2_x[9]_i_4_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.197 r  vbc/p2_x[8]_i_2/O
                         net (fo=2, routed)           0.427     7.624    vbc/p2_x[8]_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  vbc/p2_x[8]_i_1/O
                         net (fo=2, routed)           0.555     8.303    vbc/p2_next_x[8]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     8.427 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2/O
                         net (fo=8, routed)           0.201     8.627    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.751 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10/O
                         net (fo=1, routed)           0.723     9.475    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.599 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5/O
                         net (fo=5, routed)           0.446    10.044    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.168 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_6/O
                         net (fo=4, routed)           0.980    11.148    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPRA0
    SLICE_X6Y88          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.272 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000    11.272    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPO0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/F7.DP/O
                         net (fo=3, routed)           0.566    12.048    vbc/p2_collision1
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.297    12.345 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23/O
                         net (fo=1, routed)           0.525    12.870    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I2_O)        0.124    12.994 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=2, routed)           0.164    13.158    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.124    13.282 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=108, routed)         1.029    14.311    vbc/p1_trail_grid_reg_r4_2048_2175_0_0/D
    SLICE_X6Y85          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.598    15.021    vbc/p1_trail_grid_reg_r4_2048_2175_0_0/WCLK
    SLICE_X6Y85          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y85          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.519    vbc/p1_trail_grid_reg_r4_2048_2175_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r4_2048_2175_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 2.202ns (24.712%)  route 6.709ns (75.288%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          0.852     6.634    vbc/Q[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.758 r  vbc/p2_x[9]_i_4/O
                         net (fo=3, routed)           0.314     7.073    vbc/p2_x[9]_i_4_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.197 r  vbc/p2_x[8]_i_2/O
                         net (fo=2, routed)           0.427     7.624    vbc/p2_x[8]_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  vbc/p2_x[8]_i_1/O
                         net (fo=2, routed)           0.555     8.303    vbc/p2_next_x[8]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     8.427 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2/O
                         net (fo=8, routed)           0.201     8.627    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.751 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10/O
                         net (fo=1, routed)           0.723     9.475    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.599 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5/O
                         net (fo=5, routed)           0.446    10.044    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.168 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_6/O
                         net (fo=4, routed)           0.980    11.148    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPRA0
    SLICE_X6Y88          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.272 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000    11.272    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPO0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/F7.DP/O
                         net (fo=3, routed)           0.566    12.048    vbc/p2_collision1
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.297    12.345 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23/O
                         net (fo=1, routed)           0.525    12.870    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I2_O)        0.124    12.994 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=2, routed)           0.306    13.300    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I2_O)        0.124    13.424 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=108, routed)         0.813    14.237    vbc/p2_trail_grid_reg_r4_2048_2175_0_0/D
    SLICE_X10Y95         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_2048_2175_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.527    14.950    vbc/p2_trail_grid_reg_r4_2048_2175_0_0/WCLK
    SLICE_X10Y95         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_2048_2175_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y95         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.448    vbc/p2_trail_grid_reg_r4_2048_2175_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 2.202ns (24.743%)  route 6.697ns (75.257%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          0.852     6.634    vbc/Q[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.758 r  vbc/p2_x[9]_i_4/O
                         net (fo=3, routed)           0.314     7.073    vbc/p2_x[9]_i_4_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.197 r  vbc/p2_x[8]_i_2/O
                         net (fo=2, routed)           0.427     7.624    vbc/p2_x[8]_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  vbc/p2_x[8]_i_1/O
                         net (fo=2, routed)           0.555     8.303    vbc/p2_next_x[8]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     8.427 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2/O
                         net (fo=8, routed)           0.201     8.627    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.751 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10/O
                         net (fo=1, routed)           0.723     9.475    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.599 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5/O
                         net (fo=5, routed)           0.446    10.044    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.168 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_6/O
                         net (fo=4, routed)           0.980    11.148    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPRA0
    SLICE_X6Y88          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.272 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000    11.272    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPO0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/F7.DP/O
                         net (fo=3, routed)           0.566    12.048    vbc/p2_collision1
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.297    12.345 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23/O
                         net (fo=1, routed)           0.525    12.870    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I2_O)        0.124    12.994 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=2, routed)           0.306    13.300    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I2_O)        0.124    13.424 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=108, routed)         0.802    14.226    vbc/p2_trail_grid_reg_r4_1920_2047_0_0/D
    SLICE_X10Y94         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.527    14.950    vbc/p2_trail_grid_reg_r4_1920_2047_0_0/WCLK
    SLICE_X10Y94         RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y94         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.448    vbc/p2_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r4_0_127_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 2.202ns (24.770%)  route 6.688ns (75.230%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          0.852     6.634    vbc/Q[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.758 r  vbc/p2_x[9]_i_4/O
                         net (fo=3, routed)           0.314     7.073    vbc/p2_x[9]_i_4_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.197 r  vbc/p2_x[8]_i_2/O
                         net (fo=2, routed)           0.427     7.624    vbc/p2_x[8]_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  vbc/p2_x[8]_i_1/O
                         net (fo=2, routed)           0.555     8.303    vbc/p2_next_x[8]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     8.427 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2/O
                         net (fo=8, routed)           0.201     8.627    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.751 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10/O
                         net (fo=1, routed)           0.723     9.475    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.599 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5/O
                         net (fo=5, routed)           0.446    10.044    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.168 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_6/O
                         net (fo=4, routed)           0.980    11.148    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPRA0
    SLICE_X6Y88          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.272 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000    11.272    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPO0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/F7.DP/O
                         net (fo=3, routed)           0.566    12.048    vbc/p2_collision1
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.297    12.345 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23/O
                         net (fo=1, routed)           0.525    12.870    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I2_O)        0.124    12.994 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=2, routed)           0.306    13.300    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I2_O)        0.124    13.424 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=108, routed)         0.792    14.216    vbc/p2_trail_grid_reg_r4_0_127_0_0/D
    SLICE_X8Y96          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_0_127_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.524    14.947    vbc/p2_trail_grid_reg_r4_0_127_0_0/WCLK
    SLICE_X8Y96          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_0_127_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y96          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.445    vbc/p2_trail_grid_reg_r4_0_127_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -14.216    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r4_1024_1151_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 2.202ns (24.569%)  route 6.760ns (75.431%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          0.852     6.634    vbc/Q[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.758 r  vbc/p2_x[9]_i_4/O
                         net (fo=3, routed)           0.314     7.073    vbc/p2_x[9]_i_4_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.197 r  vbc/p2_x[8]_i_2/O
                         net (fo=2, routed)           0.427     7.624    vbc/p2_x[8]_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  vbc/p2_x[8]_i_1/O
                         net (fo=2, routed)           0.555     8.303    vbc/p2_next_x[8]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     8.427 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2/O
                         net (fo=8, routed)           0.201     8.627    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.751 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10/O
                         net (fo=1, routed)           0.723     9.475    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.599 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5/O
                         net (fo=5, routed)           0.446    10.044    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.168 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_6/O
                         net (fo=4, routed)           0.980    11.148    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPRA0
    SLICE_X6Y88          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.272 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000    11.272    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPO0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/F7.DP/O
                         net (fo=3, routed)           0.566    12.048    vbc/p2_collision1
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.297    12.345 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23/O
                         net (fo=1, routed)           0.525    12.870    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I2_O)        0.124    12.994 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=2, routed)           0.306    13.300    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I2_O)        0.124    13.424 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=108, routed)         0.865    14.289    vbc/p2_trail_grid_reg_r4_1024_1151_0_0/D
    SLICE_X6Y94          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1024_1151_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.603    15.026    vbc/p2_trail_grid_reg_r4_1024_1151_0_0/WCLK
    SLICE_X6Y94          RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1024_1151_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y94          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.524    vbc/p2_trail_grid_reg_r4_1024_1151_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_512_639_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 2.202ns (24.817%)  route 6.671ns (75.183%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          0.852     6.634    vbc/Q[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.758 r  vbc/p2_x[9]_i_4/O
                         net (fo=3, routed)           0.314     7.073    vbc/p2_x[9]_i_4_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.197 r  vbc/p2_x[8]_i_2/O
                         net (fo=2, routed)           0.427     7.624    vbc/p2_x[8]_i_2_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  vbc/p2_x[8]_i_1/O
                         net (fo=2, routed)           0.555     8.303    vbc/p2_next_x[8]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     8.427 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2/O
                         net (fo=8, routed)           0.201     8.627    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.751 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10/O
                         net (fo=1, routed)           0.723     9.475    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_10_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.599 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5/O
                         net (fo=5, routed)           0.446    10.044    vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.168 r  vbc/p1_trail_grid_reg_r2_1536_1663_0_0_i_6/O
                         net (fo=4, routed)           0.980    11.148    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPRA0
    SLICE_X6Y88          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.272 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000    11.272    vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DPO0
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I0_O)      0.209    11.481 f  vbc/p1_trail_grid_reg_r2_1536_1663_0_0/F7.DP/O
                         net (fo=3, routed)           0.566    12.048    vbc/p2_collision1
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.297    12.345 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23/O
                         net (fo=1, routed)           0.525    12.870    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_23_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I2_O)        0.124    12.994 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16/O
                         net (fo=2, routed)           0.164    13.158    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_16_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.124    13.282 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=108, routed)         0.918    14.200    vbc/p1_trail_grid_reg_r4_512_639_0_0/D
    SLICE_X8Y83          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_512_639_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.517    14.940    vbc/p1_trail_grid_reg_r4_512_639_0_0/WCLK
    SLICE_X8Y83          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_512_639_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X8Y83          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.438    vbc/p1_trail_grid_reg_r4_512_639_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                  0.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vbc/move_timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/move_timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.605     1.524    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  vbc/move_timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  vbc/move_timer_reg[23]/Q
                         net (fo=3, routed)           0.118     1.783    vbc/move_timer_reg[23]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  vbc/move_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    vbc/move_timer_reg[20]_i_1_n_4
    SLICE_X3Y98          FDRE                                         r  vbc/move_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.878     2.043    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  vbc/move_timer_reg[23]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    vbc/move_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vbc/reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/reset_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.574     1.493    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  vbc/reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  vbc/reset_counter_reg[7]/Q
                         net (fo=44, routed)          0.120     1.755    vbc/reset_counter_reg[7]
    SLICE_X13Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  vbc/reset_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    vbc/reset_counter_reg[4]_i_1_n_4
    SLICE_X13Y91         FDRE                                         r  vbc/reset_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.845     2.010    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  vbc/reset_counter_reg[7]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X13Y91         FDRE (Hold_fdre_C_D)         0.105     1.598    vbc/reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vbc/move_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/move_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.604     1.523    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  vbc/move_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  vbc/move_timer_reg[3]/Q
                         net (fo=3, routed)           0.120     1.785    vbc/move_timer_reg[3]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  vbc/move_timer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.893    vbc/move_timer_reg[0]_i_2_n_4
    SLICE_X3Y93          FDRE                                         r  vbc/move_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.877     2.042    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  vbc/move_timer_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    vbc/move_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vbc/move_timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/move_timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.605     1.524    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  vbc/move_timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  vbc/move_timer_reg[20]/Q
                         net (fo=3, routed)           0.117     1.783    vbc/move_timer_reg[20]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  vbc/move_timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    vbc/move_timer_reg[20]_i_1_n_7
    SLICE_X3Y98          FDRE                                         r  vbc/move_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.878     2.043    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  vbc/move_timer_reg[20]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    vbc/move_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vbc/reset_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/reset_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.574     1.493    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  vbc/reset_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  vbc/reset_counter_reg[11]/Q
                         net (fo=34, routed)          0.130     1.765    vbc/reset_counter_reg[11]
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  vbc/reset_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    vbc/reset_counter_reg[8]_i_1_n_4
    SLICE_X13Y92         FDRE                                         r  vbc/reset_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.845     2.010    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  vbc/reset_counter_reg[11]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.105     1.598    vbc/reset_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vbc/move_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/move_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.604     1.523    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  vbc/move_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  vbc/move_timer_reg[11]/Q
                         net (fo=3, routed)           0.130     1.795    vbc/move_timer_reg[11]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  vbc/move_timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    vbc/move_timer_reg[8]_i_1_n_4
    SLICE_X3Y95          FDRE                                         r  vbc/move_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.877     2.042    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  vbc/move_timer_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    vbc/move_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vbc/move_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/move_timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.604     1.523    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  vbc/move_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  vbc/move_timer_reg[15]/Q
                         net (fo=3, routed)           0.130     1.795    vbc/move_timer_reg[15]
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  vbc/move_timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    vbc/move_timer_reg[12]_i_1_n_4
    SLICE_X3Y96          FDRE                                         r  vbc/move_timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.877     2.042    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  vbc/move_timer_reg[15]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    vbc/move_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vbc/move_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/move_timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.605     1.524    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  vbc/move_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  vbc/move_timer_reg[19]/Q
                         net (fo=3, routed)           0.130     1.796    vbc/move_timer_reg[19]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  vbc/move_timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    vbc/move_timer_reg[16]_i_1_n_4
    SLICE_X3Y97          FDRE                                         r  vbc/move_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.878     2.043    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  vbc/move_timer_reg[19]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    vbc/move_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vbc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.574     1.493    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  vbc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  vbc/reset_counter_reg[3]/Q
                         net (fo=4, routed)           0.131     1.766    vbc/reset_counter_reg[3]
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  vbc/reset_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.874    vbc/reset_counter_reg[0]_i_2_n_4
    SLICE_X13Y90         FDRE                                         r  vbc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.845     2.010    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  vbc/reset_counter_reg[3]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X13Y90         FDRE (Hold_fdre_C_D)         0.105     1.598    vbc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vbc/move_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/move_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.074%)  route 0.134ns (34.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.604     1.523    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  vbc/move_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  vbc/move_timer_reg[7]/Q
                         net (fo=3, routed)           0.134     1.798    vbc/move_timer_reg[7]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  vbc/move_timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    vbc/move_timer_reg[4]_i_1_n_4
    SLICE_X3Y94          FDRE                                         r  vbc/move_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.877     2.042    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  vbc/move_timer_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    vbc/move_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y77    cnt/refresh_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y79    cnt/refresh_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y79    cnt/refresh_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y80    cnt/refresh_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y80    cnt/refresh_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y80    cnt/refresh_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y80    cnt/refresh_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y81    cnt/refresh_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y81    cnt/refresh_reg[17]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y89     vbc/p1_trail_grid_reg_r1_1536_1663_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     vbc/p1_trail_grid_reg_r2_1536_1663_0_0/DP.HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.836ns  (logic 5.824ns (24.434%)  route 18.012ns (75.566%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=27, routed)          2.055     2.573    dc/Q[3]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.697 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_4/O
                         net (fo=97, routed)          2.289     4.986    dc/DPRA[4]
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.110 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=98, routed)          0.516     5.626    dc/DPRA[2]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.750 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.922     6.672    dc/DPRA[1]
    SLICE_X12Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          2.982     9.777    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPRA0
    SLICE_X10Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.901 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.901    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPO1
    SLICE_X10Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    10.115 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/F7.DP/O
                         net (fo=1, routed)           0.826    10.941    vbc/p2_trail_grid_reg_r4_1536_1663_0_0_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.297    11.238 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    11.238    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    11.455 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.293    12.748    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I2_O)        0.299    13.047 r  vbc/vgaR_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.963    14.010    vbc/p2_trail_here0
    SLICE_X5Y84          LUT6 (Prop_lut6_I3_O)        0.124    14.134 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.167    20.301    vgaR_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    23.836 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.836    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.458ns  (logic 5.837ns (24.884%)  route 17.620ns (75.116%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=27, routed)          2.055     2.573    dc/Q[3]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.697 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_4/O
                         net (fo=97, routed)          2.289     4.986    dc/DPRA[4]
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.110 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=98, routed)          0.516     5.626    dc/DPRA[2]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.750 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.922     6.672    dc/DPRA[1]
    SLICE_X12Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          2.982     9.777    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPRA0
    SLICE_X10Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.901 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.901    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPO1
    SLICE_X10Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    10.115 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/F7.DP/O
                         net (fo=1, routed)           0.826    10.941    vbc/p2_trail_grid_reg_r4_1536_1663_0_0_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.297    11.238 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    11.238    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    11.455 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.293    12.748    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I2_O)        0.299    13.047 r  vbc/vgaR_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.963    14.010    vbc/p2_trail_here0
    SLICE_X5Y84          LUT6 (Prop_lut6_I3_O)        0.124    14.134 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.776    19.909    vgaR_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    23.458 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.458    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.320ns  (logic 5.841ns (25.045%)  route 17.479ns (74.955%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=27, routed)          2.055     2.573    dc/Q[3]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.697 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_4/O
                         net (fo=97, routed)          2.289     4.986    dc/DPRA[4]
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.110 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=98, routed)          0.516     5.626    dc/DPRA[2]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.750 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.922     6.672    dc/DPRA[1]
    SLICE_X12Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          2.982     9.777    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPRA0
    SLICE_X10Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.901 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.901    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPO1
    SLICE_X10Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    10.115 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/F7.DP/O
                         net (fo=1, routed)           0.826    10.941    vbc/p2_trail_grid_reg_r4_1536_1663_0_0_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.297    11.238 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    11.238    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    11.455 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.293    12.748    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I2_O)        0.299    13.047 r  vbc/vgaR_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.963    14.010    vbc/p2_trail_here0
    SLICE_X5Y84          LUT6 (Prop_lut6_I3_O)        0.124    14.134 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.635    19.768    vgaR_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552    23.320 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.320    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.312ns  (logic 5.843ns (25.064%)  route 17.469ns (74.936%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=27, routed)          2.055     2.573    dc/Q[3]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.697 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_4/O
                         net (fo=97, routed)          2.289     4.986    dc/DPRA[4]
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.110 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=98, routed)          0.516     5.626    dc/DPRA[2]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.750 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.922     6.672    dc/DPRA[1]
    SLICE_X12Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          2.982     9.777    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPRA0
    SLICE_X10Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.901 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.901    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPO1
    SLICE_X10Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    10.115 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/F7.DP/O
                         net (fo=1, routed)           0.826    10.941    vbc/p2_trail_grid_reg_r4_1536_1663_0_0_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.297    11.238 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    11.238    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    11.455 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.293    12.748    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I2_O)        0.299    13.047 r  vbc/vgaR_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.963    14.010    vbc/p2_trail_here0
    SLICE_X5Y84          LUT6 (Prop_lut6_I3_O)        0.124    14.134 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.625    19.758    vgaR_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    23.312 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.312    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.003ns  (logic 5.835ns (25.367%)  route 17.168ns (74.633%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=27, routed)          2.055     2.573    dc/Q[3]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.697 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_4/O
                         net (fo=97, routed)          2.289     4.986    dc/DPRA[4]
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.110 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=98, routed)          0.516     5.626    dc/DPRA[2]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.750 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.922     6.672    dc/DPRA[1]
    SLICE_X12Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          2.982     9.777    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPRA0
    SLICE_X10Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.901 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.901    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPO1
    SLICE_X10Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    10.115 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/F7.DP/O
                         net (fo=1, routed)           0.826    10.941    vbc/p2_trail_grid_reg_r4_1536_1663_0_0_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.297    11.238 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    11.238    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    11.455 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.293    12.748    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I2_O)        0.299    13.047 r  vbc/vgaR_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.562    13.609    vbc/p2_trail_here0
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.124    13.733 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.724    19.457    vgaG_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.546    23.003 r  vgaG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.003    vgaG[2]
    B6                                                                r  vgaG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.860ns  (logic 5.834ns (25.519%)  route 17.027ns (74.481%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=27, routed)          2.055     2.573    dc/Q[3]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.697 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_4/O
                         net (fo=97, routed)          2.289     4.986    dc/DPRA[4]
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.110 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=98, routed)          0.516     5.626    dc/DPRA[2]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.750 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.922     6.672    dc/DPRA[1]
    SLICE_X12Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.796 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          2.982     9.777    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPRA0
    SLICE_X10Y92         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.901 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.901    vbc/p2_trail_grid_reg_r4_1536_1663_0_0/DPO1
    SLICE_X10Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    10.115 r  vbc/p2_trail_grid_reg_r4_1536_1663_0_0/F7.DP/O
                         net (fo=1, routed)           0.826    10.941    vbc/p2_trail_grid_reg_r4_1536_1663_0_0_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.297    11.238 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    11.238    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    11.455 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.293    12.748    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I2_O)        0.299    13.047 r  vbc/vgaR_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.562    13.609    vbc/p2_trail_here0
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.124    13.733 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.583    19.316    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    22.860 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.860    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.702ns  (logic 5.712ns (25.161%)  route 16.990ns (74.839%))
  Logic Levels:           11  (FDRE=1 LUT5=2 LUT6=4 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=27, routed)          2.055     2.573    dc/Q[3]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.697 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_4/O
                         net (fo=97, routed)          2.289     4.986    dc/DPRA[4]
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.110 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=98, routed)          0.516     5.626    dc/DPRA[2]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.750 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          3.676     9.426    vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DPRA1
    SLICE_X10Y81         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.550 r  vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.550    vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DPO1
    SLICE_X10Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     9.764 r  vbc/p1_trail_grid_reg_r4_1920_2047_0_0/F7.DP/O
                         net (fo=1, routed)           1.097    10.860    vbc/p1_trail_grid_reg_r4_1920_2047_0_0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.297    11.157 r  vbc/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000    11.157    vbc/vgaR_OBUF[3]_inst_i_23_n_0
    SLICE_X7Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    11.374 r  vbc/vgaR_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.649    12.023    vbc/vgaR_OBUF[3]_inst_i_12_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I2_O)        0.299    12.322 r  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.662    12.984    vbc/p1_trail_here0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.124    13.108 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.047    19.155    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    22.702 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.702    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.620ns  (logic 5.716ns (25.271%)  route 16.903ns (74.729%))
  Logic Levels:           11  (FDRE=1 LUT5=2 LUT6=4 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=27, routed)          2.055     2.573    dc/Q[3]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.697 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_4/O
                         net (fo=97, routed)          2.289     4.986    dc/DPRA[4]
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.110 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=98, routed)          0.516     5.626    dc/DPRA[2]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.750 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          3.676     9.426    vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DPRA1
    SLICE_X10Y81         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.550 r  vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.550    vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DPO1
    SLICE_X10Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     9.764 r  vbc/p1_trail_grid_reg_r4_1920_2047_0_0/F7.DP/O
                         net (fo=1, routed)           1.097    10.860    vbc/p1_trail_grid_reg_r4_1920_2047_0_0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.297    11.157 r  vbc/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000    11.157    vbc/vgaR_OBUF[3]_inst_i_23_n_0
    SLICE_X7Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    11.374 r  vbc/vgaR_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.649    12.023    vbc/vgaR_OBUF[3]_inst_i_12_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I2_O)        0.299    12.322 r  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.662    12.984    vbc/p1_trail_here0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.124    13.108 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.961    19.068    vgaB_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.620 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.620    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.281ns  (logic 5.717ns (25.656%)  route 16.565ns (74.344%))
  Logic Levels:           11  (FDRE=1 LUT5=2 LUT6=4 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=27, routed)          2.055     2.573    dc/Q[3]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.697 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_4/O
                         net (fo=97, routed)          2.289     4.986    dc/DPRA[4]
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.110 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=98, routed)          0.516     5.626    dc/DPRA[2]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.750 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          3.676     9.426    vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DPRA1
    SLICE_X10Y81         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.550 r  vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.550    vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DPO1
    SLICE_X10Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     9.764 r  vbc/p1_trail_grid_reg_r4_1920_2047_0_0/F7.DP/O
                         net (fo=1, routed)           1.097    10.860    vbc/p1_trail_grid_reg_r4_1920_2047_0_0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.297    11.157 r  vbc/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000    11.157    vbc/vgaR_OBUF[3]_inst_i_23_n_0
    SLICE_X7Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    11.374 r  vbc/vgaR_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.649    12.023    vbc/vgaR_OBUF[3]_inst_i_12_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I2_O)        0.299    12.322 r  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.662    12.984    vbc/p1_trail_here0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.124    13.108 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.622    18.730    vgaB_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    22.281 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.281    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.037ns  (logic 5.688ns (25.814%)  route 16.348ns (74.186%))
  Logic Levels:           11  (FDRE=1 LUT5=2 LUT6=4 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[5]/Q
                         net (fo=27, routed)          2.055     2.573    dc/Q[3]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124     2.697 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_4/O
                         net (fo=97, routed)          2.289     4.986    dc/DPRA[4]
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.110 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_6/O
                         net (fo=98, routed)          0.516     5.626    dc/DPRA[2]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.750 r  dc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          3.676     9.426    vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DPRA1
    SLICE_X10Y81         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.550 r  vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.550    vbc/p1_trail_grid_reg_r4_1920_2047_0_0/DPO1
    SLICE_X10Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     9.764 r  vbc/p1_trail_grid_reg_r4_1920_2047_0_0/F7.DP/O
                         net (fo=1, routed)           1.097    10.860    vbc/p1_trail_grid_reg_r4_1920_2047_0_0_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.297    11.157 r  vbc/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000    11.157    vbc/vgaR_OBUF[3]_inst_i_23_n_0
    SLICE_X7Y86          MUXF7 (Prop_muxf7_I1_O)      0.217    11.374 r  vbc/vgaR_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.649    12.023    vbc/vgaR_OBUF[3]_inst_i_12_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I2_O)        0.299    12.322 r  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.662    12.984    vbc/p1_trail_here0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.124    13.108 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.405    18.513    vgaB_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    22.037 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.037    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/vCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.504%)  route 0.168ns (47.496%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  dc/vCount_reg[4]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[4]/Q
                         net (fo=18, routed)          0.168     0.309    dc/vc[4]
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  dc/vCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.354    dc/p_0_in__0[5]
    SLICE_X3Y83          FDRE                                         r  dc/vCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  dc/vCount_reg[4]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[4]/Q
                         net (fo=18, routed)          0.179     0.320    dc/vc[4]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.042     0.362 r  dc/vCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.362    dc/p_0_in__0[4]
    SLICE_X3Y83          FDRE                                         r  dc/vCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.941%)  route 0.179ns (49.059%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE                         0.000     0.000 r  dc/hCount_reg[9]/C
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[9]/Q
                         net (fo=17, routed)          0.179     0.320    dc/hc[9]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  dc/hCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.365    dc/p_0_in[9]
    SLICE_X9Y82          FDRE                                         r  dc/hCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  dc/vCount_reg[4]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[4]/Q
                         net (fo=18, routed)          0.181     0.322    dc/vc[4]
    SLICE_X3Y83          LUT6 (Prop_lut6_I3_O)        0.045     0.367 r  dc/vCount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.367    dc/p_0_in__0[6]
    SLICE_X3Y83          FDRE                                         r  dc/vCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE                         0.000     0.000 r  dc/hCount_reg[4]/C
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[4]/Q
                         net (fo=25, routed)          0.191     0.332    dc/Q[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I4_O)        0.042     0.374 r  dc/hCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.374    dc/p_0_in[4]
    SLICE_X9Y84          FDRE                                         r  dc/hCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.455%)  route 0.190ns (50.545%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE                         0.000     0.000 r  dc/vCount_reg[2]/C
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dc/vCount_reg[2]/Q
                         net (fo=29, routed)          0.190     0.331    dc/vc[2]
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.045     0.376 r  dc/vCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    dc/vCount[0]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  dc/vCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[1]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/hCount_reg[1]/Q
                         net (fo=15, routed)          0.187     0.351    dc/hc[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.043     0.394 r  dc/hCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    dc/p_0_in[2]
    SLICE_X6Y83          FDRE                                         r  dc/hCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE                         0.000     0.000 r  dc/hCount_reg[1]/C
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/hCount_reg[1]/Q
                         net (fo=15, routed)          0.187     0.351    dc/hc[1]
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.045     0.396 r  dc/hCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.396    dc/p_0_in[1]
    SLICE_X6Y83          FDRE                                         r  dc/hCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.183ns (45.896%)  route 0.216ns (54.104%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  dc/vCount_reg[3]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[3]/Q
                         net (fo=25, routed)          0.216     0.357    dc/vc[3]
    SLICE_X7Y81          LUT4 (Prop_lut4_I3_O)        0.042     0.399 r  dc/vCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.399    dc/p_0_in__0[3]
    SLICE_X7Y81          FDRE                                         r  dc/vCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE                         0.000     0.000 r  dc/vCount_reg[7]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[7]/Q
                         net (fo=25, routed)          0.216     0.357    dc/vc[7]
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  dc/vCount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.402    dc/p_0_in__0[7]
    SLICE_X5Y81          FDRE                                         r  dc/vCount_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ClkPort
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vbc/p1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.648ns  (logic 5.511ns (35.219%)  route 10.137ns (64.781%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.720     5.323    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  vbc/p1_x_reg[5]/Q
                         net (fo=13, routed)          1.816     7.595    dc/p1_head1_inferred__1/i__carry__0[4]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.719 r  dc/i__carry_i_2/O
                         net (fo=1, routed)           0.543     8.261    vbc/DI[2]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.659 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.930 f  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.178    10.108    dc/vgaR_OBUF[3]_inst_i_1_2[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.401    10.509 r  dc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.433    10.943    vbc/vgaR[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.326    11.269 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.167    17.436    vgaR_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    20.971 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.971    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.406ns  (logic 5.493ns (35.658%)  route 9.912ns (64.342%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          1.803     7.586    vbc/Q[0]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.710 r  vbc/i__carry__0_i_9/O
                         net (fo=3, routed)           0.723     8.433    vbc/i__carry__0_i_9_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I2_O)        0.124     8.557 r  vbc/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.557    vbc/i__carry__0_i_5__0_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.958 r  vbc/p_1_out_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.958    vbc/p_1_out_inferred__3/i__carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.115 f  vbc/p_1_out_inferred__3/i__carry__1/CO[1]
                         net (fo=2, routed)           0.860     9.975    dc/vgaB_OBUF[3]_inst_i_1_1[0]
    SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.358    10.333 r  dc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.802    11.135    vbc/vgaR[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.327    11.462 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.724    17.186    vgaG_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.546    20.732 r  vgaG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.732    vgaG[2]
    B6                                                                r  vgaG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.288ns  (logic 5.293ns (34.622%)  route 9.995ns (65.378%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.720     5.323    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  vbc/p1_x_reg[5]/Q
                         net (fo=13, routed)          1.816     7.595    dc/p1_head1_inferred__1/i__carry__0[4]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.719 r  dc/i__carry_i_2/O
                         net (fo=1, routed)           0.543     8.261    vbc/DI[2]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.659 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.930 r  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.178    10.108    vbc/i__carry__0_i_2[0]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.373    10.481 r  vbc/vgaG_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.411    10.893    vbc/vgaG_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    11.017 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.047    17.064    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    20.611 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.611    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.270ns  (logic 5.524ns (36.177%)  route 9.746ns (63.823%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.720     5.323    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  vbc/p1_x_reg[5]/Q
                         net (fo=13, routed)          1.816     7.595    dc/p1_head1_inferred__1/i__carry__0[4]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.719 r  dc/i__carry_i_2/O
                         net (fo=1, routed)           0.543     8.261    vbc/DI[2]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.659 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.930 f  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.178    10.108    dc/vgaR_OBUF[3]_inst_i_1_2[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.401    10.509 r  dc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.433    10.943    vbc/vgaR[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.326    11.269 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.776    17.045    vgaR_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    20.593 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.593    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p2_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.263ns  (logic 5.492ns (35.981%)  route 9.771ns (64.019%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.724     5.327    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  vbc/p2_x_reg[1]/Q
                         net (fo=25, routed)          1.803     7.586    vbc/Q[0]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.710 r  vbc/i__carry__0_i_9/O
                         net (fo=3, routed)           0.723     8.433    vbc/i__carry__0_i_9_n_0
    SLICE_X11Y87         LUT3 (Prop_lut3_I2_O)        0.124     8.557 r  vbc/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.557    vbc/i__carry__0_i_5__0_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.958 r  vbc/p_1_out_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.958    vbc/p_1_out_inferred__3/i__carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.115 f  vbc/p_1_out_inferred__3/i__carry__1/CO[1]
                         net (fo=2, routed)           0.860     9.975    dc/vgaB_OBUF[3]_inst_i_1_1[0]
    SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.358    10.333 r  dc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.802    11.135    vbc/vgaR[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.327    11.462 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.583    17.045    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    20.589 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.589    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.206ns  (logic 5.297ns (34.837%)  route 9.908ns (65.163%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.720     5.323    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  vbc/p1_x_reg[5]/Q
                         net (fo=13, routed)          1.816     7.595    dc/p1_head1_inferred__1/i__carry__0[4]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.719 r  dc/i__carry_i_2/O
                         net (fo=1, routed)           0.543     8.261    vbc/DI[2]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.659 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.930 r  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.178    10.108    vbc/i__carry__0_i_2[0]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.373    10.481 r  vbc/vgaG_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.411    10.893    vbc/vgaG_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    11.017 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.961    16.977    vgaB_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    20.528 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.528    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.132ns  (logic 5.528ns (36.528%)  route 9.605ns (63.472%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.720     5.323    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  vbc/p1_x_reg[5]/Q
                         net (fo=13, routed)          1.816     7.595    dc/p1_head1_inferred__1/i__carry__0[4]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.719 r  dc/i__carry_i_2/O
                         net (fo=1, routed)           0.543     8.261    vbc/DI[2]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.659 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.930 f  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.178    10.108    dc/vgaR_OBUF[3]_inst_i_1_2[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.401    10.509 r  dc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.433    10.943    vbc/vgaR[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.326    11.269 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.635    16.904    vgaR_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552    20.455 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.455    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.124ns  (logic 5.530ns (36.562%)  route 9.595ns (63.438%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.720     5.323    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  vbc/p1_x_reg[5]/Q
                         net (fo=13, routed)          1.816     7.595    dc/p1_head1_inferred__1/i__carry__0[4]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.719 r  dc/i__carry_i_2/O
                         net (fo=1, routed)           0.543     8.261    vbc/DI[2]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.659 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.930 f  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.178    10.108    dc/vgaR_OBUF[3]_inst_i_1_2[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.401    10.509 r  dc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.433    10.943    vbc/vgaR[0]_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.326    11.269 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.625    16.893    vgaR_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    20.447 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.447    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.868ns  (logic 5.298ns (35.631%)  route 9.570ns (64.369%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.720     5.323    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  vbc/p1_x_reg[5]/Q
                         net (fo=13, routed)          1.816     7.595    dc/p1_head1_inferred__1/i__carry__0[4]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.719 r  dc/i__carry_i_2/O
                         net (fo=1, routed)           0.543     8.261    vbc/DI[2]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.659 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.930 r  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.178    10.108    vbc/i__carry__0_i_2[0]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.373    10.481 r  vbc/vgaG_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.411    10.893    vbc/vgaG_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    11.017 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.622    16.639    vgaB_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    20.190 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.190    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.623ns  (logic 5.269ns (36.036%)  route 9.353ns (63.964%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.720     5.323    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  vbc/p1_x_reg[5]/Q
                         net (fo=13, routed)          1.816     7.595    dc/p1_head1_inferred__1/i__carry__0[4]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.719 r  dc/i__carry_i_2/O
                         net (fo=1, routed)           0.543     8.261    vbc/DI[2]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.659 r  vbc/p1_head1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    vbc/p1_head1_inferred__0/i__carry_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.930 r  vbc/p1_head1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.178    10.108    vbc/i__carry__0_i_2[0]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.373    10.481 r  vbc/vgaG_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.411    10.893    vbc/vgaG_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    11.017 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.405    16.422    vgaB_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    19.945 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.945    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.445ns (58.518%)  route 1.025ns (41.482%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.568     1.487    cnt/ClkPort_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  cnt/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 f  cnt/refresh_reg[19]/Q
                         net (fo=9, routed)           0.246     1.897    cnt/LEDCounter[0]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.942 r  cnt/An0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.779     2.721    An0_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.957 r  An0_OBUF_inst/O
                         net (fo=0)                   0.000     3.957    An0
    J17                                                               r  An0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.462ns (58.002%)  route 1.058ns (41.998%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.569     1.488    cnt/ClkPort_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  cnt/refresh_reg[20]/Q
                         net (fo=9, routed)           0.263     1.915    cnt/LEDCounter[1]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.045     1.960 r  cnt/An3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.795     2.756    An3_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.253     4.008 r  An3_OBUF_inst/O
                         net (fo=0)                   0.000     4.008    An3
    J14                                                               r  An3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ce
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.488ns (58.983%)  route 1.035ns (41.017%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.597     1.516    vbc/ClkPort_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  vbc/score_reg[0]/Q
                         net (fo=1, routed)           0.278     1.959    cnt/score[0]
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.045     2.004 r  cnt/Ca_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.171     2.175    cnt/LEDNumber__12[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.045     2.220 r  cnt/Ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.585     2.805    Ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.040 r  Ce_OBUF_inst/O
                         net (fo=0)                   0.000     4.040    Ce
    P15                                                               r  Ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.549ns (59.881%)  route 1.038ns (40.119%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.568     1.487    cnt/ClkPort_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  cnt/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 f  cnt/refresh_reg[19]/Q
                         net (fo=9, routed)           0.273     1.924    cnt/LEDCounter[0]
    SLICE_X11Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.969 r  cnt/An2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.765     2.734    An2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.340     4.074 r  An2_OBUF_inst/O
                         net (fo=0)                   0.000     4.074    An2
    T9                                                                r  An2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.448ns (55.043%)  route 1.183ns (44.957%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.597     1.516    vbc/ClkPort_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 f  vbc/score_reg[0]/Q
                         net (fo=1, routed)           0.278     1.959    cnt/score[0]
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.045     2.004 f  cnt/Ca_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.167     2.171    cnt/LEDNumber__12[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.045     2.216 r  cnt/Cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.737     2.953    Cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.148 r  Cc_OBUF_inst/O
                         net (fo=0)                   0.000     4.148    Cc
    K16                                                               r  Cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.504ns (56.554%)  route 1.156ns (43.446%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.569     1.488    cnt/ClkPort_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 f  cnt/refresh_reg[20]/Q
                         net (fo=9, routed)           0.390     2.042    cnt/LEDCounter[1]
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.042     2.084 r  cnt/An1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.766     2.850    An1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.298     4.148 r  An1_OBUF_inst/O
                         net (fo=0)                   0.000     4.148    An1
    J18                                                               r  An1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cg
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.629ns (60.069%)  route 1.083ns (39.931%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.569     1.488    cnt/ClkPort_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  cnt/refresh_reg[20]/Q
                         net (fo=9, routed)           0.263     1.915    cnt/LEDCounter[1]
    SLICE_X9Y81          LUT4 (Prop_lut4_I2_O)        0.048     1.963 r  cnt/Ca_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.187     2.150    cnt/LEDNumber__12[1]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.111     2.261 r  cnt/Cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.633     2.894    Cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.306     4.200 r  Cg_OBUF_inst/O
                         net (fo=0)                   0.000     4.200    Cg
    L18                                                               r  Cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cf
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.580ns (56.198%)  route 1.232ns (43.802%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.569     1.488    cnt/ClkPort_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  cnt/refresh_reg[20]/Q
                         net (fo=9, routed)           0.263     1.915    cnt/LEDCounter[1]
    SLICE_X9Y81          LUT4 (Prop_lut4_I2_O)        0.048     1.963 r  cnt/Ca_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.187     2.150    cnt/LEDNumber__12[1]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.107     2.257 r  cnt/Cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.782     3.039    Cf_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.300 r  Cf_OBUF_inst/O
                         net (fo=0)                   0.000     4.300    Cf
    T11                                                               r  Cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ca
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.596ns (53.444%)  route 1.391ns (46.556%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.569     1.488    cnt/ClkPort_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 f  cnt/refresh_reg[20]/Q
                         net (fo=9, routed)           0.263     1.915    cnt/LEDCounter[1]
    SLICE_X9Y81          LUT4 (Prop_lut4_I2_O)        0.048     1.963 f  cnt/Ca_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.178     2.141    cnt/LEDNumber__12[1]
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.107     2.248 r  cnt/Ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.950     3.198    Ca_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.475 r  Ca_OBUF_inst/O
                         net (fo=0)                   0.000     4.475    Ca
    T10                                                               r  Ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.574ns (52.956%)  route 1.398ns (47.044%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.597     1.516    vbc/ClkPort_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  vbc/score_reg[0]/Q
                         net (fo=1, routed)           0.278     1.959    cnt/score[0]
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.045     2.004 r  cnt/Ca_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.167     2.171    cnt/LEDNumber__12[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I2_O)        0.048     2.219 r  cnt/Cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.952     3.172    Cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.317     4.489 r  Cd_OBUF_inst/O
                         net (fo=0)                   0.000     4.489    Cd
    K13                                                               r  Cd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ClkPort

Max Delay           327 Endpoints
Min Delay           327 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.213ns  (logic 1.849ns (20.064%)  route 7.365ns (79.936%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          4.766     6.243    vbc/BtnC_IBUF
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.367 r  vbc/p1_x[9]_i_8/O
                         net (fo=1, routed)           0.946     7.313    vbc/p1_x[9]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  vbc/p1_x[9]_i_4/O
                         net (fo=2, routed)           0.963     8.400    vbc/p1_x[9]_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  vbc/p1_x[9]_i_2/O
                         net (fo=18, routed)          0.689     9.213    vbc/p2_x
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.604     5.027    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  vbc/p2_x_reg[1]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.187ns  (logic 1.849ns (20.121%)  route 7.339ns (79.879%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          4.766     6.243    vbc/BtnC_IBUF
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.367 r  vbc/p1_x[9]_i_8/O
                         net (fo=1, routed)           0.946     7.313    vbc/p1_x[9]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  vbc/p1_x[9]_i_4/O
                         net (fo=2, routed)           0.963     8.400    vbc/p1_x[9]_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  vbc/p1_x[9]_i_2/O
                         net (fo=18, routed)          0.663     9.187    vbc/p2_x
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.600     5.023    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[4]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_x_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.187ns  (logic 1.849ns (20.121%)  route 7.339ns (79.879%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          4.766     6.243    vbc/BtnC_IBUF
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.367 r  vbc/p1_x[9]_i_8/O
                         net (fo=1, routed)           0.946     7.313    vbc/p1_x[9]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  vbc/p1_x[9]_i_4/O
                         net (fo=2, routed)           0.963     8.400    vbc/p1_x[9]_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  vbc/p1_x[9]_i_2/O
                         net (fo=18, routed)          0.663     9.187    vbc/p2_x
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.600     5.023    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[5]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_x_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.187ns  (logic 1.849ns (20.121%)  route 7.339ns (79.879%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          4.766     6.243    vbc/BtnC_IBUF
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.367 r  vbc/p1_x[9]_i_8/O
                         net (fo=1, routed)           0.946     7.313    vbc/p1_x[9]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  vbc/p1_x[9]_i_4/O
                         net (fo=2, routed)           0.963     8.400    vbc/p1_x[9]_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  vbc/p1_x[9]_i_2/O
                         net (fo=18, routed)          0.663     9.187    vbc/p2_x
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.600     5.023    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[8]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_x_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.187ns  (logic 1.849ns (20.121%)  route 7.339ns (79.879%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          4.766     6.243    vbc/BtnC_IBUF
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.367 r  vbc/p1_x[9]_i_8/O
                         net (fo=1, routed)           0.946     7.313    vbc/p1_x[9]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  vbc/p1_x[9]_i_4/O
                         net (fo=2, routed)           0.963     8.400    vbc/p1_x[9]_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  vbc/p1_x[9]_i_2/O
                         net (fo=18, routed)          0.663     9.187    vbc/p2_x
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.600     5.023    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  vbc/p1_x_reg[9]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_x_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.177ns  (logic 1.849ns (20.144%)  route 7.328ns (79.856%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          4.766     6.243    vbc/BtnC_IBUF
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.367 r  vbc/p1_x[9]_i_8/O
                         net (fo=1, routed)           0.946     7.313    vbc/p1_x[9]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  vbc/p1_x[9]_i_4/O
                         net (fo=2, routed)           0.963     8.400    vbc/p1_x[9]_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  vbc/p1_x[9]_i_2/O
                         net (fo=18, routed)          0.653     9.177    vbc/p2_x
    SLICE_X0Y87          FDSE                                         r  vbc/p1_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.601     5.024    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y87          FDSE                                         r  vbc/p1_x_reg[6]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.174ns  (logic 1.849ns (20.151%)  route 7.325ns (79.849%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          4.766     6.243    vbc/BtnC_IBUF
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.367 r  vbc/p1_x[9]_i_8/O
                         net (fo=1, routed)           0.946     7.313    vbc/p1_x[9]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  vbc/p1_x[9]_i_4/O
                         net (fo=2, routed)           0.963     8.400    vbc/p1_x[9]_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  vbc/p1_x[9]_i_2/O
                         net (fo=18, routed)          0.650     9.174    vbc/p2_x
    SLICE_X1Y91          FDSE                                         r  vbc/p2_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.604     5.027    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y91          FDSE                                         r  vbc/p2_x_reg[7]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.174ns  (logic 1.849ns (20.151%)  route 7.325ns (79.849%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          4.766     6.243    vbc/BtnC_IBUF
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.367 r  vbc/p1_x[9]_i_8/O
                         net (fo=1, routed)           0.946     7.313    vbc/p1_x[9]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  vbc/p1_x[9]_i_4/O
                         net (fo=2, routed)           0.963     8.400    vbc/p1_x[9]_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  vbc/p1_x[9]_i_2/O
                         net (fo=18, routed)          0.650     9.174    vbc/p2_x
    SLICE_X1Y91          FDSE                                         r  vbc/p2_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.604     5.027    vbc/ClkPort_IBUF_BUFG
    SLICE_X1Y91          FDSE                                         r  vbc/p2_x_reg[8]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.174ns  (logic 1.849ns (20.151%)  route 7.325ns (79.849%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          4.766     6.243    vbc/BtnC_IBUF
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.367 r  vbc/p1_x[9]_i_8/O
                         net (fo=1, routed)           0.946     7.313    vbc/p1_x[9]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  vbc/p1_x[9]_i_4/O
                         net (fo=2, routed)           0.963     8.400    vbc/p1_x[9]_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  vbc/p1_x[9]_i_2/O
                         net (fo=18, routed)          0.649     9.174    vbc/p2_x
    SLICE_X0Y91          FDRE                                         r  vbc/p2_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.604     5.027    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  vbc/p2_x_reg[2]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.174ns  (logic 1.849ns (20.151%)  route 7.325ns (79.849%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          4.766     6.243    vbc/BtnC_IBUF
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.367 r  vbc/p1_x[9]_i_8/O
                         net (fo=1, routed)           0.946     7.313    vbc/p1_x[9]_i_8_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  vbc/p1_x[9]_i_4/O
                         net (fo=2, routed)           0.963     8.400    vbc/p1_x[9]_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  vbc/p1_x[9]_i_2/O
                         net (fo=18, routed)          0.649     9.174    vbc/p2_x
    SLICE_X0Y91          FDRE                                         r  vbc/p2_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.604     5.027    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  vbc/p2_x_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.289ns (30.334%)  route 0.665ns (69.666%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          0.553     0.797    vbc/BtnC_IBUF
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.842 r  vbc/p1_trail_grid_reg_r4_384_511_0_0_i_1/O
                         net (fo=4, routed)           0.112     0.954    vbc/p1_trail_grid_reg_r4_384_511_0_0/WE
    SLICE_X6Y86          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.869     2.034    vbc/p1_trail_grid_reg_r4_384_511_0_0/WCLK
    SLICE_X6Y86          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.289ns (30.334%)  route 0.665ns (69.666%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          0.553     0.797    vbc/BtnC_IBUF
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.842 r  vbc/p1_trail_grid_reg_r4_384_511_0_0_i_1/O
                         net (fo=4, routed)           0.112     0.954    vbc/p1_trail_grid_reg_r4_384_511_0_0/WE
    SLICE_X6Y86          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.869     2.034    vbc/p1_trail_grid_reg_r4_384_511_0_0/WCLK
    SLICE_X6Y86          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/DP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r4_384_511_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.289ns (30.334%)  route 0.665ns (69.666%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          0.553     0.797    vbc/BtnC_IBUF
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.842 r  vbc/p1_trail_grid_reg_r4_384_511_0_0_i_1/O
                         net (fo=4, routed)           0.112     0.954    vbc/p1_trail_grid_reg_r4_384_511_0_0/WE
    SLICE_X6Y86          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.869     2.034    vbc/p1_trail_grid_reg_r4_384_511_0_0/WCLK
    SLICE_X6Y86          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/SP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r4_384_511_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.289ns (30.334%)  route 0.665ns (69.666%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          0.553     0.797    vbc/BtnC_IBUF
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.842 r  vbc/p1_trail_grid_reg_r4_384_511_0_0_i_1/O
                         net (fo=4, routed)           0.112     0.954    vbc/p1_trail_grid_reg_r4_384_511_0_0/WE
    SLICE_X6Y86          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.869     2.034    vbc/p1_trail_grid_reg_r4_384_511_0_0/WCLK
    SLICE_X6Y86          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_384_511_0_0/SP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r4_2048_2175_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.289ns (28.406%)  route 0.730ns (71.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          0.614     0.858    vbc/BtnC_IBUF
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.903 r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0_i_1/O
                         net (fo=4, routed)           0.116     1.019    vbc/p1_trail_grid_reg_r4_2048_2175_0_0/WE
    SLICE_X6Y85          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.869     2.034    vbc/p1_trail_grid_reg_r4_2048_2175_0_0/WCLK
    SLICE_X6Y85          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r4_2048_2175_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.289ns (28.406%)  route 0.730ns (71.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          0.614     0.858    vbc/BtnC_IBUF
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.903 r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0_i_1/O
                         net (fo=4, routed)           0.116     1.019    vbc/p1_trail_grid_reg_r4_2048_2175_0_0/WE
    SLICE_X6Y85          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.869     2.034    vbc/p1_trail_grid_reg_r4_2048_2175_0_0/WCLK
    SLICE_X6Y85          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0/DP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r4_2048_2175_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.289ns (28.406%)  route 0.730ns (71.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          0.614     0.858    vbc/BtnC_IBUF
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.903 r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0_i_1/O
                         net (fo=4, routed)           0.116     1.019    vbc/p1_trail_grid_reg_r4_2048_2175_0_0/WE
    SLICE_X6Y85          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.869     2.034    vbc/p1_trail_grid_reg_r4_2048_2175_0_0/WCLK
    SLICE_X6Y85          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0/SP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r4_2048_2175_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.289ns (28.406%)  route 0.730ns (71.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          0.614     0.858    vbc/BtnC_IBUF
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.903 r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0_i_1/O
                         net (fo=4, routed)           0.116     1.019    vbc/p1_trail_grid_reg_r4_2048_2175_0_0/WE
    SLICE_X6Y85          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.869     2.034    vbc/p1_trail_grid_reg_r4_2048_2175_0_0/WCLK
    SLICE_X6Y85          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2048_2175_0_0/SP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r4_2304_2431_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.289ns (26.046%)  route 0.822ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          0.650     0.894    vbc/BtnC_IBUF
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.939 r  vbc/p1_trail_grid_reg_r4_2304_2431_0_0_i_1/O
                         net (fo=4, routed)           0.172     1.111    vbc/p1_trail_grid_reg_r4_2304_2431_0_0/WE
    SLICE_X6Y84          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2304_2431_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.868     2.033    vbc/p1_trail_grid_reg_r4_2304_2431_0_0/WCLK
    SLICE_X6Y84          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2304_2431_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r4_2304_2431_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.289ns (26.046%)  route 0.822ns (73.954%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=43, routed)          0.650     0.894    vbc/BtnC_IBUF
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.939 r  vbc/p1_trail_grid_reg_r4_2304_2431_0_0_i_1/O
                         net (fo=4, routed)           0.172     1.111    vbc/p1_trail_grid_reg_r4_2304_2431_0_0/WE
    SLICE_X6Y84          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2304_2431_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.868     2.033    vbc/p1_trail_grid_reg_r4_2304_2431_0_0/WCLK
    SLICE_X6Y84          RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2304_2431_0_0/DP.LOW/CLK





