<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow Model Minimum Pulse Width: &apos;sclk&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>Actual Width</TH>
<TH>Required Width</TH>
<TH>Type</TH>
<TH>Clock</TH>
<TH>Clock Edge</TH>
<TH>Target</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a1~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a1~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a2~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a2~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a3~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a3~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a4~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a4~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a5~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a5~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a6~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a6~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a7~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a7~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a1~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a1~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a2~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a2~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a3~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a3~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a4~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a4~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a5~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a5~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a6~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a6~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a7~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a7~porta_memory_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >High Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.933</TD>
<TD >20.000</TD>
<TD >3.067</TD>
<TD >Low Pulse Width</TD>
<TD >sclk</TD>
<TD >Rise</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
