Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar 15 19:06:41 2025
| Host         : arch running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MATRIX_VECTOR_timing_summary_routed.rpt -pb MATRIX_VECTOR_timing_summary_routed.pb -rpx MATRIX_VECTOR_timing_summary_routed.rpx -warn_on_violation
| Design       : MATRIX_VECTOR
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  586         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (586)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1274)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (586)
--------------------------
 There are 586 register/latch pins with no clock driven by root clock pin: matrix_vector_clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1274)
---------------------------------------------------
 There are 1274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1276          inf        0.000                      0                 1276           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1276 Endpoints
Min Delay          1276 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cell_2/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_2/multiplier/lock_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.646ns  (logic 8.165ns (41.560%)  route 11.481ns (58.440%))
  Logic Levels:           28  (CARRY4=20 FDRE=1 LUT1=4 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDRE                         0.000     0.000 r  cell_2/multiplier_b_btint_b_reg[7]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_2/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          2.517     3.035    cell_2/multiplier/multiplier_b_btint_b[0]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.406 r  cell_2/multiplier/lock_reg[31]_i_153__1/O[0]
                         net (fo=2, routed)           0.923     4.329    cell_2/multiplier/lock_reg[31]_i_153__1_n_7
    SLICE_X90Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     5.024 r  cell_2/multiplier/lock_reg[31]_i_147__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    cell_2/multiplier/lock_reg[31]_i_147__1_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  cell_2/multiplier/lock_reg[31]_i_145__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    cell_2/multiplier/lock_reg[31]_i_145__1_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.258 r  cell_2/multiplier/lock_reg[31]_i_68__1/CO[3]
                         net (fo=1, routed)           0.000     5.258    cell_2/multiplier/lock_reg[31]_i_68__1_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cell_2/multiplier/lock_reg[31]_i_66__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cell_2/multiplier/lock_reg[31]_i_66__1_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cell_2/multiplier/lock_reg[31]_i_64__1/CO[3]
                         net (fo=1, routed)           0.000     5.492    cell_2/multiplier/lock_reg[31]_i_64__1_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.711 f  cell_2/multiplier/lock_reg[31]_i_78__1/O[0]
                         net (fo=2, routed)           1.046     6.756    cell_2/multiplier/lock_reg[31]_i_78__1_n_7
    SLICE_X89Y82         LUT1 (Prop_lut1_I0_O)        0.295     7.051 r  cell_2/multiplier/lock[31]_i_82__1/O
                         net (fo=1, routed)           0.000     7.051    cell_2/multiplier/lock[31]_i_82__1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.598 f  cell_2/multiplier/lock_reg[31]_i_32__1/O[2]
                         net (fo=2, routed)           0.659     8.258    cell_2/multiplier/lock_reg[31]_i_32__1_n_5
    SLICE_X88Y83         LUT1 (Prop_lut1_I0_O)        0.302     8.560 r  cell_2/multiplier/lock[31]_i_91__1/O
                         net (fo=1, routed)           0.000     8.560    cell_2/multiplier/lock[31]_i_91__1_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.140 f  cell_2/multiplier/lock_reg[31]_i_35__1/O[2]
                         net (fo=2, routed)           0.808     9.948    cell_2/multiplier/lock_reg[31]_i_35__1_n_5
    SLICE_X87Y83         LUT1 (Prop_lut1_I0_O)        0.302    10.250 r  cell_2/multiplier/lock[31]_i_84__1/O
                         net (fo=1, routed)           0.000    10.250    cell_2/multiplier/lock[31]_i_84__1_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.477 f  cell_2/multiplier/lock_reg[31]_i_33__1/O[1]
                         net (fo=2, routed)           0.816    11.293    cell_2/multiplier/lock_reg[31]_i_33__1_n_6
    SLICE_X86Y83         LUT1 (Prop_lut1_I0_O)        0.303    11.596 r  cell_2/multiplier/lock[31]_i_72__1/O
                         net (fo=1, routed)           0.000    11.596    cell_2/multiplier/lock[31]_i_72__1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.023 r  cell_2/multiplier/lock_reg[31]_i_30__1/O[1]
                         net (fo=1, routed)           1.196    13.219    cell_2/multiplier/lock_reg[31]_i_30__1_n_6
    SLICE_X89Y79         LUT4 (Prop_lut4_I3_O)        0.306    13.525 r  cell_2/multiplier/lock[31]_i_10__1/O
                         net (fo=1, routed)           0.000    13.525    cell_2/multiplier/lock[31]_i_10__1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.016 r  cell_2/multiplier/lock_reg[31]_i_3__1/CO[1]
                         net (fo=111, routed)         1.975    15.990    cell_2/multiplier/lock[31]_i_11__1_0[0]
    SLICE_X94Y71         LUT3 (Prop_lut3_I1_O)        0.329    16.319 r  cell_2/multiplier/lock[4]_i_3__1/O
                         net (fo=1, routed)           0.660    16.980    cell_2/multiplier/lock[4]_i_3__1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.560 r  cell_2/multiplier/lock_reg[4]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.560    cell_2/multiplier/lock_reg[4]_i_2__1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.674 r  cell_2/multiplier/lock_reg[8]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.674    cell_2/multiplier/lock_reg[8]_i_2__1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.788 r  cell_2/multiplier/lock_reg[12]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.788    cell_2/multiplier/lock_reg[12]_i_2__1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.902 r  cell_2/multiplier/lock_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.902    cell_2/multiplier/lock_reg[16]_i_2__1_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.016 r  cell_2/multiplier/lock_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.009    18.025    cell_2/multiplier/lock_reg[20]_i_2__1_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.139 r  cell_2/multiplier/lock_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    18.139    cell_2/multiplier/lock_reg[24]_i_2__1_n_0
    SLICE_X95Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.253 r  cell_2/multiplier/lock_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    18.253    cell_2/multiplier/lock_reg[28]_i_2__1_n_0
    SLICE_X95Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.475 r  cell_2/multiplier/lock_reg[31]_i_2__1/O[0]
                         net (fo=1, routed)           0.873    19.347    cell_2/multiplier/lock_next0[29]
    SLICE_X94Y77         LUT5 (Prop_lut5_I0_O)        0.299    19.646 r  cell_2/multiplier/lock[29]_i_1__1/O
                         net (fo=1, routed)           0.000    19.646    cell_2/multiplier/lock_next[29]
    SLICE_X94Y77         FDRE                                         r  cell_2/multiplier/lock_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_2/multiplier/lock_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.555ns  (logic 8.281ns (42.348%)  route 11.274ns (57.652%))
  Logic Levels:           28  (CARRY4=20 FDRE=1 LUT1=4 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDRE                         0.000     0.000 r  cell_2/multiplier_b_btint_b_reg[7]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_2/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          2.517     3.035    cell_2/multiplier/multiplier_b_btint_b[0]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.406 r  cell_2/multiplier/lock_reg[31]_i_153__1/O[0]
                         net (fo=2, routed)           0.923     4.329    cell_2/multiplier/lock_reg[31]_i_153__1_n_7
    SLICE_X90Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     5.024 r  cell_2/multiplier/lock_reg[31]_i_147__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    cell_2/multiplier/lock_reg[31]_i_147__1_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  cell_2/multiplier/lock_reg[31]_i_145__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    cell_2/multiplier/lock_reg[31]_i_145__1_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.258 r  cell_2/multiplier/lock_reg[31]_i_68__1/CO[3]
                         net (fo=1, routed)           0.000     5.258    cell_2/multiplier/lock_reg[31]_i_68__1_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cell_2/multiplier/lock_reg[31]_i_66__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cell_2/multiplier/lock_reg[31]_i_66__1_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cell_2/multiplier/lock_reg[31]_i_64__1/CO[3]
                         net (fo=1, routed)           0.000     5.492    cell_2/multiplier/lock_reg[31]_i_64__1_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.711 f  cell_2/multiplier/lock_reg[31]_i_78__1/O[0]
                         net (fo=2, routed)           1.046     6.756    cell_2/multiplier/lock_reg[31]_i_78__1_n_7
    SLICE_X89Y82         LUT1 (Prop_lut1_I0_O)        0.295     7.051 r  cell_2/multiplier/lock[31]_i_82__1/O
                         net (fo=1, routed)           0.000     7.051    cell_2/multiplier/lock[31]_i_82__1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.598 f  cell_2/multiplier/lock_reg[31]_i_32__1/O[2]
                         net (fo=2, routed)           0.659     8.258    cell_2/multiplier/lock_reg[31]_i_32__1_n_5
    SLICE_X88Y83         LUT1 (Prop_lut1_I0_O)        0.302     8.560 r  cell_2/multiplier/lock[31]_i_91__1/O
                         net (fo=1, routed)           0.000     8.560    cell_2/multiplier/lock[31]_i_91__1_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.140 f  cell_2/multiplier/lock_reg[31]_i_35__1/O[2]
                         net (fo=2, routed)           0.808     9.948    cell_2/multiplier/lock_reg[31]_i_35__1_n_5
    SLICE_X87Y83         LUT1 (Prop_lut1_I0_O)        0.302    10.250 r  cell_2/multiplier/lock[31]_i_84__1/O
                         net (fo=1, routed)           0.000    10.250    cell_2/multiplier/lock[31]_i_84__1_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.477 f  cell_2/multiplier/lock_reg[31]_i_33__1/O[1]
                         net (fo=2, routed)           0.816    11.293    cell_2/multiplier/lock_reg[31]_i_33__1_n_6
    SLICE_X86Y83         LUT1 (Prop_lut1_I0_O)        0.303    11.596 r  cell_2/multiplier/lock[31]_i_72__1/O
                         net (fo=1, routed)           0.000    11.596    cell_2/multiplier/lock[31]_i_72__1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.023 r  cell_2/multiplier/lock_reg[31]_i_30__1/O[1]
                         net (fo=1, routed)           1.196    13.219    cell_2/multiplier/lock_reg[31]_i_30__1_n_6
    SLICE_X89Y79         LUT4 (Prop_lut4_I3_O)        0.306    13.525 r  cell_2/multiplier/lock[31]_i_10__1/O
                         net (fo=1, routed)           0.000    13.525    cell_2/multiplier/lock[31]_i_10__1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.016 r  cell_2/multiplier/lock_reg[31]_i_3__1/CO[1]
                         net (fo=111, routed)         1.975    15.990    cell_2/multiplier/lock[31]_i_11__1_0[0]
    SLICE_X94Y71         LUT3 (Prop_lut3_I1_O)        0.329    16.319 r  cell_2/multiplier/lock[4]_i_3__1/O
                         net (fo=1, routed)           0.660    16.980    cell_2/multiplier/lock[4]_i_3__1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.560 r  cell_2/multiplier/lock_reg[4]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.560    cell_2/multiplier/lock_reg[4]_i_2__1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.674 r  cell_2/multiplier/lock_reg[8]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.674    cell_2/multiplier/lock_reg[8]_i_2__1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.788 r  cell_2/multiplier/lock_reg[12]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.788    cell_2/multiplier/lock_reg[12]_i_2__1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.902 r  cell_2/multiplier/lock_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.902    cell_2/multiplier/lock_reg[16]_i_2__1_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.016 r  cell_2/multiplier/lock_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.009    18.025    cell_2/multiplier/lock_reg[20]_i_2__1_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.139 r  cell_2/multiplier/lock_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    18.139    cell_2/multiplier/lock_reg[24]_i_2__1_n_0
    SLICE_X95Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.253 r  cell_2/multiplier/lock_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    18.253    cell_2/multiplier/lock_reg[28]_i_2__1_n_0
    SLICE_X95Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.587 r  cell_2/multiplier/lock_reg[31]_i_2__1/O[1]
                         net (fo=1, routed)           0.665    19.252    cell_2/multiplier/lock_next0[30]
    SLICE_X94Y77         LUT5 (Prop_lut5_I0_O)        0.303    19.555 r  cell_2/multiplier/lock[30]_i_1__1/O
                         net (fo=1, routed)           0.000    19.555    cell_2/multiplier/lock_next[30]
    SLICE_X94Y77         FDRE                                         r  cell_2/multiplier/lock_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_2/multiplier/lock_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.512ns  (logic 7.937ns (40.678%)  route 11.575ns (59.322%))
  Logic Levels:           26  (CARRY4=18 FDRE=1 LUT1=4 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDRE                         0.000     0.000 r  cell_2/multiplier_b_btint_b_reg[7]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_2/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          2.517     3.035    cell_2/multiplier/multiplier_b_btint_b[0]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.406 r  cell_2/multiplier/lock_reg[31]_i_153__1/O[0]
                         net (fo=2, routed)           0.923     4.329    cell_2/multiplier/lock_reg[31]_i_153__1_n_7
    SLICE_X90Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     5.024 r  cell_2/multiplier/lock_reg[31]_i_147__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    cell_2/multiplier/lock_reg[31]_i_147__1_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  cell_2/multiplier/lock_reg[31]_i_145__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    cell_2/multiplier/lock_reg[31]_i_145__1_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.258 r  cell_2/multiplier/lock_reg[31]_i_68__1/CO[3]
                         net (fo=1, routed)           0.000     5.258    cell_2/multiplier/lock_reg[31]_i_68__1_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cell_2/multiplier/lock_reg[31]_i_66__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cell_2/multiplier/lock_reg[31]_i_66__1_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cell_2/multiplier/lock_reg[31]_i_64__1/CO[3]
                         net (fo=1, routed)           0.000     5.492    cell_2/multiplier/lock_reg[31]_i_64__1_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.711 f  cell_2/multiplier/lock_reg[31]_i_78__1/O[0]
                         net (fo=2, routed)           1.046     6.756    cell_2/multiplier/lock_reg[31]_i_78__1_n_7
    SLICE_X89Y82         LUT1 (Prop_lut1_I0_O)        0.295     7.051 r  cell_2/multiplier/lock[31]_i_82__1/O
                         net (fo=1, routed)           0.000     7.051    cell_2/multiplier/lock[31]_i_82__1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.598 f  cell_2/multiplier/lock_reg[31]_i_32__1/O[2]
                         net (fo=2, routed)           0.659     8.258    cell_2/multiplier/lock_reg[31]_i_32__1_n_5
    SLICE_X88Y83         LUT1 (Prop_lut1_I0_O)        0.302     8.560 r  cell_2/multiplier/lock[31]_i_91__1/O
                         net (fo=1, routed)           0.000     8.560    cell_2/multiplier/lock[31]_i_91__1_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.140 f  cell_2/multiplier/lock_reg[31]_i_35__1/O[2]
                         net (fo=2, routed)           0.808     9.948    cell_2/multiplier/lock_reg[31]_i_35__1_n_5
    SLICE_X87Y83         LUT1 (Prop_lut1_I0_O)        0.302    10.250 r  cell_2/multiplier/lock[31]_i_84__1/O
                         net (fo=1, routed)           0.000    10.250    cell_2/multiplier/lock[31]_i_84__1_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.477 f  cell_2/multiplier/lock_reg[31]_i_33__1/O[1]
                         net (fo=2, routed)           0.816    11.293    cell_2/multiplier/lock_reg[31]_i_33__1_n_6
    SLICE_X86Y83         LUT1 (Prop_lut1_I0_O)        0.303    11.596 r  cell_2/multiplier/lock[31]_i_72__1/O
                         net (fo=1, routed)           0.000    11.596    cell_2/multiplier/lock[31]_i_72__1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.023 r  cell_2/multiplier/lock_reg[31]_i_30__1/O[1]
                         net (fo=1, routed)           1.196    13.219    cell_2/multiplier/lock_reg[31]_i_30__1_n_6
    SLICE_X89Y79         LUT4 (Prop_lut4_I3_O)        0.306    13.525 r  cell_2/multiplier/lock[31]_i_10__1/O
                         net (fo=1, routed)           0.000    13.525    cell_2/multiplier/lock[31]_i_10__1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.016 r  cell_2/multiplier/lock_reg[31]_i_3__1/CO[1]
                         net (fo=111, routed)         1.975    15.990    cell_2/multiplier/lock[31]_i_11__1_0[0]
    SLICE_X94Y71         LUT3 (Prop_lut3_I1_O)        0.329    16.319 r  cell_2/multiplier/lock[4]_i_3__1/O
                         net (fo=1, routed)           0.660    16.980    cell_2/multiplier/lock[4]_i_3__1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.560 r  cell_2/multiplier/lock_reg[4]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.560    cell_2/multiplier/lock_reg[4]_i_2__1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.674 r  cell_2/multiplier/lock_reg[8]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.674    cell_2/multiplier/lock_reg[8]_i_2__1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.788 r  cell_2/multiplier/lock_reg[12]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.788    cell_2/multiplier/lock_reg[12]_i_2__1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.902 r  cell_2/multiplier/lock_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.902    cell_2/multiplier/lock_reg[16]_i_2__1_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.016 r  cell_2/multiplier/lock_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.009    18.025    cell_2/multiplier/lock_reg[20]_i_2__1_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.247 r  cell_2/multiplier/lock_reg[24]_i_2__1/O[0]
                         net (fo=1, routed)           0.966    19.213    cell_2/multiplier/lock_next0[21]
    SLICE_X94Y76         LUT5 (Prop_lut5_I0_O)        0.299    19.512 r  cell_2/multiplier/lock[21]_i_1__1/O
                         net (fo=1, routed)           0.000    19.512    cell_2/multiplier/lock_next[21]
    SLICE_X94Y76         FDRE                                         r  cell_2/multiplier/lock_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_2/multiplier/lock_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.494ns  (logic 7.388ns (37.899%)  route 12.106ns (62.101%))
  Logic Levels:           24  (CARRY4=16 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDRE                         0.000     0.000 r  cell_2/multiplier_b_btint_b_reg[7]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_2/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          2.517     3.035    cell_2/multiplier/multiplier_b_btint_b[0]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.406 r  cell_2/multiplier/lock_reg[31]_i_153__1/O[0]
                         net (fo=2, routed)           0.923     4.329    cell_2/multiplier/lock_reg[31]_i_153__1_n_7
    SLICE_X90Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     5.024 r  cell_2/multiplier/lock_reg[31]_i_147__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    cell_2/multiplier/lock_reg[31]_i_147__1_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  cell_2/multiplier/lock_reg[31]_i_145__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    cell_2/multiplier/lock_reg[31]_i_145__1_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.258 r  cell_2/multiplier/lock_reg[31]_i_68__1/CO[3]
                         net (fo=1, routed)           0.000     5.258    cell_2/multiplier/lock_reg[31]_i_68__1_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cell_2/multiplier/lock_reg[31]_i_66__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cell_2/multiplier/lock_reg[31]_i_66__1_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cell_2/multiplier/lock_reg[31]_i_64__1/CO[3]
                         net (fo=1, routed)           0.000     5.492    cell_2/multiplier/lock_reg[31]_i_64__1_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.711 f  cell_2/multiplier/lock_reg[31]_i_78__1/O[0]
                         net (fo=2, routed)           1.046     6.756    cell_2/multiplier/lock_reg[31]_i_78__1_n_7
    SLICE_X89Y82         LUT1 (Prop_lut1_I0_O)        0.295     7.051 r  cell_2/multiplier/lock[31]_i_82__1/O
                         net (fo=1, routed)           0.000     7.051    cell_2/multiplier/lock[31]_i_82__1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.598 f  cell_2/multiplier/lock_reg[31]_i_32__1/O[2]
                         net (fo=2, routed)           0.659     8.258    cell_2/multiplier/lock_reg[31]_i_32__1_n_5
    SLICE_X88Y83         LUT1 (Prop_lut1_I0_O)        0.302     8.560 r  cell_2/multiplier/lock[31]_i_91__1/O
                         net (fo=1, routed)           0.000     8.560    cell_2/multiplier/lock[31]_i_91__1_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.140 f  cell_2/multiplier/lock_reg[31]_i_35__1/O[2]
                         net (fo=2, routed)           0.808     9.948    cell_2/multiplier/lock_reg[31]_i_35__1_n_5
    SLICE_X87Y83         LUT1 (Prop_lut1_I0_O)        0.302    10.250 r  cell_2/multiplier/lock[31]_i_84__1/O
                         net (fo=1, routed)           0.000    10.250    cell_2/multiplier/lock[31]_i_84__1_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.477 f  cell_2/multiplier/lock_reg[31]_i_33__1/O[1]
                         net (fo=2, routed)           0.816    11.293    cell_2/multiplier/lock_reg[31]_i_33__1_n_6
    SLICE_X86Y83         LUT1 (Prop_lut1_I0_O)        0.303    11.596 r  cell_2/multiplier/lock[31]_i_72__1/O
                         net (fo=1, routed)           0.000    11.596    cell_2/multiplier/lock[31]_i_72__1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.023 r  cell_2/multiplier/lock_reg[31]_i_30__1/O[1]
                         net (fo=1, routed)           1.196    13.219    cell_2/multiplier/lock_reg[31]_i_30__1_n_6
    SLICE_X89Y79         LUT4 (Prop_lut4_I3_O)        0.306    13.525 r  cell_2/multiplier/lock[31]_i_10__1/O
                         net (fo=1, routed)           0.000    13.525    cell_2/multiplier/lock[31]_i_10__1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.016 f  cell_2/multiplier/lock_reg[31]_i_3__1/CO[1]
                         net (fo=111, routed)         2.067    16.083    cell_2/multiplier/lock[31]_i_11__1_0[0]
    SLICE_X94Y72         LUT4 (Prop_lut4_I2_O)        0.329    16.412 r  cell_2/multiplier/lock[31]_i_234__1/O
                         net (fo=1, routed)           0.000    16.412    cell_2/multiplier/lock[31]_i_234__1_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  cell_2/multiplier/lock_reg[31]_i_135__1/CO[3]
                         net (fo=1, routed)           0.000    16.945    cell_2/multiplier/lock_reg[31]_i_135__1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  cell_2/multiplier/lock_reg[31]_i_50__1/CO[3]
                         net (fo=1, routed)           0.000    17.062    cell_2/multiplier/lock_reg[31]_i_50__1_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  cell_2/multiplier/lock_reg[31]_i_15__1/CO[3]
                         net (fo=1, routed)           0.009    17.188    cell_2/multiplier/lock_reg[31]_i_15__1_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  cell_2/multiplier/lock_reg[31]_i_5__1/CO[3]
                         net (fo=32, routed)          2.065    19.370    cell_2/multiplier/lock_next1
    SLICE_X96Y70         LUT5 (Prop_lut5_I4_O)        0.124    19.494 r  cell_2/multiplier/lock[3]_i_1__1/O
                         net (fo=1, routed)           0.000    19.494    cell_2/multiplier/lock_next[3]
    SLICE_X96Y70         FDRE                                         r  cell_2/multiplier/lock_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_2/multiplier/lock_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.476ns  (logic 8.051ns (41.339%)  route 11.425ns (58.661%))
  Logic Levels:           27  (CARRY4=19 FDRE=1 LUT1=4 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDRE                         0.000     0.000 r  cell_2/multiplier_b_btint_b_reg[7]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_2/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          2.517     3.035    cell_2/multiplier/multiplier_b_btint_b[0]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.406 r  cell_2/multiplier/lock_reg[31]_i_153__1/O[0]
                         net (fo=2, routed)           0.923     4.329    cell_2/multiplier/lock_reg[31]_i_153__1_n_7
    SLICE_X90Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     5.024 r  cell_2/multiplier/lock_reg[31]_i_147__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    cell_2/multiplier/lock_reg[31]_i_147__1_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  cell_2/multiplier/lock_reg[31]_i_145__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    cell_2/multiplier/lock_reg[31]_i_145__1_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.258 r  cell_2/multiplier/lock_reg[31]_i_68__1/CO[3]
                         net (fo=1, routed)           0.000     5.258    cell_2/multiplier/lock_reg[31]_i_68__1_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cell_2/multiplier/lock_reg[31]_i_66__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cell_2/multiplier/lock_reg[31]_i_66__1_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cell_2/multiplier/lock_reg[31]_i_64__1/CO[3]
                         net (fo=1, routed)           0.000     5.492    cell_2/multiplier/lock_reg[31]_i_64__1_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.711 f  cell_2/multiplier/lock_reg[31]_i_78__1/O[0]
                         net (fo=2, routed)           1.046     6.756    cell_2/multiplier/lock_reg[31]_i_78__1_n_7
    SLICE_X89Y82         LUT1 (Prop_lut1_I0_O)        0.295     7.051 r  cell_2/multiplier/lock[31]_i_82__1/O
                         net (fo=1, routed)           0.000     7.051    cell_2/multiplier/lock[31]_i_82__1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.598 f  cell_2/multiplier/lock_reg[31]_i_32__1/O[2]
                         net (fo=2, routed)           0.659     8.258    cell_2/multiplier/lock_reg[31]_i_32__1_n_5
    SLICE_X88Y83         LUT1 (Prop_lut1_I0_O)        0.302     8.560 r  cell_2/multiplier/lock[31]_i_91__1/O
                         net (fo=1, routed)           0.000     8.560    cell_2/multiplier/lock[31]_i_91__1_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.140 f  cell_2/multiplier/lock_reg[31]_i_35__1/O[2]
                         net (fo=2, routed)           0.808     9.948    cell_2/multiplier/lock_reg[31]_i_35__1_n_5
    SLICE_X87Y83         LUT1 (Prop_lut1_I0_O)        0.302    10.250 r  cell_2/multiplier/lock[31]_i_84__1/O
                         net (fo=1, routed)           0.000    10.250    cell_2/multiplier/lock[31]_i_84__1_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.477 f  cell_2/multiplier/lock_reg[31]_i_33__1/O[1]
                         net (fo=2, routed)           0.816    11.293    cell_2/multiplier/lock_reg[31]_i_33__1_n_6
    SLICE_X86Y83         LUT1 (Prop_lut1_I0_O)        0.303    11.596 r  cell_2/multiplier/lock[31]_i_72__1/O
                         net (fo=1, routed)           0.000    11.596    cell_2/multiplier/lock[31]_i_72__1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.023 r  cell_2/multiplier/lock_reg[31]_i_30__1/O[1]
                         net (fo=1, routed)           1.196    13.219    cell_2/multiplier/lock_reg[31]_i_30__1_n_6
    SLICE_X89Y79         LUT4 (Prop_lut4_I3_O)        0.306    13.525 r  cell_2/multiplier/lock[31]_i_10__1/O
                         net (fo=1, routed)           0.000    13.525    cell_2/multiplier/lock[31]_i_10__1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.016 r  cell_2/multiplier/lock_reg[31]_i_3__1/CO[1]
                         net (fo=111, routed)         1.975    15.990    cell_2/multiplier/lock[31]_i_11__1_0[0]
    SLICE_X94Y71         LUT3 (Prop_lut3_I1_O)        0.329    16.319 r  cell_2/multiplier/lock[4]_i_3__1/O
                         net (fo=1, routed)           0.660    16.980    cell_2/multiplier/lock[4]_i_3__1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.560 r  cell_2/multiplier/lock_reg[4]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.560    cell_2/multiplier/lock_reg[4]_i_2__1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.674 r  cell_2/multiplier/lock_reg[8]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.674    cell_2/multiplier/lock_reg[8]_i_2__1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.788 r  cell_2/multiplier/lock_reg[12]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.788    cell_2/multiplier/lock_reg[12]_i_2__1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.902 r  cell_2/multiplier/lock_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.902    cell_2/multiplier/lock_reg[16]_i_2__1_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.016 r  cell_2/multiplier/lock_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.009    18.025    cell_2/multiplier/lock_reg[20]_i_2__1_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.139 r  cell_2/multiplier/lock_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    18.139    cell_2/multiplier/lock_reg[24]_i_2__1_n_0
    SLICE_X95Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.361 r  cell_2/multiplier/lock_reg[28]_i_2__1/O[0]
                         net (fo=1, routed)           0.816    19.177    cell_2/multiplier/lock_next0[25]
    SLICE_X96Y76         LUT5 (Prop_lut5_I0_O)        0.299    19.476 r  cell_2/multiplier/lock[25]_i_1__1/O
                         net (fo=1, routed)           0.000    19.476    cell_2/multiplier/lock_next[25]
    SLICE_X96Y76         FDRE                                         r  cell_2/multiplier/lock_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_2/multiplier/lock_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.455ns  (logic 8.185ns (42.071%)  route 11.270ns (57.929%))
  Logic Levels:           28  (CARRY4=20 FDRE=1 LUT1=4 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDRE                         0.000     0.000 r  cell_2/multiplier_b_btint_b_reg[7]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_2/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          2.517     3.035    cell_2/multiplier/multiplier_b_btint_b[0]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.406 r  cell_2/multiplier/lock_reg[31]_i_153__1/O[0]
                         net (fo=2, routed)           0.923     4.329    cell_2/multiplier/lock_reg[31]_i_153__1_n_7
    SLICE_X90Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     5.024 r  cell_2/multiplier/lock_reg[31]_i_147__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    cell_2/multiplier/lock_reg[31]_i_147__1_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  cell_2/multiplier/lock_reg[31]_i_145__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    cell_2/multiplier/lock_reg[31]_i_145__1_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.258 r  cell_2/multiplier/lock_reg[31]_i_68__1/CO[3]
                         net (fo=1, routed)           0.000     5.258    cell_2/multiplier/lock_reg[31]_i_68__1_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cell_2/multiplier/lock_reg[31]_i_66__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cell_2/multiplier/lock_reg[31]_i_66__1_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cell_2/multiplier/lock_reg[31]_i_64__1/CO[3]
                         net (fo=1, routed)           0.000     5.492    cell_2/multiplier/lock_reg[31]_i_64__1_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.711 f  cell_2/multiplier/lock_reg[31]_i_78__1/O[0]
                         net (fo=2, routed)           1.046     6.756    cell_2/multiplier/lock_reg[31]_i_78__1_n_7
    SLICE_X89Y82         LUT1 (Prop_lut1_I0_O)        0.295     7.051 r  cell_2/multiplier/lock[31]_i_82__1/O
                         net (fo=1, routed)           0.000     7.051    cell_2/multiplier/lock[31]_i_82__1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.598 f  cell_2/multiplier/lock_reg[31]_i_32__1/O[2]
                         net (fo=2, routed)           0.659     8.258    cell_2/multiplier/lock_reg[31]_i_32__1_n_5
    SLICE_X88Y83         LUT1 (Prop_lut1_I0_O)        0.302     8.560 r  cell_2/multiplier/lock[31]_i_91__1/O
                         net (fo=1, routed)           0.000     8.560    cell_2/multiplier/lock[31]_i_91__1_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.140 f  cell_2/multiplier/lock_reg[31]_i_35__1/O[2]
                         net (fo=2, routed)           0.808     9.948    cell_2/multiplier/lock_reg[31]_i_35__1_n_5
    SLICE_X87Y83         LUT1 (Prop_lut1_I0_O)        0.302    10.250 r  cell_2/multiplier/lock[31]_i_84__1/O
                         net (fo=1, routed)           0.000    10.250    cell_2/multiplier/lock[31]_i_84__1_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.477 f  cell_2/multiplier/lock_reg[31]_i_33__1/O[1]
                         net (fo=2, routed)           0.816    11.293    cell_2/multiplier/lock_reg[31]_i_33__1_n_6
    SLICE_X86Y83         LUT1 (Prop_lut1_I0_O)        0.303    11.596 r  cell_2/multiplier/lock[31]_i_72__1/O
                         net (fo=1, routed)           0.000    11.596    cell_2/multiplier/lock[31]_i_72__1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.023 r  cell_2/multiplier/lock_reg[31]_i_30__1/O[1]
                         net (fo=1, routed)           1.196    13.219    cell_2/multiplier/lock_reg[31]_i_30__1_n_6
    SLICE_X89Y79         LUT4 (Prop_lut4_I3_O)        0.306    13.525 r  cell_2/multiplier/lock[31]_i_10__1/O
                         net (fo=1, routed)           0.000    13.525    cell_2/multiplier/lock[31]_i_10__1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.016 r  cell_2/multiplier/lock_reg[31]_i_3__1/CO[1]
                         net (fo=111, routed)         1.975    15.990    cell_2/multiplier/lock[31]_i_11__1_0[0]
    SLICE_X94Y71         LUT3 (Prop_lut3_I1_O)        0.329    16.319 r  cell_2/multiplier/lock[4]_i_3__1/O
                         net (fo=1, routed)           0.660    16.980    cell_2/multiplier/lock[4]_i_3__1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.560 r  cell_2/multiplier/lock_reg[4]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.560    cell_2/multiplier/lock_reg[4]_i_2__1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.674 r  cell_2/multiplier/lock_reg[8]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.674    cell_2/multiplier/lock_reg[8]_i_2__1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.788 r  cell_2/multiplier/lock_reg[12]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.788    cell_2/multiplier/lock_reg[12]_i_2__1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.902 r  cell_2/multiplier/lock_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.902    cell_2/multiplier/lock_reg[16]_i_2__1_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.016 r  cell_2/multiplier/lock_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.009    18.025    cell_2/multiplier/lock_reg[20]_i_2__1_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.139 r  cell_2/multiplier/lock_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    18.139    cell_2/multiplier/lock_reg[24]_i_2__1_n_0
    SLICE_X95Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.253 r  cell_2/multiplier/lock_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    18.253    cell_2/multiplier/lock_reg[28]_i_2__1_n_0
    SLICE_X95Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.492 r  cell_2/multiplier/lock_reg[31]_i_2__1/O[2]
                         net (fo=1, routed)           0.662    19.153    cell_2/multiplier/lock_next0[31]
    SLICE_X94Y77         LUT5 (Prop_lut5_I0_O)        0.302    19.455 r  cell_2/multiplier/lock[31]_i_1__1/O
                         net (fo=1, routed)           0.000    19.455    cell_2/multiplier/lock_next[31]
    SLICE_X94Y77         FDRE                                         r  cell_2/multiplier/lock_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_2/multiplier/lock_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.416ns  (logic 8.149ns (41.970%)  route 11.267ns (58.030%))
  Logic Levels:           27  (CARRY4=19 FDRE=1 LUT1=4 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDRE                         0.000     0.000 r  cell_2/multiplier_b_btint_b_reg[7]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_2/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          2.517     3.035    cell_2/multiplier/multiplier_b_btint_b[0]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.406 r  cell_2/multiplier/lock_reg[31]_i_153__1/O[0]
                         net (fo=2, routed)           0.923     4.329    cell_2/multiplier/lock_reg[31]_i_153__1_n_7
    SLICE_X90Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     5.024 r  cell_2/multiplier/lock_reg[31]_i_147__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    cell_2/multiplier/lock_reg[31]_i_147__1_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  cell_2/multiplier/lock_reg[31]_i_145__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    cell_2/multiplier/lock_reg[31]_i_145__1_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.258 r  cell_2/multiplier/lock_reg[31]_i_68__1/CO[3]
                         net (fo=1, routed)           0.000     5.258    cell_2/multiplier/lock_reg[31]_i_68__1_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cell_2/multiplier/lock_reg[31]_i_66__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cell_2/multiplier/lock_reg[31]_i_66__1_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cell_2/multiplier/lock_reg[31]_i_64__1/CO[3]
                         net (fo=1, routed)           0.000     5.492    cell_2/multiplier/lock_reg[31]_i_64__1_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.711 f  cell_2/multiplier/lock_reg[31]_i_78__1/O[0]
                         net (fo=2, routed)           1.046     6.756    cell_2/multiplier/lock_reg[31]_i_78__1_n_7
    SLICE_X89Y82         LUT1 (Prop_lut1_I0_O)        0.295     7.051 r  cell_2/multiplier/lock[31]_i_82__1/O
                         net (fo=1, routed)           0.000     7.051    cell_2/multiplier/lock[31]_i_82__1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.598 f  cell_2/multiplier/lock_reg[31]_i_32__1/O[2]
                         net (fo=2, routed)           0.659     8.258    cell_2/multiplier/lock_reg[31]_i_32__1_n_5
    SLICE_X88Y83         LUT1 (Prop_lut1_I0_O)        0.302     8.560 r  cell_2/multiplier/lock[31]_i_91__1/O
                         net (fo=1, routed)           0.000     8.560    cell_2/multiplier/lock[31]_i_91__1_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.140 f  cell_2/multiplier/lock_reg[31]_i_35__1/O[2]
                         net (fo=2, routed)           0.808     9.948    cell_2/multiplier/lock_reg[31]_i_35__1_n_5
    SLICE_X87Y83         LUT1 (Prop_lut1_I0_O)        0.302    10.250 r  cell_2/multiplier/lock[31]_i_84__1/O
                         net (fo=1, routed)           0.000    10.250    cell_2/multiplier/lock[31]_i_84__1_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.477 f  cell_2/multiplier/lock_reg[31]_i_33__1/O[1]
                         net (fo=2, routed)           0.816    11.293    cell_2/multiplier/lock_reg[31]_i_33__1_n_6
    SLICE_X86Y83         LUT1 (Prop_lut1_I0_O)        0.303    11.596 r  cell_2/multiplier/lock[31]_i_72__1/O
                         net (fo=1, routed)           0.000    11.596    cell_2/multiplier/lock[31]_i_72__1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.023 r  cell_2/multiplier/lock_reg[31]_i_30__1/O[1]
                         net (fo=1, routed)           1.196    13.219    cell_2/multiplier/lock_reg[31]_i_30__1_n_6
    SLICE_X89Y79         LUT4 (Prop_lut4_I3_O)        0.306    13.525 r  cell_2/multiplier/lock[31]_i_10__1/O
                         net (fo=1, routed)           0.000    13.525    cell_2/multiplier/lock[31]_i_10__1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.016 r  cell_2/multiplier/lock_reg[31]_i_3__1/CO[1]
                         net (fo=111, routed)         1.975    15.990    cell_2/multiplier/lock[31]_i_11__1_0[0]
    SLICE_X94Y71         LUT3 (Prop_lut3_I1_O)        0.329    16.319 r  cell_2/multiplier/lock[4]_i_3__1/O
                         net (fo=1, routed)           0.660    16.980    cell_2/multiplier/lock[4]_i_3__1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.560 r  cell_2/multiplier/lock_reg[4]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.560    cell_2/multiplier/lock_reg[4]_i_2__1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.674 r  cell_2/multiplier/lock_reg[8]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.674    cell_2/multiplier/lock_reg[8]_i_2__1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.788 r  cell_2/multiplier/lock_reg[12]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.788    cell_2/multiplier/lock_reg[12]_i_2__1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.902 r  cell_2/multiplier/lock_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.902    cell_2/multiplier/lock_reg[16]_i_2__1_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.016 r  cell_2/multiplier/lock_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.009    18.025    cell_2/multiplier/lock_reg[20]_i_2__1_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.139 r  cell_2/multiplier/lock_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    18.139    cell_2/multiplier/lock_reg[24]_i_2__1_n_0
    SLICE_X95Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.452 r  cell_2/multiplier/lock_reg[28]_i_2__1/O[3]
                         net (fo=1, routed)           0.658    19.110    cell_2/multiplier/lock_next0[28]
    SLICE_X94Y76         LUT5 (Prop_lut5_I0_O)        0.306    19.416 r  cell_2/multiplier/lock[28]_i_1__1/O
                         net (fo=1, routed)           0.000    19.416    cell_2/multiplier/lock_next[28]
    SLICE_X94Y76         FDRE                                         r  cell_2/multiplier/lock_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_2/multiplier/lock_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.343ns  (logic 7.388ns (38.194%)  route 11.955ns (61.806%))
  Logic Levels:           24  (CARRY4=16 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDRE                         0.000     0.000 r  cell_2/multiplier_b_btint_b_reg[7]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_2/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          2.517     3.035    cell_2/multiplier/multiplier_b_btint_b[0]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.406 r  cell_2/multiplier/lock_reg[31]_i_153__1/O[0]
                         net (fo=2, routed)           0.923     4.329    cell_2/multiplier/lock_reg[31]_i_153__1_n_7
    SLICE_X90Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     5.024 r  cell_2/multiplier/lock_reg[31]_i_147__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    cell_2/multiplier/lock_reg[31]_i_147__1_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  cell_2/multiplier/lock_reg[31]_i_145__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    cell_2/multiplier/lock_reg[31]_i_145__1_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.258 r  cell_2/multiplier/lock_reg[31]_i_68__1/CO[3]
                         net (fo=1, routed)           0.000     5.258    cell_2/multiplier/lock_reg[31]_i_68__1_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cell_2/multiplier/lock_reg[31]_i_66__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cell_2/multiplier/lock_reg[31]_i_66__1_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cell_2/multiplier/lock_reg[31]_i_64__1/CO[3]
                         net (fo=1, routed)           0.000     5.492    cell_2/multiplier/lock_reg[31]_i_64__1_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.711 f  cell_2/multiplier/lock_reg[31]_i_78__1/O[0]
                         net (fo=2, routed)           1.046     6.756    cell_2/multiplier/lock_reg[31]_i_78__1_n_7
    SLICE_X89Y82         LUT1 (Prop_lut1_I0_O)        0.295     7.051 r  cell_2/multiplier/lock[31]_i_82__1/O
                         net (fo=1, routed)           0.000     7.051    cell_2/multiplier/lock[31]_i_82__1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.598 f  cell_2/multiplier/lock_reg[31]_i_32__1/O[2]
                         net (fo=2, routed)           0.659     8.258    cell_2/multiplier/lock_reg[31]_i_32__1_n_5
    SLICE_X88Y83         LUT1 (Prop_lut1_I0_O)        0.302     8.560 r  cell_2/multiplier/lock[31]_i_91__1/O
                         net (fo=1, routed)           0.000     8.560    cell_2/multiplier/lock[31]_i_91__1_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.140 f  cell_2/multiplier/lock_reg[31]_i_35__1/O[2]
                         net (fo=2, routed)           0.808     9.948    cell_2/multiplier/lock_reg[31]_i_35__1_n_5
    SLICE_X87Y83         LUT1 (Prop_lut1_I0_O)        0.302    10.250 r  cell_2/multiplier/lock[31]_i_84__1/O
                         net (fo=1, routed)           0.000    10.250    cell_2/multiplier/lock[31]_i_84__1_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.477 f  cell_2/multiplier/lock_reg[31]_i_33__1/O[1]
                         net (fo=2, routed)           0.816    11.293    cell_2/multiplier/lock_reg[31]_i_33__1_n_6
    SLICE_X86Y83         LUT1 (Prop_lut1_I0_O)        0.303    11.596 r  cell_2/multiplier/lock[31]_i_72__1/O
                         net (fo=1, routed)           0.000    11.596    cell_2/multiplier/lock[31]_i_72__1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.023 r  cell_2/multiplier/lock_reg[31]_i_30__1/O[1]
                         net (fo=1, routed)           1.196    13.219    cell_2/multiplier/lock_reg[31]_i_30__1_n_6
    SLICE_X89Y79         LUT4 (Prop_lut4_I3_O)        0.306    13.525 r  cell_2/multiplier/lock[31]_i_10__1/O
                         net (fo=1, routed)           0.000    13.525    cell_2/multiplier/lock[31]_i_10__1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.016 f  cell_2/multiplier/lock_reg[31]_i_3__1/CO[1]
                         net (fo=111, routed)         2.067    16.083    cell_2/multiplier/lock[31]_i_11__1_0[0]
    SLICE_X94Y72         LUT4 (Prop_lut4_I2_O)        0.329    16.412 r  cell_2/multiplier/lock[31]_i_234__1/O
                         net (fo=1, routed)           0.000    16.412    cell_2/multiplier/lock[31]_i_234__1_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  cell_2/multiplier/lock_reg[31]_i_135__1/CO[3]
                         net (fo=1, routed)           0.000    16.945    cell_2/multiplier/lock_reg[31]_i_135__1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  cell_2/multiplier/lock_reg[31]_i_50__1/CO[3]
                         net (fo=1, routed)           0.000    17.062    cell_2/multiplier/lock_reg[31]_i_50__1_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  cell_2/multiplier/lock_reg[31]_i_15__1/CO[3]
                         net (fo=1, routed)           0.009    17.188    cell_2/multiplier/lock_reg[31]_i_15__1_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  cell_2/multiplier/lock_reg[31]_i_5__1/CO[3]
                         net (fo=32, routed)          1.914    19.219    cell_2/multiplier/lock_next1
    SLICE_X96Y70         LUT5 (Prop_lut5_I4_O)        0.124    19.343 r  cell_2/multiplier/lock[2]_i_1__1/O
                         net (fo=1, routed)           0.000    19.343    cell_2/multiplier/lock_next[2]
    SLICE_X96Y70         FDRE                                         r  cell_2/multiplier/lock_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_2/multiplier/lock_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.341ns  (logic 8.071ns (41.729%)  route 11.270ns (58.271%))
  Logic Levels:           27  (CARRY4=19 FDRE=1 LUT1=4 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDRE                         0.000     0.000 r  cell_2/multiplier_b_btint_b_reg[7]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_2/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          2.517     3.035    cell_2/multiplier/multiplier_b_btint_b[0]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.406 r  cell_2/multiplier/lock_reg[31]_i_153__1/O[0]
                         net (fo=2, routed)           0.923     4.329    cell_2/multiplier/lock_reg[31]_i_153__1_n_7
    SLICE_X90Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     5.024 r  cell_2/multiplier/lock_reg[31]_i_147__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    cell_2/multiplier/lock_reg[31]_i_147__1_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  cell_2/multiplier/lock_reg[31]_i_145__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    cell_2/multiplier/lock_reg[31]_i_145__1_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.258 r  cell_2/multiplier/lock_reg[31]_i_68__1/CO[3]
                         net (fo=1, routed)           0.000     5.258    cell_2/multiplier/lock_reg[31]_i_68__1_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cell_2/multiplier/lock_reg[31]_i_66__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cell_2/multiplier/lock_reg[31]_i_66__1_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cell_2/multiplier/lock_reg[31]_i_64__1/CO[3]
                         net (fo=1, routed)           0.000     5.492    cell_2/multiplier/lock_reg[31]_i_64__1_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.711 f  cell_2/multiplier/lock_reg[31]_i_78__1/O[0]
                         net (fo=2, routed)           1.046     6.756    cell_2/multiplier/lock_reg[31]_i_78__1_n_7
    SLICE_X89Y82         LUT1 (Prop_lut1_I0_O)        0.295     7.051 r  cell_2/multiplier/lock[31]_i_82__1/O
                         net (fo=1, routed)           0.000     7.051    cell_2/multiplier/lock[31]_i_82__1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.598 f  cell_2/multiplier/lock_reg[31]_i_32__1/O[2]
                         net (fo=2, routed)           0.659     8.258    cell_2/multiplier/lock_reg[31]_i_32__1_n_5
    SLICE_X88Y83         LUT1 (Prop_lut1_I0_O)        0.302     8.560 r  cell_2/multiplier/lock[31]_i_91__1/O
                         net (fo=1, routed)           0.000     8.560    cell_2/multiplier/lock[31]_i_91__1_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.140 f  cell_2/multiplier/lock_reg[31]_i_35__1/O[2]
                         net (fo=2, routed)           0.808     9.948    cell_2/multiplier/lock_reg[31]_i_35__1_n_5
    SLICE_X87Y83         LUT1 (Prop_lut1_I0_O)        0.302    10.250 r  cell_2/multiplier/lock[31]_i_84__1/O
                         net (fo=1, routed)           0.000    10.250    cell_2/multiplier/lock[31]_i_84__1_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.477 f  cell_2/multiplier/lock_reg[31]_i_33__1/O[1]
                         net (fo=2, routed)           0.816    11.293    cell_2/multiplier/lock_reg[31]_i_33__1_n_6
    SLICE_X86Y83         LUT1 (Prop_lut1_I0_O)        0.303    11.596 r  cell_2/multiplier/lock[31]_i_72__1/O
                         net (fo=1, routed)           0.000    11.596    cell_2/multiplier/lock[31]_i_72__1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.023 r  cell_2/multiplier/lock_reg[31]_i_30__1/O[1]
                         net (fo=1, routed)           1.196    13.219    cell_2/multiplier/lock_reg[31]_i_30__1_n_6
    SLICE_X89Y79         LUT4 (Prop_lut4_I3_O)        0.306    13.525 r  cell_2/multiplier/lock[31]_i_10__1/O
                         net (fo=1, routed)           0.000    13.525    cell_2/multiplier/lock[31]_i_10__1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.016 r  cell_2/multiplier/lock_reg[31]_i_3__1/CO[1]
                         net (fo=111, routed)         1.975    15.990    cell_2/multiplier/lock[31]_i_11__1_0[0]
    SLICE_X94Y71         LUT3 (Prop_lut3_I1_O)        0.329    16.319 r  cell_2/multiplier/lock[4]_i_3__1/O
                         net (fo=1, routed)           0.660    16.980    cell_2/multiplier/lock[4]_i_3__1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.560 r  cell_2/multiplier/lock_reg[4]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.560    cell_2/multiplier/lock_reg[4]_i_2__1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.674 r  cell_2/multiplier/lock_reg[8]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.674    cell_2/multiplier/lock_reg[8]_i_2__1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.788 r  cell_2/multiplier/lock_reg[12]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.788    cell_2/multiplier/lock_reg[12]_i_2__1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.902 r  cell_2/multiplier/lock_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.902    cell_2/multiplier/lock_reg[16]_i_2__1_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.016 r  cell_2/multiplier/lock_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.009    18.025    cell_2/multiplier/lock_reg[20]_i_2__1_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.139 r  cell_2/multiplier/lock_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    18.139    cell_2/multiplier/lock_reg[24]_i_2__1_n_0
    SLICE_X95Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.378 r  cell_2/multiplier/lock_reg[28]_i_2__1/O[2]
                         net (fo=1, routed)           0.662    19.039    cell_2/multiplier/lock_next0[27]
    SLICE_X94Y76         LUT5 (Prop_lut5_I0_O)        0.302    19.341 r  cell_2/multiplier/lock[27]_i_1__1/O
                         net (fo=1, routed)           0.000    19.341    cell_2/multiplier/lock_next[27]
    SLICE_X94Y76         FDRE                                         r  cell_2/multiplier/lock_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier_b_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_2/multiplier/lock_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.327ns  (logic 7.388ns (38.226%)  route 11.939ns (61.774%))
  Logic Levels:           24  (CARRY4=16 FDRE=1 LUT1=4 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDRE                         0.000     0.000 r  cell_2/multiplier_b_btint_b_reg[7]/C
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_2/multiplier_b_btint_b_reg[7]/Q
                         net (fo=57, routed)          2.517     3.035    cell_2/multiplier/multiplier_b_btint_b[0]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.406 r  cell_2/multiplier/lock_reg[31]_i_153__1/O[0]
                         net (fo=2, routed)           0.923     4.329    cell_2/multiplier/lock_reg[31]_i_153__1_n_7
    SLICE_X90Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     5.024 r  cell_2/multiplier/lock_reg[31]_i_147__1/CO[3]
                         net (fo=1, routed)           0.000     5.024    cell_2/multiplier/lock_reg[31]_i_147__1_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  cell_2/multiplier/lock_reg[31]_i_145__1/CO[3]
                         net (fo=1, routed)           0.000     5.141    cell_2/multiplier/lock_reg[31]_i_145__1_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.258 r  cell_2/multiplier/lock_reg[31]_i_68__1/CO[3]
                         net (fo=1, routed)           0.000     5.258    cell_2/multiplier/lock_reg[31]_i_68__1_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.375 r  cell_2/multiplier/lock_reg[31]_i_66__1/CO[3]
                         net (fo=1, routed)           0.000     5.375    cell_2/multiplier/lock_reg[31]_i_66__1_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.492 r  cell_2/multiplier/lock_reg[31]_i_64__1/CO[3]
                         net (fo=1, routed)           0.000     5.492    cell_2/multiplier/lock_reg[31]_i_64__1_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.711 f  cell_2/multiplier/lock_reg[31]_i_78__1/O[0]
                         net (fo=2, routed)           1.046     6.756    cell_2/multiplier/lock_reg[31]_i_78__1_n_7
    SLICE_X89Y82         LUT1 (Prop_lut1_I0_O)        0.295     7.051 r  cell_2/multiplier/lock[31]_i_82__1/O
                         net (fo=1, routed)           0.000     7.051    cell_2/multiplier/lock[31]_i_82__1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.598 f  cell_2/multiplier/lock_reg[31]_i_32__1/O[2]
                         net (fo=2, routed)           0.659     8.258    cell_2/multiplier/lock_reg[31]_i_32__1_n_5
    SLICE_X88Y83         LUT1 (Prop_lut1_I0_O)        0.302     8.560 r  cell_2/multiplier/lock[31]_i_91__1/O
                         net (fo=1, routed)           0.000     8.560    cell_2/multiplier/lock[31]_i_91__1_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.140 f  cell_2/multiplier/lock_reg[31]_i_35__1/O[2]
                         net (fo=2, routed)           0.808     9.948    cell_2/multiplier/lock_reg[31]_i_35__1_n_5
    SLICE_X87Y83         LUT1 (Prop_lut1_I0_O)        0.302    10.250 r  cell_2/multiplier/lock[31]_i_84__1/O
                         net (fo=1, routed)           0.000    10.250    cell_2/multiplier/lock[31]_i_84__1_n_0
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.477 f  cell_2/multiplier/lock_reg[31]_i_33__1/O[1]
                         net (fo=2, routed)           0.816    11.293    cell_2/multiplier/lock_reg[31]_i_33__1_n_6
    SLICE_X86Y83         LUT1 (Prop_lut1_I0_O)        0.303    11.596 r  cell_2/multiplier/lock[31]_i_72__1/O
                         net (fo=1, routed)           0.000    11.596    cell_2/multiplier/lock[31]_i_72__1_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.023 r  cell_2/multiplier/lock_reg[31]_i_30__1/O[1]
                         net (fo=1, routed)           1.196    13.219    cell_2/multiplier/lock_reg[31]_i_30__1_n_6
    SLICE_X89Y79         LUT4 (Prop_lut4_I3_O)        0.306    13.525 r  cell_2/multiplier/lock[31]_i_10__1/O
                         net (fo=1, routed)           0.000    13.525    cell_2/multiplier/lock[31]_i_10__1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.016 f  cell_2/multiplier/lock_reg[31]_i_3__1/CO[1]
                         net (fo=111, routed)         2.067    16.083    cell_2/multiplier/lock[31]_i_11__1_0[0]
    SLICE_X94Y72         LUT4 (Prop_lut4_I2_O)        0.329    16.412 r  cell_2/multiplier/lock[31]_i_234__1/O
                         net (fo=1, routed)           0.000    16.412    cell_2/multiplier/lock[31]_i_234__1_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  cell_2/multiplier/lock_reg[31]_i_135__1/CO[3]
                         net (fo=1, routed)           0.000    16.945    cell_2/multiplier/lock_reg[31]_i_135__1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.062 r  cell_2/multiplier/lock_reg[31]_i_50__1/CO[3]
                         net (fo=1, routed)           0.000    17.062    cell_2/multiplier/lock_reg[31]_i_50__1_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.179 r  cell_2/multiplier/lock_reg[31]_i_15__1/CO[3]
                         net (fo=1, routed)           0.009    17.188    cell_2/multiplier/lock_reg[31]_i_15__1_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  cell_2/multiplier/lock_reg[31]_i_5__1/CO[3]
                         net (fo=32, routed)          1.898    19.203    cell_2/multiplier/lock_next1
    SLICE_X96Y71         LUT5 (Prop_lut5_I4_O)        0.124    19.327 r  cell_2/multiplier/lock[9]_i_1__1/O
                         net (fo=1, routed)           0.000    19.327    cell_2/multiplier/lock_next[9]
    SLICE_X96Y71         FDRE                                         r  cell_2/multiplier/lock_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDSE                         0.000     0.000 r  cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[3]/C
    SLICE_X93Y73         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    cell_2/multiplier/shift_register/shift_register_state_btint_b[3]
    SLICE_X92Y73         FDSE                                         r  cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDSE                         0.000     0.000 r  cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[7]/C
    SLICE_X93Y73         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[7]/Q
                         net (fo=1, routed)           0.056     0.197    cell_2/multiplier/shift_register/shift_register_state_btint_b[7]
    SLICE_X93Y73         FDSE                                         r  cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDSE                         0.000     0.000 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[7]/C
    SLICE_X92Y70         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[7]/Q
                         net (fo=1, routed)           0.056     0.220    cell_0/multiplier/shift_register/shift_register_state_btint_b[7]
    SLICE_X92Y70         FDSE                                         r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y70         FDSE                         0.000     0.000 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[4]/C
    SLICE_X93Y70         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[4]/Q
                         net (fo=1, routed)           0.115     0.256    cell_0/multiplier/shift_register/shift_register_state_btint_b[4]
    SLICE_X91Y70         FDSE                                         r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_3/state_btint_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_3/multiplier_a_btint_b_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE                         0.000     0.000 r  cell_3/state_btint_b_reg[7]/C
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cell_3/state_btint_b_reg[7]/Q
                         net (fo=1, routed)           0.116     0.257    cell_3/state_btint_b_reg_n_0_[7]
    SLICE_X97Y69         FDRE                                         r  cell_3/multiplier_a_btint_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_vector_control/matrix_vector_control_b_in_btint_b_reg[17]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_1/state_btint_b_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y75        FDSE                         0.000     0.000 r  matrix_vector_control/matrix_vector_control_b_in_btint_b_reg[17]/C
    SLICE_X101Y75        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  matrix_vector_control/matrix_vector_control_b_in_btint_b_reg[17]/Q
                         net (fo=2, routed)           0.122     0.263    cell_1/state_btint_b_reg[7]_0[0]
    SLICE_X101Y76        FDRE                                         r  cell_1/state_btint_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_3/multiplier/shift_register/shift_register_output_btint_a_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_3/multiplier/shift_register/shift_register_output_btint_b_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y58        FDRE                         0.000     0.000 r  cell_3/multiplier/shift_register/shift_register_output_btint_a_reg[7]/C
    SLICE_X101Y58        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cell_3/multiplier/shift_register/shift_register_output_btint_a_reg[7]/Q
                         net (fo=3, routed)           0.077     0.218    cell_3/adder_subtractor/fulladder_0_7/Q[0]
    SLICE_X100Y58        LUT3 (Prop_lut3_I1_O)        0.045     0.263 r  cell_3/adder_subtractor/fulladder_0_7/fulladder_carry_out0__2/O
                         net (fo=1, routed)           0.000     0.263    cell_3/multiplier/shift_register/D[0]
    SLICE_X100Y58        FDSE                                         r  cell_3/multiplier/shift_register/shift_register_output_btint_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y70         FDSE                         0.000     0.000 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[6]/C
    SLICE_X92Y70         FDSE (Prop_fdse_C_Q)         0.148     0.148 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[6]/Q
                         net (fo=1, routed)           0.116     0.264    cell_0/multiplier/shift_register/shift_register_state_btint_b[6]
    SLICE_X92Y70         FDSE                                         r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y73         FDSE                         0.000     0.000 r  cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[1]/C
    SLICE_X92Y73         FDSE (Prop_fdse_C_Q)         0.148     0.148 r  cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[1]/Q
                         net (fo=1, routed)           0.116     0.264    cell_2/multiplier/shift_register/shift_register_state_btint_b[1]
    SLICE_X92Y73         FDSE                                         r  cell_2/multiplier/shift_register/shift_register_state_btint_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_1/cell_c_out_btint_b_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDSE                         0.000     0.000 r  cell_1/cell_c_out_btint_b_reg[0]/C
    SLICE_X100Y71        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  cell_1/cell_c_out_btint_b_reg[0]/Q
                         net (fo=1, routed)           0.101     0.265    matrix_vector_control/cell_c_out_btint_b[2]
    SLICE_X99Y71         FDSE                                         r  matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[8]/D
  -------------------------------------------------------------------    -------------------





