Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Mar 07 08:10:00 2017
| Host         : DIEGOOCHOAM7ADD running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Pspwm_wrapper_timing_summary_routed.rpt -rpx Pspwm_wrapper_timing_summary_routed.rpx
| Design       : Pspwm_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pwmref_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.609     -299.439                    100                 2133        0.027        0.000                      0                 2133        1.500        0.000                       0                   987  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.759        0.000                      0                 1935        0.038        0.000                      0                 1935        4.020        0.000                       0                   885  
clk_fpga_1         -1.304      -22.332                     49                  198        0.226        0.000                      0                  198        1.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_1         -4.609     -299.439                    100                  100        0.027        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.706ns (29.768%)  route 4.025ns (70.232%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.765     3.073    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.381     5.787    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.911 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.691     6.603    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.727 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          1.369     8.095    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y41         LUT4 (Prop_lut4_I0_O)        0.124     8.219 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.585     8.804    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X17Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.499    12.691    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.706ns (29.768%)  route 4.025ns (70.232%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.765     3.073    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.381     5.787    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.911 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.691     6.603    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.727 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          1.369     8.095    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y41         LUT4 (Prop_lut4_I0_O)        0.124     8.219 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.585     8.804    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X17Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.499    12.691    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.706ns (29.863%)  route 4.007ns (70.137%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.765     3.073    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.381     5.787    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.911 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.691     6.603    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.727 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          1.113     7.840    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.822     8.786    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.502    12.694    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.566    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[13]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.706ns (29.863%)  route 4.007ns (70.137%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.765     3.073    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.381     5.787    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.911 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.691     6.603    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.727 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          1.113     7.840    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.822     8.786    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.502    12.694    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.566    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[14]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.706ns (29.863%)  route 4.007ns (70.137%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.765     3.073    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.381     5.787    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.911 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.691     6.603    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.727 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          1.113     7.840    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.822     8.786    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.502    12.694    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.566    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.706ns (29.768%)  route 4.025ns (70.232%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.765     3.073    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.381     5.787    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.911 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.691     6.603    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.727 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          1.369     8.095    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y41         LUT4 (Prop_lut4_I0_O)        0.124     8.219 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.585     8.804    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X16Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.499    12.691    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X16Y42         FDRE (Setup_fdre_C_CE)      -0.169    12.599    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.706ns (30.143%)  route 3.954ns (69.857%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.765     3.073    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.381     5.787    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.911 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.691     6.603    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.727 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          1.369     8.095    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y41         LUT4 (Prop_lut4_I0_O)        0.124     8.219 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.513     8.733    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X19Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.499    12.691    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X19Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.706ns (30.143%)  route 3.954ns (69.857%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.765     3.073    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.381     5.787    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.911 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.691     6.603    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.727 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          1.369     8.095    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y41         LUT4 (Prop_lut4_I0_O)        0.124     8.219 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.513     8.733    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X19Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.499    12.691    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X19Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.706ns (30.143%)  route 3.954ns (69.857%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.765     3.073    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.381     5.787    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y50         LUT5 (Prop_lut5_I4_O)        0.124     5.911 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.691     6.603    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.727 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=16, routed)          1.369     8.095    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y41         LUT4 (Prop_lut4_I0_O)        0.124     8.219 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.513     8.733    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X19Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.499    12.691    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X19Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 1.348ns (22.847%)  route 4.552ns (77.153%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.677     2.985    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X6Y37          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.503 f  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          0.858     4.361    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.150     4.511 r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=22, routed)          2.563     7.074    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arvalid[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.352     7.426 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2/O
                         net (fo=1, routed)           1.132     8.557    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.328     8.885 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000     8.885    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.498    12.690    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y51         FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.077    12.729    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  3.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.566     0.907    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y46          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.115     1.163    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X6Y46          SRLC32E                                      r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.834     1.204    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y46          SRLC32E                                      r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.795%)  route 0.220ns (54.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.584     0.925    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.220     1.286    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.331 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.331    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X2Y49          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.854     1.224    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.583     0.924    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y43          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.110     1.175    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y42          SRLC32E                                      r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.850     1.220    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.070%)  route 0.191ns (59.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.584     0.925    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.191     1.244    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.893     1.263    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    Pspwm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.680%)  route 0.229ns (52.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.565     0.906    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y51          FDSE                                         r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDSE (Prop_fdse_C_Q)         0.164     1.070 f  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0/Q
                         net (fo=8, routed)           0.229     1.299    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]_rep__0
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.045     1.344 r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[1]_i_1/O
                         net (fo=2, routed)           0.000     1.344    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_state[1]
    SLICE_X7Y48          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.835     1.205    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y48          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.092     1.268    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.356%)  route 0.247ns (63.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.584     0.925    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.247     1.312    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.893     1.263    Pspwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Pspwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    Pspwm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.566     0.907    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y43         FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.134     1.204    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y43          SRLC32E                                      r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.834     1.204    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.703%)  route 0.259ns (55.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.567     0.908    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y47          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=2, routed)           0.259     1.330    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_araddr[1]
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.375 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.375    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0
    SLICE_X12Y50         FDSE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.834     1.204    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y50         FDSE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y50         FDSE (Hold_fdse_C_D)         0.120     1.295    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.565     0.906    Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y42         FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  Pspwm_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.168     1.214    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X8Y40          SRLC32E                                      r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.833     1.203    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.344%)  route 0.256ns (66.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.583     0.924    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y46          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.256     1.307    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[19]
    SLICE_X5Y51          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.853     1.223    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.016     1.210    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X12Y50   Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y49   Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y50   Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y50   Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y50   Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y51   Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y45   Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y45   Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y45   Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   Pspwm_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           49  Failing Endpoints,  Worst Slack       -1.304ns,  Total Violation      -22.332ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.304ns  (required time - arrival time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 2.757ns (55.365%)  route 2.223ns (44.635%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 6.694 - 4.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.674     2.982    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X16Y45         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[0]/Q
                         net (fo=4, routed)           0.843     4.343    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg_n_0_[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.938 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.938    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.055 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.055    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__0_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.172 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.172    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.289 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.289    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__2_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.406 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.406    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__3_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.523 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.523    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__4_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.755 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__5/O[0]
                         net (fo=3, routed)           1.380     7.135    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp[25]
    SLICE_X14Y48         LUT5 (Prop_lut5_I3_O)        0.295     7.430 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.430    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__2_i_8_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.962 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.962    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__2_n_0
    SLICE_X14Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.502     6.694    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X14Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg/C
                         clock pessimism              0.230     6.925    
                         clock uncertainty           -0.070     6.855    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)       -0.198     6.657    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                 -1.304    

Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.206ns (30.686%)  route 2.724ns (69.314%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 6.701 - 4.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.674     2.982    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/Q
                         net (fo=6, routed)           1.692     5.130    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.124     5.254 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.254    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.652 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.652    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.032     6.912    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508     6.701    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[25]/C
                         clock pessimism              0.230     6.931    
                         clock uncertainty           -0.070     6.861    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.713     6.148    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[25]
  -------------------------------------------------------------------
                         required time                          6.148    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.206ns (30.686%)  route 2.724ns (69.314%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 6.701 - 4.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.674     2.982    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/Q
                         net (fo=6, routed)           1.692     5.130    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.124     5.254 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.254    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.652 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.652    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.032     6.912    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508     6.701    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[26]/C
                         clock pessimism              0.230     6.931    
                         clock uncertainty           -0.070     6.861    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.713     6.148    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[26]
  -------------------------------------------------------------------
                         required time                          6.148    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.206ns (30.686%)  route 2.724ns (69.314%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 6.701 - 4.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.674     2.982    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/Q
                         net (fo=6, routed)           1.692     5.130    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.124     5.254 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.254    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.652 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.652    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.032     6.912    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508     6.701    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/C
                         clock pessimism              0.230     6.931    
                         clock uncertainty           -0.070     6.861    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.713     6.148    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]
  -------------------------------------------------------------------
                         required time                          6.148    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.206ns (30.686%)  route 2.724ns (69.314%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 6.701 - 4.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.674     2.982    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/Q
                         net (fo=6, routed)           1.692     5.130    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.124     5.254 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.254    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.652 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.652    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.032     6.912    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508     6.701    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[28]/C
                         clock pessimism              0.230     6.931    
                         clock uncertainty           -0.070     6.861    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.713     6.148    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[28]
  -------------------------------------------------------------------
                         required time                          6.148    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.756ns  (required time - arrival time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.206ns (30.749%)  route 2.716ns (69.251%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 6.701 - 4.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.674     2.982    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/Q
                         net (fo=6, routed)           1.692     5.130    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.124     5.254 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.254    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.652 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.652    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.024     6.904    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508     6.701    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[29]/C
                         clock pessimism              0.230     6.931    
                         clock uncertainty           -0.070     6.861    
    SLICE_X12Y48         FDRE (Setup_fdre_C_R)       -0.713     6.148    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[29]
  -------------------------------------------------------------------
                         required time                          6.148    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                 -0.756    

Slack (VIOLATED) :        -0.756ns  (required time - arrival time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.206ns (30.749%)  route 2.716ns (69.251%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 6.701 - 4.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.674     2.982    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/Q
                         net (fo=6, routed)           1.692     5.130    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.124     5.254 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.254    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.652 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.652    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.024     6.904    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508     6.701    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[30]/C
                         clock pessimism              0.230     6.931    
                         clock uncertainty           -0.070     6.861    
    SLICE_X12Y48         FDRE (Setup_fdre_C_R)       -0.713     6.148    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[30]
  -------------------------------------------------------------------
                         required time                          6.148    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                 -0.756    

Slack (VIOLATED) :        -0.756ns  (required time - arrival time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.206ns (30.749%)  route 2.716ns (69.251%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 6.701 - 4.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.674     2.982    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/Q
                         net (fo=6, routed)           1.692     5.130    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.124     5.254 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.254    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.652 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.652    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.024     6.904    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508     6.701    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/C
                         clock pessimism              0.230     6.931    
                         clock uncertainty           -0.070     6.861    
    SLICE_X12Y48         FDRE (Setup_fdre_C_R)       -0.713     6.148    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]
  -------------------------------------------------------------------
                         required time                          6.148    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                 -0.756    

Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.206ns (31.047%)  route 2.678ns (68.953%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 6.698 - 4.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.674     2.982    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/Q
                         net (fo=6, routed)           1.692     5.130    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.124     5.254 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.254    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.652 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.652    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          0.986     6.866    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y41         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.506     6.698    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y41         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[1]/C
                         clock pessimism              0.230     6.929    
                         clock uncertainty           -0.070     6.859    
    SLICE_X12Y41         FDRE (Setup_fdre_C_R)       -0.713     6.146    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[1]
  -------------------------------------------------------------------
                         required time                          6.146    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                 -0.720    

Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_1 rise@4.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.206ns (31.047%)  route 2.678ns (68.953%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 6.698 - 4.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.674     2.982    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]/Q
                         net (fo=6, routed)           1.692     5.130    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[20]
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.124     5.254 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.254    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_i_2_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.652 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.652    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__0_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          0.986     6.866    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y41         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     5.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.506     6.698    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y41         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[2]/C
                         clock pessimism              0.230     6.929    
                         clock uncertainty           -0.070     6.859    
    SLICE_X12Y41         FDRE (Setup_fdre_C_R)       -0.713     6.146    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[2]
  -------------------------------------------------------------------
                         required time                          6.146    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                 -0.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pre_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/reset1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.753%)  route 0.266ns (64.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.563     0.904    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/Clk_fpga
    SLICE_X16Y44         FDSE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pre_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDSE (Prop_fdse_C_Q)         0.148     1.052 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pre_reset_reg/Q
                         net (fo=2, routed)           0.266     1.317    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pre_reset
    SLICE_X22Y40         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/reset1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.827     1.197    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/Clk_fpga
    SLICE_X22Y40         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/reset1_reg/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y40         FDRE (Hold_fdre_C_R)        -0.071     1.092    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/reset1_reg
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.566     0.907    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y43         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[11]/Q
                         net (fo=1, routed)           0.114     1.185    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg_n_0_[11]
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.295 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__1/O[2]
                         net (fo=3, routed)           0.000     1.295    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp[11]
    SLICE_X12Y43         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.834     1.204    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y43         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[11]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.130     1.036    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.566     0.907    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y44         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[15]/Q
                         net (fo=1, routed)           0.114     1.185    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg_n_0_[15]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.295 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__2/O[2]
                         net (fo=3, routed)           0.000     1.295    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp[15]
    SLICE_X12Y44         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.834     1.204    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y44         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[15]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.130     1.036    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.566     0.907    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y45         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[19]/Q
                         net (fo=1, routed)           0.114     1.185    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg_n_0_[19]
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.295 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__3/O[2]
                         net (fo=3, routed)           0.000     1.295    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp[19]
    SLICE_X12Y45         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.834     1.204    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y45         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[19]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.130     1.036    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.566     0.907    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[23]/Q
                         net (fo=1, routed)           0.114     1.185    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg_n_0_[23]
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.295 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__4/O[2]
                         net (fo=3, routed)           0.000     1.295    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp[23]
    SLICE_X12Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.834     1.204    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[23]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.130     1.036    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.565     0.906    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y41         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[3]/Q
                         net (fo=1, routed)           0.114     1.184    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg_n_0_[3]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.294 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry/O[2]
                         net (fo=3, routed)           0.000     1.294    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp[3]
    SLICE_X12Y41         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.833     1.203    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y41         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[3]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X12Y41         FDRE (Hold_fdre_C_D)         0.130     1.036    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.565     0.906    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y42         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[7]/Q
                         net (fo=1, routed)           0.114     1.184    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg_n_0_[7]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.294 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__0/O[2]
                         net (fo=3, routed)           0.000     1.294    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp[7]
    SLICE_X12Y42         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.833     1.203    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y42         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[7]/C
                         clock pessimism             -0.297     0.906    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.130     1.036    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.567     0.908    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/Q
                         net (fo=1, routed)           0.114     1.186    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg_n_0_[27]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.296 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__5/O[2]
                         net (fo=3, routed)           0.000     1.296    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp[27]
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.835     1.205    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/C
                         clock pessimism             -0.297     0.908    
    SLICE_X12Y47         FDRE (Hold_fdre_C_D)         0.130     1.038    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.567     0.908    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/Q
                         net (fo=1, routed)           0.114     1.186    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg_n_0_[31]
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.296 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp_carry__6/O[2]
                         net (fo=3, routed)           0.000     1.296    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/plusOp[31]
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.835     1.205    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/C
                         clock pessimism             -0.297     0.908    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.130     1.038    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.558     0.899    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/Clk_fpga
    SLICE_X21Y38         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[7]/Q
                         net (fo=5, routed)           0.120     1.160    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[7]
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.268 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.268    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[4]_i_1_n_4
    SLICE_X21Y38         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.828     1.198    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/Clk_fpga
    SLICE_X21Y38         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[7]/C
                         clock pessimism             -0.299     0.899    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.105     1.004    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X21Y37   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X21Y39   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X21Y39   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X21Y41   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X12Y41   Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y39   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y39   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X12Y43   Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y38   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y38   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y38   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y37   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y39   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y39   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y40   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X21Y41   Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X12Y41   Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X12Y42   Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :          100  Failing Endpoints,  Worst Slack       -4.609ns,  Total Violation     -299.439ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.609ns  (required time - arrival time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.954ns  (logic 4.156ns (69.808%)  route 1.797ns (30.192%))
  Logic Levels:           15  (CARRY4=12 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 14.694 - 12.000 ) 
    Source Clock Delay      (SCD):    2.987ns = ( 12.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.679    12.987    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.505 f  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=5, routed)           0.426    13.931    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ciclo_trabajo[2]
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124    14.055 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.055    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.605 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.605    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.719    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.833    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.947    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.061    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.175    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.488 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.855    16.343    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp[28]
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.306    16.649 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.649    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.219 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          0.516    17.736    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X14Y45         LUT5 (Prop_lut5_I4_O)        0.313    18.049 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry_i_7/O
                         net (fo=1, routed)           0.000    18.049    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry_i_7_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.598 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.598    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.712 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.712    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__0_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.826 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.826    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.941 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.941    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__2_n_0
    SLICE_X14Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.502    14.694    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X14Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg/C
                         clock pessimism              0.000    14.694    
                         clock uncertainty           -0.165    14.529    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)       -0.198    14.331    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -18.941    
  -------------------------------------------------------------------
                         slack                                 -4.609    

Slack (VIOLATED) :        -4.429ns  (required time - arrival time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.264ns  (logic 2.951ns (56.063%)  route 2.313ns (43.937%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 14.700 - 12.000 ) 
    Source Clock Delay      (SCD):    2.987ns = ( 12.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.679    12.987    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.505 f  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=5, routed)           0.426    13.931    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ciclo_trabajo[2]
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124    14.055 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.055    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.605 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.605    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.719    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.833    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.947    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.061    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.175    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.488 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.855    16.343    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp[28]
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.306    16.649 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.649    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.219 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.032    18.251    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508    14.700    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[25]/C
                         clock pessimism              0.000    14.700    
                         clock uncertainty           -0.165    14.535    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.713    13.822    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[25]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                 -4.429    

Slack (VIOLATED) :        -4.429ns  (required time - arrival time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.264ns  (logic 2.951ns (56.063%)  route 2.313ns (43.937%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 14.700 - 12.000 ) 
    Source Clock Delay      (SCD):    2.987ns = ( 12.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.679    12.987    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.505 f  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=5, routed)           0.426    13.931    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ciclo_trabajo[2]
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124    14.055 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.055    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.605 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.605    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.719    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.833    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.947    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.061    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.175    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.488 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.855    16.343    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp[28]
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.306    16.649 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.649    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.219 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.032    18.251    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508    14.700    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[26]/C
                         clock pessimism              0.000    14.700    
                         clock uncertainty           -0.165    14.535    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.713    13.822    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[26]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                 -4.429    

Slack (VIOLATED) :        -4.429ns  (required time - arrival time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.264ns  (logic 2.951ns (56.063%)  route 2.313ns (43.937%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 14.700 - 12.000 ) 
    Source Clock Delay      (SCD):    2.987ns = ( 12.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.679    12.987    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.505 f  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=5, routed)           0.426    13.931    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ciclo_trabajo[2]
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124    14.055 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.055    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.605 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.605    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.719    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.833    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.947    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.061    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.175    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.488 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.855    16.343    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp[28]
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.306    16.649 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.649    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.219 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.032    18.251    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508    14.700    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]/C
                         clock pessimism              0.000    14.700    
                         clock uncertainty           -0.165    14.535    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.713    13.822    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[27]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                 -4.429    

Slack (VIOLATED) :        -4.429ns  (required time - arrival time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.264ns  (logic 2.951ns (56.063%)  route 2.313ns (43.937%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 14.700 - 12.000 ) 
    Source Clock Delay      (SCD):    2.987ns = ( 12.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.679    12.987    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.505 f  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=5, routed)           0.426    13.931    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ciclo_trabajo[2]
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124    14.055 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.055    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.605 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.605    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.719    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.833    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.947    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.061    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.175    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.488 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.855    16.343    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp[28]
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.306    16.649 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.649    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.219 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.032    18.251    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508    14.700    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[28]/C
                         clock pessimism              0.000    14.700    
                         clock uncertainty           -0.165    14.535    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.713    13.822    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[28]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                 -4.429    

Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.256ns  (logic 2.951ns (56.148%)  route 2.305ns (43.852%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 14.700 - 12.000 ) 
    Source Clock Delay      (SCD):    2.987ns = ( 12.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.679    12.987    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.505 f  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=5, routed)           0.426    13.931    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ciclo_trabajo[2]
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124    14.055 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.055    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.605 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.605    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.719    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.833    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.947    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.061    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.175    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.488 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.855    16.343    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp[28]
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.306    16.649 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.649    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.219 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.024    18.243    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508    14.700    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[29]/C
                         clock pessimism              0.000    14.700    
                         clock uncertainty           -0.165    14.535    
    SLICE_X12Y48         FDRE (Setup_fdre_C_R)       -0.713    13.822    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[29]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -18.243    
  -------------------------------------------------------------------
                         slack                                 -4.421    

Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.256ns  (logic 2.951ns (56.148%)  route 2.305ns (43.852%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 14.700 - 12.000 ) 
    Source Clock Delay      (SCD):    2.987ns = ( 12.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.679    12.987    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.505 f  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=5, routed)           0.426    13.931    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ciclo_trabajo[2]
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124    14.055 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.055    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.605 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.605    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.719    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.833    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.947    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.061    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.175    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.488 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.855    16.343    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp[28]
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.306    16.649 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.649    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.219 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.024    18.243    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508    14.700    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[30]/C
                         clock pessimism              0.000    14.700    
                         clock uncertainty           -0.165    14.535    
    SLICE_X12Y48         FDRE (Setup_fdre_C_R)       -0.713    13.822    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[30]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -18.243    
  -------------------------------------------------------------------
                         slack                                 -4.421    

Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.256ns  (logic 2.951ns (56.148%)  route 2.305ns (43.852%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 14.700 - 12.000 ) 
    Source Clock Delay      (SCD):    2.987ns = ( 12.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.679    12.987    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.505 f  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=5, routed)           0.426    13.931    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ciclo_trabajo[2]
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124    14.055 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.055    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.605 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.605    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.719    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.833    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.947    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.061    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.175    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.488 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.855    16.343    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp[28]
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.306    16.649 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.649    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.219 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          1.024    18.243    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.508    14.700    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]/C
                         clock pessimism              0.000    14.700    
                         clock uncertainty           -0.165    14.535    
    SLICE_X12Y48         FDRE (Setup_fdre_C_R)       -0.713    13.822    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[31]
  -------------------------------------------------------------------
                         required time                         13.822    
                         arrival time                         -18.243    
  -------------------------------------------------------------------
                         slack                                 -4.421    

Slack (VIOLATED) :        -4.385ns  (required time - arrival time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.218ns  (logic 2.951ns (56.554%)  route 2.267ns (43.446%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 14.698 - 12.000 ) 
    Source Clock Delay      (SCD):    2.987ns = ( 12.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.679    12.987    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.505 f  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=5, routed)           0.426    13.931    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ciclo_trabajo[2]
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124    14.055 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.055    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.605 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.605    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.719    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.833    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.947    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.061    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.175    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.488 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.855    16.343    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp[28]
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.306    16.649 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.649    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.219 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          0.986    18.205    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y41         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.506    14.698    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y41         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[1]/C
                         clock pessimism              0.000    14.698    
                         clock uncertainty           -0.165    14.533    
    SLICE_X12Y41         FDRE (Setup_fdre_C_R)       -0.713    13.820    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[1]
  -------------------------------------------------------------------
                         required time                         13.820    
                         arrival time                         -18.205    
  -------------------------------------------------------------------
                         slack                                 -4.385    

Slack (VIOLATED) :        -4.385ns  (required time - arrival time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_1 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.218ns  (logic 2.951ns (56.554%)  route 2.267ns (43.446%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 14.698 - 12.000 ) 
    Source Clock Delay      (SCD):    2.987ns = ( 12.987 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.679    12.987    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.505 f  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=5, routed)           0.426    13.931    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ciclo_trabajo[2]
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124    14.055 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.055    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.605 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.605    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.719    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.833    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.947    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.061    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.175    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.488 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp_carry__5/O[3]
                         net (fo=1, routed)           0.855    16.343    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/minusOp[28]
    SLICE_X14Y44         LUT6 (Prop_lut6_I4_O)        0.306    16.649 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.649    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1_i_2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.219 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp_carry__1/CO[2]
                         net (fo=64, routed)          0.986    18.205    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/eqOp
    SLICE_X12Y41         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    13.101    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.192 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         1.506    14.698    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X12Y41         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[2]/C
                         clock pessimism              0.000    14.698    
                         clock uncertainty           -0.165    14.533    
    SLICE_X12Y41         FDRE (Setup_fdre_C_R)       -0.713    13.820    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter4_reg[2]
  -------------------------------------------------------------------
                         required time                         13.820    
                         arrival time                         -18.205    
  -------------------------------------------------------------------
                         slack                                 -4.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.358ns (69.338%)  route 0.158ns (30.662%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.564     0.905    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y47         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=3, routed)           0.158     1.204    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/deadtime2[17]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.046     1.250 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.250    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__1_i_4_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.382 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.382    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.421 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.421    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__1_carry__2_n_0
    SLICE_X14Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.832     1.202    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X14Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.165     1.367    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.026     1.393    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/b_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pwmref_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.394ns (68.183%)  route 0.184ns (31.817%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.562     0.903    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y40         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=5, routed)           0.184     1.227    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ciclo_trabajo[4]
    SLICE_X16Y40         LUT4 (Prop_lut4_I0_O)        0.049     1.276 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_inferred__0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.276    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_inferred__0_carry_i_2__0_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.360 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.360    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_inferred__0_carry_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.400 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.400    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_inferred__0_carry__0_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.440 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.440    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_inferred__0_carry__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.480 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.480    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_inferred__0_carry__2_n_0
    SLICE_X16Y43         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pwmref_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.831     1.201    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/Clk_fpga
    SLICE_X16Y43         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pwmref_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.165     1.366    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.055     1.421    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pwmref_reg
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/a_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.399ns (72.629%)  route 0.150ns (27.371%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.563     0.904    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg2_reg[9]/Q
                         net (fo=3, routed)           0.150     1.195    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/deadtime1[9]
    SLICE_X15Y44         LUT4 (Prop_lut4_I3_O)        0.048     1.243 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.243    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__0_carry__0_i_4_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.375 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__0_carry__0_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.414 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.414    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__0_carry__1_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.453 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.453    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_inferred__0_carry__2_n_0
    SLICE_X15Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.831     1.201    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X15Y46         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/a_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.165     1.366    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.026     1.392    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/a_reg
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.414ns (56.519%)  route 0.318ns (43.481%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.563     0.904    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=5, routed)           0.151     1.195    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/frecuencia_conmutacion[16]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.048     1.243 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.243    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.375 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.414 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.414    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.468 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__3/O[0]
                         net (fo=32, routed)          0.168     1.636    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/clear
    SLICE_X18Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.832     1.202    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[24]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.165     1.367    
    SLICE_X18Y47         FDRE (Hold_fdre_C_R)        -0.080     1.287    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.414ns (56.519%)  route 0.318ns (43.481%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.563     0.904    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=5, routed)           0.151     1.195    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/frecuencia_conmutacion[16]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.048     1.243 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.243    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.375 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.414 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.414    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.468 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__3/O[0]
                         net (fo=32, routed)          0.168     1.636    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/clear
    SLICE_X18Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.832     1.202    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[25]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.165     1.367    
    SLICE_X18Y47         FDRE (Hold_fdre_C_R)        -0.080     1.287    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.414ns (56.519%)  route 0.318ns (43.481%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.563     0.904    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=5, routed)           0.151     1.195    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/frecuencia_conmutacion[16]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.048     1.243 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.243    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.375 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.414 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.414    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.468 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__3/O[0]
                         net (fo=32, routed)          0.168     1.636    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/clear
    SLICE_X18Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.832     1.202    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[26]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.165     1.367    
    SLICE_X18Y47         FDRE (Hold_fdre_C_R)        -0.080     1.287    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.414ns (56.519%)  route 0.318ns (43.481%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.563     0.904    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=5, routed)           0.151     1.195    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/frecuencia_conmutacion[16]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.048     1.243 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.243    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.375 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.414 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.414    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.468 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__3/O[0]
                         net (fo=32, routed)          0.168     1.636    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/clear
    SLICE_X18Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.832     1.202    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y47         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[27]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.165     1.367    
    SLICE_X18Y47         FDRE (Hold_fdre_C_R)        -0.080     1.287    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pre_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.454ns (57.881%)  route 0.330ns (42.119%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.562     0.903    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=5, routed)           0.145     1.176    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/frecuencia_conmutacion[17]
    SLICE_X17Y41         LUT4 (Prop_lut4_I3_O)        0.101     1.277 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     1.277    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_carry__1_i_4__0_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.409 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.409    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_carry__1_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.448 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.448    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/sel
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.502 r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_carry__3/O[0]
                         net (fo=33, routed)          0.185     1.687    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/ltOp_carry__3_n_7
    SLICE_X16Y44         FDSE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pre_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.831     1.201    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/Clk_fpga
    SLICE_X16Y44         FDSE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pre_reset_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.165     1.366    
    SLICE_X16Y44         FDSE (Hold_fdse_C_S)        -0.053     1.313    Pspwm_i/Alto_nivel_0/U0/Inst_Clk_pwm/pre_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.414ns (52.678%)  route 0.372ns (47.322%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.563     0.904    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=5, routed)           0.151     1.195    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/frecuencia_conmutacion[16]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.048     1.243 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.243    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.375 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.414 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.414    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.468 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__3/O[0]
                         net (fo=32, routed)          0.221     1.689    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/clear
    SLICE_X18Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.832     1.202    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[28]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.165     1.367    
    SLICE_X18Y48         FDRE (Hold_fdre_C_R)        -0.080     1.287    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.414ns (52.678%)  route 0.372ns (47.322%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.323ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.563     0.904    Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Pspwm_i/myip_pspwm_0/U0/myip_pspwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=5, routed)           0.151     1.195    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/frecuencia_conmutacion[16]
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.048     1.243 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.243    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_i_4_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.375 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.375    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.414 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.414    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.468 r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/ltOp_carry__3/O[0]
                         net (fo=32, routed)          0.221     1.689    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/clear
    SLICE_X18Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Pspwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    Pspwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Pspwm_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=101, routed)         0.832     1.202    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/Clk_fpga
    SLICE_X18Y48         FDRE                                         r  Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[29]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.165     1.367    
    SLICE_X18Y48         FDRE (Hold_fdre_C_R)        -0.080     1.287    Pspwm_i/Alto_nivel_0/U0/Inst_Pwm_deadtime/counter3_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.402    





