{"Source Block": ["hdl/library/axi_adc_decimate/cic_decim.v@132:153@HdlStmProcess", "    .data_out(data_stage[12])\n  );\n\n  assign data_final_stage = data_stage[2*NUM_STAGES];\n\n  always @(posedge clk) begin\n    if (ce_comb == 1'b1) begin\n      case (rate_sel)\n      'h1: data_out <= {{14{data_final_stage[105]}},data_final_stage[105:14]};\n      'h2: data_out <= {{34{data_final_stage[105]}},data_final_stage[105:34]};\n      'h3: data_out <= {{54{data_final_stage[105]}},data_final_stage[105:54]};\n      'h6: data_out <= {{74{data_final_stage[105]}},data_final_stage[105:74]};\n      default: data_out <= {{94{data_final_stage[105]}},data_final_stage[105:94]};\n      endcase\n    end\n    ce_out_reg <= ce_comb;\n  end\n\n  assign ce_out = ce_out_reg;\n  assign filter_out = data_out;\n\nendmodule  // cic_decim\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[140, "      'h1: data_out <= {{14{data_final_stage[105]}},data_final_stage[105:14]};\n"], [141, "      'h2: data_out <= {{34{data_final_stage[105]}},data_final_stage[105:34]};\n"], [142, "      'h3: data_out <= {{54{data_final_stage[105]}},data_final_stage[105:54]};\n"], [143, "      'h6: data_out <= {{74{data_final_stage[105]}},data_final_stage[105:74]};\n"], [144, "      default: data_out <= {{94{data_final_stage[105]}},data_final_stage[105:94]};\n"]], "Add": [[144, "      'h1: data_out <= data_final_stage[25:14];\n"], [144, "      'h2: data_out <= data_final_stage[45:34];\n"], [144, "      'h3: data_out <= data_final_stage[65:54];\n"], [144, "      'h6: data_out <= data_final_stage[85:74];\n"], [144, "      default: data_out <= data_final_stage[105:94];\n"]]}}