Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 12 00:07:45 2024
| Host         : LAPTOP-FDL84CCL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  577         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1161)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1048)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1161)
---------------------------
 There are 233 register/latch pins with no clock driven by root clock pin: clk_0 (HIGH)

 There are 214 register/latch pins with no clock driven by root clock pin: clk_1 (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: rst_0 (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: s_axis_aclk_0 (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: s_axis_aclk_1 (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/PRESENT_ENCRYPT_0/inst/done_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/s_counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/svalid_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/sipo_0/inst/tx_enable_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1048)
---------------------------------------------------
 There are 1048 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1061          inf        0.000                      0                 1061           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_aresetn_0
                            (input port)
  Destination:            design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.905ns  (logic 1.108ns (38.151%)  route 1.797ns (61.849%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  s_axis_aresetn_0 (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aresetn_0
    T15                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  s_axis_aresetn_0_IBUF_inst/O
                         net (fo=1, routed)           1.206     2.191    design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X0Y69          LUT1 (Prop_lut1_I0_O)        0.124     2.315 r  design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.591     2.905    design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X0Y64          FDRE                                         r  design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axis_aresetn_1
                            (input port)
  Destination:            design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.296ns  (logic 1.086ns (47.301%)  route 1.210ns (52.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  s_axis_aresetn_1 (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aresetn_1
    R15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 f  s_axis_aresetn_1_IBUF_inst/O
                         net (fo=1, routed)           1.210     2.172    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X0Y69          LUT1 (Prop_lut1_I0_O)        0.124     2.296 r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     2.296    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X0Y69          FDRE                                         r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_aresetn_1
                            (input port)
  Destination:            design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.710ns  (logic 0.236ns (33.236%)  route 0.474ns (66.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  s_axis_aresetn_1 (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aresetn_1
    R15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 f  s_axis_aresetn_1_IBUF_inst/O
                         net (fo=1, routed)           0.474     0.665    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X0Y69          LUT1 (Prop_lut1_I0_O)        0.045     0.710 r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     0.710    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X0Y69          FDRE                                         r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axis_aresetn_0
                            (input port)
  Destination:            design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.258ns (27.253%)  route 0.689ns (72.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  s_axis_aresetn_0 (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aresetn_0
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 f  s_axis_aresetn_0_IBUF_inst/O
                         net (fo=1, routed)           0.456     0.670    design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X0Y69          LUT1 (Prop_lut1_I0_O)        0.045     0.715 r  design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.233     0.947    design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X0Y64          FDRE                                         r  design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1059 Endpoints
Min Delay          1059 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/s_counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 3.449ns (58.117%)  route 2.486ns (41.883%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/s_counter_reg[2]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/sipo_0/inst/s_counter_reg[2]/Q
                         net (fo=13, routed)          0.682     1.138    design_1_i/sipo_0/inst/s_counter_reg[2]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     1.262 r  design_1_i/sipo_0/inst/s_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/sipo_0/inst/s_counter2_carry_i_5_n_1
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.794 r  design_1_i/sipo_0/inst/s_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.794    design_1_i/sipo_0/inst/s_counter2_carry_n_1
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.908 r  design_1_i/sipo_0/inst/s_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    design_1_i/sipo_0/inst/s_counter2_carry__0_n_1
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.022 r  design_1_i/sipo_0/inst/s_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.022    design_1_i/sipo_0/inst/s_counter2_carry__1_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.250 r  design_1_i/sipo_0/inst/s_counter2_carry__2/CO[2]
                         net (fo=33, routed)          1.804     4.054    design_1_i/sipo_0/inst/s_counter2
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.313     4.367 r  design_1_i/sipo_0/inst/s_counter[2]_i_8/O
                         net (fo=1, routed)           0.000     4.367    design_1_i/sipo_0/inst/s_counter[2]_i_8_n_1
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.917 r  design_1_i/sipo_0/inst/s_counter_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/sipo_0/inst/s_counter_reg[2]_i_2_n_1
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/sipo_0/inst/s_counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/sipo_0/inst/s_counter_reg[6]_i_1_n_1
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.145 r  design_1_i/sipo_0/inst/s_counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.145    design_1_i/sipo_0/inst/s_counter_reg[10]_i_1_n_1
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.259 r  design_1_i/sipo_0/inst/s_counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/sipo_0/inst/s_counter_reg[14]_i_1_n_1
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/sipo_0/inst/s_counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/sipo_0/inst/s_counter_reg[18]_i_1_n_1
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  design_1_i/sipo_0/inst/s_counter_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.487    design_1_i/sipo_0/inst/s_counter_reg[22]_i_1_n_1
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.601 r  design_1_i/sipo_0/inst/s_counter_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.601    design_1_i/sipo_0/inst/s_counter_reg[26]_i_1_n_1
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.935 r  design_1_i/sipo_0/inst/s_counter_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.935    design_1_i/sipo_0/inst/s_counter_reg[30]_i_1_n_7
    SLICE_X5Y60          FDRE                                         r  design_1_i/sipo_0/inst/s_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/s_counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 3.338ns (57.319%)  route 2.486ns (42.681%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/s_counter_reg[2]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/sipo_0/inst/s_counter_reg[2]/Q
                         net (fo=13, routed)          0.682     1.138    design_1_i/sipo_0/inst/s_counter_reg[2]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     1.262 r  design_1_i/sipo_0/inst/s_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/sipo_0/inst/s_counter2_carry_i_5_n_1
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.794 r  design_1_i/sipo_0/inst/s_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.794    design_1_i/sipo_0/inst/s_counter2_carry_n_1
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.908 r  design_1_i/sipo_0/inst/s_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    design_1_i/sipo_0/inst/s_counter2_carry__0_n_1
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.022 r  design_1_i/sipo_0/inst/s_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.022    design_1_i/sipo_0/inst/s_counter2_carry__1_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.250 r  design_1_i/sipo_0/inst/s_counter2_carry__2/CO[2]
                         net (fo=33, routed)          1.804     4.054    design_1_i/sipo_0/inst/s_counter2
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.313     4.367 r  design_1_i/sipo_0/inst/s_counter[2]_i_8/O
                         net (fo=1, routed)           0.000     4.367    design_1_i/sipo_0/inst/s_counter[2]_i_8_n_1
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.917 r  design_1_i/sipo_0/inst/s_counter_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/sipo_0/inst/s_counter_reg[2]_i_2_n_1
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/sipo_0/inst/s_counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/sipo_0/inst/s_counter_reg[6]_i_1_n_1
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.145 r  design_1_i/sipo_0/inst/s_counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.145    design_1_i/sipo_0/inst/s_counter_reg[10]_i_1_n_1
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.259 r  design_1_i/sipo_0/inst/s_counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/sipo_0/inst/s_counter_reg[14]_i_1_n_1
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/sipo_0/inst/s_counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/sipo_0/inst/s_counter_reg[18]_i_1_n_1
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  design_1_i/sipo_0/inst/s_counter_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.487    design_1_i/sipo_0/inst/s_counter_reg[22]_i_1_n_1
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.601 r  design_1_i/sipo_0/inst/s_counter_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.601    design_1_i/sipo_0/inst/s_counter_reg[26]_i_1_n_1
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.824 r  design_1_i/sipo_0/inst/s_counter_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.824    design_1_i/sipo_0/inst/s_counter_reg[30]_i_1_n_8
    SLICE_X5Y60          FDRE                                         r  design_1_i/sipo_0/inst/s_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/s_counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 3.335ns (57.297%)  route 2.486ns (42.703%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/s_counter_reg[2]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/sipo_0/inst/s_counter_reg[2]/Q
                         net (fo=13, routed)          0.682     1.138    design_1_i/sipo_0/inst/s_counter_reg[2]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     1.262 r  design_1_i/sipo_0/inst/s_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/sipo_0/inst/s_counter2_carry_i_5_n_1
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.794 r  design_1_i/sipo_0/inst/s_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.794    design_1_i/sipo_0/inst/s_counter2_carry_n_1
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.908 r  design_1_i/sipo_0/inst/s_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    design_1_i/sipo_0/inst/s_counter2_carry__0_n_1
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.022 r  design_1_i/sipo_0/inst/s_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.022    design_1_i/sipo_0/inst/s_counter2_carry__1_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.250 r  design_1_i/sipo_0/inst/s_counter2_carry__2/CO[2]
                         net (fo=33, routed)          1.804     4.054    design_1_i/sipo_0/inst/s_counter2
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.313     4.367 r  design_1_i/sipo_0/inst/s_counter[2]_i_8/O
                         net (fo=1, routed)           0.000     4.367    design_1_i/sipo_0/inst/s_counter[2]_i_8_n_1
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.917 r  design_1_i/sipo_0/inst/s_counter_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/sipo_0/inst/s_counter_reg[2]_i_2_n_1
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/sipo_0/inst/s_counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/sipo_0/inst/s_counter_reg[6]_i_1_n_1
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.145 r  design_1_i/sipo_0/inst/s_counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.145    design_1_i/sipo_0/inst/s_counter_reg[10]_i_1_n_1
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.259 r  design_1_i/sipo_0/inst/s_counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/sipo_0/inst/s_counter_reg[14]_i_1_n_1
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/sipo_0/inst/s_counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/sipo_0/inst/s_counter_reg[18]_i_1_n_1
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  design_1_i/sipo_0/inst/s_counter_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.487    design_1_i/sipo_0/inst/s_counter_reg[22]_i_1_n_1
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.821 r  design_1_i/sipo_0/inst/s_counter_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.821    design_1_i/sipo_0/inst/s_counter_reg[26]_i_1_n_7
    SLICE_X5Y59          FDRE                                         r  design_1_i/sipo_0/inst/s_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/s_counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.800ns  (logic 3.314ns (57.142%)  route 2.486ns (42.858%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/s_counter_reg[2]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/sipo_0/inst/s_counter_reg[2]/Q
                         net (fo=13, routed)          0.682     1.138    design_1_i/sipo_0/inst/s_counter_reg[2]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     1.262 r  design_1_i/sipo_0/inst/s_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/sipo_0/inst/s_counter2_carry_i_5_n_1
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.794 r  design_1_i/sipo_0/inst/s_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.794    design_1_i/sipo_0/inst/s_counter2_carry_n_1
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.908 r  design_1_i/sipo_0/inst/s_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    design_1_i/sipo_0/inst/s_counter2_carry__0_n_1
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.022 r  design_1_i/sipo_0/inst/s_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.022    design_1_i/sipo_0/inst/s_counter2_carry__1_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.250 r  design_1_i/sipo_0/inst/s_counter2_carry__2/CO[2]
                         net (fo=33, routed)          1.804     4.054    design_1_i/sipo_0/inst/s_counter2
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.313     4.367 r  design_1_i/sipo_0/inst/s_counter[2]_i_8/O
                         net (fo=1, routed)           0.000     4.367    design_1_i/sipo_0/inst/s_counter[2]_i_8_n_1
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.917 r  design_1_i/sipo_0/inst/s_counter_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/sipo_0/inst/s_counter_reg[2]_i_2_n_1
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/sipo_0/inst/s_counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/sipo_0/inst/s_counter_reg[6]_i_1_n_1
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.145 r  design_1_i/sipo_0/inst/s_counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.145    design_1_i/sipo_0/inst/s_counter_reg[10]_i_1_n_1
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.259 r  design_1_i/sipo_0/inst/s_counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/sipo_0/inst/s_counter_reg[14]_i_1_n_1
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/sipo_0/inst/s_counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/sipo_0/inst/s_counter_reg[18]_i_1_n_1
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  design_1_i/sipo_0/inst/s_counter_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.487    design_1_i/sipo_0/inst/s_counter_reg[22]_i_1_n_1
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.800 r  design_1_i/sipo_0/inst/s_counter_reg[26]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/sipo_0/inst/s_counter_reg[26]_i_1_n_5
    SLICE_X5Y59          FDRE                                         r  design_1_i/sipo_0/inst/s_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/s_counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.726ns  (logic 3.240ns (56.588%)  route 2.486ns (43.412%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/s_counter_reg[2]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/sipo_0/inst/s_counter_reg[2]/Q
                         net (fo=13, routed)          0.682     1.138    design_1_i/sipo_0/inst/s_counter_reg[2]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     1.262 r  design_1_i/sipo_0/inst/s_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/sipo_0/inst/s_counter2_carry_i_5_n_1
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.794 r  design_1_i/sipo_0/inst/s_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.794    design_1_i/sipo_0/inst/s_counter2_carry_n_1
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.908 r  design_1_i/sipo_0/inst/s_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    design_1_i/sipo_0/inst/s_counter2_carry__0_n_1
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.022 r  design_1_i/sipo_0/inst/s_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.022    design_1_i/sipo_0/inst/s_counter2_carry__1_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.250 r  design_1_i/sipo_0/inst/s_counter2_carry__2/CO[2]
                         net (fo=33, routed)          1.804     4.054    design_1_i/sipo_0/inst/s_counter2
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.313     4.367 r  design_1_i/sipo_0/inst/s_counter[2]_i_8/O
                         net (fo=1, routed)           0.000     4.367    design_1_i/sipo_0/inst/s_counter[2]_i_8_n_1
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.917 r  design_1_i/sipo_0/inst/s_counter_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/sipo_0/inst/s_counter_reg[2]_i_2_n_1
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/sipo_0/inst/s_counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/sipo_0/inst/s_counter_reg[6]_i_1_n_1
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.145 r  design_1_i/sipo_0/inst/s_counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.145    design_1_i/sipo_0/inst/s_counter_reg[10]_i_1_n_1
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.259 r  design_1_i/sipo_0/inst/s_counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/sipo_0/inst/s_counter_reg[14]_i_1_n_1
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/sipo_0/inst/s_counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/sipo_0/inst/s_counter_reg[18]_i_1_n_1
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  design_1_i/sipo_0/inst/s_counter_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.487    design_1_i/sipo_0/inst/s_counter_reg[22]_i_1_n_1
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.726 r  design_1_i/sipo_0/inst/s_counter_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.726    design_1_i/sipo_0/inst/s_counter_reg[26]_i_1_n_6
    SLICE_X5Y59          FDRE                                         r  design_1_i/sipo_0/inst/s_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/s_counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 3.224ns (56.467%)  route 2.486ns (43.533%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/s_counter_reg[2]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/sipo_0/inst/s_counter_reg[2]/Q
                         net (fo=13, routed)          0.682     1.138    design_1_i/sipo_0/inst/s_counter_reg[2]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     1.262 r  design_1_i/sipo_0/inst/s_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/sipo_0/inst/s_counter2_carry_i_5_n_1
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.794 r  design_1_i/sipo_0/inst/s_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.794    design_1_i/sipo_0/inst/s_counter2_carry_n_1
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.908 r  design_1_i/sipo_0/inst/s_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    design_1_i/sipo_0/inst/s_counter2_carry__0_n_1
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.022 r  design_1_i/sipo_0/inst/s_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.022    design_1_i/sipo_0/inst/s_counter2_carry__1_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.250 r  design_1_i/sipo_0/inst/s_counter2_carry__2/CO[2]
                         net (fo=33, routed)          1.804     4.054    design_1_i/sipo_0/inst/s_counter2
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.313     4.367 r  design_1_i/sipo_0/inst/s_counter[2]_i_8/O
                         net (fo=1, routed)           0.000     4.367    design_1_i/sipo_0/inst/s_counter[2]_i_8_n_1
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.917 r  design_1_i/sipo_0/inst/s_counter_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/sipo_0/inst/s_counter_reg[2]_i_2_n_1
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/sipo_0/inst/s_counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/sipo_0/inst/s_counter_reg[6]_i_1_n_1
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.145 r  design_1_i/sipo_0/inst/s_counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.145    design_1_i/sipo_0/inst/s_counter_reg[10]_i_1_n_1
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.259 r  design_1_i/sipo_0/inst/s_counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/sipo_0/inst/s_counter_reg[14]_i_1_n_1
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/sipo_0/inst/s_counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/sipo_0/inst/s_counter_reg[18]_i_1_n_1
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  design_1_i/sipo_0/inst/s_counter_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.487    design_1_i/sipo_0/inst/s_counter_reg[22]_i_1_n_1
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.710 r  design_1_i/sipo_0/inst/s_counter_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.710    design_1_i/sipo_0/inst/s_counter_reg[26]_i_1_n_8
    SLICE_X5Y59          FDRE                                         r  design_1_i/sipo_0/inst/s_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/s_counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.707ns  (logic 3.221ns (56.444%)  route 2.486ns (43.556%))
  Logic Levels:           13  (CARRY4=10 FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/s_counter_reg[2]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/sipo_0/inst/s_counter_reg[2]/Q
                         net (fo=13, routed)          0.682     1.138    design_1_i/sipo_0/inst/s_counter_reg[2]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     1.262 r  design_1_i/sipo_0/inst/s_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/sipo_0/inst/s_counter2_carry_i_5_n_1
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.794 r  design_1_i/sipo_0/inst/s_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.794    design_1_i/sipo_0/inst/s_counter2_carry_n_1
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.908 r  design_1_i/sipo_0/inst/s_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    design_1_i/sipo_0/inst/s_counter2_carry__0_n_1
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.022 r  design_1_i/sipo_0/inst/s_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.022    design_1_i/sipo_0/inst/s_counter2_carry__1_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.250 r  design_1_i/sipo_0/inst/s_counter2_carry__2/CO[2]
                         net (fo=33, routed)          1.804     4.054    design_1_i/sipo_0/inst/s_counter2
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.313     4.367 r  design_1_i/sipo_0/inst/s_counter[2]_i_8/O
                         net (fo=1, routed)           0.000     4.367    design_1_i/sipo_0/inst/s_counter[2]_i_8_n_1
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.917 r  design_1_i/sipo_0/inst/s_counter_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/sipo_0/inst/s_counter_reg[2]_i_2_n_1
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/sipo_0/inst/s_counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/sipo_0/inst/s_counter_reg[6]_i_1_n_1
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.145 r  design_1_i/sipo_0/inst/s_counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.145    design_1_i/sipo_0/inst/s_counter_reg[10]_i_1_n_1
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.259 r  design_1_i/sipo_0/inst/s_counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/sipo_0/inst/s_counter_reg[14]_i_1_n_1
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/sipo_0/inst/s_counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/sipo_0/inst/s_counter_reg[18]_i_1_n_1
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.707 r  design_1_i/sipo_0/inst/s_counter_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.707    design_1_i/sipo_0/inst/s_counter_reg[22]_i_1_n_7
    SLICE_X5Y58          FDRE                                         r  design_1_i/sipo_0/inst/s_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/s_counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.200ns (56.283%)  route 2.486ns (43.717%))
  Logic Levels:           13  (CARRY4=10 FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/s_counter_reg[2]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/sipo_0/inst/s_counter_reg[2]/Q
                         net (fo=13, routed)          0.682     1.138    design_1_i/sipo_0/inst/s_counter_reg[2]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     1.262 r  design_1_i/sipo_0/inst/s_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/sipo_0/inst/s_counter2_carry_i_5_n_1
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.794 r  design_1_i/sipo_0/inst/s_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.794    design_1_i/sipo_0/inst/s_counter2_carry_n_1
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.908 r  design_1_i/sipo_0/inst/s_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    design_1_i/sipo_0/inst/s_counter2_carry__0_n_1
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.022 r  design_1_i/sipo_0/inst/s_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.022    design_1_i/sipo_0/inst/s_counter2_carry__1_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.250 r  design_1_i/sipo_0/inst/s_counter2_carry__2/CO[2]
                         net (fo=33, routed)          1.804     4.054    design_1_i/sipo_0/inst/s_counter2
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.313     4.367 r  design_1_i/sipo_0/inst/s_counter[2]_i_8/O
                         net (fo=1, routed)           0.000     4.367    design_1_i/sipo_0/inst/s_counter[2]_i_8_n_1
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.917 r  design_1_i/sipo_0/inst/s_counter_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/sipo_0/inst/s_counter_reg[2]_i_2_n_1
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/sipo_0/inst/s_counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/sipo_0/inst/s_counter_reg[6]_i_1_n_1
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.145 r  design_1_i/sipo_0/inst/s_counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.145    design_1_i/sipo_0/inst/s_counter_reg[10]_i_1_n_1
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.259 r  design_1_i/sipo_0/inst/s_counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/sipo_0/inst/s_counter_reg[14]_i_1_n_1
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/sipo_0/inst/s_counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/sipo_0/inst/s_counter_reg[18]_i_1_n_1
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.686 r  design_1_i/sipo_0/inst/s_counter_reg[22]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/sipo_0/inst/s_counter_reg[22]_i_1_n_5
    SLICE_X5Y58          FDRE                                         r  design_1_i/sipo_0/inst/s_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/s_counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.612ns  (logic 3.126ns (55.706%)  route 2.486ns (44.294%))
  Logic Levels:           13  (CARRY4=10 FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/s_counter_reg[2]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/sipo_0/inst/s_counter_reg[2]/Q
                         net (fo=13, routed)          0.682     1.138    design_1_i/sipo_0/inst/s_counter_reg[2]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     1.262 r  design_1_i/sipo_0/inst/s_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/sipo_0/inst/s_counter2_carry_i_5_n_1
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.794 r  design_1_i/sipo_0/inst/s_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.794    design_1_i/sipo_0/inst/s_counter2_carry_n_1
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.908 r  design_1_i/sipo_0/inst/s_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    design_1_i/sipo_0/inst/s_counter2_carry__0_n_1
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.022 r  design_1_i/sipo_0/inst/s_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.022    design_1_i/sipo_0/inst/s_counter2_carry__1_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.250 r  design_1_i/sipo_0/inst/s_counter2_carry__2/CO[2]
                         net (fo=33, routed)          1.804     4.054    design_1_i/sipo_0/inst/s_counter2
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.313     4.367 r  design_1_i/sipo_0/inst/s_counter[2]_i_8/O
                         net (fo=1, routed)           0.000     4.367    design_1_i/sipo_0/inst/s_counter[2]_i_8_n_1
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.917 r  design_1_i/sipo_0/inst/s_counter_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/sipo_0/inst/s_counter_reg[2]_i_2_n_1
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/sipo_0/inst/s_counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/sipo_0/inst/s_counter_reg[6]_i_1_n_1
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.145 r  design_1_i/sipo_0/inst/s_counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.145    design_1_i/sipo_0/inst/s_counter_reg[10]_i_1_n_1
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.259 r  design_1_i/sipo_0/inst/s_counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/sipo_0/inst/s_counter_reg[14]_i_1_n_1
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/sipo_0/inst/s_counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/sipo_0/inst/s_counter_reg[18]_i_1_n_1
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.612 r  design_1_i/sipo_0/inst/s_counter_reg[22]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.612    design_1_i/sipo_0/inst/s_counter_reg[22]_i_1_n_6
    SLICE_X5Y58          FDRE                                         r  design_1_i/sipo_0/inst/s_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/s_counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.596ns  (logic 3.110ns (55.580%)  route 2.486ns (44.420%))
  Logic Levels:           13  (CARRY4=10 FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/s_counter_reg[2]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/sipo_0/inst/s_counter_reg[2]/Q
                         net (fo=13, routed)          0.682     1.138    design_1_i/sipo_0/inst/s_counter_reg[2]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.124     1.262 r  design_1_i/sipo_0/inst/s_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/sipo_0/inst/s_counter2_carry_i_5_n_1
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.794 r  design_1_i/sipo_0/inst/s_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.794    design_1_i/sipo_0/inst/s_counter2_carry_n_1
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.908 r  design_1_i/sipo_0/inst/s_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    design_1_i/sipo_0/inst/s_counter2_carry__0_n_1
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.022 r  design_1_i/sipo_0/inst/s_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.022    design_1_i/sipo_0/inst/s_counter2_carry__1_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.250 r  design_1_i/sipo_0/inst/s_counter2_carry__2/CO[2]
                         net (fo=33, routed)          1.804     4.054    design_1_i/sipo_0/inst/s_counter2
    SLICE_X5Y53          LUT5 (Prop_lut5_I2_O)        0.313     4.367 r  design_1_i/sipo_0/inst/s_counter[2]_i_8/O
                         net (fo=1, routed)           0.000     4.367    design_1_i/sipo_0/inst/s_counter[2]_i_8_n_1
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.917 r  design_1_i/sipo_0/inst/s_counter_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.917    design_1_i/sipo_0/inst/s_counter_reg[2]_i_2_n_1
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.031 r  design_1_i/sipo_0/inst/s_counter_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.031    design_1_i/sipo_0/inst/s_counter_reg[6]_i_1_n_1
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.145 r  design_1_i/sipo_0/inst/s_counter_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.145    design_1_i/sipo_0/inst/s_counter_reg[10]_i_1_n_1
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.259 r  design_1_i/sipo_0/inst/s_counter_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/sipo_0/inst/s_counter_reg[14]_i_1_n_1
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/sipo_0/inst/s_counter_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/sipo_0/inst/s_counter_reg[18]_i_1_n_1
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.596 r  design_1_i/sipo_0/inst/s_counter_reg[22]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.596    design_1_i/sipo_0/inst/s_counter_reg[22]_i_1_n_8
    SLICE_X5Y58          FDRE                                         r  design_1_i/sipo_0/inst/s_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/PRESENT_ENCRYPT_0/inst/ciphered_reg[50]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/data_reg[50]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE                         0.000     0.000 r  design_1_i/PRESENT_ENCRYPT_0/inst/ciphered_reg[50]/C
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/PRESENT_ENCRYPT_0/inst/ciphered_reg[50]/Q
                         net (fo=1, routed)           0.059     0.187    design_1_i/sipo_0/inst/ciphered[50]
    SLICE_X5Y48          FDRE                                         r  design_1_i/sipo_0/inst/data_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X0Y69          FDRE                                         r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X0Y64          FDRE                                         r  design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PRESENT_ENCRYPT_0/inst/kreg_reg[25]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/PRESENT_ENCRYPT_0/inst/kreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDSE                         0.000     0.000 r  design_1_i/PRESENT_ENCRYPT_0/inst/kreg_reg[25]/C
    SLICE_X10Y52         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/PRESENT_ENCRYPT_0/inst/kreg_reg[25]/Q
                         net (fo=2, routed)           0.056     0.220    design_1_i/PRESENT_ENCRYPT_0/inst/p_0_in_0[9]
    SLICE_X10Y52         FDSE                                         r  design_1_i/PRESENT_ENCRYPT_0/inst/kreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PRESENT_ENCRYPT_0/inst/ciphered_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE                         0.000     0.000 r  design_1_i/PRESENT_ENCRYPT_0/inst/ciphered_reg[11]/C
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/PRESENT_ENCRYPT_0/inst/ciphered_reg[11]/Q
                         net (fo=1, routed)           0.086     0.227    design_1_i/sipo_0/inst/ciphered[11]
    SLICE_X5Y48          FDRE                                         r  design_1_i/sipo_0/inst/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/sdata_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/sdata_reg[3]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/sipo_0/inst/sdata_reg[3]/Q
                         net (fo=1, routed)           0.099     0.240    design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB1
    SLICE_X2Y52          RAMD32                                       r  design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sipo_0/inst/dat_reg[59]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/idat_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE                         0.000     0.000 r  design_1_i/sipo_0/inst/dat_reg[59]/C
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/sipo_0/inst/dat_reg[59]/Q
                         net (fo=1, routed)           0.114     0.242    design_1_i/sipo_0/inst/dat[59]
    SLICE_X11Y48         FDRE                                         r  design_1_i/sipo_0/inst/idat_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PRESENT_ENCRYPT_0/inst/ciphered_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/sipo_0/inst/data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE                         0.000     0.000 r  design_1_i/PRESENT_ENCRYPT_0/inst/ciphered_reg[14]/C
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/PRESENT_ENCRYPT_0/inst/ciphered_reg[14]/Q
                         net (fo=1, routed)           0.082     0.246    design_1_i/sipo_0/inst/ciphered[14]
    SLICE_X3Y48          FDRE                                         r  design_1_i/sipo_0/inst/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[1]
    SLICE_X0Y69          FDRE                                         r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[1]
    SLICE_X0Y64          FDRE                                         r  design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------





