
`timescale 1ns/1ns

module Adder2(Cout,S[15:0],A[15:0],B[15:0],Cin);
  
  input [15:0]A;
  input [15:0]B;
  input Cin;
  
  wire [2:0]C;
  
  output Cout;
  output[15:0]S;
  
CLA CLA1 (S [3:0],C[0],A[3:0],B[3:0],Cin);
CLA CLA2 (S[7:4],C[1],A[7:4],B[7:4],C[0]);
CLA CLA3 (S[11:8],C[2],A[11:8],B[11:8],C[1]);
CLA CLA4 (S[15:12],Cout,A[15:12],B[15:12],C[2]);

endmodule






