TRACE::2020-03-13.12:20:58::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:20:58::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:20:58::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:01::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:01::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-03-13.12:21:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-03-13.12:21:04::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-03-13.12:21:04::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld"
		}]
}
TRACE::2020-03-13.12:21:04::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-03-13.12:21:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-13.12:21:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-03-13.12:21:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-03-13.12:21:04::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:04::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:04::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:04::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:04::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-03-13.12:21:04::SCWPlatform::Generating the sources  .
TRACE::2020-03-13.12:21:04::SCWBDomain::Generating boot domain sources.
TRACE::2020-03-13.12:21:04::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-03-13.12:21:04::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:04::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:04::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:04::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-13.12:21:04::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:04::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:04::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:04::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:04::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:04::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:04::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-03-13.12:21:04::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-03-13.12:21:04::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-03-13.12:21:04::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-03-13.12:21:17::SCWPlatform::Generating sources Done.
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-03-13.12:21:17::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-03-13.12:21:17::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-03-13.12:21:17::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-13.12:21:17::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-03-13.12:21:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:21:17::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:17::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:17::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:17::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:17::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:17::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:17::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:17::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-13.12:21:18::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-13.12:21:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-03-13.12:21:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:18::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:18::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-13.12:21:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-03-13.12:21:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:18::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:18::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:18::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:18::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:18::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:18::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:18::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:18::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:18::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:18::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:18::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:18::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:18::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:18::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:18::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-13.12:21:18::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-03-13.12:21:21::SCWPlatform::Started generating the artifacts platform eFPGA_HelloWorld
TRACE::2020-03-13.12:21:21::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-13.12:21:21::SCWPlatform::Started generating the artifacts for system configuration eFPGA_HelloWorld
LOG::2020-03-13.12:21:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-03-13.12:21:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-03-13.12:21:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-03-13.12:21:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-03-13.12:21:21::SCWSystem::Checking the domain standalone_domain
LOG::2020-03-13.12:21:21::SCWSystem::Not a boot domain 
LOG::2020-03-13.12:21:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-13.12:21:21::SCWDomain::Generating domain artifcats
TRACE::2020-03-13.12:21:21::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-13.12:21:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/qemu/
TRACE::2020-03-13.12:21:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/standalone_domain/qemu/
TRACE::2020-03-13.12:21:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-03-13.12:21:21::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-03-13.12:21:21::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-03-13.12:21:21::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-13.12:21:21::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-13.12:21:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:21:21::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-13.12:21:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-13.12:21:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-13.12:21:21::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-03-13.12:21:21::SCWMssOS::skipping the bsp build ... 
TRACE::2020-03-13.12:21:21::SCWMssOS::Copying to export directory.
TRACE::2020-03-13.12:21:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-13.12:21:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-03-13.12:21:21::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-03-13.12:21:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-13.12:21:21::SCWSystem::Completed Processing the sysconfig eFPGA_HelloWorld
LOG::2020-03-13.12:21:21::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_HelloWorld
TRACE::2020-03-13.12:21:21::SCWPlatform::Started preparing the platform 
TRACE::2020-03-13.12:21:21::SCWSystem::Writing the bif file for system config eFPGA_HelloWorld
TRACE::2020-03-13.12:21:21::SCWSystem::dir created 
TRACE::2020-03-13.12:21:21::SCWSystem::Writing the bif 
TRACE::2020-03-13.12:21:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-13.12:21:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-13.12:21:21::SCWPlatform::Completed generating the platform
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-13.12:21:21::SCWPlatform::updated the xpfm file.
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-03-13.12:21:21::SCWPlatform::Started generating the artifacts platform eFPGA_HelloWorld
TRACE::2020-03-13.12:21:21::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-13.12:21:21::SCWPlatform::Started generating the artifacts for system configuration eFPGA_HelloWorld
LOG::2020-03-13.12:21:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-13.12:21:21::SCWDomain::Generating domain artifcats
TRACE::2020-03-13.12:21:21::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-13.12:21:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/qemu/
TRACE::2020-03-13.12:21:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/standalone_domain/qemu/
TRACE::2020-03-13.12:21:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-13.12:21:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-13.12:21:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-13.12:21:21::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-03-13.12:21:21::SCWMssOS::skipping the bsp build ... 
TRACE::2020-03-13.12:21:21::SCWMssOS::Copying to export directory.
TRACE::2020-03-13.12:21:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-13.12:21:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-03-13.12:21:21::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-03-13.12:21:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-13.12:21:21::SCWSystem::Completed Processing the sysconfig eFPGA_HelloWorld
LOG::2020-03-13.12:21:21::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_HelloWorld
TRACE::2020-03-13.12:21:21::SCWPlatform::Started preparing the platform 
TRACE::2020-03-13.12:21:21::SCWSystem::Writing the bif file for system config eFPGA_HelloWorld
TRACE::2020-03-13.12:21:21::SCWSystem::dir created 
TRACE::2020-03-13.12:21:21::SCWSystem::Writing the bif 
TRACE::2020-03-13.12:21:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-13.12:21:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-13.12:21:21::SCWPlatform::Completed generating the platform
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:21:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:21:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:21:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-03-13.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:21:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:21:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:21:21::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-13.12:21:21::SCWPlatform::updated the xpfm file.
TRACE::2020-03-13.12:22:14::SCWPlatform::Clearing the existing platform
TRACE::2020-03-13.12:22:14::SCWSystem::Clearing the existing sysconfig
TRACE::2020-03-13.12:22:14::SCWBDomain::clearing the fsbl build
TRACE::2020-03-13.12:22:14::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:14::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:14::SCWSystem::Clearing the domains completed.
TRACE::2020-03-13.12:22:14::SCWPlatform::Clearing the opened hw db.
TRACE::2020-03-13.12:22:14::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:14::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:14::SCWPlatform:: Platform location is C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:14::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:14::SCWPlatform::Removing the HwDB with name C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:14::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:14::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:14::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:14::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:14::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWReader::Active system found as  eFPGA_HelloWorld
TRACE::2020-03-13.12:22:20::SCWReader::Handling sysconfig eFPGA_HelloWorld
TRACE::2020-03-13.12:22:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-13.12:22:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-03-13.12:22:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:20::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-03-13.12:22:20::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-03-13.12:22:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:22:20::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:22:20::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:22:20::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-03-13.12:22:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-03-13.12:22:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:22:20::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWReader::No isolation master present  
TRACE::2020-03-13.12:22:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-03-13.12:22:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-03-13.12:22:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:22:20::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-13.12:22:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:22:20::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-03-13.12:22:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:22:20::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWReader::No isolation master present  
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:22:20::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:20::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:22:20::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:21::SCWMssOS::In reload Mss file.
TRACE::2020-03-13.12:22:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-03-13.12:22:21::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-03-13.12:22:21::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-03-13.12:22:21::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-13.12:22:21::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:21::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:21::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:21::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-13.12:22:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:22:21::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:22:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:21::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:22::SCWMssOS::In reload Mss file.
TRACE::2020-03-13.12:22:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:22:22::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:22::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:22::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:22::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-13.12:22:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:22:22::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:22:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:22::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:53::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:53::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:53::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:53::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:22:53::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:22:53::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:22:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:22:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:22:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:22:53::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:53::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:22:53::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:53::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:53::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:22:53::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-13.12:22:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:22:53::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:23:04::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:04::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:04::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:04::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:23:04::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:04::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:23:04::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:23:04::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:23:04::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:23:04::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:04::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:04::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:04::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:23:04::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:04::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:23:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:23:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:23:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:23:04::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:23:04::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:23:04::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:23:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:23:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:23:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:23:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:23:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:23:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:23:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:23:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:23:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:23:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:23:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:23:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:23:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:23:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:23:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:23:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:23:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"ps7_cortexa9_0":	{
							"extra_compiler_flags":	"-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -pg",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"standalone":	{
							"enable_sw_intrusive_profiling":	"true",
							"profile_timer":	"none",
							"libOptionNames":	["enable_sw_intrusive_profiling", "profile_timer"]
						},
						"libsContainingOptions":	["ps7_cortexa9_0", "standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-13.12:24:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWMssOS::In reload Mss file.
TRACE::2020-03-13.12:24:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:42::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:42::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-13.12:24:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:24:43::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:43::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:43::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:43::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:43::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:43::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:43::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:43::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:43::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:43::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:43::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:43::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:43::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:43::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:43::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:43::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:43::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:43::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:43::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:43::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:43::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:43::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:24:43::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:24:43::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:24:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:24:43::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:24:43::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-13.12:24:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:24:43::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:24:43::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-13.12:24:43::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-03-13.12:24:47::SCWMssOS::Removing file C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-03-13.12:28:32::SCWPlatform::Started generating the artifacts platform eFPGA_HelloWorld
TRACE::2020-03-13.12:28:32::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-13.12:28:32::SCWPlatform::Started generating the artifacts for system configuration eFPGA_HelloWorld
LOG::2020-03-13.12:28:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-03-13.12:28:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-03-13.12:28:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-03-13.12:28:32::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-03-13.12:28:32::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:28:32::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:28:32::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:28:32::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:28:32::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:28:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:28:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:28:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:28:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:28:32::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:28:32::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:28:32::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:28:32::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-03-13.12:28:32::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-13.12:28:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-03-13.12:28:32::SCWBDomain::System Command Ran  C:&  cd  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl & make 
TRACE::2020-03-13.12:28:33::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-03-13.12:28:33::SCWBDomain::make[1]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-03-13.12:28:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-03-13.12:28:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-03-13.12:28:34::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-03-13.12:28:34::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:34::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-03-13.12:28:34::SCWBDomain::resightps_dcc_v1_6/src'

TRACE::2020-03-13.12:28:34::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cor
TRACE::2020-03-13.12:28:34::SCWBDomain::esightps_dcc_v1_6/src'

TRACE::2020-03-13.12:28:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-03-13.12:28:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-03-13.12:28:34::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-03-13.12:28:34::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:34::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-03-13.12:28:34::SCWBDomain::u_cortexa9_v2_8/src'

TRACE::2020-03-13.12:28:34::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu
TRACE::2020-03-13.12:28:34::SCWBDomain::_cortexa9_v2_8/src'

TRACE::2020-03-13.12:28:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-03-13.12:28:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:28:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:28:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:35::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-03-13.12:28:35::SCWBDomain::rps_v1_0/src'

TRACE::2020-03-13.12:28:35::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddr
TRACE::2020-03-13.12:28:35::SCWBDomain::ps_v1_0/src'

TRACE::2020-03-13.12:28:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-03-13.12:28:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:28:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:28:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:35::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-03-13.12:28:35::SCWBDomain::vcfg_v3_5/src'

TRACE::2020-03-13.12:28:35::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dev
TRACE::2020-03-13.12:28:35::SCWBDomain::cfg_v3_5/src'

TRACE::2020-03-13.12:28:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-03-13.12:28:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:28:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:28:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:36::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-03-13.12:28:36::SCWBDomain::aps_v2_5/src'

TRACE::2020-03-13.12:28:36::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dma
TRACE::2020-03-13.12:28:36::SCWBDomain::ps_v2_5/src'

TRACE::2020-03-13.12:28:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-03-13.12:28:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:28:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:28:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:36::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-03-13.12:28:36::SCWBDomain::iops_v3_6/src'

TRACE::2020-03-13.12:28:36::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpi
TRACE::2020-03-13.12:28:36::SCWBDomain::ops_v3_6/src'

TRACE::2020-03-13.12:28:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-03-13.12:28:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:28:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:28:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:37::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ii
TRACE::2020-03-13.12:28:37::SCWBDomain::cps_v3_10/src'

TRACE::2020-03-13.12:28:37::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic
TRACE::2020-03-13.12:28:37::SCWBDomain::ps_v3_10/src'

TRACE::2020-03-13.12:28:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-03-13.12:28:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:28:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:28:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:37::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-03-13.12:28:37::SCWBDomain::pips_v3_6/src'

TRACE::2020-03-13.12:28:38::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qsp
TRACE::2020-03-13.12:28:38::SCWBDomain::ips_v3_6/src'

TRACE::2020-03-13.12:28:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-03-13.12:28:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:28:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:28:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:38::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-03-13.12:28:38::SCWBDomain::ugic_v4_1/src'

TRACE::2020-03-13.12:28:38::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-03-13.12:28:38::SCWBDomain::gic_v4_1/src'

TRACE::2020-03-13.12:28:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-03-13.12:28:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-03-13.12:28:39::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-03-13.12:28:39::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:39::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-03-13.12:28:39::SCWBDomain::utimer_v2_1/src'

TRACE::2020-03-13.12:28:39::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-03-13.12:28:39::SCWBDomain::timer_v2_1/src'

TRACE::2020-03-13.12:28:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-03-13.12:28:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:28:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:28:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:40::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-03-13.12:28:40::SCWBDomain::uwdt_v2_1/src'

TRACE::2020-03-13.12:28:40::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-03-13.12:28:40::SCWBDomain::wdt_v2_1/src'

TRACE::2020-03-13.12:28:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-03-13.12:28:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-03-13.12:28:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-03-13.12:28:41::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:41::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-03-13.12:28:41::SCWBDomain::ps_v3_8/src'

TRACE::2020-03-13.12:28:41::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdp
TRACE::2020-03-13.12:28:41::SCWBDomain::s_v3_8/src'

TRACE::2020-03-13.12:28:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-03-13.12:28:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-03-13.12:28:41::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-03-13.12:28:41::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:41::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-03-13.12:28:41::SCWBDomain::andalone_v7_1/src'

TRACE::2020-03-13.12:28:42::SCWBDomain::make[3]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-03-13.12:28:42::SCWBDomain::andalone_v7_1/src/profile'

TRACE::2020-03-13.12:28:42::SCWBDomain::make[3]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sta
TRACE::2020-03-13.12:28:42::SCWBDomain::ndalone_v7_1/src/profile'

TRACE::2020-03-13.12:28:42::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sta
TRACE::2020-03-13.12:28:42::SCWBDomain::ndalone_v7_1/src'

TRACE::2020-03-13.12:28:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-03-13.12:28:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:28:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:28:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:43::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-03-13.12:28:43::SCWBDomain::rtps_v3_8/src'

TRACE::2020-03-13.12:28:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uar
TRACE::2020-03-13.12:28:43::SCWBDomain::tps_v3_8/src'

TRACE::2020-03-13.12:28:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-03-13.12:28:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:28:43::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:28:43::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:43::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-03-13.12:28:43::SCWBDomain::bps_v2_4/src'

TRACE::2020-03-13.12:28:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usb
TRACE::2020-03-13.12:28:43::SCWBDomain::ps_v2_4/src'

TRACE::2020-03-13.12:28:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-03-13.12:28:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:28:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:28:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:44::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-03-13.12:28:44::SCWBDomain::dcps_v2_3/src'

TRACE::2020-03-13.12:28:44::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xad
TRACE::2020-03-13.12:28:44::SCWBDomain::cps_v2_3/src'

TRACE::2020-03-13.12:28:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-03-13.12:28:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:28:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:28:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:44::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-03-13.12:28:44::SCWBDomain::lffs_v4_2/src'

TRACE::2020-03-13.12:28:44::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-03-13.12:28:44::SCWBDomain::ffs_v4_2/src'

TRACE::2020-03-13.12:28:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-03-13.12:28:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:28:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:28:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:45::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-03-13.12:28:45::SCWBDomain::lrsa_v1_5/src'

TRACE::2020-03-13.12:28:45::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-03-13.12:28:45::SCWBDomain::rsa_v1_5/src'

TRACE::2020-03-13.12:28:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-03-13.12:28:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-03-13.12:28:45::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-03-13.12:28:45::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:45::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-03-13.12:28:45::SCWBDomain::resightps_dcc_v1_6/src'

TRACE::2020-03-13.12:28:45::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-03-13.12:28:47::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cor
TRACE::2020-03-13.12:28:47::SCWBDomain::esightps_dcc_v1_6/src'

TRACE::2020-03-13.12:28:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-03-13.12:28:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-03-13.12:28:47::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-03-13.12:28:47::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:47::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-03-13.12:28:47::SCWBDomain::u_cortexa9_v2_8/src'

TRACE::2020-03-13.12:28:47::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-03-13.12:28:47::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu
TRACE::2020-03-13.12:28:47::SCWBDomain::_cortexa9_v2_8/src'

TRACE::2020-03-13.12:28:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-03-13.12:28:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-13.12:28:47::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-13.12:28:47::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:48::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-03-13.12:28:48::SCWBDomain::rps_v1_0/src'

TRACE::2020-03-13.12:28:48::SCWBDomain::"Compiling ddrps"

TRACE::2020-03-13.12:28:48::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddr
TRACE::2020-03-13.12:28:48::SCWBDomain::ps_v1_0/src'

TRACE::2020-03-13.12:28:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-03-13.12:28:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:28:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:28:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-13.12:28:49::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-03-13.12:28:49::SCWBDomain::vcfg_v3_5/src'

TRACE::2020-03-13.12:28:49::SCWBDomain::"Compiling devcfg"

TRACE::2020-03-13.12:28:58::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dev
TRACE::2020-03-13.12:28:58::SCWBDomain::cfg_v3_5/src'

TRACE::2020-03-13.12:28:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-03-13.12:28:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-13.12:28:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-13.12:28:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-03-13.12:28:58::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-03-13.12:28:58::SCWBDomain::aps_v2_5/src'

TRACE::2020-03-13.12:28:58::SCWBDomain::"Compiling dmaps"

TRACE::2020-03-13.12:29:05::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dma
TRACE::2020-03-13.12:29:05::SCWBDomain::ps_v2_5/src'

TRACE::2020-03-13.12:29:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-03-13.12:29:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:29:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:29:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-13.12:29:05::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-03-13.12:29:05::SCWBDomain::iops_v3_6/src'

TRACE::2020-03-13.12:29:06::SCWBDomain::"Compiling gpiops"

TRACE::2020-03-13.12:29:13::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpi
TRACE::2020-03-13.12:29:13::SCWBDomain::ops_v3_6/src'

TRACE::2020-03-13.12:29:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-03-13.12:29:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:29:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:29:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-13.12:29:13::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ii
TRACE::2020-03-13.12:29:13::SCWBDomain::cps_v3_10/src'

TRACE::2020-03-13.12:29:13::SCWBDomain::"Compiling iicps"

TRACE::2020-03-13.12:29:23::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iic
TRACE::2020-03-13.12:29:23::SCWBDomain::ps_v3_10/src'

TRACE::2020-03-13.12:29:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-03-13.12:29:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:29:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:29:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-13.12:29:23::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-03-13.12:29:23::SCWBDomain::pips_v3_6/src'

TRACE::2020-03-13.12:29:23::SCWBDomain::"Compiling qspips"

TRACE::2020-03-13.12:29:29::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qsp
TRACE::2020-03-13.12:29:29::SCWBDomain::ips_v3_6/src'

TRACE::2020-03-13.12:29:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-03-13.12:29:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:29:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:29:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-13.12:29:30::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-03-13.12:29:30::SCWBDomain::ugic_v4_1/src'

TRACE::2020-03-13.12:29:30::SCWBDomain::"Compiling scugic"

TRACE::2020-03-13.12:29:37::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-03-13.12:29:37::SCWBDomain::gic_v4_1/src'

TRACE::2020-03-13.12:29:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-03-13.12:29:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:29:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:29:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:29:38::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-03-13.12:29:38::SCWBDomain::utimer_v2_1/src'

TRACE::2020-03-13.12:29:38::SCWBDomain::"Compiling scutimer"

TRACE::2020-03-13.12:29:42::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-03-13.12:29:42::SCWBDomain::timer_v2_1/src'

TRACE::2020-03-13.12:29:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-03-13.12:29:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:29:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:29:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-13.12:29:43::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-03-13.12:29:43::SCWBDomain::uwdt_v2_1/src'

TRACE::2020-03-13.12:29:43::SCWBDomain::"Compiling scuwdt"

TRACE::2020-03-13.12:29:47::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scu
TRACE::2020-03-13.12:29:47::SCWBDomain::wdt_v2_1/src'

TRACE::2020-03-13.12:29:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-03-13.12:29:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-03-13.12:29:47::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-03-13.12:29:47::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-03-13.12:29:48::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-03-13.12:29:48::SCWBDomain::ps_v3_8/src'

TRACE::2020-03-13.12:29:48::SCWBDomain::"Compiling sdps"

TRACE::2020-03-13.12:29:54::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdp
TRACE::2020-03-13.12:29:54::SCWBDomain::s_v3_8/src'

TRACE::2020-03-13.12:29:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-03-13.12:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-03-13.12:29:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-03-13.12:29:54::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-03-13.12:29:55::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-03-13.12:29:55::SCWBDomain::andalone_v7_1/src'

TRACE::2020-03-13.12:29:55::SCWBDomain::"Compiling standalone"

TRACE::2020-03-13.12:30:21::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sta
TRACE::2020-03-13.12:30:21::SCWBDomain::ndalone_v7_1/src'

TRACE::2020-03-13.12:30:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-03-13.12:30:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:30:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:30:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-13.12:30:22::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-03-13.12:30:22::SCWBDomain::rtps_v3_8/src'

TRACE::2020-03-13.12:30:22::SCWBDomain::"Compiling uartps"

TRACE::2020-03-13.12:30:29::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uar
TRACE::2020-03-13.12:30:29::SCWBDomain::tps_v3_8/src'

TRACE::2020-03-13.12:30:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-03-13.12:30:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-13.12:30:29::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-13.12:30:29::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-03-13.12:30:29::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-03-13.12:30:29::SCWBDomain::bps_v2_4/src'

TRACE::2020-03-13.12:30:30::SCWBDomain::"Compiling usbps"

TRACE::2020-03-13.12:30:37::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usb
TRACE::2020-03-13.12:30:37::SCWBDomain::ps_v2_4/src'

TRACE::2020-03-13.12:30:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-03-13.12:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:30:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:30:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-13.12:30:37::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-03-13.12:30:37::SCWBDomain::dcps_v2_3/src'

TRACE::2020-03-13.12:30:37::SCWBDomain::"Compiling xadcps"

TRACE::2020-03-13.12:30:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xad
TRACE::2020-03-13.12:30:43::SCWBDomain::cps_v2_3/src'

TRACE::2020-03-13.12:30:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-03-13.12:30:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:30:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:30:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-13.12:30:44::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-03-13.12:30:44::SCWBDomain::lffs_v4_2/src'

TRACE::2020-03-13.12:30:44::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-03-13.12:30:49::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-03-13.12:30:49::SCWBDomain::ffs_v4_2/src'

TRACE::2020-03-13.12:30:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-03-13.12:30:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:30:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:30:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-03-13.12:30:50::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-03-13.12:30:50::SCWBDomain::lrsa_v1_5/src'

TRACE::2020-03-13.12:30:50::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xil
TRACE::2020-03-13.12:30:50::SCWBDomain::rsa_v1_5/src'

TRACE::2020-03-13.12:30:50::SCWBDomain::'Finished building libraries'

TRACE::2020-03-13.12:30:50::SCWBDomain::make[1]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-03-13.12:30:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-03-13.12:30:50::SCWBDomain::include -I.

TRACE::2020-03-13.12:30:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-03-13.12:30:51::SCWBDomain::9_0/include -I.

TRACE::2020-03-13.12:30:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-03-13.12:30:51::SCWBDomain::0/include -I.

TRACE::2020-03-13.12:30:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-03-13.12:30:52::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-03-13.12:30:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-03-13.12:30:53::SCWBDomain::0/include -I.

TRACE::2020-03-13.12:30:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-03-13.12:30:54::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-03-13.12:30:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-03-13.12:30:55::SCWBDomain::9_0/include -I.

TRACE::2020-03-13.12:30:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-03-13.12:30:56::SCWBDomain::0/include -I.

TRACE::2020-03-13.12:30:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-03-13.12:30:56::SCWBDomain::9_0/include -I.

TRACE::2020-03-13.12:30:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-03-13.12:30:58::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-03-13.12:30:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-03-13.12:30:59::SCWBDomain::9_0/include -I.

TRACE::2020-03-13.12:31:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-03-13.12:31:00::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-03-13.12:31:01::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-03-13.12:31:01::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-03-13.12:31:01::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-03-13.12:31:01::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2020-03-13.12:31:01::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-03-13.12:31:02::SCWSystem::Checking the domain standalone_domain
LOG::2020-03-13.12:31:02::SCWSystem::Not a boot domain 
LOG::2020-03-13.12:31:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-13.12:31:02::SCWDomain::Generating domain artifcats
TRACE::2020-03-13.12:31:02::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-13.12:31:02::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/qemu/
TRACE::2020-03-13.12:31:02::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/standalone_domain/qemu/
TRACE::2020-03-13.12:31:02::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-13.12:31:02::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:31:02::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:31:02::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:31:02::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:31:02::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:31:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:31:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:31:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:31:02::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:31:02::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-03-13.12:31:02::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-03-13.12:31:02::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-03-13.12:31:02::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-13.12:31:02::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:31:02::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:31:02::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:31:02::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-13.12:31:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:31:02::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:31:02::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-13.12:31:02::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:31:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-13.12:31:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-13.12:31:02::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-03-13.12:31:02::SCWMssOS::doing bsp build ... 
TRACE::2020-03-13.12:31:02::SCWMssOS::System Command Ran  C: & cd  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-03-13.12:31:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-03-13.12:31:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-03-13.12:31:02::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-03-13.12:31:02::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-03-13.12:31:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-03-13.12:31:03::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-03-13.12:31:03::SCWMssOS:: -nostartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-03-13.12:31:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:31:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:31:03::SCWMssOS::rtfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-03-13.12:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:31:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:31:04::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-03-13.12:31:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:31:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:31:04::SCWMssOS::rtfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-03-13.12:31:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:31:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:31:05::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-03-13.12:31:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:31:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:31:05::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-03-13.12:31:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:31:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:31:05::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-03-13.12:31:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:31:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:31:06::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-03-13.12:31:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-03-13.12:31:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-03-13.12:31:06::SCWMssOS::startfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-03-13.12:31:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:31:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:31:07::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-03-13.12:31:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-03-13.12:31:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-03-13.12:31:07::SCWMssOS::tfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-03-13.12:31:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-03-13.12:31:08::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-03-13.12:31:08::SCWMssOS::nostartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-03-13.12:31:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:31:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:31:09::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-03-13.12:31:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:31:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:31:09::SCWMssOS::rtfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-03-13.12:31:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:31:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:31:10::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-03-13.12:31:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-03-13.12:31:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-03-13.12:31:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:10::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-03-13.12:31:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-03-13.12:31:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-03-13.12:31:12::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-03-13.12:31:12::SCWMssOS::ostartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:12::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-03-13.12:31:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-03-13.12:31:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-13.12:31:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-13.12:31:12::SCWMssOS::iles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:13::SCWMssOS::"Compiling ddrps"

TRACE::2020-03-13.12:31:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-03-13.12:31:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:31:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:31:13::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:14::SCWMssOS::"Compiling devcfg"

TRACE::2020-03-13.12:31:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-03-13.12:31:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-13.12:31:20::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-13.12:31:20::SCWMssOS::iles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:20::SCWMssOS::"Compiling dmaps"

TRACE::2020-03-13.12:31:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-03-13.12:31:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:31:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:31:26::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:26::SCWMssOS::"Compiling gpiops"

TRACE::2020-03-13.12:31:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-03-13.12:31:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:31:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:31:33::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:34::SCWMssOS::"Compiling iicps"

TRACE::2020-03-13.12:31:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-03-13.12:31:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:31:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:31:44::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:44::SCWMssOS::"Compiling qspips"

TRACE::2020-03-13.12:31:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-03-13.12:31:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:31:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:31:51::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:52::SCWMssOS::"Compiling scugic"

TRACE::2020-03-13.12:31:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-03-13.12:31:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:31:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:31:58::SCWMssOS::rtfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:31:59::SCWMssOS::"Compiling scutimer"

TRACE::2020-03-13.12:32:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-03-13.12:32:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:32:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:32:03::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:32:03::SCWMssOS::"Compiling scuwdt"

TRACE::2020-03-13.12:32:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-03-13.12:32:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-03-13.12:32:07::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-03-13.12:32:07::SCWMssOS::les -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:32:07::SCWMssOS::"Compiling sdps"

TRACE::2020-03-13.12:32:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-03-13.12:32:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-03-13.12:32:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-03-13.12:32:12::SCWMssOS::tartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:32:13::SCWMssOS::"Compiling standalone"

TRACE::2020-03-13.12:32:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-03-13.12:32:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:32:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:32:41::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:32:42::SCWMssOS::"Compiling uartps"

TRACE::2020-03-13.12:32:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-03-13.12:32:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-13.12:32:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-13.12:32:48::SCWMssOS::iles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:32:48::SCWMssOS::"Compiling usbps"

TRACE::2020-03-13.12:32:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-03-13.12:32:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:32:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:32:55::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:32:55::SCWMssOS::"Compiling xadcps"

TRACE::2020-03-13.12:33:01::SCWMssOS::'Finished building libraries'

TRACE::2020-03-13.12:33:01::SCWMssOS::Copying to export directory.
TRACE::2020-03-13.12:33:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-13.12:33:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-03-13.12:33:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-13.12:33:01::SCWSystem::Completed Processing the sysconfig eFPGA_HelloWorld
LOG::2020-03-13.12:33:01::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_HelloWorld
TRACE::2020-03-13.12:33:01::SCWPlatform::Started preparing the platform 
TRACE::2020-03-13.12:33:01::SCWSystem::Writing the bif file for system config eFPGA_HelloWorld
TRACE::2020-03-13.12:33:01::SCWSystem::dir created 
TRACE::2020-03-13.12:33:01::SCWSystem::Writing the bif 
TRACE::2020-03-13.12:33:01::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-13.12:33:01::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-13.12:33:01::SCWPlatform::Completed generating the platform
TRACE::2020-03-13.12:33:01::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:33:01::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:33:01::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:33:01::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:33:01::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:33:01::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:33:01::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:33:01::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:33:01::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:33:01::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:33:01::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ff7739fb399da2355f9d8908db6f006b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"ps7_cortexa9_0":	{
							"extra_compiler_flags":	"-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -pg",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"standalone":	{
							"enable_sw_intrusive_profiling":	"true",
							"libOptionNames":	["enable_sw_intrusive_profiling"]
						},
						"libsContainingOptions":	["ps7_cortexa9_0", "standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-13.12:33:01::SCWPlatform::updated the xpfm file.
TRACE::2020-03-13.12:33:01::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:33:01::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:33:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:33:01::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:33:01::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:33:01::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:08::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:08::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:08::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:08::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:08::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:08::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:08::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:08::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:13::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:13::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:13::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:13::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:13::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:13::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:13::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:13::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:13::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:13::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:13::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:13::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:13::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:13::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:13::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:13::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ff7739fb399da2355f9d8908db6f006b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"ps7_cortexa9_0":	{
							"extra_compiler_flags":	"-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -pg",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"standalone":	{
							"enable_sw_intrusive_profiling":	"true",
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["enable_sw_intrusive_profiling", "stdin", "stdout"]
						},
						"libsContainingOptions":	["ps7_cortexa9_0", "standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::In reload Mss file.
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-13.12:39:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:39:16::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:39:16::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-13.12:39:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:39:16::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:16::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-13.12:39:17::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-03-13.12:39:19::SCWMssOS::Removing file C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-03-13.12:39:29::SCWPlatform::Started generating the artifacts platform eFPGA_HelloWorld
TRACE::2020-03-13.12:39:29::SCWPlatform::Sanity checking of platform is completed
LOG::2020-03-13.12:39:29::SCWPlatform::Started generating the artifacts for system configuration eFPGA_HelloWorld
LOG::2020-03-13.12:39:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-03-13.12:39:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-03-13.12:39:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-03-13.12:39:29::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-03-13.12:39:29::SCWSystem::Checking the domain standalone_domain
LOG::2020-03-13.12:39:29::SCWSystem::Not a boot domain 
LOG::2020-03-13.12:39:29::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-03-13.12:39:29::SCWDomain::Generating domain artifcats
TRACE::2020-03-13.12:39:29::SCWMssOS::Generating standalone artifcats
TRACE::2020-03-13.12:39:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/qemu/
TRACE::2020-03-13.12:39:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/standalone_domain/qemu/
TRACE::2020-03-13.12:39:29::SCWMssOS:: Copying the user libraries. 
TRACE::2020-03-13.12:39:29::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:29::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:29::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:29::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:39:29::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:39:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:39:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:39:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:39:29::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:29::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-03-13.12:39:29::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-03-13.12:39:29::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-03-13.12:39:29::SCWMssOS::Cleared the swdb table entry
TRACE::2020-03-13.12:39:29::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:29::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:29::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:29::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-03-13.12:39:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-03-13.12:39:29::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:29::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-03-13.12:39:29::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:39:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-03-13.12:39:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-03-13.12:39:29::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-03-13.12:39:29::SCWMssOS::doing bsp build ... 
TRACE::2020-03-13.12:39:29::SCWMssOS::System Command Ran  C: & cd  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-03-13.12:39:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-03-13.12:39:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-03-13.12:39:29::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-03-13.12:39:29::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-03-13.12:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-03-13.12:39:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-03-13.12:39:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-03-13.12:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:39:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:39:30::SCWMssOS::rtfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-03-13.12:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:39:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:39:31::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-03-13.12:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:39:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:39:31::SCWMssOS::rtfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-03-13.12:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:39:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:39:31::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-03-13.12:39:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:39:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:39:32::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-03-13.12:39:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:39:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:39:32::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-03-13.12:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:39:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:39:33::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-03-13.12:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-03-13.12:39:33::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-03-13.12:39:33::SCWMssOS::startfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-03-13.12:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:39:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:39:34::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-03-13.12:39:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-03-13.12:39:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-03-13.12:39:34::SCWMssOS::tfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-03-13.12:39:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-03-13.12:39:35::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-03-13.12:39:35::SCWMssOS::nostartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-03-13.12:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:39:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:39:36::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-03-13.12:39:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:39:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:39:36::SCWMssOS::rtfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-03-13.12:39:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-03-13.12:39:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-03-13.12:39:37::SCWMssOS::artfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-03-13.12:39:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-03-13.12:39:37::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-03-13.12:39:37::SCWMssOS:: -nostartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:38::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-03-13.12:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-03-13.12:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-03-13.12:39:39::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-03-13.12:39:39::SCWMssOS::ostartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:39::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-03-13.12:39:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-03-13.12:39:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-13.12:39:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-13.12:39:39::SCWMssOS::iles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:40::SCWMssOS::"Compiling ddrps"

TRACE::2020-03-13.12:39:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-03-13.12:39:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:39:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:39:40::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:40::SCWMssOS::"Compiling devcfg"

TRACE::2020-03-13.12:39:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-03-13.12:39:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-13.12:39:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-13.12:39:46::SCWMssOS::iles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:46::SCWMssOS::"Compiling dmaps"

TRACE::2020-03-13.12:39:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-03-13.12:39:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:39:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:39:50::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:51::SCWMssOS::"Compiling gpiops"

TRACE::2020-03-13.12:39:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-03-13.12:39:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:39:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:39:58::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:39:59::SCWMssOS::"Compiling iicps"

TRACE::2020-03-13.12:40:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-03-13.12:40:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:40:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:40:09::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:40:09::SCWMssOS::"Compiling qspips"

TRACE::2020-03-13.12:40:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-03-13.12:40:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:40:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:40:16::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:40:17::SCWMssOS::"Compiling scugic"

TRACE::2020-03-13.12:40:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-03-13.12:40:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-03-13.12:40:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-03-13.12:40:23::SCWMssOS::rtfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:40:23::SCWMssOS::"Compiling scutimer"

TRACE::2020-03-13.12:40:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-03-13.12:40:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:40:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:40:27::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:40:28::SCWMssOS::"Compiling scuwdt"

TRACE::2020-03-13.12:40:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-03-13.12:40:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-03-13.12:40:32::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-03-13.12:40:32::SCWMssOS::les -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:40:32::SCWMssOS::"Compiling sdps"

TRACE::2020-03-13.12:40:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-03-13.12:40:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-03-13.12:40:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-03-13.12:40:38::SCWMssOS::tartfiles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:40:38::SCWMssOS::"Compiling standalone"

TRACE::2020-03-13.12:41:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-03-13.12:41:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:41:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:41:15::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:41:15::SCWMssOS::"Compiling uartps"

TRACE::2020-03-13.12:41:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-03-13.12:41:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-03-13.12:41:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-03-13.12:41:22::SCWMssOS::iles -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:41:23::SCWMssOS::"Compiling usbps"

TRACE::2020-03-13.12:41:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-03-13.12:41:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-03-13.12:41:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-03-13.12:41:31::SCWMssOS::files -g -Wall -Wextra -pg"

TRACE::2020-03-13.12:41:31::SCWMssOS::"Compiling xadcps"

TRACE::2020-03-13.12:41:38::SCWMssOS::'Finished building libraries'

TRACE::2020-03-13.12:41:38::SCWMssOS::Copying to export directory.
TRACE::2020-03-13.12:41:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-03-13.12:41:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-03-13.12:41:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-03-13.12:41:38::SCWSystem::Completed Processing the sysconfig eFPGA_HelloWorld
LOG::2020-03-13.12:41:38::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_HelloWorld
TRACE::2020-03-13.12:41:38::SCWPlatform::Started preparing the platform 
TRACE::2020-03-13.12:41:38::SCWSystem::Writing the bif file for system config eFPGA_HelloWorld
TRACE::2020-03-13.12:41:38::SCWSystem::dir created 
TRACE::2020-03-13.12:41:38::SCWSystem::Writing the bif 
TRACE::2020-03-13.12:41:38::SCWPlatform::Started writing the spfm file 
TRACE::2020-03-13.12:41:38::SCWPlatform::Started writing the xpfm file 
TRACE::2020-03-13.12:41:38::SCWPlatform::Completed generating the platform
TRACE::2020-03-13.12:41:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:41:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:41:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:41:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:41:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-03-13.12:41:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:41:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:41:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:41:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:41:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:41:38::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c87416aacf84da65dd4b1cd35f2a4a1b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"ps7_cortexa9_0":	{
							"extra_compiler_flags":	"-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -pg",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"standalone":	{
							"enable_sw_intrusive_profiling":	"true",
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["enable_sw_intrusive_profiling", "stdin", "stdout"]
						},
						"libsContainingOptions":	["ps7_cortexa9_0", "standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-03-13.12:41:38::SCWPlatform::updated the xpfm file.
TRACE::2020-03-13.12:41:38::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw
TRACE::2020-03-13.12:41:38::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-03-13.12:41:38::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-03-13.12:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-03-13.12:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-03-13.12:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-03-13.12:41:38::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-03-13.12:41:38::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-03-13.12:41:38::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Profiling/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
