
Segway.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00000008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80000008  80000008  00000408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000e57e  80000008  80000008  00000408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000e600  8000e600  0000ea00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000efc  8000e800  8000e800  0000ec00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  8000f6fc  8000f6fc  0000fafc  2**0
                  ALLOC
  6 .gcc_except_table 000000b8  00000004  8000f700  0000fc04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ctors        00000004  000000bc  8000f7b8  0000fcbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000054c  000000c0  8000f7bc  0000fcc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .balign       00000004  0000060c  8000fd08  0001020c  2**0
                  ALLOC
 10 .bss          000009b0  00000610  8000fd08  00010210  2**2
                  ALLOC
 11 .comment      00000030  00000000  00000000  0001020c  2**0
                  CONTENTS, READONLY
 12 .debug_aranges 00001108  00000000  00000000  00010240  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubnames 00002cb9  00000000  00000000  00011348  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_info   0002771d  00000000  00000000  00014001  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 000084b7  00000000  00000000  0003b71e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000f3a3  00000000  00000000  00043bd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  00002fcc  00000000  00000000  00052f78  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000752e  00000000  00000000  00055f44  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_loc    0000b983  00000000  00000000  0005d472  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macinfo 0000a892  00000000  00000000  00068df5  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .stack        00001000  00007000  00007000  00000400  2**0
                  ALLOC
 22 .debug_ranges 00001568  00000000  00000000  00073688  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	48 1f       	lddpc	pc,80000004 <_start+0x4>
80000002:	00 00       	add	r0,r0
80000004:	80 00       	ld.sh	r0,r0[0x0]
80000006:	26 2c       	sub	r12,98

Disassembly of section .text:

80000008 <_ZN6Segway22MYAVR32_GPIO_SIZE_PORTE>:
80000008:	00 00 01 00                                         ....

8000000c <_ZN6Segway24MYAVR32_GPIO_OFFSET_GPERE>:
8000000c:	00 00 00 00                                         ....

80000010 <_ZN6Segway24MYAVR32_GPIO_OFFSET_ODERE>:
80000010:	00 00 00 40                                         ...@

80000014 <_ZN6Segway23MYAVR32_GPIO_OFFSET_OVRE>:
80000014:	00 00 00 50 54 69 76 53 65 67 31 33 00 00 00 00     ...PTivSeg13....

80000024 <_ZN6Segway21TIMER_DELTA_T_SECONDSE>:
80000024:	3c 23 d7 0a                                         <#..

80000028 <_ZN6Segway37ALGCFG_COMPL_FILTER_ACCELANGLE_FACTORE>:
80000028:	3c a3 d7 0a                                         <...

8000002c <_ZN6Segway40MULTIPLEXSENSOR_BATTERYVOLTAGE_FACTOR_MVE>:
8000002c:	42 00 00 00                                         B...

80000030 <_ZN6Segway22PWM_TO_DRIVESUM_FACTORE>:
80000030:	43 b3 80 00                                         C...

80000034 <_ZN6Segway25SPEEDLIMIT_START_DRIVESUME>:
80000034:	46 0f 0a 00                                         F...

80000038 <_ZN6Segway23SPEEDLIMIT_END_DRIVESUME>:
80000038:	46 8f 0a 00 0d 0a 62 61 74 74 56 6f 6c 74 3a 20     F.....battVolt: 
80000048:	00 00 00 00 20 6d 56 00 0d 0a 44 72 69 76 65 53     .... mV...DriveS
80000058:	75 6d 3a 20 00 00 00 00 0d 0a 53 74 65 65 72 69     um: ......Steeri
80000068:	6e 67 50 57 4d 3a 20 00 0d 0a 4c 53 70 65 65 64     ngPWM: ...LSpeed
80000078:	3a 20 00 00 0d 0a 52 53 70 65 65 64 3a 20 00 00     : ....RSpeed: ..
80000088:	0d 0a 43 46 54 69 6c 74 41 6e 67 6c 65 3a 20 00     ..CFTiltAngle: .
80000098:	0d 0a 53 70 65 65 64 4c 69 6d 69 74 54 69 6c 74     ..SpeedLimitTilt
800000a8:	41 6e 67 6c 65 3a 20 00 0d 0a 0d 0a 00 00 00 00     Angle: .........
800000b8:	2b 2b 2b 0d 00 00 00 00                             +++.....

800000c0 <_ZZN6Segway11initHelpersEvE4C.21>:
800000c0:	01 01 01 00                                         ....

800000c4 <_ZZN6Segway11initHelpersEvE4C.22>:
800000c4:	02 03 04 00                                         ....

800000c8 <_ZN6Segway13timerFunctionEv>:
/*! \brief	Function called by the timer. It contains the control algorithm.

		The function first receives the sensor values and then calculates and sets the motor's PWM
		according to the controlling algorithm.
*/
void Segway::timerFunction() {
800000c8:	eb cd 40 c0 	pushm	r6-r7,lr
800000cc:	1a 97       	mov	r7,sp
800000ce:	20 ed       	sub	sp,56
800000d0:	ef 4c ff c8 	st.w	r7[-56],r12
	// get sensor values
	bool footSwitchPressed = footSwitchSensor.getValue();
800000d4:	ee f8 ff c8 	ld.w	r8,r7[-56]
800000d8:	2f e8       	sub	r8,-2
800000da:	10 9c       	mov	r12,r8
800000dc:	f0 1f 01 8b 	mcall	80000708 <_ZN6Segway13timerFunctionEv+0x640>
800000e0:	18 98       	mov	r8,r12
800000e2:	ef 68 ff cf 	st.b	r7[-49],r8
	long orientationGyrometerValue = orientationGyrometer.getIntegerValue() - orientationGyrometerReference.getIntegerValue(); // orientationGyrometer does not have to be calibrated as it has it's own reference voltage
800000e6:	ee f8 ff c8 	ld.w	r8,r7[-56]
800000ea:	2f c8       	sub	r8,-4
800000ec:	30 0a       	mov	r10,0
800000ee:	30 0b       	mov	r11,0
800000f0:	10 9c       	mov	r12,r8
800000f2:	f0 1f 01 87 	mcall	8000070c <_ZN6Segway13timerFunctionEv+0x644>
800000f6:	18 96       	mov	r6,r12
800000f8:	ee f8 ff c8 	ld.w	r8,r7[-56]
800000fc:	2f b8       	sub	r8,-5
800000fe:	30 0a       	mov	r10,0
80000100:	30 0b       	mov	r11,0
80000102:	10 9c       	mov	r12,r8
80000104:	f0 1f 01 82 	mcall	8000070c <_ZN6Segway13timerFunctionEv+0x644>
80000108:	18 98       	mov	r8,r12
8000010a:	10 16       	sub	r6,r8
8000010c:	ef 46 ff d0 	st.w	r7[-48],r6
	long orientationAccelerometerValue = orientationAccelerometer.getIntegerValue();
80000110:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000114:	2f d8       	sub	r8,-3
80000116:	30 0a       	mov	r10,0
80000118:	30 0b       	mov	r11,0
8000011a:	10 9c       	mov	r12,r8
8000011c:	f0 1f 01 7c 	mcall	8000070c <_ZN6Segway13timerFunctionEv+0x644>
80000120:	18 98       	mov	r8,r12
80000122:	ef 48 ff d4 	st.w	r7[-44],r8
	long steeringPotentiometerValue = 0 - steeringPotentiometer.getIntegerValue();
80000126:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000012a:	2f a8       	sub	r8,-6
8000012c:	30 0a       	mov	r10,0
8000012e:	30 0b       	mov	r11,0
80000130:	10 9c       	mov	r12,r8
80000132:	f0 1f 01 77 	mcall	8000070c <_ZN6Segway13timerFunctionEv+0x644>
80000136:	18 98       	mov	r8,r12
80000138:	5c 38       	neg	r8
8000013a:	ef 48 ff d8 	st.w	r7[-40],r8
	
	// calculate the angle rate in °/s from the sensor value (+- 1000mV = +- 100°/s)
	float realAngleRate = 0.0 - float( orientationGyrometerValue ) * 100.0 / 310.0;
8000013e:	ee fc ff d0 	ld.w	r12,r7[-48]
80000142:	f0 1f 01 74 	mcall	80000710 <_ZN6Segway13timerFunctionEv+0x648>
80000146:	18 98       	mov	r8,r12
80000148:	10 9c       	mov	r12,r8
8000014a:	f0 1f 01 73 	mcall	80000714 <_ZN6Segway13timerFunctionEv+0x64c>
8000014e:	30 08       	mov	r8,0
80000150:	30 09       	mov	r9,0
80000152:	ea 19 40 59 	orh	r9,0x4059
80000156:	f0 1f 01 71 	mcall	80000718 <_ZN6Segway13timerFunctionEv+0x650>
8000015a:	14 98       	mov	r8,r10
8000015c:	16 99       	mov	r9,r11
8000015e:	10 9a       	mov	r10,r8
80000160:	12 9b       	mov	r11,r9
80000162:	30 08       	mov	r8,0
80000164:	e0 69 60 00 	mov	r9,24576
80000168:	ea 19 c0 73 	orh	r9,0xc073
8000016c:	f0 1f 01 6c 	mcall	8000071c <_ZN6Segway13timerFunctionEv+0x654>
80000170:	14 98       	mov	r8,r10
80000172:	16 99       	mov	r9,r11
80000174:	10 9a       	mov	r10,r8
80000176:	12 9b       	mov	r11,r9
80000178:	30 08       	mov	r8,0
8000017a:	30 09       	mov	r9,0
8000017c:	f0 1f 01 69 	mcall	80000720 <_ZN6Segway13timerFunctionEv+0x658>
80000180:	14 98       	mov	r8,r10
80000182:	16 99       	mov	r9,r11
80000184:	10 9a       	mov	r10,r8
80000186:	12 9b       	mov	r11,r9
80000188:	f0 1f 01 67 	mcall	80000724 <_ZN6Segway13timerFunctionEv+0x65c>
8000018c:	18 98       	mov	r8,r12
8000018e:	ef 48 ff dc 	st.w	r7[-36],r8
	
	// calculate the acceleration g from the sensor value (+- 800mV = +- 1g)
	float acceleration = float( orientationAccelerometerValue ) / 248.0;
80000192:	ee fc ff d4 	ld.w	r12,r7[-44]
80000196:	f0 1f 01 5f 	mcall	80000710 <_ZN6Segway13timerFunctionEv+0x648>
8000019a:	18 98       	mov	r8,r12
8000019c:	30 0b       	mov	r11,0
8000019e:	ea 1b 43 78 	orh	r11,0x4378
800001a2:	10 9c       	mov	r12,r8
800001a4:	f0 1f 01 61 	mcall	80000728 <_ZN6Segway13timerFunctionEv+0x660>
800001a8:	18 98       	mov	r8,r12
800001aa:	ef 48 ff e0 	st.w	r7[-32],r8
	// calculate the (tilt) angle of the segway.
	// sin(a) = acceleration / 1g
	// a in rad = acceleration / 1g
	// a in ° = acceleration / 1g * 360/2pi
	// Approximation for small values
	float accelerometerAngle = acceleration * 57;
800001ae:	30 0b       	mov	r11,0
800001b0:	ea 1b 42 64 	orh	r11,0x4264
800001b4:	ee fc ff e0 	ld.w	r12,r7[-32]
800001b8:	f0 1f 01 5d 	mcall	8000072c <_ZN6Segway13timerFunctionEv+0x664>
800001bc:	18 98       	mov	r8,r12
800001be:	ef 48 ff e4 	st.w	r7[-28],r8
	
	// Apply complementary filter to the measured angle and the measured angle rate to get the real angle.
	// angle = (0.98)*(angle + gyro * dt) + (0.02)*(x_acc);
	CFTiltAngle = ( 1 - ALGCFG_COMPL_FILTER_ACCELANGLE_FACTOR ) * ( CFTiltAngle + realAngleRate * TIMER_DELTA_T_SECONDS ) + ( ALGCFG_COMPL_FILTER_ACCELANGLE_FACTOR )*( accelerometerAngle );
800001c2:	ee f8 ff c8 	ld.w	r8,r7[-56]
800001c6:	f0 f6 03 48 	ld.w	r6,r8[840]
800001ca:	e0 6b d7 0a 	mov	r11,55050
800001ce:	ea 1b 3c 23 	orh	r11,0x3c23
800001d2:	ee fc ff dc 	ld.w	r12,r7[-36]
800001d6:	f0 1f 01 56 	mcall	8000072c <_ZN6Segway13timerFunctionEv+0x664>
800001da:	18 98       	mov	r8,r12
800001dc:	10 9b       	mov	r11,r8
800001de:	0c 9c       	mov	r12,r6
800001e0:	f0 1f 01 54 	mcall	80000730 <_ZN6Segway13timerFunctionEv+0x668>
800001e4:	18 98       	mov	r8,r12
800001e6:	e0 6b e1 48 	mov	r11,57672
800001ea:	ea 1b 3f 7a 	orh	r11,0x3f7a
800001ee:	10 9c       	mov	r12,r8
800001f0:	f0 1f 01 4f 	mcall	8000072c <_ZN6Segway13timerFunctionEv+0x664>
800001f4:	18 98       	mov	r8,r12
800001f6:	10 96       	mov	r6,r8
800001f8:	e0 6b d7 0a 	mov	r11,55050
800001fc:	ea 1b 3c a3 	orh	r11,0x3ca3
80000200:	ee fc ff e4 	ld.w	r12,r7[-28]
80000204:	f0 1f 01 4a 	mcall	8000072c <_ZN6Segway13timerFunctionEv+0x664>
80000208:	18 98       	mov	r8,r12
8000020a:	10 9b       	mov	r11,r8
8000020c:	0c 9c       	mov	r12,r6
8000020e:	f0 1f 01 49 	mcall	80000730 <_ZN6Segway13timerFunctionEv+0x668>
80000212:	18 98       	mov	r8,r12
80000214:	10 99       	mov	r9,r8
80000216:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000021a:	f1 49 03 48 	st.w	r8[840],r9
	
	// Calculate correction angle for soft speed limit
	float speedLimitTiltAngle = limitSpeedSoft( driveSum );
8000021e:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000222:	70 58       	ld.w	r8,r8[0x14]
80000224:	10 9b       	mov	r11,r8
80000226:	ee fc ff c8 	ld.w	r12,r7[-56]
8000022a:	f0 1f 01 43 	mcall	80000734 <_ZN6Segway13timerFunctionEv+0x66c>
8000022e:	18 98       	mov	r8,r12
80000230:	ef 48 ff e8 	st.w	r7[-24],r8
	
	// Correction term to be added to the driveSum.
	float balanceMoment = BALANCEMOMENT_ANGLERATE_WEIGHT * realAngleRate + BALANCEMOMENT_ANGLE_WEIGHT * ( CFTiltAngle + speedLimitTiltAngle );
80000234:	30 0b       	mov	r11,0
80000236:	ea 1b 41 d8 	orh	r11,0x41d8
8000023a:	ee fc ff dc 	ld.w	r12,r7[-36]
8000023e:	f0 1f 01 3c 	mcall	8000072c <_ZN6Segway13timerFunctionEv+0x664>
80000242:	18 98       	mov	r8,r12
80000244:	10 96       	mov	r6,r8
80000246:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000024a:	f0 f8 03 48 	ld.w	r8,r8[840]
8000024e:	ee fb ff e8 	ld.w	r11,r7[-24]
80000252:	10 9c       	mov	r12,r8
80000254:	f0 1f 01 37 	mcall	80000730 <_ZN6Segway13timerFunctionEv+0x668>
80000258:	18 98       	mov	r8,r12
8000025a:	30 0b       	mov	r11,0
8000025c:	ea 1b 42 a2 	orh	r11,0x42a2
80000260:	10 9c       	mov	r12,r8
80000262:	f0 1f 01 33 	mcall	8000072c <_ZN6Segway13timerFunctionEv+0x664>
80000266:	18 98       	mov	r8,r12
80000268:	10 9b       	mov	r11,r8
8000026a:	0c 9c       	mov	r12,r6
8000026c:	f0 1f 01 31 	mcall	80000730 <_ZN6Segway13timerFunctionEv+0x668>
80000270:	18 98       	mov	r8,r12
80000272:	ef 48 ff ec 	st.w	r7[-20],r8
	
	// Integration
	driveSum = driveSum + balanceMoment;
80000276:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000027a:	70 58       	ld.w	r8,r8[0x14]
8000027c:	10 9c       	mov	r12,r8
8000027e:	f0 1f 01 25 	mcall	80000710 <_ZN6Segway13timerFunctionEv+0x648>
80000282:	18 98       	mov	r8,r12
80000284:	ee fb ff ec 	ld.w	r11,r7[-20]
80000288:	10 9c       	mov	r12,r8
8000028a:	f0 1f 01 2a 	mcall	80000730 <_ZN6Segway13timerFunctionEv+0x668>
8000028e:	18 98       	mov	r8,r12
80000290:	10 9c       	mov	r12,r8
80000292:	f0 1f 01 2a 	mcall	80000738 <_ZN6Segway13timerFunctionEv+0x670>
80000296:	18 99       	mov	r9,r12
80000298:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000029c:	91 59       	st.w	r8[0x14],r9
	
	// Hard Limit Speed
	if( driveSum > ALGCFG_DRIVESUM_MAX_VALUE ) {
8000029e:	ee f8 ff c8 	ld.w	r8,r7[-56]
800002a2:	70 58       	ld.w	r8,r8[0x14]
800002a4:	e0 48 d6 d8 	cp.w	r8,55000
800002a8:	e0 8a 00 08 	brle	800002b8 <_ZN6Segway13timerFunctionEv+0x1f0>
		driveSum = ALGCFG_DRIVESUM_MAX_VALUE;
800002ac:	ee f8 ff c8 	ld.w	r8,r7[-56]
800002b0:	e0 69 d6 d8 	mov	r9,55000
800002b4:	91 59       	st.w	r8[0x14],r9
800002b6:	c0 c8       	rjmp	800002ce <_ZN6Segway13timerFunctionEv+0x206>
	} else if( driveSum < -ALGCFG_DRIVESUM_MAX_VALUE ) {
800002b8:	ee f8 ff c8 	ld.w	r8,r7[-56]
800002bc:	70 58       	ld.w	r8,r8[0x14]
800002be:	fe 58 29 28 	cp.w	r8,-55000
800002c2:	c0 64       	brge	800002ce <_ZN6Segway13timerFunctionEv+0x206>
		driveSum = -ALGCFG_DRIVESUM_MAX_VALUE;
800002c4:	ee f8 ff c8 	ld.w	r8,r7[-56]
800002c8:	fe 79 29 28 	mov	r9,-55000
800002cc:	91 59       	st.w	r8[0x14],r9
	}
	
	
	// Convert driveSum to PWM value
	long driveSpeedPWM = driveSum / PWM_TO_DRIVESUM_FACTOR;
800002ce:	ee f8 ff c8 	ld.w	r8,r7[-56]
800002d2:	70 58       	ld.w	r8,r8[0x14]
800002d4:	10 9c       	mov	r12,r8
800002d6:	f0 1f 01 0f 	mcall	80000710 <_ZN6Segway13timerFunctionEv+0x648>
800002da:	18 98       	mov	r8,r12
800002dc:	e0 6b 80 00 	mov	r11,32768
800002e0:	ea 1b 43 b3 	orh	r11,0x43b3
800002e4:	10 9c       	mov	r12,r8
800002e6:	f0 1f 01 11 	mcall	80000728 <_ZN6Segway13timerFunctionEv+0x660>
800002ea:	18 98       	mov	r8,r12
800002ec:	10 9c       	mov	r12,r8
800002ee:	f0 1f 01 13 	mcall	80000738 <_ZN6Segway13timerFunctionEv+0x670>
800002f2:	18 98       	mov	r8,r12
800002f4:	ef 48 ff f0 	st.w	r7[-16],r8
	
	// Calculate steering PWM if not blocked.
	long steeringPWM = 0;
800002f8:	30 08       	mov	r8,0
800002fa:	ef 48 ff f4 	st.w	r7[-12],r8
	if( !steeringBlocked ) {
800002fe:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000302:	f1 38 03 4c 	ld.ub	r8,r8[844]
80000306:	ec 18 00 01 	eorl	r8,0x1
8000030a:	5c 58       	castu.b	r8
8000030c:	c0 e0       	breq	80000328 <_ZN6Segway13timerFunctionEv+0x260>
		steeringPWM = limitSteeringPWM( steeringPotentiometerValue, driveSum );
8000030e:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000312:	70 58       	ld.w	r8,r8[0x14]
80000314:	10 9a       	mov	r10,r8
80000316:	ee fb ff d8 	ld.w	r11,r7[-40]
8000031a:	ee fc ff c8 	ld.w	r12,r7[-56]
8000031e:	f0 1f 01 08 	mcall	8000073c <_ZN6Segway13timerFunctionEv+0x674>
80000322:	18 98       	mov	r8,r12
80000324:	ef 48 ff f4 	st.w	r7[-12],r8
	}
		
	long leftSpeed = driveSpeedPWM;
80000328:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000032c:	ef 48 ff f8 	st.w	r7[-8],r8
	long rightSpeed = driveSpeedPWM;
80000330:	ee f8 ff f0 	ld.w	r8,r7[-16]
80000334:	ef 48 ff fc 	st.w	r7[-4],r8
	
	
	if( operationMode == _standby ) {
80000338:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000033c:	f0 f8 03 50 	ld.w	r8,r8[848]
80000340:	58 08       	cp.w	r8,0
80000342:	c4 c1       	brne	800003da <_ZN6Segway13timerFunctionEv+0x312>
		// If in standby mode, don't move
		driveSum = 0;
80000344:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000348:	30 09       	mov	r9,0
8000034a:	91 59       	st.w	r8[0x14],r9
		leftSpeed = 0;
8000034c:	30 08       	mov	r8,0
8000034e:	ef 48 ff f8 	st.w	r7[-8],r8
		rightSpeed = 0;
80000352:	30 08       	mov	r8,0
80000354:	ef 48 ff fc 	st.w	r7[-4],r8
		
		if( footSwitchPressed ) {
80000358:	ef 39 ff cf 	ld.ub	r9,r7[-49]
8000035c:	30 08       	mov	r8,0
8000035e:	f0 09 18 00 	cp.b	r9,r8
80000362:	c3 c0       	breq	800003da <_ZN6Segway13timerFunctionEv+0x312>
			// If foot switch is pressed in standby mode, take current position as zero position, set up blocking
			// of the steering for 5 seconds, do a battery check and then enter run mode.
			
			setCurrentOrientationAsZero();
80000364:	ee fc ff c8 	ld.w	r12,r7[-56]
80000368:	f0 1f 00 f6 	mcall	80000740 <_ZN6Segway13timerFunctionEv+0x678>
			setCurrentSteeringPositionAsZero();
8000036c:	ee fc ff c8 	ld.w	r12,r7[-56]
80000370:	f0 1f 00 f5 	mcall	80000744 <_ZN6Segway13timerFunctionEv+0x67c>
			footSwitchTimeout = 0;
80000374:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000378:	30 09       	mov	r9,0
8000037a:	f1 49 03 3c 	st.w	r8[828],r9
			CFTiltAngle = 0;
8000037e:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000382:	30 09       	mov	r9,0
80000384:	f1 49 03 48 	st.w	r8[840],r9
			AVGSpeedLimitDriveSumArray = {0};
80000388:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000038c:	2e 88       	sub	r8,-24
8000038e:	e0 69 03 20 	mov	r9,800
80000392:	12 9a       	mov	r10,r9
80000394:	30 0b       	mov	r11,0
80000396:	10 9c       	mov	r12,r8
80000398:	f0 1f 00 ec 	mcall	80000748 <_ZN6Segway13timerFunctionEv+0x680>
			AVGSpeedLimitDriveSumArray_index = 0;
8000039c:	ee f8 ff c8 	ld.w	r8,r7[-56]
800003a0:	30 09       	mov	r9,0
800003a2:	f1 49 03 38 	st.w	r8[824],r9
			
			// prevent Steering within the first 5 seconds
			blockSteeringTimeout = 500;
800003a6:	ee f8 ff c8 	ld.w	r8,r7[-56]
800003aa:	e0 69 01 f4 	mov	r9,500
800003ae:	f1 49 03 40 	st.w	r8[832],r9
			steeringBlocked = true;
800003b2:	ee f9 ff c8 	ld.w	r9,r7[-56]
800003b6:	30 18       	mov	r8,1
800003b8:	f3 68 03 4c 	st.b	r9[844],r8
			
			// Check battery voltage, block if voltage is too low.
			doBatteryCheck();
800003bc:	ee fc ff c8 	ld.w	r12,r7[-56]
800003c0:	f0 1f 00 e3 	mcall	8000074c <_ZN6Segway13timerFunctionEv+0x684>
			
			leftMotor.setEnabled( true );
800003c4:	30 1c       	mov	r12,1
800003c6:	f0 1f 00 e3 	mcall	80000750 <_ZN6Segway13timerFunctionEv+0x688>
			rightMotor.setEnabled( true );
800003ca:	30 1c       	mov	r12,1
800003cc:	f0 1f 00 e1 	mcall	80000750 <_ZN6Segway13timerFunctionEv+0x688>
			
			operationMode = _run;
800003d0:	ee f8 ff c8 	ld.w	r8,r7[-56]
800003d4:	30 19       	mov	r9,1
800003d6:	f1 49 03 50 	st.w	r8[848],r9
		}
	}
	
	if( operationMode == _run ) {
800003da:	ee f8 ff c8 	ld.w	r8,r7[-56]
800003de:	f0 f8 03 50 	ld.w	r8,r8[848]
800003e2:	58 18       	cp.w	r8,1
800003e4:	c6 c1       	brne	800004bc <_ZN6Segway13timerFunctionEv+0x3f4>
		// If in run mode, control motors.
		if( footSwitchPressed ) {
800003e6:	ef 39 ff cf 	ld.ub	r9,r7[-49]
800003ea:	30 08       	mov	r8,0
800003ec:	f0 09 18 00 	cp.b	r9,r8
800003f0:	c4 90       	breq	80000482 <_ZN6Segway13timerFunctionEv+0x3ba>
			// If foot switch is pressed, continue normally.
			footSwitchTimeout = 0;
800003f2:	ee f8 ff c8 	ld.w	r8,r7[-56]
800003f6:	30 09       	mov	r9,0
800003f8:	f1 49 03 3c 	st.w	r8[828],r9
			
			if( !steeringBlocked ) {
800003fc:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000400:	f1 38 03 4c 	ld.ub	r8,r8[844]
80000404:	ec 18 00 01 	eorl	r8,0x1
80000408:	5c 58       	castu.b	r8
8000040a:	c1 20       	breq	8000042e <_ZN6Segway13timerFunctionEv+0x366>
				// If steering is not blocked, add steering PWM to motor speeds.
				leftSpeed += steeringPWM;
8000040c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80000410:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000414:	f2 08 00 08 	add	r8,r9,r8
80000418:	ef 48 ff f8 	st.w	r7[-8],r8
				rightSpeed -= steeringPWM;
8000041c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80000420:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000424:	f2 08 01 08 	sub	r8,r9,r8
80000428:	ef 48 ff fc 	st.w	r7[-4],r8
8000042c:	c4 88       	rjmp	800004bc <_ZN6Segway13timerFunctionEv+0x3f4>
			} else {
				// If steering is blocked, wait decrease timeout and enable the steering when the timeout value reaches zero.
				if( blockSteeringTimeout > 0 ) {
8000042e:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000432:	f0 f8 03 40 	ld.w	r8,r8[832]
80000436:	58 08       	cp.w	r8,0
80000438:	c0 c0       	breq	80000450 <_ZN6Segway13timerFunctionEv+0x388>
					blockSteeringTimeout--;
8000043a:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000043e:	f0 f8 03 40 	ld.w	r8,r8[832]
80000442:	f0 c9 00 01 	sub	r9,r8,1
80000446:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000044a:	f1 49 03 40 	st.w	r8[832],r9
8000044e:	c3 78       	rjmp	800004bc <_ZN6Segway13timerFunctionEv+0x3f4>
				} else {
					if( steeringBlocked ) {
80000450:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000454:	f1 38 03 4c 	ld.ub	r8,r8[844]
80000458:	58 08       	cp.w	r8,0
8000045a:	c3 10       	breq	800004bc <_ZN6Segway13timerFunctionEv+0x3f4>
						if( steeringPWM == 0 && steeringPotentiometerValue == 0 ) {
8000045c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000460:	58 08       	cp.w	r8,0
80000462:	c2 d1       	brne	800004bc <_ZN6Segway13timerFunctionEv+0x3f4>
80000464:	ee f8 ff d8 	ld.w	r8,r7[-40]
80000468:	58 08       	cp.w	r8,0
8000046a:	c2 91       	brne	800004bc <_ZN6Segway13timerFunctionEv+0x3f4>
							// Blocking time elapsed and steeringPWM is zero => activate steering
							steeringBlocked = false;
8000046c:	ee f9 ff c8 	ld.w	r9,r7[-56]
80000470:	30 08       	mov	r8,0
80000472:	f3 68 03 4c 	st.b	r9[844],r8
							blockSteeringTimeout = 0;
80000476:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000047a:	30 09       	mov	r9,0
8000047c:	f1 49 03 40 	st.w	r8[832],r9
80000480:	c1 e8       	rjmp	800004bc <_ZN6Segway13timerFunctionEv+0x3f4>
					}
				}
			}
		} else {
			// If foot switch is not pressed, start timeout.
			footSwitchTimeout++;
80000482:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000486:	f0 f8 03 3c 	ld.w	r8,r8[828]
8000048a:	f0 c9 ff ff 	sub	r9,r8,-1
8000048e:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000492:	f1 49 03 3c 	st.w	r8[828],r9
			if( footSwitchTimeout >= ALGCFG_FOOTSWITCHTIMEOUT_CRITICAL ) {
80000496:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000049a:	f0 f8 03 3c 	ld.w	r8,r8[828]
8000049e:	e0 48 00 63 	cp.w	r8,99
800004a2:	e0 88 00 0d 	brls	800004bc <_ZN6Segway13timerFunctionEv+0x3f4>
				// Foot switch released too long -> go to standby
				leftMotor.setEnabled( false );
800004a6:	30 0c       	mov	r12,0
800004a8:	f0 1f 00 aa 	mcall	80000750 <_ZN6Segway13timerFunctionEv+0x688>
				rightMotor.setEnabled( false );
800004ac:	30 0c       	mov	r12,0
800004ae:	f0 1f 00 a9 	mcall	80000750 <_ZN6Segway13timerFunctionEv+0x688>
				
				operationMode = _standby;
800004b2:	ee f8 ff c8 	ld.w	r8,r7[-56]
800004b6:	30 09       	mov	r9,0
800004b8:	f1 49 03 50 	st.w	r8[848],r9
	
	// Apply an offset to the motor speeds to face the problem that the wheels - when standing still - won't start
	// turning until a PWM of about 12 (of 255) is reached.
	// If the target speed is lower than 5, set it to zero. Otherwise add/subtract 3 according to the direction to
	// get closer towards 12.
	if( leftSpeed > -5 && leftSpeed < 5 ) {
800004bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800004c0:	5b c8       	cp.w	r8,-4
800004c2:	c0 a5       	brlt	800004d6 <_ZN6Segway13timerFunctionEv+0x40e>
800004c4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800004c8:	58 48       	cp.w	r8,4
800004ca:	e0 89 00 06 	brgt	800004d6 <_ZN6Segway13timerFunctionEv+0x40e>
		leftSpeed = 0;
800004ce:	30 08       	mov	r8,0
800004d0:	ef 48 ff f8 	st.w	r7[-8],r8
	
	// Apply an offset to the motor speeds to face the problem that the wheels - when standing still - won't start
	// turning until a PWM of about 12 (of 255) is reached.
	// If the target speed is lower than 5, set it to zero. Otherwise add/subtract 3 according to the direction to
	// get closer towards 12.
	if( leftSpeed > -5 && leftSpeed < 5 ) {
800004d4:	c1 18       	rjmp	800004f6 <_ZN6Segway13timerFunctionEv+0x42e>
		leftSpeed = 0;
	} else {
		if( leftSpeed > 0 ) {
800004d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800004da:	58 08       	cp.w	r8,0
800004dc:	e0 8a 00 08 	brle	800004ec <_ZN6Segway13timerFunctionEv+0x424>
			leftSpeed += 3;
800004e0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800004e4:	2f d8       	sub	r8,-3
800004e6:	ef 48 ff f8 	st.w	r7[-8],r8
800004ea:	c0 68       	rjmp	800004f6 <_ZN6Segway13timerFunctionEv+0x42e>
		} else {
			leftSpeed -= 3;
800004ec:	ee f8 ff f8 	ld.w	r8,r7[-8]
800004f0:	20 38       	sub	r8,3
800004f2:	ef 48 ff f8 	st.w	r7[-8],r8
		}
	}
	if( rightSpeed > -5 && rightSpeed < 5 ) {
800004f6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800004fa:	5b c8       	cp.w	r8,-4
800004fc:	c0 a5       	brlt	80000510 <_ZN6Segway13timerFunctionEv+0x448>
800004fe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000502:	58 48       	cp.w	r8,4
80000504:	e0 89 00 06 	brgt	80000510 <_ZN6Segway13timerFunctionEv+0x448>
		rightSpeed = 0;
80000508:	30 08       	mov	r8,0
8000050a:	ef 48 ff fc 	st.w	r7[-4],r8
			leftSpeed += 3;
		} else {
			leftSpeed -= 3;
		}
	}
	if( rightSpeed > -5 && rightSpeed < 5 ) {
8000050e:	c1 18       	rjmp	80000530 <_ZN6Segway13timerFunctionEv+0x468>
		rightSpeed = 0;
	} else {
		if( rightSpeed > 0 ) {
80000510:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000514:	58 08       	cp.w	r8,0
80000516:	e0 8a 00 08 	brle	80000526 <_ZN6Segway13timerFunctionEv+0x45e>
			rightSpeed += 3;
8000051a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000051e:	2f d8       	sub	r8,-3
80000520:	ef 48 ff fc 	st.w	r7[-4],r8
80000524:	c0 68       	rjmp	80000530 <_ZN6Segway13timerFunctionEv+0x468>
		} else {
			rightSpeed -= 3;
80000526:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000052a:	20 38       	sub	r8,3
8000052c:	ef 48 ff fc 	st.w	r7[-4],r8
	}

	// Set the motor's speed.
	// 1.741 is a correction factor resulting from fixing a rounding error in the PWM class as the
	// other parameters of the control algorithm were adjusted to the erroneous PWM class.
	setMotorSpeed( &leftMotor, ( float(leftSpeed) / 1.741 ));
80000530:	ee fc ff f8 	ld.w	r12,r7[-8]
80000534:	f0 1f 00 77 	mcall	80000710 <_ZN6Segway13timerFunctionEv+0x648>
80000538:	18 98       	mov	r8,r12
8000053a:	10 9c       	mov	r12,r8
8000053c:	f0 1f 00 76 	mcall	80000714 <_ZN6Segway13timerFunctionEv+0x64c>
80000540:	e0 68 60 42 	mov	r8,24642
80000544:	ea 18 d0 e5 	orh	r8,0xd0e5
80000548:	e0 69 db 22 	mov	r9,56098
8000054c:	ea 19 3f fb 	orh	r9,0x3ffb
80000550:	f0 1f 00 73 	mcall	8000071c <_ZN6Segway13timerFunctionEv+0x654>
80000554:	14 98       	mov	r8,r10
80000556:	16 99       	mov	r9,r11
80000558:	10 9a       	mov	r10,r8
8000055a:	12 9b       	mov	r11,r9
8000055c:	f0 1f 00 7e 	mcall	80000754 <_ZN6Segway13timerFunctionEv+0x68c>
80000560:	18 99       	mov	r9,r12
80000562:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000566:	2f 88       	sub	r8,-8
80000568:	12 9a       	mov	r10,r9
8000056a:	10 9b       	mov	r11,r8
8000056c:	ee fc ff c8 	ld.w	r12,r7[-56]
80000570:	f0 1f 00 7a 	mcall	80000758 <_ZN6Segway13timerFunctionEv+0x690>
	setMotorSpeed( &rightMotor, ( float(rightSpeed) / 1.741 ));
80000574:	ee fc ff fc 	ld.w	r12,r7[-4]
80000578:	f0 1f 00 66 	mcall	80000710 <_ZN6Segway13timerFunctionEv+0x648>
8000057c:	18 98       	mov	r8,r12
8000057e:	10 9c       	mov	r12,r8
80000580:	f0 1f 00 65 	mcall	80000714 <_ZN6Segway13timerFunctionEv+0x64c>
80000584:	e0 68 60 42 	mov	r8,24642
80000588:	ea 18 d0 e5 	orh	r8,0xd0e5
8000058c:	e0 69 db 22 	mov	r9,56098
80000590:	ea 19 3f fb 	orh	r9,0x3ffb
80000594:	f0 1f 00 62 	mcall	8000071c <_ZN6Segway13timerFunctionEv+0x654>
80000598:	14 98       	mov	r8,r10
8000059a:	16 99       	mov	r9,r11
8000059c:	10 9a       	mov	r10,r8
8000059e:	12 9b       	mov	r11,r9
800005a0:	f0 1f 00 6d 	mcall	80000754 <_ZN6Segway13timerFunctionEv+0x68c>
800005a4:	18 99       	mov	r9,r12
800005a6:	ee f8 ff c8 	ld.w	r8,r7[-56]
800005aa:	2f 78       	sub	r8,-9
800005ac:	12 9a       	mov	r10,r9
800005ae:	10 9b       	mov	r11,r8
800005b0:	ee fc ff c8 	ld.w	r12,r7[-56]
800005b4:	f0 1f 00 69 	mcall	80000758 <_ZN6Segway13timerFunctionEv+0x690>
	
	
	// Every 20 cycles, store debug data.
	debugDataCounter++;
800005b8:	ee f8 ff c8 	ld.w	r8,r7[-56]
800005bc:	f0 f8 03 44 	ld.w	r8,r8[836]
800005c0:	f0 c9 ff ff 	sub	r9,r8,-1
800005c4:	ee f8 ff c8 	ld.w	r8,r7[-56]
800005c8:	f1 49 03 44 	st.w	r8[836],r9
	if( debugDataCounter >= 20 ) {
800005cc:	ee f8 ff c8 	ld.w	r8,r7[-56]
800005d0:	f0 f8 03 44 	ld.w	r8,r8[836]
800005d4:	59 38       	cp.w	r8,19
800005d6:	e0 88 00 95 	brls	80000700 <_ZN6Segway13timerFunctionEv+0x638>
		debugDataCounter = 0;
800005da:	ee f8 ff c8 	ld.w	r8,r7[-56]
800005de:	30 09       	mov	r9,0
800005e0:	f1 49 03 44 	st.w	r8[836],r9
		
		if( !debugData.doNotRefresh ) {
800005e4:	ee f8 ff c8 	ld.w	r8,r7[-56]
800005e8:	f1 38 03 54 	ld.ub	r8,r8[852]
800005ec:	ec 18 00 01 	eorl	r8,0x1
800005f0:	5c 58       	castu.b	r8
800005f2:	e0 80 00 87 	breq	80000700 <_ZN6Segway13timerFunctionEv+0x638>
			debugData.leftPWM = leftSpeed;
800005f6:	ee f8 ff c8 	ld.w	r8,r7[-56]
800005fa:	ee f9 ff f8 	ld.w	r9,r7[-8]
800005fe:	f1 49 03 58 	st.w	r8[856],r9
			debugData.rightPWM = rightSpeed;
80000602:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000606:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000060a:	f1 49 03 5c 	st.w	r8[860],r9
			
			debugData.orientationAccelerometerValue = orientationAccelerometerValue;
8000060e:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000612:	ee f9 ff d4 	ld.w	r9,r7[-44]
80000616:	f1 49 03 60 	st.w	r8[864],r9
			debugData.orientationGyrometerValue = orientationGyrometerValue;
8000061a:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000061e:	ee f9 ff d0 	ld.w	r9,r7[-48]
80000622:	f1 49 03 64 	st.w	r8[868],r9
			debugData.steeringPotentiometerValue = steeringPotentiometerValue;
80000626:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000062a:	ee f9 ff d8 	ld.w	r9,r7[-40]
8000062e:	f1 49 03 68 	st.w	r8[872],r9
			debugData.footSwitchPressed = footSwitchPressed;
80000632:	ee f9 ff c8 	ld.w	r9,r7[-56]
80000636:	ef 38 ff cf 	ld.ub	r8,r7[-49]
8000063a:	f3 68 03 56 	st.b	r9[854],r8
			
			debugData.batteryVoltage = batteryVoltageSensor.getIntegerValue() * MULTIPLEXSENSOR_BATTERYVOLTAGE_FACTOR_MV; //in mV
8000063e:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000642:	2f 98       	sub	r8,-7
80000644:	30 0a       	mov	r10,0
80000646:	30 0b       	mov	r11,0
80000648:	10 9c       	mov	r12,r8
8000064a:	f0 1f 00 31 	mcall	8000070c <_ZN6Segway13timerFunctionEv+0x644>
8000064e:	18 98       	mov	r8,r12
80000650:	10 9c       	mov	r12,r8
80000652:	f0 1f 00 30 	mcall	80000710 <_ZN6Segway13timerFunctionEv+0x648>
80000656:	18 98       	mov	r8,r12
80000658:	30 0b       	mov	r11,0
8000065a:	ea 1b 42 00 	orh	r11,0x4200
8000065e:	10 9c       	mov	r12,r8
80000660:	f0 1f 00 33 	mcall	8000072c <_ZN6Segway13timerFunctionEv+0x664>
80000664:	18 98       	mov	r8,r12
80000666:	10 9c       	mov	r12,r8
80000668:	f0 1f 00 34 	mcall	80000738 <_ZN6Segway13timerFunctionEv+0x670>
8000066c:	18 99       	mov	r9,r12
8000066e:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000672:	f1 49 03 6c 	st.w	r8[876],r9
			
			debugData.driveSum = driveSum;
80000676:	ee f8 ff c8 	ld.w	r8,r7[-56]
8000067a:	70 59       	ld.w	r9,r8[0x14]
8000067c:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000680:	f1 49 03 70 	st.w	r8[880],r9
			debugData.steeringPWM = steeringPWM;
80000684:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000688:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000068c:	f1 49 03 74 	st.w	r8[884],r9
			debugData.leftSpeed = leftSpeed;
80000690:	ee f8 ff c8 	ld.w	r8,r7[-56]
80000694:	ee f9 ff f8 	ld.w	r9,r7[-8]
80000698:	f1 49 03 78 	st.w	r8[888],r9
			debugData.rightSpeed = rightSpeed;
8000069c:	ee f8 ff c8 	ld.w	r8,r7[-56]
800006a0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800006a4:	f1 49 03 7c 	st.w	r8[892],r9
			
			debugData.CFTiltAngle = CFTiltAngle;
800006a8:	ee f8 ff c8 	ld.w	r8,r7[-56]
800006ac:	f0 f8 03 48 	ld.w	r8,r8[840]
800006b0:	10 9c       	mov	r12,r8
800006b2:	f0 1f 00 22 	mcall	80000738 <_ZN6Segway13timerFunctionEv+0x670>
800006b6:	18 99       	mov	r9,r12
800006b8:	ee f8 ff c8 	ld.w	r8,r7[-56]
800006bc:	f1 49 03 80 	st.w	r8[896],r9
			debugData.speedLimitTiltAngle = speedLimitTiltAngle;
800006c0:	ee fc ff e8 	ld.w	r12,r7[-24]
800006c4:	f0 1f 00 1d 	mcall	80000738 <_ZN6Segway13timerFunctionEv+0x670>
800006c8:	18 99       	mov	r9,r12
800006ca:	ee f8 ff c8 	ld.w	r8,r7[-56]
800006ce:	f1 49 03 8c 	st.w	r8[908],r9
			
			debugData.accelerometerAngle = accelerometerAngle;
800006d2:	ee fc ff e4 	ld.w	r12,r7[-28]
800006d6:	f0 1f 00 19 	mcall	80000738 <_ZN6Segway13timerFunctionEv+0x670>
800006da:	18 99       	mov	r9,r12
800006dc:	ee f8 ff c8 	ld.w	r8,r7[-56]
800006e0:	f1 49 03 84 	st.w	r8[900],r9
			debugData.realAngleRate = realAngleRate;
800006e4:	ee fc ff dc 	ld.w	r12,r7[-36]
800006e8:	f0 1f 00 14 	mcall	80000738 <_ZN6Segway13timerFunctionEv+0x670>
800006ec:	18 99       	mov	r9,r12
800006ee:	ee f8 ff c8 	ld.w	r8,r7[-56]
800006f2:	f1 49 03 88 	st.w	r8[904],r9
			
			debugData.newDataAvailable = true;
800006f6:	ee f9 ff c8 	ld.w	r9,r7[-56]
800006fa:	30 18       	mov	r8,1
800006fc:	f3 68 03 55 	st.b	r9[853],r8
		}
	}
}
80000700:	2f 2d       	sub	sp,-56
80000702:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80000706:	00 00       	add	r0,r0
80000708:	80 00       	ld.sh	r0,r0[0x0]
8000070a:	27 58       	sub	r8,117
8000070c:	80 00       	ld.sh	r0,r0[0x0]
8000070e:	26 b6       	sub	r6,107
80000710:	80 00       	ld.sh	r0,r0[0x0]
80000712:	87 64       	st.w	r3[0x18],r4
80000714:	80 00       	ld.sh	r0,r0[0x0]
80000716:	87 f6       	st.w	r3[0x3c],r6
80000718:	80 00       	ld.sh	r0,r0[0x0]
8000071a:	7b 90       	ld.w	r0,sp[0x64]
8000071c:	80 00       	ld.sh	r0,r0[0x0]
8000071e:	80 74       	ld.sh	r4,r0[0xe]
80000720:	80 00       	ld.sh	r0,r0[0x0]
80000722:	7f 04       	ld.w	r4,pc[0x40]
80000724:	80 00       	ld.sh	r0,r0[0x0]
80000726:	88 58       	ld.sh	r8,r4[0xa]
80000728:	80 00       	ld.sh	r0,r0[0x0]
8000072a:	83 90       	st.w	r1[0x24],r0
8000072c:	80 00       	ld.sh	r0,r0[0x0]
8000072e:	86 80       	ld.uh	r0,r3[0x0]
80000730:	80 00       	ld.sh	r0,r0[0x0]
80000732:	85 d4       	st.w	r2[0x34],r4
80000734:	80 00       	ld.sh	r0,r0[0x0]
80000736:	0d 28       	ld.uh	r8,r6++
80000738:	80 00       	ld.sh	r0,r0[0x0]
8000073a:	87 d8       	st.w	r3[0x34],r8
8000073c:	80 00       	ld.sh	r0,r0[0x0]
8000073e:	0b 84       	ld.ub	r4,r5[0x0]
80000740:	80 00       	ld.sh	r0,r0[0x0]
80000742:	17 a8       	ld.ub	r8,r11[0x2]
80000744:	80 00       	ld.sh	r0,r0[0x0]
80000746:	17 2c       	ld.uh	r12,r11++
80000748:	80 00       	ld.sh	r0,r0[0x0]
8000074a:	96 4e       	ld.sh	lr,r11[0x8]
8000074c:	80 00       	ld.sh	r0,r0[0x0]
8000074e:	10 08       	add	r8,r8
80000750:	80 00       	ld.sh	r0,r0[0x0]
80000752:	1c 2e       	rsub	lr,lr
80000754:	80 00       	ld.sh	r0,r0[0x0]
80000756:	80 18       	ld.sh	r8,r0[0x2]
80000758:	80 00       	ld.sh	r0,r0[0x0]
8000075a:	0f a0       	ld.ub	r0,r7[0x2]

8000075c <_ZN6SegwayC1Ev>:


/*! \brief	Constructor. Does minimal initialization.
*/
Segway::Segway() {
8000075c:	d4 31       	pushm	r0-r7,lr
8000075e:	1a 97       	mov	r7,sp
80000760:	fa cd 00 90 	sub	sp,sp,144
80000764:	ef 4c ff fc 	st.w	r7[-4],r12
80000768:	fe f8 03 50 	ld.w	r8,pc[848]
8000076c:	ef 48 ff e0 	st.w	r7[-32],r8
80000770:	fe f8 03 4c 	ld.w	r8,pc[844]
80000774:	ef 48 ff e4 	st.w	r7[-28],r8
80000778:	ee c8 00 18 	sub	r8,r7,24
8000077c:	91 07       	st.w	r8[0x0],r7
8000077e:	fe c9 fe 84 	sub	r9,pc,-380
80000782:	91 19       	st.w	r8[0x4],r9
80000784:	91 2d       	st.w	r8[0x8],sp
80000786:	ee c8 00 38 	sub	r8,r7,56
8000078a:	10 9c       	mov	r12,r8
8000078c:	f0 1f 00 cd 	mcall	80000ac0 <_ZN6SegwayC1Ev+0x364>
80000790:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000794:	3f f9       	mov	r9,-1
80000796:	ef 49 ff cc 	st.w	r7[-52],r9
8000079a:	10 9c       	mov	r12,r8
8000079c:	f0 1f 00 ca 	mcall	80000ac4 <_ZN6SegwayC1Ev+0x368>
800007a0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800007a4:	2f f8       	sub	r8,-1
800007a6:	30 b9       	mov	r9,11
800007a8:	ef 49 ff cc 	st.w	r7[-52],r9
800007ac:	10 9c       	mov	r12,r8
800007ae:	f0 1f 00 c7 	mcall	80000ac8 <_ZN6SegwayC1Ev+0x36c>
800007b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800007b6:	2f e8       	sub	r8,-2
800007b8:	30 a9       	mov	r9,10
800007ba:	ef 49 ff cc 	st.w	r7[-52],r9
800007be:	10 9c       	mov	r12,r8
800007c0:	f0 1f 00 c3 	mcall	80000acc <_ZN6SegwayC1Ev+0x370>
800007c4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800007c8:	2f d8       	sub	r8,-3
800007ca:	30 99       	mov	r9,9
800007cc:	ef 49 ff cc 	st.w	r7[-52],r9
800007d0:	10 9c       	mov	r12,r8
800007d2:	f0 1f 00 c0 	mcall	80000ad0 <_ZN6SegwayC1Ev+0x374>
800007d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800007da:	2f c8       	sub	r8,-4
800007dc:	30 89       	mov	r9,8
800007de:	ef 49 ff cc 	st.w	r7[-52],r9
800007e2:	10 9c       	mov	r12,r8
800007e4:	f0 1f 00 bb 	mcall	80000ad0 <_ZN6SegwayC1Ev+0x374>
800007e8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800007ec:	2f b8       	sub	r8,-5
800007ee:	30 79       	mov	r9,7
800007f0:	ef 49 ff cc 	st.w	r7[-52],r9
800007f4:	10 9c       	mov	r12,r8
800007f6:	f0 1f 00 b7 	mcall	80000ad0 <_ZN6SegwayC1Ev+0x374>
800007fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800007fe:	2f a8       	sub	r8,-6
80000800:	30 69       	mov	r9,6
80000802:	ef 49 ff cc 	st.w	r7[-52],r9
80000806:	10 9c       	mov	r12,r8
80000808:	f0 1f 00 b2 	mcall	80000ad0 <_ZN6SegwayC1Ev+0x374>
8000080c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000810:	2f 98       	sub	r8,-7
80000812:	30 59       	mov	r9,5
80000814:	ef 49 ff cc 	st.w	r7[-52],r9
80000818:	10 9c       	mov	r12,r8
8000081a:	f0 1f 00 ae 	mcall	80000ad0 <_ZN6SegwayC1Ev+0x374>
8000081e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000822:	2f 88       	sub	r8,-8
80000824:	30 49       	mov	r9,4
80000826:	ef 49 ff cc 	st.w	r7[-52],r9
8000082a:	10 9c       	mov	r12,r8
8000082c:	f0 1f 00 aa 	mcall	80000ad4 <_ZN6SegwayC1Ev+0x378>
80000830:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000834:	2f 78       	sub	r8,-9
80000836:	30 39       	mov	r9,3
80000838:	ef 49 ff cc 	st.w	r7[-52],r9
8000083c:	10 9c       	mov	r12,r8
8000083e:	f0 1f 00 a6 	mcall	80000ad4 <_ZN6SegwayC1Ev+0x378>
80000842:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000846:	2f 48       	sub	r8,-12
80000848:	30 29       	mov	r9,2
8000084a:	ef 49 ff cc 	st.w	r7[-52],r9
8000084e:	10 9c       	mov	r12,r8
80000850:	f0 1f 00 a2 	mcall	80000ad8 <_ZN6SegwayC1Ev+0x37c>
80000854:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000858:	2f 08       	sub	r8,-16
8000085a:	30 19       	mov	r9,1
8000085c:	ef 49 ff cc 	st.w	r7[-52],r9
80000860:	10 9c       	mov	r12,r8
80000862:	f0 1f 00 9e 	mcall	80000ad8 <_ZN6SegwayC1Ev+0x37c>
	debugData = {0};
80000866:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000086a:	f0 c8 fc ac 	sub	r8,r8,-852
8000086e:	30 0a       	mov	r10,0
80000870:	30 0b       	mov	r11,0
80000872:	f0 eb 00 00 	st.d	r8[0],r10
80000876:	2f 88       	sub	r8,-8
80000878:	30 0a       	mov	r10,0
8000087a:	30 0b       	mov	r11,0
8000087c:	f0 eb 00 00 	st.d	r8[0],r10
80000880:	2f 88       	sub	r8,-8
80000882:	30 0a       	mov	r10,0
80000884:	30 0b       	mov	r11,0
80000886:	f0 eb 00 00 	st.d	r8[0],r10
8000088a:	2f 88       	sub	r8,-8
8000088c:	30 0a       	mov	r10,0
8000088e:	30 0b       	mov	r11,0
80000890:	f0 eb 00 00 	st.d	r8[0],r10
80000894:	2f 88       	sub	r8,-8
80000896:	30 0a       	mov	r10,0
80000898:	30 0b       	mov	r11,0
8000089a:	f0 eb 00 00 	st.d	r8[0],r10
8000089e:	2f 88       	sub	r8,-8
800008a0:	30 0a       	mov	r10,0
800008a2:	30 0b       	mov	r11,0
800008a4:	f0 eb 00 00 	st.d	r8[0],r10
800008a8:	2f 88       	sub	r8,-8
800008aa:	30 0a       	mov	r10,0
800008ac:	30 0b       	mov	r11,0
800008ae:	f0 eb 00 00 	st.d	r8[0],r10
800008b2:	2f 88       	sub	r8,-8
800008b4:	30 09       	mov	r9,0
800008b6:	91 09       	st.w	r8[0x0],r9
800008b8:	2f c8       	sub	r8,-4
	debugDataCounter = 0;
800008ba:	ee f8 ff fc 	ld.w	r8,r7[-4]
800008be:	30 09       	mov	r9,0
800008c0:	f1 49 03 44 	st.w	r8[836],r9
	
	CFTiltAngle = 0;
800008c4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800008c8:	30 09       	mov	r9,0
800008ca:	f1 49 03 48 	st.w	r8[840],r9
	
	AVGSpeedLimitDriveSumArray = {0};
800008ce:	ee f8 ff fc 	ld.w	r8,r7[-4]
800008d2:	2e 88       	sub	r8,-24
800008d4:	e0 69 03 20 	mov	r9,800
800008d8:	12 9a       	mov	r10,r9
800008da:	30 0b       	mov	r11,0
800008dc:	10 9c       	mov	r12,r8
800008de:	f0 1f 00 80 	mcall	80000adc <_ZN6SegwayC1Ev+0x380>
	AVGSpeedLimitDriveSumArray_index = 0;
800008e2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800008e6:	30 09       	mov	r9,0
800008e8:	f1 49 03 38 	st.w	r8[824],r9
800008ec:	ee c8 00 38 	sub	r8,r7,56
800008f0:	10 9c       	mov	r12,r8
800008f2:	f0 1f 00 7c 	mcall	80000ae0 <_ZN6SegwayC1Ev+0x384>
}
800008f6:	2d cd       	sub	sp,-144
800008f8:	d8 32       	popm	r0-r7,pc
800008fa:	ee fa ff cc 	ld.w	r10,r7[-52]
800008fe:	ee f8 ff d0 	ld.w	r8,r7[-48]
80000902:	ee f9 ff d4 	ld.w	r9,r7[-44]
80000906:	58 1a       	cp.w	r10,1
80000908:	c2 80       	breq	80000958 <_ZN6SegwayC1Ev+0x1fc>
8000090a:	58 2a       	cp.w	r10,2
8000090c:	c3 70       	breq	8000097a <_ZN6SegwayC1Ev+0x21e>
8000090e:	58 3a       	cp.w	r10,3
80000910:	c4 60       	breq	8000099c <_ZN6SegwayC1Ev+0x240>
80000912:	58 4a       	cp.w	r10,4
80000914:	c5 50       	breq	800009be <_ZN6SegwayC1Ev+0x262>
80000916:	58 5a       	cp.w	r10,5
80000918:	c6 40       	breq	800009e0 <_ZN6SegwayC1Ev+0x284>
8000091a:	58 6a       	cp.w	r10,6
8000091c:	c7 30       	breq	80000a02 <_ZN6SegwayC1Ev+0x2a6>
8000091e:	58 7a       	cp.w	r10,7
80000920:	e0 80 00 82 	breq	80000a24 <_ZN6SegwayC1Ev+0x2c8>
80000924:	58 8a       	cp.w	r10,8
80000926:	e0 80 00 90 	breq	80000a46 <_ZN6SegwayC1Ev+0x2ea>
8000092a:	58 9a       	cp.w	r10,9
8000092c:	e0 80 00 9e 	breq	80000a68 <_ZN6SegwayC1Ev+0x30c>
80000930:	58 aa       	cp.w	r10,10
80000932:	e0 80 00 ac 	breq	80000a8a <_ZN6SegwayC1Ev+0x32e>
80000936:	ef 49 ff 74 	st.w	r7[-140],r9
8000093a:	ef 48 ff 70 	st.w	r7[-144],r8
8000093e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000942:	2f 48       	sub	r8,-12
80000944:	30 09       	mov	r9,0
80000946:	ef 49 ff cc 	st.w	r7[-52],r9
8000094a:	10 9c       	mov	r12,r8
8000094c:	f0 1f 00 66 	mcall	80000ae4 <_ZN6SegwayC1Ev+0x388>
80000950:	ee f8 ff 70 	ld.w	r8,r7[-144]
80000954:	ee f9 ff 74 	ld.w	r9,r7[-140]
80000958:	ef 49 ff 7c 	st.w	r7[-132],r9
8000095c:	ef 48 ff 78 	st.w	r7[-136],r8
80000960:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000964:	2f 78       	sub	r8,-9
80000966:	30 09       	mov	r9,0
80000968:	ef 49 ff cc 	st.w	r7[-52],r9
8000096c:	10 9c       	mov	r12,r8
8000096e:	f0 1f 00 5f 	mcall	80000ae8 <_ZN6SegwayC1Ev+0x38c>
80000972:	ee f8 ff 78 	ld.w	r8,r7[-136]
80000976:	ee f9 ff 7c 	ld.w	r9,r7[-132]
8000097a:	ef 49 ff 84 	st.w	r7[-124],r9
8000097e:	ef 48 ff 80 	st.w	r7[-128],r8
80000982:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000986:	2f 88       	sub	r8,-8
80000988:	30 09       	mov	r9,0
8000098a:	ef 49 ff cc 	st.w	r7[-52],r9
8000098e:	10 9c       	mov	r12,r8
80000990:	f0 1f 00 56 	mcall	80000ae8 <_ZN6SegwayC1Ev+0x38c>
80000994:	ee f8 ff 80 	ld.w	r8,r7[-128]
80000998:	ee f9 ff 84 	ld.w	r9,r7[-124]
8000099c:	ef 49 ff 8c 	st.w	r7[-116],r9
800009a0:	ef 48 ff 88 	st.w	r7[-120],r8
800009a4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800009a8:	2f 98       	sub	r8,-7
800009aa:	30 09       	mov	r9,0
800009ac:	ef 49 ff cc 	st.w	r7[-52],r9
800009b0:	10 9c       	mov	r12,r8
800009b2:	f0 1f 00 4f 	mcall	80000aec <_ZN6SegwayC1Ev+0x390>
800009b6:	ee f8 ff 88 	ld.w	r8,r7[-120]
800009ba:	ee f9 ff 8c 	ld.w	r9,r7[-116]
800009be:	ef 49 ff 94 	st.w	r7[-108],r9
800009c2:	ef 48 ff 90 	st.w	r7[-112],r8
800009c6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800009ca:	2f a8       	sub	r8,-6
800009cc:	30 09       	mov	r9,0
800009ce:	ef 49 ff cc 	st.w	r7[-52],r9
800009d2:	10 9c       	mov	r12,r8
800009d4:	f0 1f 00 46 	mcall	80000aec <_ZN6SegwayC1Ev+0x390>
800009d8:	ee f8 ff 90 	ld.w	r8,r7[-112]
800009dc:	ee f9 ff 94 	ld.w	r9,r7[-108]
800009e0:	ef 49 ff 9c 	st.w	r7[-100],r9
800009e4:	ef 48 ff 98 	st.w	r7[-104],r8
800009e8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800009ec:	2f b8       	sub	r8,-5
800009ee:	30 09       	mov	r9,0
800009f0:	ef 49 ff cc 	st.w	r7[-52],r9
800009f4:	10 9c       	mov	r12,r8
800009f6:	f0 1f 00 3e 	mcall	80000aec <_ZN6SegwayC1Ev+0x390>
800009fa:	ee f8 ff 98 	ld.w	r8,r7[-104]
800009fe:	ee f9 ff 9c 	ld.w	r9,r7[-100]
80000a02:	ef 49 ff a4 	st.w	r7[-92],r9
80000a06:	ef 48 ff a0 	st.w	r7[-96],r8
80000a0a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000a0e:	2f c8       	sub	r8,-4
80000a10:	30 09       	mov	r9,0
80000a12:	ef 49 ff cc 	st.w	r7[-52],r9
80000a16:	10 9c       	mov	r12,r8
80000a18:	f0 1f 00 35 	mcall	80000aec <_ZN6SegwayC1Ev+0x390>
80000a1c:	ee f8 ff a0 	ld.w	r8,r7[-96]
80000a20:	ee f9 ff a4 	ld.w	r9,r7[-92]
80000a24:	ef 49 ff ac 	st.w	r7[-84],r9
80000a28:	ef 48 ff a8 	st.w	r7[-88],r8
80000a2c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000a30:	2f d8       	sub	r8,-3
80000a32:	30 09       	mov	r9,0
80000a34:	ef 49 ff cc 	st.w	r7[-52],r9
80000a38:	10 9c       	mov	r12,r8
80000a3a:	f0 1f 00 2d 	mcall	80000aec <_ZN6SegwayC1Ev+0x390>
80000a3e:	ee f8 ff a8 	ld.w	r8,r7[-88]
80000a42:	ee f9 ff ac 	ld.w	r9,r7[-84]
80000a46:	ef 49 ff b4 	st.w	r7[-76],r9
80000a4a:	ef 48 ff b0 	st.w	r7[-80],r8
80000a4e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000a52:	2f e8       	sub	r8,-2
80000a54:	30 09       	mov	r9,0
80000a56:	ef 49 ff cc 	st.w	r7[-52],r9
80000a5a:	10 9c       	mov	r12,r8
80000a5c:	f0 1f 00 25 	mcall	80000af0 <_ZN6SegwayC1Ev+0x394>
80000a60:	ee f8 ff b0 	ld.w	r8,r7[-80]
80000a64:	ee f9 ff b4 	ld.w	r9,r7[-76]
80000a68:	ef 49 ff bc 	st.w	r7[-68],r9
80000a6c:	ef 48 ff b8 	st.w	r7[-72],r8
80000a70:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000a74:	2f f8       	sub	r8,-1
80000a76:	30 09       	mov	r9,0
80000a78:	ef 49 ff cc 	st.w	r7[-52],r9
80000a7c:	10 9c       	mov	r12,r8
80000a7e:	f0 1f 00 1e 	mcall	80000af4 <_ZN6SegwayC1Ev+0x398>
80000a82:	ee f8 ff b8 	ld.w	r8,r7[-72]
80000a86:	ee f9 ff bc 	ld.w	r9,r7[-68]
80000a8a:	ef 49 ff c4 	st.w	r7[-60],r9
80000a8e:	ef 48 ff c0 	st.w	r7[-64],r8
80000a92:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000a96:	30 09       	mov	r9,0
80000a98:	ef 49 ff cc 	st.w	r7[-52],r9
80000a9c:	10 9c       	mov	r12,r8
80000a9e:	f0 1f 00 17 	mcall	80000af8 <_ZN6SegwayC1Ev+0x39c>
80000aa2:	ee f8 ff c0 	ld.w	r8,r7[-64]
80000aa6:	ee f9 ff c4 	ld.w	r9,r7[-60]
80000aaa:	3f f9       	mov	r9,-1
80000aac:	ef 49 ff cc 	st.w	r7[-52],r9
80000ab0:	10 9c       	mov	r12,r8
80000ab2:	f0 1f 00 13 	mcall	80000afc <_ZN6SegwayC1Ev+0x3a0>
80000ab6:	00 00       	add	r0,r0
80000ab8:	80 00       	ld.sh	r0,r0[0x0]
80000aba:	3e d4       	mov	r4,-19
80000abc:	00 00       	add	r0,r0
80000abe:	00 04       	add	r4,r0
80000ac0:	80 00       	ld.sh	r0,r0[0x0]
80000ac2:	88 e4       	ld.uh	r4,r4[0xc]
80000ac4:	80 00       	ld.sh	r0,r0[0x0]
80000ac6:	27 6e       	sub	lr,118
80000ac8:	80 00       	ld.sh	r0,r0[0x0]
80000aca:	1b 78       	ld.ub	r8,--sp
80000acc:	80 00       	ld.sh	r0,r0[0x0]
80000ace:	27 1e       	sub	lr,113
80000ad0:	80 00       	ld.sh	r0,r0[0x0]
80000ad2:	26 74       	sub	r4,103
80000ad4:	80 00       	ld.sh	r0,r0[0x0]
80000ad6:	1b b2       	ld.ub	r2,sp[0x3]
80000ad8:	80 00       	ld.sh	r0,r0[0x0]
80000ada:	29 5c       	sub	r12,-107
80000adc:	80 00       	ld.sh	r0,r0[0x0]
80000ade:	96 4e       	ld.sh	lr,r11[0x8]
80000ae0:	80 00       	ld.sh	r0,r0[0x0]
80000ae2:	88 f4       	ld.uh	r4,r4[0xe]
80000ae4:	80 00       	ld.sh	r0,r0[0x0]
80000ae6:	29 78       	sub	r8,-105
80000ae8:	80 00       	ld.sh	r0,r0[0x0]
80000aea:	1b c4       	ld.ub	r4,sp[0x4]
80000aec:	80 00       	ld.sh	r0,r0[0x0]
80000aee:	26 86       	sub	r6,104
80000af0:	80 00       	ld.sh	r0,r0[0x0]
80000af2:	27 30       	sub	r0,115
80000af4:	80 00       	ld.sh	r0,r0[0x0]
80000af6:	1b 8a       	ld.ub	r10,sp[0x0]
80000af8:	80 00       	ld.sh	r0,r0[0x0]
80000afa:	27 80       	sub	r0,120
80000afc:	80 00       	ld.sh	r0,r0[0x0]
80000afe:	8a ac       	ld.uh	r12,r5[0x4]

80000b00 <_ZN6Segway16expMovingAverageEffh>:
	\param	oldVal	[in] old/current average
	\param	newVal	[in] measured value
	\param	weightOfNewVal_permille	[in] weight factor according to function description in permille.
	\return	Exponential moving average
*/
float Segway::expMovingAverage( float oldVal, float newVal, unsigned char weightOfNewVal_permille ) {
80000b00:	eb cd 40 c0 	pushm	r6-r7,lr
80000b04:	1a 97       	mov	r7,sp
80000b06:	20 4d       	sub	sp,16
80000b08:	ef 4c ff fc 	st.w	r7[-4],r12
80000b0c:	ef 4b ff f8 	st.w	r7[-8],r11
80000b10:	ef 4a ff f4 	st.w	r7[-12],r10
80000b14:	12 98       	mov	r8,r9
80000b16:	ef 68 ff f0 	st.b	r7[-16],r8
	return ( float( 1000 - weightOfNewVal_permille ) * oldVal + weightOfNewVal_permille * newVal ) / 1000.0;
80000b1a:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80000b1e:	e0 69 03 e8 	mov	r9,1000
80000b22:	f2 08 01 08 	sub	r8,r9,r8
80000b26:	10 9c       	mov	r12,r8
80000b28:	f0 1f 00 13 	mcall	80000b74 <_ZN6Segway16expMovingAverageEffh+0x74>
80000b2c:	18 98       	mov	r8,r12
80000b2e:	ee fb ff f8 	ld.w	r11,r7[-8]
80000b32:	10 9c       	mov	r12,r8
80000b34:	f0 1f 00 11 	mcall	80000b78 <_ZN6Segway16expMovingAverageEffh+0x78>
80000b38:	18 98       	mov	r8,r12
80000b3a:	10 96       	mov	r6,r8
80000b3c:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80000b40:	10 9c       	mov	r12,r8
80000b42:	f0 1f 00 0d 	mcall	80000b74 <_ZN6Segway16expMovingAverageEffh+0x74>
80000b46:	18 98       	mov	r8,r12
80000b48:	ee fb ff f4 	ld.w	r11,r7[-12]
80000b4c:	10 9c       	mov	r12,r8
80000b4e:	f0 1f 00 0b 	mcall	80000b78 <_ZN6Segway16expMovingAverageEffh+0x78>
80000b52:	18 98       	mov	r8,r12
80000b54:	10 9b       	mov	r11,r8
80000b56:	0c 9c       	mov	r12,r6
80000b58:	f0 1f 00 09 	mcall	80000b7c <_ZN6Segway16expMovingAverageEffh+0x7c>
80000b5c:	18 98       	mov	r8,r12
80000b5e:	30 0b       	mov	r11,0
80000b60:	ea 1b 44 7a 	orh	r11,0x447a
80000b64:	10 9c       	mov	r12,r8
80000b66:	f0 1f 00 07 	mcall	80000b80 <_ZN6Segway16expMovingAverageEffh+0x80>
80000b6a:	18 98       	mov	r8,r12
}
80000b6c:	10 9c       	mov	r12,r8
80000b6e:	2f cd       	sub	sp,-16
80000b70:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80000b74:	80 00       	ld.sh	r0,r0[0x0]
80000b76:	87 64       	st.w	r3[0x18],r4
80000b78:	80 00       	ld.sh	r0,r0[0x0]
80000b7a:	86 80       	ld.uh	r0,r3[0x0]
80000b7c:	80 00       	ld.sh	r0,r0[0x0]
80000b7e:	85 d4       	st.w	r2[0x34],r4
80000b80:	80 00       	ld.sh	r0,r0[0x0]
80000b82:	83 90       	st.w	r1[0x24],r0

80000b84 <_ZN6Segway16limitSteeringPWMEll>:
				
	\param	steeringPotentiometerValue	[in] value returned by steering potentiometer (signed, zero means no steering)
	\param	driveSum	[in] current Speed (driveSum value in timerFunction)
	\return	steering PWM
*/
long Segway::limitSteeringPWM( long steeringPotentiometerValue, long driveSum ) {
80000b84:	eb cd 40 c0 	pushm	r6-r7,lr
80000b88:	1a 97       	mov	r7,sp
80000b8a:	20 4d       	sub	sp,16
80000b8c:	ef 4c ff f8 	st.w	r7[-8],r12
80000b90:	ef 4b ff f4 	st.w	r7[-12],r11
80000b94:	ef 4a ff f0 	st.w	r7[-16],r10
	// Limit steering potentiometer value to what is expected at maximum (ALGCFG_STEERING_MAX_STEERINGPOTI_VALUE)
	if( steeringPotentiometerValue > ALGCFG_STEERING_MAX_STEERINGPOTI_VALUE ) {
80000b98:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000b9c:	e0 48 00 28 	cp.w	r8,40
80000ba0:	e0 8a 00 06 	brle	80000bac <_ZN6Segway16limitSteeringPWMEll+0x28>
		steeringPotentiometerValue = ALGCFG_STEERING_MAX_STEERINGPOTI_VALUE;
80000ba4:	32 88       	mov	r8,40
80000ba6:	ef 48 ff f4 	st.w	r7[-12],r8
80000baa:	c0 98       	rjmp	80000bbc <_ZN6Segway16limitSteeringPWMEll+0x38>
	} else if( steeringPotentiometerValue < -ALGCFG_STEERING_MAX_STEERINGPOTI_VALUE ) {
80000bac:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000bb0:	fe 58 ff d8 	cp.w	r8,-40
80000bb4:	c0 44       	brge	80000bbc <_ZN6Segway16limitSteeringPWMEll+0x38>
		steeringPotentiometerValue = -ALGCFG_STEERING_MAX_STEERINGPOTI_VALUE;
80000bb6:	3d 88       	mov	r8,-40
80000bb8:	ef 48 ff f4 	st.w	r7[-12],r8
	}

	// Calculate the absolute value of the current drive speed.
	long absDriveSum;
	if( driveSum < 0 ) {
80000bbc:	ee f8 ff f0 	ld.w	r8,r7[-16]
80000bc0:	58 08       	cp.w	r8,0
80000bc2:	c0 74       	brge	80000bd0 <_ZN6Segway16limitSteeringPWMEll+0x4c>
		absDriveSum = -driveSum;
80000bc4:	ee f8 ff f0 	ld.w	r8,r7[-16]
80000bc8:	5c 38       	neg	r8
80000bca:	ef 48 ff fc 	st.w	r7[-4],r8
80000bce:	c0 58       	rjmp	80000bd8 <_ZN6Segway16limitSteeringPWMEll+0x54>
	} else	
	{
		absDriveSum = driveSum;
80000bd0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80000bd4:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	
	static float MAMaxSteeringPWM = 0;
	
	if( absDriveSum > ALGCFG_BLOCK_STEERING_PWM * PWM_TO_DRIVESUM_FACTOR ) {
80000bd8:	ee fc ff fc 	ld.w	r12,r7[-4]
80000bdc:	f0 1f 00 4b 	mcall	80000d08 <_ZN6Segway16limitSteeringPWMEll+0x184>
80000be0:	18 98       	mov	r8,r12
80000be2:	30 06       	mov	r6,0
80000be4:	10 9b       	mov	r11,r8
80000be6:	e0 6c 3c 00 	mov	r12,15360
80000bea:	ea 1c 46 0c 	orh	r12,0x460c
80000bee:	f0 1f 00 48 	mcall	80000d0c <_ZN6Segway16limitSteeringPWMEll+0x188>
80000bf2:	18 98       	mov	r8,r12
80000bf4:	58 08       	cp.w	r8,0
80000bf6:	c0 20       	breq	80000bfa <_ZN6Segway16limitSteeringPWMEll+0x76>
80000bf8:	30 16       	mov	r6,1
80000bfa:	f1 d6 c0 08 	bfextu	r8,r6,0x0,0x8
80000bfe:	c0 30       	breq	80000c04 <_ZN6Segway16limitSteeringPWMEll+0x80>
		// If drive speed PWM exceeds ALGCFG_BLOCK_STEERING_PWM, block steering.
		return 0;
80000c00:	30 08       	mov	r8,0
80000c02:	c7 e8       	rjmp	80000cfe <_ZN6Segway16limitSteeringPWMEll+0x17a>
	} else if( absDriveSum > ALGCFG_DYNAMIC_STEERING_MAX_PWM * PWM_TO_DRIVESUM_FACTOR ) {
80000c04:	ee fc ff fc 	ld.w	r12,r7[-4]
80000c08:	f0 1f 00 40 	mcall	80000d08 <_ZN6Segway16limitSteeringPWMEll+0x184>
80000c0c:	18 98       	mov	r8,r12
80000c0e:	30 06       	mov	r6,0
80000c10:	10 9b       	mov	r11,r8
80000c12:	e0 6c 48 00 	mov	r12,18432
80000c16:	ea 1c 45 a8 	orh	r12,0x45a8
80000c1a:	f0 1f 00 3d 	mcall	80000d0c <_ZN6Segway16limitSteeringPWMEll+0x188>
80000c1e:	18 98       	mov	r8,r12
80000c20:	58 08       	cp.w	r8,0
80000c22:	c0 20       	breq	80000c26 <_ZN6Segway16limitSteeringPWMEll+0xa2>
80000c24:	30 16       	mov	r6,1
80000c26:	f1 d6 c0 08 	bfextu	r8,r6,0x0,0x8
80000c2a:	c1 00       	breq	80000c4a <_ZN6Segway16limitSteeringPWMEll+0xc6>
		// If drive speed PWM is lower than ALGCFG_BLOCK_STEERING_PWM but over ALGCFG_DYNAMIC_STEERING_MAX_PWM,
		// allow minimal steering.
		MAMaxSteeringPWM = expMovingAverage( MAMaxSteeringPWM, float( ALGCFG_DYNAMIC_STEERING_AT_MAX_PWM ), 20 );
80000c2c:	4b 98       	lddpc	r8,80000d10 <_ZN6Segway16limitSteeringPWMEll+0x18c>
80000c2e:	70 08       	ld.w	r8,r8[0x0]
80000c30:	31 49       	mov	r9,20
80000c32:	30 0a       	mov	r10,0
80000c34:	ea 1a 40 80 	orh	r10,0x4080
80000c38:	10 9b       	mov	r11,r8
80000c3a:	ee fc ff f8 	ld.w	r12,r7[-8]
80000c3e:	f0 1f 00 36 	mcall	80000d14 <_ZN6Segway16limitSteeringPWMEll+0x190>
80000c42:	18 99       	mov	r9,r12
80000c44:	4b 38       	lddpc	r8,80000d10 <_ZN6Segway16limitSteeringPWMEll+0x18c>
80000c46:	91 09       	st.w	r8[0x0],r9
80000c48:	c2 f8       	rjmp	80000ca6 <_ZN6Segway16limitSteeringPWMEll+0x122>
	} else {
		// steeringSpeed decreases from ALGCFG_DYNAMIC_STEERING_AT_NO_SPEED to ALGCFG_DYNAMIC_STEERING_AT_MAX_PWM with increasing PWM from 0 to ALGCFG_DYNAMIC_STEERING_MAX_PWM
		MAMaxSteeringPWM = expMovingAverage( MAMaxSteeringPWM, float( ALGCFG_DYNAMIC_STEERING_AT_MAX_PWM + ( ALGCFG_DYNAMIC_STEERING_AT_NO_SPEED - ALGCFG_DYNAMIC_STEERING_AT_MAX_PWM ) * ( 1 - absDriveSum / ( ALGCFG_DYNAMIC_STEERING_MAX_PWM * PWM_TO_DRIVESUM_FACTOR ))), 20 );
80000c4a:	ee fc ff fc 	ld.w	r12,r7[-4]
80000c4e:	f0 1f 00 2f 	mcall	80000d08 <_ZN6Segway16limitSteeringPWMEll+0x184>
80000c52:	18 98       	mov	r8,r12
80000c54:	e0 6b 48 00 	mov	r11,18432
80000c58:	ea 1b c5 a8 	orh	r11,0xc5a8
80000c5c:	10 9c       	mov	r12,r8
80000c5e:	f0 1f 00 2f 	mcall	80000d18 <_ZN6Segway16limitSteeringPWMEll+0x194>
80000c62:	18 98       	mov	r8,r12
80000c64:	30 0b       	mov	r11,0
80000c66:	ea 1b 3f 80 	orh	r11,0x3f80
80000c6a:	10 9c       	mov	r12,r8
80000c6c:	f0 1f 00 2c 	mcall	80000d1c <_ZN6Segway16limitSteeringPWMEll+0x198>
80000c70:	18 98       	mov	r8,r12
80000c72:	30 0b       	mov	r11,0
80000c74:	ea 1b 41 80 	orh	r11,0x4180
80000c78:	10 9c       	mov	r12,r8
80000c7a:	f0 1f 00 2a 	mcall	80000d20 <_ZN6Segway16limitSteeringPWMEll+0x19c>
80000c7e:	18 98       	mov	r8,r12
80000c80:	30 0b       	mov	r11,0
80000c82:	ea 1b 40 80 	orh	r11,0x4080
80000c86:	10 9c       	mov	r12,r8
80000c88:	f0 1f 00 25 	mcall	80000d1c <_ZN6Segway16limitSteeringPWMEll+0x198>
80000c8c:	18 98       	mov	r8,r12
80000c8e:	10 9a       	mov	r10,r8
80000c90:	4a 08       	lddpc	r8,80000d10 <_ZN6Segway16limitSteeringPWMEll+0x18c>
80000c92:	70 08       	ld.w	r8,r8[0x0]
80000c94:	31 49       	mov	r9,20
80000c96:	10 9b       	mov	r11,r8
80000c98:	ee fc ff f8 	ld.w	r12,r7[-8]
80000c9c:	f0 1f 00 1e 	mcall	80000d14 <_ZN6Segway16limitSteeringPWMEll+0x190>
80000ca0:	18 99       	mov	r9,r12
80000ca2:	49 c8       	lddpc	r8,80000d10 <_ZN6Segway16limitSteeringPWMEll+0x18c>
80000ca4:	91 09       	st.w	r8[0x0],r9
	}
	
	// If the maximum Steering PWM exceeds ALGCFG_DYNAMIC_STEERING_AT_NO_SPEED (should not happen ), limit it to that.
	if( MAMaxSteeringPWM > ALGCFG_DYNAMIC_STEERING_AT_NO_SPEED ) {
80000ca6:	49 b8       	lddpc	r8,80000d10 <_ZN6Segway16limitSteeringPWMEll+0x18c>
80000ca8:	70 08       	ld.w	r8,r8[0x0]
80000caa:	30 06       	mov	r6,0
80000cac:	10 9b       	mov	r11,r8
80000cae:	30 0c       	mov	r12,0
80000cb0:	ea 1c 41 a0 	orh	r12,0x41a0
80000cb4:	f0 1f 00 16 	mcall	80000d0c <_ZN6Segway16limitSteeringPWMEll+0x188>
80000cb8:	18 98       	mov	r8,r12
80000cba:	58 08       	cp.w	r8,0
80000cbc:	c0 20       	breq	80000cc0 <_ZN6Segway16limitSteeringPWMEll+0x13c>
80000cbe:	30 16       	mov	r6,1
80000cc0:	f1 d6 c0 08 	bfextu	r8,r6,0x0,0x8
80000cc4:	c0 60       	breq	80000cd0 <_ZN6Segway16limitSteeringPWMEll+0x14c>
		MAMaxSteeringPWM = ALGCFG_DYNAMIC_STEERING_AT_NO_SPEED;
80000cc6:	49 38       	lddpc	r8,80000d10 <_ZN6Segway16limitSteeringPWMEll+0x18c>
80000cc8:	30 09       	mov	r9,0
80000cca:	ea 19 41 a0 	orh	r9,0x41a0
80000cce:	91 09       	st.w	r8[0x0],r9
	}
	
	return ( MAMaxSteeringPWM * steeringPotentiometerValue ) / float( ALGCFG_STEERING_MAX_STEERINGPOTI_VALUE );
80000cd0:	ee fc ff f4 	ld.w	r12,r7[-12]
80000cd4:	f0 1f 00 0d 	mcall	80000d08 <_ZN6Segway16limitSteeringPWMEll+0x184>
80000cd8:	18 98       	mov	r8,r12
80000cda:	48 e9       	lddpc	r9,80000d10 <_ZN6Segway16limitSteeringPWMEll+0x18c>
80000cdc:	72 09       	ld.w	r9,r9[0x0]
80000cde:	12 9b       	mov	r11,r9
80000ce0:	10 9c       	mov	r12,r8
80000ce2:	f0 1f 00 10 	mcall	80000d20 <_ZN6Segway16limitSteeringPWMEll+0x19c>
80000ce6:	18 98       	mov	r8,r12
80000ce8:	30 0b       	mov	r11,0
80000cea:	ea 1b 42 20 	orh	r11,0x4220
80000cee:	10 9c       	mov	r12,r8
80000cf0:	f0 1f 00 0a 	mcall	80000d18 <_ZN6Segway16limitSteeringPWMEll+0x194>
80000cf4:	18 98       	mov	r8,r12
80000cf6:	10 9c       	mov	r12,r8
80000cf8:	f0 1f 00 0b 	mcall	80000d24 <_ZN6Segway16limitSteeringPWMEll+0x1a0>
80000cfc:	18 98       	mov	r8,r12
}
80000cfe:	10 9c       	mov	r12,r8
80000d00:	2f cd       	sub	sp,-16
80000d02:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80000d06:	00 00       	add	r0,r0
80000d08:	80 00       	ld.sh	r0,r0[0x0]
80000d0a:	87 64       	st.w	r3[0x18],r4
80000d0c:	80 00       	ld.sh	r0,r0[0x0]
80000d0e:	80 3e       	ld.sh	lr,r0[0x6]
80000d10:	00 00       	add	r0,r0
80000d12:	06 10       	sub	r0,r3
80000d14:	80 00       	ld.sh	r0,r0[0x0]
80000d16:	0b 00       	ld.w	r0,r5++
80000d18:	80 00       	ld.sh	r0,r0[0x0]
80000d1a:	83 90       	st.w	r1[0x24],r0
80000d1c:	80 00       	ld.sh	r0,r0[0x0]
80000d1e:	85 d4       	st.w	r2[0x34],r4
80000d20:	80 00       	ld.sh	r0,r0[0x0]
80000d22:	86 80       	ld.uh	r0,r3[0x0]
80000d24:	80 00       	ld.sh	r0,r0[0x0]
80000d26:	87 d8       	st.w	r3[0x34],r8

80000d28 <_ZN6Segway14limitSpeedSoftEl>:
		speed, the angle remains at ALGCFG_SPEEDLIMIT_LEAN_BACK_MAX_DEGREES.
				
	\param	driveSum	[in] current Speed (driveSum value in timerFunction)
	\return	correction angle for the speed limit
*/
float Segway::limitSpeedSoft( long driveSum ) {
80000d28:	eb cd 40 c0 	pushm	r6-r7,lr
80000d2c:	1a 97       	mov	r7,sp
80000d2e:	20 4d       	sub	sp,16
80000d30:	ef 4c ff f4 	st.w	r7[-12],r12
80000d34:	ef 4b ff f0 	st.w	r7[-16],r11
	// Store current driveSum in an array for averaging.
	if( AVGSpeedLimitDriveSumArray_index >= 200 ) {
80000d38:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000d3c:	f0 f8 03 38 	ld.w	r8,r8[824]
80000d40:	e0 48 00 c7 	cp.w	r8,199
80000d44:	e0 8a 00 07 	brle	80000d52 <_ZN6Segway14limitSpeedSoftEl+0x2a>
		AVGSpeedLimitDriveSumArray_index = 0;
80000d48:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000d4c:	30 09       	mov	r9,0
80000d4e:	f1 49 03 38 	st.w	r8[824],r9
	}
	AVGSpeedLimitDriveSumArray[AVGSpeedLimitDriveSumArray_index] = driveSum;
80000d52:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000d56:	f0 f9 03 38 	ld.w	r9,r8[824]
80000d5a:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000d5e:	2f a9       	sub	r9,-6
80000d60:	ee fa ff f0 	ld.w	r10,r7[-16]
80000d64:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	AVGSpeedLimitDriveSumArray_index++;
80000d68:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000d6c:	f0 f8 03 38 	ld.w	r8,r8[824]
80000d70:	f0 c9 ff ff 	sub	r9,r8,-1
80000d74:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000d78:	f1 49 03 38 	st.w	r8[824],r9
	
	// If speed is low, reset speed limit array data
	if( driveSum < 2 * PWM_TO_DRIVESUM_FACTOR && driveSum > -2 * PWM_TO_DRIVESUM_FACTOR ) {
80000d7c:	ee fc ff f0 	ld.w	r12,r7[-16]
80000d80:	f0 1f 00 80 	mcall	80000f80 <_ZN6Segway14limitSpeedSoftEl+0x258>
80000d84:	18 98       	mov	r8,r12
80000d86:	30 06       	mov	r6,0
80000d88:	e0 6b 80 00 	mov	r11,32768
80000d8c:	ea 1b 44 33 	orh	r11,0x4433
80000d90:	10 9c       	mov	r12,r8
80000d92:	f0 1f 00 7d 	mcall	80000f84 <_ZN6Segway14limitSpeedSoftEl+0x25c>
80000d96:	18 98       	mov	r8,r12
80000d98:	58 08       	cp.w	r8,0
80000d9a:	c0 20       	breq	80000d9e <_ZN6Segway14limitSpeedSoftEl+0x76>
80000d9c:	30 16       	mov	r6,1
80000d9e:	f1 d6 c0 08 	bfextu	r8,r6,0x0,0x8
80000da2:	c2 40       	breq	80000dea <_ZN6Segway14limitSpeedSoftEl+0xc2>
80000da4:	ee fc ff f0 	ld.w	r12,r7[-16]
80000da8:	f0 1f 00 76 	mcall	80000f80 <_ZN6Segway14limitSpeedSoftEl+0x258>
80000dac:	18 98       	mov	r8,r12
80000dae:	30 06       	mov	r6,0
80000db0:	10 9b       	mov	r11,r8
80000db2:	e0 6c 80 00 	mov	r12,32768
80000db6:	ea 1c c4 33 	orh	r12,0xc433
80000dba:	f0 1f 00 73 	mcall	80000f84 <_ZN6Segway14limitSpeedSoftEl+0x25c>
80000dbe:	18 98       	mov	r8,r12
80000dc0:	58 08       	cp.w	r8,0
80000dc2:	c0 20       	breq	80000dc6 <_ZN6Segway14limitSpeedSoftEl+0x9e>
80000dc4:	30 16       	mov	r6,1
80000dc6:	f1 d6 c0 08 	bfextu	r8,r6,0x0,0x8
80000dca:	c1 00       	breq	80000dea <_ZN6Segway14limitSpeedSoftEl+0xc2>
		AVGSpeedLimitDriveSumArray = {0};
80000dcc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000dd0:	2e 88       	sub	r8,-24
80000dd2:	e0 69 03 20 	mov	r9,800
80000dd6:	12 9a       	mov	r10,r9
80000dd8:	30 0b       	mov	r11,0
80000dda:	10 9c       	mov	r12,r8
80000ddc:	f0 1f 00 6b 	mcall	80000f88 <_ZN6Segway14limitSpeedSoftEl+0x260>
		AVGSpeedLimitDriveSumArray_index = 0;
80000de0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000de4:	30 09       	mov	r9,0
80000de6:	f1 49 03 38 	st.w	r8[824],r9
	}

	// Calculate average driveSum using the array values.
	long AVGSpeedLimitDriveSum = 0;
80000dea:	30 08       	mov	r8,0
80000dec:	ef 48 ff f8 	st.w	r7[-8],r8
	for( int i = 0; i < 200; i++ ) {
80000df0:	30 08       	mov	r8,0
80000df2:	ef 48 ff fc 	st.w	r7[-4],r8
80000df6:	c1 38       	rjmp	80000e1c <_ZN6Segway14limitSpeedSoftEl+0xf4>
		AVGSpeedLimitDriveSum += AVGSpeedLimitDriveSumArray[i];
80000df8:	ee f9 ff fc 	ld.w	r9,r7[-4]
80000dfc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000e00:	2f a9       	sub	r9,-6
80000e02:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80000e06:	ee f9 ff f8 	ld.w	r9,r7[-8]
80000e0a:	f2 08 00 08 	add	r8,r9,r8
80000e0e:	ef 48 ff f8 	st.w	r7[-8],r8
		AVGSpeedLimitDriveSumArray_index = 0;
	}

	// Calculate average driveSum using the array values.
	long AVGSpeedLimitDriveSum = 0;
	for( int i = 0; i < 200; i++ ) {
80000e12:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000e16:	2f f8       	sub	r8,-1
80000e18:	ef 48 ff fc 	st.w	r7[-4],r8
80000e1c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80000e20:	e0 48 00 c7 	cp.w	r8,199
80000e24:	5f a8       	srle	r8
80000e26:	5c 58       	castu.b	r8
80000e28:	ce 81       	brne	80000df8 <_ZN6Segway14limitSpeedSoftEl+0xd0>
		AVGSpeedLimitDriveSum += AVGSpeedLimitDriveSumArray[i];
	}
	AVGSpeedLimitDriveSum /= 200;
80000e2a:	ee fa ff f8 	ld.w	r10,r7[-8]
80000e2e:	e0 68 85 1f 	mov	r8,34079
80000e32:	ea 18 51 eb 	orh	r8,0x51eb
80000e36:	f4 08 04 48 	muls.d	r8,r10,r8
80000e3a:	a7 49       	asr	r9,0x6
80000e3c:	f4 08 14 1f 	asr	r8,r10,0x1f
80000e40:	f2 08 01 08 	sub	r8,r9,r8
80000e44:	ef 48 ff f8 	st.w	r7[-8],r8

	if( AVGSpeedLimitDriveSum > SPEEDLIMIT_END_DRIVESUM ) {
80000e48:	ee fc ff f8 	ld.w	r12,r7[-8]
80000e4c:	f0 1f 00 4d 	mcall	80000f80 <_ZN6Segway14limitSpeedSoftEl+0x258>
80000e50:	18 98       	mov	r8,r12
80000e52:	30 06       	mov	r6,0
80000e54:	10 9b       	mov	r11,r8
80000e56:	e0 6c 0a 00 	mov	r12,2560
80000e5a:	ea 1c 46 8f 	orh	r12,0x468f
80000e5e:	f0 1f 00 4a 	mcall	80000f84 <_ZN6Segway14limitSpeedSoftEl+0x25c>
80000e62:	18 98       	mov	r8,r12
80000e64:	58 08       	cp.w	r8,0
80000e66:	c0 20       	breq	80000e6a <_ZN6Segway14limitSpeedSoftEl+0x142>
80000e68:	30 16       	mov	r6,1
80000e6a:	f1 d6 c0 08 	bfextu	r8,r6,0x0,0x8
80000e6e:	c0 50       	breq	80000e78 <_ZN6Segway14limitSpeedSoftEl+0x150>
		// maximum leaning back
		return ALGCFG_SPEEDLIMIT_LEAN_BACK_MAX_DEGREES;
80000e70:	30 08       	mov	r8,0
80000e72:	ea 18 42 34 	orh	r8,0x4234
80000e76:	c8 08       	rjmp	80000f76 <_ZN6Segway14limitSpeedSoftEl+0x24e>
	} else if( AVGSpeedLimitDriveSum > SPEEDLIMIT_START_DRIVESUM ) {
80000e78:	ee fc ff f8 	ld.w	r12,r7[-8]
80000e7c:	f0 1f 00 41 	mcall	80000f80 <_ZN6Segway14limitSpeedSoftEl+0x258>
80000e80:	18 98       	mov	r8,r12
80000e82:	30 06       	mov	r6,0
80000e84:	10 9b       	mov	r11,r8
80000e86:	e0 6c 0a 00 	mov	r12,2560
80000e8a:	ea 1c 46 0f 	orh	r12,0x460f
80000e8e:	f0 1f 00 3e 	mcall	80000f84 <_ZN6Segway14limitSpeedSoftEl+0x25c>
80000e92:	18 98       	mov	r8,r12
80000e94:	58 08       	cp.w	r8,0
80000e96:	c0 20       	breq	80000e9a <_ZN6Segway14limitSpeedSoftEl+0x172>
80000e98:	30 16       	mov	r6,1
80000e9a:	f1 d6 c0 08 	bfextu	r8,r6,0x0,0x8
80000e9e:	c1 e0       	breq	80000eda <_ZN6Segway14limitSpeedSoftEl+0x1b2>
		// leaning back according to the speed
		return ALGCFG_SPEEDLIMIT_LEAN_BACK_MAX_DEGREES * ( AVGSpeedLimitDriveSum - SPEEDLIMIT_START_DRIVESUM ) / ( SPEEDLIMIT_END_DRIVESUM-SPEEDLIMIT_START_DRIVESUM );
80000ea0:	ee fc ff f8 	ld.w	r12,r7[-8]
80000ea4:	f0 1f 00 37 	mcall	80000f80 <_ZN6Segway14limitSpeedSoftEl+0x258>
80000ea8:	18 98       	mov	r8,r12
80000eaa:	e0 6b 0a 00 	mov	r11,2560
80000eae:	ea 1b 46 0f 	orh	r11,0x460f
80000eb2:	10 9c       	mov	r12,r8
80000eb4:	f0 1f 00 36 	mcall	80000f8c <_ZN6Segway14limitSpeedSoftEl+0x264>
80000eb8:	18 98       	mov	r8,r12
80000eba:	30 0b       	mov	r11,0
80000ebc:	ea 1b 42 34 	orh	r11,0x4234
80000ec0:	10 9c       	mov	r12,r8
80000ec2:	f0 1f 00 34 	mcall	80000f90 <_ZN6Segway14limitSpeedSoftEl+0x268>
80000ec6:	18 98       	mov	r8,r12
80000ec8:	e0 6b 0a 00 	mov	r11,2560
80000ecc:	ea 1b 46 0f 	orh	r11,0x460f
80000ed0:	10 9c       	mov	r12,r8
80000ed2:	f0 1f 00 31 	mcall	80000f94 <_ZN6Segway14limitSpeedSoftEl+0x26c>
80000ed6:	18 98       	mov	r8,r12
80000ed8:	c4 f8       	rjmp	80000f76 <_ZN6Segway14limitSpeedSoftEl+0x24e>
	} else if( AVGSpeedLimitDriveSum < -SPEEDLIMIT_END_DRIVESUM ) {
80000eda:	ee fc ff f8 	ld.w	r12,r7[-8]
80000ede:	f0 1f 00 29 	mcall	80000f80 <_ZN6Segway14limitSpeedSoftEl+0x258>
80000ee2:	18 98       	mov	r8,r12
80000ee4:	4a d9       	lddpc	r9,80000f98 <_ZN6Segway14limitSpeedSoftEl+0x270>
80000ee6:	72 09       	ld.w	r9,r9[0x0]
80000ee8:	ee 19 80 00 	eorh	r9,0x8000
80000eec:	30 06       	mov	r6,0
80000eee:	12 9b       	mov	r11,r9
80000ef0:	10 9c       	mov	r12,r8
80000ef2:	f0 1f 00 25 	mcall	80000f84 <_ZN6Segway14limitSpeedSoftEl+0x25c>
80000ef6:	18 98       	mov	r8,r12
80000ef8:	58 08       	cp.w	r8,0
80000efa:	c0 20       	breq	80000efe <_ZN6Segway14limitSpeedSoftEl+0x1d6>
80000efc:	30 16       	mov	r6,1
80000efe:	f1 d6 c0 08 	bfextu	r8,r6,0x0,0x8
80000f02:	c0 50       	breq	80000f0c <_ZN6Segway14limitSpeedSoftEl+0x1e4>
		// maximum leaning ahead
		return -ALGCFG_SPEEDLIMIT_LEAN_BACK_MAX_DEGREES;
80000f04:	30 08       	mov	r8,0
80000f06:	ea 18 c2 34 	orh	r8,0xc234
80000f0a:	c3 68       	rjmp	80000f76 <_ZN6Segway14limitSpeedSoftEl+0x24e>
	} else if( AVGSpeedLimitDriveSum < -SPEEDLIMIT_START_DRIVESUM ) {
80000f0c:	ee fc ff f8 	ld.w	r12,r7[-8]
80000f10:	f0 1f 00 1c 	mcall	80000f80 <_ZN6Segway14limitSpeedSoftEl+0x258>
80000f14:	18 98       	mov	r8,r12
80000f16:	4a 29       	lddpc	r9,80000f9c <_ZN6Segway14limitSpeedSoftEl+0x274>
80000f18:	72 09       	ld.w	r9,r9[0x0]
80000f1a:	ee 19 80 00 	eorh	r9,0x8000
80000f1e:	30 06       	mov	r6,0
80000f20:	12 9b       	mov	r11,r9
80000f22:	10 9c       	mov	r12,r8
80000f24:	f0 1f 00 18 	mcall	80000f84 <_ZN6Segway14limitSpeedSoftEl+0x25c>
80000f28:	18 98       	mov	r8,r12
80000f2a:	58 08       	cp.w	r8,0
80000f2c:	c0 20       	breq	80000f30 <_ZN6Segway14limitSpeedSoftEl+0x208>
80000f2e:	30 16       	mov	r6,1
80000f30:	f1 d6 c0 08 	bfextu	r8,r6,0x0,0x8
80000f34:	c2 00       	breq	80000f74 <_ZN6Segway14limitSpeedSoftEl+0x24c>
		// leaning ahead according to the speed
		return -ALGCFG_SPEEDLIMIT_LEAN_BACK_MAX_DEGREES * ( -AVGSpeedLimitDriveSum - SPEEDLIMIT_START_DRIVESUM ) / ( SPEEDLIMIT_END_DRIVESUM-SPEEDLIMIT_START_DRIVESUM );
80000f36:	ee f8 ff f8 	ld.w	r8,r7[-8]
80000f3a:	5c 38       	neg	r8
80000f3c:	10 9c       	mov	r12,r8
80000f3e:	f0 1f 00 11 	mcall	80000f80 <_ZN6Segway14limitSpeedSoftEl+0x258>
80000f42:	18 98       	mov	r8,r12
80000f44:	e0 6b 0a 00 	mov	r11,2560
80000f48:	ea 1b 46 0f 	orh	r11,0x460f
80000f4c:	10 9c       	mov	r12,r8
80000f4e:	f0 1f 00 10 	mcall	80000f8c <_ZN6Segway14limitSpeedSoftEl+0x264>
80000f52:	18 98       	mov	r8,r12
80000f54:	30 0b       	mov	r11,0
80000f56:	ea 1b c2 34 	orh	r11,0xc234
80000f5a:	10 9c       	mov	r12,r8
80000f5c:	f0 1f 00 0d 	mcall	80000f90 <_ZN6Segway14limitSpeedSoftEl+0x268>
80000f60:	18 98       	mov	r8,r12
80000f62:	e0 6b 0a 00 	mov	r11,2560
80000f66:	ea 1b 46 0f 	orh	r11,0x460f
80000f6a:	10 9c       	mov	r12,r8
80000f6c:	f0 1f 00 0a 	mcall	80000f94 <_ZN6Segway14limitSpeedSoftEl+0x26c>
80000f70:	18 98       	mov	r8,r12
80000f72:	c0 28       	rjmp	80000f76 <_ZN6Segway14limitSpeedSoftEl+0x24e>
	}
	
	return 0;
80000f74:	30 08       	mov	r8,0
}
80000f76:	10 9c       	mov	r12,r8
80000f78:	2f cd       	sub	sp,-16
80000f7a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80000f7e:	00 00       	add	r0,r0
80000f80:	80 00       	ld.sh	r0,r0[0x0]
80000f82:	87 64       	st.w	r3[0x18],r4
80000f84:	80 00       	ld.sh	r0,r0[0x0]
80000f86:	80 3e       	ld.sh	lr,r0[0x6]
80000f88:	80 00       	ld.sh	r0,r0[0x0]
80000f8a:	96 4e       	ld.sh	lr,r11[0x8]
80000f8c:	80 00       	ld.sh	r0,r0[0x0]
80000f8e:	85 00       	st.w	r2[0x0],r0
80000f90:	80 00       	ld.sh	r0,r0[0x0]
80000f92:	86 80       	ld.uh	r0,r3[0x0]
80000f94:	80 00       	ld.sh	r0,r0[0x0]
80000f96:	83 90       	st.w	r1[0x24],r0
80000f98:	80 00       	ld.sh	r0,r0[0x0]
80000f9a:	00 38       	cp.w	r8,r0
80000f9c:	80 00       	ld.sh	r0,r0[0x0]
80000f9e:	00 34       	cp.w	r4,r0

80000fa0 <_ZN6Segway13setMotorSpeedEP5Motorl>:

/*! \brief	Sets the motor's direction and speed to a given PWM value.
	\param	motor	[in] pointer to the motor object
	\param	speed	[in] signed PWM value (-255 to 255) representing the motor speed
*/
void Segway::setMotorSpeed( Motor* motor, long speed ) {
80000fa0:	eb cd 40 80 	pushm	r7,lr
80000fa4:	1a 97       	mov	r7,sp
80000fa6:	20 3d       	sub	sp,12
80000fa8:	ef 4c ff fc 	st.w	r7[-4],r12
80000fac:	ef 4b ff f8 	st.w	r7[-8],r11
80000fb0:	ef 4a ff f4 	st.w	r7[-12],r10
	if( speed < 0 ) {
80000fb4:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000fb8:	58 08       	cp.w	r8,0
80000fba:	c1 24       	brge	80000fde <_ZN6Segway13setMotorSpeedEP5Motorl+0x3e>
		motor->setDirection( false );
80000fbc:	30 0b       	mov	r11,0
80000fbe:	ee fc ff f8 	ld.w	r12,r7[-8]
80000fc2:	f0 1f 00 10 	mcall	80001000 <_ZN6Segway13setMotorSpeedEP5Motorl+0x60>
		motor->setSpeed( -speed );
80000fc6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000fca:	5c 58       	castu.b	r8
80000fcc:	5c 38       	neg	r8
80000fce:	5c 58       	castu.b	r8
80000fd0:	5c 58       	castu.b	r8
80000fd2:	10 9b       	mov	r11,r8
80000fd4:	ee fc ff f8 	ld.w	r12,r7[-8]
80000fd8:	f0 1f 00 0b 	mcall	80001004 <_ZN6Segway13setMotorSpeedEP5Motorl+0x64>
80000fdc:	c0 e8       	rjmp	80000ff8 <_ZN6Segway13setMotorSpeedEP5Motorl+0x58>
	} else {
		motor->setDirection( true );
80000fde:	30 1b       	mov	r11,1
80000fe0:	ee fc ff f8 	ld.w	r12,r7[-8]
80000fe4:	f0 1f 00 07 	mcall	80001000 <_ZN6Segway13setMotorSpeedEP5Motorl+0x60>
		motor->setSpeed( speed );
80000fe8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80000fec:	5c 58       	castu.b	r8
80000fee:	10 9b       	mov	r11,r8
80000ff0:	ee fc ff f8 	ld.w	r12,r7[-8]
80000ff4:	f0 1f 00 04 	mcall	80001004 <_ZN6Segway13setMotorSpeedEP5Motorl+0x64>
	}
}
80000ff8:	2f dd       	sub	sp,-12
80000ffa:	e3 cd 80 80 	ldm	sp++,r7,pc
80000ffe:	00 00       	add	r0,r0
80001000:	80 00       	ld.sh	r0,r0[0x0]
80001002:	1c 16       	sub	r6,lr
80001004:	80 00       	ld.sh	r0,r0[0x0]
80001006:	1b fa       	ld.ub	r10,sp[0x7]

80001008 <_ZN6Segway14doBatteryCheckEv>:

/*! \brief	Checks the battery voltage and blocks execution if it is lower then MIN_BATTERY_VOLTAGE.

		Blocking is done via displayError.
*/
void Segway::doBatteryCheck() {
80001008:	eb cd 40 c0 	pushm	r6-r7,lr
8000100c:	1a 97       	mov	r7,sp
8000100e:	20 1d       	sub	sp,4
80001010:	ef 4c ff fc 	st.w	r7[-4],r12
	// Check battery voltage
	if( batteryVoltageSensor.getIntegerValue() * MULTIPLEXSENSOR_BATTERYVOLTAGE_FACTOR_MV < MIN_BATTERY_VOLTAGE ) {
80001014:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001018:	2f 98       	sub	r8,-7
8000101a:	30 0a       	mov	r10,0
8000101c:	30 0b       	mov	r11,0
8000101e:	10 9c       	mov	r12,r8
80001020:	f0 1f 00 13 	mcall	8000106c <_ZN6Segway14doBatteryCheckEv+0x64>
80001024:	18 98       	mov	r8,r12
80001026:	10 9c       	mov	r12,r8
80001028:	f0 1f 00 12 	mcall	80001070 <_ZN6Segway14doBatteryCheckEv+0x68>
8000102c:	18 98       	mov	r8,r12
8000102e:	30 0b       	mov	r11,0
80001030:	ea 1b 42 00 	orh	r11,0x4200
80001034:	10 9c       	mov	r12,r8
80001036:	f0 1f 00 10 	mcall	80001074 <_ZN6Segway14doBatteryCheckEv+0x6c>
8000103a:	18 98       	mov	r8,r12
8000103c:	30 06       	mov	r6,0
8000103e:	e0 6b e0 00 	mov	r11,57344
80001042:	ea 1b 46 ab 	orh	r11,0x46ab
80001046:	10 9c       	mov	r12,r8
80001048:	f0 1f 00 0c 	mcall	80001078 <_ZN6Segway14doBatteryCheckEv+0x70>
8000104c:	18 98       	mov	r8,r12
8000104e:	58 08       	cp.w	r8,0
80001050:	c0 20       	breq	80001054 <_ZN6Segway14doBatteryCheckEv+0x4c>
80001052:	30 16       	mov	r6,1
80001054:	f1 d6 c0 08 	bfextu	r8,r6,0x0,0x8
80001058:	c0 60       	breq	80001064 <_ZN6Segway14doBatteryCheckEv+0x5c>
		// battery voltage too low
		displayError( ERROR_CODE_INIT_LOWBATTERY );
8000105a:	30 1b       	mov	r11,1
8000105c:	ee fc ff fc 	ld.w	r12,r7[-4]
80001060:	f0 1f 00 07 	mcall	8000107c <_ZN6Segway14doBatteryCheckEv+0x74>
	}
}
80001064:	2f fd       	sub	sp,-4
80001066:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000106a:	00 00       	add	r0,r0
8000106c:	80 00       	ld.sh	r0,r0[0x0]
8000106e:	26 b6       	sub	r6,107
80001070:	80 00       	ld.sh	r0,r0[0x0]
80001072:	87 64       	st.w	r3[0x18],r4
80001074:	80 00       	ld.sh	r0,r0[0x0]
80001076:	86 80       	ld.uh	r0,r3[0x0]
80001078:	80 00       	ld.sh	r0,r0[0x0]
8000107a:	80 3e       	ld.sh	lr,r0[0x6]
8000107c:	80 00       	ld.sh	r0,r0[0x0]
8000107e:	18 24       	rsub	r4,r12

80001080 <_ZN6Segway4mainEv>:
		Before starting the timer, it is made sure that the foot switch is not pressed.
		
		While running, this function sends debug data via the bluetooth interface.
		Different debug values can be enabled by uncommenting them here and in timerFunction().
*/
void Segway::main() {
80001080:	eb cd 40 80 	pushm	r7,lr
80001084:	1a 97       	mov	r7,sp
80001086:	20 1d       	sub	sp,4
80001088:	ef 4c ff fc 	st.w	r7[-4],r12
	initHelpers();
8000108c:	ee fc ff fc 	ld.w	r12,r7[-4]
80001090:	f0 1f 00 66 	mcall	80001228 <_ZN6Segway4mainEv+0x1a8>
	
	// Footswitch pressed on start -> don't continue until foot switch is released
	waitForFootSwitchReleased();
80001094:	ee fc ff fc 	ld.w	r12,r7[-4]
80001098:	f0 1f 00 65 	mcall	8000122c <_ZN6Segway4mainEv+0x1ac>

	
	// Calibrate steering
	setCurrentSteeringPositionAsZero();
8000109c:	ee fc ff fc 	ld.w	r12,r7[-4]
800010a0:	f0 1f 00 64 	mcall	80001230 <_ZN6Segway4mainEv+0x1b0>
	setCurrentOrientationAsZero();
800010a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800010a8:	f0 1f 00 63 	mcall	80001234 <_ZN6Segway4mainEv+0x1b4>
	
	operationMode = _standby;
800010ac:	ee f8 ff fc 	ld.w	r8,r7[-4]
800010b0:	30 09       	mov	r9,0
800010b2:	f1 49 03 50 	st.w	r8[848],r9
	
	// Disable motors and enable timer
	leftMotor.setEnabled( false );
800010b6:	30 0c       	mov	r12,0
800010b8:	f0 1f 00 60 	mcall	80001238 <_ZN6Segway4mainEv+0x1b8>
	rightMotor.setEnabled( false );
800010bc:	30 0c       	mov	r12,0
800010be:	f0 1f 00 5f 	mcall	80001238 <_ZN6Segway4mainEv+0x1b8>
	myTimer.setIsTimerEnabled( true );
800010c2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800010c6:	30 1b       	mov	r11,1
800010c8:	10 9c       	mov	r12,r8
800010ca:	f0 1f 00 5d 	mcall	8000123c <_ZN6Segway4mainEv+0x1bc>
	
	setStatusLED( &Configuration::greenStatusLEDConfig, true );
800010ce:	30 1a       	mov	r10,1
800010d0:	4d cb       	lddpc	r11,80001240 <_ZN6Segway4mainEv+0x1c0>
800010d2:	ee fc ff fc 	ld.w	r12,r7[-4]
800010d6:	f0 1f 00 5c 	mcall	80001244 <_ZN6Segway4mainEv+0x1c4>
	
	while( true ) {
		// Wait for new data to be available
		while( !debugData.newDataAvailable ) {
800010da:	c0 28       	rjmp	800010de <_ZN6Segway4mainEv+0x5e>
			asm( "nop" );
800010dc:	d7 03       	nop
	
	setStatusLED( &Configuration::greenStatusLEDConfig, true );
	
	while( true ) {
		// Wait for new data to be available
		while( !debugData.newDataAvailable ) {
800010de:	ee f8 ff fc 	ld.w	r8,r7[-4]
800010e2:	f1 38 03 55 	ld.ub	r8,r8[853]
800010e6:	ec 18 00 01 	eorl	r8,0x1
800010ea:	5c 58       	castu.b	r8
800010ec:	cf 81       	brne	800010dc <_ZN6Segway4mainEv+0x5c>
			asm( "nop" );
		}
		
		// Prevent data refresh by timer
		debugData.doNotRefresh = true;
800010ee:	ee f9 ff fc 	ld.w	r9,r7[-4]
800010f2:	30 18       	mov	r8,1
800010f4:	f3 68 03 54 	st.b	r9[852],r8
		
		debugData.newDataAvailable = false;
800010f8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800010fc:	30 08       	mov	r8,0
800010fe:	f3 68 03 55 	st.b	r9[853],r8
		//	bluetoothUART.sendString( "\r\nFussschalter: true" );
		//} else {
		//	bluetoothUART.sendString( "\r\nFootswi: false" );
		//}
		//
		bluetoothUART.sendString( "\r\nbattVolt: " );
80001102:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001106:	2f 08       	sub	r8,-16
80001108:	4d 0b       	lddpc	r11,80001248 <_ZN6Segway4mainEv+0x1c8>
8000110a:	10 9c       	mov	r12,r8
8000110c:	f0 1f 00 50 	mcall	8000124c <_ZN6Segway4mainEv+0x1cc>
		bluetoothUART.sendNumber( debugData.batteryVoltage );
80001110:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001114:	f0 f9 03 6c 	ld.w	r9,r8[876]
80001118:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000111c:	2f 08       	sub	r8,-16
8000111e:	12 9b       	mov	r11,r9
80001120:	10 9c       	mov	r12,r8
80001122:	f0 1f 00 4c 	mcall	80001250 <_ZN6Segway4mainEv+0x1d0>
		bluetoothUART.sendString( " mV" );
80001126:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000112a:	2f 08       	sub	r8,-16
8000112c:	4c ab       	lddpc	r11,80001254 <_ZN6Segway4mainEv+0x1d4>
8000112e:	10 9c       	mov	r12,r8
80001130:	f0 1f 00 47 	mcall	8000124c <_ZN6Segway4mainEv+0x1cc>
		//bluetoothUART.sendString( "\r\nMAGyro: " );
		//bluetoothUART.sendNumber( debugData.MAGyro );
		//bluetoothUART.sendString( "\r\nMAAngle: " );
		//bluetoothUART.sendNumber( debugData.MAAngle );
		//
		bluetoothUART.sendString( "\r\nDriveSum: " );
80001134:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001138:	2f 08       	sub	r8,-16
8000113a:	4c 8b       	lddpc	r11,80001258 <_ZN6Segway4mainEv+0x1d8>
8000113c:	10 9c       	mov	r12,r8
8000113e:	f0 1f 00 44 	mcall	8000124c <_ZN6Segway4mainEv+0x1cc>
		bluetoothUART.sendNumber( debugData.driveSum );
80001142:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001146:	f0 f9 03 70 	ld.w	r9,r8[880]
8000114a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000114e:	2f 08       	sub	r8,-16
80001150:	12 9b       	mov	r11,r9
80001152:	10 9c       	mov	r12,r8
80001154:	f0 1f 00 3f 	mcall	80001250 <_ZN6Segway4mainEv+0x1d0>
		bluetoothUART.sendString( "\r\nSteeringPWM: " );
80001158:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000115c:	2f 08       	sub	r8,-16
8000115e:	4c 0b       	lddpc	r11,8000125c <_ZN6Segway4mainEv+0x1dc>
80001160:	10 9c       	mov	r12,r8
80001162:	f0 1f 00 3b 	mcall	8000124c <_ZN6Segway4mainEv+0x1cc>
		bluetoothUART.sendNumber( debugData.steeringPWM );
80001166:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000116a:	f0 f9 03 74 	ld.w	r9,r8[884]
8000116e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001172:	2f 08       	sub	r8,-16
80001174:	12 9b       	mov	r11,r9
80001176:	10 9c       	mov	r12,r8
80001178:	f0 1f 00 36 	mcall	80001250 <_ZN6Segway4mainEv+0x1d0>
		bluetoothUART.sendString( "\r\nLSpeed: " );
8000117c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001180:	2f 08       	sub	r8,-16
80001182:	4b 8b       	lddpc	r11,80001260 <_ZN6Segway4mainEv+0x1e0>
80001184:	10 9c       	mov	r12,r8
80001186:	f0 1f 00 32 	mcall	8000124c <_ZN6Segway4mainEv+0x1cc>
		bluetoothUART.sendNumber( debugData.leftSpeed );
8000118a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000118e:	f0 f9 03 78 	ld.w	r9,r8[888]
80001192:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001196:	2f 08       	sub	r8,-16
80001198:	12 9b       	mov	r11,r9
8000119a:	10 9c       	mov	r12,r8
8000119c:	f0 1f 00 2d 	mcall	80001250 <_ZN6Segway4mainEv+0x1d0>
		bluetoothUART.sendString( "\r\nRSpeed: " );
800011a0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800011a4:	2f 08       	sub	r8,-16
800011a6:	4b 0b       	lddpc	r11,80001264 <_ZN6Segway4mainEv+0x1e4>
800011a8:	10 9c       	mov	r12,r8
800011aa:	f0 1f 00 29 	mcall	8000124c <_ZN6Segway4mainEv+0x1cc>
		bluetoothUART.sendNumber( debugData.rightSpeed );
800011ae:	ee f8 ff fc 	ld.w	r8,r7[-4]
800011b2:	f0 f9 03 7c 	ld.w	r9,r8[892]
800011b6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800011ba:	2f 08       	sub	r8,-16
800011bc:	12 9b       	mov	r11,r9
800011be:	10 9c       	mov	r12,r8
800011c0:	f0 1f 00 24 	mcall	80001250 <_ZN6Segway4mainEv+0x1d0>
		//
		bluetoothUART.sendString( "\r\nCFTiltAngle: " );
800011c4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800011c8:	2f 08       	sub	r8,-16
800011ca:	4a 8b       	lddpc	r11,80001268 <_ZN6Segway4mainEv+0x1e8>
800011cc:	10 9c       	mov	r12,r8
800011ce:	f0 1f 00 20 	mcall	8000124c <_ZN6Segway4mainEv+0x1cc>
		bluetoothUART.sendNumber( debugData.CFTiltAngle );
800011d2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800011d6:	f0 f9 03 80 	ld.w	r9,r8[896]
800011da:	ee f8 ff fc 	ld.w	r8,r7[-4]
800011de:	2f 08       	sub	r8,-16
800011e0:	12 9b       	mov	r11,r9
800011e2:	10 9c       	mov	r12,r8
800011e4:	f0 1f 00 1b 	mcall	80001250 <_ZN6Segway4mainEv+0x1d0>
		bluetoothUART.sendString( "\r\nSpeedLimitTiltAngle: " );
800011e8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800011ec:	2f 08       	sub	r8,-16
800011ee:	4a 0b       	lddpc	r11,8000126c <_ZN6Segway4mainEv+0x1ec>
800011f0:	10 9c       	mov	r12,r8
800011f2:	f0 1f 00 17 	mcall	8000124c <_ZN6Segway4mainEv+0x1cc>
		bluetoothUART.sendNumber( debugData.speedLimitTiltAngle );
800011f6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800011fa:	f0 f9 03 8c 	ld.w	r9,r8[908]
800011fe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001202:	2f 08       	sub	r8,-16
80001204:	12 9b       	mov	r11,r9
80001206:	10 9c       	mov	r12,r8
80001208:	f0 1f 00 12 	mcall	80001250 <_ZN6Segway4mainEv+0x1d0>
		//bluetoothUART.sendString( "\r\naccelerometerAngle: " );
		//bluetoothUART.sendNumber( debugData.accelerometerAngle );
		//bluetoothUART.sendString( "\r\nrealAngleRate: " );
		//bluetoothUART.sendNumber( debugData.realAngleRate );
		
		bluetoothUART.sendString( "\r\n\r\n" );
8000120c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001210:	2f 08       	sub	r8,-16
80001212:	49 8b       	lddpc	r11,80001270 <_ZN6Segway4mainEv+0x1f0>
80001214:	10 9c       	mov	r12,r8
80001216:	f0 1f 00 0e 	mcall	8000124c <_ZN6Segway4mainEv+0x1cc>
		
		// Allow data refresh by timer
		debugData.doNotRefresh = false;
8000121a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000121e:	30 08       	mov	r8,0
80001220:	f3 68 03 54 	st.b	r9[852],r8
	rightMotor.setEnabled( false );
	myTimer.setIsTimerEnabled( true );
	
	setStatusLED( &Configuration::greenStatusLEDConfig, true );
	
	while( true ) {
80001224:	d7 03       	nop
		// Wait for new data to be available
		while( !debugData.newDataAvailable ) {
80001226:	c5 cb       	rjmp	800010de <_ZN6Segway4mainEv+0x5e>
80001228:	80 00       	ld.sh	r0,r0[0x0]
8000122a:	12 74       	tst	r4,r9
8000122c:	80 00       	ld.sh	r0,r0[0x0]
8000122e:	1a dc       	st.w	--sp,r12
80001230:	80 00       	ld.sh	r0,r0[0x0]
80001232:	17 2c       	ld.uh	r12,r11++
80001234:	80 00       	ld.sh	r0,r0[0x0]
80001236:	17 a8       	ld.ub	r8,r11[0x2]
80001238:	80 00       	ld.sh	r0,r0[0x0]
8000123a:	1c 2e       	rsub	lr,lr
8000123c:	80 00       	ld.sh	r0,r0[0x0]
8000123e:	28 a8       	sub	r8,-118
80001240:	00 00       	add	r0,r0
80001242:	07 60       	ld.uh	r0,--r3
80001244:	80 00       	ld.sh	r0,r0[0x0]
80001246:	1a 3c       	cp.w	r12,sp
80001248:	80 00       	ld.sh	r0,r0[0x0]
8000124a:	00 3c       	cp.w	r12,r0
8000124c:	80 00       	ld.sh	r0,r0[0x0]
8000124e:	34 14       	mov	r4,65
80001250:	80 00       	ld.sh	r0,r0[0x0]
80001252:	34 5c       	mov	r12,69
80001254:	80 00       	ld.sh	r0,r0[0x0]
80001256:	00 4c       	or	r12,r0
80001258:	80 00       	ld.sh	r0,r0[0x0]
8000125a:	00 50       	eor	r0,r0
8000125c:	80 00       	ld.sh	r0,r0[0x0]
8000125e:	00 60       	and	r0,r0
80001260:	80 00       	ld.sh	r0,r0[0x0]
80001262:	00 70       	tst	r0,r0
80001264:	80 00       	ld.sh	r0,r0[0x0]
80001266:	00 7c       	tst	r12,r0
80001268:	80 00       	ld.sh	r0,r0[0x0]
8000126a:	00 88       	andn	r8,r0
8000126c:	80 00       	ld.sh	r0,r0[0x0]
8000126e:	00 98       	mov	r8,r0
80001270:	80 00       	ld.sh	r0,r0[0x0]
80001272:	00 b0       	st.h	r0++,r0

80001274 <_ZN6Segway11initHelpersEv>:
}


/*! \brief	Initializes the helper objects. Blocks execution on error.
*/
void Segway::initHelpers() {
80001274:	eb cd 40 80 	pushm	r7,lr
80001278:	1a 97       	mov	r7,sp
8000127a:	21 1d       	sub	sp,68
8000127c:	ef 4c ff bc 	st.w	r7[-68],r12
	// Initialize status LEDs
	initStatusLED( &Configuration::redStatusLEDConfig );
80001280:	fe fb 04 34 	ld.w	r11,pc[1076]
80001284:	ee fc ff bc 	ld.w	r12,r7[-68]
80001288:	f0 1f 01 0c 	mcall	800016b8 <_ZN6Segway11initHelpersEv+0x444>
	setStatusLED( &Configuration::redStatusLEDConfig, false );
8000128c:	30 0a       	mov	r10,0
8000128e:	fe fb 04 26 	ld.w	r11,pc[1062]
80001292:	ee fc ff bc 	ld.w	r12,r7[-68]
80001296:	f0 1f 01 0a 	mcall	800016bc <_ZN6Segway11initHelpersEv+0x448>
	initStatusLED( &Configuration::greenStatusLEDConfig );
8000129a:	fe fb 04 26 	ld.w	r11,pc[1062]
8000129e:	ee fc ff bc 	ld.w	r12,r7[-68]
800012a2:	f0 1f 01 06 	mcall	800016b8 <_ZN6Segway11initHelpersEv+0x444>
	setStatusLED( &Configuration::greenStatusLEDConfig, false );
800012a6:	30 0a       	mov	r10,0
800012a8:	fe fb 04 18 	ld.w	r11,pc[1048]
800012ac:	ee fc ff bc 	ld.w	r12,r7[-68]
800012b0:	f0 1f 01 03 	mcall	800016bc <_ZN6Segway11initHelpersEv+0x448>
	// Initialize Timer at 100Hz, will be in deactivated state.
	if( !myTimer.initTimer( 100 )) {
800012b4:	ee f8 ff bc 	ld.w	r8,r7[-68]
800012b8:	36 4b       	mov	r11,100
800012ba:	10 9c       	mov	r12,r8
800012bc:	f0 1f 01 02 	mcall	800016c4 <_ZN6Segway11initHelpersEv+0x450>
800012c0:	18 98       	mov	r8,r12
800012c2:	ec 18 00 01 	eorl	r8,0x1
800012c6:	5c 58       	castu.b	r8
800012c8:	c0 60       	breq	800012d4 <_ZN6Segway11initHelpersEv+0x60>
		displayError( ERROR_CODE_INIT_TIMER );
800012ca:	30 2b       	mov	r11,2
800012cc:	ee fc ff bc 	ld.w	r12,r7[-68]
800012d0:	f0 1f 00 fe 	mcall	800016c8 <_ZN6Segway11initHelpersEv+0x454>
	}
	
	// Initialize the ADC, so it can be used by the ADCSensors
	if( !myADC.init()) {
800012d4:	ee f8 ff bc 	ld.w	r8,r7[-68]
800012d8:	2f f8       	sub	r8,-1
800012da:	10 9c       	mov	r12,r8
800012dc:	f0 1f 00 fc 	mcall	800016cc <_ZN6Segway11initHelpersEv+0x458>
800012e0:	18 98       	mov	r8,r12
800012e2:	ec 18 00 01 	eorl	r8,0x1
800012e6:	5c 58       	castu.b	r8
800012e8:	c0 60       	breq	800012f4 <_ZN6Segway11initHelpersEv+0x80>
		displayError( ERROR_CODE_INIT_ADC );
800012ea:	30 3b       	mov	r11,3
800012ec:	ee fc ff bc 	ld.w	r12,r7[-68]
800012f0:	f0 1f 00 f6 	mcall	800016c8 <_ZN6Segway11initHelpersEv+0x454>
	}
		
	footSwitchSensor.init( &Configuration::footSwitchConfig );
800012f4:	ee f8 ff bc 	ld.w	r8,r7[-68]
800012f8:	2f e8       	sub	r8,-2
800012fa:	fe fb 03 d6 	ld.w	r11,pc[982]
800012fe:	10 9c       	mov	r12,r8
80001300:	f0 1f 00 f5 	mcall	800016d4 <_ZN6Segway11initHelpersEv+0x460>
		
	if( !orientationAccelerometer.init( &Configuration::orientationAccelerometerConfig, &myADC )) {
80001304:	ee f8 ff bc 	ld.w	r8,r7[-68]
80001308:	f0 c9 ff ff 	sub	r9,r8,-1
8000130c:	ee f8 ff bc 	ld.w	r8,r7[-68]
80001310:	2f d8       	sub	r8,-3
80001312:	12 9a       	mov	r10,r9
80001314:	fe fb 03 c4 	ld.w	r11,pc[964]
80001318:	10 9c       	mov	r12,r8
8000131a:	f0 1f 00 f1 	mcall	800016dc <_ZN6Segway11initHelpersEv+0x468>
8000131e:	18 98       	mov	r8,r12
80001320:	ec 18 00 01 	eorl	r8,0x1
80001324:	5c 58       	castu.b	r8
80001326:	c0 60       	breq	80001332 <_ZN6Segway11initHelpersEv+0xbe>
		displayError( ERROR_CODE_INIT_ORIENTACCEL );
80001328:	30 4b       	mov	r11,4
8000132a:	ee fc ff bc 	ld.w	r12,r7[-68]
8000132e:	f0 1f 00 e7 	mcall	800016c8 <_ZN6Segway11initHelpersEv+0x454>
	}
	if( !orientationGyrometer.init( &Configuration::orientationGyrometerConfig, &myADC )) {
80001332:	ee f8 ff bc 	ld.w	r8,r7[-68]
80001336:	f0 c9 ff ff 	sub	r9,r8,-1
8000133a:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000133e:	2f c8       	sub	r8,-4
80001340:	12 9a       	mov	r10,r9
80001342:	fe fb 03 9e 	ld.w	r11,pc[926]
80001346:	10 9c       	mov	r12,r8
80001348:	f0 1f 00 e5 	mcall	800016dc <_ZN6Segway11initHelpersEv+0x468>
8000134c:	18 98       	mov	r8,r12
8000134e:	ec 18 00 01 	eorl	r8,0x1
80001352:	5c 58       	castu.b	r8
80001354:	c0 60       	breq	80001360 <_ZN6Segway11initHelpersEv+0xec>
		displayError( ERROR_CODE_INIT_ORIENTGYRO );
80001356:	30 5b       	mov	r11,5
80001358:	ee fc ff bc 	ld.w	r12,r7[-68]
8000135c:	f0 1f 00 db 	mcall	800016c8 <_ZN6Segway11initHelpersEv+0x454>
	}
	if( !orientationGyrometerReference.init( &Configuration::orientationGyrometerReferenceConfig, &myADC )) {
80001360:	ee f8 ff bc 	ld.w	r8,r7[-68]
80001364:	f0 c9 ff ff 	sub	r9,r8,-1
80001368:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000136c:	2f b8       	sub	r8,-5
8000136e:	12 9a       	mov	r10,r9
80001370:	fe fb 03 74 	ld.w	r11,pc[884]
80001374:	10 9c       	mov	r12,r8
80001376:	f0 1f 00 da 	mcall	800016dc <_ZN6Segway11initHelpersEv+0x468>
8000137a:	18 98       	mov	r8,r12
8000137c:	ec 18 00 01 	eorl	r8,0x1
80001380:	5c 58       	castu.b	r8
80001382:	c0 60       	breq	8000138e <_ZN6Segway11initHelpersEv+0x11a>
		displayError( ERROR_CODE_INIT_ORIENTGYROREFERENCE );
80001384:	30 6b       	mov	r11,6
80001386:	ee fc ff bc 	ld.w	r12,r7[-68]
8000138a:	f0 1f 00 d0 	mcall	800016c8 <_ZN6Segway11initHelpersEv+0x454>
	}
	if( !steeringPotentiometer.init( &Configuration::steeringPotentiometerConfig, &myADC )) {
8000138e:	ee f8 ff bc 	ld.w	r8,r7[-68]
80001392:	f0 c9 ff ff 	sub	r9,r8,-1
80001396:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000139a:	2f a8       	sub	r8,-6
8000139c:	12 9a       	mov	r10,r9
8000139e:	fe fb 03 4a 	ld.w	r11,pc[842]
800013a2:	10 9c       	mov	r12,r8
800013a4:	f0 1f 00 ce 	mcall	800016dc <_ZN6Segway11initHelpersEv+0x468>
800013a8:	18 98       	mov	r8,r12
800013aa:	ec 18 00 01 	eorl	r8,0x1
800013ae:	5c 58       	castu.b	r8
800013b0:	c0 60       	breq	800013bc <_ZN6Segway11initHelpersEv+0x148>
		displayError( ERROR_CODE_INIT_STEERINGPOTI );
800013b2:	30 7b       	mov	r11,7
800013b4:	ee fc ff bc 	ld.w	r12,r7[-68]
800013b8:	f0 1f 00 c4 	mcall	800016c8 <_ZN6Segway11initHelpersEv+0x454>
	}
	if( !batteryVoltageSensor.init( &Configuration::batteryVoltageSensorConfig, &myADC )) {
800013bc:	ee f8 ff bc 	ld.w	r8,r7[-68]
800013c0:	f0 c9 ff ff 	sub	r9,r8,-1
800013c4:	ee f8 ff bc 	ld.w	r8,r7[-68]
800013c8:	2f 98       	sub	r8,-7
800013ca:	12 9a       	mov	r10,r9
800013cc:	fe fb 03 20 	ld.w	r11,pc[800]
800013d0:	10 9c       	mov	r12,r8
800013d2:	f0 1f 00 c3 	mcall	800016dc <_ZN6Segway11initHelpersEv+0x468>
800013d6:	18 98       	mov	r8,r12
800013d8:	ec 18 00 01 	eorl	r8,0x1
800013dc:	5c 58       	castu.b	r8
800013de:	c0 60       	breq	800013ea <_ZN6Segway11initHelpersEv+0x176>
		displayError( ERROR_CODE_INIT_BATTERYSENS );
800013e0:	30 8b       	mov	r11,8
800013e2:	ee fc ff bc 	ld.w	r12,r7[-68]
800013e6:	f0 1f 00 b9 	mcall	800016c8 <_ZN6Segway11initHelpersEv+0x454>
	}
	
	// init multiplexer pins
	unsigned char multiplexer_ports[] = {1, 1, 1};
800013ea:	fe f9 03 06 	ld.w	r9,pc[774]
800013ee:	ee c8 00 08 	sub	r8,r7,8
800013f2:	13 8a       	ld.ub	r10,r9[0x0]
800013f4:	b0 8a       	st.b	r8[0x0],r10
800013f6:	13 9a       	ld.ub	r10,r9[0x1]
800013f8:	b0 9a       	st.b	r8[0x1],r10
800013fa:	13 a9       	ld.ub	r9,r9[0x2]
800013fc:	b0 a9       	st.b	r8[0x2],r9
	unsigned char multiplexer_pins[] = {2, 3, 4};
800013fe:	fe f9 02 f6 	ld.w	r9,pc[758]
80001402:	ee c8 00 0c 	sub	r8,r7,12
80001406:	13 8a       	ld.ub	r10,r9[0x0]
80001408:	b0 8a       	st.b	r8[0x0],r10
8000140a:	13 9a       	ld.ub	r10,r9[0x1]
8000140c:	b0 9a       	st.b	r8[0x1],r10
8000140e:	13 a9       	ld.ub	r9,r9[0x2]
80001410:	b0 a9       	st.b	r8[0x2],r9
	for( unsigned char i = 0; i < 3; i++ ) {
80001412:	30 08       	mov	r8,0
80001414:	ef 68 ff fb 	st.b	r7[-5],r8
80001418:	c7 e8       	rjmp	80001514 <_ZN6Segway11initHelpersEv+0x2a0>
		//SET_BIT( AVR32_GPIO.port[multiplexer_ports[i]].gper, multiplexer_pins[i] ); // Pin is controlled by GPIO
		SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + multiplexer_ports[i] * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_GPER), multiplexer_pins[i] );
8000141a:	fe f8 02 de 	ld.w	r8,pc[734]
8000141e:	70 08       	ld.w	r8,r8[0x0]
80001420:	10 99       	mov	r9,r8
80001422:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80001426:	ee 08 00 08 	add	r8,r7,r8
8000142a:	f1 38 ff f8 	ld.ub	r8,r8[-8]
8000142e:	a9 68       	lsl	r8,0x8
80001430:	f2 08 00 08 	add	r8,r9,r8
80001434:	fe f9 02 c4 	ld.w	r9,pc[708]
80001438:	72 09       	ld.w	r9,r9[0x0]
8000143a:	12 9a       	mov	r10,r9
8000143c:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80001440:	ee 09 00 09 	add	r9,r7,r9
80001444:	f3 39 ff f8 	ld.ub	r9,r9[-8]
80001448:	a9 69       	lsl	r9,0x8
8000144a:	f4 09 00 09 	add	r9,r10,r9
8000144e:	72 0a       	ld.w	r10,r9[0x0]
80001450:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80001454:	ee 09 00 09 	add	r9,r7,r9
80001458:	f3 39 ff f4 	ld.ub	r9,r9[-12]
8000145c:	30 1b       	mov	r11,1
8000145e:	f6 09 09 49 	lsl	r9,r11,r9
80001462:	f5 e9 10 09 	or	r9,r10,r9
80001466:	91 09       	st.w	r8[0x0],r9
		//SET_BIT( AVR32_GPIO.port[multiplexer_ports[i]].oder, multiplexer_pins[i] ); // Pin is driven
		SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + multiplexer_ports[i] * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_ODER ), multiplexer_pins[i] );
80001468:	fe f8 02 90 	ld.w	r8,pc[656]
8000146c:	70 09       	ld.w	r9,r8[0x0]
8000146e:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80001472:	ee 08 00 08 	add	r8,r7,r8
80001476:	f1 38 ff f8 	ld.ub	r8,r8[-8]
8000147a:	a3 68       	lsl	r8,0x2
8000147c:	2f f8       	sub	r8,-1
8000147e:	a7 68       	lsl	r8,0x6
80001480:	f2 08 00 08 	add	r8,r9,r8
80001484:	fe f9 02 74 	ld.w	r9,pc[628]
80001488:	72 0a       	ld.w	r10,r9[0x0]
8000148a:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000148e:	ee 09 00 09 	add	r9,r7,r9
80001492:	f3 39 ff f8 	ld.ub	r9,r9[-8]
80001496:	a3 69       	lsl	r9,0x2
80001498:	2f f9       	sub	r9,-1
8000149a:	a7 69       	lsl	r9,0x6
8000149c:	f4 09 00 09 	add	r9,r10,r9
800014a0:	72 0a       	ld.w	r10,r9[0x0]
800014a2:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800014a6:	ee 09 00 09 	add	r9,r7,r9
800014aa:	f3 39 ff f4 	ld.ub	r9,r9[-12]
800014ae:	30 1b       	mov	r11,1
800014b0:	f6 09 09 49 	lsl	r9,r11,r9
800014b4:	f5 e9 10 09 	or	r9,r10,r9
800014b8:	91 09       	st.w	r8[0x0],r9
		//CLEAR_BIT( AVR32_GPIO.port[multiplexer_ports[i]].ovr, multiplexer_pins[i] ); // set pin to zero
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + multiplexer_ports[i] * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_OVR ), multiplexer_pins[i] );
800014ba:	fe f8 02 3e 	ld.w	r8,pc[574]
800014be:	70 09       	ld.w	r9,r8[0x0]
800014c0:	ef 38 ff fb 	ld.ub	r8,r7[-5]
800014c4:	ee 08 00 08 	add	r8,r7,r8
800014c8:	f1 38 ff f8 	ld.ub	r8,r8[-8]
800014cc:	a9 68       	lsl	r8,0x8
800014ce:	2b 08       	sub	r8,-80
800014d0:	f2 08 00 08 	add	r8,r9,r8
800014d4:	fe f9 02 24 	ld.w	r9,pc[548]
800014d8:	72 0a       	ld.w	r10,r9[0x0]
800014da:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800014de:	ee 09 00 09 	add	r9,r7,r9
800014e2:	f3 39 ff f8 	ld.ub	r9,r9[-8]
800014e6:	a9 69       	lsl	r9,0x8
800014e8:	2b 09       	sub	r9,-80
800014ea:	f4 09 00 09 	add	r9,r10,r9
800014ee:	72 0a       	ld.w	r10,r9[0x0]
800014f0:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800014f4:	ee 09 00 09 	add	r9,r7,r9
800014f8:	f3 39 ff f4 	ld.ub	r9,r9[-12]
800014fc:	30 1b       	mov	r11,1
800014fe:	f6 09 09 49 	lsl	r9,r11,r9
80001502:	5c d9       	com	r9
80001504:	f5 e9 00 09 	and	r9,r10,r9
80001508:	91 09       	st.w	r8[0x0],r9
	}
	
	// init multiplexer pins
	unsigned char multiplexer_ports[] = {1, 1, 1};
	unsigned char multiplexer_pins[] = {2, 3, 4};
	for( unsigned char i = 0; i < 3; i++ ) {
8000150a:	ef 38 ff fb 	ld.ub	r8,r7[-5]
8000150e:	2f f8       	sub	r8,-1
80001510:	ef 68 ff fb 	st.b	r7[-5],r8
80001514:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80001518:	30 28       	mov	r8,2
8000151a:	f0 09 18 00 	cp.b	r9,r8
8000151e:	5f 88       	srls	r8
80001520:	5c 58       	castu.b	r8
80001522:	fe 91 ff 7c 	brne	8000141a <_ZN6Segway11initHelpersEv+0x1a6>
		SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + multiplexer_ports[i] * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_ODER ), multiplexer_pins[i] );
		//CLEAR_BIT( AVR32_GPIO.port[multiplexer_ports[i]].ovr, multiplexer_pins[i] ); // set pin to zero
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + multiplexer_ports[i] * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_OVR ), multiplexer_pins[i] );
	}
	//CLEAR_BIT( AVR32_GPIO.port[1].ovr, 2 );
	CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + 1 * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_OVR ), 2 );
80001526:	4f 58       	lddpc	r8,800016f8 <_ZN6Segway11initHelpersEv+0x484>
80001528:	70 08       	ld.w	r8,r8[0x0]
8000152a:	f0 c8 fe b0 	sub	r8,r8,-336
8000152e:	4f 39       	lddpc	r9,800016f8 <_ZN6Segway11initHelpersEv+0x484>
80001530:	72 09       	ld.w	r9,r9[0x0]
80001532:	f2 c9 fe b0 	sub	r9,r9,-336
80001536:	72 09       	ld.w	r9,r9[0x0]
80001538:	a3 c9       	cbr	r9,0x2
8000153a:	91 09       	st.w	r8[0x0],r9
	//SET_BIT( AVR32_GPIO.port[1].ovr, 3 );
	SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + 1 * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_OVR ), 3 );
8000153c:	4e f8       	lddpc	r8,800016f8 <_ZN6Segway11initHelpersEv+0x484>
8000153e:	70 08       	ld.w	r8,r8[0x0]
80001540:	f0 c8 fe b0 	sub	r8,r8,-336
80001544:	4e d9       	lddpc	r9,800016f8 <_ZN6Segway11initHelpersEv+0x484>
80001546:	72 09       	ld.w	r9,r9[0x0]
80001548:	f2 c9 fe b0 	sub	r9,r9,-336
8000154c:	72 09       	ld.w	r9,r9[0x0]
8000154e:	a3 b9       	sbr	r9,0x3
80001550:	91 09       	st.w	r8[0x0],r9
	//CLEAR_BIT( AVR32_GPIO.port[1].ovr, 4 );
	CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + 1 * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_OVR ), 4 );
80001552:	4e a8       	lddpc	r8,800016f8 <_ZN6Segway11initHelpersEv+0x484>
80001554:	70 08       	ld.w	r8,r8[0x0]
80001556:	f0 c8 fe b0 	sub	r8,r8,-336
8000155a:	4e 89       	lddpc	r9,800016f8 <_ZN6Segway11initHelpersEv+0x484>
8000155c:	72 09       	ld.w	r9,r9[0x0]
8000155e:	f2 c9 fe b0 	sub	r9,r9,-336
80001562:	72 09       	ld.w	r9,r9[0x0]
80001564:	a5 c9       	cbr	r9,0x4
80001566:	91 09       	st.w	r8[0x0],r9
	
	
	Motor::initEnablePin();
80001568:	f0 1f 00 65 	mcall	800016fc <_ZN6Segway11initHelpersEv+0x488>
	if( !leftMotor.init( &Configuration::leftMotorConfig )) {
8000156c:	ee f8 ff bc 	ld.w	r8,r7[-68]
80001570:	2f 88       	sub	r8,-8
80001572:	4e 4b       	lddpc	r11,80001700 <_ZN6Segway11initHelpersEv+0x48c>
80001574:	10 9c       	mov	r12,r8
80001576:	f0 1f 00 64 	mcall	80001704 <_ZN6Segway11initHelpersEv+0x490>
8000157a:	18 98       	mov	r8,r12
8000157c:	ec 18 00 01 	eorl	r8,0x1
80001580:	5c 58       	castu.b	r8
80001582:	c0 60       	breq	8000158e <_ZN6Segway11initHelpersEv+0x31a>
		displayError( ERROR_CODE_INIT_LEFTMOTOR );
80001584:	30 9b       	mov	r11,9
80001586:	ee fc ff bc 	ld.w	r12,r7[-68]
8000158a:	f0 1f 00 50 	mcall	800016c8 <_ZN6Segway11initHelpersEv+0x454>
	}
	if( !rightMotor.init( &Configuration::rightMotorConfig )) {
8000158e:	ee f8 ff bc 	ld.w	r8,r7[-68]
80001592:	2f 78       	sub	r8,-9
80001594:	4d db       	lddpc	r11,80001708 <_ZN6Segway11initHelpersEv+0x494>
80001596:	10 9c       	mov	r12,r8
80001598:	f0 1f 00 5b 	mcall	80001704 <_ZN6Segway11initHelpersEv+0x490>
8000159c:	18 98       	mov	r8,r12
8000159e:	ec 18 00 01 	eorl	r8,0x1
800015a2:	5c 58       	castu.b	r8
800015a4:	c0 60       	breq	800015b0 <_ZN6Segway11initHelpersEv+0x33c>
		displayError( ERROR_CODE_INIT_RIGHTMOTOR );
800015a6:	30 ab       	mov	r11,10
800015a8:	ee fc ff bc 	ld.w	r12,r7[-68]
800015ac:	f0 1f 00 47 	mcall	800016c8 <_ZN6Segway11initHelpersEv+0x454>
	}
	
	
	if( !rs232UART.init( &Configuration::rs232UARTConfig )) {
800015b0:	ee f8 ff bc 	ld.w	r8,r7[-68]
800015b4:	2f 48       	sub	r8,-12
800015b6:	4d 6b       	lddpc	r11,8000170c <_ZN6Segway11initHelpersEv+0x498>
800015b8:	10 9c       	mov	r12,r8
800015ba:	f0 1f 00 56 	mcall	80001710 <_ZN6Segway11initHelpersEv+0x49c>
800015be:	18 98       	mov	r8,r12
800015c0:	ec 18 00 01 	eorl	r8,0x1
800015c4:	5c 58       	castu.b	r8
800015c6:	c0 60       	breq	800015d2 <_ZN6Segway11initHelpersEv+0x35e>
		displayError( ERROR_CODE_INIT_RS232UART );
800015c8:	30 bb       	mov	r11,11
800015ca:	ee fc ff bc 	ld.w	r12,r7[-68]
800015ce:	f0 1f 00 3f 	mcall	800016c8 <_ZN6Segway11initHelpersEv+0x454>
	}
	rs232UART.enableInPinSelector( true );
800015d2:	ee f8 ff bc 	ld.w	r8,r7[-68]
800015d6:	2f 48       	sub	r8,-12
800015d8:	30 1b       	mov	r11,1
800015da:	10 9c       	mov	r12,r8
800015dc:	f0 1f 00 4e 	mcall	80001714 <_ZN6Segway11initHelpersEv+0x4a0>
	
	if( !bluetoothUART.init( &Configuration::bluetoothUARTConfig )) {
800015e0:	ee f8 ff bc 	ld.w	r8,r7[-68]
800015e4:	2f 08       	sub	r8,-16
800015e6:	4c db       	lddpc	r11,80001718 <_ZN6Segway11initHelpersEv+0x4a4>
800015e8:	10 9c       	mov	r12,r8
800015ea:	f0 1f 00 4a 	mcall	80001710 <_ZN6Segway11initHelpersEv+0x49c>
800015ee:	18 98       	mov	r8,r12
800015f0:	ec 18 00 01 	eorl	r8,0x1
800015f4:	5c 58       	castu.b	r8
800015f6:	c0 60       	breq	80001602 <_ZN6Segway11initHelpersEv+0x38e>
		displayError( ERROR_CODE_INIT_BLUETOOTHUART );
800015f8:	30 cb       	mov	r11,12
800015fa:	ee fc ff bc 	ld.w	r12,r7[-68]
800015fe:	f0 1f 00 33 	mcall	800016c8 <_ZN6Segway11initHelpersEv+0x454>
	}
	bluetoothUART.enableInPinSelector( true );
80001602:	ee f8 ff bc 	ld.w	r8,r7[-68]
80001606:	2f 08       	sub	r8,-16
80001608:	30 1b       	mov	r11,1
8000160a:	10 9c       	mov	r12,r8
8000160c:	f0 1f 00 42 	mcall	80001714 <_ZN6Segway11initHelpersEv+0x4a0>
	
	// Enter command mode of bluetooth module connected to bluetoothUART
	bluetoothUART.sendString( "+++\r" );
80001610:	ee f8 ff bc 	ld.w	r8,r7[-68]
80001614:	2f 08       	sub	r8,-16
80001616:	4c 2b       	lddpc	r11,8000171c <_ZN6Segway11initHelpersEv+0x4a8>
80001618:	10 9c       	mov	r12,r8
8000161a:	f0 1f 00 42 	mcall	80001720 <_ZN6Segway11initHelpersEv+0x4ac>
	// Wait some time for command mode
	for( int i = 0; i < 500000; i++ ) {
8000161e:	30 08       	mov	r8,0
80001620:	ef 48 ff fc 	st.w	r7[-4],r8
80001624:	c0 78       	rjmp	80001632 <_ZN6Segway11initHelpersEv+0x3be>
		asm( "nop" );
80001626:	d7 03       	nop
	bluetoothUART.enableInPinSelector( true );
	
	// Enter command mode of bluetooth module connected to bluetoothUART
	bluetoothUART.sendString( "+++\r" );
	// Wait some time for command mode
	for( int i = 0; i < 500000; i++ ) {
80001628:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000162c:	2f f8       	sub	r8,-1
8000162e:	ef 48 ff fc 	st.w	r7[-4],r8
80001632:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001636:	e6 58 a1 1f 	cp.w	r8,499999
8000163a:	5f a8       	srle	r8
8000163c:	5c 58       	castu.b	r8
8000163e:	cf 41       	brne	80001626 <_ZN6Segway11initHelpersEv+0x3b2>
		asm( "nop" );
	}
	// Set name
	char bluetoothCommand[50] = "ATN=";
80001640:	30 08       	mov	r8,0
80001642:	e0 69 4e 3d 	mov	r9,20029
80001646:	ea 19 41 54 	orh	r9,0x4154
8000164a:	ee e9 ff c0 	st.d	r7[-64],r8
8000164e:	ee c8 00 38 	sub	r8,r7,56
80001652:	30 0a       	mov	r10,0
80001654:	30 0b       	mov	r11,0
80001656:	f0 eb 00 00 	st.d	r8[0],r10
8000165a:	2f 88       	sub	r8,-8
8000165c:	30 0a       	mov	r10,0
8000165e:	30 0b       	mov	r11,0
80001660:	f0 eb 00 00 	st.d	r8[0],r10
80001664:	2f 88       	sub	r8,-8
80001666:	30 0a       	mov	r10,0
80001668:	30 0b       	mov	r11,0
8000166a:	f0 eb 00 00 	st.d	r8[0],r10
8000166e:	2f 88       	sub	r8,-8
80001670:	30 0a       	mov	r10,0
80001672:	30 0b       	mov	r11,0
80001674:	f0 eb 00 00 	st.d	r8[0],r10
80001678:	2f 88       	sub	r8,-8
8000167a:	30 0a       	mov	r10,0
8000167c:	30 0b       	mov	r11,0
8000167e:	f0 eb 00 00 	st.d	r8[0],r10
80001682:	2f 88       	sub	r8,-8
80001684:	30 09       	mov	r9,0
80001686:	b0 09       	st.h	r8[0x0],r9
80001688:	2f e8       	sub	r8,-2
	strcat(bluetoothCommand, BLUETOOTH_NAME);
8000168a:	4a 78       	lddpc	r8,80001724 <_ZN6Segway11initHelpersEv+0x4b0>
8000168c:	70 09       	ld.w	r9,r8[0x0]
8000168e:	ee c8 00 40 	sub	r8,r7,64
80001692:	12 9b       	mov	r11,r9
80001694:	10 9c       	mov	r12,r8
80001696:	f0 1f 00 25 	mcall	80001728 <_ZN6Segway11initHelpersEv+0x4b4>
	
	bluetoothUART.sendString( bluetoothCommand );
8000169a:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000169e:	2f 08       	sub	r8,-16
800016a0:	ee c9 00 40 	sub	r9,r7,64
800016a4:	12 9b       	mov	r11,r9
800016a6:	10 9c       	mov	r12,r8
800016a8:	f0 1f 00 1e 	mcall	80001720 <_ZN6Segway11initHelpersEv+0x4ac>
}
800016ac:	2e fd       	sub	sp,-68
800016ae:	e3 cd 80 80 	ldm	sp++,r7,pc
800016b2:	00 00       	add	r0,r0
800016b4:	00 00       	add	r0,r0
800016b6:	07 58       	ld.sh	r8,--r3
800016b8:	80 00       	ld.sh	r0,r0[0x0]
800016ba:	19 ac       	ld.ub	r12,r12[0x2]
800016bc:	80 00       	ld.sh	r0,r0[0x0]
800016be:	1a 3c       	cp.w	r12,sp
800016c0:	00 00       	add	r0,r0
800016c2:	07 60       	ld.uh	r0,--r3
800016c4:	80 00       	ld.sh	r0,r0[0x0]
800016c6:	28 3c       	sub	r12,-125
800016c8:	80 00       	ld.sh	r0,r0[0x0]
800016ca:	18 24       	rsub	r4,r12
800016cc:	80 00       	ld.sh	r0,r0[0x0]
800016ce:	1b 9c       	ld.ub	r12,sp[0x1]
800016d0:	00 00       	add	r0,r0
800016d2:	06 70       	tst	r0,r3
800016d4:	80 00       	ld.sh	r0,r0[0x0]
800016d6:	27 42       	sub	r2,116
800016d8:	00 00       	add	r0,r0
800016da:	06 e0       	st.h	--r3,r0
800016dc:	80 00       	ld.sh	r0,r0[0x0]
800016de:	26 98       	sub	r8,105
800016e0:	00 00       	add	r0,r0
800016e2:	06 f0       	st.b	--r3,r0
800016e4:	00 00       	add	r0,r0
800016e6:	07 00       	ld.w	r0,r3++
800016e8:	00 00       	add	r0,r0
800016ea:	07 10       	ld.sh	r0,r3++
800016ec:	00 00       	add	r0,r0
800016ee:	07 20       	ld.uh	r0,r3++
800016f0:	80 00       	ld.sh	r0,r0[0x0]
800016f2:	00 c0       	st.b	r0++,r0
800016f4:	80 00       	ld.sh	r0,r0[0x0]
800016f6:	00 c4       	st.b	r0++,r4
800016f8:	00 00       	add	r0,r0
800016fa:	00 c0       	st.b	r0++,r0
800016fc:	80 00       	ld.sh	r0,r0[0x0]
800016fe:	1b d6       	ld.ub	r6,sp[0x5]
80001700:	00 00       	add	r0,r0
80001702:	06 44       	or	r4,r3
80001704:	80 00       	ld.sh	r0,r0[0x0]
80001706:	1b e0       	ld.ub	r0,sp[0x6]
80001708:	00 00       	add	r0,r0
8000170a:	06 54       	eor	r4,r3
8000170c:	00 00       	add	r0,r0
8000170e:	07 30       	ld.ub	r0,r3++
80001710:	80 00       	ld.sh	r0,r0[0x0]
80001712:	29 98       	sub	r8,-103
80001714:	80 00       	ld.sh	r0,r0[0x0]
80001716:	2d 14       	sub	r4,-47
80001718:	00 00       	add	r0,r0
8000171a:	07 44       	ld.w	r4,--r3
8000171c:	80 00       	ld.sh	r0,r0[0x0]
8000171e:	00 b8       	st.h	r0++,r8
80001720:	80 00       	ld.sh	r0,r0[0x0]
80001722:	34 14       	mov	r4,65
80001724:	00 00       	add	r0,r0
80001726:	00 c4       	st.b	r0++,r4
80001728:	80 00       	ld.sh	r0,r0[0x0]
8000172a:	9a f4       	ld.uh	r4,sp[0xe]

8000172c <_ZN6Segway32setCurrentSteeringPositionAsZeroEv>:
	
		If there is no offset set currently, use the current value as the new offset value.
	
		The current value is averaged over 10 measurements.
*/
void Segway::setCurrentSteeringPositionAsZero() {
8000172c:	eb cd 40 c0 	pushm	r6-r7,lr
80001730:	1a 97       	mov	r7,sp
80001732:	20 1d       	sub	sp,4
80001734:	ef 4c ff fc 	st.w	r7[-4],r12
	steeringPotentiometer.setZeroOffset( true,
							( steeringPotentiometer.getZeroOffsetIsActive() ?
								  ( steeringPotentiometer.getIntegerValue( true, 10 ) + steeringPotentiometer.getZeroOffset())
								: steeringPotentiometer.getIntegerValue( true, 10 )));
80001738:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000173c:	2f a8       	sub	r8,-6
8000173e:	10 9c       	mov	r12,r8
80001740:	f0 1f 00 16 	mcall	80001798 <_ZN6Segway32setCurrentSteeringPositionAsZeroEv+0x6c>
80001744:	18 98       	mov	r8,r12
80001746:	58 08       	cp.w	r8,0
80001748:	c1 40       	breq	80001770 <_ZN6Segway32setCurrentSteeringPositionAsZeroEv+0x44>
8000174a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000174e:	2f a8       	sub	r8,-6
80001750:	30 aa       	mov	r10,10
80001752:	30 1b       	mov	r11,1
80001754:	10 9c       	mov	r12,r8
80001756:	f0 1f 00 12 	mcall	8000179c <_ZN6Segway32setCurrentSteeringPositionAsZeroEv+0x70>
8000175a:	18 96       	mov	r6,r12
8000175c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001760:	2f a8       	sub	r8,-6
80001762:	10 9c       	mov	r12,r8
80001764:	f0 1f 00 0f 	mcall	800017a0 <_ZN6Segway32setCurrentSteeringPositionAsZeroEv+0x74>
80001768:	18 98       	mov	r8,r12
8000176a:	ec 08 00 08 	add	r8,r6,r8
8000176e:	c0 a8       	rjmp	80001782 <_ZN6Segway32setCurrentSteeringPositionAsZeroEv+0x56>
80001770:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001774:	2f a8       	sub	r8,-6
80001776:	30 aa       	mov	r10,10
80001778:	30 1b       	mov	r11,1
8000177a:	10 9c       	mov	r12,r8
8000177c:	f0 1f 00 08 	mcall	8000179c <_ZN6Segway32setCurrentSteeringPositionAsZeroEv+0x70>
80001780:	18 98       	mov	r8,r12
80001782:	ee f9 ff fc 	ld.w	r9,r7[-4]
80001786:	2f a9       	sub	r9,-6
80001788:	10 9a       	mov	r10,r8
8000178a:	30 1b       	mov	r11,1
8000178c:	12 9c       	mov	r12,r9
8000178e:	f0 1f 00 06 	mcall	800017a4 <_ZN6Segway32setCurrentSteeringPositionAsZeroEv+0x78>
}
80001792:	2f fd       	sub	sp,-4
80001794:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80001798:	80 00       	ld.sh	r0,r0[0x0]
8000179a:	26 f2       	sub	r2,111
8000179c:	80 00       	ld.sh	r0,r0[0x0]
8000179e:	26 b6       	sub	r6,107
800017a0:	80 00       	ld.sh	r0,r0[0x0]
800017a2:	27 08       	sub	r8,112
800017a4:	80 00       	ld.sh	r0,r0[0x0]
800017a6:	26 d6       	sub	r6,109

800017a8 <_ZN6Segway27setCurrentOrientationAsZeroEv>:

		If there is no offset set currently, use the current value as the new offset value.

		The current value is averaged over 10 measurements.
*/
void Segway::setCurrentOrientationAsZero() {
800017a8:	eb cd 40 c0 	pushm	r6-r7,lr
800017ac:	1a 97       	mov	r7,sp
800017ae:	20 1d       	sub	sp,4
800017b0:	ef 4c ff fc 	st.w	r7[-4],r12
	orientationAccelerometer.setZeroOffset( true,
							( orientationAccelerometer.getZeroOffsetIsActive() ?
								  ( orientationAccelerometer.getIntegerValue( true, 10 ) + orientationAccelerometer.getZeroOffset())
								: orientationAccelerometer.getIntegerValue( true, 10 )));
800017b4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800017b8:	2f d8       	sub	r8,-3
800017ba:	10 9c       	mov	r12,r8
800017bc:	f0 1f 00 16 	mcall	80001814 <_ZN6Segway27setCurrentOrientationAsZeroEv+0x6c>
800017c0:	18 98       	mov	r8,r12
800017c2:	58 08       	cp.w	r8,0
800017c4:	c1 40       	breq	800017ec <_ZN6Segway27setCurrentOrientationAsZeroEv+0x44>
800017c6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800017ca:	2f d8       	sub	r8,-3
800017cc:	30 aa       	mov	r10,10
800017ce:	30 1b       	mov	r11,1
800017d0:	10 9c       	mov	r12,r8
800017d2:	f0 1f 00 12 	mcall	80001818 <_ZN6Segway27setCurrentOrientationAsZeroEv+0x70>
800017d6:	18 96       	mov	r6,r12
800017d8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800017dc:	2f d8       	sub	r8,-3
800017de:	10 9c       	mov	r12,r8
800017e0:	f0 1f 00 0f 	mcall	8000181c <_ZN6Segway27setCurrentOrientationAsZeroEv+0x74>
800017e4:	18 98       	mov	r8,r12
800017e6:	ec 08 00 08 	add	r8,r6,r8
800017ea:	c0 a8       	rjmp	800017fe <_ZN6Segway27setCurrentOrientationAsZeroEv+0x56>
800017ec:	ee f8 ff fc 	ld.w	r8,r7[-4]
800017f0:	2f d8       	sub	r8,-3
800017f2:	30 aa       	mov	r10,10
800017f4:	30 1b       	mov	r11,1
800017f6:	10 9c       	mov	r12,r8
800017f8:	f0 1f 00 08 	mcall	80001818 <_ZN6Segway27setCurrentOrientationAsZeroEv+0x70>
800017fc:	18 98       	mov	r8,r12
800017fe:	ee f9 ff fc 	ld.w	r9,r7[-4]
80001802:	2f d9       	sub	r9,-3
80001804:	10 9a       	mov	r10,r8
80001806:	30 1b       	mov	r11,1
80001808:	12 9c       	mov	r12,r9
8000180a:	f0 1f 00 06 	mcall	80001820 <_ZN6Segway27setCurrentOrientationAsZeroEv+0x78>
}
8000180e:	2f fd       	sub	sp,-4
80001810:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80001814:	80 00       	ld.sh	r0,r0[0x0]
80001816:	26 f2       	sub	r2,111
80001818:	80 00       	ld.sh	r0,r0[0x0]
8000181a:	26 b6       	sub	r6,107
8000181c:	80 00       	ld.sh	r0,r0[0x0]
8000181e:	27 08       	sub	r8,112
80001820:	80 00       	ld.sh	r0,r0[0x0]
80001822:	26 d6       	sub	r6,109

80001824 <_ZN6Segway12displayErrorEh>:

/*! \brief	Displays error code. Blocks execution.

		Green LED is off. Red LED blinks errorCode times, then stays off some time and restarts.
*/
void Segway::displayError( unsigned char errorCode ) {
80001824:	eb cd 40 80 	pushm	r7,lr
80001828:	1a 97       	mov	r7,sp
8000182a:	20 9d       	sub	sp,36
8000182c:	ef 4c ff e0 	st.w	r7[-32],r12
80001830:	16 98       	mov	r8,r11
80001832:	ef 68 ff dc 	st.b	r7[-36],r8
	// turn off both LEDs
	setStatusLED( &Configuration::greenStatusLEDConfig, false );
80001836:	30 0a       	mov	r10,0
80001838:	4d ab       	lddpc	r11,800019a0 <_ZN6Segway12displayErrorEh+0x17c>
8000183a:	ee fc ff e0 	ld.w	r12,r7[-32]
8000183e:	f0 1f 00 5a 	mcall	800019a4 <_ZN6Segway12displayErrorEh+0x180>
	setStatusLED( &Configuration::redStatusLEDConfig, false );
80001842:	30 0a       	mov	r10,0
80001844:	4d 9b       	lddpc	r11,800019a8 <_ZN6Segway12displayErrorEh+0x184>
80001846:	ee fc ff e0 	ld.w	r12,r7[-32]
8000184a:	f0 1f 00 57 	mcall	800019a4 <_ZN6Segway12displayErrorEh+0x180>
	while( true ) {
		for( unsigned char i = 0; i < errorCode; i++ ) {
8000184e:	30 08       	mov	r8,0
80001850:	ef 68 ff e7 	st.b	r7[-25],r8
80001854:	c4 08       	rjmp	800018d4 <_ZN6Segway12displayErrorEh+0xb0>
			// blink error code
			setStatusLED( &Configuration::greenStatusLEDConfig, true );
80001856:	30 1a       	mov	r10,1
80001858:	4d 2b       	lddpc	r11,800019a0 <_ZN6Segway12displayErrorEh+0x17c>
8000185a:	ee fc ff e0 	ld.w	r12,r7[-32]
8000185e:	f0 1f 00 52 	mcall	800019a4 <_ZN6Segway12displayErrorEh+0x180>
			setStatusLED( &Configuration::redStatusLEDConfig, true );
80001862:	30 1a       	mov	r10,1
80001864:	4d 1b       	lddpc	r11,800019a8 <_ZN6Segway12displayErrorEh+0x184>
80001866:	ee fc ff e0 	ld.w	r12,r7[-32]
8000186a:	f0 1f 00 4f 	mcall	800019a4 <_ZN6Segway12displayErrorEh+0x180>
			for( unsigned long wait = 0; wait < 1000000; wait++ ) {
8000186e:	30 08       	mov	r8,0
80001870:	ef 48 ff e8 	st.w	r7[-24],r8
80001874:	c0 78       	rjmp	80001882 <_ZN6Segway12displayErrorEh+0x5e>
				asm( "nop" );
80001876:	d7 03       	nop
	while( true ) {
		for( unsigned char i = 0; i < errorCode; i++ ) {
			// blink error code
			setStatusLED( &Configuration::greenStatusLEDConfig, true );
			setStatusLED( &Configuration::redStatusLEDConfig, true );
			for( unsigned long wait = 0; wait < 1000000; wait++ ) {
80001878:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000187c:	2f f8       	sub	r8,-1
8000187e:	ef 48 ff e8 	st.w	r7[-24],r8
80001882:	ee f8 ff e8 	ld.w	r8,r7[-24]
80001886:	ee 58 42 3f 	cp.w	r8,999999
8000188a:	5f 88       	srls	r8
8000188c:	5c 58       	castu.b	r8
8000188e:	cf 41       	brne	80001876 <_ZN6Segway12displayErrorEh+0x52>
				asm( "nop" );
			}
			setStatusLED( &Configuration::greenStatusLEDConfig, false );
80001890:	30 0a       	mov	r10,0
80001892:	4c 4b       	lddpc	r11,800019a0 <_ZN6Segway12displayErrorEh+0x17c>
80001894:	ee fc ff e0 	ld.w	r12,r7[-32]
80001898:	f0 1f 00 43 	mcall	800019a4 <_ZN6Segway12displayErrorEh+0x180>
			setStatusLED( &Configuration::redStatusLEDConfig, false );
8000189c:	30 0a       	mov	r10,0
8000189e:	4c 3b       	lddpc	r11,800019a8 <_ZN6Segway12displayErrorEh+0x184>
800018a0:	ee fc ff e0 	ld.w	r12,r7[-32]
800018a4:	f0 1f 00 40 	mcall	800019a4 <_ZN6Segway12displayErrorEh+0x180>
			for( unsigned long wait = 0; wait < 1000000; wait++ ) {
800018a8:	30 08       	mov	r8,0
800018aa:	ef 48 ff ec 	st.w	r7[-20],r8
800018ae:	c0 78       	rjmp	800018bc <_ZN6Segway12displayErrorEh+0x98>
				asm( "nop" );
800018b0:	d7 03       	nop
			for( unsigned long wait = 0; wait < 1000000; wait++ ) {
				asm( "nop" );
			}
			setStatusLED( &Configuration::greenStatusLEDConfig, false );
			setStatusLED( &Configuration::redStatusLEDConfig, false );
			for( unsigned long wait = 0; wait < 1000000; wait++ ) {
800018b2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800018b6:	2f f8       	sub	r8,-1
800018b8:	ef 48 ff ec 	st.w	r7[-20],r8
800018bc:	ee f8 ff ec 	ld.w	r8,r7[-20]
800018c0:	ee 58 42 3f 	cp.w	r8,999999
800018c4:	5f 88       	srls	r8
800018c6:	5c 58       	castu.b	r8
800018c8:	cf 41       	brne	800018b0 <_ZN6Segway12displayErrorEh+0x8c>
void Segway::displayError( unsigned char errorCode ) {
	// turn off both LEDs
	setStatusLED( &Configuration::greenStatusLEDConfig, false );
	setStatusLED( &Configuration::redStatusLEDConfig, false );
	while( true ) {
		for( unsigned char i = 0; i < errorCode; i++ ) {
800018ca:	ef 38 ff e7 	ld.ub	r8,r7[-25]
800018ce:	2f f8       	sub	r8,-1
800018d0:	ef 68 ff e7 	st.b	r7[-25],r8
800018d4:	ef 39 ff e7 	ld.ub	r9,r7[-25]
800018d8:	ef 38 ff dc 	ld.ub	r8,r7[-36]
800018dc:	f0 09 18 00 	cp.b	r9,r8
800018e0:	5f 38       	srlo	r8
800018e2:	5c 58       	castu.b	r8
800018e4:	cb 91       	brne	80001856 <_ZN6Segway12displayErrorEh+0x32>
			for( unsigned long wait = 0; wait < 1000000; wait++ ) {
				asm( "nop" );
			}
		}
		// blink green led only to let the user know that the error code is over
		setStatusLED( &Configuration::greenStatusLEDConfig, true );
800018e6:	30 1a       	mov	r10,1
800018e8:	4a eb       	lddpc	r11,800019a0 <_ZN6Segway12displayErrorEh+0x17c>
800018ea:	ee fc ff e0 	ld.w	r12,r7[-32]
800018ee:	f0 1f 00 2e 	mcall	800019a4 <_ZN6Segway12displayErrorEh+0x180>
		for( unsigned long wait = 0; wait < 1000000; wait++ ) {
800018f2:	30 08       	mov	r8,0
800018f4:	ef 48 ff f0 	st.w	r7[-16],r8
800018f8:	c0 78       	rjmp	80001906 <_ZN6Segway12displayErrorEh+0xe2>
			asm( "nop" );
800018fa:	d7 03       	nop
				asm( "nop" );
			}
		}
		// blink green led only to let the user know that the error code is over
		setStatusLED( &Configuration::greenStatusLEDConfig, true );
		for( unsigned long wait = 0; wait < 1000000; wait++ ) {
800018fc:	ee f8 ff f0 	ld.w	r8,r7[-16]
80001900:	2f f8       	sub	r8,-1
80001902:	ef 48 ff f0 	st.w	r7[-16],r8
80001906:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000190a:	ee 58 42 3f 	cp.w	r8,999999
8000190e:	5f 88       	srls	r8
80001910:	5c 58       	castu.b	r8
80001912:	cf 41       	brne	800018fa <_ZN6Segway12displayErrorEh+0xd6>
			asm( "nop" );
		}
		setStatusLED( &Configuration::greenStatusLEDConfig, false );
80001914:	30 0a       	mov	r10,0
80001916:	4a 3b       	lddpc	r11,800019a0 <_ZN6Segway12displayErrorEh+0x17c>
80001918:	ee fc ff e0 	ld.w	r12,r7[-32]
8000191c:	f0 1f 00 22 	mcall	800019a4 <_ZN6Segway12displayErrorEh+0x180>
		for( unsigned long wait = 0; wait < 1000000; wait++ ) {
80001920:	30 08       	mov	r8,0
80001922:	ef 48 ff f4 	st.w	r7[-12],r8
80001926:	c0 78       	rjmp	80001934 <_ZN6Segway12displayErrorEh+0x110>
			asm( "nop" );
80001928:	d7 03       	nop
		setStatusLED( &Configuration::greenStatusLEDConfig, true );
		for( unsigned long wait = 0; wait < 1000000; wait++ ) {
			asm( "nop" );
		}
		setStatusLED( &Configuration::greenStatusLEDConfig, false );
		for( unsigned long wait = 0; wait < 1000000; wait++ ) {
8000192a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000192e:	2f f8       	sub	r8,-1
80001930:	ef 48 ff f4 	st.w	r7[-12],r8
80001934:	ee f8 ff f4 	ld.w	r8,r7[-12]
80001938:	ee 58 42 3f 	cp.w	r8,999999
8000193c:	5f 88       	srls	r8
8000193e:	5c 58       	castu.b	r8
80001940:	cf 41       	brne	80001928 <_ZN6Segway12displayErrorEh+0x104>
			asm( "nop" );
		}
		setStatusLED( &Configuration::greenStatusLEDConfig, true );
80001942:	30 1a       	mov	r10,1
80001944:	49 7b       	lddpc	r11,800019a0 <_ZN6Segway12displayErrorEh+0x17c>
80001946:	ee fc ff e0 	ld.w	r12,r7[-32]
8000194a:	f0 1f 00 17 	mcall	800019a4 <_ZN6Segway12displayErrorEh+0x180>
		for( unsigned long wait = 0; wait < 1000000; wait++ ) {
8000194e:	30 08       	mov	r8,0
80001950:	ef 48 ff f8 	st.w	r7[-8],r8
80001954:	c0 78       	rjmp	80001962 <_ZN6Segway12displayErrorEh+0x13e>
			asm( "nop" );
80001956:	d7 03       	nop
		setStatusLED( &Configuration::greenStatusLEDConfig, false );
		for( unsigned long wait = 0; wait < 1000000; wait++ ) {
			asm( "nop" );
		}
		setStatusLED( &Configuration::greenStatusLEDConfig, true );
		for( unsigned long wait = 0; wait < 1000000; wait++ ) {
80001958:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000195c:	2f f8       	sub	r8,-1
8000195e:	ef 48 ff f8 	st.w	r7[-8],r8
80001962:	ee f8 ff f8 	ld.w	r8,r7[-8]
80001966:	ee 58 42 3f 	cp.w	r8,999999
8000196a:	5f 88       	srls	r8
8000196c:	5c 58       	castu.b	r8
8000196e:	cf 41       	brne	80001956 <_ZN6Segway12displayErrorEh+0x132>
			asm( "nop" );
		}
		setStatusLED( &Configuration::greenStatusLEDConfig, false );
80001970:	30 0a       	mov	r10,0
80001972:	48 cb       	lddpc	r11,800019a0 <_ZN6Segway12displayErrorEh+0x17c>
80001974:	ee fc ff e0 	ld.w	r12,r7[-32]
80001978:	f0 1f 00 0b 	mcall	800019a4 <_ZN6Segway12displayErrorEh+0x180>
		for( unsigned long wait = 0; wait < 1000000; wait++ ) {
8000197c:	30 08       	mov	r8,0
8000197e:	ef 48 ff fc 	st.w	r7[-4],r8
80001982:	c0 78       	rjmp	80001990 <_ZN6Segway12displayErrorEh+0x16c>
			asm( "nop" );
80001984:	d7 03       	nop
		setStatusLED( &Configuration::greenStatusLEDConfig, true );
		for( unsigned long wait = 0; wait < 1000000; wait++ ) {
			asm( "nop" );
		}
		setStatusLED( &Configuration::greenStatusLEDConfig, false );
		for( unsigned long wait = 0; wait < 1000000; wait++ ) {
80001986:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000198a:	2f f8       	sub	r8,-1
8000198c:	ef 48 ff fc 	st.w	r7[-4],r8
80001990:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001994:	ee 58 42 3f 	cp.w	r8,999999
80001998:	5f 88       	srls	r8
8000199a:	5c 58       	castu.b	r8
8000199c:	cf 41       	brne	80001984 <_ZN6Segway12displayErrorEh+0x160>
*/
void Segway::displayError( unsigned char errorCode ) {
	// turn off both LEDs
	setStatusLED( &Configuration::greenStatusLEDConfig, false );
	setStatusLED( &Configuration::redStatusLEDConfig, false );
	while( true ) {
8000199e:	c5 8b       	rjmp	8000184e <_ZN6Segway12displayErrorEh+0x2a>
800019a0:	00 00       	add	r0,r0
800019a2:	07 60       	ld.uh	r0,--r3
800019a4:	80 00       	ld.sh	r0,r0[0x0]
800019a6:	1a 3c       	cp.w	r12,sp
800019a8:	00 00       	add	r0,r0
800019aa:	07 58       	ld.sh	r8,--r3

800019ac <_ZN6Segway13initStatusLEDEPN13Configuration11s_StatusLEDE>:


/*! \brief	Initializes the status LEDs.
	\param	statusLEDConfig	[in] Pointer to configuration struct for the LED to initialize.
*/
void Segway::initStatusLED( Configuration::s_StatusLED* statusLEDConfig ) {
800019ac:	eb cd 40 80 	pushm	r7,lr
800019b0:	1a 97       	mov	r7,sp
800019b2:	20 2d       	sub	sp,8
800019b4:	ef 4c ff fc 	st.w	r7[-4],r12
800019b8:	ef 4b ff f8 	st.w	r7[-8],r11
	//SET_BIT( AVR32_GPIO.port[statusLEDConfig->port].gpers, statusLEDConfig->pin );
	SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + statusLEDConfig->port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_GPER ), statusLEDConfig->pin );
800019bc:	49 f8       	lddpc	r8,80001a38 <_ZN6Segway13initStatusLEDEPN13Configuration11s_StatusLEDE+0x8c>
800019be:	70 08       	ld.w	r8,r8[0x0]
800019c0:	10 99       	mov	r9,r8
800019c2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800019c6:	11 88       	ld.ub	r8,r8[0x0]
800019c8:	a9 68       	lsl	r8,0x8
800019ca:	f2 08 00 08 	add	r8,r9,r8
800019ce:	49 b9       	lddpc	r9,80001a38 <_ZN6Segway13initStatusLEDEPN13Configuration11s_StatusLEDE+0x8c>
800019d0:	72 09       	ld.w	r9,r9[0x0]
800019d2:	12 9a       	mov	r10,r9
800019d4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800019d8:	13 89       	ld.ub	r9,r9[0x0]
800019da:	a9 69       	lsl	r9,0x8
800019dc:	f4 09 00 09 	add	r9,r10,r9
800019e0:	72 0a       	ld.w	r10,r9[0x0]
800019e2:	ee f9 ff f8 	ld.w	r9,r7[-8]
800019e6:	72 19       	ld.w	r9,r9[0x4]
800019e8:	30 1b       	mov	r11,1
800019ea:	f6 09 09 49 	lsl	r9,r11,r9
800019ee:	f5 e9 10 09 	or	r9,r10,r9
800019f2:	91 09       	st.w	r8[0x0],r9
	//SET_BIT( AVR32_GPIO.port[statusLEDConfig->port].oders, statusLEDConfig->pin );
	SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + statusLEDConfig->port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_ODER ), statusLEDConfig->pin );
800019f4:	49 18       	lddpc	r8,80001a38 <_ZN6Segway13initStatusLEDEPN13Configuration11s_StatusLEDE+0x8c>
800019f6:	70 09       	ld.w	r9,r8[0x0]
800019f8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800019fc:	11 88       	ld.ub	r8,r8[0x0]
800019fe:	a3 68       	lsl	r8,0x2
80001a00:	2f f8       	sub	r8,-1
80001a02:	a7 68       	lsl	r8,0x6
80001a04:	f2 08 00 08 	add	r8,r9,r8
80001a08:	48 c9       	lddpc	r9,80001a38 <_ZN6Segway13initStatusLEDEPN13Configuration11s_StatusLEDE+0x8c>
80001a0a:	72 0a       	ld.w	r10,r9[0x0]
80001a0c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80001a10:	13 89       	ld.ub	r9,r9[0x0]
80001a12:	a3 69       	lsl	r9,0x2
80001a14:	2f f9       	sub	r9,-1
80001a16:	a7 69       	lsl	r9,0x6
80001a18:	f4 09 00 09 	add	r9,r10,r9
80001a1c:	72 0a       	ld.w	r10,r9[0x0]
80001a1e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80001a22:	72 19       	ld.w	r9,r9[0x4]
80001a24:	30 1b       	mov	r11,1
80001a26:	f6 09 09 49 	lsl	r9,r11,r9
80001a2a:	f5 e9 10 09 	or	r9,r10,r9
80001a2e:	91 09       	st.w	r8[0x0],r9
}
80001a30:	2f ed       	sub	sp,-8
80001a32:	e3 cd 80 80 	ldm	sp++,r7,pc
80001a36:	00 00       	add	r0,r0
80001a38:	00 00       	add	r0,r0
80001a3a:	00 c0       	st.b	r0++,r0

80001a3c <_ZN6Segway12setStatusLEDEPN13Configuration11s_StatusLEDEb>:

/*! \brief	Enables/Disables the status LEDs.
	\param	statusLEDConfig	[in] Pointer to the configuration struct for the LED to initialize.
	\param	on	[in] true = LED on, false = LED off
*/
void Segway::setStatusLED( Configuration::s_StatusLED* statusLEDConfig, bool on ) {
80001a3c:	eb cd 40 80 	pushm	r7,lr
80001a40:	1a 97       	mov	r7,sp
80001a42:	20 3d       	sub	sp,12
80001a44:	ef 4c ff fc 	st.w	r7[-4],r12
80001a48:	ef 4b ff f8 	st.w	r7[-8],r11
80001a4c:	14 98       	mov	r8,r10
80001a4e:	ef 68 ff f4 	st.b	r7[-12],r8
	if( on ) {
80001a52:	ef 39 ff f4 	ld.ub	r9,r7[-12]
80001a56:	30 08       	mov	r8,0
80001a58:	f0 09 18 00 	cp.b	r9,r8
80001a5c:	c1 f0       	breq	80001a9a <_ZN6Segway12setStatusLEDEPN13Configuration11s_StatusLEDEb+0x5e>
		//CLEAR_BIT( AVR32_GPIO.port[statusLEDConfig->port].ovr, statusLEDConfig->pin );
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + statusLEDConfig->port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_OVR ), statusLEDConfig->pin );
80001a5e:	49 f8       	lddpc	r8,80001ad8 <_ZN6Segway12setStatusLEDEPN13Configuration11s_StatusLEDEb+0x9c>
80001a60:	70 09       	ld.w	r9,r8[0x0]
80001a62:	ee f8 ff f8 	ld.w	r8,r7[-8]
80001a66:	11 88       	ld.ub	r8,r8[0x0]
80001a68:	a9 68       	lsl	r8,0x8
80001a6a:	2b 08       	sub	r8,-80
80001a6c:	f2 08 00 08 	add	r8,r9,r8
80001a70:	49 a9       	lddpc	r9,80001ad8 <_ZN6Segway12setStatusLEDEPN13Configuration11s_StatusLEDEb+0x9c>
80001a72:	72 0a       	ld.w	r10,r9[0x0]
80001a74:	ee f9 ff f8 	ld.w	r9,r7[-8]
80001a78:	13 89       	ld.ub	r9,r9[0x0]
80001a7a:	a9 69       	lsl	r9,0x8
80001a7c:	2b 09       	sub	r9,-80
80001a7e:	f4 09 00 09 	add	r9,r10,r9
80001a82:	72 0a       	ld.w	r10,r9[0x0]
80001a84:	ee f9 ff f8 	ld.w	r9,r7[-8]
80001a88:	72 19       	ld.w	r9,r9[0x4]
80001a8a:	30 1b       	mov	r11,1
80001a8c:	f6 09 09 49 	lsl	r9,r11,r9
80001a90:	5c d9       	com	r9
80001a92:	f5 e9 00 09 	and	r9,r10,r9
80001a96:	91 09       	st.w	r8[0x0],r9
80001a98:	c1 d8       	rjmp	80001ad2 <_ZN6Segway12setStatusLEDEPN13Configuration11s_StatusLEDEb+0x96>
	} else {
		//SET_BIT( AVR32_GPIO.port[statusLEDConfig->port].ovr, statusLEDConfig->pin );
		SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + statusLEDConfig->port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_OVR ), statusLEDConfig->pin );
80001a9a:	49 08       	lddpc	r8,80001ad8 <_ZN6Segway12setStatusLEDEPN13Configuration11s_StatusLEDEb+0x9c>
80001a9c:	70 09       	ld.w	r9,r8[0x0]
80001a9e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80001aa2:	11 88       	ld.ub	r8,r8[0x0]
80001aa4:	a9 68       	lsl	r8,0x8
80001aa6:	2b 08       	sub	r8,-80
80001aa8:	f2 08 00 08 	add	r8,r9,r8
80001aac:	48 b9       	lddpc	r9,80001ad8 <_ZN6Segway12setStatusLEDEPN13Configuration11s_StatusLEDEb+0x9c>
80001aae:	72 0a       	ld.w	r10,r9[0x0]
80001ab0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80001ab4:	13 89       	ld.ub	r9,r9[0x0]
80001ab6:	a9 69       	lsl	r9,0x8
80001ab8:	2b 09       	sub	r9,-80
80001aba:	f4 09 00 09 	add	r9,r10,r9
80001abe:	72 0a       	ld.w	r10,r9[0x0]
80001ac0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80001ac4:	72 19       	ld.w	r9,r9[0x4]
80001ac6:	30 1b       	mov	r11,1
80001ac8:	f6 09 09 49 	lsl	r9,r11,r9
80001acc:	f5 e9 10 09 	or	r9,r10,r9
80001ad0:	91 09       	st.w	r8[0x0],r9
	}
}
80001ad2:	2f dd       	sub	sp,-12
80001ad4:	e3 cd 80 80 	ldm	sp++,r7,pc
80001ad8:	00 00       	add	r0,r0
80001ada:	00 c0       	st.b	r0++,r0

80001adc <_ZN6Segway25waitForFootSwitchReleasedEv>:

/*! \brief	Blocks execution until the foot switch is released.
*/
void Segway::waitForFootSwitchReleased() {
80001adc:	eb cd 40 80 	pushm	r7,lr
80001ae0:	1a 97       	mov	r7,sp
80001ae2:	20 2d       	sub	sp,8
80001ae4:	ef 4c ff f8 	st.w	r7[-8],r12
	// Footswitch pressed -> don't continue until foot switch is released
	if( footSwitchSensor.getValue()) {
80001ae8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80001aec:	2f e8       	sub	r8,-2
80001aee:	10 9c       	mov	r12,r8
80001af0:	f0 1f 00 1e 	mcall	80001b68 <_ZN6Segway25waitForFootSwitchReleasedEv+0x8c>
80001af4:	18 98       	mov	r8,r12
80001af6:	58 08       	cp.w	r8,0
80001af8:	c3 40       	breq	80001b60 <_ZN6Segway25waitForFootSwitchReleasedEv+0x84>
		setStatusLED( &Configuration::redStatusLEDConfig, true );
80001afa:	30 1a       	mov	r10,1
80001afc:	49 cb       	lddpc	r11,80001b6c <_ZN6Segway25waitForFootSwitchReleasedEv+0x90>
80001afe:	ee fc ff f8 	ld.w	r12,r7[-8]
80001b02:	f0 1f 00 1c 	mcall	80001b70 <_ZN6Segway25waitForFootSwitchReleasedEv+0x94>
		setStatusLED( &Configuration::greenStatusLEDConfig, true );
80001b06:	30 1a       	mov	r10,1
80001b08:	49 bb       	lddpc	r11,80001b74 <_ZN6Segway25waitForFootSwitchReleasedEv+0x98>
80001b0a:	ee fc ff f8 	ld.w	r12,r7[-8]
80001b0e:	f0 1f 00 19 	mcall	80001b70 <_ZN6Segway25waitForFootSwitchReleasedEv+0x94>
		// Block execution until the foot switch sensor is released.
		while( footSwitchSensor.getValue()) {
80001b12:	c1 28       	rjmp	80001b36 <_ZN6Segway25waitForFootSwitchReleasedEv+0x5a>
			for( unsigned long wait = 0; wait < 1000000; wait++ ) {
80001b14:	30 08       	mov	r8,0
80001b16:	ef 48 ff fc 	st.w	r7[-4],r8
80001b1a:	c0 78       	rjmp	80001b28 <_ZN6Segway25waitForFootSwitchReleasedEv+0x4c>
				asm( "nop" );
80001b1c:	d7 03       	nop
	if( footSwitchSensor.getValue()) {
		setStatusLED( &Configuration::redStatusLEDConfig, true );
		setStatusLED( &Configuration::greenStatusLEDConfig, true );
		// Block execution until the foot switch sensor is released.
		while( footSwitchSensor.getValue()) {
			for( unsigned long wait = 0; wait < 1000000; wait++ ) {
80001b1e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001b22:	2f f8       	sub	r8,-1
80001b24:	ef 48 ff fc 	st.w	r7[-4],r8
80001b28:	ee f8 ff fc 	ld.w	r8,r7[-4]
80001b2c:	ee 58 42 3f 	cp.w	r8,999999
80001b30:	5f 88       	srls	r8
80001b32:	5c 58       	castu.b	r8
80001b34:	cf 41       	brne	80001b1c <_ZN6Segway25waitForFootSwitchReleasedEv+0x40>
	// Footswitch pressed -> don't continue until foot switch is released
	if( footSwitchSensor.getValue()) {
		setStatusLED( &Configuration::redStatusLEDConfig, true );
		setStatusLED( &Configuration::greenStatusLEDConfig, true );
		// Block execution until the foot switch sensor is released.
		while( footSwitchSensor.getValue()) {
80001b36:	ee f8 ff f8 	ld.w	r8,r7[-8]
80001b3a:	2f e8       	sub	r8,-2
80001b3c:	10 9c       	mov	r12,r8
80001b3e:	f0 1f 00 0b 	mcall	80001b68 <_ZN6Segway25waitForFootSwitchReleasedEv+0x8c>
80001b42:	18 98       	mov	r8,r12
80001b44:	58 08       	cp.w	r8,0
80001b46:	ce 71       	brne	80001b14 <_ZN6Segway25waitForFootSwitchReleasedEv+0x38>
			for( unsigned long wait = 0; wait < 1000000; wait++ ) {
				asm( "nop" );
			}
		}
		setStatusLED( &Configuration::redStatusLEDConfig, false );
80001b48:	30 0a       	mov	r10,0
80001b4a:	48 9b       	lddpc	r11,80001b6c <_ZN6Segway25waitForFootSwitchReleasedEv+0x90>
80001b4c:	ee fc ff f8 	ld.w	r12,r7[-8]
80001b50:	f0 1f 00 08 	mcall	80001b70 <_ZN6Segway25waitForFootSwitchReleasedEv+0x94>
		setStatusLED( &Configuration::greenStatusLEDConfig, false );
80001b54:	30 0a       	mov	r10,0
80001b56:	48 8b       	lddpc	r11,80001b74 <_ZN6Segway25waitForFootSwitchReleasedEv+0x98>
80001b58:	ee fc ff f8 	ld.w	r12,r7[-8]
80001b5c:	f0 1f 00 05 	mcall	80001b70 <_ZN6Segway25waitForFootSwitchReleasedEv+0x94>
	}
}
80001b60:	2f ed       	sub	sp,-8
80001b62:	e3 cd 80 80 	ldm	sp++,r7,pc
80001b66:	00 00       	add	r0,r0
80001b68:	80 00       	ld.sh	r0,r0[0x0]
80001b6a:	27 58       	sub	r8,117
80001b6c:	00 00       	add	r0,r0
80001b6e:	07 58       	ld.sh	r8,--r3
80001b70:	80 00       	ld.sh	r0,r0[0x0]
80001b72:	1a 3c       	cp.w	r12,sp
80001b74:	00 00       	add	r0,r0
80001b76:	07 60       	ld.uh	r0,--r3

80001b78 <_ZN3ADCC1Ev>:
#include "ADC.h"

ADC::ADC() {
80001b78:	eb cd 40 80 	pushm	r7,lr
80001b7c:	1a 97       	mov	r7,sp
80001b7e:	20 1d       	sub	sp,4
80001b80:	ef 4c ff fc 	st.w	r7[-4],r12
}
80001b84:	2f fd       	sub	sp,-4
80001b86:	e3 cd 80 80 	ldm	sp++,r7,pc

80001b8a <_ZN3ADCD1Ev>:
ADC::~ADC() {
80001b8a:	eb cd 40 80 	pushm	r7,lr
80001b8e:	1a 97       	mov	r7,sp
80001b90:	20 1d       	sub	sp,4
80001b92:	ef 4c ff fc 	st.w	r7[-4],r12

}
80001b96:	2f fd       	sub	sp,-4
80001b98:	e3 cd 80 80 	ldm	sp++,r7,pc

80001b9c <_ZN3ADC4initEv>:

bool ADC::init() {
80001b9c:	eb cd 40 80 	pushm	r7,lr
80001ba0:	1a 97       	mov	r7,sp
80001ba2:	20 1d       	sub	sp,4
80001ba4:	ef 4c ff fc 	st.w	r7[-4],r12

	return 0;
80001ba8:	30 08       	mov	r8,0
}
80001baa:	10 9c       	mov	r12,r8
80001bac:	2f fd       	sub	sp,-4
80001bae:	e3 cd 80 80 	ldm	sp++,r7,pc

80001bb2 <_ZN5MotorC1Ev>:
#include "Motor.h"

Motor::Motor() {
80001bb2:	eb cd 40 80 	pushm	r7,lr
80001bb6:	1a 97       	mov	r7,sp
80001bb8:	20 1d       	sub	sp,4
80001bba:	ef 4c ff fc 	st.w	r7[-4],r12

}
80001bbe:	2f fd       	sub	sp,-4
80001bc0:	e3 cd 80 80 	ldm	sp++,r7,pc

80001bc4 <_ZN5MotorD1Ev>:

Motor::~Motor() {
80001bc4:	eb cd 40 80 	pushm	r7,lr
80001bc8:	1a 97       	mov	r7,sp
80001bca:	20 1d       	sub	sp,4
80001bcc:	ef 4c ff fc 	st.w	r7[-4],r12

}
80001bd0:	2f fd       	sub	sp,-4
80001bd2:	e3 cd 80 80 	ldm	sp++,r7,pc

80001bd6 <_ZN5Motor13initEnablePinEv>:

void Motor::initEnablePin() {
80001bd6:	eb cd 40 80 	pushm	r7,lr
80001bda:	1a 97       	mov	r7,sp

}
80001bdc:	e3 cd 80 80 	ldm	sp++,r7,pc

80001be0 <_ZN5Motor4initEPN13Configuration13s_MotorConfigE>:

bool Motor::init( Configuration::s_MotorConfig* thisMotorConfig_ ) {
80001be0:	eb cd 40 80 	pushm	r7,lr
80001be4:	1a 97       	mov	r7,sp
80001be6:	20 2d       	sub	sp,8
80001be8:	ef 4c ff fc 	st.w	r7[-4],r12
80001bec:	ef 4b ff f8 	st.w	r7[-8],r11

	return 0;
80001bf0:	30 08       	mov	r8,0
}
80001bf2:	10 9c       	mov	r12,r8
80001bf4:	2f ed       	sub	sp,-8
80001bf6:	e3 cd 80 80 	ldm	sp++,r7,pc

80001bfa <_ZN5Motor8setSpeedEh>:

bool Motor::setSpeed( unsigned char ratioOn ) {
80001bfa:	eb cd 40 80 	pushm	r7,lr
80001bfe:	1a 97       	mov	r7,sp
80001c00:	20 2d       	sub	sp,8
80001c02:	ef 4c ff fc 	st.w	r7[-4],r12
80001c06:	16 98       	mov	r8,r11
80001c08:	ef 68 ff f8 	st.b	r7[-8],r8

	return 0;
80001c0c:	30 08       	mov	r8,0
}
80001c0e:	10 9c       	mov	r12,r8
80001c10:	2f ed       	sub	sp,-8
80001c12:	e3 cd 80 80 	ldm	sp++,r7,pc

80001c16 <_ZN5Motor12setDirectionEb>:
unsigned char Motor::getSpeed() {

	return 0;
}

void Motor::setDirection( bool forward ) {
80001c16:	eb cd 40 80 	pushm	r7,lr
80001c1a:	1a 97       	mov	r7,sp
80001c1c:	20 2d       	sub	sp,8
80001c1e:	ef 4c ff fc 	st.w	r7[-4],r12
80001c22:	16 98       	mov	r8,r11
80001c24:	ef 68 ff f8 	st.b	r7[-8],r8

}
80001c28:	2f ed       	sub	sp,-8
80001c2a:	e3 cd 80 80 	ldm	sp++,r7,pc

80001c2e <_ZN5Motor10setEnabledEb>:

void Motor::setEnabled( bool enabled ) {
80001c2e:	eb cd 40 80 	pushm	r7,lr
80001c32:	1a 97       	mov	r7,sp
80001c34:	20 1d       	sub	sp,4
80001c36:	18 98       	mov	r8,r12
80001c38:	ef 68 ff fc 	st.b	r7[-4],r8

}
80001c3c:	2f fd       	sub	sp,-4
80001c3e:	e3 cd 80 80 	ldm	sp++,r7,pc
80001c42:	d7 03       	nop

80001c44 <_ZN13Configuration4initEv>:
	


/*! \brief	Initializes all configuration variables.
*/
void Configuration::init() {
80001c44:	eb cd 40 80 	pushm	r7,lr
80001c48:	1a 97       	mov	r7,sp
	// MISC
	Oscillator_Freq = 16000000;		//Oscillator frequency in Hz
80001c4a:	49 38       	lddpc	r8,80001c94 <_ZN13Configuration4initEv+0x50>
80001c4c:	e0 69 24 00 	mov	r9,9216
80001c50:	ea 19 00 f4 	orh	r9,0xf4
80001c54:	91 09       	st.w	r8[0x0],r9
	CPUCLK = Oscillator_Freq;
80001c56:	49 08       	lddpc	r8,80001c94 <_ZN13Configuration4initEv+0x50>
80001c58:	70 09       	ld.w	r9,r8[0x0]
80001c5a:	49 08       	lddpc	r8,80001c98 <_ZN13Configuration4initEv+0x54>
80001c5c:	91 09       	st.w	r8[0x0],r9
	PBACLK = Oscillator_Freq;
80001c5e:	48 e8       	lddpc	r8,80001c94 <_ZN13Configuration4initEv+0x50>
80001c60:	70 09       	ld.w	r9,r8[0x0]
80001c62:	48 f8       	lddpc	r8,80001c9c <_ZN13Configuration4initEv+0x58>
80001c64:	91 09       	st.w	r8[0x0],r9
	PWMCLK = Oscillator_Freq;
80001c66:	48 c8       	lddpc	r8,80001c94 <_ZN13Configuration4initEv+0x50>
80001c68:	70 09       	ld.w	r9,r8[0x0]
80001c6a:	48 e8       	lddpc	r8,80001ca0 <_ZN13Configuration4initEv+0x5c>
80001c6c:	91 09       	st.w	r8[0x0],r9
	ADCCLK = Oscillator_Freq;
80001c6e:	48 a8       	lddpc	r8,80001c94 <_ZN13Configuration4initEv+0x50>
80001c70:	70 09       	ld.w	r9,r8[0x0]
80001c72:	48 d8       	lddpc	r8,80001ca4 <_ZN13Configuration4initEv+0x60>
80001c74:	91 09       	st.w	r8[0x0],r9
	
	init_Timer();
80001c76:	f0 1f 00 0d 	mcall	80001ca8 <_ZN13Configuration4initEv+0x64>
	init_PWM();
80001c7a:	f0 1f 00 0d 	mcall	80001cac <_ZN13Configuration4initEv+0x68>
	init_Motor();
80001c7e:	f0 1f 00 0d 	mcall	80001cb0 <_ZN13Configuration4initEv+0x6c>
	init_Sensors();
80001c82:	f0 1f 00 0d 	mcall	80001cb4 <_ZN13Configuration4initEv+0x70>
	init_UART();
80001c86:	f0 1f 00 0d 	mcall	80001cb8 <_ZN13Configuration4initEv+0x74>
	init_StatusLEDs();
80001c8a:	f0 1f 00 0d 	mcall	80001cbc <_ZN13Configuration4initEv+0x78>
}
80001c8e:	e3 cd 80 80 	ldm	sp++,r7,pc
80001c92:	00 00       	add	r0,r0
80001c94:	00 00       	add	r0,r0
80001c96:	06 14       	sub	r4,r3
80001c98:	00 00       	add	r0,r0
80001c9a:	06 18       	sub	r8,r3
80001c9c:	00 00       	add	r0,r0
80001c9e:	06 1c       	sub	r12,r3
80001ca0:	00 00       	add	r0,r0
80001ca2:	06 20       	rsub	r0,r3
80001ca4:	00 00       	add	r0,r0
80001ca6:	06 24       	rsub	r4,r3
80001ca8:	80 00       	ld.sh	r0,r0[0x0]
80001caa:	1c c0       	st.b	lr++,r0
80001cac:	80 00       	ld.sh	r0,r0[0x0]
80001cae:	1c e0       	st.h	--lr,r0
80001cb0:	80 00       	ld.sh	r0,r0[0x0]
80001cb2:	1d 4c       	ld.w	r12,--lr
80001cb4:	80 00       	ld.sh	r0,r0[0x0]
80001cb6:	1d b8       	ld.ub	r8,lr[0x3]
80001cb8:	80 00       	ld.sh	r0,r0[0x0]
80001cba:	1f cc       	ld.ub	r12,pc[0x4]
80001cbc:	80 00       	ld.sh	r0,r0[0x0]
80001cbe:	20 a0       	sub	r0,10

80001cc0 <_ZN13Configuration10init_TimerEv>:
/*! \brief	Initializes timer variables.

		Timer_Channel: selects which of the controller's timer channel is used.
		Timer_Clock_Connection: selects source clock and prescaler.
*/
void Configuration::init_Timer() {
80001cc0:	eb cd 40 80 	pushm	r7,lr
80001cc4:	1a 97       	mov	r7,sp
	Timer_Channel = 0;
80001cc6:	48 59       	lddpc	r9,80001cd8 <_ZN13Configuration10init_TimerEv+0x18>
80001cc8:	30 08       	mov	r8,0
80001cca:	b2 88       	st.b	r9[0x0],r8
	Timer_Clock_Connection = 0x02;		// AVR32_TC_TIMER_CLOCK3 | OSC0: 16MHz, Prescaler: 8, Timer: 16 Bit => 30 Hz to 2 MHz
80001ccc:	48 49       	lddpc	r9,80001cdc <_ZN13Configuration10init_TimerEv+0x1c>
80001cce:	30 28       	mov	r8,2
80001cd0:	b2 88       	st.b	r9[0x0],r8
}
80001cd2:	e3 cd 80 80 	ldm	sp++,r7,pc
80001cd6:	00 00       	add	r0,r0
80001cd8:	00 00       	add	r0,r0
80001cda:	06 28       	rsub	r8,r3
80001cdc:	00 00       	add	r0,r0
80001cde:	06 29       	rsub	r9,r3

80001ce0 <_ZN13Configuration8init_PWMEv>:
		frequency: PWM frequency.
		GPIO_port: GPIO port, at which the PWM signal is outputted.
		GPIO_pin: GPIO pin, at which the PWM signal is outputted.
		GPIO_multiplexRegisterValue: value for the GPIO port's multiplexer to select PWM as signal source.
*/
void Configuration::init_PWM() {
80001ce0:	eb cd 40 80 	pushm	r7,lr
80001ce4:	1a 97       	mov	r7,sp
	leftPWMConfig.channelID = 0;
80001ce6:	49 89       	lddpc	r9,80001d44 <_ZN13Configuration8init_PWMEv+0x64>
80001ce8:	30 08       	mov	r8,0
80001cea:	b2 88       	st.b	r9[0x0],r8
	leftPWMConfig.maxPWMRatio = 100;//204;
80001cec:	49 69       	lddpc	r9,80001d44 <_ZN13Configuration8init_PWMEv+0x64>
80001cee:	36 48       	mov	r8,100
80001cf0:	b2 98       	st.b	r9[0x1],r8
	leftPWMConfig.frequency = 18000;
80001cf2:	49 58       	lddpc	r8,80001d44 <_ZN13Configuration8init_PWMEv+0x64>
80001cf4:	e0 69 46 50 	mov	r9,18000
80001cf8:	91 19       	st.w	r8[0x4],r9
	leftPWMConfig.GPIO_port = 0; //PA11
80001cfa:	49 39       	lddpc	r9,80001d44 <_ZN13Configuration8init_PWMEv+0x64>
80001cfc:	30 08       	mov	r8,0
80001cfe:	f3 68 00 08 	st.b	r9[8],r8
	leftPWMConfig.GPIO_pin = 11;
80001d02:	49 19       	lddpc	r9,80001d44 <_ZN13Configuration8init_PWMEv+0x64>
80001d04:	30 b8       	mov	r8,11
80001d06:	f3 68 00 09 	st.b	r9[9],r8
	leftPWMConfig.GPIO_multiplexRegisterValue = 2; //0b10 -> C
80001d0a:	48 f9       	lddpc	r9,80001d44 <_ZN13Configuration8init_PWMEv+0x64>
80001d0c:	30 28       	mov	r8,2
80001d0e:	f3 68 00 0a 	st.b	r9[10],r8
	
	rightPWMConfig.channelID = 1;
80001d12:	48 e9       	lddpc	r9,80001d48 <_ZN13Configuration8init_PWMEv+0x68>
80001d14:	30 18       	mov	r8,1
80001d16:	b2 88       	st.b	r9[0x0],r8
	rightPWMConfig.maxPWMRatio = 100;//204;
80001d18:	48 c9       	lddpc	r9,80001d48 <_ZN13Configuration8init_PWMEv+0x68>
80001d1a:	36 48       	mov	r8,100
80001d1c:	b2 98       	st.b	r9[0x1],r8
	rightPWMConfig.frequency = 18000;
80001d1e:	48 b8       	lddpc	r8,80001d48 <_ZN13Configuration8init_PWMEv+0x68>
80001d20:	e0 69 46 50 	mov	r9,18000
80001d24:	91 19       	st.w	r8[0x4],r9
	rightPWMConfig.GPIO_port = 0; //PA12
80001d26:	48 99       	lddpc	r9,80001d48 <_ZN13Configuration8init_PWMEv+0x68>
80001d28:	30 08       	mov	r8,0
80001d2a:	f3 68 00 08 	st.b	r9[8],r8
	rightPWMConfig.GPIO_pin = 12;
80001d2e:	48 79       	lddpc	r9,80001d48 <_ZN13Configuration8init_PWMEv+0x68>
80001d30:	30 c8       	mov	r8,12
80001d32:	f3 68 00 09 	st.b	r9[9],r8
	rightPWMConfig.GPIO_multiplexRegisterValue = 2; //0b10 -> C
80001d36:	48 59       	lddpc	r9,80001d48 <_ZN13Configuration8init_PWMEv+0x68>
80001d38:	30 28       	mov	r8,2
80001d3a:	f3 68 00 0a 	st.b	r9[10],r8
}
80001d3e:	e3 cd 80 80 	ldm	sp++,r7,pc
80001d42:	00 00       	add	r0,r0
80001d44:	00 00       	add	r0,r0
80001d46:	06 2c       	rsub	r12,r3
80001d48:	00 00       	add	r0,r0
80001d4a:	06 38       	cp.w	r8,r3

80001d4c <_ZN13Configuration10init_MotorEv>:
		directionPinForwardValue: 1: high output = forward, 0: low output = forward.
		directionPinPort: GPIO port, at which the direction signal is outputted.
		directionPinPin: GPIO pin, at which the direction signal is outputted.
		PWMConfig: Pointer to the motor's PWM config.
*/
void Configuration::init_Motor() {
80001d4c:	eb cd 40 80 	pushm	r7,lr
80001d50:	1a 97       	mov	r7,sp
	Motor_enabledPinEnabledValue = 1;
80001d52:	49 39       	lddpc	r9,80001d9c <_ZN13Configuration10init_MotorEv+0x50>
80001d54:	30 18       	mov	r8,1
80001d56:	b2 88       	st.b	r9[0x0],r8
	Motor_enabledPinPort = 0; //PA16
80001d58:	49 29       	lddpc	r9,80001da0 <_ZN13Configuration10init_MotorEv+0x54>
80001d5a:	30 08       	mov	r8,0
80001d5c:	b2 88       	st.b	r9[0x0],r8
	Motor_enabledPinPin = 16;
80001d5e:	49 28       	lddpc	r8,80001da4 <_ZN13Configuration10init_MotorEv+0x58>
80001d60:	31 09       	mov	r9,16
80001d62:	91 09       	st.w	r8[0x0],r9
	
	rightMotorConfig.directionPinForwardValue = 1;
80001d64:	49 19       	lddpc	r9,80001da8 <_ZN13Configuration10init_MotorEv+0x5c>
80001d66:	30 18       	mov	r8,1
80001d68:	f3 68 00 08 	st.b	r9[8],r8
	rightMotorConfig.directionPinPort = 0; //PA14
80001d6c:	48 f9       	lddpc	r9,80001da8 <_ZN13Configuration10init_MotorEv+0x5c>
80001d6e:	30 08       	mov	r8,0
80001d70:	b2 88       	st.b	r9[0x0],r8
	rightMotorConfig.directionPinPin = 14;
80001d72:	48 e8       	lddpc	r8,80001da8 <_ZN13Configuration10init_MotorEv+0x5c>
80001d74:	30 e9       	mov	r9,14
80001d76:	91 19       	st.w	r8[0x4],r9
	rightMotorConfig.PWMConfig = &leftPWMConfig;
80001d78:	48 c8       	lddpc	r8,80001da8 <_ZN13Configuration10init_MotorEv+0x5c>
80001d7a:	48 d9       	lddpc	r9,80001dac <_ZN13Configuration10init_MotorEv+0x60>
80001d7c:	91 39       	st.w	r8[0xc],r9
	
	leftMotorConfig.directionPinForwardValue = 1;
80001d7e:	48 d9       	lddpc	r9,80001db0 <_ZN13Configuration10init_MotorEv+0x64>
80001d80:	30 18       	mov	r8,1
80001d82:	f3 68 00 08 	st.b	r9[8],r8
	leftMotorConfig.directionPinPort = 0; //PA15
80001d86:	48 b9       	lddpc	r9,80001db0 <_ZN13Configuration10init_MotorEv+0x64>
80001d88:	30 08       	mov	r8,0
80001d8a:	b2 88       	st.b	r9[0x0],r8
	leftMotorConfig.directionPinPin = 15;
80001d8c:	48 98       	lddpc	r8,80001db0 <_ZN13Configuration10init_MotorEv+0x64>
80001d8e:	30 f9       	mov	r9,15
80001d90:	91 19       	st.w	r8[0x4],r9
	leftMotorConfig.PWMConfig = &rightPWMConfig;
80001d92:	48 88       	lddpc	r8,80001db0 <_ZN13Configuration10init_MotorEv+0x64>
80001d94:	48 89       	lddpc	r9,80001db4 <_ZN13Configuration10init_MotorEv+0x68>
80001d96:	91 39       	st.w	r8[0xc],r9
}
80001d98:	e3 cd 80 80 	ldm	sp++,r7,pc
80001d9c:	00 00       	add	r0,r0
80001d9e:	06 6c       	and	r12,r3
80001da0:	00 00       	add	r0,r0
80001da2:	06 64       	and	r4,r3
80001da4:	00 00       	add	r0,r0
80001da6:	06 68       	and	r8,r3
80001da8:	00 00       	add	r0,r0
80001daa:	06 54       	eor	r4,r3
80001dac:	00 00       	add	r0,r0
80001dae:	06 2c       	rsub	r12,r3
80001db0:	00 00       	add	r0,r0
80001db2:	06 44       	or	r4,r3
80001db4:	00 00       	add	r0,r0
80001db6:	06 38       	cp.w	r8,r3

80001db8 <_ZN13Configuration12init_SensorsEv>:
		ADC_Internal_Clock:	Target value for ADC internal clock (Clock used for the AD conversion).
							For 10 bit conversion this clock must not exceed 5 MHz.
							The prescaler is automatically chosen by the ADC class to set this clock
							to the closest value available, which is lower than ADC_Internal_Clock.
*/
void Configuration::init_Sensors() {
80001db8:	eb cd 40 80 	pushm	r7,lr
80001dbc:	1a 97       	mov	r7,sp
	// GPIO-Sensors
	init_Sensor_FootSwitch();
80001dbe:	f0 1f 00 0b 	mcall	80001de8 <_ZN13Configuration12init_SensorsEv+0x30>
	
	// ADC-Sensors
	ADC_Internal_Clock = 5000000;	
80001dc2:	48 b8       	lddpc	r8,80001dec <_ZN13Configuration12init_SensorsEv+0x34>
80001dc4:	e0 69 4b 40 	mov	r9,19264
80001dc8:	ea 19 00 4c 	orh	r9,0x4c
80001dcc:	91 09       	st.w	r8[0x0],r9
	
	init_Sensor_OrientationAccelerometer();
80001dce:	f0 1f 00 09 	mcall	80001df0 <_ZN13Configuration12init_SensorsEv+0x38>
	init_Sensor_OrientationGyrometer();
80001dd2:	f0 1f 00 09 	mcall	80001df4 <_ZN13Configuration12init_SensorsEv+0x3c>
	init_Sensor_OrientationGyrometerReference();
80001dd6:	f0 1f 00 09 	mcall	80001df8 <_ZN13Configuration12init_SensorsEv+0x40>
	init_Sensor_SteeringPotentiometer();
80001dda:	f0 1f 00 09 	mcall	80001dfc <_ZN13Configuration12init_SensorsEv+0x44>
	init_Sensor_BatteryVoltage();
80001dde:	f0 1f 00 09 	mcall	80001e00 <_ZN13Configuration12init_SensorsEv+0x48>
}
80001de2:	e3 cd 80 80 	ldm	sp++,r7,pc
80001de6:	00 00       	add	r0,r0
80001de8:	80 00       	ld.sh	r0,r0[0x0]
80001dea:	1e 04       	add	r4,pc
80001dec:	00 00       	add	r0,r0
80001dee:	06 7c       	tst	r12,r3
80001df0:	80 00       	ld.sh	r0,r0[0x0]
80001df2:	1e 28       	rsub	r8,pc
80001df4:	80 00       	ld.sh	r0,r0[0x0]
80001df6:	1e 7c       	tst	r12,pc
80001df8:	80 00       	ld.sh	r0,r0[0x0]
80001dfa:	1e d0       	st.w	--pc,r0
80001dfc:	80 00       	ld.sh	r0,r0[0x0]
80001dfe:	1f 24       	ld.uh	r4,pc++
80001e00:	80 00       	ld.sh	r0,r0[0x0]
80001e02:	1f 78       	ld.ub	r8,--pc

80001e04 <_ZN13Configuration22init_Sensor_FootSwitchEv>:
		
		port: GPIO port, at which the foot switch signal is measured.
		pin: GPIO pin, at which the foot switch signal is measured.
		pullupEnabled: Enable GPIO pull up resistor..
*/
void Configuration::init_Sensor_FootSwitch() {
80001e04:	eb cd 40 80 	pushm	r7,lr
80001e08:	1a 97       	mov	r7,sp
	footSwitchConfig.port = 1; //PB06
80001e0a:	48 79       	lddpc	r9,80001e24 <_ZN13Configuration22init_Sensor_FootSwitchEv+0x20>
80001e0c:	30 18       	mov	r8,1
80001e0e:	b2 88       	st.b	r9[0x0],r8
	footSwitchConfig.pin = 6;
80001e10:	48 58       	lddpc	r8,80001e24 <_ZN13Configuration22init_Sensor_FootSwitchEv+0x20>
80001e12:	30 69       	mov	r9,6
80001e14:	91 19       	st.w	r8[0x4],r9
	footSwitchConfig.pullupEnabled = true;
80001e16:	48 49       	lddpc	r9,80001e24 <_ZN13Configuration22init_Sensor_FootSwitchEv+0x20>
80001e18:	30 18       	mov	r8,1
80001e1a:	f3 68 00 08 	st.b	r9[8],r8
}
80001e1e:	e3 cd 80 80 	ldm	sp++,r7,pc
80001e22:	00 00       	add	r0,r0
80001e24:	00 00       	add	r0,r0
80001e26:	06 70       	tst	r0,r3

80001e28 <_ZN13Configuration36init_Sensor_OrientationAccelerometerEv>:
		useSlopeFactor: enable multiplication of the measured value by slopeFactor.
		slopeFactor: factor to multiply the measured value with.
		useZeroOffset: enable the subtraction of zeroOffset from the measured value before slopeFactor is applied.
		zeroOffset: offset to subtract from the measured value.
*/
void Configuration::init_Sensor_OrientationAccelerometer() {
80001e28:	eb cd 40 80 	pushm	r7,lr
80001e2c:	1a 97       	mov	r7,sp
	ADC_gpioMultiplexData[3].configured = true;
80001e2e:	49 29       	lddpc	r9,80001e74 <_ZN13Configuration36init_Sensor_OrientationAccelerometerEv+0x4c>
80001e30:	30 18       	mov	r8,1
80001e32:	f3 68 00 24 	st.b	r9[36],r8
	ADC_gpioMultiplexData[3].port = 0; //PA06
80001e36:	49 09       	lddpc	r9,80001e74 <_ZN13Configuration36init_Sensor_OrientationAccelerometerEv+0x4c>
80001e38:	30 08       	mov	r8,0
80001e3a:	f3 68 00 25 	st.b	r9[37],r8
	ADC_gpioMultiplexData[3].pin = 6;
80001e3e:	48 e8       	lddpc	r8,80001e74 <_ZN13Configuration36init_Sensor_OrientationAccelerometerEv+0x4c>
80001e40:	30 69       	mov	r9,6
80001e42:	91 a9       	st.w	r8[0x28],r9
	ADC_gpioMultiplexData[3].multiplexRegisterValue = 1; //0b01 -> B
80001e44:	48 c9       	lddpc	r9,80001e74 <_ZN13Configuration36init_Sensor_OrientationAccelerometerEv+0x4c>
80001e46:	30 18       	mov	r8,1
80001e48:	f3 68 00 2c 	st.b	r9[44],r8
	
	orientationAccelerometerConfig.ADCChannelID = 3;
80001e4c:	48 b8       	lddpc	r8,80001e78 <_ZN13Configuration36init_Sensor_OrientationAccelerometerEv+0x50>
80001e4e:	30 39       	mov	r9,3
80001e50:	91 09       	st.w	r8[0x0],r9
	orientationAccelerometerConfig.useSlopeFactor = false;
80001e52:	48 a9       	lddpc	r9,80001e78 <_ZN13Configuration36init_Sensor_OrientationAccelerometerEv+0x50>
80001e54:	30 08       	mov	r8,0
80001e56:	f3 68 00 0d 	st.b	r9[13],r8
	orientationAccelerometerConfig.slopeFactor = 0;
80001e5a:	48 88       	lddpc	r8,80001e78 <_ZN13Configuration36init_Sensor_OrientationAccelerometerEv+0x50>
80001e5c:	30 09       	mov	r9,0
80001e5e:	91 29       	st.w	r8[0x8],r9
	orientationAccelerometerConfig.useZeroOffset = false;
80001e60:	48 69       	lddpc	r9,80001e78 <_ZN13Configuration36init_Sensor_OrientationAccelerometerEv+0x50>
80001e62:	30 08       	mov	r8,0
80001e64:	f3 68 00 0c 	st.b	r9[12],r8
	orientationAccelerometerConfig.zeroOffset = 0;
80001e68:	48 48       	lddpc	r8,80001e78 <_ZN13Configuration36init_Sensor_OrientationAccelerometerEv+0x50>
80001e6a:	30 09       	mov	r9,0
80001e6c:	91 19       	st.w	r8[0x4],r9
}
80001e6e:	e3 cd 80 80 	ldm	sp++,r7,pc
80001e72:	00 00       	add	r0,r0
80001e74:	00 00       	add	r0,r0
80001e76:	06 80       	andn	r0,r3
80001e78:	00 00       	add	r0,r0
80001e7a:	06 e0       	st.h	--r3,r0

80001e7c <_ZN13Configuration32init_Sensor_OrientationGyrometerEv>:
		useSlopeFactor: enable multiplication of the measured value by slopeFactor.
		slopeFactor: factor to multiply the measured value with.
		useZeroOffset: enable the subtraction of zeroOffset from the measured value before slopeFactor is applied.
		zeroOffset: offset to subtract from the measured value.
*/
void Configuration::init_Sensor_OrientationGyrometer() {
80001e7c:	eb cd 40 80 	pushm	r7,lr
80001e80:	1a 97       	mov	r7,sp
	ADC_gpioMultiplexData[1].configured = true;
80001e82:	49 29       	lddpc	r9,80001ec8 <_ZN13Configuration32init_Sensor_OrientationGyrometerEv+0x4c>
80001e84:	30 18       	mov	r8,1
80001e86:	f3 68 00 0c 	st.b	r9[12],r8
	ADC_gpioMultiplexData[1].port = 0;
80001e8a:	49 09       	lddpc	r9,80001ec8 <_ZN13Configuration32init_Sensor_OrientationGyrometerEv+0x4c>
80001e8c:	30 08       	mov	r8,0
80001e8e:	f3 68 00 0d 	st.b	r9[13],r8
	ADC_gpioMultiplexData[1].pin = 4;
80001e92:	48 e8       	lddpc	r8,80001ec8 <_ZN13Configuration32init_Sensor_OrientationGyrometerEv+0x4c>
80001e94:	30 49       	mov	r9,4
80001e96:	91 49       	st.w	r8[0x10],r9
	ADC_gpioMultiplexData[1].multiplexRegisterValue = 0; //0b00 -> A
80001e98:	48 c9       	lddpc	r9,80001ec8 <_ZN13Configuration32init_Sensor_OrientationGyrometerEv+0x4c>
80001e9a:	30 08       	mov	r8,0
80001e9c:	f3 68 00 14 	st.b	r9[20],r8
	
	orientationGyrometerConfig.ADCChannelID = 1;
80001ea0:	48 b8       	lddpc	r8,80001ecc <_ZN13Configuration32init_Sensor_OrientationGyrometerEv+0x50>
80001ea2:	30 19       	mov	r9,1
80001ea4:	91 09       	st.w	r8[0x0],r9
	orientationGyrometerConfig.useSlopeFactor = false;
80001ea6:	48 a9       	lddpc	r9,80001ecc <_ZN13Configuration32init_Sensor_OrientationGyrometerEv+0x50>
80001ea8:	30 08       	mov	r8,0
80001eaa:	f3 68 00 0d 	st.b	r9[13],r8
	orientationGyrometerConfig.slopeFactor = 0;
80001eae:	48 88       	lddpc	r8,80001ecc <_ZN13Configuration32init_Sensor_OrientationGyrometerEv+0x50>
80001eb0:	30 09       	mov	r9,0
80001eb2:	91 29       	st.w	r8[0x8],r9
	orientationGyrometerConfig.useZeroOffset = false;
80001eb4:	48 69       	lddpc	r9,80001ecc <_ZN13Configuration32init_Sensor_OrientationGyrometerEv+0x50>
80001eb6:	30 08       	mov	r8,0
80001eb8:	f3 68 00 0c 	st.b	r9[12],r8
	orientationGyrometerConfig.zeroOffset = 0;
80001ebc:	48 48       	lddpc	r8,80001ecc <_ZN13Configuration32init_Sensor_OrientationGyrometerEv+0x50>
80001ebe:	30 09       	mov	r9,0
80001ec0:	91 19       	st.w	r8[0x4],r9
}
80001ec2:	e3 cd 80 80 	ldm	sp++,r7,pc
80001ec6:	00 00       	add	r0,r0
80001ec8:	00 00       	add	r0,r0
80001eca:	06 80       	andn	r0,r3
80001ecc:	00 00       	add	r0,r0
80001ece:	06 f0       	st.b	--r3,r0

80001ed0 <_ZN13Configuration41init_Sensor_OrientationGyrometerReferenceEv>:
		useSlopeFactor: enable multiplication of the measured value by slopeFactor.
		slopeFactor: factor to multiply the measured value with.
		useZeroOffset: enable the subtraction of zeroOffset from the measured value before slopeFactor is applied.
		zeroOffset: offset to subtract from the measured value.
*/
void Configuration::init_Sensor_OrientationGyrometerReference() {
80001ed0:	eb cd 40 80 	pushm	r7,lr
80001ed4:	1a 97       	mov	r7,sp
	ADC_gpioMultiplexData[2].configured = true;
80001ed6:	49 29       	lddpc	r9,80001f1c <_ZN13Configuration41init_Sensor_OrientationGyrometerReferenceEv+0x4c>
80001ed8:	30 18       	mov	r8,1
80001eda:	f3 68 00 18 	st.b	r9[24],r8
	ADC_gpioMultiplexData[2].port = 0;
80001ede:	49 09       	lddpc	r9,80001f1c <_ZN13Configuration41init_Sensor_OrientationGyrometerReferenceEv+0x4c>
80001ee0:	30 08       	mov	r8,0
80001ee2:	f3 68 00 19 	st.b	r9[25],r8
	ADC_gpioMultiplexData[2].pin = 5;
80001ee6:	48 e8       	lddpc	r8,80001f1c <_ZN13Configuration41init_Sensor_OrientationGyrometerReferenceEv+0x4c>
80001ee8:	30 59       	mov	r9,5
80001eea:	91 79       	st.w	r8[0x1c],r9
	ADC_gpioMultiplexData[2].multiplexRegisterValue = 1; //0b01 -> B
80001eec:	48 c9       	lddpc	r9,80001f1c <_ZN13Configuration41init_Sensor_OrientationGyrometerReferenceEv+0x4c>
80001eee:	30 18       	mov	r8,1
80001ef0:	f3 68 00 20 	st.b	r9[32],r8
	
	orientationGyrometerReferenceConfig.ADCChannelID = 2;
80001ef4:	48 b8       	lddpc	r8,80001f20 <_ZN13Configuration41init_Sensor_OrientationGyrometerReferenceEv+0x50>
80001ef6:	30 29       	mov	r9,2
80001ef8:	91 09       	st.w	r8[0x0],r9
	orientationGyrometerReferenceConfig.useSlopeFactor = false;
80001efa:	48 a9       	lddpc	r9,80001f20 <_ZN13Configuration41init_Sensor_OrientationGyrometerReferenceEv+0x50>
80001efc:	30 08       	mov	r8,0
80001efe:	f3 68 00 0d 	st.b	r9[13],r8
	orientationGyrometerReferenceConfig.slopeFactor = 0;
80001f02:	48 88       	lddpc	r8,80001f20 <_ZN13Configuration41init_Sensor_OrientationGyrometerReferenceEv+0x50>
80001f04:	30 09       	mov	r9,0
80001f06:	91 29       	st.w	r8[0x8],r9
	orientationGyrometerReferenceConfig.useZeroOffset = false;
80001f08:	48 69       	lddpc	r9,80001f20 <_ZN13Configuration41init_Sensor_OrientationGyrometerReferenceEv+0x50>
80001f0a:	30 08       	mov	r8,0
80001f0c:	f3 68 00 0c 	st.b	r9[12],r8
	orientationGyrometerReferenceConfig.zeroOffset = 0;
80001f10:	48 48       	lddpc	r8,80001f20 <_ZN13Configuration41init_Sensor_OrientationGyrometerReferenceEv+0x50>
80001f12:	30 09       	mov	r9,0
80001f14:	91 19       	st.w	r8[0x4],r9
}
80001f16:	e3 cd 80 80 	ldm	sp++,r7,pc
80001f1a:	00 00       	add	r0,r0
80001f1c:	00 00       	add	r0,r0
80001f1e:	06 80       	andn	r0,r3
80001f20:	00 00       	add	r0,r0
80001f22:	07 00       	ld.w	r0,r3++

80001f24 <_ZN13Configuration33init_Sensor_SteeringPotentiometerEv>:
		useSlopeFactor: enable multiplication of the measured value by slopeFactor.
		slopeFactor: factor to multiply the measured value with.
		useZeroOffset: enable the subtraction of zeroOffset from the measured value before slopeFactor is applied.
		zeroOffset: offset to subtract from the measured value.
*/
void Configuration::init_Sensor_SteeringPotentiometer() {
80001f24:	eb cd 40 80 	pushm	r7,lr
80001f28:	1a 97       	mov	r7,sp
	ADC_gpioMultiplexData[6].configured = true;
80001f2a:	49 29       	lddpc	r9,80001f70 <_ZN13Configuration33init_Sensor_SteeringPotentiometerEv+0x4c>
80001f2c:	30 18       	mov	r8,1
80001f2e:	f3 68 00 48 	st.b	r9[72],r8
	ADC_gpioMultiplexData[6].port = 0;
80001f32:	49 09       	lddpc	r9,80001f70 <_ZN13Configuration33init_Sensor_SteeringPotentiometerEv+0x4c>
80001f34:	30 08       	mov	r8,0
80001f36:	f3 68 00 49 	st.b	r9[73],r8
	ADC_gpioMultiplexData[6].pin = 30;
80001f3a:	48 e8       	lddpc	r8,80001f70 <_ZN13Configuration33init_Sensor_SteeringPotentiometerEv+0x4c>
80001f3c:	31 e9       	mov	r9,30
80001f3e:	f1 49 00 4c 	st.w	r8[76],r9
	ADC_gpioMultiplexData[6].multiplexRegisterValue = 0; //0b00 -> A
80001f42:	48 c9       	lddpc	r9,80001f70 <_ZN13Configuration33init_Sensor_SteeringPotentiometerEv+0x4c>
80001f44:	30 08       	mov	r8,0
80001f46:	f3 68 00 50 	st.b	r9[80],r8
	
	steeringPotentiometerConfig.ADCChannelID = 6;
80001f4a:	48 b8       	lddpc	r8,80001f74 <_ZN13Configuration33init_Sensor_SteeringPotentiometerEv+0x50>
80001f4c:	30 69       	mov	r9,6
80001f4e:	91 09       	st.w	r8[0x0],r9
	steeringPotentiometerConfig.useSlopeFactor = false;
80001f50:	48 99       	lddpc	r9,80001f74 <_ZN13Configuration33init_Sensor_SteeringPotentiometerEv+0x50>
80001f52:	30 08       	mov	r8,0
80001f54:	f3 68 00 0d 	st.b	r9[13],r8
	steeringPotentiometerConfig.slopeFactor = 0;
80001f58:	48 78       	lddpc	r8,80001f74 <_ZN13Configuration33init_Sensor_SteeringPotentiometerEv+0x50>
80001f5a:	30 09       	mov	r9,0
80001f5c:	91 29       	st.w	r8[0x8],r9
	steeringPotentiometerConfig.useZeroOffset = false;
80001f5e:	48 69       	lddpc	r9,80001f74 <_ZN13Configuration33init_Sensor_SteeringPotentiometerEv+0x50>
80001f60:	30 08       	mov	r8,0
80001f62:	f3 68 00 0c 	st.b	r9[12],r8
	steeringPotentiometerConfig.zeroOffset = 0;
80001f66:	48 48       	lddpc	r8,80001f74 <_ZN13Configuration33init_Sensor_SteeringPotentiometerEv+0x50>
80001f68:	30 09       	mov	r9,0
80001f6a:	91 19       	st.w	r8[0x4],r9
}
80001f6c:	e3 cd 80 80 	ldm	sp++,r7,pc
80001f70:	00 00       	add	r0,r0
80001f72:	06 80       	andn	r0,r3
80001f74:	00 00       	add	r0,r0
80001f76:	07 10       	ld.sh	r0,r3++

80001f78 <_ZN13Configuration26init_Sensor_BatteryVoltageEv>:
		useSlopeFactor: enable multiplication of the measured value by slopeFactor.
		slopeFactor: factor to multiply the measured value with.
		useZeroOffset: enable the subtraction of zeroOffset from the measured value before slopeFactor is applied.
		zeroOffset: offset to subtract from the measured value.
*/
void Configuration::init_Sensor_BatteryVoltage() {
80001f78:	eb cd 40 80 	pushm	r7,lr
80001f7c:	1a 97       	mov	r7,sp
	ADC_gpioMultiplexData[7].configured = true;
80001f7e:	49 29       	lddpc	r9,80001fc4 <_ZN13Configuration26init_Sensor_BatteryVoltageEv+0x4c>
80001f80:	30 18       	mov	r8,1
80001f82:	f3 68 00 54 	st.b	r9[84],r8
	ADC_gpioMultiplexData[7].port = 0;
80001f86:	49 09       	lddpc	r9,80001fc4 <_ZN13Configuration26init_Sensor_BatteryVoltageEv+0x4c>
80001f88:	30 08       	mov	r8,0
80001f8a:	f3 68 00 55 	st.b	r9[85],r8
	ADC_gpioMultiplexData[7].pin = 31;
80001f8e:	48 e8       	lddpc	r8,80001fc4 <_ZN13Configuration26init_Sensor_BatteryVoltageEv+0x4c>
80001f90:	31 f9       	mov	r9,31
80001f92:	f1 49 00 58 	st.w	r8[88],r9
	ADC_gpioMultiplexData[7].multiplexRegisterValue = 0; //0b00 -> A
80001f96:	48 c9       	lddpc	r9,80001fc4 <_ZN13Configuration26init_Sensor_BatteryVoltageEv+0x4c>
80001f98:	30 08       	mov	r8,0
80001f9a:	f3 68 00 5c 	st.b	r9[92],r8
	
	batteryVoltageSensorConfig.ADCChannelID = 7;
80001f9e:	48 b8       	lddpc	r8,80001fc8 <_ZN13Configuration26init_Sensor_BatteryVoltageEv+0x50>
80001fa0:	30 79       	mov	r9,7
80001fa2:	91 09       	st.w	r8[0x0],r9
	batteryVoltageSensorConfig.useSlopeFactor = false;
80001fa4:	48 99       	lddpc	r9,80001fc8 <_ZN13Configuration26init_Sensor_BatteryVoltageEv+0x50>
80001fa6:	30 08       	mov	r8,0
80001fa8:	f3 68 00 0d 	st.b	r9[13],r8
	batteryVoltageSensorConfig.slopeFactor = 0;
80001fac:	48 78       	lddpc	r8,80001fc8 <_ZN13Configuration26init_Sensor_BatteryVoltageEv+0x50>
80001fae:	30 09       	mov	r9,0
80001fb0:	91 29       	st.w	r8[0x8],r9
	batteryVoltageSensorConfig.useZeroOffset = false;
80001fb2:	48 69       	lddpc	r9,80001fc8 <_ZN13Configuration26init_Sensor_BatteryVoltageEv+0x50>
80001fb4:	30 08       	mov	r8,0
80001fb6:	f3 68 00 0c 	st.b	r9[12],r8
	batteryVoltageSensorConfig.zeroOffset = 0;
80001fba:	48 48       	lddpc	r8,80001fc8 <_ZN13Configuration26init_Sensor_BatteryVoltageEv+0x50>
80001fbc:	30 09       	mov	r9,0
80001fbe:	91 19       	st.w	r8[0x4],r9
}
80001fc0:	e3 cd 80 80 	ldm	sp++,r7,pc
80001fc4:	00 00       	add	r0,r0
80001fc6:	06 80       	andn	r0,r3
80001fc8:	00 00       	add	r0,r0
80001fca:	07 20       	ld.uh	r0,r3++

80001fcc <_ZN13Configuration9init_UARTEv>:
		RX_GPIO_multiplexRegisterValue: value for the receiving GPIO port's multiplexer to select USART as destination.
		TX_GPIO_port: sending GPIO port
		TX_GPIO_pin: sending GPIO pin
		TX_GPIO_multiplexRegisterValue: value for the sending GPIO port's multiplexer to select USART as destination.
*/
void Configuration::init_UART() {
80001fcc:	eb cd 40 80 	pushm	r7,lr
80001fd0:	1a 97       	mov	r7,sp
	bluetoothUARTConfig.baudRate = 19200;
80001fd2:	4b 28       	lddpc	r8,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
80001fd4:	e0 69 4b 00 	mov	r9,19200
80001fd8:	91 19       	st.w	r8[0x4],r9
	bluetoothUARTConfig.channelmode = 0; // normal channel mode
80001fda:	4b 09       	lddpc	r9,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
80001fdc:	30 08       	mov	r8,0
80001fde:	f3 68 00 0a 	st.b	r9[10],r8
	bluetoothUARTConfig.charlength = 8; // 8 bit word length
80001fe2:	4a e9       	lddpc	r9,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
80001fe4:	30 88       	mov	r8,8
80001fe6:	f3 68 00 08 	st.b	r9[8],r8
	bluetoothUARTConfig.paritytype = 0x04; // AVR32_USART_PAR_NONE | no parity bits
80001fea:	4a c9       	lddpc	r9,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
80001fec:	30 48       	mov	r8,4
80001fee:	f3 68 00 09 	st.b	r9[9],r8
	bluetoothUARTConfig.stopbits = 0; // 1 stop bit
80001ff2:	4a a9       	lddpc	r9,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
80001ff4:	30 08       	mov	r8,0
80001ff6:	f3 68 00 0b 	st.b	r9[11],r8
	bluetoothUARTConfig.usart_address = ( char* ) 0xFFFF1400;
80001ffa:	4a 88       	lddpc	r8,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
80001ffc:	fe 79 14 00 	mov	r9,-60416
80002000:	91 09       	st.w	r8[0x0],r9
	bluetoothUARTConfig.RX_GPIO_port = 1;
80002002:	4a 69       	lddpc	r9,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
80002004:	30 18       	mov	r8,1
80002006:	f3 68 00 0c 	st.b	r9[12],r8
	bluetoothUARTConfig.RX_GPIO_pin = 10;
8000200a:	4a 49       	lddpc	r9,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
8000200c:	30 a8       	mov	r8,10
8000200e:	f3 68 00 0d 	st.b	r9[13],r8
	bluetoothUARTConfig.RX_GPIO_multiplexRegisterValue = 2; //0b10 -> C
80002012:	4a 29       	lddpc	r9,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
80002014:	30 28       	mov	r8,2
80002016:	f3 68 00 0e 	st.b	r9[14],r8
	bluetoothUARTConfig.TX_GPIO_port = 1;
8000201a:	4a 09       	lddpc	r9,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
8000201c:	30 18       	mov	r8,1
8000201e:	f3 68 00 0f 	st.b	r9[15],r8
	bluetoothUARTConfig.TX_GPIO_pin = 11;
80002022:	49 e9       	lddpc	r9,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
80002024:	30 b8       	mov	r8,11
80002026:	f3 68 00 10 	st.b	r9[16],r8
	bluetoothUARTConfig.TX_GPIO_multiplexRegisterValue = 2; //0b10 -> C
8000202a:	49 c9       	lddpc	r9,80002098 <_ZN13Configuration9init_UARTEv+0xcc>
8000202c:	30 28       	mov	r8,2
8000202e:	f3 68 00 11 	st.b	r9[17],r8

	rs232UARTConfig.baudRate = 38400;
80002032:	49 b8       	lddpc	r8,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
80002034:	e0 69 96 00 	mov	r9,38400
80002038:	91 19       	st.w	r8[0x4],r9
	rs232UARTConfig.channelmode = 0; // normal channel mode
8000203a:	49 99       	lddpc	r9,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
8000203c:	30 08       	mov	r8,0
8000203e:	f3 68 00 0a 	st.b	r9[10],r8
	rs232UARTConfig.charlength = 8; // 8 bit word length
80002042:	49 79       	lddpc	r9,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
80002044:	30 88       	mov	r8,8
80002046:	f3 68 00 08 	st.b	r9[8],r8
	rs232UARTConfig.paritytype = 0x04; // AVR32_USART_PAR_NONE | no parity bits
8000204a:	49 59       	lddpc	r9,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
8000204c:	30 48       	mov	r8,4
8000204e:	f3 68 00 09 	st.b	r9[9],r8
	rs232UARTConfig.stopbits = 0; // 1 stop bit
80002052:	49 39       	lddpc	r9,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
80002054:	30 08       	mov	r8,0
80002056:	f3 68 00 0b 	st.b	r9[11],r8
	rs232UARTConfig.usart_address = ( char* ) 0xFFFF1C00;
8000205a:	49 18       	lddpc	r8,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
8000205c:	fe 79 1c 00 	mov	r9,-58368
80002060:	91 09       	st.w	r8[0x0],r9
	rs232UARTConfig.RX_GPIO_port = 0;
80002062:	48 f9       	lddpc	r9,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
80002064:	30 08       	mov	r8,0
80002066:	f3 68 00 0c 	st.b	r9[12],r8
	rs232UARTConfig.RX_GPIO_pin = 26;
8000206a:	48 d9       	lddpc	r9,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
8000206c:	31 a8       	mov	r8,26
8000206e:	f3 68 00 0d 	st.b	r9[13],r8
	rs232UARTConfig.RX_GPIO_multiplexRegisterValue = 1; //0b01 -> B
80002072:	48 b9       	lddpc	r9,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
80002074:	30 18       	mov	r8,1
80002076:	f3 68 00 0e 	st.b	r9[14],r8
	rs232UARTConfig.TX_GPIO_port = 0;
8000207a:	48 99       	lddpc	r9,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
8000207c:	30 08       	mov	r8,0
8000207e:	f3 68 00 0f 	st.b	r9[15],r8
	rs232UARTConfig.TX_GPIO_pin = 27;
80002082:	48 79       	lddpc	r9,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
80002084:	31 b8       	mov	r8,27
80002086:	f3 68 00 10 	st.b	r9[16],r8
	rs232UARTConfig.TX_GPIO_multiplexRegisterValue = 1; //0b10 -> B
8000208a:	48 59       	lddpc	r9,8000209c <_ZN13Configuration9init_UARTEv+0xd0>
8000208c:	30 18       	mov	r8,1
8000208e:	f3 68 00 11 	st.b	r9[17],r8
}
80002092:	e3 cd 80 80 	ldm	sp++,r7,pc
80002096:	00 00       	add	r0,r0
80002098:	00 00       	add	r0,r0
8000209a:	07 44       	ld.w	r4,--r3
8000209c:	00 00       	add	r0,r0
8000209e:	07 30       	ld.ub	r0,r3++

800020a0 <_ZN13Configuration15init_StatusLEDsEv>:
/*! \brief	Initializes status LED configuration variables.
		
		port: GPIO port
		pin: GPIO pin
*/
void Configuration::init_StatusLEDs() {
800020a0:	eb cd 40 80 	pushm	r7,lr
800020a4:	1a 97       	mov	r7,sp
	// Status LEDs
	redStatusLEDConfig.port = 1;
800020a6:	48 89       	lddpc	r9,800020c4 <_ZN13Configuration15init_StatusLEDsEv+0x24>
800020a8:	30 18       	mov	r8,1
800020aa:	b2 88       	st.b	r9[0x0],r8
	redStatusLEDConfig.pin = 0;
800020ac:	48 68       	lddpc	r8,800020c4 <_ZN13Configuration15init_StatusLEDsEv+0x24>
800020ae:	30 09       	mov	r9,0
800020b0:	91 19       	st.w	r8[0x4],r9
	greenStatusLEDConfig.port = 1;
800020b2:	48 69       	lddpc	r9,800020c8 <_ZN13Configuration15init_StatusLEDsEv+0x28>
800020b4:	30 18       	mov	r8,1
800020b6:	b2 88       	st.b	r9[0x0],r8
	greenStatusLEDConfig.pin = 1;
800020b8:	48 48       	lddpc	r8,800020c8 <_ZN13Configuration15init_StatusLEDsEv+0x28>
800020ba:	30 19       	mov	r9,1
800020bc:	91 19       	st.w	r8[0x4],r9
}
800020be:	e3 cd 80 80 	ldm	sp++,r7,pc
800020c2:	00 00       	add	r0,r0
800020c4:	00 00       	add	r0,r0
800020c6:	07 58       	ld.sh	r8,--r3
800020c8:	00 00       	add	r0,r0
800020ca:	07 60       	ld.uh	r0,--r3

800020cc <_get_interrupt_handler>:
extern "C" void _evba(), _int0(), _int1(), _int2(), _int3();

/*! \brief	Interrupt handler, called when an interrupt occurs. Selects timer interrupts and calls timer function.
	\return	zero, so no further action is taken.
*/
extern "C" void* _get_interrupt_handler( unsigned long int_level ) {
800020cc:	eb cd 40 80 	pushm	r7,lr
800020d0:	1a 97       	mov	r7,sp
800020d2:	20 1d       	sub	sp,4
800020d4:	ef 4c ff fc 	st.w	r7[-4],r12
	if( int_level == 0 ) {
800020d8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020dc:	58 08       	cp.w	r8,0
800020de:	c0 c1       	brne	800020f6 <_get_interrupt_handler+0x2a>
		// If mySegway is present, call it's timer function.
		if( mySegway != 0 ) {
800020e0:	48 88       	lddpc	r8,80002100 <_get_interrupt_handler+0x34>
800020e2:	70 08       	ld.w	r8,r8[0x0]
800020e4:	58 08       	cp.w	r8,0
800020e6:	c0 60       	breq	800020f2 <_get_interrupt_handler+0x26>
			mySegway->timerFunction();
800020e8:	48 68       	lddpc	r8,80002100 <_get_interrupt_handler+0x34>
800020ea:	70 08       	ld.w	r8,r8[0x0]
800020ec:	10 9c       	mov	r12,r8
800020ee:	f0 1f 00 06 	mcall	80002104 <_get_interrupt_handler+0x38>
		}
		
		// Reset interrupt flag
		Timer::resetInterruptFlag();
800020f2:	f0 1f 00 06 	mcall	80002108 <_get_interrupt_handler+0x3c>
	}
	
	return 0;
800020f6:	30 08       	mov	r8,0
}
800020f8:	10 9c       	mov	r12,r8
800020fa:	2f fd       	sub	sp,-4
800020fc:	e3 cd 80 80 	ldm	sp++,r7,pc
80002100:	00 00       	add	r0,r0
80002102:	07 68       	ld.uh	r8,--r3
80002104:	80 00       	ld.sh	r0,r0[0x0]
80002106:	00 c8       	st.b	r0++,r8
80002108:	80 00       	ld.sh	r0,r0[0x0]
8000210a:	29 48       	sub	r8,-108

8000210c <_Z17init_system_clockv>:

/*! \brief	Switches system clock to external OSC0
*/
void init_system_clock() {
8000210c:	eb cd 40 80 	pushm	r7,lr
80002110:	1a 97       	mov	r7,sp
	// Set oscillator gain class "G3" (as f_OSC >= 8 MHz)
	//AVR32_PM.OSCCTRL0.mode = AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3;
	SET_BITS(*( volatile unsigned int* ) ( MYAVR32_PM_ADDRESS + MYAVR32_PM_OFFSET_OSCCTL0 ), ( 0x007 << 0 ));
80002112:	49 b8       	lddpc	r8,8000217c <_Z17init_system_clockv+0x70>
80002114:	70 08       	ld.w	r8,r8[0x0]
80002116:	2d 88       	sub	r8,-40
80002118:	49 99       	lddpc	r9,8000217c <_Z17init_system_clockv+0x70>
8000211a:	72 09       	ld.w	r9,r9[0x0]
8000211c:	2d 89       	sub	r9,-40
8000211e:	72 09       	ld.w	r9,r9[0x0]
80002120:	e8 19 00 07 	orl	r9,0x7
80002124:	91 09       	st.w	r8[0x0],r9
	// Startup time: 4096 cycles
	//AVR32_PM.OSCCTRL0.startup = AVR32_PM_OSCCTRL0_STARTUP_0_RCOSC;
	CLEAR_BITS(*( volatile unsigned int* ) ( MYAVR32_PM_ADDRESS + MYAVR32_PM_OFFSET_OSCCTL0 ), ( 0x007 << 8 ));
80002126:	49 68       	lddpc	r8,8000217c <_Z17init_system_clockv+0x70>
80002128:	70 08       	ld.w	r8,r8[0x0]
8000212a:	2d 88       	sub	r8,-40
8000212c:	49 49       	lddpc	r9,8000217c <_Z17init_system_clockv+0x70>
8000212e:	72 09       	ld.w	r9,r9[0x0]
80002130:	2d 89       	sub	r9,-40
80002132:	72 09       	ld.w	r9,r9[0x0]
80002134:	e0 19 f8 ff 	andl	r9,0xf8ff
80002138:	91 09       	st.w	r8[0x0],r9
	// Enable Oscillator 0
	//AVR32_PM.MCCTRL.osc0en = 1;
	SET_BIT(*( volatile unsigned int* ) ( MYAVR32_PM_ADDRESS + MYAVR32_PM_OFFSET_MCCTRL ), 2);
8000213a:	49 18       	lddpc	r8,8000217c <_Z17init_system_clockv+0x70>
8000213c:	70 08       	ld.w	r8,r8[0x0]
8000213e:	49 09       	lddpc	r9,8000217c <_Z17init_system_clockv+0x70>
80002140:	72 09       	ld.w	r9,r9[0x0]
80002142:	72 09       	ld.w	r9,r9[0x0]
80002144:	a3 a9       	sbr	r9,0x2
80002146:	91 09       	st.w	r8[0x0],r9
	// Wait for oscillator 0 to be ready
	//while(!AVR32_PM.POSCSR.osc0rdy);
	while( !BIT_IS_SET( *( volatile unsigned int* ) ( MYAVR32_PM_ADDRESS + MYAVR32_PM_OFFSET_POSCSR ), 7 ));
80002148:	48 d8       	lddpc	r8,8000217c <_Z17init_system_clockv+0x70>
8000214a:	70 08       	ld.w	r8,r8[0x0]
8000214c:	2a c8       	sub	r8,-84
8000214e:	70 08       	ld.w	r8,r8[0x0]
80002150:	e2 18 00 80 	andl	r8,0x80,COH
80002154:	5f 08       	sreq	r8
80002156:	5c 58       	castu.b	r8
80002158:	cf 81       	brne	80002148 <_Z17init_system_clockv+0x3c>
	// Select oscillator 0 as source for the main clock
	//AVR32_PM.MCCTRL.mcsel = 1;
	CLEAR_BITS(*( volatile unsigned int* ) ( MYAVR32_PM_ADDRESS + MYAVR32_PM_OFFSET_MCCTRL ), ( 0x003 << 0 ));
8000215a:	48 98       	lddpc	r8,8000217c <_Z17init_system_clockv+0x70>
8000215c:	70 08       	ld.w	r8,r8[0x0]
8000215e:	48 89       	lddpc	r9,8000217c <_Z17init_system_clockv+0x70>
80002160:	72 09       	ld.w	r9,r9[0x0]
80002162:	72 09       	ld.w	r9,r9[0x0]
80002164:	e0 19 ff fc 	andl	r9,0xfffc
80002168:	91 09       	st.w	r8[0x0],r9
	SET_BIT(*( volatile unsigned int* ) ( MYAVR32_PM_ADDRESS + MYAVR32_PM_OFFSET_MCCTRL ), 0);
8000216a:	48 58       	lddpc	r8,8000217c <_Z17init_system_clockv+0x70>
8000216c:	70 08       	ld.w	r8,r8[0x0]
8000216e:	48 49       	lddpc	r9,8000217c <_Z17init_system_clockv+0x70>
80002170:	72 09       	ld.w	r9,r9[0x0]
80002172:	72 09       	ld.w	r9,r9[0x0]
80002174:	a1 a9       	sbr	r9,0x0
80002176:	91 09       	st.w	r8[0x0],r9
}
80002178:	e3 cd 80 80 	ldm	sp++,r7,pc
8000217c:	00 00       	add	r0,r0
8000217e:	00 c8       	st.b	r0++,r8

80002180 <_Z21init_interrupt_systemv>:

/*! \brief	Initializes the interrupt system to redirect timer interrupts to _int0(), which is implemented in assembler.
*/
void init_interrupt_system() {
80002180:	eb cd 40 80 	pushm	r7,lr
80002184:	1a 97       	mov	r7,sp
	// Set exception handler (defined in exception.s)
	__builtin_mtsr( 0x0004, ( unsigned long )&_evba );
80002186:	49 a8       	lddpc	r8,800021ec <_Z21init_interrupt_systemv+0x6c>
80002188:	e3 b8 00 01 	mtsr	0x4,r8

	// The timer's interrupt group is 14 for all timers.
	// Set the interrupt level of the timer's interrupt group to 0.
	//AVR32_INTC.IPR[14].intlevel = AVR32_INTC_INT0;
	CLEAR_BITS(*( volatile unsigned int* ) ( MYAVR32_INTC_ADDRESS + MYAVR32_INTC_OFFSET_IPR0 + 14 * MYAVR32_INTC_SIZE_IPR ), ( 0x003 << 30 ));
8000218c:	49 98       	lddpc	r8,800021f0 <_Z21init_interrupt_systemv+0x70>
8000218e:	70 08       	ld.w	r8,r8[0x0]
80002190:	2c 88       	sub	r8,-56
80002192:	49 89       	lddpc	r9,800021f0 <_Z21init_interrupt_systemv+0x70>
80002194:	72 09       	ld.w	r9,r9[0x0]
80002196:	2c 89       	sub	r9,-56
80002198:	72 09       	ld.w	r9,r9[0x0]
8000219a:	f3 d9 c0 1e 	bfextu	r9,r9,0x0,0x1e
8000219e:	91 09       	st.w	r8[0x0],r9
	
	// Set the interrupt handler offset of timer's interrupt group. => Timer interrupts will be called having int_level = 0.
	//AVR32_INTC.IPR[14].autovector = ( int )&_int0 - ( int )&_evba;
	CLEAR_BITS(*( volatile unsigned int* ) ( MYAVR32_INTC_ADDRESS + MYAVR32_INTC_OFFSET_IPR0 + 14 * MYAVR32_INTC_SIZE_IPR ), ( 0x3FFF << 0 ));
800021a0:	49 48       	lddpc	r8,800021f0 <_Z21init_interrupt_systemv+0x70>
800021a2:	70 08       	ld.w	r8,r8[0x0]
800021a4:	2c 88       	sub	r8,-56
800021a6:	49 39       	lddpc	r9,800021f0 <_Z21init_interrupt_systemv+0x70>
800021a8:	72 09       	ld.w	r9,r9[0x0]
800021aa:	2c 89       	sub	r9,-56
800021ac:	72 09       	ld.w	r9,r9[0x0]
800021ae:	e0 19 c0 00 	andl	r9,0xc000
800021b2:	91 09       	st.w	r8[0x0],r9
	SET_BITS(*( volatile unsigned int* ) ( MYAVR32_INTC_ADDRESS + MYAVR32_INTC_OFFSET_IPR0 + 14 * MYAVR32_INTC_SIZE_IPR ), ((( int )&_int0 - ( int )&_evba ) << 0 ));
800021b4:	48 f8       	lddpc	r8,800021f0 <_Z21init_interrupt_systemv+0x70>
800021b6:	70 08       	ld.w	r8,r8[0x0]
800021b8:	2c 88       	sub	r8,-56
800021ba:	48 e9       	lddpc	r9,800021f0 <_Z21init_interrupt_systemv+0x70>
800021bc:	72 09       	ld.w	r9,r9[0x0]
800021be:	2c 89       	sub	r9,-56
800021c0:	72 0a       	ld.w	r10,r9[0x0]
800021c2:	48 db       	lddpc	r11,800021f4 <_Z21init_interrupt_systemv+0x74>
800021c4:	48 a9       	lddpc	r9,800021ec <_Z21init_interrupt_systemv+0x6c>
800021c6:	f6 09 01 09 	sub	r9,r11,r9
800021ca:	f5 e9 10 09 	or	r9,r10,r9
800021ce:	91 09       	st.w	r8[0x0],r9
	
	// Low Priority for interrupts caused by the PWM controller
	//AVR32_INTC.IPR[12].intlevel = AVR32_INTC_INT3;
	SET_BITS(*( volatile unsigned int* ) ( MYAVR32_INTC_ADDRESS + MYAVR32_INTC_OFFSET_IPR0 + 12 * MYAVR32_INTC_SIZE_IPR ), ( 0x003 << 30 ));
800021d0:	48 88       	lddpc	r8,800021f0 <_Z21init_interrupt_systemv+0x70>
800021d2:	70 08       	ld.w	r8,r8[0x0]
800021d4:	2d 08       	sub	r8,-48
800021d6:	48 79       	lddpc	r9,800021f0 <_Z21init_interrupt_systemv+0x70>
800021d8:	72 09       	ld.w	r9,r9[0x0]
800021da:	2d 09       	sub	r9,-48
800021dc:	72 09       	ld.w	r9,r9[0x0]
800021de:	ea 19 c0 00 	orh	r9,0xc000
800021e2:	91 09       	st.w	r8[0x0],r9
	
	// Globally enable interrupts
	cpu_irq_enable();
800021e4:	d5 03       	csrf	0x10
}
800021e6:	e3 cd 80 80 	ldm	sp++,r7,pc
800021ea:	00 00       	add	r0,r0
800021ec:	80 00       	ld.sh	r0,r0[0x0]
800021ee:	e6 00 00 00 	add	r0,r3,r0
800021f2:	00 cc       	st.b	r0++,r12
800021f4:	80 00       	ld.sh	r0,r0[0x0]
800021f6:	e7 04 d4 31 	ld.sh	r4,r3[-11215]

800021f8 <_ZN6SegwayD1Ev>:
#include "../Sensor/ADC.h"
#include "../Sensor/ADCSensor.h"
#include "../Sensor/GPIOSensor.h"
#include "../UART/UART.h"

class Segway {
800021f8:	d4 31       	pushm	r0-r7,lr
800021fa:	1a 97       	mov	r7,sp
800021fc:	fa cd 00 90 	sub	sp,sp,144
80002200:	ef 4c ff fc 	st.w	r7[-4],r12
80002204:	fe f8 02 f8 	ld.w	r8,pc[760]
80002208:	ef 48 ff e0 	st.w	r7[-32],r8
8000220c:	fe f8 02 f4 	ld.w	r8,pc[756]
80002210:	ef 48 ff e4 	st.w	r7[-28],r8
80002214:	ee c8 00 18 	sub	r8,r7,24
80002218:	91 07       	st.w	r8[0x0],r7
8000221a:	fe c9 ff da 	sub	r9,pc,-38
8000221e:	91 19       	st.w	r8[0x4],r9
80002220:	91 2d       	st.w	r8[0x8],sp
80002222:	ee c8 00 38 	sub	r8,r7,56
80002226:	10 9c       	mov	r12,r8
80002228:	f0 1f 00 b7 	mcall	80002504 <_ZN6SegwayD1Ev+0x30c>
8000222c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002230:	2f 08       	sub	r8,-16
80002232:	30 19       	mov	r9,1
80002234:	ef 49 ff cc 	st.w	r7[-52],r9
80002238:	10 9c       	mov	r12,r8
8000223a:	f0 1f 00 b4 	mcall	80002508 <_ZN6SegwayD1Ev+0x310>
8000223e:	c3 48       	rjmp	800022a6 <_ZN6SegwayD1Ev+0xae>
80002240:	ee fa ff cc 	ld.w	r10,r7[-52]
80002244:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002248:	ee f9 ff d4 	ld.w	r9,r7[-44]
8000224c:	58 1a       	cp.w	r10,1
8000224e:	c3 60       	breq	800022ba <_ZN6SegwayD1Ev+0xc2>
80002250:	58 2a       	cp.w	r10,2
80002252:	c5 00       	breq	800022f2 <_ZN6SegwayD1Ev+0xfa>
80002254:	58 3a       	cp.w	r10,3
80002256:	c6 a0       	breq	8000232a <_ZN6SegwayD1Ev+0x132>
80002258:	58 4a       	cp.w	r10,4
8000225a:	e0 80 00 84 	breq	80002362 <_ZN6SegwayD1Ev+0x16a>
8000225e:	58 5a       	cp.w	r10,5
80002260:	e0 80 00 9d 	breq	8000239a <_ZN6SegwayD1Ev+0x1a2>
80002264:	58 6a       	cp.w	r10,6
80002266:	e0 80 00 b6 	breq	800023d2 <_ZN6SegwayD1Ev+0x1da>
8000226a:	58 7a       	cp.w	r10,7
8000226c:	e0 80 00 cf 	breq	8000240a <_ZN6SegwayD1Ev+0x212>
80002270:	58 8a       	cp.w	r10,8
80002272:	e0 80 00 e8 	breq	80002442 <_ZN6SegwayD1Ev+0x24a>
80002276:	58 9a       	cp.w	r10,9
80002278:	e0 80 01 01 	breq	8000247a <_ZN6SegwayD1Ev+0x282>
8000227c:	58 aa       	cp.w	r10,10
8000227e:	e0 80 01 1a 	breq	800024b2 <_ZN6SegwayD1Ev+0x2ba>
80002282:	ef 49 ff 74 	st.w	r7[-140],r9
80002286:	ef 48 ff 70 	st.w	r7[-144],r8
8000228a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000228e:	2f 48       	sub	r8,-12
80002290:	30 09       	mov	r9,0
80002292:	ef 49 ff cc 	st.w	r7[-52],r9
80002296:	10 9c       	mov	r12,r8
80002298:	f0 1f 00 9c 	mcall	80002508 <_ZN6SegwayD1Ev+0x310>
8000229c:	ee f8 ff 70 	ld.w	r8,r7[-144]
800022a0:	ee f9 ff 74 	ld.w	r9,r7[-140]
800022a4:	c0 b8       	rjmp	800022ba <_ZN6SegwayD1Ev+0xc2>
800022a6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022aa:	2f 48       	sub	r8,-12
800022ac:	30 29       	mov	r9,2
800022ae:	ef 49 ff cc 	st.w	r7[-52],r9
800022b2:	10 9c       	mov	r12,r8
800022b4:	f0 1f 00 95 	mcall	80002508 <_ZN6SegwayD1Ev+0x310>
800022b8:	c1 38       	rjmp	800022de <_ZN6SegwayD1Ev+0xe6>
800022ba:	ef 49 ff 7c 	st.w	r7[-132],r9
800022be:	ef 48 ff 78 	st.w	r7[-136],r8
800022c2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022c6:	2f 78       	sub	r8,-9
800022c8:	30 09       	mov	r9,0
800022ca:	ef 49 ff cc 	st.w	r7[-52],r9
800022ce:	10 9c       	mov	r12,r8
800022d0:	f0 1f 00 8f 	mcall	8000250c <_ZN6SegwayD1Ev+0x314>
800022d4:	ee f8 ff 78 	ld.w	r8,r7[-136]
800022d8:	ee f9 ff 7c 	ld.w	r9,r7[-132]
800022dc:	c0 b8       	rjmp	800022f2 <_ZN6SegwayD1Ev+0xfa>
800022de:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022e2:	2f 78       	sub	r8,-9
800022e4:	30 39       	mov	r9,3
800022e6:	ef 49 ff cc 	st.w	r7[-52],r9
800022ea:	10 9c       	mov	r12,r8
800022ec:	f0 1f 00 88 	mcall	8000250c <_ZN6SegwayD1Ev+0x314>
800022f0:	c1 38       	rjmp	80002316 <_ZN6SegwayD1Ev+0x11e>
800022f2:	ef 49 ff 84 	st.w	r7[-124],r9
800022f6:	ef 48 ff 80 	st.w	r7[-128],r8
800022fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022fe:	2f 88       	sub	r8,-8
80002300:	30 09       	mov	r9,0
80002302:	ef 49 ff cc 	st.w	r7[-52],r9
80002306:	10 9c       	mov	r12,r8
80002308:	f0 1f 00 81 	mcall	8000250c <_ZN6SegwayD1Ev+0x314>
8000230c:	ee f8 ff 80 	ld.w	r8,r7[-128]
80002310:	ee f9 ff 84 	ld.w	r9,r7[-124]
80002314:	c0 b8       	rjmp	8000232a <_ZN6SegwayD1Ev+0x132>
80002316:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000231a:	2f 88       	sub	r8,-8
8000231c:	30 49       	mov	r9,4
8000231e:	ef 49 ff cc 	st.w	r7[-52],r9
80002322:	10 9c       	mov	r12,r8
80002324:	f0 1f 00 7a 	mcall	8000250c <_ZN6SegwayD1Ev+0x314>
80002328:	c1 38       	rjmp	8000234e <_ZN6SegwayD1Ev+0x156>
8000232a:	ef 49 ff 8c 	st.w	r7[-116],r9
8000232e:	ef 48 ff 88 	st.w	r7[-120],r8
80002332:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002336:	2f 98       	sub	r8,-7
80002338:	30 09       	mov	r9,0
8000233a:	ef 49 ff cc 	st.w	r7[-52],r9
8000233e:	10 9c       	mov	r12,r8
80002340:	f0 1f 00 74 	mcall	80002510 <_ZN6SegwayD1Ev+0x318>
80002344:	ee f8 ff 88 	ld.w	r8,r7[-120]
80002348:	ee f9 ff 8c 	ld.w	r9,r7[-116]
8000234c:	c0 b8       	rjmp	80002362 <_ZN6SegwayD1Ev+0x16a>
8000234e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002352:	2f 98       	sub	r8,-7
80002354:	30 59       	mov	r9,5
80002356:	ef 49 ff cc 	st.w	r7[-52],r9
8000235a:	10 9c       	mov	r12,r8
8000235c:	f0 1f 00 6d 	mcall	80002510 <_ZN6SegwayD1Ev+0x318>
80002360:	c1 38       	rjmp	80002386 <_ZN6SegwayD1Ev+0x18e>
80002362:	ef 49 ff 94 	st.w	r7[-108],r9
80002366:	ef 48 ff 90 	st.w	r7[-112],r8
8000236a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000236e:	2f a8       	sub	r8,-6
80002370:	30 09       	mov	r9,0
80002372:	ef 49 ff cc 	st.w	r7[-52],r9
80002376:	10 9c       	mov	r12,r8
80002378:	f0 1f 00 66 	mcall	80002510 <_ZN6SegwayD1Ev+0x318>
8000237c:	ee f8 ff 90 	ld.w	r8,r7[-112]
80002380:	ee f9 ff 94 	ld.w	r9,r7[-108]
80002384:	c0 b8       	rjmp	8000239a <_ZN6SegwayD1Ev+0x1a2>
80002386:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000238a:	2f a8       	sub	r8,-6
8000238c:	30 69       	mov	r9,6
8000238e:	ef 49 ff cc 	st.w	r7[-52],r9
80002392:	10 9c       	mov	r12,r8
80002394:	f0 1f 00 5f 	mcall	80002510 <_ZN6SegwayD1Ev+0x318>
80002398:	c1 38       	rjmp	800023be <_ZN6SegwayD1Ev+0x1c6>
8000239a:	ef 49 ff 9c 	st.w	r7[-100],r9
8000239e:	ef 48 ff 98 	st.w	r7[-104],r8
800023a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023a6:	2f b8       	sub	r8,-5
800023a8:	30 09       	mov	r9,0
800023aa:	ef 49 ff cc 	st.w	r7[-52],r9
800023ae:	10 9c       	mov	r12,r8
800023b0:	f0 1f 00 58 	mcall	80002510 <_ZN6SegwayD1Ev+0x318>
800023b4:	ee f8 ff 98 	ld.w	r8,r7[-104]
800023b8:	ee f9 ff 9c 	ld.w	r9,r7[-100]
800023bc:	c0 b8       	rjmp	800023d2 <_ZN6SegwayD1Ev+0x1da>
800023be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023c2:	2f b8       	sub	r8,-5
800023c4:	30 79       	mov	r9,7
800023c6:	ef 49 ff cc 	st.w	r7[-52],r9
800023ca:	10 9c       	mov	r12,r8
800023cc:	f0 1f 00 51 	mcall	80002510 <_ZN6SegwayD1Ev+0x318>
800023d0:	c1 38       	rjmp	800023f6 <_ZN6SegwayD1Ev+0x1fe>
800023d2:	ef 49 ff a4 	st.w	r7[-92],r9
800023d6:	ef 48 ff a0 	st.w	r7[-96],r8
800023da:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023de:	2f c8       	sub	r8,-4
800023e0:	30 09       	mov	r9,0
800023e2:	ef 49 ff cc 	st.w	r7[-52],r9
800023e6:	10 9c       	mov	r12,r8
800023e8:	f0 1f 00 4a 	mcall	80002510 <_ZN6SegwayD1Ev+0x318>
800023ec:	ee f8 ff a0 	ld.w	r8,r7[-96]
800023f0:	ee f9 ff a4 	ld.w	r9,r7[-92]
800023f4:	c0 b8       	rjmp	8000240a <_ZN6SegwayD1Ev+0x212>
800023f6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023fa:	2f c8       	sub	r8,-4
800023fc:	30 89       	mov	r9,8
800023fe:	ef 49 ff cc 	st.w	r7[-52],r9
80002402:	10 9c       	mov	r12,r8
80002404:	f0 1f 00 43 	mcall	80002510 <_ZN6SegwayD1Ev+0x318>
80002408:	c1 38       	rjmp	8000242e <_ZN6SegwayD1Ev+0x236>
8000240a:	ef 49 ff ac 	st.w	r7[-84],r9
8000240e:	ef 48 ff a8 	st.w	r7[-88],r8
80002412:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002416:	2f d8       	sub	r8,-3
80002418:	30 09       	mov	r9,0
8000241a:	ef 49 ff cc 	st.w	r7[-52],r9
8000241e:	10 9c       	mov	r12,r8
80002420:	f0 1f 00 3c 	mcall	80002510 <_ZN6SegwayD1Ev+0x318>
80002424:	ee f8 ff a8 	ld.w	r8,r7[-88]
80002428:	ee f9 ff ac 	ld.w	r9,r7[-84]
8000242c:	c0 b8       	rjmp	80002442 <_ZN6SegwayD1Ev+0x24a>
8000242e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002432:	2f d8       	sub	r8,-3
80002434:	30 99       	mov	r9,9
80002436:	ef 49 ff cc 	st.w	r7[-52],r9
8000243a:	10 9c       	mov	r12,r8
8000243c:	f0 1f 00 35 	mcall	80002510 <_ZN6SegwayD1Ev+0x318>
80002440:	c1 38       	rjmp	80002466 <_ZN6SegwayD1Ev+0x26e>
80002442:	ef 49 ff b4 	st.w	r7[-76],r9
80002446:	ef 48 ff b0 	st.w	r7[-80],r8
8000244a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000244e:	2f e8       	sub	r8,-2
80002450:	30 09       	mov	r9,0
80002452:	ef 49 ff cc 	st.w	r7[-52],r9
80002456:	10 9c       	mov	r12,r8
80002458:	f0 1f 00 2f 	mcall	80002514 <_ZN6SegwayD1Ev+0x31c>
8000245c:	ee f8 ff b0 	ld.w	r8,r7[-80]
80002460:	ee f9 ff b4 	ld.w	r9,r7[-76]
80002464:	c0 b8       	rjmp	8000247a <_ZN6SegwayD1Ev+0x282>
80002466:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000246a:	2f e8       	sub	r8,-2
8000246c:	30 a9       	mov	r9,10
8000246e:	ef 49 ff cc 	st.w	r7[-52],r9
80002472:	10 9c       	mov	r12,r8
80002474:	f0 1f 00 28 	mcall	80002514 <_ZN6SegwayD1Ev+0x31c>
80002478:	c1 38       	rjmp	8000249e <_ZN6SegwayD1Ev+0x2a6>
8000247a:	ef 49 ff bc 	st.w	r7[-68],r9
8000247e:	ef 48 ff b8 	st.w	r7[-72],r8
80002482:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002486:	2f f8       	sub	r8,-1
80002488:	30 09       	mov	r9,0
8000248a:	ef 49 ff cc 	st.w	r7[-52],r9
8000248e:	10 9c       	mov	r12,r8
80002490:	f0 1f 00 22 	mcall	80002518 <_ZN6SegwayD1Ev+0x320>
80002494:	ee f8 ff b8 	ld.w	r8,r7[-72]
80002498:	ee f9 ff bc 	ld.w	r9,r7[-68]
8000249c:	c0 b8       	rjmp	800024b2 <_ZN6SegwayD1Ev+0x2ba>
8000249e:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024a2:	2f f8       	sub	r8,-1
800024a4:	30 b9       	mov	r9,11
800024a6:	ef 49 ff cc 	st.w	r7[-52],r9
800024aa:	10 9c       	mov	r12,r8
800024ac:	f0 1f 00 1b 	mcall	80002518 <_ZN6SegwayD1Ev+0x320>
800024b0:	c1 78       	rjmp	800024de <_ZN6SegwayD1Ev+0x2e6>
800024b2:	ef 49 ff c4 	st.w	r7[-60],r9
800024b6:	ef 48 ff c0 	st.w	r7[-64],r8
800024ba:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024be:	30 09       	mov	r9,0
800024c0:	ef 49 ff cc 	st.w	r7[-52],r9
800024c4:	10 9c       	mov	r12,r8
800024c6:	f0 1f 00 16 	mcall	8000251c <_ZN6SegwayD1Ev+0x324>
800024ca:	ee f8 ff c0 	ld.w	r8,r7[-64]
800024ce:	ee f9 ff c4 	ld.w	r9,r7[-60]
800024d2:	3f f9       	mov	r9,-1
800024d4:	ef 49 ff cc 	st.w	r7[-52],r9
800024d8:	10 9c       	mov	r12,r8
800024da:	f0 1f 00 12 	mcall	80002520 <_ZN6SegwayD1Ev+0x328>
800024de:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024e2:	3f f9       	mov	r9,-1
800024e4:	ef 49 ff cc 	st.w	r7[-52],r9
800024e8:	10 9c       	mov	r12,r8
800024ea:	f0 1f 00 0d 	mcall	8000251c <_ZN6SegwayD1Ev+0x324>
800024ee:	ee c8 00 38 	sub	r8,r7,56
800024f2:	10 9c       	mov	r12,r8
800024f4:	f0 1f 00 0c 	mcall	80002524 <_ZN6SegwayD1Ev+0x32c>
800024f8:	2d cd       	sub	sp,-144
800024fa:	d8 32       	popm	r0-r7,pc
800024fc:	80 00       	ld.sh	r0,r0[0x0]
800024fe:	3e d4       	mov	r4,-19
80002500:	00 00       	add	r0,r0
80002502:	00 1e       	sub	lr,r0
80002504:	80 00       	ld.sh	r0,r0[0x0]
80002506:	88 e4       	ld.uh	r4,r4[0xc]
80002508:	80 00       	ld.sh	r0,r0[0x0]
8000250a:	29 78       	sub	r8,-105
8000250c:	80 00       	ld.sh	r0,r0[0x0]
8000250e:	1b c4       	ld.ub	r4,sp[0x4]
80002510:	80 00       	ld.sh	r0,r0[0x0]
80002512:	26 86       	sub	r6,104
80002514:	80 00       	ld.sh	r0,r0[0x0]
80002516:	27 30       	sub	r0,115
80002518:	80 00       	ld.sh	r0,r0[0x0]
8000251a:	1b 8a       	ld.ub	r10,sp[0x0]
8000251c:	80 00       	ld.sh	r0,r0[0x0]
8000251e:	27 80       	sub	r0,120
80002520:	80 00       	ld.sh	r0,r0[0x0]
80002522:	8a ac       	ld.uh	r12,r5[0x4]
80002524:	80 00       	ld.sh	r0,r0[0x0]
80002526:	88 f4       	ld.uh	r4,r4[0xe]

80002528 <main>:

/*! \brief	Interrupt handler, called when an interrupt occurs. Selects timer interrupts and calls timer function.
	\return	zero
*/
int main( void ) {
80002528:	d4 31       	pushm	r0-r7,lr
8000252a:	1a 97       	mov	r7,sp
8000252c:	21 1d       	sub	sp,68
8000252e:	4b 38       	lddpc	r8,800025f8 <main+0xd0>
80002530:	ef 48 ff e4 	st.w	r7[-28],r8
80002534:	4b 28       	lddpc	r8,800025fc <main+0xd4>
80002536:	ef 48 ff e8 	st.w	r7[-24],r8
8000253a:	ee c8 00 14 	sub	r8,r7,20
8000253e:	91 07       	st.w	r8[0x0],r7
80002540:	fe c9 ff b6 	sub	r9,pc,-74
80002544:	91 19       	st.w	r8[0x4],r9
80002546:	91 2d       	st.w	r8[0x8],sp
80002548:	ee c8 00 34 	sub	r8,r7,52
8000254c:	10 9c       	mov	r12,r8
8000254e:	f0 1f 00 2d 	mcall	80002600 <main+0xd8>
	// Use external OSC0
	init_system_clock();
80002552:	f0 1f 00 2d 	mcall	80002604 <main+0xdc>
	// Prepare interrupt handler (needed for the timer)
	init_interrupt_system();
80002556:	f0 1f 00 2d 	mcall	80002608 <main+0xe0>
	// Initialize configuration
	Configuration::init();
8000255a:	3f f8       	mov	r8,-1
8000255c:	ef 48 ff d0 	st.w	r7[-48],r8
80002560:	f0 1f 00 2b 	mcall	8000260c <main+0xe4>
		// Enter Simulation mode
		Simulation mySimulation;
		mySimulation.main();
#else
		// Enter Segway mode
		mySegway = new Segway;
80002564:	3f f8       	mov	r8,-1
80002566:	ef 48 ff d0 	st.w	r7[-48],r8
8000256a:	e0 6c 03 90 	mov	r12,912
8000256e:	f0 1f 00 29 	mcall	80002610 <main+0xe8>
80002572:	18 98       	mov	r8,r12
80002574:	ef 48 ff bc 	st.w	r7[-68],r8
80002578:	ee f8 ff bc 	ld.w	r8,r7[-68]
8000257c:	30 19       	mov	r9,1
8000257e:	ef 49 ff d0 	st.w	r7[-48],r9
80002582:	10 9c       	mov	r12,r8
80002584:	f0 1f 00 24 	mcall	80002614 <main+0xec>
80002588:	c1 78       	rjmp	800025b6 <main+0x8e>
8000258a:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000258e:	ee f9 ff d8 	ld.w	r9,r7[-40]
80002592:	ef 49 ff c8 	st.w	r7[-56],r9
80002596:	ef 48 ff c4 	st.w	r7[-60],r8
8000259a:	ee fc ff bc 	ld.w	r12,r7[-68]
8000259e:	f0 1f 00 1f 	mcall	80002618 <main+0xf0>
800025a2:	ee f8 ff c4 	ld.w	r8,r7[-60]
800025a6:	ee f9 ff c8 	ld.w	r9,r7[-56]
800025aa:	3f f9       	mov	r9,-1
800025ac:	ef 49 ff d0 	st.w	r7[-48],r9
800025b0:	10 9c       	mov	r12,r8
800025b2:	f0 1f 00 1b 	mcall	8000261c <main+0xf4>
800025b6:	ee f9 ff bc 	ld.w	r9,r7[-68]
800025ba:	49 a8       	lddpc	r8,80002620 <main+0xf8>
800025bc:	91 09       	st.w	r8[0x0],r9
		mySegway->main();
800025be:	49 98       	lddpc	r8,80002620 <main+0xf8>
800025c0:	70 08       	ld.w	r8,r8[0x0]
800025c2:	3f f9       	mov	r9,-1
800025c4:	ef 49 ff d0 	st.w	r7[-48],r9
800025c8:	10 9c       	mov	r12,r8
800025ca:	f0 1f 00 17 	mcall	80002624 <main+0xfc>
		delete mySegway;
800025ce:	49 58       	lddpc	r8,80002620 <main+0xf8>
800025d0:	70 08       	ld.w	r8,r8[0x0]
800025d2:	ef 48 ff c0 	st.w	r7[-64],r8
800025d6:	ee f8 ff c0 	ld.w	r8,r7[-64]
800025da:	58 08       	cp.w	r8,0
800025dc:	c0 90       	breq	800025ee <main+0xc6>
800025de:	ee fc ff c0 	ld.w	r12,r7[-64]
800025e2:	f0 1f 00 12 	mcall	80002628 <main+0x100>
800025e6:	ee fc ff c0 	ld.w	r12,r7[-64]
800025ea:	f0 1f 00 0c 	mcall	80002618 <main+0xf0>
		mySegway = 0;
800025ee:	48 d8       	lddpc	r8,80002620 <main+0xf8>
800025f0:	30 09       	mov	r9,0
800025f2:	91 09       	st.w	r8[0x0],r9
	// Prepare interrupt handler (needed for the timer)
	init_interrupt_system();
	// Initialize configuration
	Configuration::init();
	
	while( true ) {
800025f4:	cb 8b       	rjmp	80002564 <main+0x3c>
800025f6:	00 00       	add	r0,r0
800025f8:	80 00       	ld.sh	r0,r0[0x0]
800025fa:	3e d4       	mov	r4,-19
800025fc:	00 00       	add	r0,r0
800025fe:	00 38       	cp.w	r8,r0
80002600:	80 00       	ld.sh	r0,r0[0x0]
80002602:	88 e4       	ld.uh	r4,r4[0xc]
80002604:	80 00       	ld.sh	r0,r0[0x0]
80002606:	21 0c       	sub	r12,16
80002608:	80 00       	ld.sh	r0,r0[0x0]
8000260a:	21 80       	sub	r0,24
8000260c:	80 00       	ld.sh	r0,r0[0x0]
8000260e:	1c 44       	or	r4,lr
80002610:	80 00       	ld.sh	r0,r0[0x0]
80002612:	36 20       	mov	r0,98
80002614:	80 00       	ld.sh	r0,r0[0x0]
80002616:	07 5c       	ld.sh	r12,--r3
80002618:	80 00       	ld.sh	r0,r0[0x0]
8000261a:	36 10       	mov	r0,97
8000261c:	80 00       	ld.sh	r0,r0[0x0]
8000261e:	8a ac       	ld.uh	r12,r5[0x4]
80002620:	00 00       	add	r0,r0
80002622:	07 68       	ld.uh	r8,--r3
80002624:	80 00       	ld.sh	r0,r0[0x0]
80002626:	10 80       	andn	r0,r8
80002628:	80 00       	ld.sh	r0,r0[0x0]
8000262a:	21 f8       	sub	r8,31

8000262c <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
8000262c:	48 bd       	lddpc	sp,80002658 <udata_clear_loop_end+0x4>
//  // Set up EVBA so interrupts can be enabled.
//  lda.w   r0, _evba
//  mtsr    AVR32_EVBA, r0

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
8000262e:	d5 53       	csrf	0x15

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
80002630:	48 b0       	lddpc	r0,8000265c <udata_clear_loop_end+0x8>
  lda.w   r1, _edata
80002632:	48 c1       	lddpc	r1,80002660 <udata_clear_loop_end+0xc>
  cp      r0, r1
80002634:	02 30       	cp.w	r0,r1
  brhs    idata_load_loop_end
80002636:	c0 62       	brcc	80002642 <idata_load_loop_end>
  lda.w   r2, _data_lma
80002638:	48 b2       	lddpc	r2,80002664 <udata_clear_loop_end+0x10>

8000263a <idata_load_loop>:
idata_load_loop:
  ld.d    r4, r2++
8000263a:	a5 05       	ld.d	r4,r2++
  st.d    r0++, r4
8000263c:	a1 24       	st.d	r0++,r4
  cp      r0, r1
8000263e:	02 30       	cp.w	r0,r1
  brlo    idata_load_loop
80002640:	cf d3       	brcs	8000263a <idata_load_loop>

80002642 <idata_load_loop_end>:
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002642:	48 a0       	lddpc	r0,80002668 <udata_clear_loop_end+0x14>
  lda.w   r1, _end
80002644:	48 a1       	lddpc	r1,8000266c <udata_clear_loop_end+0x18>
  cp      r0, r1
80002646:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80002648:	c0 62       	brcc	80002654 <udata_clear_loop_end>
  mov     r2, 0
8000264a:	30 02       	mov	r2,0
  mov     r3, 0
8000264c:	30 03       	mov	r3,0

8000264e <udata_clear_loop>:
udata_clear_loop:
  st.d    r0++, r2
8000264e:	a1 22       	st.d	r0++,r2
  cp      r0, r1
80002650:	02 30       	cp.w	r0,r1
  brlo    udata_clear_loop
80002652:	cf e3       	brcs	8000264e <udata_clear_loop>

80002654 <udata_clear_loop_end>:
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002654:	48 7f       	lddpc	pc,80002670 <udata_clear_loop_end+0x1c>
80002656:	00 00       	add	r0,r0
80002658:	00 00       	add	r0,r0
8000265a:	80 00       	ld.sh	r0,r0[0x0]
8000265c:	00 00       	add	r0,r0
8000265e:	00 04       	add	r4,r0
80002660:	00 00       	add	r0,r0
80002662:	06 10       	sub	r0,r3
80002664:	80 00       	ld.sh	r0,r0[0x0]
80002666:	f7 00 00 00 	ld.sh	r0,r11[0]
8000266a:	06 10       	sub	r0,r3
8000266c:	00 00       	add	r0,r0
8000266e:	0f c0       	ld.ub	r0,r7[0x4]
80002670:	80 00       	ld.sh	r0,r0[0x0]
80002672:	25 28       	sub	r8,82

80002674 <_ZN9ADCSensorC1Ev>:
#include "ADCSensor.h"

ADCSensor::ADCSensor() {
80002674:	eb cd 40 80 	pushm	r7,lr
80002678:	1a 97       	mov	r7,sp
8000267a:	20 1d       	sub	sp,4
8000267c:	ef 4c ff fc 	st.w	r7[-4],r12

}
80002680:	2f fd       	sub	sp,-4
80002682:	e3 cd 80 80 	ldm	sp++,r7,pc

80002686 <_ZN9ADCSensorD1Ev>:

ADCSensor::~ADCSensor() {
80002686:	eb cd 40 80 	pushm	r7,lr
8000268a:	1a 97       	mov	r7,sp
8000268c:	20 1d       	sub	sp,4
8000268e:	ef 4c ff fc 	st.w	r7[-4],r12

}
80002692:	2f fd       	sub	sp,-4
80002694:	e3 cd 80 80 	ldm	sp++,r7,pc

80002698 <_ZN9ADCSensor4initEPN13Configuration17s_ADCSensorConfigEP3ADC>:

bool ADCSensor::init( Configuration::s_ADCSensorConfig* thisADCSensorConfig_, ADC* ADCController_ ) {
80002698:	eb cd 40 80 	pushm	r7,lr
8000269c:	1a 97       	mov	r7,sp
8000269e:	20 3d       	sub	sp,12
800026a0:	ef 4c ff fc 	st.w	r7[-4],r12
800026a4:	ef 4b ff f8 	st.w	r7[-8],r11
800026a8:	ef 4a ff f4 	st.w	r7[-12],r10

	return 0;
800026ac:	30 08       	mov	r8,0
}
800026ae:	10 9c       	mov	r12,r8
800026b0:	2f dd       	sub	sp,-12
800026b2:	e3 cd 80 80 	ldm	sp++,r7,pc

800026b6 <_ZN9ADCSensor15getIntegerValueEbm>:

signed long ADCSensor::getIntegerValue( bool average, unsigned long numberOfValuesForAverage ) {
800026b6:	eb cd 40 80 	pushm	r7,lr
800026ba:	1a 97       	mov	r7,sp
800026bc:	20 3d       	sub	sp,12
800026be:	ef 4c ff fc 	st.w	r7[-4],r12
800026c2:	16 98       	mov	r8,r11
800026c4:	ef 4a ff f4 	st.w	r7[-12],r10
800026c8:	ef 68 ff f8 	st.b	r7[-8],r8

	return 0;
800026cc:	30 08       	mov	r8,0
}
800026ce:	10 9c       	mov	r12,r8
800026d0:	2f dd       	sub	sp,-12
800026d2:	e3 cd 80 80 	ldm	sp++,r7,pc

800026d6 <_ZN9ADCSensor13setZeroOffsetEbl>:


void ADCSensor::setZeroOffset( bool active, signed long offset ) {
800026d6:	eb cd 40 80 	pushm	r7,lr
800026da:	1a 97       	mov	r7,sp
800026dc:	20 3d       	sub	sp,12
800026de:	ef 4c ff fc 	st.w	r7[-4],r12
800026e2:	16 98       	mov	r8,r11
800026e4:	ef 4a ff f4 	st.w	r7[-12],r10
800026e8:	ef 68 ff f8 	st.b	r7[-8],r8

}
800026ec:	2f dd       	sub	sp,-12
800026ee:	e3 cd 80 80 	ldm	sp++,r7,pc

800026f2 <_ZN9ADCSensor21getZeroOffsetIsActiveEv>:

bool ADCSensor::getZeroOffsetIsActive() {
800026f2:	eb cd 40 80 	pushm	r7,lr
800026f6:	1a 97       	mov	r7,sp
800026f8:	20 1d       	sub	sp,4
800026fa:	ef 4c ff fc 	st.w	r7[-4],r12
	
	return 0;
800026fe:	30 08       	mov	r8,0
}
80002700:	10 9c       	mov	r12,r8
80002702:	2f fd       	sub	sp,-4
80002704:	e3 cd 80 80 	ldm	sp++,r7,pc

80002708 <_ZN9ADCSensor13getZeroOffsetEv>:

signed long ADCSensor::getZeroOffset() {
80002708:	eb cd 40 80 	pushm	r7,lr
8000270c:	1a 97       	mov	r7,sp
8000270e:	20 1d       	sub	sp,4
80002710:	ef 4c ff fc 	st.w	r7[-4],r12
	
	return 0;
80002714:	30 08       	mov	r8,0
80002716:	10 9c       	mov	r12,r8
80002718:	2f fd       	sub	sp,-4
8000271a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000271e <_ZN10GPIOSensorC1Ev>:
#include "GPIOSensor.h"

GPIOSensor::GPIOSensor() {
8000271e:	eb cd 40 80 	pushm	r7,lr
80002722:	1a 97       	mov	r7,sp
80002724:	20 1d       	sub	sp,4
80002726:	ef 4c ff fc 	st.w	r7[-4],r12

}
8000272a:	2f fd       	sub	sp,-4
8000272c:	e3 cd 80 80 	ldm	sp++,r7,pc

80002730 <_ZN10GPIOSensorD1Ev>:

GPIOSensor::~GPIOSensor() {
80002730:	eb cd 40 80 	pushm	r7,lr
80002734:	1a 97       	mov	r7,sp
80002736:	20 1d       	sub	sp,4
80002738:	ef 4c ff fc 	st.w	r7[-4],r12

}
8000273c:	2f fd       	sub	sp,-4
8000273e:	e3 cd 80 80 	ldm	sp++,r7,pc

80002742 <_ZN10GPIOSensor4initEPN13Configuration18s_GPIOSensorConfigE>:

void GPIOSensor::init( Configuration::s_GPIOSensorConfig* thisGPIOSensorConfig_ ) {
80002742:	eb cd 40 80 	pushm	r7,lr
80002746:	1a 97       	mov	r7,sp
80002748:	20 2d       	sub	sp,8
8000274a:	ef 4c ff fc 	st.w	r7[-4],r12
8000274e:	ef 4b ff f8 	st.w	r7[-8],r11
	
}
80002752:	2f ed       	sub	sp,-8
80002754:	e3 cd 80 80 	ldm	sp++,r7,pc

80002758 <_ZN10GPIOSensor8getValueEv>:

bool GPIOSensor::getValue() {
80002758:	eb cd 40 80 	pushm	r7,lr
8000275c:	1a 97       	mov	r7,sp
8000275e:	20 1d       	sub	sp,4
80002760:	ef 4c ff fc 	st.w	r7[-4],r12

	return 0;
80002764:	30 08       	mov	r8,0
}
80002766:	10 9c       	mov	r12,r8
80002768:	2f fd       	sub	sp,-4
8000276a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000276e <_ZN5TimerC1Ev>:
volatile unsigned int* SR0= (volatile unsigned int*) 0xFFF3820; //Channel Status Register
volatile unsigned int* IER0= (volatile unsigned int*) 0xFFF3824; //Channel Interrupt Enable Register
volatile unsigned int* IDR0= (volatile unsigned int*) 0xFFF3828;
volatile unsigned int* IMR0= (volatile unsigned int*) 0xFFF382C;

Timer::Timer() {
8000276e:	eb cd 40 80 	pushm	r7,lr
80002772:	1a 97       	mov	r7,sp
80002774:	20 1d       	sub	sp,4
80002776:	ef 4c ff fc 	st.w	r7[-4],r12

}
8000277a:	2f fd       	sub	sp,-4
8000277c:	e3 cd 80 80 	ldm	sp++,r7,pc

80002780 <_ZN5TimerD1Ev>:

Timer::~Timer() {
80002780:	eb cd 40 80 	pushm	r7,lr
80002784:	1a 97       	mov	r7,sp
80002786:	20 1d       	sub	sp,4
80002788:	ef 4c ff fc 	st.w	r7[-4],r12

}
8000278c:	2f fd       	sub	sp,-4
8000278e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002792:	d7 03       	nop

80002794 <_ZN5Timer12prepareTimerEm>:

// RC value will determinate
bool Timer::prepareTimer(unsigned long frequency){
80002794:	eb cd 40 80 	pushm	r7,lr
80002798:	1a 97       	mov	r7,sp
8000279a:	20 2d       	sub	sp,8
8000279c:	ef 4c ff fc 	st.w	r7[-4],r12
800027a0:	ef 4b ff f8 	st.w	r7[-8],r11
	setIsTimerInterruptEnabled(true);
800027a4:	30 1b       	mov	r11,1
800027a6:	ee fc ff fc 	ld.w	r12,r7[-4]
800027aa:	f0 1f 00 22 	mcall	80002830 <_ZN5Timer12prepareTimerEm+0x9c>
	SET_BIT(*CMR0,15); //*CMR0 |= 1 << 15; // WAVE: Waveform mode is enabled
800027ae:	4a 28       	lddpc	r8,80002834 <_ZN5Timer12prepareTimerEm+0xa0>
800027b0:	70 08       	ld.w	r8,r8[0x0]
800027b2:	4a 19       	lddpc	r9,80002834 <_ZN5Timer12prepareTimerEm+0xa0>
800027b4:	72 09       	ld.w	r9,r9[0x0]
800027b6:	72 09       	ld.w	r9,r9[0x0]
800027b8:	af b9       	sbr	r9,0xf
800027ba:	91 09       	st.w	r8[0x0],r9
	SET_BIT(*CMR0,14); //*CMR0 |= 1 << 14; // WAVSEL: RC is chosen as the maximum value (UP mode with automatic trigger on RC Compare)
800027bc:	49 e8       	lddpc	r8,80002834 <_ZN5Timer12prepareTimerEm+0xa0>
800027be:	70 08       	ld.w	r8,r8[0x0]
800027c0:	49 d9       	lddpc	r9,80002834 <_ZN5Timer12prepareTimerEm+0xa0>
800027c2:	72 09       	ld.w	r9,r9[0x0]
800027c4:	72 09       	ld.w	r9,r9[0x0]
800027c6:	af a9       	sbr	r9,0xe
800027c8:	91 09       	st.w	r8[0x0],r9
	SET_BIT(*CMR0,1); //*CMR0 |= 1 << 1; // TCCLKS: TIMER_CLOCK3 is chosen, the clock choise is define in Configuration.cpp
800027ca:	49 b8       	lddpc	r8,80002834 <_ZN5Timer12prepareTimerEm+0xa0>
800027cc:	70 08       	ld.w	r8,r8[0x0]
800027ce:	49 a9       	lddpc	r9,80002834 <_ZN5Timer12prepareTimerEm+0xa0>
800027d0:	72 09       	ld.w	r9,r9[0x0]
800027d2:	72 09       	ld.w	r9,r9[0x0]
800027d4:	a1 b9       	sbr	r9,0x1
800027d6:	91 09       	st.w	r8[0x0],r9
	if (2000000/frequency <= 65535){  // > 2^16 - 1 -> There are only 16 bits availabe
800027d8:	e0 68 84 80 	mov	r8,33920
800027dc:	ea 18 00 1e 	orh	r8,0x1e
800027e0:	ee f9 ff f8 	ld.w	r9,r7[-8]
800027e4:	f0 09 0d 08 	divu	r8,r8,r9
800027e8:	e0 48 ff ff 	cp.w	r8,65535
800027ec:	e0 8b 00 0f 	brhi	8000280a <_ZN5Timer12prepareTimerEm+0x76>
		*RC0 = 2000000/frequency; // frequency will hand over // One Interrupt per second happens when RC=2 MHz, if we want 5 Interrupts (f=5 Hz) we have to divide 2 MHz with 5
800027f0:	49 28       	lddpc	r8,80002838 <_ZN5Timer12prepareTimerEm+0xa4>
800027f2:	70 0a       	ld.w	r10,r8[0x0]
800027f4:	e0 68 84 80 	mov	r8,33920
800027f8:	ea 18 00 1e 	orh	r8,0x1e
800027fc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002800:	f0 09 0d 08 	divu	r8,r8,r9
80002804:	95 08       	st.w	r10[0x0],r8
		return true;	
80002806:	30 18       	mov	r8,1
80002808:	c1 08       	rjmp	80002828 <_ZN5Timer12prepareTimerEm+0x94>
	}
	else if (2000000/frequency > 65535){
8000280a:	e0 68 84 80 	mov	r8,33920
8000280e:	ea 18 00 1e 	orh	r8,0x1e
80002812:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002816:	f0 09 0d 08 	divu	r8,r8,r9
8000281a:	e0 48 ff ff 	cp.w	r8,65535
8000281e:	e0 88 00 04 	brls	80002826 <_ZN5Timer12prepareTimerEm+0x92>
		return false;
80002822:	30 08       	mov	r8,0
80002824:	c0 28       	rjmp	80002828 <_ZN5Timer12prepareTimerEm+0x94>
80002826:	c0 18       	rjmp	80002828 <_ZN5Timer12prepareTimerEm+0x94>
	}
}
80002828:	10 9c       	mov	r12,r8
8000282a:	2f ed       	sub	sp,-8
8000282c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002830:	80 00       	ld.sh	r0,r0[0x0]
80002832:	28 fc       	sub	r12,-113
80002834:	00 00       	add	r0,r0
80002836:	00 d8       	st.w	--r0,r8
80002838:	00 00       	add	r0,r0
8000283a:	00 e8       	st.h	--r0,r8

8000283c <_ZN5Timer9initTimerEm>:
	*IER0 = 0x0;
	*IDR0 = 0x0;
	*IMR0 =0x0;
}

bool Timer::initTimer( unsigned long frequency ) {
8000283c:	eb cd 40 80 	pushm	r7,lr
80002840:	1a 97       	mov	r7,sp
80002842:	20 2d       	sub	sp,8
80002844:	ef 4c ff fc 	st.w	r7[-4],r12
80002848:	ef 4b ff f8 	st.w	r7[-8],r11
	if (prepareTimer(frequency) == true){
8000284c:	ee fb ff f8 	ld.w	r11,r7[-8]
80002850:	ee fc ff fc 	ld.w	r12,r7[-4]
80002854:	f0 1f 00 12 	mcall	8000289c <_ZN5Timer9initTimerEm+0x60>
80002858:	18 98       	mov	r8,r12
8000285a:	58 08       	cp.w	r8,0
8000285c:	c0 d0       	breq	80002876 <_ZN5Timer9initTimerEm+0x3a>
		setIsTimerEnabled(true);
8000285e:	30 1b       	mov	r11,1
80002860:	ee fc ff fc 	ld.w	r12,r7[-4]
80002864:	f0 1f 00 0f 	mcall	800028a0 <_ZN5Timer9initTimerEm+0x64>
		setIsTimerInterruptEnabled(true);
80002868:	30 1b       	mov	r11,1
8000286a:	ee fc ff fc 	ld.w	r12,r7[-4]
8000286e:	f0 1f 00 0e 	mcall	800028a4 <_ZN5Timer9initTimerEm+0x68>
		return true;
80002872:	30 18       	mov	r8,1
80002874:	c0 f8       	rjmp	80002892 <_ZN5Timer9initTimerEm+0x56>
	}
	else if (prepareTimer(frequency) == false){
80002876:	ee fb ff f8 	ld.w	r11,r7[-8]
8000287a:	ee fc ff fc 	ld.w	r12,r7[-4]
8000287e:	f0 1f 00 08 	mcall	8000289c <_ZN5Timer9initTimerEm+0x60>
80002882:	18 98       	mov	r8,r12
80002884:	ec 18 00 01 	eorl	r8,0x1
80002888:	5c 58       	castu.b	r8
8000288a:	c0 30       	breq	80002890 <_ZN5Timer9initTimerEm+0x54>
		return false;	
8000288c:	30 08       	mov	r8,0
8000288e:	c0 28       	rjmp	80002892 <_ZN5Timer9initTimerEm+0x56>
80002890:	c0 18       	rjmp	80002892 <_ZN5Timer9initTimerEm+0x56>
	}
}
80002892:	10 9c       	mov	r12,r8
80002894:	2f ed       	sub	sp,-8
80002896:	e3 cd 80 80 	ldm	sp++,r7,pc
8000289a:	00 00       	add	r0,r0
8000289c:	80 00       	ld.sh	r0,r0[0x0]
8000289e:	27 94       	sub	r4,121
800028a0:	80 00       	ld.sh	r0,r0[0x0]
800028a2:	28 a8       	sub	r8,-118
800028a4:	80 00       	ld.sh	r0,r0[0x0]
800028a6:	28 fc       	sub	r12,-113

800028a8 <_ZN5Timer17setIsTimerEnabledEb>:

void Timer::setIsTimerEnabled( bool enabled ) {
800028a8:	eb cd 40 80 	pushm	r7,lr
800028ac:	1a 97       	mov	r7,sp
800028ae:	20 2d       	sub	sp,8
800028b0:	ef 4c ff fc 	st.w	r7[-4],r12
800028b4:	16 98       	mov	r8,r11
800028b6:	ef 68 ff f8 	st.b	r7[-8],r8
if (enabled == true){
800028ba:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800028be:	30 08       	mov	r8,0
800028c0:	f0 09 18 00 	cp.b	r9,r8
800028c4:	c1 00       	breq	800028e4 <_ZN5Timer17setIsTimerEnabledEb+0x3c>
	SET_BIT(*CCR0, 0); //Entpricht: *CCR0 |= 1; CLKEN: This bit will enable the clock 
800028c6:	48 d8       	lddpc	r8,800028f8 <_ZN5Timer17setIsTimerEnabledEb+0x50>
800028c8:	70 08       	ld.w	r8,r8[0x0]
800028ca:	48 c9       	lddpc	r9,800028f8 <_ZN5Timer17setIsTimerEnabledEb+0x50>
800028cc:	72 09       	ld.w	r9,r9[0x0]
800028ce:	72 09       	ld.w	r9,r9[0x0]
800028d0:	a1 a9       	sbr	r9,0x0
800028d2:	91 09       	st.w	r8[0x0],r9
	SET_BIT(*CCR0, 2); //Entspricht: *CCR0 |= 1 << 2; SWTRG: The clock is started
800028d4:	48 98       	lddpc	r8,800028f8 <_ZN5Timer17setIsTimerEnabledEb+0x50>
800028d6:	70 08       	ld.w	r8,r8[0x0]
800028d8:	48 89       	lddpc	r9,800028f8 <_ZN5Timer17setIsTimerEnabledEb+0x50>
800028da:	72 09       	ld.w	r9,r9[0x0]
800028dc:	72 09       	ld.w	r9,r9[0x0]
800028de:	a3 a9       	sbr	r9,0x2
800028e0:	91 09       	st.w	r8[0x0],r9
800028e2:	c0 88       	rjmp	800028f2 <_ZN5Timer17setIsTimerEnabledEb+0x4a>
}
else{
	SET_BIT(*CCR0, 1); //Entspricht: *CCR0 |= 1 << 1; CLKDIS: This bit will disable the clock
800028e4:	48 58       	lddpc	r8,800028f8 <_ZN5Timer17setIsTimerEnabledEb+0x50>
800028e6:	70 08       	ld.w	r8,r8[0x0]
800028e8:	48 49       	lddpc	r9,800028f8 <_ZN5Timer17setIsTimerEnabledEb+0x50>
800028ea:	72 09       	ld.w	r9,r9[0x0]
800028ec:	72 09       	ld.w	r9,r9[0x0]
800028ee:	a1 b9       	sbr	r9,0x1
800028f0:	91 09       	st.w	r8[0x0],r9
}
}
800028f2:	2f ed       	sub	sp,-8
800028f4:	e3 cd 80 80 	ldm	sp++,r7,pc
800028f8:	00 00       	add	r0,r0
800028fa:	00 d4       	st.w	--r0,r4

800028fc <_ZN5Timer26setIsTimerInterruptEnabledEb>:

void Timer::setIsTimerInterruptEnabled( bool enabled ) {
800028fc:	eb cd 40 80 	pushm	r7,lr
80002900:	1a 97       	mov	r7,sp
80002902:	20 2d       	sub	sp,8
80002904:	ef 4c ff fc 	st.w	r7[-4],r12
80002908:	16 98       	mov	r8,r11
8000290a:	ef 68 ff f8 	st.b	r7[-8],r8
if (enabled == true){
8000290e:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80002912:	30 08       	mov	r8,0
80002914:	f0 09 18 00 	cp.b	r9,r8
80002918:	c0 90       	breq	8000292a <_ZN5Timer26setIsTimerInterruptEnabledEb+0x2e>
	SET_BIT(*IER0, 4); //Entspricht *IER0 |= 1 << 4; // CPCS:This bit is set when an RC Compare has occured 
8000291a:	48 a8       	lddpc	r8,80002940 <_ZN5Timer26setIsTimerInterruptEnabledEb+0x44>
8000291c:	70 08       	ld.w	r8,r8[0x0]
8000291e:	48 99       	lddpc	r9,80002940 <_ZN5Timer26setIsTimerInterruptEnabledEb+0x44>
80002920:	72 09       	ld.w	r9,r9[0x0]
80002922:	72 09       	ld.w	r9,r9[0x0]
80002924:	a5 a9       	sbr	r9,0x4
80002926:	91 09       	st.w	r8[0x0],r9
80002928:	c0 88       	rjmp	80002938 <_ZN5Timer26setIsTimerInterruptEnabledEb+0x3c>
}
else{
	SET_BIT(*IDR0, 4); //Entspricht: *IDR0 |= 1 << 4; //CPCS: This bit ill clear the sorresponding bit in IMR (Interrupt Mask Register, read-only)
8000292a:	48 78       	lddpc	r8,80002944 <_ZN5Timer26setIsTimerInterruptEnabledEb+0x48>
8000292c:	70 08       	ld.w	r8,r8[0x0]
8000292e:	48 69       	lddpc	r9,80002944 <_ZN5Timer26setIsTimerInterruptEnabledEb+0x48>
80002930:	72 09       	ld.w	r9,r9[0x0]
80002932:	72 09       	ld.w	r9,r9[0x0]
80002934:	a5 a9       	sbr	r9,0x4
80002936:	91 09       	st.w	r8[0x0],r9
}
}
80002938:	2f ed       	sub	sp,-8
8000293a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000293e:	00 00       	add	r0,r0
80002940:	00 00       	add	r0,r0
80002942:	00 f0       	st.b	--r0,r0
80002944:	00 00       	add	r0,r0
80002946:	00 f4       	st.b	--r0,r4

80002948 <_ZN5Timer18resetInterruptFlagEv>:

void Timer::resetInterruptFlag(void) {
80002948:	eb cd 40 80 	pushm	r7,lr
8000294c:	1a 97       	mov	r7,sp
	*SR0; //Reading the Status Register will also clear the interrupt bit for the corresponding interrupts.
8000294e:	48 38       	lddpc	r8,80002958 <_ZN5Timer18resetInterruptFlagEv+0x10>
80002950:	70 08       	ld.w	r8,r8[0x0]
80002952:	70 08       	ld.w	r8,r8[0x0]
}
80002954:	e3 cd 80 80 	ldm	sp++,r7,pc
80002958:	00 00       	add	r0,r0
8000295a:	00 ec       	st.h	--r0,r12

8000295c <_ZN4UARTC1Ev>:
const unsigned int UART::MYAVR32_GPIO_OFFSET_PUER = 0x70;
const unsigned int UART::MYAVR32_GPIO_OFFSET_PMR0 = 0x10;
const unsigned int UART::MYAVR32_GPIO_OFFSET_PMR1 = 0x20;


UART::UART() {
8000295c:	eb cd 40 80 	pushm	r7,lr
80002960:	1a 97       	mov	r7,sp
80002962:	20 1d       	sub	sp,4
80002964:	ef 4c ff fc 	st.w	r7[-4],r12
	thisUARTConfig = 0;
80002968:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000296c:	30 09       	mov	r9,0
8000296e:	91 09       	st.w	r8[0x0],r9
}
80002970:	2f fd       	sub	sp,-4
80002972:	e3 cd 80 80 	ldm	sp++,r7,pc
80002976:	d7 03       	nop

80002978 <_ZN4UARTD1Ev>:


UART::~UART() {
80002978:	eb cd 40 80 	pushm	r7,lr
8000297c:	1a 97       	mov	r7,sp
8000297e:	20 1d       	sub	sp,4
80002980:	ef 4c ff fc 	st.w	r7[-4],r12
	cleanUp();
80002984:	ee fc ff fc 	ld.w	r12,r7[-4]
80002988:	f0 1f 00 03 	mcall	80002994 <_ZN4UARTD1Ev+0x1c>
}
8000298c:	2f fd       	sub	sp,-4
8000298e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002992:	00 00       	add	r0,r0
80002994:	80 00       	ld.sh	r0,r0[0x0]
80002996:	35 78       	mov	r8,87

80002998 <_ZN4UART4initEPN13Configuration12s_UARTConfigE>:


// Initializes the USART registers.
// Returns zero if specified baud rate cannot be achieved.
bool UART::init( Configuration::s_UARTConfig* thisUARTConfig_ ) {
80002998:	eb cd 40 80 	pushm	r7,lr
8000299c:	1a 97       	mov	r7,sp
8000299e:	20 6d       	sub	sp,24
800029a0:	ef 4c ff ec 	st.w	r7[-20],r12
800029a4:	ef 4b ff e8 	st.w	r7[-24],r11
	thisUARTConfig = thisUARTConfig_;
800029a8:	ee f8 ff ec 	ld.w	r8,r7[-20]
800029ac:	ee f9 ff e8 	ld.w	r9,r7[-24]
800029b0:	91 09       	st.w	r8[0x0],r9
	
	// Reset previous configuration
	cleanUp();
800029b2:	ee fc ff ec 	ld.w	r12,r7[-20]
800029b6:	f0 1f 00 d6 	mcall	80002d0c <_ZN4UART4initEPN13Configuration12s_UARTConfigE+0x374>
	
	// Initialization code taken from http://asf.atmel.com/docs/latest/avr32.drivers.intc.example.evk1101/html/group__group__avr32__drivers__usart.html#gaf8b81384234af455b491c44447d896f1
	
	// Calculate Baudrate Prescaler
	unsigned int over = ( Configuration::PBACLK >= 16 * thisUARTConfig->baudRate ) ? 16 : 8;
800029ba:	ee f8 ff ec 	ld.w	r8,r7[-20]
800029be:	70 08       	ld.w	r8,r8[0x0]
800029c0:	70 18       	ld.w	r8,r8[0x4]
800029c2:	f0 09 15 04 	lsl	r9,r8,0x4
800029c6:	fe f8 03 4a 	ld.w	r8,pc[842]
800029ca:	70 08       	ld.w	r8,r8[0x0]
800029cc:	10 39       	cp.w	r9,r8
800029ce:	e0 8b 00 04 	brhi	800029d6 <_ZN4UART4initEPN13Configuration12s_UARTConfigE+0x3e>
800029d2:	31 08       	mov	r8,16
800029d4:	c0 28       	rjmp	800029d8 <_ZN4UART4initEPN13Configuration12s_UARTConfigE+0x40>
800029d6:	30 88       	mov	r8,8
800029d8:	ef 48 ff f0 	st.w	r7[-16],r8
	unsigned int cd_fp = (( 1 << 3 ) * Configuration::PBACLK + ( over * thisUARTConfig->baudRate ) / 2 ) / ( over * thisUARTConfig->baudRate );
800029dc:	fe f8 03 34 	ld.w	r8,pc[820]
800029e0:	70 08       	ld.w	r8,r8[0x0]
800029e2:	f0 09 15 03 	lsl	r9,r8,0x3
800029e6:	ee f8 ff ec 	ld.w	r8,r7[-20]
800029ea:	70 08       	ld.w	r8,r8[0x0]
800029ec:	70 1a       	ld.w	r10,r8[0x4]
800029ee:	ee f8 ff f0 	ld.w	r8,r7[-16]
800029f2:	f4 08 02 48 	mul	r8,r10,r8
800029f6:	a1 98       	lsr	r8,0x1
800029f8:	f2 08 00 08 	add	r8,r9,r8
800029fc:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002a00:	72 09       	ld.w	r9,r9[0x0]
80002a02:	72 1a       	ld.w	r10,r9[0x4]
80002a04:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002a08:	f4 09 02 49 	mul	r9,r10,r9
80002a0c:	f0 09 0d 08 	divu	r8,r8,r9
80002a10:	ef 48 ff f4 	st.w	r7[-12],r8
	unsigned int cd = cd_fp >> 3;
80002a14:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002a18:	a3 98       	lsr	r8,0x3
80002a1a:	ef 48 ff f8 	st.w	r7[-8],r8
	unsigned int fp = cd_fp & (( 1 << 3 ) - 1 );
80002a1e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002a22:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80002a26:	ef 48 ff fc 	st.w	r7[-4],r8

	if( cd < 1 || cd > ( 1 << 16 ) - 1 ) {
80002a2a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a2e:	58 08       	cp.w	r8,0
80002a30:	c0 70       	breq	80002a3e <_ZN4UART4initEPN13Configuration12s_UARTConfigE+0xa6>
80002a32:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a36:	e0 48 ff ff 	cp.w	r8,65535
80002a3a:	e0 88 00 04 	brls	80002a42 <_ZN4UART4initEPN13Configuration12s_UARTConfigE+0xaa>
		return false;
80002a3e:	30 08       	mov	r8,0
80002a40:	c6 29       	rjmp	80002d04 <_ZN4UART4initEPN13Configuration12s_UARTConfigE+0x36c>
	}

	//thisUARTConfig->usart->MR.sync = 0; // Async mode
	CLEAR_BIT( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 8 );
80002a42:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002a46:	70 08       	ld.w	r8,r8[0x0]
80002a48:	70 08       	ld.w	r8,r8[0x0]
80002a4a:	2f c8       	sub	r8,-4
80002a4c:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002a50:	72 09       	ld.w	r9,r9[0x0]
80002a52:	72 09       	ld.w	r9,r9[0x0]
80002a54:	2f c9       	sub	r9,-4
80002a56:	72 09       	ld.w	r9,r9[0x0]
80002a58:	a9 c9       	cbr	r9,0x8
80002a5a:	91 09       	st.w	r8[0x0],r9
	//thisUARTConfig->usart->MR.usclks = 0; // use CLK_USART (peripheral clock)
	CLEAR_BIT( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 5 );
80002a5c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002a60:	70 08       	ld.w	r8,r8[0x0]
80002a62:	70 08       	ld.w	r8,r8[0x0]
80002a64:	2f c8       	sub	r8,-4
80002a66:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002a6a:	72 09       	ld.w	r9,r9[0x0]
80002a6c:	72 09       	ld.w	r9,r9[0x0]
80002a6e:	2f c9       	sub	r9,-4
80002a70:	72 09       	ld.w	r9,r9[0x0]
80002a72:	a5 d9       	cbr	r9,0x5
80002a74:	91 09       	st.w	r8[0x0],r9
	CLEAR_BIT( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 4 );
80002a76:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002a7a:	70 08       	ld.w	r8,r8[0x0]
80002a7c:	70 08       	ld.w	r8,r8[0x0]
80002a7e:	2f c8       	sub	r8,-4
80002a80:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002a84:	72 09       	ld.w	r9,r9[0x0]
80002a86:	72 09       	ld.w	r9,r9[0x0]
80002a88:	2f c9       	sub	r9,-4
80002a8a:	72 09       	ld.w	r9,r9[0x0]
80002a8c:	a5 c9       	cbr	r9,0x4
80002a8e:	91 09       	st.w	r8[0x0],r9
	//thisUARTConfig->usart->MR.over = ( over == 8 ); // oversampling: 1 -> 8 times, 0 -> 16 times
	if( over == 8 ) {
80002a90:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002a94:	58 88       	cp.w	r8,8
80002a96:	c0 f1       	brne	80002ab4 <_ZN4UART4initEPN13Configuration12s_UARTConfigE+0x11c>
		SET_BIT( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 19 );
80002a98:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002a9c:	70 08       	ld.w	r8,r8[0x0]
80002a9e:	70 08       	ld.w	r8,r8[0x0]
80002aa0:	2f c8       	sub	r8,-4
80002aa2:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002aa6:	72 09       	ld.w	r9,r9[0x0]
80002aa8:	72 09       	ld.w	r9,r9[0x0]
80002aaa:	2f c9       	sub	r9,-4
80002aac:	72 09       	ld.w	r9,r9[0x0]
80002aae:	b3 b9       	sbr	r9,0x13
80002ab0:	91 09       	st.w	r8[0x0],r9
80002ab2:	c0 e8       	rjmp	80002ace <_ZN4UART4initEPN13Configuration12s_UARTConfigE+0x136>
	} else {
		CLEAR_BIT( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 19 );
80002ab4:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002ab8:	70 08       	ld.w	r8,r8[0x0]
80002aba:	70 08       	ld.w	r8,r8[0x0]
80002abc:	2f c8       	sub	r8,-4
80002abe:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002ac2:	72 09       	ld.w	r9,r9[0x0]
80002ac4:	72 09       	ld.w	r9,r9[0x0]
80002ac6:	2f c9       	sub	r9,-4
80002ac8:	72 09       	ld.w	r9,r9[0x0]
80002aca:	b3 d9       	cbr	r9,0x13
80002acc:	91 09       	st.w	r8[0x0],r9
	}

	//thisUARTConfig->usart->BRGR.cd = cd; // Baudrate generator config
	CLEAR_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_BRGR ), 0xFFFF );
80002ace:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002ad2:	70 08       	ld.w	r8,r8[0x0]
80002ad4:	70 08       	ld.w	r8,r8[0x0]
80002ad6:	2e 08       	sub	r8,-32
80002ad8:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002adc:	72 09       	ld.w	r9,r9[0x0]
80002ade:	72 09       	ld.w	r9,r9[0x0]
80002ae0:	2e 09       	sub	r9,-32
80002ae2:	72 09       	ld.w	r9,r9[0x0]
80002ae4:	e0 19 00 00 	andl	r9,0x0
80002ae8:	91 09       	st.w	r8[0x0],r9
	SET_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_BRGR ), cd & 0xFFFF );
80002aea:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002aee:	70 08       	ld.w	r8,r8[0x0]
80002af0:	70 08       	ld.w	r8,r8[0x0]
80002af2:	2e 08       	sub	r8,-32
80002af4:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002af8:	72 09       	ld.w	r9,r9[0x0]
80002afa:	72 09       	ld.w	r9,r9[0x0]
80002afc:	2e 09       	sub	r9,-32
80002afe:	72 0a       	ld.w	r10,r9[0x0]
80002b00:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002b04:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80002b08:	f5 e9 10 09 	or	r9,r10,r9
80002b0c:	91 09       	st.w	r8[0x0],r9
	//thisUARTConfig->usart->BRGR.fp = fp; // Baudrate generator config
	CLEAR_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_BRGR ), 0x07 << 16 );
80002b0e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002b12:	70 08       	ld.w	r8,r8[0x0]
80002b14:	70 08       	ld.w	r8,r8[0x0]
80002b16:	2e 08       	sub	r8,-32
80002b18:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002b1c:	72 09       	ld.w	r9,r9[0x0]
80002b1e:	72 09       	ld.w	r9,r9[0x0]
80002b20:	2e 09       	sub	r9,-32
80002b22:	72 09       	ld.w	r9,r9[0x0]
80002b24:	e4 19 ff f8 	andh	r9,0xfff8
80002b28:	91 09       	st.w	r8[0x0],r9
	SET_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_BRGR ), ( fp & 0x07 ) << 16 );
80002b2a:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002b2e:	70 08       	ld.w	r8,r8[0x0]
80002b30:	70 08       	ld.w	r8,r8[0x0]
80002b32:	2e 08       	sub	r8,-32
80002b34:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002b38:	72 09       	ld.w	r9,r9[0x0]
80002b3a:	72 09       	ld.w	r9,r9[0x0]
80002b3c:	2e 09       	sub	r9,-32
80002b3e:	72 0a       	ld.w	r10,r9[0x0]
80002b40:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002b44:	f3 d9 c0 03 	bfextu	r9,r9,0x0,0x3
80002b48:	b1 69       	lsl	r9,0x10
80002b4a:	f5 e9 10 09 	or	r9,r10,r9
80002b4e:	91 09       	st.w	r8[0x0],r9
	
	
	
	if( thisUARTConfig->charlength == 9 ) {
80002b50:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002b54:	70 08       	ld.w	r8,r8[0x0]
80002b56:	f1 39 00 08 	ld.ub	r9,r8[8]
80002b5a:	30 98       	mov	r8,9
80002b5c:	f0 09 18 00 	cp.b	r9,r8
80002b60:	c0 f1       	brne	80002b7e <_ZN4UART4initEPN13Configuration12s_UARTConfigE+0x1e6>
		// Character length set to 9 bits. MODE9 dominates CHRL.
		//thisUARTConfig->usart->MR.mode9 = 1;
		SET_BIT( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 17 );
80002b62:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002b66:	70 08       	ld.w	r8,r8[0x0]
80002b68:	70 08       	ld.w	r8,r8[0x0]
80002b6a:	2f c8       	sub	r8,-4
80002b6c:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002b70:	72 09       	ld.w	r9,r9[0x0]
80002b72:	72 09       	ld.w	r9,r9[0x0]
80002b74:	2f c9       	sub	r9,-4
80002b76:	72 09       	ld.w	r9,r9[0x0]
80002b78:	b1 b9       	sbr	r9,0x11
80002b7a:	91 09       	st.w	r8[0x0],r9
80002b7c:	c3 38       	rjmp	80002be2 <_ZN4UART4initEPN13Configuration12s_UARTConfigE+0x24a>
	} else {
		// CHRL gives the character length (- 5) when MODE9 = 0.
		//thisUARTConfig->usart->MR.mode9 = 0;
		CLEAR_BIT( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 17 );
80002b7e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002b82:	70 08       	ld.w	r8,r8[0x0]
80002b84:	70 08       	ld.w	r8,r8[0x0]
80002b86:	2f c8       	sub	r8,-4
80002b88:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002b8c:	72 09       	ld.w	r9,r9[0x0]
80002b8e:	72 09       	ld.w	r9,r9[0x0]
80002b90:	2f c9       	sub	r9,-4
80002b92:	72 09       	ld.w	r9,r9[0x0]
80002b94:	b1 d9       	cbr	r9,0x11
80002b96:	91 09       	st.w	r8[0x0],r9
		//thisUARTConfig->usart->MR.chrl = thisUARTConfig->charlength - 5;
		CLEAR_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 0x03 << 6 );
80002b98:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002b9c:	70 08       	ld.w	r8,r8[0x0]
80002b9e:	70 08       	ld.w	r8,r8[0x0]
80002ba0:	2f c8       	sub	r8,-4
80002ba2:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002ba6:	72 09       	ld.w	r9,r9[0x0]
80002ba8:	72 09       	ld.w	r9,r9[0x0]
80002baa:	2f c9       	sub	r9,-4
80002bac:	72 09       	ld.w	r9,r9[0x0]
80002bae:	e0 19 ff 3f 	andl	r9,0xff3f
80002bb2:	91 09       	st.w	r8[0x0],r9
		SET_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), (( thisUARTConfig->charlength - 5 ) & 0x03 ) << 6 );
80002bb4:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002bb8:	70 08       	ld.w	r8,r8[0x0]
80002bba:	70 08       	ld.w	r8,r8[0x0]
80002bbc:	2f c8       	sub	r8,-4
80002bbe:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002bc2:	72 09       	ld.w	r9,r9[0x0]
80002bc4:	72 09       	ld.w	r9,r9[0x0]
80002bc6:	2f c9       	sub	r9,-4
80002bc8:	72 0a       	ld.w	r10,r9[0x0]
80002bca:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002bce:	72 09       	ld.w	r9,r9[0x0]
80002bd0:	f3 39 00 08 	ld.ub	r9,r9[8]
80002bd4:	20 59       	sub	r9,5
80002bd6:	a7 69       	lsl	r9,0x6
80002bd8:	f3 d9 c0 08 	bfextu	r9,r9,0x0,0x8
80002bdc:	f5 e9 10 09 	or	r9,r10,r9
80002be0:	91 09       	st.w	r8[0x0],r9
	}

	//thisUARTConfig->usart->MR.par = thisUARTConfig->paritytype;
	CLEAR_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 0x07 << 9 );
80002be2:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002be6:	70 08       	ld.w	r8,r8[0x0]
80002be8:	70 08       	ld.w	r8,r8[0x0]
80002bea:	2f c8       	sub	r8,-4
80002bec:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002bf0:	72 09       	ld.w	r9,r9[0x0]
80002bf2:	72 09       	ld.w	r9,r9[0x0]
80002bf4:	2f c9       	sub	r9,-4
80002bf6:	72 09       	ld.w	r9,r9[0x0]
80002bf8:	e0 19 f1 ff 	andl	r9,0xf1ff
80002bfc:	91 09       	st.w	r8[0x0],r9
	SET_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), ( thisUARTConfig->paritytype & 0x07 ) << 9 );
80002bfe:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002c02:	70 08       	ld.w	r8,r8[0x0]
80002c04:	70 08       	ld.w	r8,r8[0x0]
80002c06:	2f c8       	sub	r8,-4
80002c08:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002c0c:	72 09       	ld.w	r9,r9[0x0]
80002c0e:	72 09       	ld.w	r9,r9[0x0]
80002c10:	2f c9       	sub	r9,-4
80002c12:	72 0a       	ld.w	r10,r9[0x0]
80002c14:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002c18:	72 09       	ld.w	r9,r9[0x0]
80002c1a:	f3 39 00 09 	ld.ub	r9,r9[9]
80002c1e:	f3 d9 c0 03 	bfextu	r9,r9,0x0,0x3
80002c22:	a9 79       	lsl	r9,0x9
80002c24:	f5 e9 10 09 	or	r9,r10,r9
80002c28:	91 09       	st.w	r8[0x0],r9
	//thisUARTConfig->usart->MR.chmode = thisUARTConfig->channelmode;
	CLEAR_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 0x03 << 14 );
80002c2a:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002c2e:	70 08       	ld.w	r8,r8[0x0]
80002c30:	70 08       	ld.w	r8,r8[0x0]
80002c32:	2f c8       	sub	r8,-4
80002c34:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002c38:	72 09       	ld.w	r9,r9[0x0]
80002c3a:	72 09       	ld.w	r9,r9[0x0]
80002c3c:	2f c9       	sub	r9,-4
80002c3e:	72 09       	ld.w	r9,r9[0x0]
80002c40:	e0 19 3f ff 	andl	r9,0x3fff
80002c44:	91 09       	st.w	r8[0x0],r9
	SET_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), ( thisUARTConfig->channelmode & 0x03 ) << 14 );
80002c46:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002c4a:	70 08       	ld.w	r8,r8[0x0]
80002c4c:	70 08       	ld.w	r8,r8[0x0]
80002c4e:	2f c8       	sub	r8,-4
80002c50:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002c54:	72 09       	ld.w	r9,r9[0x0]
80002c56:	72 09       	ld.w	r9,r9[0x0]
80002c58:	2f c9       	sub	r9,-4
80002c5a:	72 0a       	ld.w	r10,r9[0x0]
80002c5c:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002c60:	72 09       	ld.w	r9,r9[0x0]
80002c62:	f3 39 00 0a 	ld.ub	r9,r9[10]
80002c66:	af 69       	lsl	r9,0xe
80002c68:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80002c6c:	f5 e9 10 09 	or	r9,r10,r9
80002c70:	91 09       	st.w	r8[0x0],r9

	// Insert 1 (stopbits=0), 1.5 (stopbits=1) or 2 (stopbits=2) stop bits.
	//thisUARTConfig->usart->MR.nbstop = thisUARTConfig->stopbits;
	CLEAR_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 0x03 << 12 );
80002c72:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002c76:	70 08       	ld.w	r8,r8[0x0]
80002c78:	70 08       	ld.w	r8,r8[0x0]
80002c7a:	2f c8       	sub	r8,-4
80002c7c:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002c80:	72 09       	ld.w	r9,r9[0x0]
80002c82:	72 09       	ld.w	r9,r9[0x0]
80002c84:	2f c9       	sub	r9,-4
80002c86:	72 09       	ld.w	r9,r9[0x0]
80002c88:	e0 19 cf ff 	andl	r9,0xcfff
80002c8c:	91 09       	st.w	r8[0x0],r9
	SET_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), ( thisUARTConfig->stopbits & 0x03 ) << 12 );
80002c8e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002c92:	70 08       	ld.w	r8,r8[0x0]
80002c94:	70 08       	ld.w	r8,r8[0x0]
80002c96:	2f c8       	sub	r8,-4
80002c98:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002c9c:	72 09       	ld.w	r9,r9[0x0]
80002c9e:	72 09       	ld.w	r9,r9[0x0]
80002ca0:	2f c9       	sub	r9,-4
80002ca2:	72 0a       	ld.w	r10,r9[0x0]
80002ca4:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002ca8:	72 09       	ld.w	r9,r9[0x0]
80002caa:	f3 39 00 0b 	ld.ub	r9,r9[11]
80002cae:	f3 d9 c0 02 	bfextu	r9,r9,0x0,0x2
80002cb2:	ad 69       	lsl	r9,0xc
80002cb4:	f5 e9 10 09 	or	r9,r10,r9
80002cb8:	91 09       	st.w	r8[0x0],r9
	
	// Set normal mode.
	//thisUARTConfig->usart->MR.mode = 0;
	CLEAR_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ), 0x0F );
80002cba:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002cbe:	70 08       	ld.w	r8,r8[0x0]
80002cc0:	70 08       	ld.w	r8,r8[0x0]
80002cc2:	2f c8       	sub	r8,-4
80002cc4:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002cc8:	72 09       	ld.w	r9,r9[0x0]
80002cca:	72 09       	ld.w	r9,r9[0x0]
80002ccc:	2f c9       	sub	r9,-4
80002cce:	72 09       	ld.w	r9,r9[0x0]
80002cd0:	e0 19 ff f0 	andl	r9,0xfff0
80002cd4:	91 09       	st.w	r8[0x0],r9

	// Setup complete; enable communication.
	// Enable input and output.
	//thisUARTConfig->usart->CR.rxen = 1;
	SET_BIT( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_CR ), 4 );
80002cd6:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002cda:	70 08       	ld.w	r8,r8[0x0]
80002cdc:	70 08       	ld.w	r8,r8[0x0]
80002cde:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002ce2:	72 09       	ld.w	r9,r9[0x0]
80002ce4:	72 09       	ld.w	r9,r9[0x0]
80002ce6:	72 09       	ld.w	r9,r9[0x0]
80002ce8:	a5 a9       	sbr	r9,0x4
80002cea:	91 09       	st.w	r8[0x0],r9
	//thisUARTConfig->usart->CR.txen = 1;
	SET_BIT( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_CR ), 6 );
80002cec:	ee f8 ff ec 	ld.w	r8,r7[-20]
80002cf0:	70 08       	ld.w	r8,r8[0x0]
80002cf2:	70 08       	ld.w	r8,r8[0x0]
80002cf4:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002cf8:	72 09       	ld.w	r9,r9[0x0]
80002cfa:	72 09       	ld.w	r9,r9[0x0]
80002cfc:	72 09       	ld.w	r9,r9[0x0]
80002cfe:	a7 a9       	sbr	r9,0x6
80002d00:	91 09       	st.w	r8[0x0],r9
	
	return true;
80002d02:	30 18       	mov	r8,1
}
80002d04:	10 9c       	mov	r12,r8
80002d06:	2f ad       	sub	sp,-24
80002d08:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d0c:	80 00       	ld.sh	r0,r0[0x0]
80002d0e:	35 78       	mov	r8,87
80002d10:	00 00       	add	r0,r0
80002d12:	06 1c       	sub	r12,r3

80002d14 <_ZN4UART19enableInPinSelectorEb>:


bool UART::enableInPinSelector( bool enabled ) {
80002d14:	eb cd 40 80 	pushm	r7,lr
80002d18:	1a 97       	mov	r7,sp
80002d1a:	20 2d       	sub	sp,8
80002d1c:	ef 4c ff fc 	st.w	r7[-4],r12
80002d20:	16 98       	mov	r8,r11
80002d22:	ef 68 ff f8 	st.b	r7[-8],r8
	if( thisUARTConfig == 0 ) {
80002d26:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d2a:	70 08       	ld.w	r8,r8[0x0]
80002d2c:	58 08       	cp.w	r8,0
80002d2e:	c0 41       	brne	80002d36 <_ZN4UART19enableInPinSelectorEb+0x22>
		return false;
80002d30:	30 08       	mov	r8,0
80002d32:	e0 8f 03 21 	bral	80003374 <_ZN4UART19enableInPinSelectorEb+0x660>
	}
	
	if( enabled ) {
80002d36:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80002d3a:	30 08       	mov	r8,0
80002d3c:	f0 09 18 00 	cp.b	r9,r8
80002d40:	e0 80 01 f4 	breq	80003128 <_ZN4UART19enableInPinSelectorEb+0x414>
		// Pin is controlled by function, not by GPIO
		//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->RX_GPIO_port].gper, thisUARTConfig->RX_GPIO_pin );
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->RX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_GPER ), thisUARTConfig->RX_GPIO_pin );
80002d44:	fe f8 06 38 	ld.w	r8,pc[1592]
80002d48:	70 08       	ld.w	r8,r8[0x0]
80002d4a:	10 99       	mov	r9,r8
80002d4c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d50:	70 08       	ld.w	r8,r8[0x0]
80002d52:	f1 38 00 0c 	ld.ub	r8,r8[12]
80002d56:	a9 68       	lsl	r8,0x8
80002d58:	f2 08 00 08 	add	r8,r9,r8
80002d5c:	fe f9 06 20 	ld.w	r9,pc[1568]
80002d60:	72 09       	ld.w	r9,r9[0x0]
80002d62:	12 9a       	mov	r10,r9
80002d64:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002d68:	72 09       	ld.w	r9,r9[0x0]
80002d6a:	f3 39 00 0c 	ld.ub	r9,r9[12]
80002d6e:	a9 69       	lsl	r9,0x8
80002d70:	f4 09 00 09 	add	r9,r10,r9
80002d74:	72 0a       	ld.w	r10,r9[0x0]
80002d76:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002d7a:	72 09       	ld.w	r9,r9[0x0]
80002d7c:	f3 39 00 0d 	ld.ub	r9,r9[13]
80002d80:	30 1b       	mov	r11,1
80002d82:	f6 09 09 49 	lsl	r9,r11,r9
80002d86:	5c d9       	com	r9
80002d88:	f5 e9 00 09 	and	r9,r10,r9
80002d8c:	91 09       	st.w	r8[0x0],r9
		//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->TX_GPIO_port].gper, thisUARTConfig->TX_GPIO_pin );
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->TX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_GPER ), thisUARTConfig->TX_GPIO_pin );
80002d8e:	fe f8 05 ee 	ld.w	r8,pc[1518]
80002d92:	70 08       	ld.w	r8,r8[0x0]
80002d94:	10 99       	mov	r9,r8
80002d96:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d9a:	70 08       	ld.w	r8,r8[0x0]
80002d9c:	f1 38 00 0f 	ld.ub	r8,r8[15]
80002da0:	a9 68       	lsl	r8,0x8
80002da2:	f2 08 00 08 	add	r8,r9,r8
80002da6:	fe f9 05 d6 	ld.w	r9,pc[1494]
80002daa:	72 09       	ld.w	r9,r9[0x0]
80002dac:	12 9a       	mov	r10,r9
80002dae:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002db2:	72 09       	ld.w	r9,r9[0x0]
80002db4:	f3 39 00 0f 	ld.ub	r9,r9[15]
80002db8:	a9 69       	lsl	r9,0x8
80002dba:	f4 09 00 09 	add	r9,r10,r9
80002dbe:	72 0a       	ld.w	r10,r9[0x0]
80002dc0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002dc4:	72 09       	ld.w	r9,r9[0x0]
80002dc6:	f3 39 00 10 	ld.ub	r9,r9[16]
80002dca:	30 1b       	mov	r11,1
80002dcc:	f6 09 09 49 	lsl	r9,r11,r9
80002dd0:	5c d9       	com	r9
80002dd2:	f5 e9 00 09 	and	r9,r10,r9
80002dd6:	91 09       	st.w	r8[0x0],r9
		
		// TX Pin is driven, RX Pin is not driven
		//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->RX_GPIO_port].oder, thisUARTConfig->RX_GPIO_pin );
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->RX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_ODER ), thisUARTConfig->RX_GPIO_pin );
80002dd8:	fe f8 05 a4 	ld.w	r8,pc[1444]
80002ddc:	70 09       	ld.w	r9,r8[0x0]
80002dde:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002de2:	70 08       	ld.w	r8,r8[0x0]
80002de4:	f1 38 00 0c 	ld.ub	r8,r8[12]
80002de8:	a3 68       	lsl	r8,0x2
80002dea:	2f f8       	sub	r8,-1
80002dec:	a7 68       	lsl	r8,0x6
80002dee:	f2 08 00 08 	add	r8,r9,r8
80002df2:	fe f9 05 8a 	ld.w	r9,pc[1418]
80002df6:	72 0a       	ld.w	r10,r9[0x0]
80002df8:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002dfc:	72 09       	ld.w	r9,r9[0x0]
80002dfe:	f3 39 00 0c 	ld.ub	r9,r9[12]
80002e02:	a3 69       	lsl	r9,0x2
80002e04:	2f f9       	sub	r9,-1
80002e06:	a7 69       	lsl	r9,0x6
80002e08:	f4 09 00 09 	add	r9,r10,r9
80002e0c:	72 0a       	ld.w	r10,r9[0x0]
80002e0e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002e12:	72 09       	ld.w	r9,r9[0x0]
80002e14:	f3 39 00 0d 	ld.ub	r9,r9[13]
80002e18:	30 1b       	mov	r11,1
80002e1a:	f6 09 09 49 	lsl	r9,r11,r9
80002e1e:	5c d9       	com	r9
80002e20:	f5 e9 00 09 	and	r9,r10,r9
80002e24:	91 09       	st.w	r8[0x0],r9
		//SET_BIT( AVR32_GPIO.port[thisUARTConfig->TX_GPIO_port].oder, thisUARTConfig->TX_GPIO_pin );
		SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->TX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_ODER ), thisUARTConfig->TX_GPIO_pin );
80002e26:	fe f8 05 56 	ld.w	r8,pc[1366]
80002e2a:	70 09       	ld.w	r9,r8[0x0]
80002e2c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e30:	70 08       	ld.w	r8,r8[0x0]
80002e32:	f1 38 00 0f 	ld.ub	r8,r8[15]
80002e36:	a3 68       	lsl	r8,0x2
80002e38:	2f f8       	sub	r8,-1
80002e3a:	a7 68       	lsl	r8,0x6
80002e3c:	f2 08 00 08 	add	r8,r9,r8
80002e40:	fe f9 05 3c 	ld.w	r9,pc[1340]
80002e44:	72 0a       	ld.w	r10,r9[0x0]
80002e46:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002e4a:	72 09       	ld.w	r9,r9[0x0]
80002e4c:	f3 39 00 0f 	ld.ub	r9,r9[15]
80002e50:	a3 69       	lsl	r9,0x2
80002e52:	2f f9       	sub	r9,-1
80002e54:	a7 69       	lsl	r9,0x6
80002e56:	f4 09 00 09 	add	r9,r10,r9
80002e5a:	72 0a       	ld.w	r10,r9[0x0]
80002e5c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002e60:	72 09       	ld.w	r9,r9[0x0]
80002e62:	f3 39 00 10 	ld.ub	r9,r9[16]
80002e66:	30 1b       	mov	r11,1
80002e68:	f6 09 09 49 	lsl	r9,r11,r9
80002e6c:	f5 e9 10 09 	or	r9,r10,r9
80002e70:	91 09       	st.w	r8[0x0],r9
		
		// Select function
		if( BIT_IS_SET( thisUARTConfig->RX_GPIO_multiplexRegisterValue, 1 )) {
80002e72:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e76:	70 08       	ld.w	r8,r8[0x0]
80002e78:	f1 38 00 0e 	ld.ub	r8,r8[14]
80002e7c:	e2 18 00 02 	andl	r8,0x2,COH
80002e80:	c2 80       	breq	80002ed0 <_ZN4UART19enableInPinSelectorEb+0x1bc>
			//SET_BIT( AVR32_GPIO.port[thisUARTConfig->RX_GPIO_port].pmr1, thisUARTConfig->RX_GPIO_pin );
			SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->RX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR1 ), thisUARTConfig->RX_GPIO_pin );
80002e82:	fe f8 04 fa 	ld.w	r8,pc[1274]
80002e86:	70 09       	ld.w	r9,r8[0x0]
80002e88:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e8c:	70 08       	ld.w	r8,r8[0x0]
80002e8e:	f1 38 00 0c 	ld.ub	r8,r8[12]
80002e92:	a3 78       	lsl	r8,0x3
80002e94:	2f f8       	sub	r8,-1
80002e96:	a5 78       	lsl	r8,0x5
80002e98:	f2 08 00 08 	add	r8,r9,r8
80002e9c:	fe f9 04 e0 	ld.w	r9,pc[1248]
80002ea0:	72 0a       	ld.w	r10,r9[0x0]
80002ea2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002ea6:	72 09       	ld.w	r9,r9[0x0]
80002ea8:	f3 39 00 0c 	ld.ub	r9,r9[12]
80002eac:	a3 79       	lsl	r9,0x3
80002eae:	2f f9       	sub	r9,-1
80002eb0:	a5 79       	lsl	r9,0x5
80002eb2:	f4 09 00 09 	add	r9,r10,r9
80002eb6:	72 0a       	ld.w	r10,r9[0x0]
80002eb8:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002ebc:	72 09       	ld.w	r9,r9[0x0]
80002ebe:	f3 39 00 0d 	ld.ub	r9,r9[13]
80002ec2:	30 1b       	mov	r11,1
80002ec4:	f6 09 09 49 	lsl	r9,r11,r9
80002ec8:	f5 e9 10 09 	or	r9,r10,r9
80002ecc:	91 09       	st.w	r8[0x0],r9
80002ece:	c2 88       	rjmp	80002f1e <_ZN4UART19enableInPinSelectorEb+0x20a>
		} else {
			//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->RX_GPIO_port].pmr1, thisUARTConfig->RX_GPIO_pin );
			CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->RX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR1 ), thisUARTConfig->RX_GPIO_pin );
80002ed0:	fe f8 04 ac 	ld.w	r8,pc[1196]
80002ed4:	70 09       	ld.w	r9,r8[0x0]
80002ed6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002eda:	70 08       	ld.w	r8,r8[0x0]
80002edc:	f1 38 00 0c 	ld.ub	r8,r8[12]
80002ee0:	a3 78       	lsl	r8,0x3
80002ee2:	2f f8       	sub	r8,-1
80002ee4:	a5 78       	lsl	r8,0x5
80002ee6:	f2 08 00 08 	add	r8,r9,r8
80002eea:	fe f9 04 92 	ld.w	r9,pc[1170]
80002eee:	72 0a       	ld.w	r10,r9[0x0]
80002ef0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002ef4:	72 09       	ld.w	r9,r9[0x0]
80002ef6:	f3 39 00 0c 	ld.ub	r9,r9[12]
80002efa:	a3 79       	lsl	r9,0x3
80002efc:	2f f9       	sub	r9,-1
80002efe:	a5 79       	lsl	r9,0x5
80002f00:	f4 09 00 09 	add	r9,r10,r9
80002f04:	72 0a       	ld.w	r10,r9[0x0]
80002f06:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002f0a:	72 09       	ld.w	r9,r9[0x0]
80002f0c:	f3 39 00 0d 	ld.ub	r9,r9[13]
80002f10:	30 1b       	mov	r11,1
80002f12:	f6 09 09 49 	lsl	r9,r11,r9
80002f16:	5c d9       	com	r9
80002f18:	f5 e9 00 09 	and	r9,r10,r9
80002f1c:	91 09       	st.w	r8[0x0],r9
		}
		
		// Select function
		if( BIT_IS_SET( thisUARTConfig->RX_GPIO_multiplexRegisterValue, 0 )) {
80002f1e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f22:	70 08       	ld.w	r8,r8[0x0]
80002f24:	f1 38 00 0e 	ld.ub	r8,r8[14]
80002f28:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002f2c:	5c 58       	castu.b	r8
80002f2e:	c2 80       	breq	80002f7e <_ZN4UART19enableInPinSelectorEb+0x26a>
			//SET_BIT( AVR32_GPIO.port[thisUARTConfig->RX_GPIO_port].pmr0, thisUARTConfig->RX_GPIO_pin );
			SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->RX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR0 ), thisUARTConfig->RX_GPIO_pin );
80002f30:	fe f8 04 4c 	ld.w	r8,pc[1100]
80002f34:	70 09       	ld.w	r9,r8[0x0]
80002f36:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f3a:	70 08       	ld.w	r8,r8[0x0]
80002f3c:	f1 38 00 0c 	ld.ub	r8,r8[12]
80002f40:	a5 68       	lsl	r8,0x4
80002f42:	2f f8       	sub	r8,-1
80002f44:	a5 68       	lsl	r8,0x4
80002f46:	f2 08 00 08 	add	r8,r9,r8
80002f4a:	fe f9 04 32 	ld.w	r9,pc[1074]
80002f4e:	72 0a       	ld.w	r10,r9[0x0]
80002f50:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002f54:	72 09       	ld.w	r9,r9[0x0]
80002f56:	f3 39 00 0c 	ld.ub	r9,r9[12]
80002f5a:	a5 69       	lsl	r9,0x4
80002f5c:	2f f9       	sub	r9,-1
80002f5e:	a5 69       	lsl	r9,0x4
80002f60:	f4 09 00 09 	add	r9,r10,r9
80002f64:	72 0a       	ld.w	r10,r9[0x0]
80002f66:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002f6a:	72 09       	ld.w	r9,r9[0x0]
80002f6c:	f3 39 00 0d 	ld.ub	r9,r9[13]
80002f70:	30 1b       	mov	r11,1
80002f72:	f6 09 09 49 	lsl	r9,r11,r9
80002f76:	f5 e9 10 09 	or	r9,r10,r9
80002f7a:	91 09       	st.w	r8[0x0],r9
80002f7c:	c2 88       	rjmp	80002fcc <_ZN4UART19enableInPinSelectorEb+0x2b8>
		} else {
			//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->RX_GPIO_port].pmr0, thisUARTConfig->RX_GPIO_pin );
			CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->RX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR0 ), thisUARTConfig->RX_GPIO_pin );
80002f7e:	fe f8 03 fe 	ld.w	r8,pc[1022]
80002f82:	70 09       	ld.w	r9,r8[0x0]
80002f84:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f88:	70 08       	ld.w	r8,r8[0x0]
80002f8a:	f1 38 00 0c 	ld.ub	r8,r8[12]
80002f8e:	a5 68       	lsl	r8,0x4
80002f90:	2f f8       	sub	r8,-1
80002f92:	a5 68       	lsl	r8,0x4
80002f94:	f2 08 00 08 	add	r8,r9,r8
80002f98:	fe f9 03 e4 	ld.w	r9,pc[996]
80002f9c:	72 0a       	ld.w	r10,r9[0x0]
80002f9e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002fa2:	72 09       	ld.w	r9,r9[0x0]
80002fa4:	f3 39 00 0c 	ld.ub	r9,r9[12]
80002fa8:	a5 69       	lsl	r9,0x4
80002faa:	2f f9       	sub	r9,-1
80002fac:	a5 69       	lsl	r9,0x4
80002fae:	f4 09 00 09 	add	r9,r10,r9
80002fb2:	72 0a       	ld.w	r10,r9[0x0]
80002fb4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002fb8:	72 09       	ld.w	r9,r9[0x0]
80002fba:	f3 39 00 0d 	ld.ub	r9,r9[13]
80002fbe:	30 1b       	mov	r11,1
80002fc0:	f6 09 09 49 	lsl	r9,r11,r9
80002fc4:	5c d9       	com	r9
80002fc6:	f5 e9 00 09 	and	r9,r10,r9
80002fca:	91 09       	st.w	r8[0x0],r9
		}
	
		// Select function
		if( BIT_IS_SET( thisUARTConfig->TX_GPIO_multiplexRegisterValue, 1 )) {
80002fcc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002fd0:	70 08       	ld.w	r8,r8[0x0]
80002fd2:	f1 38 00 11 	ld.ub	r8,r8[17]
80002fd6:	e2 18 00 02 	andl	r8,0x2,COH
80002fda:	c2 80       	breq	8000302a <_ZN4UART19enableInPinSelectorEb+0x316>
			//SET_BIT( AVR32_GPIO.port[thisUARTConfig->TX_GPIO_port].pmr1, thisUARTConfig->TX_GPIO_pin );
			SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->TX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR1 ), thisUARTConfig->TX_GPIO_pin );
80002fdc:	fe f8 03 a0 	ld.w	r8,pc[928]
80002fe0:	70 09       	ld.w	r9,r8[0x0]
80002fe2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002fe6:	70 08       	ld.w	r8,r8[0x0]
80002fe8:	f1 38 00 0f 	ld.ub	r8,r8[15]
80002fec:	a3 78       	lsl	r8,0x3
80002fee:	2f f8       	sub	r8,-1
80002ff0:	a5 78       	lsl	r8,0x5
80002ff2:	f2 08 00 08 	add	r8,r9,r8
80002ff6:	fe f9 03 86 	ld.w	r9,pc[902]
80002ffa:	72 0a       	ld.w	r10,r9[0x0]
80002ffc:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003000:	72 09       	ld.w	r9,r9[0x0]
80003002:	f3 39 00 0f 	ld.ub	r9,r9[15]
80003006:	a3 79       	lsl	r9,0x3
80003008:	2f f9       	sub	r9,-1
8000300a:	a5 79       	lsl	r9,0x5
8000300c:	f4 09 00 09 	add	r9,r10,r9
80003010:	72 0a       	ld.w	r10,r9[0x0]
80003012:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003016:	72 09       	ld.w	r9,r9[0x0]
80003018:	f3 39 00 10 	ld.ub	r9,r9[16]
8000301c:	30 1b       	mov	r11,1
8000301e:	f6 09 09 49 	lsl	r9,r11,r9
80003022:	f5 e9 10 09 	or	r9,r10,r9
80003026:	91 09       	st.w	r8[0x0],r9
80003028:	c2 88       	rjmp	80003078 <_ZN4UART19enableInPinSelectorEb+0x364>
		} else {
			//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->TX_GPIO_port].pmr1, thisUARTConfig->TX_GPIO_pin );
			CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->TX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR1 ), thisUARTConfig->TX_GPIO_pin );
8000302a:	fe f8 03 52 	ld.w	r8,pc[850]
8000302e:	70 09       	ld.w	r9,r8[0x0]
80003030:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003034:	70 08       	ld.w	r8,r8[0x0]
80003036:	f1 38 00 0f 	ld.ub	r8,r8[15]
8000303a:	a3 78       	lsl	r8,0x3
8000303c:	2f f8       	sub	r8,-1
8000303e:	a5 78       	lsl	r8,0x5
80003040:	f2 08 00 08 	add	r8,r9,r8
80003044:	fe f9 03 38 	ld.w	r9,pc[824]
80003048:	72 0a       	ld.w	r10,r9[0x0]
8000304a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000304e:	72 09       	ld.w	r9,r9[0x0]
80003050:	f3 39 00 0f 	ld.ub	r9,r9[15]
80003054:	a3 79       	lsl	r9,0x3
80003056:	2f f9       	sub	r9,-1
80003058:	a5 79       	lsl	r9,0x5
8000305a:	f4 09 00 09 	add	r9,r10,r9
8000305e:	72 0a       	ld.w	r10,r9[0x0]
80003060:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003064:	72 09       	ld.w	r9,r9[0x0]
80003066:	f3 39 00 10 	ld.ub	r9,r9[16]
8000306a:	30 1b       	mov	r11,1
8000306c:	f6 09 09 49 	lsl	r9,r11,r9
80003070:	5c d9       	com	r9
80003072:	f5 e9 00 09 	and	r9,r10,r9
80003076:	91 09       	st.w	r8[0x0],r9
		}
	
		// Select function
		if( BIT_IS_SET( thisUARTConfig->TX_GPIO_multiplexRegisterValue, 0 )) {
80003078:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000307c:	70 08       	ld.w	r8,r8[0x0]
8000307e:	f1 38 00 11 	ld.ub	r8,r8[17]
80003082:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003086:	5c 58       	castu.b	r8
80003088:	c2 80       	breq	800030d8 <_ZN4UART19enableInPinSelectorEb+0x3c4>
			//SET_BIT( AVR32_GPIO.port[thisUARTConfig->TX_GPIO_port].pmr0, thisUARTConfig->TX_GPIO_pin );
			SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->TX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR0 ), thisUARTConfig->TX_GPIO_pin );
8000308a:	fe f8 02 f2 	ld.w	r8,pc[754]
8000308e:	70 09       	ld.w	r9,r8[0x0]
80003090:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003094:	70 08       	ld.w	r8,r8[0x0]
80003096:	f1 38 00 0f 	ld.ub	r8,r8[15]
8000309a:	a5 68       	lsl	r8,0x4
8000309c:	2f f8       	sub	r8,-1
8000309e:	a5 68       	lsl	r8,0x4
800030a0:	f2 08 00 08 	add	r8,r9,r8
800030a4:	fe f9 02 d8 	ld.w	r9,pc[728]
800030a8:	72 0a       	ld.w	r10,r9[0x0]
800030aa:	ee f9 ff fc 	ld.w	r9,r7[-4]
800030ae:	72 09       	ld.w	r9,r9[0x0]
800030b0:	f3 39 00 0f 	ld.ub	r9,r9[15]
800030b4:	a5 69       	lsl	r9,0x4
800030b6:	2f f9       	sub	r9,-1
800030b8:	a5 69       	lsl	r9,0x4
800030ba:	f4 09 00 09 	add	r9,r10,r9
800030be:	72 0a       	ld.w	r10,r9[0x0]
800030c0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800030c4:	72 09       	ld.w	r9,r9[0x0]
800030c6:	f3 39 00 10 	ld.ub	r9,r9[16]
800030ca:	30 1b       	mov	r11,1
800030cc:	f6 09 09 49 	lsl	r9,r11,r9
800030d0:	f5 e9 10 09 	or	r9,r10,r9
800030d4:	91 09       	st.w	r8[0x0],r9
800030d6:	c4 e9       	rjmp	80003372 <_ZN4UART19enableInPinSelectorEb+0x65e>
		} else {
			//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->TX_GPIO_port].pmr0, thisUARTConfig->TX_GPIO_pin );
			CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->TX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR0 ), thisUARTConfig->TX_GPIO_pin );
800030d8:	fe f8 02 a4 	ld.w	r8,pc[676]
800030dc:	70 09       	ld.w	r9,r8[0x0]
800030de:	ee f8 ff fc 	ld.w	r8,r7[-4]
800030e2:	70 08       	ld.w	r8,r8[0x0]
800030e4:	f1 38 00 0f 	ld.ub	r8,r8[15]
800030e8:	a5 68       	lsl	r8,0x4
800030ea:	2f f8       	sub	r8,-1
800030ec:	a5 68       	lsl	r8,0x4
800030ee:	f2 08 00 08 	add	r8,r9,r8
800030f2:	fe f9 02 8a 	ld.w	r9,pc[650]
800030f6:	72 0a       	ld.w	r10,r9[0x0]
800030f8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800030fc:	72 09       	ld.w	r9,r9[0x0]
800030fe:	f3 39 00 0f 	ld.ub	r9,r9[15]
80003102:	a5 69       	lsl	r9,0x4
80003104:	2f f9       	sub	r9,-1
80003106:	a5 69       	lsl	r9,0x4
80003108:	f4 09 00 09 	add	r9,r10,r9
8000310c:	72 0a       	ld.w	r10,r9[0x0]
8000310e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003112:	72 09       	ld.w	r9,r9[0x0]
80003114:	f3 39 00 10 	ld.ub	r9,r9[16]
80003118:	30 1b       	mov	r11,1
8000311a:	f6 09 09 49 	lsl	r9,r11,r9
8000311e:	5c d9       	com	r9
80003120:	f5 e9 00 09 	and	r9,r10,r9
80003124:	91 09       	st.w	r8[0x0],r9
80003126:	c2 69       	rjmp	80003372 <_ZN4UART19enableInPinSelectorEb+0x65e>
		}
	} else {
		// Handle Pin Control to GPIO
		//SET_BIT( AVR32_GPIO.port[thisUARTConfig->RX_GPIO_port].gper, thisUARTConfig->RX_GPIO_pin );
		SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->RX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_GPER ), thisUARTConfig->RX_GPIO_pin );
80003128:	fe f8 02 54 	ld.w	r8,pc[596]
8000312c:	70 08       	ld.w	r8,r8[0x0]
8000312e:	10 99       	mov	r9,r8
80003130:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003134:	70 08       	ld.w	r8,r8[0x0]
80003136:	f1 38 00 0c 	ld.ub	r8,r8[12]
8000313a:	a9 68       	lsl	r8,0x8
8000313c:	f2 08 00 08 	add	r8,r9,r8
80003140:	fe f9 02 3c 	ld.w	r9,pc[572]
80003144:	72 09       	ld.w	r9,r9[0x0]
80003146:	12 9a       	mov	r10,r9
80003148:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000314c:	72 09       	ld.w	r9,r9[0x0]
8000314e:	f3 39 00 0c 	ld.ub	r9,r9[12]
80003152:	a9 69       	lsl	r9,0x8
80003154:	f4 09 00 09 	add	r9,r10,r9
80003158:	72 0a       	ld.w	r10,r9[0x0]
8000315a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000315e:	72 09       	ld.w	r9,r9[0x0]
80003160:	f3 39 00 0d 	ld.ub	r9,r9[13]
80003164:	30 1b       	mov	r11,1
80003166:	f6 09 09 49 	lsl	r9,r11,r9
8000316a:	f5 e9 10 09 	or	r9,r10,r9
8000316e:	91 09       	st.w	r8[0x0],r9
		//SET_BIT( AVR32_GPIO.port[thisUARTConfig->TX_GPIO_port].gper, thisUARTConfig->TX_GPIO_pin );
		SET_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->TX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_GPER ), thisUARTConfig->TX_GPIO_pin );
80003170:	fe f8 02 0c 	ld.w	r8,pc[524]
80003174:	70 08       	ld.w	r8,r8[0x0]
80003176:	10 99       	mov	r9,r8
80003178:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000317c:	70 08       	ld.w	r8,r8[0x0]
8000317e:	f1 38 00 0f 	ld.ub	r8,r8[15]
80003182:	a9 68       	lsl	r8,0x8
80003184:	f2 08 00 08 	add	r8,r9,r8
80003188:	4f d9       	lddpc	r9,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
8000318a:	72 09       	ld.w	r9,r9[0x0]
8000318c:	12 9a       	mov	r10,r9
8000318e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003192:	72 09       	ld.w	r9,r9[0x0]
80003194:	f3 39 00 0f 	ld.ub	r9,r9[15]
80003198:	a9 69       	lsl	r9,0x8
8000319a:	f4 09 00 09 	add	r9,r10,r9
8000319e:	72 0a       	ld.w	r10,r9[0x0]
800031a0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800031a4:	72 09       	ld.w	r9,r9[0x0]
800031a6:	f3 39 00 10 	ld.ub	r9,r9[16]
800031aa:	30 1b       	mov	r11,1
800031ac:	f6 09 09 49 	lsl	r9,r11,r9
800031b0:	f5 e9 10 09 	or	r9,r10,r9
800031b4:	91 09       	st.w	r8[0x0],r9
		
		// Pin is not driven anymore
		//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->RX_GPIO_port].oder, thisUARTConfig->RX_GPIO_pin );
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->RX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_ODER ), thisUARTConfig->RX_GPIO_pin );
800031b6:	4f 28       	lddpc	r8,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
800031b8:	70 09       	ld.w	r9,r8[0x0]
800031ba:	ee f8 ff fc 	ld.w	r8,r7[-4]
800031be:	70 08       	ld.w	r8,r8[0x0]
800031c0:	f1 38 00 0c 	ld.ub	r8,r8[12]
800031c4:	a3 68       	lsl	r8,0x2
800031c6:	2f f8       	sub	r8,-1
800031c8:	a7 68       	lsl	r8,0x6
800031ca:	f2 08 00 08 	add	r8,r9,r8
800031ce:	4e c9       	lddpc	r9,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
800031d0:	72 0a       	ld.w	r10,r9[0x0]
800031d2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800031d6:	72 09       	ld.w	r9,r9[0x0]
800031d8:	f3 39 00 0c 	ld.ub	r9,r9[12]
800031dc:	a3 69       	lsl	r9,0x2
800031de:	2f f9       	sub	r9,-1
800031e0:	a7 69       	lsl	r9,0x6
800031e2:	f4 09 00 09 	add	r9,r10,r9
800031e6:	72 0a       	ld.w	r10,r9[0x0]
800031e8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800031ec:	72 09       	ld.w	r9,r9[0x0]
800031ee:	f3 39 00 0d 	ld.ub	r9,r9[13]
800031f2:	30 1b       	mov	r11,1
800031f4:	f6 09 09 49 	lsl	r9,r11,r9
800031f8:	5c d9       	com	r9
800031fa:	f5 e9 00 09 	and	r9,r10,r9
800031fe:	91 09       	st.w	r8[0x0],r9
		//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->TX_GPIO_port].oder, thisUARTConfig->TX_GPIO_pin );
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->TX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_ODER ), thisUARTConfig->TX_GPIO_pin );
80003200:	4d f8       	lddpc	r8,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
80003202:	70 09       	ld.w	r9,r8[0x0]
80003204:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003208:	70 08       	ld.w	r8,r8[0x0]
8000320a:	f1 38 00 0f 	ld.ub	r8,r8[15]
8000320e:	a3 68       	lsl	r8,0x2
80003210:	2f f8       	sub	r8,-1
80003212:	a7 68       	lsl	r8,0x6
80003214:	f2 08 00 08 	add	r8,r9,r8
80003218:	4d 99       	lddpc	r9,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
8000321a:	72 0a       	ld.w	r10,r9[0x0]
8000321c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003220:	72 09       	ld.w	r9,r9[0x0]
80003222:	f3 39 00 0f 	ld.ub	r9,r9[15]
80003226:	a3 69       	lsl	r9,0x2
80003228:	2f f9       	sub	r9,-1
8000322a:	a7 69       	lsl	r9,0x6
8000322c:	f4 09 00 09 	add	r9,r10,r9
80003230:	72 0a       	ld.w	r10,r9[0x0]
80003232:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003236:	72 09       	ld.w	r9,r9[0x0]
80003238:	f3 39 00 10 	ld.ub	r9,r9[16]
8000323c:	30 1b       	mov	r11,1
8000323e:	f6 09 09 49 	lsl	r9,r11,r9
80003242:	5c d9       	com	r9
80003244:	f5 e9 00 09 	and	r9,r10,r9
80003248:	91 09       	st.w	r8[0x0],r9
		
		// Reset Mutiplex Register Values
		//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->RX_GPIO_port].pmr1, thisUARTConfig->RX_GPIO_pin );
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->RX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR1 ), thisUARTConfig->RX_GPIO_pin );
8000324a:	4c d8       	lddpc	r8,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
8000324c:	70 09       	ld.w	r9,r8[0x0]
8000324e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003252:	70 08       	ld.w	r8,r8[0x0]
80003254:	f1 38 00 0c 	ld.ub	r8,r8[12]
80003258:	a3 78       	lsl	r8,0x3
8000325a:	2f f8       	sub	r8,-1
8000325c:	a5 78       	lsl	r8,0x5
8000325e:	f2 08 00 08 	add	r8,r9,r8
80003262:	4c 79       	lddpc	r9,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
80003264:	72 0a       	ld.w	r10,r9[0x0]
80003266:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000326a:	72 09       	ld.w	r9,r9[0x0]
8000326c:	f3 39 00 0c 	ld.ub	r9,r9[12]
80003270:	a3 79       	lsl	r9,0x3
80003272:	2f f9       	sub	r9,-1
80003274:	a5 79       	lsl	r9,0x5
80003276:	f4 09 00 09 	add	r9,r10,r9
8000327a:	72 0a       	ld.w	r10,r9[0x0]
8000327c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003280:	72 09       	ld.w	r9,r9[0x0]
80003282:	f3 39 00 0d 	ld.ub	r9,r9[13]
80003286:	30 1b       	mov	r11,1
80003288:	f6 09 09 49 	lsl	r9,r11,r9
8000328c:	5c d9       	com	r9
8000328e:	f5 e9 00 09 	and	r9,r10,r9
80003292:	91 09       	st.w	r8[0x0],r9
		//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->RX_GPIO_port].pmr0, thisUARTConfig->RX_GPIO_pin );
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->RX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR0 ), thisUARTConfig->RX_GPIO_pin );
80003294:	4b a8       	lddpc	r8,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
80003296:	70 09       	ld.w	r9,r8[0x0]
80003298:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000329c:	70 08       	ld.w	r8,r8[0x0]
8000329e:	f1 38 00 0c 	ld.ub	r8,r8[12]
800032a2:	a5 68       	lsl	r8,0x4
800032a4:	2f f8       	sub	r8,-1
800032a6:	a5 68       	lsl	r8,0x4
800032a8:	f2 08 00 08 	add	r8,r9,r8
800032ac:	4b 49       	lddpc	r9,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
800032ae:	72 0a       	ld.w	r10,r9[0x0]
800032b0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800032b4:	72 09       	ld.w	r9,r9[0x0]
800032b6:	f3 39 00 0c 	ld.ub	r9,r9[12]
800032ba:	a5 69       	lsl	r9,0x4
800032bc:	2f f9       	sub	r9,-1
800032be:	a5 69       	lsl	r9,0x4
800032c0:	f4 09 00 09 	add	r9,r10,r9
800032c4:	72 0a       	ld.w	r10,r9[0x0]
800032c6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800032ca:	72 09       	ld.w	r9,r9[0x0]
800032cc:	f3 39 00 0d 	ld.ub	r9,r9[13]
800032d0:	30 1b       	mov	r11,1
800032d2:	f6 09 09 49 	lsl	r9,r11,r9
800032d6:	5c d9       	com	r9
800032d8:	f5 e9 00 09 	and	r9,r10,r9
800032dc:	91 09       	st.w	r8[0x0],r9
		//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->TX_GPIO_port].pmr1, thisUARTConfig->TX_GPIO_pin );
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->TX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR1 ), thisUARTConfig->TX_GPIO_pin );
800032de:	4a 88       	lddpc	r8,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
800032e0:	70 09       	ld.w	r9,r8[0x0]
800032e2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800032e6:	70 08       	ld.w	r8,r8[0x0]
800032e8:	f1 38 00 0f 	ld.ub	r8,r8[15]
800032ec:	a3 78       	lsl	r8,0x3
800032ee:	2f f8       	sub	r8,-1
800032f0:	a5 78       	lsl	r8,0x5
800032f2:	f2 08 00 08 	add	r8,r9,r8
800032f6:	4a 29       	lddpc	r9,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
800032f8:	72 0a       	ld.w	r10,r9[0x0]
800032fa:	ee f9 ff fc 	ld.w	r9,r7[-4]
800032fe:	72 09       	ld.w	r9,r9[0x0]
80003300:	f3 39 00 0f 	ld.ub	r9,r9[15]
80003304:	a3 79       	lsl	r9,0x3
80003306:	2f f9       	sub	r9,-1
80003308:	a5 79       	lsl	r9,0x5
8000330a:	f4 09 00 09 	add	r9,r10,r9
8000330e:	72 0a       	ld.w	r10,r9[0x0]
80003310:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003314:	72 09       	ld.w	r9,r9[0x0]
80003316:	f3 39 00 10 	ld.ub	r9,r9[16]
8000331a:	30 1b       	mov	r11,1
8000331c:	f6 09 09 49 	lsl	r9,r11,r9
80003320:	5c d9       	com	r9
80003322:	f5 e9 00 09 	and	r9,r10,r9
80003326:	91 09       	st.w	r8[0x0],r9
		//CLEAR_BIT( AVR32_GPIO.port[thisUARTConfig->TX_GPIO_port].pmr0, thisUARTConfig->TX_GPIO_pin );
		CLEAR_BIT( *( volatile unsigned int* ) ( MYAVR32_GPIO_ADDRESS + thisUARTConfig->TX_GPIO_port * MYAVR32_GPIO_SIZE_PORT + MYAVR32_GPIO_OFFSET_PMR0 ), thisUARTConfig->TX_GPIO_pin );
80003328:	49 58       	lddpc	r8,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
8000332a:	70 09       	ld.w	r9,r8[0x0]
8000332c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003330:	70 08       	ld.w	r8,r8[0x0]
80003332:	f1 38 00 0f 	ld.ub	r8,r8[15]
80003336:	a5 68       	lsl	r8,0x4
80003338:	2f f8       	sub	r8,-1
8000333a:	a5 68       	lsl	r8,0x4
8000333c:	f2 08 00 08 	add	r8,r9,r8
80003340:	48 f9       	lddpc	r9,8000337c <_ZN4UART19enableInPinSelectorEb+0x668>
80003342:	72 0a       	ld.w	r10,r9[0x0]
80003344:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003348:	72 09       	ld.w	r9,r9[0x0]
8000334a:	f3 39 00 0f 	ld.ub	r9,r9[15]
8000334e:	a5 69       	lsl	r9,0x4
80003350:	2f f9       	sub	r9,-1
80003352:	a5 69       	lsl	r9,0x4
80003354:	f4 09 00 09 	add	r9,r10,r9
80003358:	72 0a       	ld.w	r10,r9[0x0]
8000335a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000335e:	72 09       	ld.w	r9,r9[0x0]
80003360:	f3 39 00 10 	ld.ub	r9,r9[16]
80003364:	30 1b       	mov	r11,1
80003366:	f6 09 09 49 	lsl	r9,r11,r9
8000336a:	5c d9       	com	r9
8000336c:	f5 e9 00 09 	and	r9,r10,r9
80003370:	91 09       	st.w	r8[0x0],r9
	}
	
	return true;
80003372:	30 18       	mov	r8,1
}
80003374:	10 9c       	mov	r12,r8
80003376:	2f ed       	sub	sp,-8
80003378:	e3 cd 80 80 	ldm	sp++,r7,pc
8000337c:	00 00       	add	r0,r0
8000337e:	00 fc       	st.b	--r0,r12

80003380 <_ZN4UART17isSendBufferReadyEv>:
	return *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_RHR ) & 0x1FF;
}


// Returns true if sendChar can be used.
bool UART::isSendBufferReady() {
80003380:	eb cd 40 80 	pushm	r7,lr
80003384:	1a 97       	mov	r7,sp
80003386:	20 1d       	sub	sp,4
80003388:	ef 4c ff fc 	st.w	r7[-4],r12
	//return thisUARTConfig->usart->CSR.txrdy;
	return BIT_IS_SET( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_CSR ), 1 );
8000338c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003390:	70 08       	ld.w	r8,r8[0x0]
80003392:	70 08       	ld.w	r8,r8[0x0]
80003394:	2e c8       	sub	r8,-20
80003396:	70 08       	ld.w	r8,r8[0x0]
80003398:	e2 18 00 02 	andl	r8,0x2,COH
8000339c:	5f 18       	srne	r8
8000339e:	5c 58       	castu.b	r8
}
800033a0:	10 9c       	mov	r12,r8
800033a2:	2f fd       	sub	sp,-4
800033a4:	e3 cd 80 80 	ldm	sp++,r7,pc

800033a8 <_ZN4UART8sendCharEm>:


// Sends data. Blocks until data can be sent.
void UART::sendChar( unsigned long data ) {
800033a8:	eb cd 40 80 	pushm	r7,lr
800033ac:	1a 97       	mov	r7,sp
800033ae:	20 2d       	sub	sp,8
800033b0:	ef 4c ff fc 	st.w	r7[-4],r12
800033b4:	ef 4b ff f8 	st.w	r7[-8],r11
	while( !isSendBufferReady());
800033b8:	ee fc ff fc 	ld.w	r12,r7[-4]
800033bc:	f0 1f 00 15 	mcall	80003410 <_ZN4UART8sendCharEm+0x68>
800033c0:	18 98       	mov	r8,r12
800033c2:	ec 18 00 01 	eorl	r8,0x1
800033c6:	5c 58       	castu.b	r8
800033c8:	cf 81       	brne	800033b8 <_ZN4UART8sendCharEm+0x10>
	
	//thisUARTConfig->usart->THR.txchr = data;
	CLEAR_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_THR ), 0x1FF );
800033ca:	ee f8 ff fc 	ld.w	r8,r7[-4]
800033ce:	70 08       	ld.w	r8,r8[0x0]
800033d0:	70 08       	ld.w	r8,r8[0x0]
800033d2:	2e 48       	sub	r8,-28
800033d4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800033d8:	72 09       	ld.w	r9,r9[0x0]
800033da:	72 09       	ld.w	r9,r9[0x0]
800033dc:	2e 49       	sub	r9,-28
800033de:	72 09       	ld.w	r9,r9[0x0]
800033e0:	e0 19 fe 00 	andl	r9,0xfe00
800033e4:	91 09       	st.w	r8[0x0],r9
	SET_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_THR ), data & 0x1FF );
800033e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800033ea:	70 08       	ld.w	r8,r8[0x0]
800033ec:	70 08       	ld.w	r8,r8[0x0]
800033ee:	2e 48       	sub	r8,-28
800033f0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800033f4:	72 09       	ld.w	r9,r9[0x0]
800033f6:	72 09       	ld.w	r9,r9[0x0]
800033f8:	2e 49       	sub	r9,-28
800033fa:	72 0a       	ld.w	r10,r9[0x0]
800033fc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003400:	f3 d9 c0 09 	bfextu	r9,r9,0x0,0x9
80003404:	f5 e9 10 09 	or	r9,r10,r9
80003408:	91 09       	st.w	r8[0x0],r9
}
8000340a:	2f ed       	sub	sp,-8
8000340c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003410:	80 00       	ld.sh	r0,r0[0x0]
80003412:	33 80       	mov	r0,56

80003414 <_ZN4UART10sendStringEPKc>:


// Sends text. Blocks until data can be sent.
void UART::sendString( const char* text ) {
80003414:	eb cd 40 80 	pushm	r7,lr
80003418:	1a 97       	mov	r7,sp
8000341a:	20 2d       	sub	sp,8
8000341c:	ef 4c ff fc 	st.w	r7[-4],r12
80003420:	ef 4b ff f8 	st.w	r7[-8],r11
	while( *text != 0 ) {
80003424:	c0 e8       	rjmp	80003440 <_ZN4UART10sendStringEPKc+0x2c>
		sendChar( *text );
80003426:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000342a:	11 88       	ld.ub	r8,r8[0x0]
8000342c:	10 9b       	mov	r11,r8
8000342e:	ee fc ff fc 	ld.w	r12,r7[-4]
80003432:	f0 1f 00 0a 	mcall	80003458 <_ZN4UART10sendStringEPKc+0x44>
		text++;
80003436:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000343a:	2f f8       	sub	r8,-1
8000343c:	ef 48 ff f8 	st.w	r7[-8],r8
}


// Sends text. Blocks until data can be sent.
void UART::sendString( const char* text ) {
	while( *text != 0 ) {
80003440:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003444:	11 89       	ld.ub	r9,r8[0x0]
80003446:	30 08       	mov	r8,0
80003448:	f0 09 18 00 	cp.b	r9,r8
8000344c:	5f 18       	srne	r8
8000344e:	5c 58       	castu.b	r8
80003450:	ce b1       	brne	80003426 <_ZN4UART10sendStringEPKc+0x12>
		sendChar( *text );
		text++;
	}
}
80003452:	2f ed       	sub	sp,-8
80003454:	e3 cd 80 80 	ldm	sp++,r7,pc
80003458:	80 00       	ld.sh	r0,r0[0x0]
8000345a:	33 a8       	mov	r8,58

8000345c <_ZN4UART10sendNumberEl>:


// Converts number to ascii text and sends it. Blocks until data can be sent.
void UART::sendNumber( long number ) {
8000345c:	eb cd 40 80 	pushm	r7,lr
80003460:	1a 97       	mov	r7,sp
80003462:	20 2d       	sub	sp,8
80003464:	ef 4c ff fc 	st.w	r7[-4],r12
80003468:	ef 4b ff f8 	st.w	r7[-8],r11
	if( number < 0 ) {
8000346c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003470:	58 08       	cp.w	r8,0
80003472:	c0 f4       	brge	80003490 <_ZN4UART10sendNumberEl+0x34>
		sendChar( '-' );
80003474:	32 db       	mov	r11,45
80003476:	ee fc ff fc 	ld.w	r12,r7[-4]
8000347a:	f0 1f 00 0b 	mcall	800034a4 <_ZN4UART10sendNumberEl+0x48>
		sendNumber(( unsigned long ) (( -1 ) * number ));
8000347e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003482:	5c 38       	neg	r8
80003484:	10 9b       	mov	r11,r8
80003486:	ee fc ff fc 	ld.w	r12,r7[-4]
8000348a:	f0 1f 00 08 	mcall	800034a8 <_ZN4UART10sendNumberEl+0x4c>
8000348e:	c0 88       	rjmp	8000349e <_ZN4UART10sendNumberEl+0x42>
	} else {
		sendNumber(( unsigned long ) number );
80003490:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003494:	10 9b       	mov	r11,r8
80003496:	ee fc ff fc 	ld.w	r12,r7[-4]
8000349a:	f0 1f 00 04 	mcall	800034a8 <_ZN4UART10sendNumberEl+0x4c>
	}	
}
8000349e:	2f ed       	sub	sp,-8
800034a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800034a4:	80 00       	ld.sh	r0,r0[0x0]
800034a6:	33 a8       	mov	r8,58
800034a8:	80 00       	ld.sh	r0,r0[0x0]
800034aa:	34 ac       	mov	r12,74

800034ac <_ZN4UART10sendNumberEm>:


// Converts number to ascii text and sends it. Blocks until data can be sent.
void UART::sendNumber( unsigned long number ) {
800034ac:	eb cd 40 80 	pushm	r7,lr
800034b0:	1a 97       	mov	r7,sp
800034b2:	20 7d       	sub	sp,28
800034b4:	ef 4c ff e8 	st.w	r7[-24],r12
800034b8:	ef 4b ff e4 	st.w	r7[-28],r11
	if( number == 0 ) {
800034bc:	ee f8 ff e4 	ld.w	r8,r7[-28]
800034c0:	58 08       	cp.w	r8,0
800034c2:	c0 71       	brne	800034d0 <_ZN4UART10sendNumberEm+0x24>
		sendChar( '0' );
800034c4:	33 0b       	mov	r11,48
800034c6:	ee fc ff e8 	ld.w	r12,r7[-24]
800034ca:	f0 1f 00 2b 	mcall	80003574 <_ZN4UART10sendNumberEm+0xc8>
		return;
800034ce:	c5 08       	rjmp	8000356e <_ZN4UART10sendNumberEm+0xc2>
	}
	
	char buffer[10]; // max value of long is 4.294.967.295 -> 10 digits
	unsigned long tmpNumber = number;
800034d0:	ee f8 ff e4 	ld.w	r8,r7[-28]
800034d4:	ef 48 ff f8 	st.w	r7[-8],r8
	unsigned char i = 0;
800034d8:	30 08       	mov	r8,0
800034da:	ef 68 ff ff 	st.b	r7[-1],r8
	
	do {
		buffer[i] = '0' + tmpNumber % 10; // store least significant digit as ascii char
800034de:	ef 3b ff ff 	ld.ub	r11,r7[-1]
800034e2:	ee fa ff f8 	ld.w	r10,r7[-8]
800034e6:	e0 68 cc cd 	mov	r8,52429
800034ea:	ea 18 cc cc 	orh	r8,0xcccc
800034ee:	f4 08 06 48 	mulu.d	r8,r10,r8
800034f2:	a3 99       	lsr	r9,0x3
800034f4:	12 98       	mov	r8,r9
800034f6:	a3 68       	lsl	r8,0x2
800034f8:	12 08       	add	r8,r9
800034fa:	a1 78       	lsl	r8,0x1
800034fc:	f4 08 01 09 	sub	r9,r10,r8
80003500:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80003504:	2d 08       	sub	r8,-48
80003506:	5c 58       	castu.b	r8
80003508:	ee 0b 00 09 	add	r9,r7,r11
8000350c:	f3 68 ff ec 	st.b	r9[-20],r8
		i++;
80003510:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003514:	2f f8       	sub	r8,-1
80003516:	ef 68 ff ff 	st.b	r7[-1],r8
		tmpNumber /= 10; // remove least significant digit
8000351a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000351e:	e0 68 cc cd 	mov	r8,52429
80003522:	ea 18 cc cc 	orh	r8,0xcccc
80003526:	f2 08 06 48 	mulu.d	r8,r9,r8
8000352a:	f2 08 16 03 	lsr	r8,r9,0x3
8000352e:	ef 48 ff f8 	st.w	r7[-8],r8
	
	char buffer[10]; // max value of long is 4.294.967.295 -> 10 digits
	unsigned long tmpNumber = number;
	unsigned char i = 0;
	
	do {
80003532:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003536:	58 08       	cp.w	r8,0
80003538:	5f 18       	srne	r8
8000353a:	5c 58       	castu.b	r8
8000353c:	cd 11       	brne	800034de <_ZN4UART10sendNumberEm+0x32>
		tmpNumber /= 10; // remove least significant digit
	} while( tmpNumber > 0 );
	
	// send buffer ( buffer contains number as ascii, but reversed: number: 123 --> buffer: 321 )
	do {
		i--;
8000353e:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003542:	20 18       	sub	r8,1
80003544:	ef 68 ff ff 	st.b	r7[-1],r8
		sendChar( buffer[i] );
80003548:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000354c:	ee 08 00 08 	add	r8,r7,r8
80003550:	f1 38 ff ec 	ld.ub	r8,r8[-20]
80003554:	10 9b       	mov	r11,r8
80003556:	ee fc ff e8 	ld.w	r12,r7[-24]
8000355a:	f0 1f 00 07 	mcall	80003574 <_ZN4UART10sendNumberEm+0xc8>
		i++;
		tmpNumber /= 10; // remove least significant digit
	} while( tmpNumber > 0 );
	
	// send buffer ( buffer contains number as ascii, but reversed: number: 123 --> buffer: 321 )
	do {
8000355e:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003562:	30 08       	mov	r8,0
80003564:	f0 09 18 00 	cp.b	r9,r8
80003568:	5f 18       	srne	r8
8000356a:	5c 58       	castu.b	r8
8000356c:	ce 91       	brne	8000353e <_ZN4UART10sendNumberEm+0x92>
		i--;
		sendChar( buffer[i] );
	} while( i != 0 );
}
8000356e:	2f 9d       	sub	sp,-28
80003570:	e3 cd 80 80 	ldm	sp++,r7,pc
80003574:	80 00       	ld.sh	r0,r0[0x0]
80003576:	33 a8       	mov	r8,58

80003578 <_ZN4UART7cleanUpEv>:


// Cleans up the USART registers.
void UART::cleanUp() {
80003578:	eb cd 40 80 	pushm	r7,lr
8000357c:	1a 97       	mov	r7,sp
8000357e:	20 1d       	sub	sp,4
80003580:	ef 4c ff fc 	st.w	r7[-4],r12
	if( thisUARTConfig == 0 ) {
80003584:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003588:	70 08       	ld.w	r8,r8[0x0]
8000358a:	58 08       	cp.w	r8,0
8000358c:	c3 e0       	breq	80003608 <_ZN4UART7cleanUpEv+0x90>
	//							AVR32_USART_CR_RSTSTA_MASK  |
	//							AVR32_USART_CR_RSTIT_MASK   |
	//							AVR32_USART_CR_RSTNACK_MASK |
	//							AVR32_USART_CR_DTRDIS_MASK  |
	//							AVR32_USART_CR_RTSDIS_MASK;
	SET_BITS( *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_CR ), ( 0x04 | 0x08 | 0x0100 | 0x2000 | 0x4000 | 0x20000 | 0x80000 ) );
8000358e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003592:	70 08       	ld.w	r8,r8[0x0]
80003594:	70 08       	ld.w	r8,r8[0x0]
80003596:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000359a:	72 09       	ld.w	r9,r9[0x0]
8000359c:	72 09       	ld.w	r9,r9[0x0]
8000359e:	72 09       	ld.w	r9,r9[0x0]
800035a0:	ea 19 00 0a 	orh	r9,0xa
800035a4:	e8 19 61 0c 	orl	r9,0x610c
800035a8:	91 09       	st.w	r8[0x0],r9
								
	//thisUARTConfig->usart->mr = 0;
	*( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_MR ) = 0;
800035aa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800035ae:	70 08       	ld.w	r8,r8[0x0]
800035b0:	70 08       	ld.w	r8,r8[0x0]
800035b2:	2f c8       	sub	r8,-4
800035b4:	30 09       	mov	r9,0
800035b6:	91 09       	st.w	r8[0x0],r9
	//thisUARTConfig->usart->idr = thisUARTConfig->usart->imr;
	*( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_IDR ) = *( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_IMR );
800035b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800035bc:	70 08       	ld.w	r8,r8[0x0]
800035be:	70 08       	ld.w	r8,r8[0x0]
800035c0:	2f 48       	sub	r8,-12
800035c2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800035c6:	72 09       	ld.w	r9,r9[0x0]
800035c8:	72 09       	ld.w	r9,r9[0x0]
800035ca:	2f 09       	sub	r9,-16
800035cc:	72 09       	ld.w	r9,r9[0x0]
800035ce:	91 09       	st.w	r8[0x0],r9
	//thisUARTConfig->usart->csr; // read status register
	*( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_CSR );
800035d0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800035d4:	70 08       	ld.w	r8,r8[0x0]
800035d6:	70 08       	ld.w	r8,r8[0x0]
800035d8:	2e c8       	sub	r8,-20
800035da:	70 08       	ld.w	r8,r8[0x0]
	//thisUARTConfig->usart->brgr = 0;
	*( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_BRGR ) = 0;
800035dc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800035e0:	70 08       	ld.w	r8,r8[0x0]
800035e2:	70 08       	ld.w	r8,r8[0x0]
800035e4:	2e 08       	sub	r8,-32
800035e6:	30 09       	mov	r9,0
800035e8:	91 09       	st.w	r8[0x0],r9
	//thisUARTConfig->usart->rtor = 0;
	*( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_RTOR ) = 0;
800035ea:	ee f8 ff fc 	ld.w	r8,r7[-4]
800035ee:	70 08       	ld.w	r8,r8[0x0]
800035f0:	70 08       	ld.w	r8,r8[0x0]
800035f2:	2d c8       	sub	r8,-36
800035f4:	30 09       	mov	r9,0
800035f6:	91 09       	st.w	r8[0x0],r9
	//thisUARTConfig->usart->ttgr = 0;
	*( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_TTGR ) = 0;
800035f8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800035fc:	70 08       	ld.w	r8,r8[0x0]
800035fe:	70 08       	ld.w	r8,r8[0x0]
80003600:	2d 88       	sub	r8,-40
80003602:	30 09       	mov	r9,0
80003604:	91 09       	st.w	r8[0x0],r9
80003606:	c0 28       	rjmp	8000360a <_ZN4UART7cleanUpEv+0x92>


// Cleans up the USART registers.
void UART::cleanUp() {
	if( thisUARTConfig == 0 ) {
		return;
80003608:	d7 03       	nop
	*( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_BRGR ) = 0;
	//thisUARTConfig->usart->rtor = 0;
	*( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_RTOR ) = 0;
	//thisUARTConfig->usart->ttgr = 0;
	*( volatile unsigned int* ) ( thisUARTConfig->usart_address + MYAVR32_UART_OFFSET_TTGR ) = 0;
8000360a:	2f fd       	sub	sp,-4
8000360c:	e3 cd 80 80 	ldm	sp++,r7,pc

80003610 <_ZdlPv>:
80003610:	d4 01       	pushm	lr
80003612:	58 0c       	cp.w	r12,0
80003614:	c0 30       	breq	8000361a <_ZdlPv+0xa>
80003616:	f0 1f 00 02 	mcall	8000361c <_ZdlPv+0xc>
8000361a:	d8 02       	popm	pc
8000361c:	80 00       	ld.sh	r0,r0[0x0]
8000361e:	90 10       	ld.sh	r0,r8[0x2]

80003620 <_Znwm>:
80003620:	eb cd 40 81 	pushm	r0,r7,lr
80003624:	20 fd       	sub	sp,60
80003626:	fa c9 ff c4 	sub	r9,sp,-60
8000362a:	fa c8 ff d8 	sub	r8,sp,-40
8000362e:	91 09       	st.w	r8[0x0],r9
80003630:	91 2d       	st.w	r8[0x8],sp
80003632:	4a 19       	lddpc	r9,800036b4 <_Znwm+0x94>
80003634:	50 89       	stdsp	sp[0x20],r9
80003636:	4a 19       	lddpc	r9,800036b8 <_Znwm+0x98>
80003638:	50 99       	stdsp	sp[0x24],r9
8000363a:	4a 19       	lddpc	r9,800036bc <_Znwm+0x9c>
8000363c:	50 1c       	stdsp	sp[0x4],r12
8000363e:	91 19       	st.w	r8[0x4],r9
80003640:	fa cc ff f8 	sub	r12,sp,-8
80003644:	f0 1f 00 1f 	mcall	800036c0 <_Znwm+0xa0>
80003648:	40 18       	lddsp	r8,sp[0x4]
8000364a:	58 08       	cp.w	r8,0
8000364c:	f9 b8 00 01 	moveq	r8,1
80003650:	50 18       	stdsp	sp[0x4],r8
80003652:	10 9c       	mov	r12,r8
80003654:	f0 1f 00 1c 	mcall	800036c4 <_Znwm+0xa4>
80003658:	50 0c       	stdsp	sp[0x0],r12
8000365a:	c0 d1       	brne	80003674 <_Znwm+0x54>
8000365c:	49 b9       	lddpc	r9,800036c8 <_Znwm+0xa8>
8000365e:	72 08       	ld.w	r8,r9[0x0]
80003660:	58 08       	cp.w	r8,0
80003662:	c1 10       	breq	80003684 <_Znwm+0x64>
80003664:	30 19       	mov	r9,1
80003666:	50 39       	stdsp	sp[0xc],r9
80003668:	5d 18       	icall	r8
8000366a:	40 1c       	lddsp	r12,sp[0x4]
8000366c:	f0 1f 00 16 	mcall	800036c4 <_Znwm+0xa4>
80003670:	50 0c       	stdsp	sp[0x0],r12
80003672:	cf 50       	breq	8000365c <_Znwm+0x3c>
80003674:	fa cc ff f8 	sub	r12,sp,-8
80003678:	f0 1f 00 15 	mcall	800036cc <_Znwm+0xac>
8000367c:	40 0c       	lddsp	r12,sp[0x0]
8000367e:	2f 1d       	sub	sp,-60
80003680:	e3 cd 80 81 	ldm	sp++,r0,r7,pc
80003684:	30 4c       	mov	r12,4
80003686:	f0 1f 00 13 	mcall	800036d0 <_Znwm+0xb0>
8000368a:	49 38       	lddpc	r8,800036d4 <_Znwm+0xb4>
8000368c:	2f 88       	sub	r8,-8
8000368e:	99 08       	st.w	r12[0x0],r8
80003690:	30 18       	mov	r8,1
80003692:	49 2a       	lddpc	r10,800036d8 <_Znwm+0xb8>
80003694:	50 38       	stdsp	sp[0xc],r8
80003696:	49 2b       	lddpc	r11,800036dc <_Znwm+0xbc>
80003698:	f0 1f 00 12 	mcall	800036e0 <_Znwm+0xc0>
8000369c:	40 4c       	lddsp	r12,sp[0x10]
8000369e:	40 58       	lddsp	r8,sp[0x14]
800036a0:	5b f8       	cp.w	r8,-1
800036a2:	c0 50       	breq	800036ac <_Znwm+0x8c>
800036a4:	3f f8       	mov	r8,-1
800036a6:	50 38       	stdsp	sp[0xc],r8
800036a8:	f0 1f 00 0f 	mcall	800036e4 <_Znwm+0xc4>
800036ac:	50 38       	stdsp	sp[0xc],r8
800036ae:	f0 1f 00 0f 	mcall	800036e8 <_Znwm+0xc8>
800036b2:	00 00       	add	r0,r0
800036b4:	80 00       	ld.sh	r0,r0[0x0]
800036b6:	3e d4       	mov	r4,-19
800036b8:	00 00       	add	r0,r0
800036ba:	00 40       	or	r0,r0
800036bc:	80 00       	ld.sh	r0,r0[0x0]
800036be:	36 9c       	mov	r12,105
800036c0:	80 00       	ld.sh	r0,r0[0x0]
800036c2:	88 e4       	ld.uh	r4,r4[0xc]
800036c4:	80 00       	ld.sh	r0,r0[0x0]
800036c6:	90 28       	ld.sh	r8,r8[0x4]
800036c8:	00 00       	add	r0,r0
800036ca:	07 6c       	ld.uh	r12,--r3
800036cc:	80 00       	ld.sh	r0,r0[0x0]
800036ce:	88 f4       	ld.uh	r4,r4[0xe]
800036d0:	80 00       	ld.sh	r0,r0[0x0]
800036d2:	37 78       	mov	r8,119
800036d4:	80 00       	ld.sh	r0,r0[0x0]
800036d6:	e8 00       	*unknown*
800036d8:	80 00       	ld.sh	r0,r0[0x0]
800036da:	36 f4       	mov	r4,111
800036dc:	80 00       	ld.sh	r0,r0[0x0]
800036de:	e8 24 80 00 	sub	r4,557056
800036e2:	39 d4       	mov	r4,-99
800036e4:	80 00       	ld.sh	r0,r0[0x0]
800036e6:	8a ac       	ld.uh	r12,r5[0x4]
800036e8:	80 00       	ld.sh	r0,r0[0x0]
800036ea:	3d 94       	mov	r4,-39

800036ec <_ZNKSt9bad_alloc4whatEv>:
800036ec:	48 1c       	lddpc	r12,800036f0 <_ZNKSt9bad_alloc4whatEv+0x4>
800036ee:	5e fc       	retal	r12
800036f0:	80 00       	ld.sh	r0,r0[0x0]
800036f2:	e8 30 d4 01 	sub	r0,644097

800036f4 <_ZNSt9bad_allocD1Ev>:
800036f4:	d4 01       	pushm	lr
800036f6:	48 48       	lddpc	r8,80003704 <_ZNSt9bad_allocD1Ev+0x10>
800036f8:	2f 88       	sub	r8,-8
800036fa:	99 08       	st.w	r12[0x0],r8
800036fc:	f0 1f 00 03 	mcall	80003708 <_ZNSt9bad_allocD1Ev+0x14>
80003700:	d8 02       	popm	pc
80003702:	00 00       	add	r0,r0
80003704:	80 00       	ld.sh	r0,r0[0x0]
80003706:	e8 00       	*unknown*
80003708:	80 00       	ld.sh	r0,r0[0x0]
8000370a:	42 dc       	lddsp	r12,sp[0xb4]

8000370c <_ZNSt9bad_allocD0Ev>:
8000370c:	eb cd 40 80 	pushm	r7,lr
80003710:	48 68       	lddpc	r8,80003728 <_ZNSt9bad_allocD0Ev+0x1c>
80003712:	2f 88       	sub	r8,-8
80003714:	18 97       	mov	r7,r12
80003716:	99 08       	st.w	r12[0x0],r8
80003718:	f0 1f 00 05 	mcall	8000372c <_ZNSt9bad_allocD0Ev+0x20>
8000371c:	0e 9c       	mov	r12,r7
8000371e:	f0 1f 00 05 	mcall	80003730 <_ZNSt9bad_allocD0Ev+0x24>
80003722:	e3 cd 80 80 	ldm	sp++,r7,pc
80003726:	00 00       	add	r0,r0
80003728:	80 00       	ld.sh	r0,r0[0x0]
8000372a:	e8 00       	*unknown*
8000372c:	80 00       	ld.sh	r0,r0[0x0]
8000372e:	42 dc       	lddsp	r12,sp[0xb4]
80003730:	80 00       	ld.sh	r0,r0[0x0]
80003732:	36 10       	mov	r0,97

80003734 <_GLOBAL__I___cxa_allocate_exception>:
80003734:	5e fc       	retal	r12
80003736:	d7 03       	nop

80003738 <__cxa_free_exception>:
80003738:	d4 01       	pushm	lr
8000373a:	48 d8       	lddpc	r8,8000376c <__cxa_free_exception+0x34>
8000373c:	18 38       	cp.w	r8,r12
8000373e:	e0 8b 00 06 	brhi	8000374a <__cxa_free_exception+0x12>
80003742:	f0 c9 f8 00 	sub	r9,r8,-2048
80003746:	12 3c       	cp.w	r12,r9
80003748:	c0 53       	brcs	80003752 <__cxa_free_exception+0x1a>
8000374a:	24 4c       	sub	r12,68
8000374c:	f0 1f 00 09 	mcall	80003770 <__cxa_free_exception+0x38>
80003750:	d8 02       	popm	pc
80003752:	f8 08 01 08 	sub	r8,r12,r8
80003756:	48 89       	lddpc	r9,80003774 <__cxa_free_exception+0x3c>
80003758:	a9 98       	lsr	r8,0x9
8000375a:	72 0a       	ld.w	r10,r9[0x0]
8000375c:	30 1c       	mov	r12,1
8000375e:	f8 08 09 48 	lsl	r8,r12,r8
80003762:	5c d8       	com	r8
80003764:	14 68       	and	r8,r10
80003766:	93 08       	st.w	r9[0x0],r8
80003768:	d8 02       	popm	pc
8000376a:	00 00       	add	r0,r0
8000376c:	00 00       	add	r0,r0
8000376e:	07 74       	ld.ub	r4,--r3
80003770:	80 00       	ld.sh	r0,r0[0x0]
80003772:	90 10       	ld.sh	r0,r8[0x2]
80003774:	00 00       	add	r0,r0
80003776:	07 70       	ld.ub	r0,--r3

80003778 <__cxa_allocate_exception>:
80003778:	eb cd 40 81 	pushm	r0,r7,lr
8000377c:	21 1d       	sub	sp,68
8000377e:	fa c9 ff bc 	sub	r9,sp,-68
80003782:	fa c8 ff d0 	sub	r8,sp,-48
80003786:	91 09       	st.w	r8[0x0],r9
80003788:	91 2d       	st.w	r8[0x8],sp
8000378a:	4b 19       	lddpc	r9,8000384c <__cxa_allocate_exception+0xd4>
8000378c:	50 a9       	stdsp	sp[0x28],r9
8000378e:	4b 19       	lddpc	r9,80003850 <__cxa_allocate_exception+0xd8>
80003790:	50 b9       	stdsp	sp[0x2c],r9
80003792:	4b 19       	lddpc	r9,80003854 <__cxa_allocate_exception+0xdc>
80003794:	50 2c       	stdsp	sp[0x8],r12
80003796:	91 19       	st.w	r8[0x4],r9
80003798:	fa cc ff f0 	sub	r12,sp,-16
8000379c:	f0 1f 00 2f 	mcall	80003858 <__cxa_allocate_exception+0xe0>
800037a0:	40 28       	lddsp	r8,sp[0x8]
800037a2:	2b c8       	sub	r8,-68
800037a4:	50 18       	stdsp	sp[0x4],r8
800037a6:	10 9c       	mov	r12,r8
800037a8:	f0 1f 00 2d 	mcall	8000385c <__cxa_allocate_exception+0xe4>
800037ac:	50 0c       	stdsp	sp[0x0],r12
800037ae:	c1 60       	breq	800037da <__cxa_allocate_exception+0x62>
800037b0:	f0 1f 00 2c 	mcall	80003860 <__cxa_allocate_exception+0xe8>
800037b4:	78 18       	ld.w	r8,r12[0x4]
800037b6:	2f f8       	sub	r8,-1
800037b8:	34 4a       	mov	r10,68
800037ba:	99 18       	st.w	r12[0x4],r8
800037bc:	30 0b       	mov	r11,0
800037be:	40 0c       	lddsp	r12,sp[0x0]
800037c0:	f0 1f 00 29 	mcall	80003864 <__cxa_allocate_exception+0xec>
800037c4:	40 08       	lddsp	r8,sp[0x0]
800037c6:	2b c8       	sub	r8,-68
800037c8:	fa cc ff f0 	sub	r12,sp,-16
800037cc:	50 38       	stdsp	sp[0xc],r8
800037ce:	f0 1f 00 27 	mcall	80003868 <__cxa_allocate_exception+0xf0>
800037d2:	40 3c       	lddsp	r12,sp[0xc]
800037d4:	2e fd       	sub	sp,-68
800037d6:	e3 cd 80 81 	ldm	sp++,r0,r7,pc
800037da:	4a 58       	lddpc	r8,8000386c <__cxa_allocate_exception+0xf4>
800037dc:	40 19       	lddsp	r9,sp[0x4]
800037de:	70 08       	ld.w	r8,r8[0x0]
800037e0:	e0 49 02 00 	cp.w	r9,512
800037e4:	e0 88 00 06 	brls	800037f0 <__cxa_allocate_exception+0x78>
800037e8:	30 18       	mov	r8,1
800037ea:	50 58       	stdsp	sp[0x14],r8
800037ec:	f0 1f 00 21 	mcall	80003870 <__cxa_allocate_exception+0xf8>
800037f0:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
800037f4:	c0 f0       	breq	80003812 <__cxa_allocate_exception+0x9a>
800037f6:	ed b8 00 01 	bld	r8,0x1
800037fa:	c1 71       	brne	80003828 <__cxa_allocate_exception+0xb0>
800037fc:	f0 09 16 02 	lsr	r9,r8,0x2
80003800:	ed b9 00 00 	bld	r9,0x0
80003804:	c1 51       	brne	8000382e <__cxa_allocate_exception+0xb6>
80003806:	ed b9 00 01 	bld	r9,0x1
8000380a:	ce f0       	breq	800037e8 <__cxa_allocate_exception+0x70>
8000380c:	30 8a       	mov	r10,8
8000380e:	30 39       	mov	r9,3
80003810:	c0 28       	rjmp	80003814 <__cxa_allocate_exception+0x9c>
80003812:	30 1a       	mov	r10,1
80003814:	f5 e8 10 08 	or	r8,r10,r8
80003818:	a9 79       	lsl	r9,0x9
8000381a:	49 5a       	lddpc	r10,8000386c <__cxa_allocate_exception+0xf4>
8000381c:	95 08       	st.w	r10[0x0],r8
8000381e:	49 68       	lddpc	r8,80003874 <__cxa_allocate_exception+0xfc>
80003820:	f0 09 00 09 	add	r9,r8,r9
80003824:	50 09       	stdsp	sp[0x0],r9
80003826:	cc 5b       	rjmp	800037b0 <__cxa_allocate_exception+0x38>
80003828:	30 2a       	mov	r10,2
8000382a:	30 19       	mov	r9,1
8000382c:	cf 4b       	rjmp	80003814 <__cxa_allocate_exception+0x9c>
8000382e:	30 4a       	mov	r10,4
80003830:	30 29       	mov	r9,2
80003832:	cf 1b       	rjmp	80003814 <__cxa_allocate_exception+0x9c>
80003834:	40 6c       	lddsp	r12,sp[0x18]
80003836:	40 78       	lddsp	r8,sp[0x1c]
80003838:	5b f8       	cp.w	r8,-1
8000383a:	c0 50       	breq	80003844 <__cxa_allocate_exception+0xcc>
8000383c:	3f f8       	mov	r8,-1
8000383e:	50 58       	stdsp	sp[0x14],r8
80003840:	f0 1f 00 0e 	mcall	80003878 <__cxa_allocate_exception+0x100>
80003844:	50 58       	stdsp	sp[0x14],r8
80003846:	f0 1f 00 0e 	mcall	8000387c <__cxa_allocate_exception+0x104>
8000384a:	00 00       	add	r0,r0
8000384c:	80 00       	ld.sh	r0,r0[0x0]
8000384e:	3e d4       	mov	r4,-19
80003850:	00 00       	add	r0,r0
80003852:	00 54       	eor	r4,r0
80003854:	80 00       	ld.sh	r0,r0[0x0]
80003856:	38 34       	mov	r4,-125
80003858:	80 00       	ld.sh	r0,r0[0x0]
8000385a:	88 e4       	ld.uh	r4,r4[0xc]
8000385c:	80 00       	ld.sh	r0,r0[0x0]
8000385e:	90 28       	ld.sh	r8,r8[0x4]
80003860:	80 00       	ld.sh	r0,r0[0x0]
80003862:	43 48       	lddsp	r8,sp[0xd0]
80003864:	80 00       	ld.sh	r0,r0[0x0]
80003866:	96 4e       	ld.sh	lr,r11[0x8]
80003868:	80 00       	ld.sh	r0,r0[0x0]
8000386a:	88 f4       	ld.uh	r4,r4[0xe]
8000386c:	00 00       	add	r0,r0
8000386e:	07 70       	ld.ub	r0,--r3
80003870:	80 00       	ld.sh	r0,r0[0x0]
80003872:	43 d0       	lddsp	r0,sp[0xf4]
80003874:	00 00       	add	r0,r0
80003876:	07 74       	ld.ub	r4,--r3
80003878:	80 00       	ld.sh	r0,r0[0x0]
8000387a:	8a ac       	ld.uh	r12,r5[0x4]
8000387c:	80 00       	ld.sh	r0,r0[0x0]
8000387e:	3d 94       	mov	r4,-39

80003880 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcElPKvPKNS_17__class_type_infoES2_>:
80003880:	eb cd 40 80 	pushm	r7,lr
80003884:	14 38       	cp.w	r8,r10
80003886:	c0 80       	breq	80003896 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcElPKvPKNS_17__class_type_infoES2_+0x16>
80003888:	78 27       	ld.w	r7,r12[0x8]
8000388a:	0e 9c       	mov	r12,r7
8000388c:	6e 07       	ld.w	r7,r7[0x0]
8000388e:	6e 87       	ld.w	r7,r7[0x20]
80003890:	5d 17       	icall	r7
80003892:	e3 cd 80 80 	ldm	sp++,r7,pc
80003896:	78 1e       	ld.w	lr,r12[0x4]
80003898:	72 17       	ld.w	r7,r9[0x4]
8000389a:	0e 3e       	cp.w	lr,r7
8000389c:	cf 61       	brne	80003888 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcElPKvPKNS_17__class_type_infoES2_+0x8>
8000389e:	30 6c       	mov	r12,6
800038a0:	e3 cd 80 80 	ldm	sp++,r7,pc

800038a4 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastElNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
800038a4:	d4 21       	pushm	r4-r7,lr
800038a6:	fa c4 ff ec 	sub	r4,sp,-20
800038aa:	72 15       	ld.w	r5,r9[0x4]
800038ac:	68 2e       	ld.w	lr,r4[0x8]
800038ae:	68 06       	ld.w	r6,r4[0x0]
800038b0:	68 17       	ld.w	r7,r4[0x4]
800038b2:	78 14       	ld.w	r4,r12[0x4]
800038b4:	0a 34       	cp.w	r4,r5
800038b6:	c0 d0       	breq	800038d0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastElNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2c>
800038b8:	0e 38       	cp.w	r8,r7
800038ba:	c1 90       	breq	800038ec <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastElNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x48>
800038bc:	78 24       	ld.w	r4,r12[0x8]
800038be:	08 9c       	mov	r12,r4
800038c0:	68 04       	ld.w	r4,r4[0x0]
800038c2:	1a de       	st.w	--sp,lr
800038c4:	1a d7       	st.w	--sp,r7
800038c6:	1a d6       	st.w	--sp,r6
800038c8:	68 77       	ld.w	r7,r4[0x1c]
800038ca:	5d 17       	icall	r7
800038cc:	2f dd       	sub	sp,-12
800038ce:	d8 22       	popm	r4-r7,pc
800038d0:	9d 1a       	st.w	lr[0x4],r10
800038d2:	9d 08       	st.w	lr[0x0],r8
800038d4:	58 0b       	cp.w	r11,0
800038d6:	c1 05       	brlt	800038f6 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastElNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x52>
800038d8:	f0 0b 00 0b 	add	r11,r8,r11
800038dc:	30 0c       	mov	r12,0
800038de:	16 37       	cp.w	r7,r11
800038e0:	f9 b7 00 06 	moveq	r7,6
800038e4:	f9 b7 01 01 	movne	r7,1
800038e8:	9d 37       	st.w	lr[0xc],r7
800038ea:	d8 22       	popm	r4-r7,pc
800038ec:	6c 15       	ld.w	r5,r6[0x4]
800038ee:	0a 34       	cp.w	r4,r5
800038f0:	ce 61       	brne	800038bc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastElNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x18>
800038f2:	9d 2a       	st.w	lr[0x8],r10
800038f4:	d8 2a       	popm	r4-r7,pc,r12=0
800038f6:	5b eb       	cp.w	r11,-2
800038f8:	c0 20       	breq	800038fc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastElNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x58>
800038fa:	d8 2a       	popm	r4-r7,pc,r12=0
800038fc:	30 18       	mov	r8,1
800038fe:	9d 38       	st.w	lr[0xc],r8
80003900:	cf db       	rjmp	800038fa <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastElNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x56>
80003902:	d7 03       	nop

80003904 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
80003904:	d4 21       	pushm	r4-r7,lr
80003906:	18 94       	mov	r4,r12
80003908:	16 97       	mov	r7,r11
8000390a:	14 96       	mov	r6,r10
8000390c:	12 95       	mov	r5,r9
8000390e:	f0 1f 00 07 	mcall	80003928 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x24>
80003912:	c0 20       	breq	80003916 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x12>
80003914:	da 2a       	popm	r4-r7,pc,r12=1
80003916:	68 28       	ld.w	r8,r4[0x8]
80003918:	0a 99       	mov	r9,r5
8000391a:	0c 9a       	mov	r10,r6
8000391c:	0e 9b       	mov	r11,r7
8000391e:	10 9c       	mov	r12,r8
80003920:	70 08       	ld.w	r8,r8[0x0]
80003922:	70 68       	ld.w	r8,r8[0x18]
80003924:	5d 18       	icall	r8
80003926:	d8 22       	popm	r4-r7,pc
80003928:	80 00       	ld.sh	r0,r0[0x0]
8000392a:	46 8a       	lddsp	r10,sp[0x1a0]

8000392c <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
8000392c:	d4 01       	pushm	lr
8000392e:	48 48       	lddpc	r8,8000393c <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>
80003930:	2f 88       	sub	r8,-8
80003932:	99 08       	st.w	r12[0x0],r8
80003934:	f0 1f 00 03 	mcall	80003940 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x14>
80003938:	d8 02       	popm	pc
8000393a:	00 00       	add	r0,r0
8000393c:	80 00       	ld.sh	r0,r0[0x0]
8000393e:	e8 40 80 00 	cp.w	r0,557056
80003942:	46 bc       	lddsp	r12,sp[0x1ac]

80003944 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
80003944:	eb cd 40 80 	pushm	r7,lr
80003948:	48 68       	lddpc	r8,80003960 <_ZN10__cxxabiv120__si_class_type_infoD0Ev+0x1c>
8000394a:	2f 88       	sub	r8,-8
8000394c:	18 97       	mov	r7,r12
8000394e:	99 08       	st.w	r12[0x0],r8
80003950:	f0 1f 00 05 	mcall	80003964 <_ZN10__cxxabiv120__si_class_type_infoD0Ev+0x20>
80003954:	0e 9c       	mov	r12,r7
80003956:	f0 1f 00 05 	mcall	80003968 <_ZN10__cxxabiv120__si_class_type_infoD0Ev+0x24>
8000395a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000395e:	00 00       	add	r0,r0
80003960:	80 00       	ld.sh	r0,r0[0x0]
80003962:	e8 40 80 00 	cp.w	r0,557056
80003966:	46 bc       	lddsp	r12,sp[0x1ac]
80003968:	80 00       	ld.sh	r0,r0[0x0]
8000396a:	36 10       	mov	r0,97

8000396c <__cxa_rethrow>:
8000396c:	eb cd 40 80 	pushm	r7,lr
80003970:	f0 1f 00 15 	mcall	800039c4 <__cxa_rethrow+0x58>
80003974:	78 18       	ld.w	r8,r12[0x4]
80003976:	2f f8       	sub	r8,-1
80003978:	99 18       	st.w	r12[0x4],r8
8000397a:	78 07       	ld.w	r7,r12[0x0]
8000397c:	58 07       	cp.w	r7,0
8000397e:	c1 c0       	breq	800039b6 <__cxa_rethrow+0x4a>
80003980:	ee ea 00 2c 	ld.d	r10,r7[44]
80003984:	e0 68 d5 00 	mov	r8,54528
80003988:	ea 18 bc d4 	orh	r8,0xbcd4
8000398c:	e0 69 aa bc 	mov	r9,43708
80003990:	ea 19 b8 b1 	orh	r9,0xb8b1
80003994:	f4 08 00 08 	add	r8,r10,r8
80003998:	f6 09 00 49 	adc	r9,r11,r9
8000399c:	58 18       	cp.w	r8,1
8000399e:	5c 29       	cpc	r9
800039a0:	e0 88 00 0d 	brls	800039ba <__cxa_rethrow+0x4e>
800039a4:	30 08       	mov	r8,0
800039a6:	99 08       	st.w	r12[0x0],r8
800039a8:	2d 47       	sub	r7,-44
800039aa:	0e 9c       	mov	r12,r7
800039ac:	f0 1f 00 07 	mcall	800039c8 <__cxa_rethrow+0x5c>
800039b0:	0e 9c       	mov	r12,r7
800039b2:	f0 1f 00 07 	mcall	800039cc <__cxa_rethrow+0x60>
800039b6:	f0 1f 00 07 	mcall	800039d0 <__cxa_rethrow+0x64>
800039ba:	6e 58       	ld.w	r8,r7[0x14]
800039bc:	5c 38       	neg	r8
800039be:	8f 58       	st.w	r7[0x14],r8
800039c0:	cf 4b       	rjmp	800039a8 <__cxa_rethrow+0x3c>
800039c2:	00 00       	add	r0,r0
800039c4:	80 00       	ld.sh	r0,r0[0x0]
800039c6:	43 48       	lddsp	r8,sp[0xd0]
800039c8:	80 00       	ld.sh	r0,r0[0x0]
800039ca:	8b 74       	st.w	r5[0x1c],r4
800039cc:	80 00       	ld.sh	r0,r0[0x0]
800039ce:	44 d4       	lddsp	r4,sp[0x134]
800039d0:	80 00       	ld.sh	r0,r0[0x0]
800039d2:	43 d0       	lddsp	r0,sp[0xf4]

800039d4 <__cxa_throw>:
800039d4:	eb cd 40 80 	pushm	r7,lr
800039d8:	30 18       	mov	r8,1
800039da:	f8 c7 00 14 	sub	r7,r12,20
800039de:	24 4c       	sub	r12,68
800039e0:	99 08       	st.w	r12[0x0],r8
800039e2:	48 f8       	lddpc	r8,80003a1c <__cxa_throw+0x48>
800039e4:	70 08       	ld.w	r8,r8[0x0]
800039e6:	99 38       	st.w	r12[0xc],r8
800039e8:	48 e8       	lddpc	r8,80003a20 <__cxa_throw+0x4c>
800039ea:	70 08       	ld.w	r8,r8[0x0]
800039ec:	99 48       	st.w	r12[0x10],r8
800039ee:	e0 68 2b 00 	mov	r8,11008
800039f2:	ea 18 43 2b 	orh	r8,0x432b
800039f6:	e0 69 55 43 	mov	r9,21827
800039fa:	ea 19 47 4e 	orh	r9,0x474e
800039fe:	f8 e9 00 30 	st.d	r12[48],r8
80003a02:	48 98       	lddpc	r8,80003a24 <__cxa_throw+0x50>
80003a04:	99 1b       	st.w	r12[0x4],r11
80003a06:	99 2a       	st.w	r12[0x8],r10
80003a08:	99 e8       	st.w	r12[0x38],r8
80003a0a:	0e 9c       	mov	r12,r7
80003a0c:	f0 1f 00 07 	mcall	80003a28 <__cxa_throw+0x54>
80003a10:	0e 9c       	mov	r12,r7
80003a12:	f0 1f 00 07 	mcall	80003a2c <__cxa_throw+0x58>
80003a16:	f0 1f 00 07 	mcall	80003a30 <__cxa_throw+0x5c>
80003a1a:	00 00       	add	r0,r0
80003a1c:	00 00       	add	r0,r0
80003a1e:	01 00       	ld.w	r0,r0++
80003a20:	00 00       	add	r0,r0
80003a22:	01 04       	ld.w	r4,r0++
80003a24:	80 00       	ld.sh	r0,r0[0x0]
80003a26:	3a 34       	mov	r4,-93
80003a28:	80 00       	ld.sh	r0,r0[0x0]
80003a2a:	8b 0c       	st.w	r5[0x0],r12
80003a2c:	80 00       	ld.sh	r0,r0[0x0]
80003a2e:	44 d4       	lddsp	r4,sp[0x134]
80003a30:	80 00       	ld.sh	r0,r0[0x0]
80003a32:	43 d0       	lddsp	r0,sp[0xf4]

80003a34 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP17_Unwind_Exception>:
80003a34:	eb cd 40 80 	pushm	r7,lr
80003a38:	f6 c9 00 30 	sub	r9,r11,48
80003a3c:	58 1c       	cp.w	r12,1
80003a3e:	e0 8b 00 19 	brhi	80003a70 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP17_Unwind_Exception+0x3c>
80003a42:	d2 53       	ssrf	0x5
80003a44:	72 08       	ld.w	r8,r9[0x0]
80003a46:	20 18       	sub	r8,1
80003a48:	f3 78 00 00 	stcond	r9[0],r8
80003a4c:	cf b1       	brne	80003a42 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP17_Unwind_Exception+0xe>
80003a4e:	58 08       	cp.w	r8,0
80003a50:	c0 b1       	brne	80003a66 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP17_Unwind_Exception+0x32>
80003a52:	72 28       	ld.w	r8,r9[0x8]
80003a54:	58 08       	cp.w	r8,0
80003a56:	c0 a0       	breq	80003a6a <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP17_Unwind_Exception+0x36>
80003a58:	f6 c7 ff ec 	sub	r7,r11,-20
80003a5c:	0e 9c       	mov	r12,r7
80003a5e:	5d 18       	icall	r8
80003a60:	0e 9c       	mov	r12,r7
80003a62:	f0 1f 00 06 	mcall	80003a78 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP17_Unwind_Exception+0x44>
80003a66:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a6a:	f6 c7 ff ec 	sub	r7,r11,-20
80003a6e:	cf 9b       	rjmp	80003a60 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP17_Unwind_Exception+0x2c>
80003a70:	72 4c       	ld.w	r12,r9[0x10]
80003a72:	f0 1f 00 03 	mcall	80003a7c <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP17_Unwind_Exception+0x48>
80003a76:	00 00       	add	r0,r0
80003a78:	80 00       	ld.sh	r0,r0[0x0]
80003a7a:	37 38       	mov	r8,115
80003a7c:	80 00       	ld.sh	r0,r0[0x0]
80003a7e:	43 50       	lddsp	r0,sp[0xd4]

80003a80 <_ZL16get_adjusted_ptrPKSt9type_infoS1_PPv>:
80003a80:	eb cd 40 c0 	pushm	r6-r7,lr
80003a84:	20 2d       	sub	sp,8
80003a86:	74 09       	ld.w	r9,r10[0x0]
80003a88:	76 08       	ld.w	r8,r11[0x0]
80003a8a:	50 0b       	stdsp	sp[0x0],r11
80003a8c:	18 96       	mov	r6,r12
80003a8e:	14 97       	mov	r7,r10
80003a90:	16 9c       	mov	r12,r11
80003a92:	70 28       	ld.w	r8,r8[0x8]
80003a94:	50 19       	stdsp	sp[0x4],r9
80003a96:	5d 18       	icall	r8
80003a98:	40 0b       	lddsp	r11,sp[0x0]
80003a9a:	c0 40       	breq	80003aa2 <_ZL16get_adjusted_ptrPKSt9type_infoS1_PPv+0x22>
80003a9c:	40 18       	lddsp	r8,sp[0x4]
80003a9e:	70 08       	ld.w	r8,r8[0x0]
80003aa0:	50 18       	stdsp	sp[0x4],r8
80003aa2:	6c 08       	ld.w	r8,r6[0x0]
80003aa4:	0c 9c       	mov	r12,r6
80003aa6:	70 48       	ld.w	r8,r8[0x10]
80003aa8:	30 19       	mov	r9,1
80003aaa:	fa ca ff fc 	sub	r10,sp,-4
80003aae:	5d 18       	icall	r8
80003ab0:	c0 40       	breq	80003ab8 <_ZL16get_adjusted_ptrPKSt9type_infoS1_PPv+0x38>
80003ab2:	40 18       	lddsp	r8,sp[0x4]
80003ab4:	30 1c       	mov	r12,1
80003ab6:	8f 08       	st.w	r7[0x0],r8
80003ab8:	2f ed       	sub	sp,-8
80003aba:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003abe:	d7 03       	nop

80003ac0 <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
80003ac0:	d4 01       	pushm	lr
80003ac2:	3f f8       	mov	r8,-1
80003ac4:	f0 0c 18 00 	cp.b	r12,r8
80003ac8:	c1 60       	breq	80003af4 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x34>
80003aca:	18 98       	mov	r8,r12
80003acc:	e2 18 00 70 	andl	r8,0x70,COH
80003ad0:	e0 48 00 20 	cp.w	r8,32
80003ad4:	c1 80       	breq	80003b04 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x44>
80003ad6:	e0 8a 00 0d 	brle	80003af0 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x30>
80003ada:	e0 48 00 40 	cp.w	r8,64
80003ade:	c0 f0       	breq	80003afc <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x3c>
80003ae0:	e0 48 00 50 	cp.w	r8,80
80003ae4:	c0 80       	breq	80003af4 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x34>
80003ae6:	e0 48 00 30 	cp.w	r8,48
80003aea:	c1 10       	breq	80003b0c <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x4c>
80003aec:	f0 1f 00 0a 	mcall	80003b14 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x54>
80003af0:	58 08       	cp.w	r8,0
80003af2:	c0 21       	brne	80003af6 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x36>
80003af4:	d8 0a       	popm	pc,r12=0
80003af6:	59 08       	cp.w	r8,16
80003af8:	cf a1       	brne	80003aec <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2c>
80003afa:	cf db       	rjmp	80003af4 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x34>
80003afc:	16 9c       	mov	r12,r11
80003afe:	f0 1f 00 07 	mcall	80003b18 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x58>
80003b02:	d8 02       	popm	pc
80003b04:	16 9c       	mov	r12,r11
80003b06:	f0 1f 00 06 	mcall	80003b1c <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x5c>
80003b0a:	d8 02       	popm	pc
80003b0c:	16 9c       	mov	r12,r11
80003b0e:	f0 1f 00 05 	mcall	80003b20 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x60>
80003b12:	d8 02       	popm	pc
80003b14:	80 00       	ld.sh	r0,r0[0x0]
80003b16:	8b b0       	st.w	r5[0x2c],r0
80003b18:	80 00       	ld.sh	r0,r0[0x0]
80003b1a:	89 44       	st.w	r4[0x10],r4
80003b1c:	80 00       	ld.sh	r0,r0[0x0]
80003b1e:	89 4a       	st.w	r4[0x10],r10
80003b20:	80 00       	ld.sh	r0,r0[0x0]
80003b22:	89 48       	st.w	r4[0x10],r8

80003b24 <_ZL28read_encoded_value_with_basehjPKhPj>:
80003b24:	d4 21       	pushm	r4-r7,lr
80003b26:	35 08       	mov	r8,80
80003b28:	f0 0c 18 00 	cp.b	r12,r8
80003b2c:	c6 c0       	breq	80003c04 <_ZL28read_encoded_value_with_basehjPKhPj+0xe0>
80003b2e:	14 96       	mov	r6,r10
80003b30:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
80003b34:	58 c8       	cp.w	r8,12
80003b36:	e0 88 00 04 	brls	80003b3e <_ZL28read_encoded_value_with_basehjPKhPj+0x1a>
80003b3a:	f0 1f 00 37 	mcall	80003c14 <_ZL28read_encoded_value_with_basehjPKhPj+0xf0>
80003b3e:	4b 7e       	lddpc	lr,80003c18 <_ZL28read_encoded_value_with_basehjPKhPj+0xf4>
80003b40:	fc 08 03 2f 	ld.w	pc,lr[r8<<0x2]
80003b44:	15 8e       	ld.ub	lr,r10[0x0]
80003b46:	15 98       	ld.ub	r8,r10[0x1]
80003b48:	b1 68       	lsl	r8,0x10
80003b4a:	f1 ee 11 88 	or	r8,r8,lr<<0x18
80003b4e:	15 ae       	ld.ub	lr,r10[0x2]
80003b50:	f1 ee 10 88 	or	r8,r8,lr<<0x8
80003b54:	15 be       	ld.ub	lr,r10[0x3]
80003b56:	2f ca       	sub	r10,-4
80003b58:	fd e8 10 08 	or	r8,lr,r8
80003b5c:	58 08       	cp.w	r8,0
80003b5e:	c0 d0       	breq	80003b78 <_ZL28read_encoded_value_with_basehjPKhPj+0x54>
80003b60:	18 9e       	mov	lr,r12
80003b62:	e2 1e 00 70 	andl	lr,0x70,COH
80003b66:	59 0e       	cp.w	lr,16
80003b68:	ec 0b 17 00 	moveq	r11,r6
80003b6c:	16 08       	add	r8,r11
80003b6e:	30 0b       	mov	r11,0
80003b70:	f6 0c 18 00 	cp.b	r12,r11
80003b74:	c0 24       	brge	80003b78 <_ZL28read_encoded_value_with_basehjPKhPj+0x54>
80003b76:	70 08       	ld.w	r8,r8[0x0]
80003b78:	93 08       	st.w	r9[0x0],r8
80003b7a:	14 9c       	mov	r12,r10
80003b7c:	d8 22       	popm	r4-r7,pc
80003b7e:	15 ce       	ld.ub	lr,r10[0x4]
80003b80:	15 d8       	ld.ub	r8,r10[0x5]
80003b82:	b1 68       	lsl	r8,0x10
80003b84:	f1 ee 11 88 	or	r8,r8,lr<<0x18
80003b88:	15 ee       	ld.ub	lr,r10[0x6]
80003b8a:	f1 ee 10 88 	or	r8,r8,lr<<0x8
80003b8e:	15 fe       	ld.ub	lr,r10[0x7]
80003b90:	2f 8a       	sub	r10,-8
80003b92:	fd e8 10 08 	or	r8,lr,r8
80003b96:	ce 3b       	rjmp	80003b5c <_ZL28read_encoded_value_with_basehjPKhPj+0x38>
80003b98:	30 08       	mov	r8,0
80003b9a:	10 9e       	mov	lr,r8
80003b9c:	10 94       	mov	r4,r8
80003b9e:	15 37       	ld.ub	r7,r10++
80003ba0:	eb d7 c0 07 	bfextu	r5,r7,0x0,0x7
80003ba4:	ea 0e 09 45 	lsl	r5,r5,lr
80003ba8:	2f 9e       	sub	lr,-7
80003baa:	0a 48       	or	r8,r5
80003bac:	e8 07 18 00 	cp.b	r7,r4
80003bb0:	cf 75       	brlt	80003b9e <_ZL28read_encoded_value_with_basehjPKhPj+0x7a>
80003bb2:	cd 5b       	rjmp	80003b5c <_ZL28read_encoded_value_with_basehjPKhPj+0x38>
80003bb4:	30 08       	mov	r8,0
80003bb6:	10 9e       	mov	lr,r8
80003bb8:	10 94       	mov	r4,r8
80003bba:	15 37       	ld.ub	r7,r10++
80003bbc:	eb d7 c0 07 	bfextu	r5,r7,0x0,0x7
80003bc0:	ea 0e 09 45 	lsl	r5,r5,lr
80003bc4:	2f 9e       	sub	lr,-7
80003bc6:	0a 48       	or	r8,r5
80003bc8:	0e 95       	mov	r5,r7
80003bca:	e8 07 18 00 	cp.b	r7,r4
80003bce:	cf 65       	brlt	80003bba <_ZL28read_encoded_value_with_basehjPKhPj+0x96>
80003bd0:	59 fe       	cp.w	lr,31
80003bd2:	fe 9b ff c5 	brhi	80003b5c <_ZL28read_encoded_value_with_basehjPKhPj+0x38>
80003bd6:	e2 17 00 40 	andl	r7,0x40,COH
80003bda:	cc 10       	breq	80003b5c <_ZL28read_encoded_value_with_basehjPKhPj+0x38>
80003bdc:	3f f7       	mov	r7,-1
80003bde:	ee 0e 09 4e 	lsl	lr,r7,lr
80003be2:	fd e8 10 08 	or	r8,lr,r8
80003be6:	cb bb       	rjmp	80003b5c <_ZL28read_encoded_value_with_basehjPKhPj+0x38>
80003be8:	15 8e       	ld.ub	lr,r10[0x0]
80003bea:	15 98       	ld.ub	r8,r10[0x1]
80003bec:	2f ea       	sub	r10,-2
80003bee:	f1 ee 10 88 	or	r8,r8,lr<<0x8
80003bf2:	b1 68       	lsl	r8,0x10
80003bf4:	b1 48       	asr	r8,0x10
80003bf6:	cb 3b       	rjmp	80003b5c <_ZL28read_encoded_value_with_basehjPKhPj+0x38>
80003bf8:	15 8e       	ld.ub	lr,r10[0x0]
80003bfa:	15 98       	ld.ub	r8,r10[0x1]
80003bfc:	2f ea       	sub	r10,-2
80003bfe:	f1 ee 10 88 	or	r8,r8,lr<<0x8
80003c02:	ca db       	rjmp	80003b5c <_ZL28read_encoded_value_with_basehjPKhPj+0x38>
80003c04:	2f da       	sub	r10,-3
80003c06:	e0 1a ff fc 	andl	r10,0xfffc
80003c0a:	15 08       	ld.w	r8,r10++
80003c0c:	93 08       	st.w	r9[0x0],r8
80003c0e:	14 9c       	mov	r12,r10
80003c10:	d8 22       	popm	r4-r7,pc
80003c12:	00 00       	add	r0,r0
80003c14:	80 00       	ld.sh	r0,r0[0x0]
80003c16:	8b b0       	st.w	r5[0x2c],r0
80003c18:	80 00       	ld.sh	r0,r0[0x0]
80003c1a:	e8 a0 d4 21 	rcall	8011e45c <_data_lma+0x10ed5c>

80003c1c <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
80003c1c:	d4 21       	pushm	r4-r7,lr
80003c1e:	16 95       	mov	r5,r11
80003c20:	14 97       	mov	r7,r10
80003c22:	18 94       	mov	r4,r12
80003c24:	58 0c       	cp.w	r12,0
80003c26:	c0 30       	breq	80003c2c <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x10>
80003c28:	f0 1f 00 26 	mcall	80003cc0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0xa4>
80003c2c:	8f 0c       	st.w	r7[0x0],r12
80003c2e:	3f f8       	mov	r8,-1
80003c30:	0b 36       	ld.ub	r6,r5++
80003c32:	f0 06 18 00 	cp.b	r6,r8
80003c36:	c3 90       	breq	80003ca8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x8c>
80003c38:	08 9b       	mov	r11,r4
80003c3a:	0c 9c       	mov	r12,r6
80003c3c:	f0 1f 00 22 	mcall	80003cc4 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0xa8>
80003c40:	0a 9a       	mov	r10,r5
80003c42:	18 9b       	mov	r11,r12
80003c44:	ee c9 ff fc 	sub	r9,r7,-4
80003c48:	0c 9c       	mov	r12,r6
80003c4a:	f0 1f 00 20 	mcall	80003cc8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0xac>
80003c4e:	18 95       	mov	r5,r12
80003c50:	0b 38       	ld.ub	r8,r5++
80003c52:	ef 68 00 14 	st.b	r7[20],r8
80003c56:	3f f9       	mov	r9,-1
80003c58:	f2 08 18 00 	cp.b	r8,r9
80003c5c:	c2 e0       	breq	80003cb8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x9c>
80003c5e:	30 0a       	mov	r10,0
80003c60:	14 98       	mov	r8,r10
80003c62:	14 9c       	mov	r12,r10
80003c64:	0b 39       	ld.ub	r9,r5++
80003c66:	f7 d9 c0 07 	bfextu	r11,r9,0x0,0x7
80003c6a:	f6 08 09 4b 	lsl	r11,r11,r8
80003c6e:	2f 98       	sub	r8,-7
80003c70:	16 4a       	or	r10,r11
80003c72:	f8 09 18 00 	cp.b	r9,r12
80003c76:	cf 75       	brlt	80003c64 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x48>
80003c78:	ea 0a 00 0a 	add	r10,r5,r10
80003c7c:	8f 3a       	st.w	r7[0xc],r10
80003c7e:	0a 9c       	mov	r12,r5
80003c80:	19 38       	ld.ub	r8,r12++
80003c82:	30 0a       	mov	r10,0
80003c84:	ef 68 00 15 	st.b	r7[21],r8
80003c88:	14 96       	mov	r6,r10
80003c8a:	14 98       	mov	r8,r10
80003c8c:	19 39       	ld.ub	r9,r12++
80003c8e:	f7 d9 c0 07 	bfextu	r11,r9,0x0,0x7
80003c92:	f6 08 09 4b 	lsl	r11,r11,r8
80003c96:	2f 98       	sub	r8,-7
80003c98:	16 4a       	or	r10,r11
80003c9a:	ec 09 18 00 	cp.b	r9,r6
80003c9e:	cf 75       	brlt	80003c8c <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x70>
80003ca0:	f8 0a 00 0a 	add	r10,r12,r10
80003ca4:	8f 4a       	st.w	r7[0x10],r10
80003ca6:	d8 22       	popm	r4-r7,pc
80003ca8:	8f 1c       	st.w	r7[0x4],r12
80003caa:	0b 38       	ld.ub	r8,r5++
80003cac:	ef 68 00 14 	st.b	r7[20],r8
80003cb0:	3f f9       	mov	r9,-1
80003cb2:	f2 08 18 00 	cp.b	r8,r9
80003cb6:	cd 41       	brne	80003c5e <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x42>
80003cb8:	30 08       	mov	r8,0
80003cba:	8f 38       	st.w	r7[0xc],r8
80003cbc:	ce 1b       	rjmp	80003c7e <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x62>
80003cbe:	00 00       	add	r0,r0
80003cc0:	80 00       	ld.sh	r0,r0[0x0]
80003cc2:	89 44       	st.w	r4[0x10],r4
80003cc4:	80 00       	ld.sh	r0,r0[0x0]
80003cc6:	3a c0       	mov	r0,-84
80003cc8:	80 00       	ld.sh	r0,r0[0x0]
80003cca:	3b 24       	mov	r4,-78

80003ccc <_ZL15get_ttype_entryP16lsda_header_infom>:
80003ccc:	d4 01       	pushm	lr
80003cce:	20 1d       	sub	sp,4
80003cd0:	3f f9       	mov	r9,-1
80003cd2:	18 98       	mov	r8,r12
80003cd4:	f9 3c 00 14 	ld.ub	r12,r12[20]
80003cd8:	f2 0c 18 00 	cp.b	r12,r9
80003cdc:	c2 40       	breq	80003d24 <_ZL15get_ttype_entryP16lsda_header_infom+0x58>
80003cde:	f3 dc c0 03 	bfextu	r9,r12,0x0,0x3
80003ce2:	58 29       	cp.w	r9,2
80003ce4:	c1 c0       	breq	80003d1c <_ZL15get_ttype_entryP16lsda_header_infom+0x50>
80003ce6:	e0 8a 00 08 	brle	80003cf6 <_ZL15get_ttype_entryP16lsda_header_infom+0x2a>
80003cea:	58 39       	cp.w	r9,3
80003cec:	c0 70       	breq	80003cfa <_ZL15get_ttype_entryP16lsda_header_infom+0x2e>
80003cee:	58 49       	cp.w	r9,4
80003cf0:	c1 20       	breq	80003d14 <_ZL15get_ttype_entryP16lsda_header_infom+0x48>
80003cf2:	f0 1f 00 0e 	mcall	80003d28 <_ZL15get_ttype_entryP16lsda_header_infom+0x5c>
80003cf6:	58 09       	cp.w	r9,0
80003cf8:	cf d1       	brne	80003cf2 <_ZL15get_ttype_entryP16lsda_header_infom+0x26>
80003cfa:	f6 0a 15 02 	lsl	r10,r11,0x2
80003cfe:	5c 3a       	neg	r10
80003d00:	70 2b       	ld.w	r11,r8[0x8]
80003d02:	70 38       	ld.w	r8,r8[0xc]
80003d04:	1a 99       	mov	r9,sp
80003d06:	f0 0a 00 0a 	add	r10,r8,r10
80003d0a:	f0 1f 00 09 	mcall	80003d2c <_ZL15get_ttype_entryP16lsda_header_infom+0x60>
80003d0e:	40 0c       	lddsp	r12,sp[0x0]
80003d10:	2f fd       	sub	sp,-4
80003d12:	d8 02       	popm	pc
80003d14:	f6 0a 15 03 	lsl	r10,r11,0x3
80003d18:	5c 3a       	neg	r10
80003d1a:	cf 3b       	rjmp	80003d00 <_ZL15get_ttype_entryP16lsda_header_infom+0x34>
80003d1c:	f6 0a 15 01 	lsl	r10,r11,0x1
80003d20:	5c 3a       	neg	r10
80003d22:	ce fb       	rjmp	80003d00 <_ZL15get_ttype_entryP16lsda_header_infom+0x34>
80003d24:	30 0a       	mov	r10,0
80003d26:	ce db       	rjmp	80003d00 <_ZL15get_ttype_entryP16lsda_header_infom+0x34>
80003d28:	80 00       	ld.sh	r0,r0[0x0]
80003d2a:	8b b0       	st.w	r5[0x2c],r0
80003d2c:	80 00       	ld.sh	r0,r0[0x0]
80003d2e:	3b 24       	mov	r4,-78

80003d30 <_ZL20check_exception_specP16lsda_header_infoPKSt9type_infoPvl>:
80003d30:	eb cd 40 f8 	pushm	r3-r7,lr
80003d34:	20 1d       	sub	sp,4
80003d36:	5c d9       	com	r9
80003d38:	16 93       	mov	r3,r11
80003d3a:	fa c7 ff fc 	sub	r7,sp,-4
80003d3e:	30 0b       	mov	r11,0
80003d40:	78 35       	ld.w	r5,r12[0xc]
80003d42:	18 96       	mov	r6,r12
80003d44:	12 05       	add	r5,r9
80003d46:	0e da       	st.w	--r7,r10
80003d48:	16 99       	mov	r9,r11
80003d4a:	16 94       	mov	r4,r11
80003d4c:	0b 38       	ld.ub	r8,r5++
80003d4e:	f5 d8 c0 07 	bfextu	r10,r8,0x0,0x7
80003d52:	f4 09 09 4a 	lsl	r10,r10,r9
80003d56:	14 4b       	or	r11,r10
80003d58:	e8 08 18 00 	cp.b	r8,r4
80003d5c:	c0 e5       	brlt	80003d78 <_ZL20check_exception_specP16lsda_header_infoPKSt9type_infoPvl+0x48>
80003d5e:	58 0b       	cp.w	r11,0
80003d60:	c0 e0       	breq	80003d7c <_ZL20check_exception_specP16lsda_header_infoPKSt9type_infoPvl+0x4c>
80003d62:	0c 9c       	mov	r12,r6
80003d64:	f0 1f 00 0a 	mcall	80003d8c <_ZL20check_exception_specP16lsda_header_infoPKSt9type_infoPvl+0x5c>
80003d68:	1a 9a       	mov	r10,sp
80003d6a:	06 9b       	mov	r11,r3
80003d6c:	f0 1f 00 09 	mcall	80003d90 <_ZL20check_exception_specP16lsda_header_infoPKSt9type_infoPvl+0x60>
80003d70:	c0 a1       	brne	80003d84 <_ZL20check_exception_specP16lsda_header_infoPKSt9type_infoPvl+0x54>
80003d72:	18 9b       	mov	r11,r12
80003d74:	18 99       	mov	r9,r12
80003d76:	ce bb       	rjmp	80003d4c <_ZL20check_exception_specP16lsda_header_infoPKSt9type_infoPvl+0x1c>
80003d78:	2f 99       	sub	r9,-7
80003d7a:	ce 9b       	rjmp	80003d4c <_ZL20check_exception_specP16lsda_header_infoPKSt9type_infoPvl+0x1c>
80003d7c:	16 9c       	mov	r12,r11
80003d7e:	2f fd       	sub	sp,-4
80003d80:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003d84:	2f fd       	sub	sp,-4
80003d86:	e3 cf 90 f8 	ldm	sp++,r3-r7,pc,r12=1
80003d8a:	00 00       	add	r0,r0
80003d8c:	80 00       	ld.sh	r0,r0[0x0]
80003d8e:	3c cc       	mov	r12,-52
80003d90:	80 00       	ld.sh	r0,r0[0x0]
80003d92:	3a 80       	mov	r0,-88

80003d94 <__cxa_call_unexpected>:
80003d94:	eb cd 40 c1 	pushm	r0,r6-r7,lr
80003d98:	21 9d       	sub	sp,100
80003d9a:	4b d9       	lddpc	r9,80003e8c <__cxa_call_unexpected+0xf8>
80003d9c:	fa c8 ff c8 	sub	r8,sp,-56
80003da0:	fa cb ff 9c 	sub	r11,sp,-100
80003da4:	91 2d       	st.w	r8[0x8],sp
80003da6:	91 0b       	st.w	r8[0x0],r11
80003da8:	50 c9       	stdsp	sp[0x30],r9
80003daa:	4b a9       	lddpc	r9,80003e90 <__cxa_call_unexpected+0xfc>
80003dac:	50 d9       	stdsp	sp[0x34],r9
80003dae:	4b a9       	lddpc	r9,80003e94 <__cxa_call_unexpected+0x100>
80003db0:	50 0c       	stdsp	sp[0x0],r12
80003db2:	91 19       	st.w	r8[0x4],r9
80003db4:	fa cc ff e8 	sub	r12,sp,-24
80003db8:	f0 1f 00 38 	mcall	80003e98 <__cxa_call_unexpected+0x104>
80003dbc:	40 0c       	lddsp	r12,sp[0x0]
80003dbe:	f0 1f 00 38 	mcall	80003e9c <__cxa_call_unexpected+0x108>
80003dc2:	40 08       	lddsp	r8,sp[0x0]
80003dc4:	22 c8       	sub	r8,44
80003dc6:	70 99       	ld.w	r9,r8[0x24]
80003dc8:	70 6a       	ld.w	r10,r8[0x18]
80003dca:	70 2c       	ld.w	r12,r8[0x8]
80003dcc:	51 59       	stdsp	sp[0x54],r9
80003dce:	70 89       	ld.w	r9,r8[0x20]
80003dd0:	70 38       	ld.w	r8,r8[0xc]
80003dd2:	50 28       	stdsp	sp[0x8],r8
80003dd4:	30 28       	mov	r8,2
80003dd6:	50 1a       	stdsp	sp[0x4],r10
80003dd8:	50 39       	stdsp	sp[0xc],r9
80003dda:	50 78       	stdsp	sp[0x1c],r8
80003ddc:	f0 1f 00 31 	mcall	80003ea0 <__cxa_call_unexpected+0x10c>
80003de0:	40 88       	lddsp	r8,sp[0x20]
80003de2:	50 58       	stdsp	sp[0x14],r8
80003de4:	40 78       	lddsp	r8,sp[0x1c]
80003de6:	58 18       	cp.w	r8,1
80003de8:	c0 e0       	breq	80003e04 <__cxa_call_unexpected+0x70>
80003dea:	30 0b       	mov	r11,0
80003dec:	50 7b       	stdsp	sp[0x1c],r11
80003dee:	f0 1f 00 2e 	mcall	80003ea4 <__cxa_call_unexpected+0x110>
80003df2:	30 0a       	mov	r10,0
80003df4:	50 7a       	stdsp	sp[0x1c],r10
80003df6:	f0 1f 00 2c 	mcall	80003ea4 <__cxa_call_unexpected+0x110>
80003dfa:	3f f8       	mov	r8,-1
80003dfc:	40 5c       	lddsp	r12,sp[0x14]
80003dfe:	50 78       	stdsp	sp[0x1c],r8
80003e00:	f0 1f 00 2a 	mcall	80003ea8 <__cxa_call_unexpected+0x114>
80003e04:	40 5c       	lddsp	r12,sp[0x14]
80003e06:	f0 1f 00 26 	mcall	80003e9c <__cxa_call_unexpected+0x108>
80003e0a:	f0 1f 00 29 	mcall	80003eac <__cxa_call_unexpected+0x118>
80003e0e:	30 16       	mov	r6,1
80003e10:	78 08       	ld.w	r8,r12[0x0]
80003e12:	30 07       	mov	r7,0
80003e14:	f0 ea 00 2c 	ld.d	r10,r8[44]
80003e18:	f0 c9 ff d4 	sub	r9,r8,-44
80003e1c:	0c 6a       	and	r10,r6
80003e1e:	0e 6b       	and	r11,r7
80003e20:	58 0a       	cp.w	r10,0
80003e22:	5c 2b       	cpc	r11
80003e24:	c1 80       	breq	80003e54 <__cxa_call_unexpected+0xc0>
80003e26:	f2 f9 ff d8 	ld.w	r9,r9[-40]
80003e2a:	50 49       	stdsp	sp[0x10],r9
80003e2c:	30 18       	mov	r8,1
80003e2e:	fa ca ff b4 	sub	r10,sp,-76
80003e32:	50 78       	stdsp	sp[0x1c],r8
80003e34:	40 3b       	lddsp	r11,sp[0xc]
80003e36:	30 0c       	mov	r12,0
80003e38:	f0 1f 00 1e 	mcall	80003eb0 <__cxa_call_unexpected+0x11c>
80003e3c:	40 4a       	lddsp	r10,sp[0x10]
80003e3e:	40 19       	lddsp	r9,sp[0x4]
80003e40:	fa cc ff b4 	sub	r12,sp,-76
80003e44:	f4 fb ff c0 	ld.w	r11,r10[-64]
80003e48:	f0 1f 00 1b 	mcall	80003eb4 <__cxa_call_unexpected+0x120>
80003e4c:	18 9a       	mov	r10,r12
80003e4e:	c0 60       	breq	80003e5a <__cxa_call_unexpected+0xc6>
80003e50:	f0 1f 00 1a 	mcall	80003eb8 <__cxa_call_unexpected+0x124>
80003e54:	2c 08       	sub	r8,-64
80003e56:	50 48       	stdsp	sp[0x10],r8
80003e58:	ce ab       	rjmp	80003e2c <__cxa_call_unexpected+0x98>
80003e5a:	30 18       	mov	r8,1
80003e5c:	40 19       	lddsp	r9,sp[0x4]
80003e5e:	50 78       	stdsp	sp[0x1c],r8
80003e60:	49 7b       	lddpc	r11,80003ebc <__cxa_call_unexpected+0x128>
80003e62:	fa cc ff b4 	sub	r12,sp,-76
80003e66:	f0 1f 00 14 	mcall	80003eb4 <__cxa_call_unexpected+0x120>
80003e6a:	c0 b0       	breq	80003e80 <__cxa_call_unexpected+0xec>
80003e6c:	30 4c       	mov	r12,4
80003e6e:	f0 1f 00 15 	mcall	80003ec0 <__cxa_call_unexpected+0x12c>
80003e72:	49 58       	lddpc	r8,80003ec4 <__cxa_call_unexpected+0x130>
80003e74:	2f 88       	sub	r8,-8
80003e76:	49 5a       	lddpc	r10,80003ec8 <__cxa_call_unexpected+0x134>
80003e78:	99 08       	st.w	r12[0x0],r8
80003e7a:	49 1b       	lddpc	r11,80003ebc <__cxa_call_unexpected+0x128>
80003e7c:	f0 1f 00 14 	mcall	80003ecc <__cxa_call_unexpected+0x138>
80003e80:	30 18       	mov	r8,1
80003e82:	40 2c       	lddsp	r12,sp[0x8]
80003e84:	50 78       	stdsp	sp[0x1c],r8
80003e86:	f0 1f 00 13 	mcall	80003ed0 <__cxa_call_unexpected+0x13c>
80003e8a:	00 00       	add	r0,r0
80003e8c:	80 00       	ld.sh	r0,r0[0x0]
80003e8e:	3e d4       	mov	r4,-19
80003e90:	00 00       	add	r0,r0
80003e92:	00 64       	and	r4,r0
80003e94:	80 00       	ld.sh	r0,r0[0x0]
80003e96:	3d e0       	mov	r0,-34
80003e98:	80 00       	ld.sh	r0,r0[0x0]
80003e9a:	88 e4       	ld.uh	r4,r4[0xc]
80003e9c:	80 00       	ld.sh	r0,r0[0x0]
80003e9e:	44 d4       	lddsp	r4,sp[0x134]
80003ea0:	80 00       	ld.sh	r0,r0[0x0]
80003ea2:	43 e4       	lddsp	r4,sp[0xf8]
80003ea4:	80 00       	ld.sh	r0,r0[0x0]
80003ea6:	44 50       	lddsp	r0,sp[0x114]
80003ea8:	80 00       	ld.sh	r0,r0[0x0]
80003eaa:	8a ac       	ld.uh	r12,r5[0x4]
80003eac:	80 00       	ld.sh	r0,r0[0x0]
80003eae:	43 40       	lddsp	r0,sp[0xd0]
80003eb0:	80 00       	ld.sh	r0,r0[0x0]
80003eb2:	3c 1c       	mov	r12,-63
80003eb4:	80 00       	ld.sh	r0,r0[0x0]
80003eb6:	3d 30       	mov	r0,-45
80003eb8:	80 00       	ld.sh	r0,r0[0x0]
80003eba:	39 6c       	mov	r12,-106
80003ebc:	80 00       	ld.sh	r0,r0[0x0]
80003ebe:	e9 64 80 00 	st.b	r4[-32768],r4
80003ec2:	37 78       	mov	r8,119
80003ec4:	80 00       	ld.sh	r0,r0[0x0]
80003ec6:	e8 d4 80 00 	satsub.w	r4,r4,-32768
80003eca:	42 f4       	lddsp	r4,sp[0xbc]
80003ecc:	80 00       	ld.sh	r0,r0[0x0]
80003ece:	39 d4       	mov	r4,-99
80003ed0:	80 00       	ld.sh	r0,r0[0x0]
80003ed2:	43 50       	lddsp	r0,sp[0xd4]

80003ed4 <__gxx_personality_sj0>:
80003ed4:	eb cd 40 f1 	pushm	r0,r4-r7,lr
80003ed8:	fa cd 00 a8 	sub	sp,sp,168
80003edc:	50 3c       	stdsp	sp[0xc],r12
80003ede:	50 7b       	stdsp	sp[0x1c],r11
80003ee0:	50 8a       	stdsp	sp[0x20],r10
80003ee2:	fa cc ff 58 	sub	r12,sp,-168
80003ee6:	fa ca ff 8c 	sub	r10,sp,-116
80003eea:	fe fb 03 9a 	ld.w	r11,pc[922]
80003eee:	95 0c       	st.w	r10[0x0],r12
80003ef0:	95 2d       	st.w	r10[0x8],sp
80003ef2:	51 bb       	stdsp	sp[0x6c],r11
80003ef4:	fe fb 03 94 	ld.w	r11,pc[916]
80003ef8:	43 0e       	lddsp	lr,sp[0xc0]
80003efa:	51 cb       	stdsp	sp[0x70],r11
80003efc:	fe fb 03 90 	ld.w	r11,pc[912]
80003f00:	50 2e       	stdsp	sp[0x8],lr
80003f02:	95 1b       	st.w	r10[0x4],r11
80003f04:	fa e9 00 24 	st.d	sp[36],r8
80003f08:	fa cc ff ac 	sub	r12,sp,-84
80003f0c:	f0 1f 00 e1 	mcall	80004290 <__gxx_personality_sj0+0x3bc>
80003f10:	40 3b       	lddsp	r11,sp[0xc]
80003f12:	58 1b       	cp.w	r11,1
80003f14:	c0 b0       	breq	80003f2a <__gxx_personality_sj0+0x56>
80003f16:	30 3a       	mov	r10,3
80003f18:	50 4a       	stdsp	sp[0x10],r10
80003f1a:	fa cc ff ac 	sub	r12,sp,-84
80003f1e:	f0 1f 00 de 	mcall	80004294 <__gxx_personality_sj0+0x3c0>
80003f22:	40 4c       	lddsp	r12,sp[0x10]
80003f24:	2d 6d       	sub	sp,-168
80003f26:	e3 cd 80 f1 	ldm	sp++,r0,r4-r7,pc
80003f2a:	30 08       	mov	r8,0
80003f2c:	fa ea 00 24 	ld.d	r10,sp[36]
80003f30:	52 88       	stdsp	sp[0xa0],r8
80003f32:	52 98       	stdsp	sp[0xa4],r8
80003f34:	e0 69 aa bc 	mov	r9,43708
80003f38:	ea 19 b8 b1 	orh	r9,0xb8b1
80003f3c:	e0 68 d5 00 	mov	r8,54528
80003f40:	ea 18 bc d4 	orh	r8,0xbcd4
80003f44:	f4 08 00 08 	add	r8,r10,r8
80003f48:	f6 09 00 49 	adc	r9,r11,r9
80003f4c:	58 18       	cp.w	r8,1
80003f4e:	5c 29       	cpc	r9
80003f50:	5f ba       	srhi	r10
80003f52:	40 89       	lddsp	r9,sp[0x20]
80003f54:	50 da       	stdsp	sp[0x34],r10
80003f56:	22 c9       	sub	r9,44
80003f58:	50 c9       	stdsp	sp[0x30],r9
80003f5a:	40 78       	lddsp	r8,sp[0x1c]
80003f5c:	58 68       	cp.w	r8,6
80003f5e:	c4 a0       	breq	80003ff2 <__gxx_personality_sj0+0x11e>
80003f60:	3f f8       	mov	r8,-1
80003f62:	40 2c       	lddsp	r12,sp[0x8]
80003f64:	51 68       	stdsp	sp[0x58],r8
80003f66:	f0 1f 00 cd 	mcall	80004298 <__gxx_personality_sj0+0x3c4>
80003f6a:	50 bc       	stdsp	sp[0x2c],r12
80003f6c:	c6 60       	breq	80004038 <__gxx_personality_sj0+0x164>
80003f6e:	fa ca ff 78 	sub	r10,sp,-136
80003f72:	18 9b       	mov	r11,r12
80003f74:	40 2c       	lddsp	r12,sp[0x8]
80003f76:	f0 1f 00 ca 	mcall	8000429c <__gxx_personality_sj0+0x3c8>
80003f7a:	40 2b       	lddsp	r11,sp[0x8]
80003f7c:	51 1c       	stdsp	sp[0x44],r12
80003f7e:	fb 3c 00 9c 	ld.ub	r12,sp[156]
80003f82:	f0 1f 00 c8 	mcall	800042a0 <__gxx_personality_sj0+0x3cc>
80003f86:	fa cb ff 60 	sub	r11,sp,-160
80003f8a:	52 4c       	stdsp	sp[0x90],r12
80003f8c:	40 2c       	lddsp	r12,sp[0x8]
80003f8e:	f0 1f 00 c6 	mcall	800042a4 <__gxx_personality_sj0+0x3d0>
80003f92:	42 88       	lddsp	r8,sp[0xa0]
80003f94:	f8 c9 00 01 	sub	r9,r12,1
80003f98:	58 08       	cp.w	r8,0
80003f9a:	f2 0c 17 00 	moveq	r12,r9
80003f9e:	58 0c       	cp.w	r12,0
80003fa0:	c4 c5       	brlt	80004038 <__gxx_personality_sj0+0x164>
80003fa2:	c4 e1       	brne	8000403e <__gxx_personality_sj0+0x16a>
80003fa4:	50 1c       	stdsp	sp[0x4],r12
80003fa6:	30 18       	mov	r8,1
80003fa8:	50 fc       	stdsp	sp[0x3c],r12
80003faa:	50 5c       	stdsp	sp[0x14],r12
80003fac:	40 7e       	lddsp	lr,sp[0x1c]
80003fae:	ed be 00 00 	bld	lr,0x0
80003fb2:	c3 00       	breq	80004012 <__gxx_personality_sj0+0x13e>
80003fb4:	40 79       	lddsp	r9,sp[0x1c]
80003fb6:	ed b9 00 03 	bld	r9,0x3
80003fba:	e0 81 00 f9 	brne	800041ac <__gxx_personality_sj0+0x2d8>
80003fbe:	58 18       	cp.w	r8,1
80003fc0:	e0 80 01 44 	breq	80004248 <__gxx_personality_sj0+0x374>
80003fc4:	40 19       	lddsp	r9,sp[0x4]
80003fc6:	58 09       	cp.w	r9,0
80003fc8:	e0 85 01 44 	brlt	80004250 <__gxx_personality_sj0+0x37c>
80003fcc:	3f f8       	mov	r8,-1
80003fce:	40 8a       	lddsp	r10,sp[0x20]
80003fd0:	51 68       	stdsp	sp[0x58],r8
80003fd2:	30 0b       	mov	r11,0
80003fd4:	40 2c       	lddsp	r12,sp[0x8]
80003fd6:	f0 1f 00 b5 	mcall	800042a8 <__gxx_personality_sj0+0x3d4>
80003fda:	40 1a       	lddsp	r10,sp[0x4]
80003fdc:	30 1b       	mov	r11,1
80003fde:	40 2c       	lddsp	r12,sp[0x8]
80003fe0:	f0 1f 00 b2 	mcall	800042a8 <__gxx_personality_sj0+0x3d4>
80003fe4:	40 fb       	lddsp	r11,sp[0x3c]
80003fe6:	40 2c       	lddsp	r12,sp[0x8]
80003fe8:	f0 1f 00 b1 	mcall	800042ac <__gxx_personality_sj0+0x3d8>
80003fec:	30 79       	mov	r9,7
80003fee:	50 49       	stdsp	sp[0x10],r9
80003ff0:	c9 5b       	rjmp	80003f1a <__gxx_personality_sj0+0x46>
80003ff2:	58 0a       	cp.w	r10,0
80003ff4:	cb 61       	brne	80003f60 <__gxx_personality_sj0+0x8c>
80003ff6:	72 6e       	ld.w	lr,r9[0x18]
80003ff8:	72 8c       	ld.w	r12,r9[0x20]
80003ffa:	72 9b       	ld.w	r11,r9[0x24]
80003ffc:	50 1e       	stdsp	sp[0x4],lr
80003ffe:	50 bc       	stdsp	sp[0x2c],r12
80004000:	50 fb       	stdsp	sp[0x3c],r11
80004002:	58 0b       	cp.w	r11,0
80004004:	e0 81 00 98 	brne	80004134 <__gxx_personality_sj0+0x260>
80004008:	3f f8       	mov	r8,-1
8000400a:	40 8c       	lddsp	r12,sp[0x20]
8000400c:	51 68       	stdsp	sp[0x58],r8
8000400e:	f0 1f 00 a9 	mcall	800042b0 <__gxx_personality_sj0+0x3dc>
80004012:	58 28       	cp.w	r8,2
80004014:	c1 20       	breq	80004038 <__gxx_personality_sj0+0x164>
80004016:	40 dc       	lddsp	r12,sp[0x34]
80004018:	58 0c       	cp.w	r12,0
8000401a:	c0 c1       	brne	80004032 <__gxx_personality_sj0+0x15e>
8000401c:	40 18       	lddsp	r8,sp[0x4]
8000401e:	40 ca       	lddsp	r10,sp[0x30]
80004020:	40 f9       	lddsp	r9,sp[0x3c]
80004022:	95 68       	st.w	r10[0x18],r8
80004024:	40 5e       	lddsp	lr,sp[0x14]
80004026:	40 bc       	lddsp	r12,sp[0x2c]
80004028:	42 98       	lddsp	r8,sp[0xa4]
8000402a:	95 99       	st.w	r10[0x24],r9
8000402c:	95 7e       	st.w	r10[0x1c],lr
8000402e:	95 8c       	st.w	r10[0x20],r12
80004030:	95 a8       	st.w	r10[0x28],r8
80004032:	30 6b       	mov	r11,6
80004034:	50 4b       	stdsp	sp[0x10],r11
80004036:	c7 2b       	rjmp	80003f1a <__gxx_personality_sj0+0x46>
80004038:	30 88       	mov	r8,8
8000403a:	50 48       	stdsp	sp[0x10],r8
8000403c:	c6 fb       	rjmp	80003f1a <__gxx_personality_sj0+0x46>
8000403e:	30 06       	mov	r6,0
80004040:	41 18       	lddsp	r8,sp[0x44]
80004042:	0c 95       	mov	r5,r6
80004044:	0c 9e       	mov	lr,r6
80004046:	0c 9b       	mov	r11,r6
80004048:	0a 99       	mov	r9,r5
8000404a:	11 3a       	ld.ub	r10,r8++
8000404c:	ef da c0 07 	bfextu	r7,r10,0x0,0x7
80004050:	ee 09 09 47 	lsl	r7,r7,r9
80004054:	2f 99       	sub	r9,-7
80004056:	0e 4b       	or	r11,r7
80004058:	fc 0a 18 00 	cp.b	r10,lr
8000405c:	cf 75       	brlt	8000404a <__gxx_personality_sj0+0x176>
8000405e:	0c 9a       	mov	r10,r6
80004060:	0a 99       	mov	r9,r5
80004062:	11 37       	ld.ub	r7,r8++
80004064:	e9 d7 c0 07 	bfextu	r4,r7,0x0,0x7
80004068:	e8 09 09 44 	lsl	r4,r4,r9
8000406c:	2f 99       	sub	r9,-7
8000406e:	08 4a       	or	r10,r4
80004070:	fc 07 18 00 	cp.b	r7,lr
80004074:	cf 75       	brlt	80004062 <__gxx_personality_sj0+0x18e>
80004076:	20 1c       	sub	r12,1
80004078:	ce 71       	brne	80004046 <__gxx_personality_sj0+0x172>
8000407a:	2f fb       	sub	r11,-1
8000407c:	50 fb       	stdsp	sp[0x3c],r11
8000407e:	58 0a       	cp.w	r10,0
80004080:	c5 c1       	brne	80004138 <__gxx_personality_sj0+0x264>
80004082:	50 5a       	stdsp	sp[0x14],r10
80004084:	40 fa       	lddsp	r10,sp[0x3c]
80004086:	58 0a       	cp.w	r10,0
80004088:	cd 80       	breq	80004038 <__gxx_personality_sj0+0x164>
8000408a:	40 59       	lddsp	r9,sp[0x14]
8000408c:	58 09       	cp.w	r9,0
8000408e:	e0 80 00 bc 	breq	80004206 <__gxx_personality_sj0+0x332>
80004092:	40 78       	lddsp	r8,sp[0x1c]
80004094:	e2 18 00 08 	andl	r8,0x8,COH
80004098:	51 28       	stdsp	sp[0x48],r8
8000409a:	e0 80 00 ba 	breq	8000420e <__gxx_personality_sj0+0x33a>
8000409e:	fe fe 02 16 	ld.w	lr,pc[534]
800040a2:	51 0e       	stdsp	sp[0x40],lr
800040a4:	30 08       	mov	r8,0
800040a6:	50 e8       	stdsp	sp[0x38],r8
800040a8:	30 0b       	mov	r11,0
800040aa:	40 58       	lddsp	r8,sp[0x14]
800040ac:	16 99       	mov	r9,r11
800040ae:	11 3a       	ld.ub	r10,r8++
800040b0:	30 0e       	mov	lr,0
800040b2:	f9 da c0 07 	bfextu	r12,r10,0x0,0x7
800040b6:	f8 09 09 4c 	lsl	r12,r12,r9
800040ba:	2f 99       	sub	r9,-7
800040bc:	18 4b       	or	r11,r12
800040be:	fc 0a 18 00 	cp.b	r10,lr
800040c2:	cf 65       	brlt	800040ae <__gxx_personality_sj0+0x1da>
800040c4:	50 68       	stdsp	sp[0x18],r8
800040c6:	59 f9       	cp.w	r9,31
800040c8:	e0 8b 00 0b 	brhi	800040de <__gxx_personality_sj0+0x20a>
800040cc:	ed ba 00 06 	bld	r10,0x6
800040d0:	c0 71       	brne	800040de <__gxx_personality_sj0+0x20a>
800040d2:	30 1c       	mov	r12,1
800040d4:	f8 09 09 49 	lsl	r9,r12,r9
800040d8:	5c 39       	neg	r9
800040da:	f3 eb 10 0b 	or	r11,r9,r11
800040de:	30 0a       	mov	r10,0
800040e0:	50 1b       	stdsp	sp[0x4],r11
800040e2:	50 0a       	stdsp	sp[0x0],r10
800040e4:	14 99       	mov	r9,r10
800040e6:	14 9c       	mov	r12,r10
800040e8:	11 3a       	ld.ub	r10,r8++
800040ea:	fd da c0 07 	bfextu	lr,r10,0x0,0x7
800040ee:	fc 09 09 4e 	lsl	lr,lr,r9
800040f2:	2f 99       	sub	r9,-7
800040f4:	1c 4c       	or	r12,lr
800040f6:	30 0e       	mov	lr,0
800040f8:	fc 0a 18 00 	cp.b	r10,lr
800040fc:	cf 65       	brlt	800040e8 <__gxx_personality_sj0+0x214>
800040fe:	50 0c       	stdsp	sp[0x0],r12
80004100:	59 f9       	cp.w	r9,31
80004102:	e0 8b 00 0d 	brhi	8000411c <__gxx_personality_sj0+0x248>
80004106:	ed ba 00 06 	bld	r10,0x6
8000410a:	c0 91       	brne	8000411c <__gxx_personality_sj0+0x248>
8000410c:	40 0a       	lddsp	r10,sp[0x0]
8000410e:	30 1c       	mov	r12,1
80004110:	f8 09 09 49 	lsl	r9,r12,r9
80004114:	5c 39       	neg	r9
80004116:	f3 ea 10 0a 	or	r10,r9,r10
8000411a:	50 0a       	stdsp	sp[0x0],r10
8000411c:	40 19       	lddsp	r9,sp[0x4]
8000411e:	58 09       	cp.w	r9,0
80004120:	c1 11       	brne	80004142 <__gxx_personality_sj0+0x26e>
80004122:	30 18       	mov	r8,1
80004124:	50 e8       	stdsp	sp[0x38],r8
80004126:	40 0b       	lddsp	r11,sp[0x0]
80004128:	58 0b       	cp.w	r11,0
8000412a:	c6 a0       	breq	800041fe <__gxx_personality_sj0+0x32a>
8000412c:	40 6a       	lddsp	r10,sp[0x18]
8000412e:	16 0a       	add	r10,r11
80004130:	50 5a       	stdsp	sp[0x14],r10
80004132:	cb bb       	rjmp	800040a8 <__gxx_personality_sj0+0x1d4>
80004134:	30 38       	mov	r8,3
80004136:	c3 fb       	rjmp	80003fb4 <__gxx_personality_sj0+0xe0>
80004138:	20 1a       	sub	r10,1
8000413a:	42 68       	lddsp	r8,sp[0x98]
8000413c:	14 08       	add	r8,r10
8000413e:	50 58       	stdsp	sp[0x14],r8
80004140:	ca 2b       	rjmp	80004084 <__gxx_personality_sj0+0x1b0>
80004142:	40 1e       	lddsp	lr,sp[0x4]
80004144:	58 0e       	cp.w	lr,0
80004146:	e0 8a 00 13 	brle	8000416c <__gxx_personality_sj0+0x298>
8000414a:	3f fc       	mov	r12,-1
8000414c:	51 6c       	stdsp	sp[0x58],r12
8000414e:	fa cc ff 78 	sub	r12,sp,-136
80004152:	f0 1f 00 5a 	mcall	800042b8 <__gxx_personality_sj0+0x3e4>
80004156:	c0 90       	breq	80004168 <__gxx_personality_sj0+0x294>
80004158:	41 0b       	lddsp	r11,sp[0x40]
8000415a:	58 0b       	cp.w	r11,0
8000415c:	ce 50       	breq	80004126 <__gxx_personality_sj0+0x252>
8000415e:	fa ca ff 5c 	sub	r10,sp,-164
80004162:	f0 1f 00 57 	mcall	800042bc <__gxx_personality_sj0+0x3e8>
80004166:	ce 00       	breq	80004126 <__gxx_personality_sj0+0x252>
80004168:	30 38       	mov	r8,3
8000416a:	c2 1b       	rjmp	80003fac <__gxx_personality_sj0+0xd8>
8000416c:	41 0a       	lddsp	r10,sp[0x40]
8000416e:	58 0a       	cp.w	r10,0
80004170:	c0 70       	breq	8000417e <__gxx_personality_sj0+0x2aa>
80004172:	41 29       	lddsp	r9,sp[0x48]
80004174:	58 09       	cp.w	r9,0
80004176:	c0 41       	brne	8000417e <__gxx_personality_sj0+0x2aa>
80004178:	40 d8       	lddsp	r8,sp[0x34]
8000417a:	58 08       	cp.w	r8,0
8000417c:	c3 30       	breq	800041e2 <__gxx_personality_sj0+0x30e>
8000417e:	42 58       	lddsp	r8,sp[0x94]
80004180:	5c db       	com	r11
80004182:	30 0a       	mov	r10,0
80004184:	f0 0b 00 0b 	add	r11,r8,r11
80004188:	14 98       	mov	r8,r10
8000418a:	17 39       	ld.ub	r9,r11++
8000418c:	f9 d9 c0 07 	bfextu	r12,r9,0x0,0x7
80004190:	f8 08 09 4c 	lsl	r12,r12,r8
80004194:	2f 98       	sub	r8,-7
80004196:	18 4a       	or	r10,r12
80004198:	30 0c       	mov	r12,0
8000419a:	f8 09 18 00 	cp.b	r9,r12
8000419e:	cf 65       	brlt	8000418a <__gxx_personality_sj0+0x2b6>
800041a0:	58 0a       	cp.w	r10,0
800041a2:	5f 08       	sreq	r8
800041a4:	58 08       	cp.w	r8,0
800041a6:	cc 00       	breq	80004126 <__gxx_personality_sj0+0x252>
800041a8:	30 38       	mov	r8,3
800041aa:	c0 1b       	rjmp	80003fac <__gxx_personality_sj0+0xd8>
800041ac:	40 da       	lddsp	r10,sp[0x34]
800041ae:	58 0a       	cp.w	r10,0
800041b0:	fe 91 ff 07 	brne	80003fbe <__gxx_personality_sj0+0xea>
800041b4:	58 18       	cp.w	r8,1
800041b6:	fe 90 ff 29 	breq	80004008 <__gxx_personality_sj0+0x134>
800041ba:	40 1b       	lddsp	r11,sp[0x4]
800041bc:	58 0b       	cp.w	r11,0
800041be:	fe 94 ff 07 	brge	80003fcc <__gxx_personality_sj0+0xf8>
800041c2:	3f f8       	mov	r8,-1
800041c4:	fa ca ff 78 	sub	r10,sp,-136
800041c8:	40 bb       	lddsp	r11,sp[0x2c]
800041ca:	51 68       	stdsp	sp[0x58],r8
800041cc:	40 2c       	lddsp	r12,sp[0x8]
800041ce:	f0 1f 00 34 	mcall	8000429c <__gxx_personality_sj0+0x3c8>
800041d2:	40 2b       	lddsp	r11,sp[0x8]
800041d4:	fb 3c 00 9c 	ld.ub	r12,sp[156]
800041d8:	f0 1f 00 32 	mcall	800042a0 <__gxx_personality_sj0+0x3cc>
800041dc:	40 ca       	lddsp	r10,sp[0x30]
800041de:	95 9c       	st.w	r10[0x24],r12
800041e0:	cf 6a       	rjmp	80003fcc <__gxx_personality_sj0+0xf8>
800041e2:	3f fe       	mov	lr,-1
800041e4:	42 9a       	lddsp	r10,sp[0xa4]
800041e6:	51 6e       	stdsp	sp[0x58],lr
800041e8:	40 19       	lddsp	r9,sp[0x4]
800041ea:	41 0b       	lddsp	r11,sp[0x40]
800041ec:	fa cc ff 78 	sub	r12,sp,-136
800041f0:	f0 1f 00 34 	mcall	800042c0 <__gxx_personality_sj0+0x3ec>
800041f4:	18 98       	mov	r8,r12
800041f6:	ec 18 00 01 	eorl	r8,0x1
800041fa:	5c 58       	castu.b	r8
800041fc:	cd 4b       	rjmp	800041a4 <__gxx_personality_sj0+0x2d0>
800041fe:	40 ee       	lddsp	lr,sp[0x38]
80004200:	58 0e       	cp.w	lr,0
80004202:	fe 90 ff 1b 	breq	80004038 <__gxx_personality_sj0+0x164>
80004206:	30 09       	mov	r9,0
80004208:	30 28       	mov	r8,2
8000420a:	50 19       	stdsp	sp[0x4],r9
8000420c:	cd 0a       	rjmp	80003fac <__gxx_personality_sj0+0xd8>
8000420e:	40 dc       	lddsp	r12,sp[0x34]
80004210:	58 0c       	cp.w	r12,0
80004212:	c0 40       	breq	8000421a <__gxx_personality_sj0+0x346>
80004214:	4a cb       	lddpc	r11,800042c4 <__gxx_personality_sj0+0x3f0>
80004216:	51 0b       	stdsp	sp[0x40],r11
80004218:	c4 6b       	rjmp	800040a4 <__gxx_personality_sj0+0x1d0>
8000421a:	40 8a       	lddsp	r10,sp[0x20]
8000421c:	30 0b       	mov	r11,0
8000421e:	f4 e6 00 00 	ld.d	r6,r10[0]
80004222:	30 1a       	mov	r10,1
80004224:	ef eb 00 09 	and	r9,r7,r11
80004228:	ed ea 00 08 	and	r8,r6,r10
8000422c:	58 08       	cp.w	r8,0
8000422e:	5c 29       	cpc	r9
80004230:	c0 90       	breq	80004242 <__gxx_personality_sj0+0x36e>
80004232:	40 89       	lddsp	r9,sp[0x20]
80004234:	f2 f8 ff d8 	ld.w	r8,r9[-40]
80004238:	52 98       	stdsp	sp[0xa4],r8
8000423a:	f0 f8 ff c0 	ld.w	r8,r8[-64]
8000423e:	51 08       	stdsp	sp[0x40],r8
80004240:	c3 2b       	rjmp	800040a4 <__gxx_personality_sj0+0x1d0>
80004242:	40 88       	lddsp	r8,sp[0x20]
80004244:	2e c8       	sub	r8,-20
80004246:	cf 9b       	rjmp	80004238 <__gxx_personality_sj0+0x364>
80004248:	3f f8       	mov	r8,-1
8000424a:	51 68       	stdsp	sp[0x58],r8
8000424c:	f0 1f 00 1f 	mcall	800042c8 <__gxx_personality_sj0+0x3f4>
80004250:	30 28       	mov	r8,2
80004252:	51 68       	stdsp	sp[0x58],r8
80004254:	f0 1f 00 1e 	mcall	800042cc <__gxx_personality_sj0+0x3f8>
80004258:	41 6e       	lddsp	lr,sp[0x58]
8000425a:	41 7c       	lddsp	r12,sp[0x5c]
8000425c:	51 4e       	stdsp	sp[0x50],lr
8000425e:	51 3c       	stdsp	sp[0x4c],r12
80004260:	58 1e       	cp.w	lr,1
80004262:	c0 a0       	breq	80004276 <__gxx_personality_sj0+0x3a2>
80004264:	30 08       	mov	r8,0
80004266:	51 68       	stdsp	sp[0x58],r8
80004268:	f0 1f 00 1a 	mcall	800042d0 <__gxx_personality_sj0+0x3fc>
8000426c:	3f f8       	mov	r8,-1
8000426e:	41 3c       	lddsp	r12,sp[0x4c]
80004270:	51 68       	stdsp	sp[0x58],r8
80004272:	f0 1f 00 19 	mcall	800042d4 <__gxx_personality_sj0+0x400>
80004276:	41 3c       	lddsp	r12,sp[0x4c]
80004278:	f0 1f 00 18 	mcall	800042d8 <__gxx_personality_sj0+0x404>
8000427c:	41 48       	lddsp	r8,sp[0x50]
8000427e:	51 68       	stdsp	sp[0x58],r8
80004280:	f0 1f 00 12 	mcall	800042c8 <__gxx_personality_sj0+0x3f4>
80004284:	80 00       	ld.sh	r0,r0[0x0]
80004286:	3e d4       	mov	r4,-19
80004288:	00 00       	add	r0,r0
8000428a:	00 74       	tst	r4,r0
8000428c:	80 00       	ld.sh	r0,r0[0x0]
8000428e:	42 58       	lddsp	r8,sp[0x94]
80004290:	80 00       	ld.sh	r0,r0[0x0]
80004292:	88 e4       	ld.uh	r4,r4[0xc]
80004294:	80 00       	ld.sh	r0,r0[0x0]
80004296:	88 f4       	ld.uh	r4,r4[0xe]
80004298:	80 00       	ld.sh	r0,r0[0x0]
8000429a:	89 3e       	st.w	r4[0xc],lr
8000429c:	80 00       	ld.sh	r0,r0[0x0]
8000429e:	3c 1c       	mov	r12,-63
800042a0:	80 00       	ld.sh	r0,r0[0x0]
800042a2:	3a c0       	mov	r0,-84
800042a4:	80 00       	ld.sh	r0,r0[0x0]
800042a6:	89 26       	st.w	r4[0x8],r6
800042a8:	80 00       	ld.sh	r0,r0[0x0]
800042aa:	89 14       	st.w	r4[0x4],r4
800042ac:	80 00       	ld.sh	r0,r0[0x0]
800042ae:	89 36       	st.w	r4[0xc],r6
800042b0:	80 00       	ld.sh	r0,r0[0x0]
800042b2:	44 04       	lddsp	r4,sp[0x100]
800042b4:	80 00       	ld.sh	r0,r0[0x0]
800042b6:	e9 48 80 00 	st.w	r4[-32768],r8
800042ba:	3c cc       	mov	r12,-52
800042bc:	80 00       	ld.sh	r0,r0[0x0]
800042be:	3a 80       	mov	r0,-88
800042c0:	80 00       	ld.sh	r0,r0[0x0]
800042c2:	3d 30       	mov	r0,-45
800042c4:	80 00       	ld.sh	r0,r0[0x0]
800042c6:	e9 20 80 00 	ld.sb	r0,r4[-32768]
800042ca:	43 d0       	lddsp	r0,sp[0xf4]
800042cc:	80 00       	ld.sh	r0,r0[0x0]
800042ce:	43 f0       	lddsp	r0,sp[0xfc]
800042d0:	80 00       	ld.sh	r0,r0[0x0]
800042d2:	44 50       	lddsp	r0,sp[0x114]
800042d4:	80 00       	ld.sh	r0,r0[0x0]
800042d6:	8a ac       	ld.uh	r12,r5[0x4]
800042d8:	80 00       	ld.sh	r0,r0[0x0]
800042da:	44 d4       	lddsp	r4,sp[0x134]

800042dc <_ZNSt9exceptionD2Ev>:
800042dc:	48 28       	lddpc	r8,800042e4 <_ZNSt9exceptionD2Ev+0x8>
800042de:	2f 88       	sub	r8,-8
800042e0:	99 08       	st.w	r12[0x0],r8
800042e2:	5e fc       	retal	r12
800042e4:	80 00       	ld.sh	r0,r0[0x0]
800042e6:	e8 e8 48 28 	ld.d	r8,r4[18472]

800042e8 <_ZNSt9exceptionD1Ev>:
800042e8:	48 28       	lddpc	r8,800042f0 <_ZNSt9exceptionD1Ev+0x8>
800042ea:	2f 88       	sub	r8,-8
800042ec:	99 08       	st.w	r12[0x0],r8
800042ee:	5e fc       	retal	r12
800042f0:	80 00       	ld.sh	r0,r0[0x0]
800042f2:	e8 e8 48 28 	ld.d	r8,r4[18472]

800042f4 <_ZNSt13bad_exceptionD1Ev>:
800042f4:	48 28       	lddpc	r8,800042fc <_ZNSt13bad_exceptionD1Ev+0x8>
800042f6:	2f 88       	sub	r8,-8
800042f8:	99 08       	st.w	r12[0x0],r8
800042fa:	5e fc       	retal	r12
800042fc:	80 00       	ld.sh	r0,r0[0x0]
800042fe:	e8 e8 48 1c 	ld.d	r8,r4[18460]

80004300 <_ZNKSt9exception4whatEv>:
80004300:	48 1c       	lddpc	r12,80004304 <_ZNKSt9exception4whatEv+0x4>
80004302:	5e fc       	retal	r12
80004304:	80 00       	ld.sh	r0,r0[0x0]
80004306:	e9 88       	*unknown*

80004308 <_ZNKSt13bad_exception4whatEv>:
80004308:	48 1c       	lddpc	r12,8000430c <_ZNKSt13bad_exception4whatEv+0x4>
8000430a:	5e fc       	retal	r12
8000430c:	80 00       	ld.sh	r0,r0[0x0]
8000430e:	e9 98       	*unknown*

80004310 <_ZNSt9exceptionD0Ev>:
80004310:	d4 01       	pushm	lr
80004312:	48 48       	lddpc	r8,80004320 <_ZNSt9exceptionD0Ev+0x10>
80004314:	2f 88       	sub	r8,-8
80004316:	99 08       	st.w	r12[0x0],r8
80004318:	f0 1f 00 03 	mcall	80004324 <_ZNSt9exceptionD0Ev+0x14>
8000431c:	d8 02       	popm	pc
8000431e:	00 00       	add	r0,r0
80004320:	80 00       	ld.sh	r0,r0[0x0]
80004322:	e8 e8 80 00 	ld.d	r8,r4[-32768]
80004326:	36 10       	mov	r0,97

80004328 <_ZNSt13bad_exceptionD0Ev>:
80004328:	d4 01       	pushm	lr
8000432a:	48 48       	lddpc	r8,80004338 <_ZNSt13bad_exceptionD0Ev+0x10>
8000432c:	2f 88       	sub	r8,-8
8000432e:	99 08       	st.w	r12[0x0],r8
80004330:	f0 1f 00 03 	mcall	8000433c <_ZNSt13bad_exceptionD0Ev+0x14>
80004334:	d8 02       	popm	pc
80004336:	00 00       	add	r0,r0
80004338:	80 00       	ld.sh	r0,r0[0x0]
8000433a:	e8 e8 80 00 	ld.d	r8,r4[-32768]
8000433e:	36 10       	mov	r0,97

80004340 <__cxa_get_globals_fast>:
80004340:	48 1c       	lddpc	r12,80004344 <__cxa_get_globals_fast+0x4>
80004342:	5e fc       	retal	r12
80004344:	00 00       	add	r0,r0
80004346:	0f 74       	ld.ub	r4,--r7

80004348 <__cxa_get_globals>:
80004348:	48 1c       	lddpc	r12,8000434c <__cxa_get_globals+0x4>
8000434a:	5e fc       	retal	r12
8000434c:	00 00       	add	r0,r0
8000434e:	0f 74       	ld.ub	r4,--r7

80004350 <_ZN10__cxxabiv111__terminateEPFvvE>:
80004350:	eb cd 40 81 	pushm	r0,r7,lr
80004354:	21 0d       	sub	sp,64
80004356:	fa c9 ff c0 	sub	r9,sp,-64
8000435a:	fa c8 ff d4 	sub	r8,sp,-44
8000435e:	91 09       	st.w	r8[0x0],r9
80004360:	91 2d       	st.w	r8[0x8],sp
80004362:	49 49       	lddpc	r9,800043b0 <_ZN10__cxxabiv111__terminateEPFvvE+0x60>
80004364:	50 99       	stdsp	sp[0x24],r9
80004366:	49 49       	lddpc	r9,800043b4 <_ZN10__cxxabiv111__terminateEPFvvE+0x64>
80004368:	50 a9       	stdsp	sp[0x28],r9
8000436a:	49 49       	lddpc	r9,800043b8 <_ZN10__cxxabiv111__terminateEPFvvE+0x68>
8000436c:	50 0c       	stdsp	sp[0x0],r12
8000436e:	91 19       	st.w	r8[0x4],r9
80004370:	fa cc ff f4 	sub	r12,sp,-12
80004374:	f0 1f 00 12 	mcall	800043bc <_ZN10__cxxabiv111__terminateEPFvvE+0x6c>
80004378:	30 28       	mov	r8,2
8000437a:	50 48       	stdsp	sp[0x10],r8
8000437c:	40 08       	lddsp	r8,sp[0x0]
8000437e:	5d 18       	icall	r8
80004380:	f0 1f 00 10 	mcall	800043c0 <_ZN10__cxxabiv111__terminateEPFvvE+0x70>
80004384:	40 48       	lddsp	r8,sp[0x10]
80004386:	40 59       	lddsp	r9,sp[0x14]
80004388:	50 28       	stdsp	sp[0x8],r8
8000438a:	50 19       	stdsp	sp[0x4],r9
8000438c:	58 18       	cp.w	r8,1
8000438e:	c0 a0       	breq	800043a2 <_ZN10__cxxabiv111__terminateEPFvvE+0x52>
80004390:	30 08       	mov	r8,0
80004392:	50 48       	stdsp	sp[0x10],r8
80004394:	f0 1f 00 0c 	mcall	800043c4 <_ZN10__cxxabiv111__terminateEPFvvE+0x74>
80004398:	3f f8       	mov	r8,-1
8000439a:	40 1c       	lddsp	r12,sp[0x4]
8000439c:	50 48       	stdsp	sp[0x10],r8
8000439e:	f0 1f 00 0b 	mcall	800043c8 <_ZN10__cxxabiv111__terminateEPFvvE+0x78>
800043a2:	40 1c       	lddsp	r12,sp[0x4]
800043a4:	f0 1f 00 0a 	mcall	800043cc <_ZN10__cxxabiv111__terminateEPFvvE+0x7c>
800043a8:	40 29       	lddsp	r9,sp[0x8]
800043aa:	50 49       	stdsp	sp[0x10],r9
800043ac:	f0 1f 00 05 	mcall	800043c0 <_ZN10__cxxabiv111__terminateEPFvvE+0x70>
800043b0:	80 00       	ld.sh	r0,r0[0x0]
800043b2:	3e d4       	mov	r4,-19
800043b4:	00 00       	add	r0,r0
800043b6:	00 84       	andn	r4,r0
800043b8:	80 00       	ld.sh	r0,r0[0x0]
800043ba:	43 84       	lddsp	r4,sp[0xe0]
800043bc:	80 00       	ld.sh	r0,r0[0x0]
800043be:	88 e4       	ld.uh	r4,r4[0xc]
800043c0:	80 00       	ld.sh	r0,r0[0x0]
800043c2:	8b b0       	st.w	r5[0x2c],r0
800043c4:	80 00       	ld.sh	r0,r0[0x0]
800043c6:	44 50       	lddsp	r0,sp[0x114]
800043c8:	80 00       	ld.sh	r0,r0[0x0]
800043ca:	8a ac       	ld.uh	r12,r5[0x4]
800043cc:	80 00       	ld.sh	r0,r0[0x0]
800043ce:	44 d4       	lddsp	r4,sp[0x134]

800043d0 <_ZSt9terminatev>:
800043d0:	d4 01       	pushm	lr
800043d2:	48 38       	lddpc	r8,800043dc <_ZSt9terminatev+0xc>
800043d4:	70 0c       	ld.w	r12,r8[0x0]
800043d6:	f0 1f 00 03 	mcall	800043e0 <_ZSt9terminatev+0x10>
800043da:	00 00       	add	r0,r0
800043dc:	00 00       	add	r0,r0
800043de:	01 04       	ld.w	r4,r0++
800043e0:	80 00       	ld.sh	r0,r0[0x0]
800043e2:	43 50       	lddsp	r0,sp[0xd4]

800043e4 <_ZN10__cxxabiv112__unexpectedEPFvvE>:
800043e4:	d4 01       	pushm	lr
800043e6:	5d 1c       	icall	r12
800043e8:	f0 1f 00 01 	mcall	800043ec <_ZN10__cxxabiv112__unexpectedEPFvvE+0x8>
800043ec:	80 00       	ld.sh	r0,r0[0x0]
800043ee:	43 d0       	lddsp	r0,sp[0xf4]

800043f0 <_ZSt10unexpectedv>:
800043f0:	d4 01       	pushm	lr
800043f2:	48 38       	lddpc	r8,800043fc <_ZSt10unexpectedv+0xc>
800043f4:	70 0c       	ld.w	r12,r8[0x0]
800043f6:	f0 1f 00 03 	mcall	80004400 <_ZSt10unexpectedv+0x10>
800043fa:	00 00       	add	r0,r0
800043fc:	00 00       	add	r0,r0
800043fe:	01 00       	ld.w	r0,r0++
80004400:	80 00       	ld.sh	r0,r0[0x0]
80004402:	43 e4       	lddsp	r4,sp[0xf8]

80004404 <__cxa_call_terminate>:
80004404:	eb cd 40 80 	pushm	r7,lr
80004408:	18 97       	mov	r7,r12
8000440a:	58 0c       	cp.w	r12,0
8000440c:	c1 50       	breq	80004436 <__cxa_call_terminate+0x32>
8000440e:	f0 1f 00 0e 	mcall	80004444 <__cxa_call_terminate+0x40>
80004412:	ee ea 00 00 	ld.d	r10,r7[0]
80004416:	e0 68 d5 00 	mov	r8,54528
8000441a:	ea 18 bc d4 	orh	r8,0xbcd4
8000441e:	e0 69 aa bc 	mov	r9,43708
80004422:	ea 19 b8 b1 	orh	r9,0xb8b1
80004426:	f4 08 00 08 	add	r8,r10,r8
8000442a:	f6 09 00 49 	adc	r9,r11,r9
8000442e:	58 18       	cp.w	r8,1
80004430:	5c 29       	cpc	r9
80004432:	e0 88 00 04 	brls	8000443a <__cxa_call_terminate+0x36>
80004436:	f0 1f 00 05 	mcall	80004448 <__cxa_call_terminate+0x44>
8000443a:	ee fc ff e0 	ld.w	r12,r7[-32]
8000443e:	f0 1f 00 04 	mcall	8000444c <__cxa_call_terminate+0x48>
80004442:	00 00       	add	r0,r0
80004444:	80 00       	ld.sh	r0,r0[0x0]
80004446:	44 d4       	lddsp	r4,sp[0x134]
80004448:	80 00       	ld.sh	r0,r0[0x0]
8000444a:	43 d0       	lddsp	r0,sp[0xf4]
8000444c:	80 00       	ld.sh	r0,r0[0x0]
8000444e:	43 50       	lddsp	r0,sp[0xd4]

80004450 <__cxa_end_catch>:
80004450:	eb cd 40 c0 	pushm	r6-r7,lr
80004454:	f0 1f 00 1d 	mcall	800044c8 <__cxa_end_catch+0x78>
80004458:	18 99       	mov	r9,r12
8000445a:	78 08       	ld.w	r8,r12[0x0]
8000445c:	58 08       	cp.w	r8,0
8000445e:	c1 b0       	breq	80004494 <__cxa_end_catch+0x44>
80004460:	f0 e6 00 2c 	ld.d	r6,r8[44]
80004464:	e0 6a d5 00 	mov	r10,54528
80004468:	ea 1a bc d4 	orh	r10,0xbcd4
8000446c:	e0 6b aa bc 	mov	r11,43708
80004470:	ea 1b b8 b1 	orh	r11,0xb8b1
80004474:	ec 0a 00 0a 	add	r10,r6,r10
80004478:	ee 0b 00 4b 	adc	r11,r7,r11
8000447c:	58 1a       	cp.w	r10,1
8000447e:	5c 2b       	cpc	r11
80004480:	e0 8b 00 0c 	brhi	80004498 <__cxa_end_catch+0x48>
80004484:	70 5a       	ld.w	r10,r8[0x14]
80004486:	58 0a       	cp.w	r10,0
80004488:	c1 05       	brlt	800044a8 <__cxa_end_catch+0x58>
8000448a:	20 1a       	sub	r10,1
8000448c:	c1 30       	breq	800044b2 <__cxa_end_catch+0x62>
8000448e:	5b fa       	cp.w	r10,-1
80004490:	c1 90       	breq	800044c2 <__cxa_end_catch+0x72>
80004492:	91 5a       	st.w	r8[0x14],r10
80004494:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004498:	f0 cc ff d4 	sub	r12,r8,-44
8000449c:	30 08       	mov	r8,0
8000449e:	93 08       	st.w	r9[0x0],r8
800044a0:	f0 1f 00 0b 	mcall	800044cc <__cxa_end_catch+0x7c>
800044a4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800044a8:	2f fa       	sub	r10,-1
800044aa:	cf 41       	brne	80004492 <__cxa_end_catch+0x42>
800044ac:	70 4b       	ld.w	r11,r8[0x10]
800044ae:	99 0b       	st.w	r12[0x0],r11
800044b0:	cf 1b       	rjmp	80004492 <__cxa_end_catch+0x42>
800044b2:	f0 cc ff d4 	sub	r12,r8,-44
800044b6:	70 48       	ld.w	r8,r8[0x10]
800044b8:	93 08       	st.w	r9[0x0],r8
800044ba:	f0 1f 00 05 	mcall	800044cc <__cxa_end_catch+0x7c>
800044be:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800044c2:	f0 1f 00 04 	mcall	800044d0 <__cxa_end_catch+0x80>
800044c6:	00 00       	add	r0,r0
800044c8:	80 00       	ld.sh	r0,r0[0x0]
800044ca:	43 40       	lddsp	r0,sp[0xd0]
800044cc:	80 00       	ld.sh	r0,r0[0x0]
800044ce:	89 d0       	st.w	r4[0x34],r0
800044d0:	80 00       	ld.sh	r0,r0[0x0]
800044d2:	43 d0       	lddsp	r0,sp[0xf4]

800044d4 <__cxa_begin_catch>:
800044d4:	eb cd 40 81 	pushm	r0,r7,lr
800044d8:	20 fd       	sub	sp,60
800044da:	fa c9 ff c4 	sub	r9,sp,-60
800044de:	fa c8 ff d8 	sub	r8,sp,-40
800044e2:	91 09       	st.w	r8[0x0],r9
800044e4:	91 2d       	st.w	r8[0x8],sp
800044e6:	4a 89       	lddpc	r9,80004584 <__cxa_begin_catch+0xb0>
800044e8:	50 89       	stdsp	sp[0x20],r9
800044ea:	4a 89       	lddpc	r9,80004588 <__cxa_begin_catch+0xb4>
800044ec:	50 99       	stdsp	sp[0x24],r9
800044ee:	4a 89       	lddpc	r9,8000458c <__cxa_begin_catch+0xb8>
800044f0:	50 0c       	stdsp	sp[0x0],r12
800044f2:	91 19       	st.w	r8[0x4],r9
800044f4:	fa cc ff f8 	sub	r12,sp,-8
800044f8:	f0 1f 00 26 	mcall	80004590 <__cxa_begin_catch+0xbc>
800044fc:	f0 1f 00 26 	mcall	80004594 <__cxa_begin_catch+0xc0>
80004500:	40 08       	lddsp	r8,sp[0x0]
80004502:	e0 69 aa bc 	mov	r9,43708
80004506:	ea 19 b8 b1 	orh	r9,0xb8b1
8000450a:	f0 ea 00 00 	ld.d	r10,r8[0]
8000450e:	e0 68 d5 00 	mov	r8,54528
80004512:	ea 18 bc d4 	orh	r8,0xbcd4
80004516:	10 0a       	add	r10,r8
80004518:	f6 09 00 4b 	adc	r11,r11,r9
8000451c:	40 08       	lddsp	r8,sp[0x0]
8000451e:	78 09       	ld.w	r9,r12[0x0]
80004520:	22 c8       	sub	r8,44
80004522:	58 1a       	cp.w	r10,1
80004524:	5c 2b       	cpc	r11
80004526:	e0 88 00 0e 	brls	80004542 <__cxa_begin_catch+0x6e>
8000452a:	58 09       	cp.w	r9,0
8000452c:	c1 d1       	brne	80004566 <__cxa_begin_catch+0x92>
8000452e:	99 08       	st.w	r12[0x0],r8
80004530:	50 19       	stdsp	sp[0x4],r9
80004532:	fa cc ff f8 	sub	r12,sp,-8
80004536:	f0 1f 00 19 	mcall	80004598 <__cxa_begin_catch+0xc4>
8000453a:	40 1c       	lddsp	r12,sp[0x4]
8000453c:	2f 1d       	sub	sp,-60
8000453e:	e3 cd 80 81 	ldm	sp++,r0,r7,pc
80004542:	70 5a       	ld.w	r10,r8[0x14]
80004544:	58 0a       	cp.w	r10,0
80004546:	c0 d5       	brlt	80004560 <__cxa_begin_catch+0x8c>
80004548:	2f fa       	sub	r10,-1
8000454a:	91 5a       	st.w	r8[0x14],r10
8000454c:	78 1a       	ld.w	r10,r12[0x4]
8000454e:	20 1a       	sub	r10,1
80004550:	99 1a       	st.w	r12[0x4],r10
80004552:	10 39       	cp.w	r9,r8
80004554:	c0 30       	breq	8000455a <__cxa_begin_catch+0x86>
80004556:	91 49       	st.w	r8[0x10],r9
80004558:	99 08       	st.w	r12[0x0],r8
8000455a:	70 a8       	ld.w	r8,r8[0x28]
8000455c:	50 18       	stdsp	sp[0x4],r8
8000455e:	ce ab       	rjmp	80004532 <__cxa_begin_catch+0x5e>
80004560:	f4 0a 11 01 	rsub	r10,r10,1
80004564:	cf 3b       	rjmp	8000454a <__cxa_begin_catch+0x76>
80004566:	30 18       	mov	r8,1
80004568:	50 38       	stdsp	sp[0xc],r8
8000456a:	f0 1f 00 0d 	mcall	8000459c <__cxa_begin_catch+0xc8>
8000456e:	40 4c       	lddsp	r12,sp[0x10]
80004570:	40 58       	lddsp	r8,sp[0x14]
80004572:	5b f8       	cp.w	r8,-1
80004574:	c0 50       	breq	8000457e <__cxa_begin_catch+0xaa>
80004576:	3f f8       	mov	r8,-1
80004578:	50 38       	stdsp	sp[0xc],r8
8000457a:	f0 1f 00 0a 	mcall	800045a0 <__cxa_begin_catch+0xcc>
8000457e:	50 38       	stdsp	sp[0xc],r8
80004580:	f0 1f 00 09 	mcall	800045a4 <__cxa_begin_catch+0xd0>
80004584:	80 00       	ld.sh	r0,r0[0x0]
80004586:	3e d4       	mov	r4,-19
80004588:	00 00       	add	r0,r0
8000458a:	00 94       	mov	r4,r0
8000458c:	80 00       	ld.sh	r0,r0[0x0]
8000458e:	45 6e       	lddsp	lr,sp[0x158]
80004590:	80 00       	ld.sh	r0,r0[0x0]
80004592:	88 e4       	ld.uh	r4,r4[0xc]
80004594:	80 00       	ld.sh	r0,r0[0x0]
80004596:	43 48       	lddsp	r8,sp[0xd0]
80004598:	80 00       	ld.sh	r0,r0[0x0]
8000459a:	88 f4       	ld.uh	r4,r4[0xe]
8000459c:	80 00       	ld.sh	r0,r0[0x0]
8000459e:	43 d0       	lddsp	r0,sp[0xf4]
800045a0:	80 00       	ld.sh	r0,r0[0x0]
800045a2:	8a ac       	ld.uh	r12,r5[0x4]
800045a4:	80 00       	ld.sh	r0,r0[0x0]
800045a6:	3d 94       	mov	r4,-39

800045a8 <_ZNSt9type_infoD2Ev>:
800045a8:	48 28       	lddpc	r8,800045b0 <_ZNSt9type_infoD2Ev+0x8>
800045aa:	2f 88       	sub	r8,-8
800045ac:	99 08       	st.w	r12[0x0],r8
800045ae:	5e fc       	retal	r12
800045b0:	80 00       	ld.sh	r0,r0[0x0]
800045b2:	e9 ac 48 28 	ldc.w	cp2,cr8,r12[0xa0]

800045b4 <_ZNSt9type_infoD1Ev>:
800045b4:	48 28       	lddpc	r8,800045bc <_ZNSt9type_infoD1Ev+0x8>
800045b6:	2f 88       	sub	r8,-8
800045b8:	99 08       	st.w	r12[0x0],r8
800045ba:	5e fc       	retal	r12
800045bc:	80 00       	ld.sh	r0,r0[0x0]
800045be:	e9 ac 5e fd 	ldc.d	cp2,cr14,r12[0x3f4]

800045c0 <_ZNKSt9type_info14__is_pointer_pEv>:
800045c0:	5e fd       	retal	0

800045c2 <_ZNKSt9type_info15__is_function_pEv>:
800045c2:	5e fd       	retal	0

800045c4 <_ZNKSt9type_info10__do_catchEPKS_PPvj>:
800045c4:	78 18       	ld.w	r8,r12[0x4]
800045c6:	76 19       	ld.w	r9,r11[0x4]
800045c8:	12 38       	cp.w	r8,r9
800045ca:	5f 0c       	sreq	r12
800045cc:	5e fc       	retal	r12

800045ce <_ZNKSt9type_info11__do_upcastEPKN10__cxxabiv117__class_type_infoEPPv>:
800045ce:	5e fd       	retal	0

800045d0 <_ZNSt9type_infoD0Ev>:
800045d0:	d4 01       	pushm	lr
800045d2:	48 48       	lddpc	r8,800045e0 <_ZNSt9type_infoD0Ev+0x10>
800045d4:	2f 88       	sub	r8,-8
800045d6:	99 08       	st.w	r12[0x0],r8
800045d8:	f0 1f 00 03 	mcall	800045e4 <_ZNSt9type_infoD0Ev+0x14>
800045dc:	d8 02       	popm	pc
800045de:	00 00       	add	r0,r0
800045e0:	80 00       	ld.sh	r0,r0[0x0]
800045e2:	e9 ac 80 00 	ldc.w	cp4,cr0,r12[0x0]
800045e6:	36 10       	mov	r0,97

800045e8 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
800045e8:	d4 01       	pushm	lr
800045ea:	16 98       	mov	r8,r11
800045ec:	78 1e       	ld.w	lr,r12[0x4]
800045ee:	76 1b       	ld.w	r11,r11[0x4]
800045f0:	16 3e       	cp.w	lr,r11
800045f2:	c0 b0       	breq	80004608 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x20>
800045f4:	58 39       	cp.w	r9,3
800045f6:	e0 88 00 03 	brls	800045fc <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x14>
800045fa:	d8 0a       	popm	pc,r12=0
800045fc:	18 9b       	mov	r11,r12
800045fe:	10 9c       	mov	r12,r8
80004600:	70 08       	ld.w	r8,r8[0x0]
80004602:	70 58       	ld.w	r8,r8[0x14]
80004604:	5d 18       	icall	r8
80004606:	d8 02       	popm	pc
80004608:	da 0a       	popm	pc,r12=1

8000460a <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
8000460a:	eb cd 40 c0 	pushm	r6-r7,lr
8000460e:	20 4d       	sub	sp,16
80004610:	31 09       	mov	r9,16
80004612:	30 07       	mov	r7,0
80004614:	78 08       	ld.w	r8,r12[0x0]
80004616:	50 07       	stdsp	sp[0x0],r7
80004618:	70 68       	ld.w	r8,r8[0x18]
8000461a:	50 29       	stdsp	sp[0x8],r9
8000461c:	14 96       	mov	r6,r10
8000461e:	50 17       	stdsp	sp[0x4],r7
80004620:	50 37       	stdsp	sp[0xc],r7
80004622:	1a 99       	mov	r9,sp
80004624:	74 0a       	ld.w	r10,r10[0x0]
80004626:	5d 18       	icall	r8
80004628:	40 18       	lddsp	r8,sp[0x4]
8000462a:	e2 18 00 06 	andl	r8,0x6,COH
8000462e:	58 68       	cp.w	r8,6
80004630:	c0 50       	breq	8000463a <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv+0x30>
80004632:	0e 9c       	mov	r12,r7
80004634:	2f cd       	sub	sp,-16
80004636:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000463a:	40 08       	lddsp	r8,sp[0x0]
8000463c:	30 1c       	mov	r12,1
8000463e:	8d 08       	st.w	r6[0x0],r8
80004640:	2f cd       	sub	sp,-16
80004642:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc

80004646 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcElPKvPKS0_S2_>:
80004646:	14 38       	cp.w	r8,r10
80004648:	f9 bc 00 06 	moveq	r12,6
8000464c:	f9 bc 01 01 	movne	r12,1
80004650:	5e fc       	retal	r12

80004652 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastElNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
80004652:	eb cd 40 90 	pushm	r4,r7,lr
80004656:	fa c4 ff f4 	sub	r4,sp,-12
8000465a:	68 2e       	ld.w	lr,r4[0x8]
8000465c:	68 07       	ld.w	r7,r4[0x0]
8000465e:	68 1b       	ld.w	r11,r4[0x4]
80004660:	16 38       	cp.w	r8,r11
80004662:	c0 70       	breq	80004670 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastElNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1e>
80004664:	78 1b       	ld.w	r11,r12[0x4]
80004666:	72 19       	ld.w	r9,r9[0x4]
80004668:	12 3b       	cp.w	r11,r9
8000466a:	c0 90       	breq	8000467c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastElNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2a>
8000466c:	e3 cf 80 90 	ldm	sp++,r4,r7,pc,r12=0
80004670:	78 1b       	ld.w	r11,r12[0x4]
80004672:	6e 1c       	ld.w	r12,r7[0x4]
80004674:	18 3b       	cp.w	r11,r12
80004676:	cf 81       	brne	80004666 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastElNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x14>
80004678:	9d 2a       	st.w	lr[0x8],r10
8000467a:	cf 9b       	rjmp	8000466c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastElNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1a>
8000467c:	9d 08       	st.w	lr[0x0],r8
8000467e:	9d 1a       	st.w	lr[0x4],r10
80004680:	30 18       	mov	r8,1
80004682:	30 0c       	mov	r12,0
80004684:	9d 38       	st.w	lr[0xc],r8
80004686:	e3 cd 80 90 	ldm	sp++,r4,r7,pc

8000468a <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
8000468a:	78 18       	ld.w	r8,r12[0x4]
8000468c:	76 1b       	ld.w	r11,r11[0x4]
8000468e:	16 38       	cp.w	r8,r11
80004690:	c0 20       	breq	80004694 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0xa>
80004692:	5e fd       	retal	0
80004694:	30 88       	mov	r8,8
80004696:	93 0a       	st.w	r9[0x0],r10
80004698:	93 38       	st.w	r9[0xc],r8
8000469a:	30 1c       	mov	r12,1
8000469c:	30 68       	mov	r8,6
8000469e:	93 18       	st.w	r9[0x4],r8
800046a0:	5e fc       	retal	r12
800046a2:	d7 03       	nop

800046a4 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
800046a4:	d4 01       	pushm	lr
800046a6:	48 48       	lddpc	r8,800046b4 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>
800046a8:	2f 88       	sub	r8,-8
800046aa:	99 08       	st.w	r12[0x0],r8
800046ac:	f0 1f 00 03 	mcall	800046b8 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x14>
800046b0:	d8 02       	popm	pc
800046b2:	00 00       	add	r0,r0
800046b4:	80 00       	ld.sh	r0,r0[0x0]
800046b6:	e9 e4 80 00 	sthh.w	r0[r0],r4:b,r4:b
800046ba:	45 a8       	lddsp	r8,sp[0x168]

800046bc <_ZN10__cxxabiv117__class_type_infoD2Ev>:
800046bc:	d4 01       	pushm	lr
800046be:	48 48       	lddpc	r8,800046cc <_ZN10__cxxabiv117__class_type_infoD2Ev+0x10>
800046c0:	2f 88       	sub	r8,-8
800046c2:	99 08       	st.w	r12[0x0],r8
800046c4:	f0 1f 00 03 	mcall	800046d0 <_ZN10__cxxabiv117__class_type_infoD2Ev+0x14>
800046c8:	d8 02       	popm	pc
800046ca:	00 00       	add	r0,r0
800046cc:	80 00       	ld.sh	r0,r0[0x0]
800046ce:	e9 e4 80 00 	sthh.w	r0[r0],r4:b,r4:b
800046d2:	45 a8       	lddsp	r8,sp[0x168]

800046d4 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
800046d4:	eb cd 40 80 	pushm	r7,lr
800046d8:	48 68       	lddpc	r8,800046f0 <_ZN10__cxxabiv117__class_type_infoD0Ev+0x1c>
800046da:	2f 88       	sub	r8,-8
800046dc:	18 97       	mov	r7,r12
800046de:	99 08       	st.w	r12[0x0],r8
800046e0:	f0 1f 00 05 	mcall	800046f4 <_ZN10__cxxabiv117__class_type_infoD0Ev+0x20>
800046e4:	0e 9c       	mov	r12,r7
800046e6:	f0 1f 00 05 	mcall	800046f8 <_ZN10__cxxabiv117__class_type_infoD0Ev+0x24>
800046ea:	e3 cd 80 80 	ldm	sp++,r7,pc
800046ee:	00 00       	add	r0,r0
800046f0:	80 00       	ld.sh	r0,r0[0x0]
800046f2:	e9 e4 80 00 	sthh.w	r0[r0],r4:b,r4:b
800046f6:	45 a8       	lddsp	r8,sp[0x168]
800046f8:	80 00       	ld.sh	r0,r0[0x0]
800046fa:	36 10       	mov	r0,97

800046fc <_ZN9__gnu_cxx27__verbose_terminate_handlerEv>:
800046fc:	eb cd 40 81 	pushm	r0,r7,lr
80004700:	21 3d       	sub	sp,76
80004702:	fa c9 ff b4 	sub	r9,sp,-76
80004706:	fa c8 ff cc 	sub	r8,sp,-52
8000470a:	91 09       	st.w	r8[0x0],r9
8000470c:	91 2d       	st.w	r8[0x8],sp
8000470e:	4d 39       	lddpc	r9,80004858 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x15c>
80004710:	50 b9       	stdsp	sp[0x2c],r9
80004712:	4d 39       	lddpc	r9,8000485c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x160>
80004714:	50 c9       	stdsp	sp[0x30],r9
80004716:	4d 39       	lddpc	r9,80004860 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x164>
80004718:	fa cc ff ec 	sub	r12,sp,-20
8000471c:	91 19       	st.w	r8[0x4],r9
8000471e:	f0 1f 00 52 	mcall	80004864 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x168>
80004722:	4d 28       	lddpc	r8,80004868 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x16c>
80004724:	30 09       	mov	r9,0
80004726:	11 8a       	ld.ub	r10,r8[0x0]
80004728:	f2 0a 18 00 	cp.b	r10,r9
8000472c:	c0 d0       	breq	80004746 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x4a>
8000472e:	4d 08       	lddpc	r8,8000486c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x170>
80004730:	70 08       	ld.w	r8,r8[0x0]
80004732:	70 29       	ld.w	r9,r8[0x8]
80004734:	3f f8       	mov	r8,-1
80004736:	31 da       	mov	r10,29
80004738:	50 68       	stdsp	sp[0x18],r8
8000473a:	30 1b       	mov	r11,1
8000473c:	4c dc       	lddpc	r12,80004870 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x174>
8000473e:	f0 1f 00 4e 	mcall	80004874 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x178>
80004742:	f0 1f 00 4e 	mcall	80004878 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x17c>
80004746:	30 19       	mov	r9,1
80004748:	b0 89       	st.b	r8[0x0],r9
8000474a:	3f f8       	mov	r8,-1
8000474c:	50 68       	stdsp	sp[0x18],r8
8000474e:	f0 1f 00 4c 	mcall	8000487c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x180>
80004752:	c3 70       	breq	800047c0 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xc4>
80004754:	3f f8       	mov	r8,-1
80004756:	30 0a       	mov	r10,0
80004758:	fa c9 ff b4 	sub	r9,sp,-76
8000475c:	14 9b       	mov	r11,r10
8000475e:	12 d8       	st.w	--r9,r8
80004760:	78 1c       	ld.w	r12,r12[0x4]
80004762:	50 0c       	stdsp	sp[0x0],r12
80004764:	f0 1f 00 47 	mcall	80004880 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x184>
80004768:	4c 19       	lddpc	r9,8000486c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x170>
8000476a:	72 08       	ld.w	r8,r9[0x0]
8000476c:	50 1c       	stdsp	sp[0x4],r12
8000476e:	70 29       	ld.w	r9,r8[0x8]
80004770:	33 0a       	mov	r10,48
80004772:	30 1b       	mov	r11,1
80004774:	4c 4c       	lddpc	r12,80004884 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x188>
80004776:	f0 1f 00 40 	mcall	80004874 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x178>
8000477a:	41 28       	lddsp	r8,sp[0x48]
8000477c:	58 08       	cp.w	r8,0
8000477e:	c1 81       	brne	800047ae <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xb2>
80004780:	4b b9       	lddpc	r9,8000486c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x170>
80004782:	72 08       	ld.w	r8,r9[0x0]
80004784:	40 1c       	lddsp	r12,sp[0x4]
80004786:	70 2b       	ld.w	r11,r8[0x8]
80004788:	f0 1f 00 40 	mcall	80004888 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x18c>
8000478c:	4b 88       	lddpc	r8,8000486c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x170>
8000478e:	70 08       	ld.w	r8,r8[0x0]
80004790:	70 29       	ld.w	r9,r8[0x8]
80004792:	3f f8       	mov	r8,-1
80004794:	30 2a       	mov	r10,2
80004796:	50 68       	stdsp	sp[0x18],r8
80004798:	30 1b       	mov	r11,1
8000479a:	4b dc       	lddpc	r12,8000488c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x190>
8000479c:	f0 1f 00 36 	mcall	80004874 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x178>
800047a0:	41 28       	lddsp	r8,sp[0x48]
800047a2:	58 08       	cp.w	r8,0
800047a4:	c1 c0       	breq	800047dc <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xe0>
800047a6:	30 28       	mov	r8,2
800047a8:	50 68       	stdsp	sp[0x18],r8
800047aa:	f0 1f 00 3a 	mcall	80004890 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x194>
800047ae:	4b 09       	lddpc	r9,8000486c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x170>
800047b0:	72 08       	ld.w	r8,r9[0x0]
800047b2:	70 2b       	ld.w	r11,r8[0x8]
800047b4:	3f f8       	mov	r8,-1
800047b6:	40 0c       	lddsp	r12,sp[0x0]
800047b8:	50 68       	stdsp	sp[0x18],r8
800047ba:	f0 1f 00 34 	mcall	80004888 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x18c>
800047be:	ce 7b       	rjmp	8000478c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x90>
800047c0:	4a b8       	lddpc	r8,8000486c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x170>
800047c2:	70 08       	ld.w	r8,r8[0x0]
800047c4:	70 29       	ld.w	r9,r8[0x8]
800047c6:	3f f8       	mov	r8,-1
800047c8:	32 da       	mov	r10,45
800047ca:	50 68       	stdsp	sp[0x18],r8
800047cc:	30 1b       	mov	r11,1
800047ce:	4b 2c       	lddpc	r12,80004894 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x198>
800047d0:	f0 1f 00 29 	mcall	80004874 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x178>
800047d4:	3f f8       	mov	r8,-1
800047d6:	50 68       	stdsp	sp[0x18],r8
800047d8:	f0 1f 00 28 	mcall	80004878 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x17c>
800047dc:	40 1c       	lddsp	r12,sp[0x4]
800047de:	f0 1f 00 2f 	mcall	80004898 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x19c>
800047e2:	ce 2b       	rjmp	800047a6 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xaa>
800047e4:	40 68       	lddsp	r8,sp[0x18]
800047e6:	40 79       	lddsp	r9,sp[0x1c]
800047e8:	50 38       	stdsp	sp[0xc],r8
800047ea:	50 29       	stdsp	sp[0x8],r9
800047ec:	40 88       	lddsp	r8,sp[0x20]
800047ee:	40 39       	lddsp	r9,sp[0xc]
800047f0:	58 19       	cp.w	r9,1
800047f2:	c0 a0       	breq	80004806 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x10a>
800047f4:	30 08       	mov	r8,0
800047f6:	50 68       	stdsp	sp[0x18],r8
800047f8:	f0 1f 00 29 	mcall	8000489c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x1a0>
800047fc:	3f f8       	mov	r8,-1
800047fe:	40 2c       	lddsp	r12,sp[0x8]
80004800:	50 68       	stdsp	sp[0x18],r8
80004802:	f0 1f 00 28 	mcall	800048a0 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x1a4>
80004806:	58 28       	cp.w	r8,2
80004808:	c0 90       	breq	8000481a <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x11e>
8000480a:	40 2c       	lddsp	r12,sp[0x8]
8000480c:	f0 1f 00 26 	mcall	800048a4 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x1a8>
80004810:	30 08       	mov	r8,0
80004812:	50 68       	stdsp	sp[0x18],r8
80004814:	f0 1f 00 22 	mcall	8000489c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x1a0>
80004818:	cd eb       	rjmp	800047d4 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xd8>
8000481a:	40 2c       	lddsp	r12,sp[0x8]
8000481c:	f0 1f 00 22 	mcall	800048a4 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x1a8>
80004820:	40 39       	lddsp	r9,sp[0xc]
80004822:	78 08       	ld.w	r8,r12[0x0]
80004824:	70 28       	ld.w	r8,r8[0x8]
80004826:	50 69       	stdsp	sp[0x18],r9
80004828:	5d 18       	icall	r8
8000482a:	49 18       	lddpc	r8,8000486c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x170>
8000482c:	70 08       	ld.w	r8,r8[0x0]
8000482e:	50 4c       	stdsp	sp[0x10],r12
80004830:	70 29       	ld.w	r9,r8[0x8]
80004832:	30 ba       	mov	r10,11
80004834:	30 1b       	mov	r11,1
80004836:	49 dc       	lddpc	r12,800048a8 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x1ac>
80004838:	f0 1f 00 0f 	mcall	80004874 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x178>
8000483c:	48 c8       	lddpc	r8,8000486c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x170>
8000483e:	70 08       	ld.w	r8,r8[0x0]
80004840:	40 4c       	lddsp	r12,sp[0x10]
80004842:	70 2b       	ld.w	r11,r8[0x8]
80004844:	f0 1f 00 11 	mcall	80004888 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x18c>
80004848:	48 98       	lddpc	r8,8000486c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x170>
8000484a:	70 08       	ld.w	r8,r8[0x0]
8000484c:	30 ac       	mov	r12,10
8000484e:	70 2b       	ld.w	r11,r8[0x8]
80004850:	f0 1f 00 17 	mcall	800048ac <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x1b0>
80004854:	cd eb       	rjmp	80004810 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x114>
80004856:	00 00       	add	r0,r0
80004858:	80 00       	ld.sh	r0,r0[0x0]
8000485a:	3e d4       	mov	r4,-19
8000485c:	00 00       	add	r0,r0
8000485e:	00 a4       	st.w	r0++,r4
80004860:	80 00       	ld.sh	r0,r0[0x0]
80004862:	47 e4       	lddsp	r4,sp[0x1f8]
80004864:	80 00       	ld.sh	r0,r0[0x0]
80004866:	88 e4       	ld.uh	r4,r4[0xc]
80004868:	00 00       	add	r0,r0
8000486a:	0f 7c       	ld.ub	r12,--r7
8000486c:	00 00       	add	r0,r0
8000486e:	01 f8       	ld.ub	r8,r0[0x7]
80004870:	80 00       	ld.sh	r0,r0[0x0]
80004872:	ea 40 80 00 	cp.w	r0,688128
80004876:	8f f4       	st.w	r7[0x3c],r4
80004878:	80 00       	ld.sh	r0,r0[0x0]
8000487a:	8b b0       	st.w	r5[0x2c],r0
8000487c:	80 00       	ld.sh	r0,r0[0x0]
8000487e:	48 b0       	lddpc	r0,800048a8 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x1ac>
80004880:	80 00       	ld.sh	r0,r0[0x0]
80004882:	73 b8       	ld.w	r8,r9[0x6c]
80004884:	80 00       	ld.sh	r0,r0[0x0]
80004886:	ea 60 80 00 	mov	r0,688128
8000488a:	8c a8       	ld.uh	r8,r6[0x4]
8000488c:	80 00       	ld.sh	r0,r0[0x0]
8000488e:	ea 94 80 00 	brge	8017488e <_data_lma+0x16518e>
80004892:	39 6c       	mov	r12,-106
80004894:	80 00       	ld.sh	r0,r0[0x0]
80004896:	ea a4       	*unknown*
80004898:	80 00       	ld.sh	r0,r0[0x0]
8000489a:	90 10       	ld.sh	r0,r8[0x2]
8000489c:	80 00       	ld.sh	r0,r0[0x0]
8000489e:	44 50       	lddsp	r0,sp[0x114]
800048a0:	80 00       	ld.sh	r0,r0[0x0]
800048a2:	8a ac       	ld.uh	r12,r5[0x4]
800048a4:	80 00       	ld.sh	r0,r0[0x0]
800048a6:	44 d4       	lddsp	r4,sp[0x134]
800048a8:	80 00       	ld.sh	r0,r0[0x0]
800048aa:	ea 98 80 00 	brls	801748aa <_data_lma+0x1651aa>
800048ae:	8c 20       	ld.sh	r0,r6[0x4]

800048b0 <__cxa_current_exception_type>:
800048b0:	eb cd 40 c0 	pushm	r6-r7,lr
800048b4:	f0 1f 00 0b 	mcall	800048e0 <__cxa_current_exception_type+0x30>
800048b8:	78 0c       	ld.w	r12,r12[0x0]
800048ba:	58 0c       	cp.w	r12,0
800048bc:	c0 d0       	breq	800048d6 <__cxa_current_exception_type+0x26>
800048be:	f8 e6 00 2c 	ld.d	r6,r12[44]
800048c2:	30 1a       	mov	r10,1
800048c4:	30 0b       	mov	r11,0
800048c6:	ed ea 00 08 	and	r8,r6,r10
800048ca:	ef eb 00 09 	and	r9,r7,r11
800048ce:	58 08       	cp.w	r8,0
800048d0:	5c 29       	cpc	r9
800048d2:	c0 41       	brne	800048da <__cxa_current_exception_type+0x2a>
800048d4:	78 0c       	ld.w	r12,r12[0x0]
800048d6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800048da:	78 1c       	ld.w	r12,r12[0x4]
800048dc:	24 0c       	sub	r12,64
800048de:	cf bb       	rjmp	800048d4 <__cxa_current_exception_type+0x24>
800048e0:	80 00       	ld.sh	r0,r0[0x0]
800048e2:	43 48       	lddsp	r8,sp[0xd0]

800048e4 <d_make_comp>:
800048e4:	d4 01       	pushm	lr
800048e6:	f6 c8 00 01 	sub	r8,r11,1
800048ea:	e0 48 00 39 	cp.w	r8,57
800048ee:	e0 8b 00 97 	brhi	80004a1c <d_make_comp+0x138>
800048f2:	4c ce       	lddpc	lr,80004a20 <d_make_comp+0x13c>
800048f4:	fc 08 03 2f 	ld.w	pc,lr[r8<<0x2]
800048f8:	80 00       	ld.sh	r0,r0[0x0]
800048fa:	49 e0       	lddpc	r0,80004970 <d_make_comp+0x8c>
800048fc:	80 00       	ld.sh	r0,r0[0x0]
800048fe:	49 e0       	lddpc	r0,80004974 <d_make_comp+0x90>
80004900:	80 00       	ld.sh	r0,r0[0x0]
80004902:	49 e0       	lddpc	r0,80004978 <d_make_comp+0x94>
80004904:	80 00       	ld.sh	r0,r0[0x0]
80004906:	49 e0       	lddpc	r0,8000497c <d_make_comp+0x98>
80004908:	80 00       	ld.sh	r0,r0[0x0]
8000490a:	4a 1c       	lddpc	r12,8000498c <d_make_comp+0xa8>
8000490c:	80 00       	ld.sh	r0,r0[0x0]
8000490e:	4a 1c       	lddpc	r12,80004990 <d_make_comp+0xac>
80004910:	80 00       	ld.sh	r0,r0[0x0]
80004912:	4a 1c       	lddpc	r12,80004994 <d_make_comp+0xb0>
80004914:	80 00       	ld.sh	r0,r0[0x0]
80004916:	4a 1c       	lddpc	r12,80004998 <d_make_comp+0xb4>
80004918:	80 00       	ld.sh	r0,r0[0x0]
8000491a:	49 f0       	lddpc	r0,80004994 <d_make_comp+0xb0>
8000491c:	80 00       	ld.sh	r0,r0[0x0]
8000491e:	49 f0       	lddpc	r0,80004998 <d_make_comp+0xb4>
80004920:	80 00       	ld.sh	r0,r0[0x0]
80004922:	49 e0       	lddpc	r0,80004998 <d_make_comp+0xb4>
80004924:	80 00       	ld.sh	r0,r0[0x0]
80004926:	49 f0       	lddpc	r0,800049a0 <d_make_comp+0xbc>
80004928:	80 00       	ld.sh	r0,r0[0x0]
8000492a:	49 f0       	lddpc	r0,800049a4 <d_make_comp+0xc0>
8000492c:	80 00       	ld.sh	r0,r0[0x0]
8000492e:	49 f0       	lddpc	r0,800049a8 <d_make_comp+0xc4>
80004930:	80 00       	ld.sh	r0,r0[0x0]
80004932:	49 f0       	lddpc	r0,800049ac <d_make_comp+0xc8>
80004934:	80 00       	ld.sh	r0,r0[0x0]
80004936:	49 f0       	lddpc	r0,800049b0 <d_make_comp+0xcc>
80004938:	80 00       	ld.sh	r0,r0[0x0]
8000493a:	49 f0       	lddpc	r0,800049b4 <d_make_comp+0xd0>
8000493c:	80 00       	ld.sh	r0,r0[0x0]
8000493e:	49 f0       	lddpc	r0,800049b8 <d_make_comp+0xd4>
80004940:	80 00       	ld.sh	r0,r0[0x0]
80004942:	49 f0       	lddpc	r0,800049bc <d_make_comp+0xd8>
80004944:	80 00       	ld.sh	r0,r0[0x0]
80004946:	49 f0       	lddpc	r0,800049c0 <d_make_comp+0xdc>
80004948:	80 00       	ld.sh	r0,r0[0x0]
8000494a:	49 f0       	lddpc	r0,800049c4 <d_make_comp+0xe0>
8000494c:	80 00       	ld.sh	r0,r0[0x0]
8000494e:	4a 1c       	lddpc	r12,800049d0 <d_make_comp+0xec>
80004950:	80 00       	ld.sh	r0,r0[0x0]
80004952:	49 fa       	lddpc	r10,800049cc <d_make_comp+0xe8>
80004954:	80 00       	ld.sh	r0,r0[0x0]
80004956:	49 fa       	lddpc	r10,800049d0 <d_make_comp+0xec>
80004958:	80 00       	ld.sh	r0,r0[0x0]
8000495a:	49 fa       	lddpc	r10,800049d4 <d_make_comp+0xf0>
8000495c:	80 00       	ld.sh	r0,r0[0x0]
8000495e:	49 fa       	lddpc	r10,800049d8 <d_make_comp+0xf4>
80004960:	80 00       	ld.sh	r0,r0[0x0]
80004962:	49 fa       	lddpc	r10,800049dc <d_make_comp+0xf8>
80004964:	80 00       	ld.sh	r0,r0[0x0]
80004966:	49 fa       	lddpc	r10,800049e0 <d_make_comp+0xfc>
80004968:	80 00       	ld.sh	r0,r0[0x0]
8000496a:	49 e0       	lddpc	r0,800049e0 <d_make_comp+0xfc>
8000496c:	80 00       	ld.sh	r0,r0[0x0]
8000496e:	49 f0       	lddpc	r0,800049e8 <d_make_comp+0x104>
80004970:	80 00       	ld.sh	r0,r0[0x0]
80004972:	49 f0       	lddpc	r0,800049ec <d_make_comp+0x108>
80004974:	80 00       	ld.sh	r0,r0[0x0]
80004976:	49 f0       	lddpc	r0,800049f0 <d_make_comp+0x10c>
80004978:	80 00       	ld.sh	r0,r0[0x0]
8000497a:	49 f0       	lddpc	r0,800049f4 <d_make_comp+0x110>
8000497c:	80 00       	ld.sh	r0,r0[0x0]
8000497e:	49 f0       	lddpc	r0,800049f8 <d_make_comp+0x114>
80004980:	80 00       	ld.sh	r0,r0[0x0]
80004982:	4a 1c       	lddpc	r12,80004a04 <d_make_comp+0x120>
80004984:	80 00       	ld.sh	r0,r0[0x0]
80004986:	49 f0       	lddpc	r0,80004a00 <d_make_comp+0x11c>
80004988:	80 00       	ld.sh	r0,r0[0x0]
8000498a:	49 fa       	lddpc	r10,80004a04 <d_make_comp+0x120>
8000498c:	80 00       	ld.sh	r0,r0[0x0]
8000498e:	49 f6       	lddpc	r6,80004a08 <d_make_comp+0x124>
80004990:	80 00       	ld.sh	r0,r0[0x0]
80004992:	49 e0       	lddpc	r0,80004a08 <d_make_comp+0x124>
80004994:	80 00       	ld.sh	r0,r0[0x0]
80004996:	4a 1c       	lddpc	r12,80004a18 <d_make_comp+0x134>
80004998:	80 00       	ld.sh	r0,r0[0x0]
8000499a:	49 fa       	lddpc	r10,80004a14 <d_make_comp+0x130>
8000499c:	80 00       	ld.sh	r0,r0[0x0]
8000499e:	49 fa       	lddpc	r10,80004a18 <d_make_comp+0x134>
800049a0:	80 00       	ld.sh	r0,r0[0x0]
800049a2:	4a 1c       	lddpc	r12,80004a24 <d_make_name>
800049a4:	80 00       	ld.sh	r0,r0[0x0]
800049a6:	4a 1c       	lddpc	r12,80004a28 <d_make_name+0x4>
800049a8:	80 00       	ld.sh	r0,r0[0x0]
800049aa:	49 f0       	lddpc	r0,80004a24 <d_make_name>
800049ac:	80 00       	ld.sh	r0,r0[0x0]
800049ae:	49 e0       	lddpc	r0,80004a24 <d_make_name>
800049b0:	80 00       	ld.sh	r0,r0[0x0]
800049b2:	49 e0       	lddpc	r0,80004a28 <d_make_name+0x4>
800049b4:	80 00       	ld.sh	r0,r0[0x0]
800049b6:	49 e0       	lddpc	r0,80004a2c <d_make_name+0x8>
800049b8:	80 00       	ld.sh	r0,r0[0x0]
800049ba:	49 e0       	lddpc	r0,80004a30 <d_make_name+0xc>
800049bc:	80 00       	ld.sh	r0,r0[0x0]
800049be:	49 e0       	lddpc	r0,80004a34 <d_make_name+0x10>
800049c0:	80 00       	ld.sh	r0,r0[0x0]
800049c2:	49 e0       	lddpc	r0,80004a38 <d_make_name+0x14>
800049c4:	80 00       	ld.sh	r0,r0[0x0]
800049c6:	49 e0       	lddpc	r0,80004a3c <d_make_name+0x18>
800049c8:	80 00       	ld.sh	r0,r0[0x0]
800049ca:	49 e0       	lddpc	r0,80004a40 <d_make_name+0x1c>
800049cc:	80 00       	ld.sh	r0,r0[0x0]
800049ce:	49 f0       	lddpc	r0,80004a48 <d_make_name+0x24>
800049d0:	80 00       	ld.sh	r0,r0[0x0]
800049d2:	49 e0       	lddpc	r0,80004a48 <d_make_name+0x24>
800049d4:	80 00       	ld.sh	r0,r0[0x0]
800049d6:	4a 1c       	lddpc	r12,80004a58 <d_make_name+0x34>
800049d8:	80 00       	ld.sh	r0,r0[0x0]
800049da:	49 f0       	lddpc	r0,80004a54 <d_make_name+0x30>
800049dc:	80 00       	ld.sh	r0,r0[0x0]
800049de:	49 f0       	lddpc	r0,80004a58 <d_make_name+0x34>
800049e0:	58 09       	cp.w	r9,0
800049e2:	5f 0e       	sreq	lr
800049e4:	58 0a       	cp.w	r10,0
800049e6:	5f 08       	sreq	r8
800049e8:	fd e8 10 08 	or	r8,lr,r8
800049ec:	c0 70       	breq	800049fa <d_make_comp+0x116>
800049ee:	c1 78       	rjmp	80004a1c <d_make_comp+0x138>
800049f0:	58 0a       	cp.w	r10,0
800049f2:	c0 41       	brne	800049fa <d_make_comp+0x116>
800049f4:	c1 48       	rjmp	80004a1c <d_make_comp+0x138>
800049f6:	58 09       	cp.w	r9,0
800049f8:	c1 20       	breq	80004a1c <d_make_comp+0x138>
800049fa:	78 58       	ld.w	r8,r12[0x14]
800049fc:	78 6e       	ld.w	lr,r12[0x18]
800049fe:	1c 38       	cp.w	r8,lr
80004a00:	c0 e4       	brge	80004a1c <d_make_comp+0x138>
80004a02:	f0 ce ff ff 	sub	lr,r8,-1
80004a06:	99 5e       	st.w	r12[0x14],lr
80004a08:	f0 08 00 18 	add	r8,r8,r8<<0x1
80004a0c:	78 4e       	ld.w	lr,r12[0x10]
80004a0e:	fc 08 00 2c 	add	r12,lr,r8<<0x2
80004a12:	c0 60       	breq	80004a1e <d_make_comp+0x13a>
80004a14:	99 0b       	st.w	r12[0x0],r11
80004a16:	99 1a       	st.w	r12[0x4],r10
80004a18:	99 29       	st.w	r12[0x8],r9
80004a1a:	d8 02       	popm	pc
80004a1c:	30 0c       	mov	r12,0
80004a1e:	d8 02       	popm	pc
80004a20:	80 00       	ld.sh	r0,r0[0x0]
80004a22:	48 f8       	lddpc	r8,80004a5c <d_number>

80004a24 <d_make_name>:
80004a24:	78 58       	ld.w	r8,r12[0x14]
80004a26:	78 69       	ld.w	r9,r12[0x18]
80004a28:	12 38       	cp.w	r8,r9
80004a2a:	c0 35       	brlt	80004a30 <d_make_name+0xc>
80004a2c:	30 0c       	mov	r12,0
80004a2e:	c0 98       	rjmp	80004a40 <d_make_name+0x1c>
80004a30:	f0 c9 ff ff 	sub	r9,r8,-1
80004a34:	f0 08 00 18 	add	r8,r8,r8<<0x1
80004a38:	99 59       	st.w	r12[0x14],r9
80004a3a:	78 49       	ld.w	r9,r12[0x10]
80004a3c:	f2 08 00 2c 	add	r12,r9,r8<<0x2
80004a40:	58 0c       	cp.w	r12,0
80004a42:	5f 09       	sreq	r9
80004a44:	58 0b       	cp.w	r11,0
80004a46:	5f 08       	sreq	r8
80004a48:	f3 e8 10 08 	or	r8,r9,r8
80004a4c:	c0 71       	brne	80004a5a <d_make_name+0x36>
80004a4e:	58 0a       	cp.w	r10,0
80004a50:	c0 50       	breq	80004a5a <d_make_name+0x36>
80004a52:	99 1b       	st.w	r12[0x4],r11
80004a54:	99 2a       	st.w	r12[0x8],r10
80004a56:	99 08       	st.w	r12[0x0],r8
80004a58:	5e fc       	retal	r12
80004a5a:	5e fd       	retal	0

80004a5c <d_number>:
80004a5c:	d4 01       	pushm	lr
80004a5e:	36 ea       	mov	r10,110
80004a60:	78 38       	ld.w	r8,r12[0xc]
80004a62:	11 89       	ld.ub	r9,r8[0x0]
80004a64:	f4 09 18 00 	cp.b	r9,r10
80004a68:	c0 30       	breq	80004a6e <d_number+0x12>
80004a6a:	30 0a       	mov	r10,0
80004a6c:	c0 58       	rjmp	80004a76 <d_number+0x1a>
80004a6e:	2f f8       	sub	r8,-1
80004a70:	30 1a       	mov	r10,1
80004a72:	99 38       	st.w	r12[0xc],r8
80004a74:	11 89       	ld.ub	r9,r8[0x0]
80004a76:	30 08       	mov	r8,0
80004a78:	30 9b       	mov	r11,9
80004a7a:	f0 08 00 2e 	add	lr,r8,r8<<0x2
80004a7e:	f2 0e 00 1e 	add	lr,r9,lr<<0x1
80004a82:	23 09       	sub	r9,48
80004a84:	f6 09 18 00 	cp.b	r9,r11
80004a88:	e0 88 00 09 	brls	80004a9a <d_number+0x3e>
80004a8c:	f0 09 11 00 	rsub	r9,r8,0
80004a90:	58 0a       	cp.w	r10,0
80004a92:	f2 08 17 10 	movne	r8,r9
80004a96:	10 9c       	mov	r12,r8
80004a98:	d8 02       	popm	pc
80004a9a:	78 39       	ld.w	r9,r12[0xc]
80004a9c:	fc c8 00 30 	sub	r8,lr,48
80004aa0:	2f f9       	sub	r9,-1
80004aa2:	99 39       	st.w	r12[0xc],r9
80004aa4:	13 89       	ld.ub	r9,r9[0x0]
80004aa6:	ce ab       	rjmp	80004a7a <d_number+0x1e>

80004aa8 <d_call_offset>:
80004aa8:	d4 21       	pushm	r4-r7,lr
80004aaa:	18 97       	mov	r7,r12
80004aac:	58 0b       	cp.w	r11,0
80004aae:	c0 71       	brne	80004abc <d_call_offset+0x14>
80004ab0:	78 38       	ld.w	r8,r12[0xc]
80004ab2:	11 8b       	ld.ub	r11,r8[0x0]
80004ab4:	58 0b       	cp.w	r11,0
80004ab6:	c1 f0       	breq	80004af4 <d_call_offset+0x4c>
80004ab8:	2f f8       	sub	r8,-1
80004aba:	99 38       	st.w	r12[0xc],r8
80004abc:	e0 4b 00 68 	cp.w	r11,104
80004ac0:	c0 e0       	breq	80004adc <d_call_offset+0x34>
80004ac2:	e0 4b 00 76 	cp.w	r11,118
80004ac6:	c1 71       	brne	80004af4 <d_call_offset+0x4c>
80004ac8:	0e 9c       	mov	r12,r7
80004aca:	cc 9f       	rcall	80004a5c <d_number>
80004acc:	6e 38       	ld.w	r8,r7[0xc]
80004ace:	35 f9       	mov	r9,95
80004ad0:	11 8a       	ld.ub	r10,r8[0x0]
80004ad2:	f2 0a 18 00 	cp.b	r10,r9
80004ad6:	c0 f1       	brne	80004af4 <d_call_offset+0x4c>
80004ad8:	2f f8       	sub	r8,-1
80004ada:	8f 38       	st.w	r7[0xc],r8
80004adc:	0e 9c       	mov	r12,r7
80004ade:	cb ff       	rcall	80004a5c <d_number>
80004ae0:	6e 38       	ld.w	r8,r7[0xc]
80004ae2:	35 f9       	mov	r9,95
80004ae4:	11 8a       	ld.ub	r10,r8[0x0]
80004ae6:	f2 0a 18 00 	cp.b	r10,r9
80004aea:	c0 51       	brne	80004af4 <d_call_offset+0x4c>
80004aec:	2f f8       	sub	r8,-1
80004aee:	30 1c       	mov	r12,1
80004af0:	8f 38       	st.w	r7[0xc],r8
80004af2:	d8 22       	popm	r4-r7,pc
80004af4:	d8 2a       	popm	r4-r7,pc,r12=0
	...

80004af8 <d_cv_qualifiers>:
80004af8:	d4 31       	pushm	r0-r7,lr
80004afa:	20 1d       	sub	sp,4
80004afc:	78 38       	ld.w	r8,r12[0xc]
80004afe:	18 97       	mov	r7,r12
80004b00:	11 89       	ld.ub	r9,r8[0x0]
80004b02:	16 96       	mov	r6,r11
80004b04:	58 0a       	cp.w	r10,0
80004b06:	f9 b1 01 1a 	movne	r1,26
80004b0a:	f9 b1 00 17 	moveq	r1,23
80004b0e:	37 24       	mov	r4,114
80004b10:	35 65       	mov	r5,86
80004b12:	30 03       	mov	r3,0
80004b14:	34 b2       	mov	r2,75
80004b16:	f9 b0 01 1c 	movne	r0,28
80004b1a:	f9 b0 00 19 	moveq	r0,25
80004b1e:	f9 b8 01 1b 	movne	r8,27
80004b22:	f9 b8 00 18 	moveq	r8,24
80004b26:	c2 48       	rjmp	80004b6e <d_cv_qualifiers+0x76>
80004b28:	6e 39       	ld.w	r9,r7[0xc]
80004b2a:	2f f9       	sub	r9,-1
80004b2c:	8f 39       	st.w	r7[0xc],r9
80004b2e:	58 0b       	cp.w	r11,0
80004b30:	c0 60       	breq	80004b3c <d_cv_qualifiers+0x44>
80004b32:	6e c9       	ld.w	r9,r7[0x30]
80004b34:	02 9b       	mov	r11,r1
80004b36:	2f 79       	sub	r9,-9
80004b38:	8f c9       	st.w	r7[0x30],r9
80004b3a:	c0 c8       	rjmp	80004b52 <d_cv_qualifiers+0x5a>
80004b3c:	58 0a       	cp.w	r10,0
80004b3e:	c0 60       	breq	80004b4a <d_cv_qualifiers+0x52>
80004b40:	6e c9       	ld.w	r9,r7[0x30]
80004b42:	10 9b       	mov	r11,r8
80004b44:	2f 79       	sub	r9,-9
80004b46:	8f c9       	st.w	r7[0x30],r9
80004b48:	c0 58       	rjmp	80004b52 <d_cv_qualifiers+0x5a>
80004b4a:	6e c9       	ld.w	r9,r7[0x30]
80004b4c:	00 9b       	mov	r11,r0
80004b4e:	2f a9       	sub	r9,-6
80004b50:	8f c9       	st.w	r7[0x30],r9
80004b52:	30 09       	mov	r9,0
80004b54:	50 08       	stdsp	sp[0x0],r8
80004b56:	0e 9c       	mov	r12,r7
80004b58:	12 9a       	mov	r10,r9
80004b5a:	cc 5e       	rcall	800048e4 <d_make_comp>
80004b5c:	8d 0c       	st.w	r6[0x0],r12
80004b5e:	40 08       	lddsp	r8,sp[0x0]
80004b60:	c0 31       	brne	80004b66 <d_cv_qualifiers+0x6e>
80004b62:	18 96       	mov	r6,r12
80004b64:	c1 38       	rjmp	80004b8a <d_cv_qualifiers+0x92>
80004b66:	6e 39       	ld.w	r9,r7[0xc]
80004b68:	f8 c6 ff fc 	sub	r6,r12,-4
80004b6c:	13 89       	ld.ub	r9,r9[0x0]
80004b6e:	e8 09 18 00 	cp.b	r9,r4
80004b72:	5f 0b       	sreq	r11
80004b74:	ea 09 18 00 	cp.b	r9,r5
80004b78:	5f 0a       	sreq	r10
80004b7a:	f5 eb 10 0c 	or	r12,r10,r11
80004b7e:	e6 0c 18 00 	cp.b	r12,r3
80004b82:	cd 31       	brne	80004b28 <d_cv_qualifiers+0x30>
80004b84:	e4 09 18 00 	cp.b	r9,r2
80004b88:	cd 00       	breq	80004b28 <d_cv_qualifiers+0x30>
80004b8a:	0c 9c       	mov	r12,r6
80004b8c:	2f fd       	sub	sp,-4
80004b8e:	d8 32       	popm	r0-r7,pc

80004b90 <d_template_param>:
80004b90:	d4 21       	pushm	r4-r7,lr
80004b92:	35 49       	mov	r9,84
80004b94:	78 38       	ld.w	r8,r12[0xc]
80004b96:	18 97       	mov	r7,r12
80004b98:	11 8a       	ld.ub	r10,r8[0x0]
80004b9a:	f2 0a 18 00 	cp.b	r10,r9
80004b9e:	c2 a1       	brne	80004bf2 <d_template_param+0x62>
80004ba0:	2f f8       	sub	r8,-1
80004ba2:	99 38       	st.w	r12[0xc],r8
80004ba4:	11 89       	ld.ub	r9,r8[0x0]
80004ba6:	35 f8       	mov	r8,95
80004ba8:	f0 09 18 00 	cp.b	r9,r8
80004bac:	c0 31       	brne	80004bb2 <d_template_param+0x22>
80004bae:	30 08       	mov	r8,0
80004bb0:	c0 58       	rjmp	80004bba <d_template_param+0x2a>
80004bb2:	c5 5f       	rcall	80004a5c <d_number>
80004bb4:	c1 f5       	brlt	80004bf2 <d_template_param+0x62>
80004bb6:	f8 c8 ff ff 	sub	r8,r12,-1
80004bba:	6e 39       	ld.w	r9,r7[0xc]
80004bbc:	35 fa       	mov	r10,95
80004bbe:	13 8b       	ld.ub	r11,r9[0x0]
80004bc0:	f4 0b 18 00 	cp.b	r11,r10
80004bc4:	c1 71       	brne	80004bf2 <d_template_param+0x62>
80004bc6:	2f f9       	sub	r9,-1
80004bc8:	8f 39       	st.w	r7[0xc],r9
80004bca:	6e a9       	ld.w	r9,r7[0x28]
80004bcc:	2f f9       	sub	r9,-1
80004bce:	8f a9       	st.w	r7[0x28],r9
80004bd0:	6e 5c       	ld.w	r12,r7[0x14]
80004bd2:	6e 69       	ld.w	r9,r7[0x18]
80004bd4:	12 3c       	cp.w	r12,r9
80004bd6:	c0 e4       	brge	80004bf2 <d_template_param+0x62>
80004bd8:	f8 c9 ff ff 	sub	r9,r12,-1
80004bdc:	8f 59       	st.w	r7[0x14],r9
80004bde:	f8 0c 00 1c 	add	r12,r12,r12<<0x1
80004be2:	6e 49       	ld.w	r9,r7[0x10]
80004be4:	f2 0c 00 2c 	add	r12,r9,r12<<0x2
80004be8:	c0 60       	breq	80004bf4 <d_template_param+0x64>
80004bea:	99 18       	st.w	r12[0x4],r8
80004bec:	30 58       	mov	r8,5
80004bee:	99 08       	st.w	r12[0x0],r8
80004bf0:	d8 22       	popm	r4-r7,pc
80004bf2:	30 0c       	mov	r12,0
80004bf4:	d8 22       	popm	r4-r7,pc
	...

80004bf8 <d_substitution>:
80004bf8:	d4 21       	pushm	r4-r7,lr
80004bfa:	35 39       	mov	r9,83
80004bfc:	18 98       	mov	r8,r12
80004bfe:	78 3a       	ld.w	r10,r12[0xc]
80004c00:	15 8c       	ld.ub	r12,r10[0x0]
80004c02:	f2 0c 18 00 	cp.b	r12,r9
80004c06:	e0 81 00 af 	brne	80004d64 <d_substitution+0x16c>
80004c0a:	2f fa       	sub	r10,-1
80004c0c:	91 3a       	st.w	r8[0xc],r10
80004c0e:	15 89       	ld.ub	r9,r10[0x0]
80004c10:	58 09       	cp.w	r9,0
80004c12:	c0 30       	breq	80004c18 <d_substitution+0x20>
80004c14:	2f fa       	sub	r10,-1
80004c16:	91 3a       	st.w	r8[0xc],r10
80004c18:	f2 cc 00 30 	sub	r12,r9,48
80004c1c:	30 9a       	mov	r10,9
80004c1e:	f4 0c 18 00 	cp.b	r12,r10
80004c22:	5f 8e       	srls	lr
80004c24:	35 fc       	mov	r12,95
80004c26:	f8 09 18 00 	cp.b	r9,r12
80004c2a:	5f 0a       	sreq	r10
80004c2c:	fd ea 10 0a 	or	r10,lr,r10
80004c30:	30 0e       	mov	lr,0
80004c32:	fc 0a 18 00 	cp.b	r10,lr
80004c36:	c0 91       	brne	80004c48 <d_substitution+0x50>
80004c38:	f2 ce 00 41 	sub	lr,r9,65
80004c3c:	31 9c       	mov	r12,25
80004c3e:	f8 0e 18 00 	cp.b	lr,r12
80004c42:	e0 88 00 08 	brls	80004c52 <d_substitution+0x5a>
80004c46:	c3 b8       	rjmp	80004cbc <d_substitution+0xc4>
80004c48:	f8 09 18 00 	cp.b	r9,r12
80004c4c:	c0 31       	brne	80004c52 <d_substitution+0x5a>
80004c4e:	30 0b       	mov	r11,0
80004c50:	c2 c8       	rjmp	80004ca8 <d_substitution+0xb0>
80004c52:	30 0a       	mov	r10,0
80004c54:	30 97       	mov	r7,9
80004c56:	31 9e       	mov	lr,25
80004c58:	35 fc       	mov	r12,95
80004c5a:	f2 cb 00 30 	sub	r11,r9,48
80004c5e:	ee 0b 18 00 	cp.b	r11,r7
80004c62:	e0 8b 00 09 	brhi	80004c74 <d_substitution+0x7c>
80004c66:	f4 0a 00 3b 	add	r11,r10,r10<<0x3
80004c6a:	f2 0b 00 29 	add	r9,r9,r11<<0x2
80004c6e:	f2 cb 00 30 	sub	r11,r9,48
80004c72:	c0 d8       	rjmp	80004c8c <d_substitution+0x94>
80004c74:	f2 cb 00 41 	sub	r11,r9,65
80004c78:	fc 0b 18 00 	cp.b	r11,lr
80004c7c:	e0 8b 00 74 	brhi	80004d64 <d_substitution+0x16c>
80004c80:	f4 0a 00 3b 	add	r11,r10,r10<<0x3
80004c84:	f2 0b 00 29 	add	r9,r9,r11<<0x2
80004c88:	f2 cb 00 37 	sub	r11,r9,55
80004c8c:	14 3b       	cp.w	r11,r10
80004c8e:	c6 b3       	brcs	80004d64 <d_substitution+0x16c>
80004c90:	70 39       	ld.w	r9,r8[0xc]
80004c92:	16 9a       	mov	r10,r11
80004c94:	f2 c6 ff ff 	sub	r6,r9,-1
80004c98:	13 89       	ld.ub	r9,r9[0x0]
80004c9a:	58 09       	cp.w	r9,0
80004c9c:	cd f0       	breq	80004c5a <d_substitution+0x62>
80004c9e:	91 36       	st.w	r8[0xc],r6
80004ca0:	f8 09 18 00 	cp.b	r9,r12
80004ca4:	cd b1       	brne	80004c5a <d_substitution+0x62>
80004ca6:	2f fb       	sub	r11,-1
80004ca8:	70 89       	ld.w	r9,r8[0x20]
80004caa:	12 3b       	cp.w	r11,r9
80004cac:	c5 c2       	brcc	80004d64 <d_substitution+0x16c>
80004cae:	70 79       	ld.w	r9,r8[0x1c]
80004cb0:	f2 0b 03 2c 	ld.w	r12,r9[r11<<0x2]
80004cb4:	70 a9       	ld.w	r9,r8[0x28]
80004cb6:	2f f9       	sub	r9,-1
80004cb8:	91 a9       	st.w	r8[0x28],r9
80004cba:	d8 22       	popm	r4-r7,pc
80004cbc:	58 0b       	cp.w	r11,0
80004cbe:	5f 1e       	srne	lr
80004cc0:	70 2b       	ld.w	r11,r8[0x8]
80004cc2:	f7 db c0 61 	bfextu	r11,r11,0x3,0x1
80004cc6:	16 9c       	mov	r12,r11
80004cc8:	ec 1c 00 01 	eorl	r12,0x1
80004ccc:	fd ec 00 0c 	and	r12,lr,r12
80004cd0:	f4 0c 18 00 	cp.b	r12,r10
80004cd4:	c0 80       	breq	80004ce4 <d_substitution+0xec>
80004cd6:	70 3a       	ld.w	r10,r8[0xc]
80004cd8:	15 8b       	ld.ub	r11,r10[0x0]
80004cda:	30 1a       	mov	r10,1
80004cdc:	24 3b       	sub	r11,67
80004cde:	f4 0b 18 00 	cp.b	r11,r10
80004ce2:	5f 8b       	srls	r11
80004ce4:	4a 1c       	lddpc	r12,80004d68 <d_substitution+0x170>
80004ce6:	18 9a       	mov	r10,r12
80004ce8:	f8 cc ff 3c 	sub	r12,r12,-196
80004cec:	c3 a8       	rjmp	80004d60 <d_substitution+0x168>
80004cee:	15 8e       	ld.ub	lr,r10[0x0]
80004cf0:	f2 0e 18 00 	cp.b	lr,r9
80004cf4:	c3 51       	brne	80004d5e <d_substitution+0x166>
80004cf6:	74 5c       	ld.w	r12,r10[0x14]
80004cf8:	58 0c       	cp.w	r12,0
80004cfa:	c1 60       	breq	80004d26 <d_substitution+0x12e>
80004cfc:	74 6e       	ld.w	lr,r10[0x18]
80004cfe:	70 59       	ld.w	r9,r8[0x14]
80004d00:	70 67       	ld.w	r7,r8[0x18]
80004d02:	0e 39       	cp.w	r9,r7
80004d04:	c0 35       	brlt	80004d0a <d_substitution+0x112>
80004d06:	30 09       	mov	r9,0
80004d08:	c0 e8       	rjmp	80004d24 <d_substitution+0x12c>
80004d0a:	f2 c7 ff ff 	sub	r7,r9,-1
80004d0e:	91 57       	st.w	r8[0x14],r7
80004d10:	f2 09 00 19 	add	r9,r9,r9<<0x1
80004d14:	70 47       	ld.w	r7,r8[0x10]
80004d16:	ee 09 00 29 	add	r9,r7,r9<<0x2
80004d1a:	c0 50       	breq	80004d24 <d_substitution+0x12c>
80004d1c:	93 1c       	st.w	r9[0x4],r12
80004d1e:	93 2e       	st.w	r9[0x8],lr
80004d20:	31 6c       	mov	r12,22
80004d22:	93 0c       	st.w	r9[0x0],r12
80004d24:	91 b9       	st.w	r8[0x2c],r9
80004d26:	58 0b       	cp.w	r11,0
80004d28:	c0 40       	breq	80004d30 <d_substitution+0x138>
80004d2a:	74 49       	ld.w	r9,r10[0x10]
80004d2c:	74 3a       	ld.w	r10,r10[0xc]
80004d2e:	c0 38       	rjmp	80004d34 <d_substitution+0x13c>
80004d30:	74 29       	ld.w	r9,r10[0x8]
80004d32:	74 1a       	ld.w	r10,r10[0x4]
80004d34:	70 cb       	ld.w	r11,r8[0x30]
80004d36:	12 0b       	add	r11,r9
80004d38:	91 cb       	st.w	r8[0x30],r11
80004d3a:	70 5c       	ld.w	r12,r8[0x14]
80004d3c:	70 6b       	ld.w	r11,r8[0x18]
80004d3e:	16 3c       	cp.w	r12,r11
80004d40:	c1 24       	brge	80004d64 <d_substitution+0x16c>
80004d42:	f8 cb ff ff 	sub	r11,r12,-1
80004d46:	91 5b       	st.w	r8[0x14],r11
80004d48:	f8 0c 00 1c 	add	r12,r12,r12<<0x1
80004d4c:	70 48       	ld.w	r8,r8[0x10]
80004d4e:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80004d52:	c0 a0       	breq	80004d66 <d_substitution+0x16e>
80004d54:	31 68       	mov	r8,22
80004d56:	99 1a       	st.w	r12[0x4],r10
80004d58:	99 29       	st.w	r12[0x8],r9
80004d5a:	99 08       	st.w	r12[0x0],r8
80004d5c:	d8 22       	popm	r4-r7,pc
80004d5e:	2e 4a       	sub	r10,-28
80004d60:	18 3a       	cp.w	r10,r12
80004d62:	cc 61       	brne	80004cee <d_substitution+0xf6>
80004d64:	30 0c       	mov	r12,0
80004d66:	d8 22       	popm	r4-r7,pc
80004d68:	80 00       	ld.sh	r0,r0[0x0]
80004d6a:	74 fc       	ld.w	r12,r10[0x3c]

80004d6c <d_append_char>:
80004d6c:	d4 21       	pushm	r4-r7,lr
80004d6e:	16 96       	mov	r6,r11
80004d70:	18 97       	mov	r7,r12
80004d72:	f8 fb 01 04 	ld.w	r11,r12[260]
80004d76:	e0 4b 00 ff 	cp.w	r11,255
80004d7a:	c1 21       	brne	80004d9e <d_append_char+0x32>
80004d7c:	30 08       	mov	r8,0
80004d7e:	f8 fa 01 10 	ld.w	r10,r12[272]
80004d82:	f9 68 01 03 	st.b	r12[259],r8
80004d86:	f8 f8 01 0c 	ld.w	r8,r12[268]
80004d8a:	2f cc       	sub	r12,-4
80004d8c:	5d 18       	icall	r8
80004d8e:	ee f8 01 24 	ld.w	r8,r7[292]
80004d92:	2f f8       	sub	r8,-1
80004d94:	ef 48 01 24 	st.w	r7[292],r8
80004d98:	30 08       	mov	r8,0
80004d9a:	ef 48 01 04 	st.w	r7[260],r8
80004d9e:	ee f8 01 04 	ld.w	r8,r7[260]
80004da2:	ef 66 01 08 	st.b	r7[264],r6
80004da6:	f0 c9 ff ff 	sub	r9,r8,-1
80004daa:	ef 49 01 04 	st.w	r7[260],r9
80004dae:	10 07       	add	r7,r8
80004db0:	ae c6       	st.b	r7[0x4],r6
80004db2:	d8 22       	popm	r4-r7,pc

80004db4 <d_append_buffer>:
80004db4:	d4 21       	pushm	r4-r7,lr
80004db6:	30 05       	mov	r5,0
80004db8:	18 96       	mov	r6,r12
80004dba:	16 97       	mov	r7,r11
80004dbc:	14 94       	mov	r4,r10
80004dbe:	c0 68       	rjmp	80004dca <d_append_buffer+0x16>
80004dc0:	ee 05 07 0b 	ld.ub	r11,r7[r5]
80004dc4:	0c 9c       	mov	r12,r6
80004dc6:	2f f5       	sub	r5,-1
80004dc8:	cd 2f       	rcall	80004d6c <d_append_char>
80004dca:	08 35       	cp.w	r5,r4
80004dcc:	cf a3       	brcs	80004dc0 <d_append_buffer+0xc>
80004dce:	d8 22       	popm	r4-r7,pc

80004dd0 <d_find_pack>:
80004dd0:	d4 21       	pushm	r4-r7,lr
80004dd2:	18 96       	mov	r6,r12
80004dd4:	16 97       	mov	r7,r11
80004dd6:	58 07       	cp.w	r7,0
80004dd8:	c5 20       	breq	80004e7c <d_find_pack+0xac>
80004dda:	6e 08       	ld.w	r8,r7[0x0]
80004ddc:	59 68       	cp.w	r8,22
80004dde:	c4 f0       	breq	80004e7c <d_find_pack+0xac>
80004de0:	e0 8b 00 10 	brhi	80004e00 <d_find_pack+0x30>
80004de4:	58 68       	cp.w	r8,6
80004de6:	c4 b0       	breq	80004e7c <d_find_pack+0xac>
80004de8:	e0 8b 00 07 	brhi	80004df6 <d_find_pack+0x26>
80004dec:	58 08       	cp.w	r8,0
80004dee:	c4 70       	breq	80004e7c <d_find_pack+0xac>
80004df0:	58 58       	cp.w	r8,5
80004df2:	c3 f1       	brne	80004e70 <d_find_pack+0xa0>
80004df4:	c1 98       	rjmp	80004e26 <d_find_pack+0x56>
80004df6:	58 78       	cp.w	r8,7
80004df8:	c4 00       	breq	80004e78 <d_find_pack+0xa8>
80004dfa:	58 88       	cp.w	r8,8
80004dfc:	c3 a1       	brne	80004e70 <d_find_pack+0xa0>
80004dfe:	c3 d8       	rjmp	80004e78 <d_find_pack+0xa8>
80004e00:	e0 48 00 2c 	cp.w	r8,44
80004e04:	c3 a0       	breq	80004e78 <d_find_pack+0xa8>
80004e06:	e0 8b 00 09 	brhi	80004e18 <d_find_pack+0x48>
80004e0a:	e0 48 00 23 	cp.w	r8,35
80004e0e:	c3 70       	breq	80004e7c <d_find_pack+0xac>
80004e10:	e0 48 00 2b 	cp.w	r8,43
80004e14:	c2 e1       	brne	80004e70 <d_find_pack+0xa0>
80004e16:	c3 38       	rjmp	80004e7c <d_find_pack+0xac>
80004e18:	e0 48 00 38 	cp.w	r8,56
80004e1c:	c3 00       	breq	80004e7c <d_find_pack+0xac>
80004e1e:	e0 48 00 3a 	cp.w	r8,58
80004e22:	c2 71       	brne	80004e70 <d_find_pack+0xa0>
80004e24:	c2 c8       	rjmp	80004e7c <d_find_pack+0xac>
80004e26:	ec fc 01 14 	ld.w	r12,r6[276]
80004e2a:	58 0c       	cp.w	r12,0
80004e2c:	c0 51       	brne	80004e36 <d_find_pack+0x66>
80004e2e:	30 18       	mov	r8,1
80004e30:	ed 48 01 1c 	st.w	r6[284],r8
80004e34:	d8 22       	popm	r4-r7,pc
80004e36:	78 18       	ld.w	r8,r12[0x4]
80004e38:	6e 19       	ld.w	r9,r7[0x4]
80004e3a:	c0 98       	rjmp	80004e4c <d_find_pack+0x7c>
80004e3c:	70 0a       	ld.w	r10,r8[0x0]
80004e3e:	e0 4a 00 2a 	cp.w	r10,42
80004e42:	c1 d1       	brne	80004e7c <d_find_pack+0xac>
80004e44:	58 09       	cp.w	r9,0
80004e46:	e0 8a 00 06 	brle	80004e52 <d_find_pack+0x82>
80004e4a:	20 19       	sub	r9,1
80004e4c:	70 28       	ld.w	r8,r8[0x8]
80004e4e:	58 08       	cp.w	r8,0
80004e50:	cf 61       	brne	80004e3c <d_find_pack+0x6c>
80004e52:	58 09       	cp.w	r9,0
80004e54:	5f 19       	srne	r9
80004e56:	58 08       	cp.w	r8,0
80004e58:	5f 0a       	sreq	r10
80004e5a:	f5 e9 10 09 	or	r9,r10,r9
80004e5e:	c0 f1       	brne	80004e7c <d_find_pack+0xac>
80004e60:	70 1c       	ld.w	r12,r8[0x4]
80004e62:	58 0c       	cp.w	r12,0
80004e64:	c0 d0       	breq	80004e7e <d_find_pack+0xae>
80004e66:	78 08       	ld.w	r8,r12[0x0]
80004e68:	e0 48 00 2a 	cp.w	r8,42
80004e6c:	c0 81       	brne	80004e7c <d_find_pack+0xac>
80004e6e:	d8 22       	popm	r4-r7,pc
80004e70:	6e 1b       	ld.w	r11,r7[0x4]
80004e72:	0c 9c       	mov	r12,r6
80004e74:	ca ef       	rcall	80004dd0 <d_find_pack>
80004e76:	c0 41       	brne	80004e7e <d_find_pack+0xae>
80004e78:	6e 27       	ld.w	r7,r7[0x8]
80004e7a:	ca eb       	rjmp	80004dd6 <d_find_pack+0x6>
80004e7c:	30 0c       	mov	r12,0
80004e7e:	d8 22       	popm	r4-r7,pc

80004e80 <d_append_string>:
80004e80:	d4 21       	pushm	r4-r7,lr
80004e82:	20 1d       	sub	sp,4
80004e84:	18 97       	mov	r7,r12
80004e86:	50 0b       	stdsp	sp[0x0],r11
80004e88:	16 9c       	mov	r12,r11
80004e8a:	f0 1f 00 05 	mcall	80004e9c <d_append_string+0x1c>
80004e8e:	40 0b       	lddsp	r11,sp[0x0]
80004e90:	18 9a       	mov	r10,r12
80004e92:	0e 9c       	mov	r12,r7
80004e94:	c9 0f       	rcall	80004db4 <d_append_buffer>
80004e96:	2f fd       	sub	sp,-4
80004e98:	d8 22       	popm	r4-r7,pc
80004e9a:	00 00       	add	r0,r0
80004e9c:	80 00       	ld.sh	r0,r0[0x0]
80004e9e:	9b d2       	st.w	sp[0x34],r2

80004ea0 <d_source_name>:
80004ea0:	d4 21       	pushm	r4-r7,lr
80004ea2:	18 97       	mov	r7,r12
80004ea4:	fe b0 fd dc 	rcall	80004a5c <d_number>
80004ea8:	18 96       	mov	r6,r12
80004eaa:	e0 89 00 03 	brgt	80004eb0 <d_source_name+0x10>
80004eae:	d8 2a       	popm	r4-r7,pc,r12=0
80004eb0:	6e 35       	ld.w	r5,r7[0xc]
80004eb2:	6e 18       	ld.w	r8,r7[0x4]
80004eb4:	0a 18       	sub	r8,r5
80004eb6:	18 38       	cp.w	r8,r12
80004eb8:	c0 34       	brge	80004ebe <d_source_name+0x1e>
80004eba:	30 0c       	mov	r12,0
80004ebc:	c3 d8       	rjmp	80004f36 <d_source_name+0x96>
80004ebe:	ea 0c 00 08 	add	r8,r5,r12
80004ec2:	8f 38       	st.w	r7[0xc],r8
80004ec4:	6e 29       	ld.w	r9,r7[0x8]
80004ec6:	ed b9 00 02 	bld	r9,0x2
80004eca:	c0 81       	brne	80004eda <d_source_name+0x3a>
80004ecc:	11 8a       	ld.ub	r10,r8[0x0]
80004ece:	32 49       	mov	r9,36
80004ed0:	f2 0a 18 00 	cp.b	r10,r9
80004ed4:	c0 31       	brne	80004eda <d_source_name+0x3a>
80004ed6:	2f f8       	sub	r8,-1
80004ed8:	8f 38       	st.w	r7[0xc],r8
80004eda:	58 96       	cp.w	r6,9
80004edc:	e0 8a 00 28 	brle	80004f2c <d_source_name+0x8c>
80004ee0:	30 8a       	mov	r10,8
80004ee2:	49 7b       	lddpc	r11,80004f3c <d_source_name+0x9c>
80004ee4:	0a 9c       	mov	r12,r5
80004ee6:	f0 1f 00 17 	mcall	80004f40 <d_source_name+0xa0>
80004eea:	c2 11       	brne	80004f2c <d_source_name+0x8c>
80004eec:	35 fa       	mov	r10,95
80004eee:	ea c9 ff f8 	sub	r9,r5,-8
80004ef2:	13 88       	ld.ub	r8,r9[0x0]
80004ef4:	f4 08 18 00 	cp.b	r8,r10
80004ef8:	5f 0b       	sreq	r11
80004efa:	32 ea       	mov	r10,46
80004efc:	f4 08 18 00 	cp.b	r8,r10
80004f00:	5f 0a       	sreq	r10
80004f02:	f7 ea 10 0a 	or	r10,r11,r10
80004f06:	f8 0a 18 00 	cp.b	r10,r12
80004f0a:	c0 51       	brne	80004f14 <d_source_name+0x74>
80004f0c:	32 4a       	mov	r10,36
80004f0e:	f4 08 18 00 	cp.b	r8,r10
80004f12:	c0 d1       	brne	80004f2c <d_source_name+0x8c>
80004f14:	13 99       	ld.ub	r9,r9[0x1]
80004f16:	34 e8       	mov	r8,78
80004f18:	f0 09 18 00 	cp.b	r9,r8
80004f1c:	c0 81       	brne	80004f2c <d_source_name+0x8c>
80004f1e:	6e c8       	ld.w	r8,r7[0x30]
80004f20:	31 5a       	mov	r10,21
80004f22:	2e a8       	sub	r8,-22
80004f24:	48 8b       	lddpc	r11,80004f44 <d_source_name+0xa4>
80004f26:	0c 18       	sub	r8,r6
80004f28:	8f c8       	st.w	r7[0x30],r8
80004f2a:	c0 38       	rjmp	80004f30 <d_source_name+0x90>
80004f2c:	0c 9a       	mov	r10,r6
80004f2e:	0a 9b       	mov	r11,r5
80004f30:	0e 9c       	mov	r12,r7
80004f32:	fe b0 fd 79 	rcall	80004a24 <d_make_name>
80004f36:	8f bc       	st.w	r7[0x2c],r12
80004f38:	d8 22       	popm	r4-r7,pc
80004f3a:	00 00       	add	r0,r0
80004f3c:	80 00       	ld.sh	r0,r0[0x0]
80004f3e:	ea d4 80 00 	satsub.w	r4,r5,-32768
80004f42:	94 a2       	ld.uh	r2,r10[0x4]
80004f44:	80 00       	ld.sh	r0,r0[0x0]
80004f46:	ea e0 d4 21 	ld.d	r0,r5[-11231]

80004f48 <d_expression>:
80004f48:	d4 21       	pushm	r4-r7,lr
80004f4a:	34 ca       	mov	r10,76
80004f4c:	78 38       	ld.w	r8,r12[0xc]
80004f4e:	18 97       	mov	r7,r12
80004f50:	11 89       	ld.ub	r9,r8[0x0]
80004f52:	f4 09 18 00 	cp.b	r9,r10
80004f56:	c0 41       	brne	80004f5e <d_expression+0x16>
80004f58:	e0 a0 05 b2 	rcall	80005abc <d_expr_primary>
80004f5c:	c0 68       	rjmp	80004f68 <d_expression+0x20>
80004f5e:	35 4a       	mov	r10,84
80004f60:	f4 09 18 00 	cp.b	r9,r10
80004f64:	c0 41       	brne	80004f6c <d_expression+0x24>
80004f66:	c1 5e       	rcall	80004b90 <d_template_param>
80004f68:	18 96       	mov	r6,r12
80004f6a:	cf e8       	rjmp	80005166 <d_expression+0x21e>
80004f6c:	37 3a       	mov	r10,115
80004f6e:	f4 09 18 00 	cp.b	r9,r10
80004f72:	c3 01       	brne	80004fd2 <d_expression+0x8a>
80004f74:	11 9a       	ld.ub	r10,r8[0x1]
80004f76:	37 2b       	mov	r11,114
80004f78:	f6 0a 18 00 	cp.b	r10,r11
80004f7c:	c1 f1       	brne	80004fba <d_expression+0x72>
80004f7e:	2f e8       	sub	r8,-2
80004f80:	99 38       	st.w	r12[0xc],r8
80004f82:	cf bc       	rcall	80005178 <d_type>
80004f84:	18 96       	mov	r6,r12
80004f86:	0e 9c       	mov	r12,r7
80004f88:	e0 a0 04 de 	rcall	80005944 <d_unqualified_name>
80004f8c:	6e 38       	ld.w	r8,r7[0xc]
80004f8e:	18 95       	mov	r5,r12
80004f90:	11 89       	ld.ub	r9,r8[0x0]
80004f92:	34 98       	mov	r8,73
80004f94:	f0 09 18 00 	cp.b	r9,r8
80004f98:	c0 30       	breq	80004f9e <d_expression+0x56>
80004f9a:	18 99       	mov	r9,r12
80004f9c:	c0 b8       	rjmp	80004fb2 <d_expression+0x6a>
80004f9e:	0e 9c       	mov	r12,r7
80004fa0:	e0 a0 05 f4 	rcall	80005b88 <d_template_args>
80004fa4:	18 99       	mov	r9,r12
80004fa6:	0a 9a       	mov	r10,r5
80004fa8:	30 4b       	mov	r11,4
80004faa:	0e 9c       	mov	r12,r7
80004fac:	fe b0 fc 9c 	rcall	800048e4 <d_make_comp>
80004fb0:	18 99       	mov	r9,r12
80004fb2:	0c 9a       	mov	r10,r6
80004fb4:	0e 9c       	mov	r12,r7
80004fb6:	30 1b       	mov	r11,1
80004fb8:	cb a8       	rjmp	8000512c <d_expression+0x1e4>
80004fba:	37 0b       	mov	r11,112
80004fbc:	f6 0a 18 00 	cp.b	r10,r11
80004fc0:	c3 c1       	brne	80005038 <d_expression+0xf0>
80004fc2:	2f e8       	sub	r8,-2
80004fc4:	99 38       	st.w	r12[0xc],r8
80004fc6:	cc 1f       	rcall	80004f48 <d_expression>
80004fc8:	30 09       	mov	r9,0
80004fca:	18 9a       	mov	r10,r12
80004fcc:	33 ab       	mov	r11,58
80004fce:	0e 9c       	mov	r12,r7
80004fd0:	ca e8       	rjmp	8000512c <d_expression+0x1e4>
80004fd2:	36 6a       	mov	r10,102
80004fd4:	f4 09 18 00 	cp.b	r9,r10
80004fd8:	c3 01       	brne	80005038 <d_expression+0xf0>
80004fda:	11 9b       	ld.ub	r11,r8[0x1]
80004fdc:	37 0a       	mov	r10,112
80004fde:	f4 0b 18 00 	cp.b	r11,r10
80004fe2:	c2 b1       	brne	80005038 <d_expression+0xf0>
80004fe4:	2f e8       	sub	r8,-2
80004fe6:	99 38       	st.w	r12[0xc],r8
80004fe8:	11 89       	ld.ub	r9,r8[0x0]
80004fea:	35 f8       	mov	r8,95
80004fec:	f0 09 18 00 	cp.b	r9,r8
80004ff0:	c0 31       	brne	80004ff6 <d_expression+0xae>
80004ff2:	30 1c       	mov	r12,1
80004ff4:	c0 68       	rjmp	80005000 <d_expression+0xb8>
80004ff6:	fe b0 fd 33 	rcall	80004a5c <d_number>
80004ffa:	e0 85 00 b5 	brlt	80005164 <d_expression+0x21c>
80004ffe:	2f ec       	sub	r12,-2
80005000:	6e 38       	ld.w	r8,r7[0xc]
80005002:	35 f9       	mov	r9,95
80005004:	11 8a       	ld.ub	r10,r8[0x0]
80005006:	f2 0a 18 00 	cp.b	r10,r9
8000500a:	e0 81 00 ad 	brne	80005164 <d_expression+0x21c>
8000500e:	2f f8       	sub	r8,-1
80005010:	8f 38       	st.w	r7[0xc],r8
80005012:	6e 56       	ld.w	r6,r7[0x14]
80005014:	6e 68       	ld.w	r8,r7[0x18]
80005016:	10 36       	cp.w	r6,r8
80005018:	e0 84 00 a6 	brge	80005164 <d_expression+0x21c>
8000501c:	ec c8 ff ff 	sub	r8,r6,-1
80005020:	8f 58       	st.w	r7[0x14],r8
80005022:	ec 06 00 16 	add	r6,r6,r6<<0x1
80005026:	6e 48       	ld.w	r8,r7[0x10]
80005028:	f0 06 00 26 	add	r6,r8,r6<<0x2
8000502c:	e0 80 00 9d 	breq	80005166 <d_expression+0x21e>
80005030:	30 68       	mov	r8,6
80005032:	8d 1c       	st.w	r6[0x4],r12
80005034:	8d 08       	st.w	r6[0x0],r8
80005036:	c9 88       	rjmp	80005166 <d_expression+0x21e>
80005038:	23 09       	sub	r9,48
8000503a:	30 98       	mov	r8,9
8000503c:	f0 09 18 00 	cp.b	r9,r8
80005040:	e0 8b 00 17 	brhi	8000506e <d_expression+0x126>
80005044:	0e 9c       	mov	r12,r7
80005046:	e0 a0 04 7f 	rcall	80005944 <d_unqualified_name>
8000504a:	18 96       	mov	r6,r12
8000504c:	e0 80 00 8d 	breq	80005166 <d_expression+0x21e>
80005050:	6e 38       	ld.w	r8,r7[0xc]
80005052:	11 89       	ld.ub	r9,r8[0x0]
80005054:	34 98       	mov	r8,73
80005056:	f0 09 18 00 	cp.b	r9,r8
8000505a:	e0 81 00 86 	brne	80005166 <d_expression+0x21e>
8000505e:	0e 9c       	mov	r12,r7
80005060:	e0 a0 05 94 	rcall	80005b88 <d_template_args>
80005064:	0c 9a       	mov	r10,r6
80005066:	18 99       	mov	r9,r12
80005068:	30 4b       	mov	r11,4
8000506a:	0e 9c       	mov	r12,r7
8000506c:	c6 08       	rjmp	8000512c <d_expression+0x1e4>
8000506e:	0e 9c       	mov	r12,r7
80005070:	e0 a0 03 e8 	rcall	80005840 <d_operator_name>
80005074:	18 96       	mov	r6,r12
80005076:	c7 70       	breq	80005164 <d_expression+0x21c>
80005078:	78 08       	ld.w	r8,r12[0x0]
8000507a:	e0 48 00 2b 	cp.w	r8,43
8000507e:	c0 81       	brne	8000508e <d_expression+0x146>
80005080:	78 18       	ld.w	r8,r12[0x4]
80005082:	6e c9       	ld.w	r9,r7[0x30]
80005084:	70 28       	ld.w	r8,r8[0x8]
80005086:	f2 08 00 08 	add	r8,r9,r8
8000508a:	20 28       	sub	r8,2
8000508c:	8f c8       	st.w	r7[0x30],r8
8000508e:	6c 05       	ld.w	r5,r6[0x0]
80005090:	e0 45 00 2b 	cp.w	r5,43
80005094:	c0 a1       	brne	800050a8 <d_expression+0x160>
80005096:	6c 18       	ld.w	r8,r6[0x4]
80005098:	4b 5b       	lddpc	r11,8000516c <d_expression+0x224>
8000509a:	70 0c       	ld.w	r12,r8[0x0]
8000509c:	f0 1f 00 35 	mcall	80005170 <d_expression+0x228>
800050a0:	c0 d1       	brne	800050ba <d_expression+0x172>
800050a2:	0e 9c       	mov	r12,r7
800050a4:	c6 ac       	rcall	80005178 <d_type>
800050a6:	c2 58       	rjmp	800050f0 <d_expression+0x1a8>
800050a8:	e0 45 00 2c 	cp.w	r5,44
800050ac:	c0 a0       	breq	800050c0 <d_expression+0x178>
800050ae:	e0 45 00 2d 	cp.w	r5,45
800050b2:	c1 10       	breq	800050d4 <d_expression+0x18c>
800050b4:	e0 45 00 2b 	cp.w	r5,43
800050b8:	c5 61       	brne	80005164 <d_expression+0x21c>
800050ba:	6c 18       	ld.w	r8,r6[0x4]
800050bc:	70 38       	ld.w	r8,r8[0xc]
800050be:	c0 28       	rjmp	800050c2 <d_expression+0x17a>
800050c0:	6c 18       	ld.w	r8,r6[0x4]
800050c2:	58 28       	cp.w	r8,2
800050c4:	c1 b0       	breq	800050fa <d_expression+0x1b2>
800050c6:	58 38       	cp.w	r8,3
800050c8:	c3 50       	breq	80005132 <d_expression+0x1ea>
800050ca:	58 18       	cp.w	r8,1
800050cc:	c4 c1       	brne	80005164 <d_expression+0x21c>
800050ce:	e0 45 00 2d 	cp.w	r5,45
800050d2:	c0 d1       	brne	800050ec <d_expression+0x1a4>
800050d4:	6e 38       	ld.w	r8,r7[0xc]
800050d6:	35 f9       	mov	r9,95
800050d8:	11 8a       	ld.ub	r10,r8[0x0]
800050da:	f2 0a 18 00 	cp.b	r10,r9
800050de:	c0 71       	brne	800050ec <d_expression+0x1a4>
800050e0:	2f f8       	sub	r8,-1
800050e2:	0e 9c       	mov	r12,r7
800050e4:	8f 38       	st.w	r7[0xc],r8
800050e6:	e0 a0 08 bb 	rcall	8000625c <d_exprlist>
800050ea:	c0 38       	rjmp	800050f0 <d_expression+0x1a8>
800050ec:	0e 9c       	mov	r12,r7
800050ee:	c2 df       	rcall	80004f48 <d_expression>
800050f0:	18 99       	mov	r9,r12
800050f2:	0c 9a       	mov	r10,r6
800050f4:	0e 9c       	mov	r12,r7
800050f6:	32 eb       	mov	r11,46
800050f8:	c1 a8       	rjmp	8000512c <d_expression+0x1e4>
800050fa:	0e 9c       	mov	r12,r7
800050fc:	c2 6f       	rcall	80004f48 <d_expression>
800050fe:	6c 18       	ld.w	r8,r6[0x4]
80005100:	18 95       	mov	r5,r12
80005102:	49 db       	lddpc	r11,80005174 <d_expression+0x22c>
80005104:	70 0c       	ld.w	r12,r8[0x0]
80005106:	f0 1f 00 1b 	mcall	80005170 <d_expression+0x228>
8000510a:	c0 51       	brne	80005114 <d_expression+0x1cc>
8000510c:	0e 9c       	mov	r12,r7
8000510e:	e0 a0 08 a7 	rcall	8000625c <d_exprlist>
80005112:	c0 38       	rjmp	80005118 <d_expression+0x1d0>
80005114:	0e 9c       	mov	r12,r7
80005116:	c1 9f       	rcall	80004f48 <d_expression>
80005118:	18 99       	mov	r9,r12
8000511a:	0a 9a       	mov	r10,r5
8000511c:	33 0b       	mov	r11,48
8000511e:	0e 9c       	mov	r12,r7
80005120:	fe b0 fb e2 	rcall	800048e4 <d_make_comp>
80005124:	0c 9a       	mov	r10,r6
80005126:	18 99       	mov	r9,r12
80005128:	32 fb       	mov	r11,47
8000512a:	0e 9c       	mov	r12,r7
8000512c:	fe b0 fb dc 	rcall	800048e4 <d_make_comp>
80005130:	c1 cb       	rjmp	80004f68 <d_expression+0x20>
80005132:	0e 9c       	mov	r12,r7
80005134:	c0 af       	rcall	80004f48 <d_expression>
80005136:	18 95       	mov	r5,r12
80005138:	0e 9c       	mov	r12,r7
8000513a:	c0 7f       	rcall	80004f48 <d_expression>
8000513c:	18 94       	mov	r4,r12
8000513e:	0e 9c       	mov	r12,r7
80005140:	c0 4f       	rcall	80004f48 <d_expression>
80005142:	08 9a       	mov	r10,r4
80005144:	18 99       	mov	r9,r12
80005146:	33 3b       	mov	r11,51
80005148:	0e 9c       	mov	r12,r7
8000514a:	fe b0 fb cd 	rcall	800048e4 <d_make_comp>
8000514e:	0a 9a       	mov	r10,r5
80005150:	18 99       	mov	r9,r12
80005152:	33 2b       	mov	r11,50
80005154:	0e 9c       	mov	r12,r7
80005156:	fe b0 fb c7 	rcall	800048e4 <d_make_comp>
8000515a:	0c 9a       	mov	r10,r6
8000515c:	18 99       	mov	r9,r12
8000515e:	33 1b       	mov	r11,49
80005160:	0e 9c       	mov	r12,r7
80005162:	ce 5b       	rjmp	8000512c <d_expression+0x1e4>
80005164:	30 06       	mov	r6,0
80005166:	0c 9c       	mov	r12,r6
80005168:	d8 22       	popm	r4-r7,pc
8000516a:	00 00       	add	r0,r0
8000516c:	80 00       	ld.sh	r0,r0[0x0]
8000516e:	ec fc 80 00 	ld.w	r12,r6[-32768]
80005172:	9b 18       	st.w	sp[0x4],r8
80005174:	80 00       	ld.sh	r0,r0[0x0]
80005176:	ea f8 d4 21 	ld.w	r8,r5[-11231]

80005178 <d_type>:
80005178:	d4 21       	pushm	r4-r7,lr
8000517a:	20 2d       	sub	sp,8
8000517c:	35 69       	mov	r9,86
8000517e:	78 3b       	ld.w	r11,r12[0xc]
80005180:	18 97       	mov	r7,r12
80005182:	17 88       	ld.ub	r8,r11[0x0]
80005184:	f2 08 18 00 	cp.b	r8,r9
80005188:	5f 0a       	sreq	r10
8000518a:	37 29       	mov	r9,114
8000518c:	f2 08 18 00 	cp.b	r8,r9
80005190:	5f 09       	sreq	r9
80005192:	f5 e9 10 09 	or	r9,r10,r9
80005196:	c0 51       	brne	800051a0 <d_type+0x28>
80005198:	34 b9       	mov	r9,75
8000519a:	f2 08 18 00 	cp.b	r8,r9
8000519e:	c1 11       	brne	800051c0 <d_type+0x48>
800051a0:	30 0a       	mov	r10,0
800051a2:	fa cb ff fc 	sub	r11,sp,-4
800051a6:	0e 9c       	mov	r12,r7
800051a8:	fe b0 fc a8 	rcall	80004af8 <d_cv_qualifiers>
800051ac:	18 96       	mov	r6,r12
800051ae:	e0 80 02 ee 	breq	8000578a <d_type+0x612>
800051b2:	0e 9c       	mov	r12,r7
800051b4:	ce 2f       	rcall	80005178 <d_type>
800051b6:	8d 0c       	st.w	r6[0x0],r12
800051b8:	e0 80 02 e9 	breq	8000578a <d_type+0x612>
800051bc:	e0 8f 02 ea 	bral	80005790 <d_type+0x618>
800051c0:	f0 c9 00 30 	sub	r9,r8,48
800051c4:	e0 49 00 4a 	cp.w	r9,74
800051c8:	e0 8b 02 e1 	brhi	8000578a <d_type+0x612>
800051cc:	fe fa 02 24 	ld.w	r10,pc[548]
800051d0:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
800051d4:	80 00       	ld.sh	r0,r0[0x0]
800051d6:	53 88       	stdsp	sp[0xe0],r8
800051d8:	80 00       	ld.sh	r0,r0[0x0]
800051da:	53 88       	stdsp	sp[0xe0],r8
800051dc:	80 00       	ld.sh	r0,r0[0x0]
800051de:	53 88       	stdsp	sp[0xe0],r8
800051e0:	80 00       	ld.sh	r0,r0[0x0]
800051e2:	53 88       	stdsp	sp[0xe0],r8
800051e4:	80 00       	ld.sh	r0,r0[0x0]
800051e6:	53 88       	stdsp	sp[0xe0],r8
800051e8:	80 00       	ld.sh	r0,r0[0x0]
800051ea:	53 88       	stdsp	sp[0xe0],r8
800051ec:	80 00       	ld.sh	r0,r0[0x0]
800051ee:	53 88       	stdsp	sp[0xe0],r8
800051f0:	80 00       	ld.sh	r0,r0[0x0]
800051f2:	53 88       	stdsp	sp[0xe0],r8
800051f4:	80 00       	ld.sh	r0,r0[0x0]
800051f6:	53 88       	stdsp	sp[0xe0],r8
800051f8:	80 00       	ld.sh	r0,r0[0x0]
800051fa:	53 88       	stdsp	sp[0xe0],r8
800051fc:	80 00       	ld.sh	r0,r0[0x0]
800051fe:	57 8a       	stdsp	sp[0x1e0],r10
80005200:	80 00       	ld.sh	r0,r0[0x0]
80005202:	57 8a       	stdsp	sp[0x1e0],r10
80005204:	80 00       	ld.sh	r0,r0[0x0]
80005206:	57 8a       	stdsp	sp[0x1e0],r10
80005208:	80 00       	ld.sh	r0,r0[0x0]
8000520a:	57 8a       	stdsp	sp[0x1e0],r10
8000520c:	80 00       	ld.sh	r0,r0[0x0]
8000520e:	57 8a       	stdsp	sp[0x1e0],r10
80005210:	80 00       	ld.sh	r0,r0[0x0]
80005212:	57 8a       	stdsp	sp[0x1e0],r10
80005214:	80 00       	ld.sh	r0,r0[0x0]
80005216:	57 8a       	stdsp	sp[0x1e0],r10
80005218:	80 00       	ld.sh	r0,r0[0x0]
8000521a:	53 8e       	stdsp	sp[0xe0],lr
8000521c:	80 00       	ld.sh	r0,r0[0x0]
8000521e:	57 8a       	stdsp	sp[0x1e0],r10
80005220:	80 00       	ld.sh	r0,r0[0x0]
80005222:	55 08       	stdsp	sp[0x140],r8
80005224:	80 00       	ld.sh	r0,r0[0x0]
80005226:	55 44       	stdsp	sp[0x150],r4
80005228:	80 00       	ld.sh	r0,r0[0x0]
8000522a:	57 8a       	stdsp	sp[0x1e0],r10
8000522c:	80 00       	ld.sh	r0,r0[0x0]
8000522e:	53 5c       	stdsp	sp[0xd4],r12
80005230:	80 00       	ld.sh	r0,r0[0x0]
80005232:	55 16       	stdsp	sp[0x144],r6
80005234:	80 00       	ld.sh	r0,r0[0x0]
80005236:	57 8a       	stdsp	sp[0x1e0],r10
80005238:	80 00       	ld.sh	r0,r0[0x0]
8000523a:	57 8a       	stdsp	sp[0x1e0],r10
8000523c:	80 00       	ld.sh	r0,r0[0x0]
8000523e:	57 8a       	stdsp	sp[0x1e0],r10
80005240:	80 00       	ld.sh	r0,r0[0x0]
80005242:	57 8a       	stdsp	sp[0x1e0],r10
80005244:	80 00       	ld.sh	r0,r0[0x0]
80005246:	57 8a       	stdsp	sp[0x1e0],r10
80005248:	80 00       	ld.sh	r0,r0[0x0]
8000524a:	53 f8       	stdsp	sp[0xfc],r8
8000524c:	80 00       	ld.sh	r0,r0[0x0]
8000524e:	53 88       	stdsp	sp[0xe0],r8
80005250:	80 00       	ld.sh	r0,r0[0x0]
80005252:	54 de       	stdsp	sp[0x134],lr
80005254:	80 00       	ld.sh	r0,r0[0x0]
80005256:	54 ec       	stdsp	sp[0x138],r12
80005258:	80 00       	ld.sh	r0,r0[0x0]
8000525a:	57 8a       	stdsp	sp[0x1e0],r10
8000525c:	80 00       	ld.sh	r0,r0[0x0]
8000525e:	54 fa       	stdsp	sp[0x13c],r10
80005260:	80 00       	ld.sh	r0,r0[0x0]
80005262:	54 7c       	stdsp	sp[0x11c],r12
80005264:	80 00       	ld.sh	r0,r0[0x0]
80005266:	54 4a       	stdsp	sp[0x110],r10
80005268:	80 00       	ld.sh	r0,r0[0x0]
8000526a:	55 2c       	stdsp	sp[0x148],r12
8000526c:	80 00       	ld.sh	r0,r0[0x0]
8000526e:	57 8a       	stdsp	sp[0x1e0],r10
80005270:	80 00       	ld.sh	r0,r0[0x0]
80005272:	57 8a       	stdsp	sp[0x1e0],r10
80005274:	80 00       	ld.sh	r0,r0[0x0]
80005276:	57 8a       	stdsp	sp[0x1e0],r10
80005278:	80 00       	ld.sh	r0,r0[0x0]
8000527a:	57 8a       	stdsp	sp[0x1e0],r10
8000527c:	80 00       	ld.sh	r0,r0[0x0]
8000527e:	53 88       	stdsp	sp[0xe0],r8
80005280:	80 00       	ld.sh	r0,r0[0x0]
80005282:	57 8a       	stdsp	sp[0x1e0],r10
80005284:	80 00       	ld.sh	r0,r0[0x0]
80005286:	57 8a       	stdsp	sp[0x1e0],r10
80005288:	80 00       	ld.sh	r0,r0[0x0]
8000528a:	57 8a       	stdsp	sp[0x1e0],r10
8000528c:	80 00       	ld.sh	r0,r0[0x0]
8000528e:	57 8a       	stdsp	sp[0x1e0],r10
80005290:	80 00       	ld.sh	r0,r0[0x0]
80005292:	57 8a       	stdsp	sp[0x1e0],r10
80005294:	80 00       	ld.sh	r0,r0[0x0]
80005296:	57 8a       	stdsp	sp[0x1e0],r10
80005298:	80 00       	ld.sh	r0,r0[0x0]
8000529a:	53 00       	stdsp	sp[0xc0],r0
8000529c:	80 00       	ld.sh	r0,r0[0x0]
8000529e:	53 00       	stdsp	sp[0xc0],r0
800052a0:	80 00       	ld.sh	r0,r0[0x0]
800052a2:	53 00       	stdsp	sp[0xc0],r0
800052a4:	80 00       	ld.sh	r0,r0[0x0]
800052a6:	53 00       	stdsp	sp[0xc0],r0
800052a8:	80 00       	ld.sh	r0,r0[0x0]
800052aa:	53 00       	stdsp	sp[0xc0],r0
800052ac:	80 00       	ld.sh	r0,r0[0x0]
800052ae:	53 00       	stdsp	sp[0xc0],r0
800052b0:	80 00       	ld.sh	r0,r0[0x0]
800052b2:	53 00       	stdsp	sp[0xc0],r0
800052b4:	80 00       	ld.sh	r0,r0[0x0]
800052b6:	53 00       	stdsp	sp[0xc0],r0
800052b8:	80 00       	ld.sh	r0,r0[0x0]
800052ba:	53 00       	stdsp	sp[0xc0],r0
800052bc:	80 00       	ld.sh	r0,r0[0x0]
800052be:	53 00       	stdsp	sp[0xc0],r0
800052c0:	80 00       	ld.sh	r0,r0[0x0]
800052c2:	57 8a       	stdsp	sp[0x1e0],r10
800052c4:	80 00       	ld.sh	r0,r0[0x0]
800052c6:	53 00       	stdsp	sp[0xc0],r0
800052c8:	80 00       	ld.sh	r0,r0[0x0]
800052ca:	53 00       	stdsp	sp[0xc0],r0
800052cc:	80 00       	ld.sh	r0,r0[0x0]
800052ce:	53 00       	stdsp	sp[0xc0],r0
800052d0:	80 00       	ld.sh	r0,r0[0x0]
800052d2:	53 00       	stdsp	sp[0xc0],r0
800052d4:	80 00       	ld.sh	r0,r0[0x0]
800052d6:	57 8a       	stdsp	sp[0x1e0],r10
800052d8:	80 00       	ld.sh	r0,r0[0x0]
800052da:	57 8a       	stdsp	sp[0x1e0],r10
800052dc:	80 00       	ld.sh	r0,r0[0x0]
800052de:	57 8a       	stdsp	sp[0x1e0],r10
800052e0:	80 00       	ld.sh	r0,r0[0x0]
800052e2:	53 00       	stdsp	sp[0xc0],r0
800052e4:	80 00       	ld.sh	r0,r0[0x0]
800052e6:	53 00       	stdsp	sp[0xc0],r0
800052e8:	80 00       	ld.sh	r0,r0[0x0]
800052ea:	53 4c       	stdsp	sp[0xd0],r12
800052ec:	80 00       	ld.sh	r0,r0[0x0]
800052ee:	53 00       	stdsp	sp[0xc0],r0
800052f0:	80 00       	ld.sh	r0,r0[0x0]
800052f2:	53 00       	stdsp	sp[0xc0],r0
800052f4:	80 00       	ld.sh	r0,r0[0x0]
800052f6:	53 00       	stdsp	sp[0xc0],r0
800052f8:	80 00       	ld.sh	r0,r0[0x0]
800052fa:	53 00       	stdsp	sp[0xc0],r0
800052fc:	80 00       	ld.sh	r0,r0[0x0]
800052fe:	53 00       	stdsp	sp[0xc0],r0
80005300:	f0 08 00 28 	add	r8,r8,r8<<0x2
80005304:	4b c9       	lddpc	r9,800053f4 <d_type+0x27c>
80005306:	f2 08 00 29 	add	r9,r9,r8<<0x2
8000530a:	f2 c9 06 d0 	sub	r9,r9,1744
8000530e:	c1 20       	breq	80005332 <d_type+0x1ba>
80005310:	78 58       	ld.w	r8,r12[0x14]
80005312:	78 6a       	ld.w	r10,r12[0x18]
80005314:	14 38       	cp.w	r8,r10
80005316:	c0 e4       	brge	80005332 <d_type+0x1ba>
80005318:	f0 ca ff ff 	sub	r10,r8,-1
8000531c:	99 5a       	st.w	r12[0x14],r10
8000531e:	f0 08 00 18 	add	r8,r8,r8<<0x1
80005322:	78 4a       	ld.w	r10,r12[0x10]
80005324:	f4 08 00 28 	add	r8,r10,r8<<0x2
80005328:	c0 60       	breq	80005334 <d_type+0x1bc>
8000532a:	91 19       	st.w	r8[0x4],r9
8000532c:	32 39       	mov	r9,35
8000532e:	91 09       	st.w	r8[0x0],r9
80005330:	c0 28       	rjmp	80005334 <d_type+0x1bc>
80005332:	30 08       	mov	r8,0
80005334:	6e c9       	ld.w	r9,r7[0x30]
80005336:	50 18       	stdsp	sp[0x4],r8
80005338:	70 18       	ld.w	r8,r8[0x4]
8000533a:	70 18       	ld.w	r8,r8[0x4]
8000533c:	f2 08 00 08 	add	r8,r9,r8
80005340:	8f c8       	st.w	r7[0x30],r8
80005342:	6e 38       	ld.w	r8,r7[0xc]
80005344:	2f f8       	sub	r8,-1
80005346:	8f 38       	st.w	r7[0xc],r8
80005348:	e0 8f 02 1f 	bral	80005786 <d_type+0x60e>
8000534c:	2f fb       	sub	r11,-1
8000534e:	99 3b       	st.w	r12[0xc],r11
80005350:	fe b0 fd a8 	rcall	80004ea0 <d_source_name>
80005354:	30 09       	mov	r9,0
80005356:	18 9a       	mov	r10,r12
80005358:	32 4b       	mov	r11,36
8000535a:	ce 48       	rjmp	80005522 <d_type+0x3aa>
8000535c:	2f fb       	sub	r11,-1
8000535e:	99 3b       	st.w	r12[0xc],r11
80005360:	35 98       	mov	r8,89
80005362:	17 89       	ld.ub	r9,r11[0x0]
80005364:	f0 09 18 00 	cp.b	r9,r8
80005368:	c0 31       	brne	8000536e <d_type+0x1f6>
8000536a:	2f fb       	sub	r11,-1
8000536c:	99 3b       	st.w	r12[0xc],r11
8000536e:	30 1b       	mov	r11,1
80005370:	0e 9c       	mov	r12,r7
80005372:	e0 a0 02 13 	rcall	80005798 <d_bare_function_type>
80005376:	6e 38       	ld.w	r8,r7[0xc]
80005378:	34 59       	mov	r9,69
8000537a:	11 8a       	ld.ub	r10,r8[0x0]
8000537c:	f2 0a 18 00 	cp.b	r10,r9
80005380:	c6 31       	brne	80005446 <d_type+0x2ce>
80005382:	2f f8       	sub	r8,-1
80005384:	8f 38       	st.w	r7[0xc],r8
80005386:	cd 18       	rjmp	80005528 <d_type+0x3b0>
80005388:	e0 a0 04 5c 	rcall	80005c40 <d_name>
8000538c:	cc e8       	rjmp	80005528 <d_type+0x3b0>
8000538e:	2f fb       	sub	r11,-1
80005390:	99 3b       	st.w	r12[0xc],r11
80005392:	35 f9       	mov	r9,95
80005394:	17 88       	ld.ub	r8,r11[0x0]
80005396:	f2 08 18 00 	cp.b	r8,r9
8000539a:	c0 31       	brne	800053a0 <d_type+0x228>
8000539c:	30 06       	mov	r6,0
8000539e:	c1 b8       	rjmp	800053d4 <d_type+0x25c>
800053a0:	f0 c9 00 30 	sub	r9,r8,48
800053a4:	30 98       	mov	r8,9
800053a6:	f0 09 18 00 	cp.b	r9,r8
800053aa:	e0 8b 00 10 	brhi	800053ca <d_type+0x252>
800053ae:	6e 3a       	ld.w	r10,r7[0xc]
800053b0:	2f fa       	sub	r10,-1
800053b2:	8f 3a       	st.w	r7[0xc],r10
800053b4:	15 89       	ld.ub	r9,r10[0x0]
800053b6:	23 09       	sub	r9,48
800053b8:	f0 09 18 00 	cp.b	r9,r8
800053bc:	fe 98 ff f9 	brls	800053ae <d_type+0x236>
800053c0:	16 1a       	sub	r10,r11
800053c2:	0e 9c       	mov	r12,r7
800053c4:	fe b0 fb 30 	rcall	80004a24 <d_make_name>
800053c8:	c0 38       	rjmp	800053ce <d_type+0x256>
800053ca:	fe b0 fd bf 	rcall	80004f48 <d_expression>
800053ce:	18 96       	mov	r6,r12
800053d0:	58 0c       	cp.w	r12,0
800053d2:	c3 a0       	breq	80005446 <d_type+0x2ce>
800053d4:	6e 38       	ld.w	r8,r7[0xc]
800053d6:	35 f9       	mov	r9,95
800053d8:	11 8a       	ld.ub	r10,r8[0x0]
800053da:	f2 0a 18 00 	cp.b	r10,r9
800053de:	c3 41       	brne	80005446 <d_type+0x2ce>
800053e0:	2f f8       	sub	r8,-1
800053e2:	0e 9c       	mov	r12,r7
800053e4:	8f 38       	st.w	r7[0xc],r8
800053e6:	cc 9e       	rcall	80005178 <d_type>
800053e8:	0c 9a       	mov	r10,r6
800053ea:	18 99       	mov	r9,r12
800053ec:	32 6b       	mov	r11,38
800053ee:	c9 a8       	rjmp	80005522 <d_type+0x3aa>
800053f0:	80 00       	ld.sh	r0,r0[0x0]
800053f2:	51 d4       	stdsp	sp[0x74],r4
800053f4:	80 00       	ld.sh	r0,r0[0x0]
800053f6:	74 fc       	ld.w	r12,r10[0x3c]
800053f8:	2f fb       	sub	r11,-1
800053fa:	99 3b       	st.w	r12[0xc],r11
800053fc:	cb ee       	rcall	80005178 <d_type>
800053fe:	30 1a       	mov	r10,1
80005400:	18 95       	mov	r5,r12
80005402:	1a 9b       	mov	r11,sp
80005404:	0e 9c       	mov	r12,r7
80005406:	1a 96       	mov	r6,sp
80005408:	fe b0 fb 78 	rcall	80004af8 <d_cv_qualifiers>
8000540c:	18 94       	mov	r4,r12
8000540e:	c1 c0       	breq	80005446 <d_type+0x2ce>
80005410:	0e 9c       	mov	r12,r7
80005412:	cb 3e       	rcall	80005178 <d_type>
80005414:	89 0c       	st.w	r4[0x0],r12
80005416:	c1 80       	breq	80005446 <d_type+0x2ce>
80005418:	1a 34       	cp.w	r4,sp
8000541a:	c1 20       	breq	8000543e <d_type+0x2c6>
8000541c:	78 08       	ld.w	r8,r12[0x0]
8000541e:	e0 48 00 25 	cp.w	r8,37
80005422:	c0 e0       	breq	8000543e <d_type+0x2c6>
80005424:	40 09       	lddsp	r9,sp[0x0]
80005426:	58 09       	cp.w	r9,0
80005428:	c0 f0       	breq	80005446 <d_type+0x2ce>
8000542a:	6e 88       	ld.w	r8,r7[0x20]
8000542c:	6e 9a       	ld.w	r10,r7[0x24]
8000542e:	14 38       	cp.w	r8,r10
80005430:	c0 b4       	brge	80005446 <d_type+0x2ce>
80005432:	f0 ca ff ff 	sub	r10,r8,-1
80005436:	8f 8a       	st.w	r7[0x20],r10
80005438:	6e 7a       	ld.w	r10,r7[0x1c]
8000543a:	f4 08 09 29 	st.w	r10[r8<<0x2],r9
8000543e:	0a 9a       	mov	r10,r5
80005440:	40 09       	lddsp	r9,sp[0x0]
80005442:	32 7b       	mov	r11,39
80005444:	c6 f8       	rjmp	80005522 <d_type+0x3aa>
80005446:	30 0c       	mov	r12,0
80005448:	c7 08       	rjmp	80005528 <d_type+0x3b0>
8000544a:	fe b0 fb a3 	rcall	80004b90 <d_template_param>
8000544e:	6e 38       	ld.w	r8,r7[0xc]
80005450:	50 1c       	stdsp	sp[0x4],r12
80005452:	11 89       	ld.ub	r9,r8[0x0]
80005454:	34 98       	mov	r8,73
80005456:	f0 09 18 00 	cp.b	r9,r8
8000545a:	e0 81 01 9b 	brne	80005790 <d_type+0x618>
8000545e:	58 0c       	cp.w	r12,0
80005460:	e0 80 01 95 	breq	8000578a <d_type+0x612>
80005464:	6e 88       	ld.w	r8,r7[0x20]
80005466:	6e 99       	ld.w	r9,r7[0x24]
80005468:	12 38       	cp.w	r8,r9
8000546a:	e0 84 01 90 	brge	8000578a <d_type+0x612>
8000546e:	f0 c9 ff ff 	sub	r9,r8,-1
80005472:	8f 89       	st.w	r7[0x20],r9
80005474:	6e 79       	ld.w	r9,r7[0x1c]
80005476:	f2 08 09 2c 	st.w	r9[r8<<0x2],r12
8000547a:	c2 18       	rjmp	800054bc <d_type+0x344>
8000547c:	30 99       	mov	r9,9
8000547e:	17 98       	ld.ub	r8,r11[0x1]
80005480:	f0 ca 00 30 	sub	r10,r8,48
80005484:	f2 0a 18 00 	cp.b	r10,r9
80005488:	5f 8a       	srls	r10
8000548a:	35 f9       	mov	r9,95
8000548c:	f2 08 18 00 	cp.b	r8,r9
80005490:	5f 09       	sreq	r9
80005492:	f5 e9 10 09 	or	r9,r10,r9
80005496:	c0 71       	brne	800054a4 <d_type+0x32c>
80005498:	24 18       	sub	r8,65
8000549a:	31 99       	mov	r9,25
8000549c:	f2 08 18 00 	cp.b	r8,r9
800054a0:	e0 8b 00 15 	brhi	800054ca <d_type+0x352>
800054a4:	30 0b       	mov	r11,0
800054a6:	0e 9c       	mov	r12,r7
800054a8:	fe b0 fb a8 	rcall	80004bf8 <d_substitution>
800054ac:	6e 38       	ld.w	r8,r7[0xc]
800054ae:	50 1c       	stdsp	sp[0x4],r12
800054b0:	11 89       	ld.ub	r9,r8[0x0]
800054b2:	34 98       	mov	r8,73
800054b4:	f0 09 18 00 	cp.b	r9,r8
800054b8:	e0 81 01 67 	brne	80005786 <d_type+0x60e>
800054bc:	0e 9c       	mov	r12,r7
800054be:	e0 a0 03 65 	rcall	80005b88 <d_template_args>
800054c2:	40 1a       	lddsp	r10,sp[0x4]
800054c4:	18 99       	mov	r9,r12
800054c6:	30 4b       	mov	r11,4
800054c8:	c2 d8       	rjmp	80005522 <d_type+0x3aa>
800054ca:	e0 a0 03 bb 	rcall	80005c40 <d_name>
800054ce:	50 1c       	stdsp	sp[0x4],r12
800054d0:	e0 80 01 60 	breq	80005790 <d_type+0x618>
800054d4:	78 08       	ld.w	r8,r12[0x0]
800054d6:	59 68       	cp.w	r8,22
800054d8:	e0 81 01 5c 	brne	80005790 <d_type+0x618>
800054dc:	c5 59       	rjmp	80005786 <d_type+0x60e>
800054de:	2f fb       	sub	r11,-1
800054e0:	99 3b       	st.w	r12[0xc],r11
800054e2:	c4 be       	rcall	80005178 <d_type>
800054e4:	30 09       	mov	r9,0
800054e6:	18 9a       	mov	r10,r12
800054e8:	32 0b       	mov	r11,32
800054ea:	c1 c8       	rjmp	80005522 <d_type+0x3aa>
800054ec:	2f fb       	sub	r11,-1
800054ee:	99 3b       	st.w	r12[0xc],r11
800054f0:	c4 4e       	rcall	80005178 <d_type>
800054f2:	30 09       	mov	r9,0
800054f4:	18 9a       	mov	r10,r12
800054f6:	31 eb       	mov	r11,30
800054f8:	c1 58       	rjmp	80005522 <d_type+0x3aa>
800054fa:	2f fb       	sub	r11,-1
800054fc:	99 3b       	st.w	r12[0xc],r11
800054fe:	c3 de       	rcall	80005178 <d_type>
80005500:	30 09       	mov	r9,0
80005502:	18 9a       	mov	r10,r12
80005504:	31 fb       	mov	r11,31
80005506:	c0 e8       	rjmp	80005522 <d_type+0x3aa>
80005508:	2f fb       	sub	r11,-1
8000550a:	99 3b       	st.w	r12[0xc],r11
8000550c:	c3 6e       	rcall	80005178 <d_type>
8000550e:	30 09       	mov	r9,0
80005510:	18 9a       	mov	r10,r12
80005512:	32 1b       	mov	r11,33
80005514:	c0 78       	rjmp	80005522 <d_type+0x3aa>
80005516:	2f fb       	sub	r11,-1
80005518:	99 3b       	st.w	r12[0xc],r11
8000551a:	c2 fe       	rcall	80005178 <d_type>
8000551c:	30 09       	mov	r9,0
8000551e:	18 9a       	mov	r10,r12
80005520:	32 2b       	mov	r11,34
80005522:	0e 9c       	mov	r12,r7
80005524:	fe b0 f9 e0 	rcall	800048e4 <d_make_comp>
80005528:	50 1c       	stdsp	sp[0x4],r12
8000552a:	c3 39       	rjmp	80005790 <d_type+0x618>
8000552c:	2f fb       	sub	r11,-1
8000552e:	99 3b       	st.w	r12[0xc],r11
80005530:	fe b0 fc b8 	rcall	80004ea0 <d_source_name>
80005534:	18 96       	mov	r6,r12
80005536:	50 1c       	stdsp	sp[0x4],r12
80005538:	0e 9c       	mov	r12,r7
8000553a:	c1 fe       	rcall	80005178 <d_type>
8000553c:	0c 99       	mov	r9,r6
8000553e:	18 9a       	mov	r10,r12
80005540:	31 db       	mov	r11,29
80005542:	cf 0b       	rjmp	80005522 <d_type+0x3aa>
80005544:	2f fb       	sub	r11,-1
80005546:	99 3b       	st.w	r12[0xc],r11
80005548:	17 88       	ld.ub	r8,r11[0x0]
8000554a:	58 08       	cp.w	r8,0
8000554c:	e0 80 01 1f 	breq	8000578a <d_type+0x612>
80005550:	2f fb       	sub	r11,-1
80005552:	99 3b       	st.w	r12[0xc],r11
80005554:	36 69       	mov	r9,102
80005556:	f2 08 18 00 	cp.b	r8,r9
8000555a:	c5 60       	breq	80005606 <d_type+0x48e>
8000555c:	e0 8b 00 18 	brhi	8000558c <d_type+0x414>
80005560:	35 49       	mov	r9,84
80005562:	f2 08 18 00 	cp.b	r8,r9
80005566:	c2 c0       	breq	800055be <d_type+0x446>
80005568:	e0 8b 00 08 	brhi	80005578 <d_type+0x400>
8000556c:	34 69       	mov	r9,70
8000556e:	f2 08 18 00 	cp.b	r8,r9
80005572:	e0 81 01 0c 	brne	8000578a <d_type+0x612>
80005576:	cc 48       	rjmp	800056fe <d_type+0x586>
80005578:	36 49       	mov	r9,100
8000557a:	f2 08 18 00 	cp.b	r8,r9
8000557e:	c5 70       	breq	8000562c <d_type+0x4b4>
80005580:	36 59       	mov	r9,101
80005582:	f2 08 18 00 	cp.b	r8,r9
80005586:	e0 81 01 02 	brne	8000578a <d_type+0x612>
8000558a:	c6 48       	rjmp	80005652 <d_type+0x4da>
8000558c:	37 09       	mov	r9,112
8000558e:	f2 08 18 00 	cp.b	r8,r9
80005592:	c3 00       	breq	800055f2 <d_type+0x47a>
80005594:	e0 8b 00 0c 	brhi	800055ac <d_type+0x434>
80005598:	36 89       	mov	r9,104
8000559a:	f2 08 18 00 	cp.b	r8,r9
8000559e:	c6 d0       	breq	80005678 <d_type+0x500>
800055a0:	36 99       	mov	r9,105
800055a2:	f2 08 18 00 	cp.b	r8,r9
800055a6:	e0 81 00 f2 	brne	8000578a <d_type+0x612>
800055aa:	c8 d8       	rjmp	800056c4 <d_type+0x54c>
800055ac:	37 39       	mov	r9,115
800055ae:	f2 08 18 00 	cp.b	r8,r9
800055b2:	c7 60       	breq	8000569e <d_type+0x526>
800055b4:	37 49       	mov	r9,116
800055b6:	f2 08 18 00 	cp.b	r8,r9
800055ba:	e0 81 00 e8 	brne	8000578a <d_type+0x612>
800055be:	0e 9c       	mov	r12,r7
800055c0:	fe b0 fc c4 	rcall	80004f48 <d_expression>
800055c4:	30 09       	mov	r9,0
800055c6:	18 9a       	mov	r10,r12
800055c8:	33 9b       	mov	r11,57
800055ca:	0e 9c       	mov	r12,r7
800055cc:	fe b0 f9 8c 	rcall	800048e4 <d_make_comp>
800055d0:	50 1c       	stdsp	sp[0x4],r12
800055d2:	e0 80 00 da 	breq	80005786 <d_type+0x60e>
800055d6:	6e 39       	ld.w	r9,r7[0xc]
800055d8:	13 88       	ld.ub	r8,r9[0x0]
800055da:	58 08       	cp.w	r8,0
800055dc:	c0 80       	breq	800055ec <d_type+0x474>
800055de:	2f f9       	sub	r9,-1
800055e0:	8f 39       	st.w	r7[0xc],r9
800055e2:	34 59       	mov	r9,69
800055e4:	f2 08 18 00 	cp.b	r8,r9
800055e8:	e0 80 00 cf 	breq	80005786 <d_type+0x60e>
800055ec:	30 08       	mov	r8,0
800055ee:	50 18       	stdsp	sp[0x4],r8
800055f0:	cc b8       	rjmp	80005786 <d_type+0x60e>
800055f2:	fe b0 fd c3 	rcall	80005178 <d_type>
800055f6:	30 09       	mov	r9,0
800055f8:	18 9a       	mov	r10,r12
800055fa:	33 ab       	mov	r11,58
800055fc:	0e 9c       	mov	r12,r7
800055fe:	fe b0 f9 73 	rcall	800048e4 <d_make_comp>
80005602:	50 1c       	stdsp	sp[0x4],r12
80005604:	cc 18       	rjmp	80005786 <d_type+0x60e>
80005606:	78 58       	ld.w	r8,r12[0x14]
80005608:	78 69       	ld.w	r9,r12[0x18]
8000560a:	12 38       	cp.w	r8,r9
8000560c:	c6 04       	brge	800056cc <d_type+0x554>
8000560e:	f0 c9 ff ff 	sub	r9,r8,-1
80005612:	99 59       	st.w	r12[0x14],r9
80005614:	f0 08 00 18 	add	r8,r8,r8<<0x1
80005618:	78 49       	ld.w	r9,r12[0x10]
8000561a:	f2 08 00 28 	add	r8,r9,r8<<0x2
8000561e:	c6 80       	breq	800056ee <d_type+0x576>
80005620:	32 39       	mov	r9,35
80005622:	91 09       	st.w	r8[0x0],r9
80005624:	4b a9       	lddpc	r9,8000570c <d_type+0x594>
80005626:	f2 c9 fd 34 	sub	r9,r9,-716
8000562a:	c6 18       	rjmp	800056ec <d_type+0x574>
8000562c:	78 58       	ld.w	r8,r12[0x14]
8000562e:	78 69       	ld.w	r9,r12[0x18]
80005630:	12 38       	cp.w	r8,r9
80005632:	c4 d4       	brge	800056cc <d_type+0x554>
80005634:	f0 c9 ff ff 	sub	r9,r8,-1
80005638:	99 59       	st.w	r12[0x14],r9
8000563a:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000563e:	78 49       	ld.w	r9,r12[0x10]
80005640:	f2 08 00 28 	add	r8,r9,r8<<0x2
80005644:	c5 50       	breq	800056ee <d_type+0x576>
80005646:	32 39       	mov	r9,35
80005648:	91 09       	st.w	r8[0x0],r9
8000564a:	4b 19       	lddpc	r9,8000570c <d_type+0x594>
8000564c:	f2 c9 fd 20 	sub	r9,r9,-736
80005650:	c4 e8       	rjmp	800056ec <d_type+0x574>
80005652:	78 58       	ld.w	r8,r12[0x14]
80005654:	78 69       	ld.w	r9,r12[0x18]
80005656:	12 38       	cp.w	r8,r9
80005658:	c3 a4       	brge	800056cc <d_type+0x554>
8000565a:	f0 c9 ff ff 	sub	r9,r8,-1
8000565e:	99 59       	st.w	r12[0x14],r9
80005660:	f0 08 00 18 	add	r8,r8,r8<<0x1
80005664:	78 49       	ld.w	r9,r12[0x10]
80005666:	f2 08 00 28 	add	r8,r9,r8<<0x2
8000566a:	c4 20       	breq	800056ee <d_type+0x576>
8000566c:	32 39       	mov	r9,35
8000566e:	91 09       	st.w	r8[0x0],r9
80005670:	4a 79       	lddpc	r9,8000570c <d_type+0x594>
80005672:	f2 c9 fd 0c 	sub	r9,r9,-756
80005676:	c3 b8       	rjmp	800056ec <d_type+0x574>
80005678:	78 58       	ld.w	r8,r12[0x14]
8000567a:	78 69       	ld.w	r9,r12[0x18]
8000567c:	12 38       	cp.w	r8,r9
8000567e:	c2 74       	brge	800056cc <d_type+0x554>
80005680:	f0 c9 ff ff 	sub	r9,r8,-1
80005684:	99 59       	st.w	r12[0x14],r9
80005686:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000568a:	78 49       	ld.w	r9,r12[0x10]
8000568c:	f2 08 00 28 	add	r8,r9,r8<<0x2
80005690:	c2 f0       	breq	800056ee <d_type+0x576>
80005692:	32 39       	mov	r9,35
80005694:	91 09       	st.w	r8[0x0],r9
80005696:	49 e9       	lddpc	r9,8000570c <d_type+0x594>
80005698:	f2 c9 fc f8 	sub	r9,r9,-776
8000569c:	c2 88       	rjmp	800056ec <d_type+0x574>
8000569e:	78 58       	ld.w	r8,r12[0x14]
800056a0:	78 69       	ld.w	r9,r12[0x18]
800056a2:	12 38       	cp.w	r8,r9
800056a4:	c1 44       	brge	800056cc <d_type+0x554>
800056a6:	f0 c9 ff ff 	sub	r9,r8,-1
800056aa:	99 59       	st.w	r12[0x14],r9
800056ac:	f0 08 00 18 	add	r8,r8,r8<<0x1
800056b0:	78 49       	ld.w	r9,r12[0x10]
800056b2:	f2 08 00 28 	add	r8,r9,r8<<0x2
800056b6:	c1 c0       	breq	800056ee <d_type+0x576>
800056b8:	32 39       	mov	r9,35
800056ba:	91 09       	st.w	r8[0x0],r9
800056bc:	49 49       	lddpc	r9,8000570c <d_type+0x594>
800056be:	f2 c9 fc e4 	sub	r9,r9,-796
800056c2:	c1 58       	rjmp	800056ec <d_type+0x574>
800056c4:	78 58       	ld.w	r8,r12[0x14]
800056c6:	78 69       	ld.w	r9,r12[0x18]
800056c8:	12 38       	cp.w	r8,r9
800056ca:	c0 35       	brlt	800056d0 <d_type+0x558>
800056cc:	30 08       	mov	r8,0
800056ce:	c1 08       	rjmp	800056ee <d_type+0x576>
800056d0:	f0 c9 ff ff 	sub	r9,r8,-1
800056d4:	99 59       	st.w	r12[0x14],r9
800056d6:	f0 08 00 18 	add	r8,r8,r8<<0x1
800056da:	78 49       	ld.w	r9,r12[0x10]
800056dc:	f2 08 00 28 	add	r8,r9,r8<<0x2
800056e0:	c0 70       	breq	800056ee <d_type+0x576>
800056e2:	32 39       	mov	r9,35
800056e4:	91 09       	st.w	r8[0x0],r9
800056e6:	48 a9       	lddpc	r9,8000570c <d_type+0x594>
800056e8:	f2 c9 fc d0 	sub	r9,r9,-816
800056ec:	91 19       	st.w	r8[0x4],r9
800056ee:	6e c9       	ld.w	r9,r7[0x30]
800056f0:	50 18       	stdsp	sp[0x4],r8
800056f2:	70 18       	ld.w	r8,r8[0x4]
800056f4:	70 18       	ld.w	r8,r8[0x4]
800056f6:	f2 08 00 08 	add	r8,r9,r8
800056fa:	8f c8       	st.w	r7[0x30],r8
800056fc:	c4 58       	rjmp	80005786 <d_type+0x60e>
800056fe:	78 58       	ld.w	r8,r12[0x14]
80005700:	78 69       	ld.w	r9,r12[0x18]
80005702:	12 38       	cp.w	r8,r9
80005704:	c0 65       	brlt	80005710 <d_type+0x598>
80005706:	30 08       	mov	r8,0
80005708:	c0 c8       	rjmp	80005720 <d_type+0x5a8>
8000570a:	00 00       	add	r0,r0
8000570c:	80 00       	ld.sh	r0,r0[0x0]
8000570e:	74 fc       	ld.w	r12,r10[0x3c]
80005710:	f0 c9 ff ff 	sub	r9,r8,-1
80005714:	f0 08 00 18 	add	r8,r8,r8<<0x1
80005718:	99 59       	st.w	r12[0x14],r9
8000571a:	78 49       	ld.w	r9,r12[0x10]
8000571c:	f2 08 00 28 	add	r8,r9,r8<<0x2
80005720:	6e 39       	ld.w	r9,r7[0xc]
80005722:	50 18       	stdsp	sp[0x4],r8
80005724:	32 8a       	mov	r10,40
80005726:	91 0a       	st.w	r8[0x0],r10
80005728:	13 8a       	ld.ub	r10,r9[0x0]
8000572a:	30 99       	mov	r9,9
8000572c:	23 0a       	sub	r10,48
8000572e:	f2 0a 18 00 	cp.b	r10,r9
80005732:	5f 89       	srls	r9
80005734:	b0 49       	st.h	r8[0x8],r9
80005736:	58 09       	cp.w	r9,0
80005738:	c0 40       	breq	80005740 <d_type+0x5c8>
8000573a:	0e 9c       	mov	r12,r7
8000573c:	fe b0 f9 90 	rcall	80004a5c <d_number>
80005740:	40 16       	lddsp	r6,sp[0x4]
80005742:	0e 9c       	mov	r12,r7
80005744:	fe b0 fd 1a 	rcall	80005178 <d_type>
80005748:	8d 1c       	st.w	r6[0x4],r12
8000574a:	40 18       	lddsp	r8,sp[0x4]
8000574c:	70 18       	ld.w	r8,r8[0x4]
8000574e:	58 08       	cp.w	r8,0
80005750:	c1 d0       	breq	8000578a <d_type+0x612>
80005752:	0e 9c       	mov	r12,r7
80005754:	fe b0 f9 84 	rcall	80004a5c <d_number>
80005758:	6e 39       	ld.w	r9,r7[0xc]
8000575a:	13 88       	ld.ub	r8,r9[0x0]
8000575c:	58 08       	cp.w	r8,0
8000575e:	c0 30       	breq	80005764 <d_type+0x5ec>
80005760:	2f f9       	sub	r9,-1
80005762:	8f 39       	st.w	r7[0xc],r9
80005764:	37 39       	mov	r9,115
80005766:	f2 08 18 00 	cp.b	r8,r9
8000576a:	5f 09       	sreq	r9
8000576c:	40 18       	lddsp	r8,sp[0x4]
8000576e:	b0 59       	st.h	r8[0xa],r9
80005770:	c0 b8       	rjmp	80005786 <d_type+0x60e>
80005772:	6e 88       	ld.w	r8,r7[0x20]
80005774:	6e 9a       	ld.w	r10,r7[0x24]
80005776:	14 38       	cp.w	r8,r10
80005778:	c0 94       	brge	8000578a <d_type+0x612>
8000577a:	f0 ca ff ff 	sub	r10,r8,-1
8000577e:	8f 8a       	st.w	r7[0x20],r10
80005780:	6e 7a       	ld.w	r10,r7[0x1c]
80005782:	f4 08 09 29 	st.w	r10[r8<<0x2],r9
80005786:	40 1c       	lddsp	r12,sp[0x4]
80005788:	c0 28       	rjmp	8000578c <d_type+0x614>
8000578a:	30 0c       	mov	r12,0
8000578c:	2f ed       	sub	sp,-8
8000578e:	d8 22       	popm	r4-r7,pc
80005790:	40 19       	lddsp	r9,sp[0x4]
80005792:	58 09       	cp.w	r9,0
80005794:	ce f1       	brne	80005772 <d_type+0x5fa>
80005796:	cf ab       	rjmp	8000578a <d_type+0x612>

80005798 <d_bare_function_type>:
80005798:	d4 31       	pushm	r0-r7,lr
8000579a:	20 1d       	sub	sp,4
8000579c:	34 a9       	mov	r9,74
8000579e:	78 38       	ld.w	r8,r12[0xc]
800057a0:	18 96       	mov	r6,r12
800057a2:	16 95       	mov	r5,r11
800057a4:	11 8a       	ld.ub	r10,r8[0x0]
800057a6:	f2 0a 18 00 	cp.b	r10,r9
800057aa:	c0 41       	brne	800057b2 <d_bare_function_type+0x1a>
800057ac:	2f f8       	sub	r8,-1
800057ae:	30 15       	mov	r5,1
800057b0:	99 38       	st.w	r12[0xc],r8
800057b2:	30 08       	mov	r8,0
800057b4:	fa c7 ff fc 	sub	r7,sp,-4
800057b8:	10 94       	mov	r4,r8
800057ba:	0e d8       	st.w	--r7,r8
800057bc:	34 52       	mov	r2,69
800057be:	10 93       	mov	r3,r8
800057c0:	6c 38       	ld.w	r8,r6[0xc]
800057c2:	11 88       	ld.ub	r8,r8[0x0]
800057c4:	e6 08 18 00 	cp.b	r8,r3
800057c8:	5f 09       	sreq	r9
800057ca:	e4 08 18 00 	cp.b	r8,r2
800057ce:	5f 08       	sreq	r8
800057d0:	12 48       	or	r8,r9
800057d2:	e6 08 18 00 	cp.b	r8,r3
800057d6:	c1 51       	brne	80005800 <d_bare_function_type+0x68>
800057d8:	0c 9c       	mov	r12,r6
800057da:	fe b0 fc cf 	rcall	80005178 <d_type>
800057de:	18 9a       	mov	r10,r12
800057e0:	c2 c0       	breq	80005838 <d_bare_function_type+0xa0>
800057e2:	58 05       	cp.w	r5,0
800057e4:	c0 40       	breq	800057ec <d_bare_function_type+0x54>
800057e6:	18 94       	mov	r4,r12
800057e8:	30 05       	mov	r5,0
800057ea:	ce bb       	rjmp	800057c0 <d_bare_function_type+0x28>
800057ec:	0a 99       	mov	r9,r5
800057ee:	32 9b       	mov	r11,41
800057f0:	0c 9c       	mov	r12,r6
800057f2:	fe b0 f8 79 	rcall	800048e4 <d_make_comp>
800057f6:	8f 0c       	st.w	r7[0x0],r12
800057f8:	c2 00       	breq	80005838 <d_bare_function_type+0xa0>
800057fa:	f8 c7 ff f8 	sub	r7,r12,-8
800057fe:	ce 1b       	rjmp	800057c0 <d_bare_function_type+0x28>
80005800:	40 08       	lddsp	r8,sp[0x0]
80005802:	58 08       	cp.w	r8,0
80005804:	c1 a0       	breq	80005838 <d_bare_function_type+0xa0>
80005806:	70 29       	ld.w	r9,r8[0x8]
80005808:	58 09       	cp.w	r9,0
8000580a:	c1 01       	brne	8000582a <d_bare_function_type+0x92>
8000580c:	70 18       	ld.w	r8,r8[0x4]
8000580e:	70 0a       	ld.w	r10,r8[0x0]
80005810:	e0 4a 00 23 	cp.w	r10,35
80005814:	c0 b1       	brne	8000582a <d_bare_function_type+0x92>
80005816:	70 18       	ld.w	r8,r8[0x4]
80005818:	70 4a       	ld.w	r10,r8[0x10]
8000581a:	58 9a       	cp.w	r10,9
8000581c:	c0 71       	brne	8000582a <d_bare_function_type+0x92>
8000581e:	70 18       	ld.w	r8,r8[0x4]
80005820:	50 09       	stdsp	sp[0x0],r9
80005822:	6c c9       	ld.w	r9,r6[0x30]
80005824:	f2 08 01 08 	sub	r8,r9,r8
80005828:	8d c8       	st.w	r6[0x30],r8
8000582a:	08 9a       	mov	r10,r4
8000582c:	0c 9c       	mov	r12,r6
8000582e:	40 09       	lddsp	r9,sp[0x0]
80005830:	32 5b       	mov	r11,37
80005832:	fe b0 f8 59 	rcall	800048e4 <d_make_comp>
80005836:	c0 28       	rjmp	8000583a <d_bare_function_type+0xa2>
80005838:	30 0c       	mov	r12,0
8000583a:	2f fd       	sub	sp,-4
8000583c:	d8 32       	popm	r0-r7,pc
	...

80005840 <d_operator_name>:
80005840:	d4 31       	pushm	r0-r7,lr
80005842:	78 39       	ld.w	r9,r12[0xc]
80005844:	18 97       	mov	r7,r12
80005846:	13 88       	ld.ub	r8,r9[0x0]
80005848:	58 08       	cp.w	r8,0
8000584a:	c0 30       	breq	80005850 <d_operator_name+0x10>
8000584c:	2f f9       	sub	r9,-1
8000584e:	99 39       	st.w	r12[0xc],r9
80005850:	6e 39       	ld.w	r9,r7[0xc]
80005852:	13 86       	ld.ub	r6,r9[0x0]
80005854:	58 06       	cp.w	r6,0
80005856:	c0 30       	breq	8000585c <d_operator_name+0x1c>
80005858:	2f f9       	sub	r9,-1
8000585a:	8f 39       	st.w	r7[0xc],r9
8000585c:	37 69       	mov	r9,118
8000585e:	f2 08 18 00 	cp.b	r8,r9
80005862:	c2 01       	brne	800058a2 <d_operator_name+0x62>
80005864:	ec ca 00 30 	sub	r10,r6,48
80005868:	30 99       	mov	r9,9
8000586a:	f2 0a 18 00 	cp.b	r10,r9
8000586e:	e0 8b 00 1a 	brhi	800058a2 <d_operator_name+0x62>
80005872:	0e 9c       	mov	r12,r7
80005874:	fe b0 fb 16 	rcall	80004ea0 <d_source_name>
80005878:	6e 58       	ld.w	r8,r7[0x14]
8000587a:	18 99       	mov	r9,r12
8000587c:	6e 6a       	ld.w	r10,r7[0x18]
8000587e:	14 38       	cp.w	r8,r10
80005880:	c5 d4       	brge	8000593a <d_operator_name+0xfa>
80005882:	f0 ca ff ff 	sub	r10,r8,-1
80005886:	8f 5a       	st.w	r7[0x14],r10
80005888:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000588c:	6e 4a       	ld.w	r10,r7[0x10]
8000588e:	f4 08 00 2c 	add	r12,r10,r8<<0x2
80005892:	c5 50       	breq	8000593c <d_operator_name+0xfc>
80005894:	58 09       	cp.w	r9,0
80005896:	c5 20       	breq	8000593a <d_operator_name+0xfa>
80005898:	23 06       	sub	r6,48
8000589a:	99 29       	st.w	r12[0x8],r9
8000589c:	99 16       	st.w	r12[0x4],r6
8000589e:	32 c8       	mov	r8,44
800058a0:	c3 e8       	rjmp	8000591c <d_operator_name+0xdc>
800058a2:	37 69       	mov	r9,118
800058a4:	f2 06 18 00 	cp.b	r6,r9
800058a8:	5f 0a       	sreq	r10
800058aa:	36 39       	mov	r9,99
800058ac:	f2 08 18 00 	cp.b	r8,r9
800058b0:	5f 09       	sreq	r9
800058b2:	f5 e9 00 09 	and	r9,r10,r9
800058b6:	c0 b0       	breq	800058cc <d_operator_name+0x8c>
800058b8:	0e 9c       	mov	r12,r7
800058ba:	fe b0 fc 5f 	rcall	80005178 <d_type>
800058be:	30 09       	mov	r9,0
800058c0:	18 9a       	mov	r10,r12
800058c2:	32 db       	mov	r11,45
800058c4:	0e 9c       	mov	r12,r7
800058c6:	fe b0 f8 0f 	rcall	800048e4 <d_make_comp>
800058ca:	d8 32       	popm	r0-r7,pc
800058cc:	49 d3       	lddpc	r3,80005940 <d_operator_name+0x100>
800058ce:	33 4a       	mov	r10,52
800058d0:	e6 c3 fc bc 	sub	r3,r3,-836
800058d4:	30 09       	mov	r9,0
800058d6:	30 24       	mov	r4,2
800058d8:	f4 09 01 01 	sub	r1,r10,r9
800058dc:	e2 04 0c 00 	divs	r0,r1,r4
800058e0:	f2 00 00 0b 	add	r11,r9,r0
800058e4:	f6 0e 15 04 	lsl	lr,r11,0x4
800058e8:	e6 0e 00 0e 	add	lr,r3,lr
800058ec:	7c 05       	ld.w	r5,lr[0x0]
800058ee:	0b 8c       	ld.ub	r12,r5[0x0]
800058f0:	f8 08 18 00 	cp.b	r8,r12
800058f4:	c1 61       	brne	80005920 <d_operator_name+0xe0>
800058f6:	0b 9c       	ld.ub	r12,r5[0x1]
800058f8:	f8 06 18 00 	cp.b	r6,r12
800058fc:	c1 61       	brne	80005928 <d_operator_name+0xe8>
800058fe:	6e 5c       	ld.w	r12,r7[0x14]
80005900:	6e 68       	ld.w	r8,r7[0x18]
80005902:	10 3c       	cp.w	r12,r8
80005904:	c1 b4       	brge	8000593a <d_operator_name+0xfa>
80005906:	f8 c8 ff ff 	sub	r8,r12,-1
8000590a:	8f 58       	st.w	r7[0x14],r8
8000590c:	f8 0c 00 1c 	add	r12,r12,r12<<0x1
80005910:	6e 48       	ld.w	r8,r7[0x10]
80005912:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80005916:	c1 30       	breq	8000593c <d_operator_name+0xfc>
80005918:	99 1e       	st.w	r12[0x4],lr
8000591a:	32 b8       	mov	r8,43
8000591c:	99 08       	st.w	r12[0x0],r8
8000591e:	d8 32       	popm	r0-r7,pc
80005920:	f8 08 18 00 	cp.b	r8,r12
80005924:	c0 83       	brcs	80005934 <d_operator_name+0xf4>
80005926:	c0 48       	rjmp	8000592e <d_operator_name+0xee>
80005928:	f8 06 18 00 	cp.b	r6,r12
8000592c:	c0 43       	brcs	80005934 <d_operator_name+0xf4>
8000592e:	f6 c9 ff ff 	sub	r9,r11,-1
80005932:	c0 28       	rjmp	80005936 <d_operator_name+0xf6>
80005934:	16 9a       	mov	r10,r11
80005936:	14 39       	cp.w	r9,r10
80005938:	cd 01       	brne	800058d8 <d_operator_name+0x98>
8000593a:	30 0c       	mov	r12,0
8000593c:	d8 32       	popm	r0-r7,pc
8000593e:	00 00       	add	r0,r0
80005940:	80 00       	ld.sh	r0,r0[0x0]
80005942:	74 fc       	ld.w	r12,r10[0x3c]

80005944 <d_unqualified_name>:
80005944:	d4 21       	pushm	r4-r7,lr
80005946:	30 9a       	mov	r10,9
80005948:	78 39       	ld.w	r9,r12[0xc]
8000594a:	18 97       	mov	r7,r12
8000594c:	13 88       	ld.ub	r8,r9[0x0]
8000594e:	f0 cb 00 30 	sub	r11,r8,48
80005952:	f4 0b 18 00 	cp.b	r11,r10
80005956:	e0 8b 00 05 	brhi	80005960 <d_unqualified_name+0x1c>
8000595a:	fe b0 fa a3 	rcall	80004ea0 <d_source_name>
8000595e:	d8 22       	popm	r4-r7,pc
80005960:	f0 cb 00 61 	sub	r11,r8,97
80005964:	31 9a       	mov	r10,25
80005966:	f4 0b 18 00 	cp.b	r11,r10
8000596a:	e0 8b 00 12 	brhi	8000598e <d_unqualified_name+0x4a>
8000596e:	c6 9f       	rcall	80005840 <d_operator_name>
80005970:	e0 80 00 a5 	breq	80005aba <d_unqualified_name+0x176>
80005974:	78 08       	ld.w	r8,r12[0x0]
80005976:	e0 48 00 2b 	cp.w	r8,43
8000597a:	e0 81 00 a0 	brne	80005aba <d_unqualified_name+0x176>
8000597e:	78 18       	ld.w	r8,r12[0x4]
80005980:	6e c9       	ld.w	r9,r7[0x30]
80005982:	70 28       	ld.w	r8,r8[0x8]
80005984:	f2 08 00 08 	add	r8,r9,r8
80005988:	2f 98       	sub	r8,-7
8000598a:	8f c8       	st.w	r7[0x30],r8
8000598c:	d8 22       	popm	r4-r7,pc
8000598e:	f0 cb 00 43 	sub	r11,r8,67
80005992:	30 1a       	mov	r10,1
80005994:	f4 0b 18 00 	cp.b	r11,r10
80005998:	e0 8b 00 79 	brhi	80005a8a <d_unqualified_name+0x146>
8000599c:	78 b8       	ld.w	r8,r12[0x2c]
8000599e:	58 08       	cp.w	r8,0
800059a0:	c0 b0       	breq	800059b6 <d_unqualified_name+0x72>
800059a2:	70 09       	ld.w	r9,r8[0x0]
800059a4:	58 09       	cp.w	r9,0
800059a6:	c0 30       	breq	800059ac <d_unqualified_name+0x68>
800059a8:	59 69       	cp.w	r9,22
800059aa:	c0 61       	brne	800059b6 <d_unqualified_name+0x72>
800059ac:	70 28       	ld.w	r8,r8[0x8]
800059ae:	6e c9       	ld.w	r9,r7[0x30]
800059b0:	f2 08 00 08 	add	r8,r9,r8
800059b4:	8f c8       	st.w	r7[0x30],r8
800059b6:	6e 38       	ld.w	r8,r7[0xc]
800059b8:	34 3a       	mov	r10,67
800059ba:	11 89       	ld.ub	r9,r8[0x0]
800059bc:	f4 09 18 00 	cp.b	r9,r10
800059c0:	c0 60       	breq	800059cc <d_unqualified_name+0x88>
800059c2:	34 4a       	mov	r10,68
800059c4:	f4 09 18 00 	cp.b	r9,r10
800059c8:	c7 71       	brne	80005ab6 <d_unqualified_name+0x172>
800059ca:	c3 08       	rjmp	80005a2a <d_unqualified_name+0xe6>
800059cc:	11 99       	ld.ub	r9,r8[0x1]
800059ce:	33 2a       	mov	r10,50
800059d0:	f4 09 18 00 	cp.b	r9,r10
800059d4:	c0 a0       	breq	800059e8 <d_unqualified_name+0xa4>
800059d6:	33 3a       	mov	r10,51
800059d8:	f4 09 18 00 	cp.b	r9,r10
800059dc:	c0 a0       	breq	800059f0 <d_unqualified_name+0xac>
800059de:	33 1a       	mov	r10,49
800059e0:	f4 09 18 00 	cp.b	r9,r10
800059e4:	c6 91       	brne	80005ab6 <d_unqualified_name+0x172>
800059e6:	c0 38       	rjmp	800059ec <d_unqualified_name+0xa8>
800059e8:	30 29       	mov	r9,2
800059ea:	c0 48       	rjmp	800059f2 <d_unqualified_name+0xae>
800059ec:	30 19       	mov	r9,1
800059ee:	c0 28       	rjmp	800059f2 <d_unqualified_name+0xae>
800059f0:	30 39       	mov	r9,3
800059f2:	2f e8       	sub	r8,-2
800059f4:	8f 38       	st.w	r7[0xc],r8
800059f6:	6e 5c       	ld.w	r12,r7[0x14]
800059f8:	6e b8       	ld.w	r8,r7[0x2c]
800059fa:	6e 6a       	ld.w	r10,r7[0x18]
800059fc:	14 3c       	cp.w	r12,r10
800059fe:	c0 35       	brlt	80005a04 <d_unqualified_name+0xc0>
80005a00:	30 0c       	mov	r12,0
80005a02:	c0 98       	rjmp	80005a14 <d_unqualified_name+0xd0>
80005a04:	f8 ca ff ff 	sub	r10,r12,-1
80005a08:	f8 0c 00 1c 	add	r12,r12,r12<<0x1
80005a0c:	8f 5a       	st.w	r7[0x14],r10
80005a0e:	6e 4a       	ld.w	r10,r7[0x10]
80005a10:	f4 0c 00 2c 	add	r12,r10,r12<<0x2
80005a14:	58 0c       	cp.w	r12,0
80005a16:	5f 0b       	sreq	r11
80005a18:	58 08       	cp.w	r8,0
80005a1a:	5f 0a       	sreq	r10
80005a1c:	f7 ea 10 0a 	or	r10,r11,r10
80005a20:	c4 b1       	brne	80005ab6 <d_unqualified_name+0x172>
80005a22:	99 28       	st.w	r12[0x8],r8
80005a24:	99 19       	st.w	r12[0x4],r9
80005a26:	30 78       	mov	r8,7
80005a28:	c2 f8       	rjmp	80005a86 <d_unqualified_name+0x142>
80005a2a:	11 99       	ld.ub	r9,r8[0x1]
80005a2c:	33 1a       	mov	r10,49
80005a2e:	f4 09 18 00 	cp.b	r9,r10
80005a32:	c0 a0       	breq	80005a46 <d_unqualified_name+0x102>
80005a34:	33 2a       	mov	r10,50
80005a36:	f4 09 18 00 	cp.b	r9,r10
80005a3a:	c0 a0       	breq	80005a4e <d_unqualified_name+0x10a>
80005a3c:	33 0a       	mov	r10,48
80005a3e:	f4 09 18 00 	cp.b	r9,r10
80005a42:	c3 a1       	brne	80005ab6 <d_unqualified_name+0x172>
80005a44:	c0 38       	rjmp	80005a4a <d_unqualified_name+0x106>
80005a46:	30 29       	mov	r9,2
80005a48:	c0 48       	rjmp	80005a50 <d_unqualified_name+0x10c>
80005a4a:	30 19       	mov	r9,1
80005a4c:	c0 28       	rjmp	80005a50 <d_unqualified_name+0x10c>
80005a4e:	30 39       	mov	r9,3
80005a50:	2f e8       	sub	r8,-2
80005a52:	8f 38       	st.w	r7[0xc],r8
80005a54:	6e 5c       	ld.w	r12,r7[0x14]
80005a56:	6e b8       	ld.w	r8,r7[0x2c]
80005a58:	6e 6a       	ld.w	r10,r7[0x18]
80005a5a:	14 3c       	cp.w	r12,r10
80005a5c:	c0 35       	brlt	80005a62 <d_unqualified_name+0x11e>
80005a5e:	30 0c       	mov	r12,0
80005a60:	c0 98       	rjmp	80005a72 <d_unqualified_name+0x12e>
80005a62:	f8 ca ff ff 	sub	r10,r12,-1
80005a66:	f8 0c 00 1c 	add	r12,r12,r12<<0x1
80005a6a:	8f 5a       	st.w	r7[0x14],r10
80005a6c:	6e 4a       	ld.w	r10,r7[0x10]
80005a6e:	f4 0c 00 2c 	add	r12,r10,r12<<0x2
80005a72:	58 0c       	cp.w	r12,0
80005a74:	5f 0b       	sreq	r11
80005a76:	58 08       	cp.w	r8,0
80005a78:	5f 0a       	sreq	r10
80005a7a:	f7 ea 10 0a 	or	r10,r11,r10
80005a7e:	c1 c1       	brne	80005ab6 <d_unqualified_name+0x172>
80005a80:	99 28       	st.w	r12[0x8],r8
80005a82:	99 19       	st.w	r12[0x4],r9
80005a84:	30 88       	mov	r8,8
80005a86:	99 08       	st.w	r12[0x0],r8
80005a88:	d8 22       	popm	r4-r7,pc
80005a8a:	34 ca       	mov	r10,76
80005a8c:	f4 08 18 00 	cp.b	r8,r10
80005a90:	c1 31       	brne	80005ab6 <d_unqualified_name+0x172>
80005a92:	2f f9       	sub	r9,-1
80005a94:	99 39       	st.w	r12[0xc],r9
80005a96:	fe b0 fa 05 	rcall	80004ea0 <d_source_name>
80005a9a:	18 96       	mov	r6,r12
80005a9c:	c0 d0       	breq	80005ab6 <d_unqualified_name+0x172>
80005a9e:	6e 38       	ld.w	r8,r7[0xc]
80005aa0:	35 f9       	mov	r9,95
80005aa2:	11 8a       	ld.ub	r10,r8[0x0]
80005aa4:	f2 0a 18 00 	cp.b	r10,r9
80005aa8:	c0 81       	brne	80005ab8 <d_unqualified_name+0x174>
80005aaa:	2f f8       	sub	r8,-1
80005aac:	0e 9c       	mov	r12,r7
80005aae:	8f 38       	st.w	r7[0xc],r8
80005ab0:	fe b0 f7 d6 	rcall	80004a5c <d_number>
80005ab4:	c0 24       	brge	80005ab8 <d_unqualified_name+0x174>
80005ab6:	d8 2a       	popm	r4-r7,pc,r12=0
80005ab8:	0c 9c       	mov	r12,r6
80005aba:	d8 22       	popm	r4-r7,pc

80005abc <d_expr_primary>:
80005abc:	d4 21       	pushm	r4-r7,lr
80005abe:	34 c9       	mov	r9,76
80005ac0:	78 38       	ld.w	r8,r12[0xc]
80005ac2:	18 97       	mov	r7,r12
80005ac4:	11 8a       	ld.ub	r10,r8[0x0]
80005ac6:	f2 0a 18 00 	cp.b	r10,r9
80005aca:	c5 d1       	brne	80005b84 <d_expr_primary+0xc8>
80005acc:	2f f8       	sub	r8,-1
80005ace:	99 38       	st.w	r12[0xc],r8
80005ad0:	35 f9       	mov	r9,95
80005ad2:	11 8a       	ld.ub	r10,r8[0x0]
80005ad4:	35 ab       	mov	r11,90
80005ad6:	f2 0a 18 00 	cp.b	r10,r9
80005ada:	5f 09       	sreq	r9
80005adc:	f6 0a 18 00 	cp.b	r10,r11
80005ae0:	5f 0a       	sreq	r10
80005ae2:	f3 ea 10 0a 	or	r10,r9,r10
80005ae6:	c1 30       	breq	80005b0c <d_expr_primary+0x50>
80005ae8:	58 09       	cp.w	r9,0
80005aea:	c0 30       	breq	80005af0 <d_expr_primary+0x34>
80005aec:	2f f8       	sub	r8,-1
80005aee:	99 38       	st.w	r12[0xc],r8
80005af0:	6e 38       	ld.w	r8,r7[0xc]
80005af2:	35 a9       	mov	r9,90
80005af4:	11 8a       	ld.ub	r10,r8[0x0]
80005af6:	f2 0a 18 00 	cp.b	r10,r9
80005afa:	c0 30       	breq	80005b00 <d_expr_primary+0x44>
80005afc:	30 0c       	mov	r12,0
80005afe:	c3 a8       	rjmp	80005b72 <d_expr_primary+0xb6>
80005b00:	2f f8       	sub	r8,-1
80005b02:	30 0b       	mov	r11,0
80005b04:	8f 38       	st.w	r7[0xc],r8
80005b06:	0e 9c       	mov	r12,r7
80005b08:	cc ad       	rcall	80005e9c <d_encoding>
80005b0a:	c3 48       	rjmp	80005b72 <d_expr_primary+0xb6>
80005b0c:	fe b0 fb 36 	rcall	80005178 <d_type>
80005b10:	18 96       	mov	r6,r12
80005b12:	c3 90       	breq	80005b84 <d_expr_primary+0xc8>
80005b14:	78 08       	ld.w	r8,r12[0x0]
80005b16:	e0 48 00 23 	cp.w	r8,35
80005b1a:	c0 a1       	brne	80005b2e <d_expr_primary+0x72>
80005b1c:	78 18       	ld.w	r8,r12[0x4]
80005b1e:	70 49       	ld.w	r9,r8[0x10]
80005b20:	58 09       	cp.w	r9,0
80005b22:	c0 60       	breq	80005b2e <d_expr_primary+0x72>
80005b24:	70 18       	ld.w	r8,r8[0x4]
80005b26:	6e c9       	ld.w	r9,r7[0x30]
80005b28:	f2 08 01 08 	sub	r8,r9,r8
80005b2c:	8f c8       	st.w	r7[0x30],r8
80005b2e:	6e 38       	ld.w	r8,r7[0xc]
80005b30:	36 e9       	mov	r9,110
80005b32:	11 8a       	ld.ub	r10,r8[0x0]
80005b34:	f2 0a 18 00 	cp.b	r10,r9
80005b38:	c0 30       	breq	80005b3e <d_expr_primary+0x82>
80005b3a:	33 45       	mov	r5,52
80005b3c:	c0 48       	rjmp	80005b44 <d_expr_primary+0x88>
80005b3e:	2f f8       	sub	r8,-1
80005b40:	33 55       	mov	r5,53
80005b42:	8f 38       	st.w	r7[0xc],r8
80005b44:	6e 3b       	ld.w	r11,r7[0xc]
80005b46:	34 59       	mov	r9,69
80005b48:	c0 48       	rjmp	80005b50 <d_expr_primary+0x94>
80005b4a:	58 08       	cp.w	r8,0
80005b4c:	c1 c0       	breq	80005b84 <d_expr_primary+0xc8>
80005b4e:	8f 3c       	st.w	r7[0xc],r12
80005b50:	6e 3a       	ld.w	r10,r7[0xc]
80005b52:	f4 cc ff ff 	sub	r12,r10,-1
80005b56:	15 88       	ld.ub	r8,r10[0x0]
80005b58:	f2 08 18 00 	cp.b	r8,r9
80005b5c:	cf 71       	brne	80005b4a <d_expr_primary+0x8e>
80005b5e:	16 1a       	sub	r10,r11
80005b60:	0e 9c       	mov	r12,r7
80005b62:	fe b0 f7 61 	rcall	80004a24 <d_make_name>
80005b66:	0c 9a       	mov	r10,r6
80005b68:	18 99       	mov	r9,r12
80005b6a:	0a 9b       	mov	r11,r5
80005b6c:	0e 9c       	mov	r12,r7
80005b6e:	fe b0 f6 bb 	rcall	800048e4 <d_make_comp>
80005b72:	6e 38       	ld.w	r8,r7[0xc]
80005b74:	34 59       	mov	r9,69
80005b76:	11 8a       	ld.ub	r10,r8[0x0]
80005b78:	f2 0a 18 00 	cp.b	r10,r9
80005b7c:	c0 41       	brne	80005b84 <d_expr_primary+0xc8>
80005b7e:	2f f8       	sub	r8,-1
80005b80:	8f 38       	st.w	r7[0xc],r8
80005b82:	d8 22       	popm	r4-r7,pc
80005b84:	d8 2a       	popm	r4-r7,pc,r12=0
	...

80005b88 <d_template_args>:
80005b88:	d4 31       	pushm	r0-r7,lr
80005b8a:	20 1d       	sub	sp,4
80005b8c:	34 99       	mov	r9,73
80005b8e:	78 38       	ld.w	r8,r12[0xc]
80005b90:	18 96       	mov	r6,r12
80005b92:	78 b1       	ld.w	r1,r12[0x2c]
80005b94:	11 84       	ld.ub	r4,r8[0x0]
80005b96:	f2 04 18 00 	cp.b	r4,r9
80005b9a:	c4 f1       	brne	80005c38 <d_template_args+0xb0>
80005b9c:	2f f8       	sub	r8,-1
80005b9e:	99 38       	st.w	r12[0xc],r8
80005ba0:	34 55       	mov	r5,69
80005ba2:	11 89       	ld.ub	r9,r8[0x0]
80005ba4:	ea 09 18 00 	cp.b	r9,r5
80005ba8:	c0 91       	brne	80005bba <d_template_args+0x32>
80005baa:	2f f8       	sub	r8,-1
80005bac:	30 09       	mov	r9,0
80005bae:	99 38       	st.w	r12[0xc],r8
80005bb0:	32 ab       	mov	r11,42
80005bb2:	12 9a       	mov	r10,r9
80005bb4:	fe b0 f6 98 	rcall	800048e4 <d_make_comp>
80005bb8:	c4 18       	rjmp	80005c3a <d_template_args+0xb2>
80005bba:	fa c7 ff fc 	sub	r7,sp,-4
80005bbe:	30 08       	mov	r8,0
80005bc0:	34 c3       	mov	r3,76
80005bc2:	0e d8       	st.w	--r7,r8
80005bc4:	35 82       	mov	r2,88
80005bc6:	6c 39       	ld.w	r9,r6[0xc]
80005bc8:	13 88       	ld.ub	r8,r9[0x0]
80005bca:	e6 08 18 00 	cp.b	r8,r3
80005bce:	c1 50       	breq	80005bf8 <d_template_args+0x70>
80005bd0:	e4 08 18 00 	cp.b	r8,r2
80005bd4:	c0 50       	breq	80005bde <d_template_args+0x56>
80005bd6:	e8 08 18 00 	cp.b	r8,r4
80005bda:	c1 51       	brne	80005c04 <d_template_args+0x7c>
80005bdc:	c1 18       	rjmp	80005bfe <d_template_args+0x76>
80005bde:	2f f9       	sub	r9,-1
80005be0:	0c 9c       	mov	r12,r6
80005be2:	8d 39       	st.w	r6[0xc],r9
80005be4:	fe b0 f9 b2 	rcall	80004f48 <d_expression>
80005be8:	6c 38       	ld.w	r8,r6[0xc]
80005bea:	11 89       	ld.ub	r9,r8[0x0]
80005bec:	ea 09 18 00 	cp.b	r9,r5
80005bf0:	c2 41       	brne	80005c38 <d_template_args+0xb0>
80005bf2:	2f f8       	sub	r8,-1
80005bf4:	8d 38       	st.w	r6[0xc],r8
80005bf6:	c0 a8       	rjmp	80005c0a <d_template_args+0x82>
80005bf8:	0c 9c       	mov	r12,r6
80005bfa:	c6 1f       	rcall	80005abc <d_expr_primary>
80005bfc:	c0 78       	rjmp	80005c0a <d_template_args+0x82>
80005bfe:	0c 9c       	mov	r12,r6
80005c00:	cc 4f       	rcall	80005b88 <d_template_args>
80005c02:	c0 48       	rjmp	80005c0a <d_template_args+0x82>
80005c04:	0c 9c       	mov	r12,r6
80005c06:	fe b0 fa b9 	rcall	80005178 <d_type>
80005c0a:	58 0c       	cp.w	r12,0
80005c0c:	c1 60       	breq	80005c38 <d_template_args+0xb0>
80005c0e:	18 9a       	mov	r10,r12
80005c10:	30 09       	mov	r9,0
80005c12:	32 ab       	mov	r11,42
80005c14:	0c 9c       	mov	r12,r6
80005c16:	fe b0 f6 67 	rcall	800048e4 <d_make_comp>
80005c1a:	8f 0c       	st.w	r7[0x0],r12
80005c1c:	c0 e0       	breq	80005c38 <d_template_args+0xb0>
80005c1e:	6c 38       	ld.w	r8,r6[0xc]
80005c20:	11 89       	ld.ub	r9,r8[0x0]
80005c22:	ea 09 18 00 	cp.b	r9,r5
80005c26:	c0 40       	breq	80005c2e <d_template_args+0xa6>
80005c28:	f8 c7 ff f8 	sub	r7,r12,-8
80005c2c:	cc db       	rjmp	80005bc6 <d_template_args+0x3e>
80005c2e:	8d b1       	st.w	r6[0x2c],r1
80005c30:	2f f8       	sub	r8,-1
80005c32:	40 0c       	lddsp	r12,sp[0x0]
80005c34:	8d 38       	st.w	r6[0xc],r8
80005c36:	c0 28       	rjmp	80005c3a <d_template_args+0xb2>
80005c38:	30 0c       	mov	r12,0
80005c3a:	2f fd       	sub	sp,-4
80005c3c:	d8 32       	popm	r0-r7,pc
	...

80005c40 <d_name>:
80005c40:	d4 31       	pushm	r0-r7,lr
80005c42:	20 1d       	sub	sp,4
80005c44:	34 ea       	mov	r10,78
80005c46:	78 38       	ld.w	r8,r12[0xc]
80005c48:	18 97       	mov	r7,r12
80005c4a:	11 89       	ld.ub	r9,r8[0x0]
80005c4c:	f4 09 18 00 	cp.b	r9,r10
80005c50:	c1 40       	breq	80005c78 <d_name+0x38>
80005c52:	e0 8b 00 08 	brhi	80005c62 <d_name+0x22>
80005c56:	34 c8       	mov	r8,76
80005c58:	f0 09 18 00 	cp.b	r9,r8
80005c5c:	e0 81 00 f8 	brne	80005e4c <d_name+0x20c>
80005c60:	cc 98       	rjmp	80005df2 <d_name+0x1b2>
80005c62:	35 3a       	mov	r10,83
80005c64:	f4 09 18 00 	cp.b	r9,r10
80005c68:	e0 80 00 c9 	breq	80005dfa <d_name+0x1ba>
80005c6c:	35 aa       	mov	r10,90
80005c6e:	f4 09 18 00 	cp.b	r9,r10
80005c72:	e0 81 00 ed 	brne	80005e4c <d_name+0x20c>
80005c76:	c8 48       	rjmp	80005d7e <d_name+0x13e>
80005c78:	2f f8       	sub	r8,-1
80005c7a:	30 1a       	mov	r10,1
80005c7c:	99 38       	st.w	r12[0xc],r8
80005c7e:	1a 9b       	mov	r11,sp
80005c80:	fe b0 f7 3c 	rcall	80004af8 <d_cv_qualifiers>
80005c84:	18 93       	mov	r3,r12
80005c86:	e0 80 01 02 	breq	80005e8a <d_name+0x24a>
80005c8a:	30 02       	mov	r2,0
80005c8c:	31 91       	mov	r1,25
80005c8e:	30 90       	mov	r0,9
80005c90:	04 94       	mov	r4,r2
80005c92:	35 35       	mov	r5,83
80005c94:	6e 38       	ld.w	r8,r7[0xc]
80005c96:	11 86       	ld.ub	r6,r8[0x0]
80005c98:	58 06       	cp.w	r6,0
80005c9a:	c6 20       	breq	80005d5e <d_name+0x11e>
80005c9c:	ec c8 00 61 	sub	r8,r6,97
80005ca0:	e2 08 18 00 	cp.b	r8,r1
80005ca4:	5f 89       	srls	r9
80005ca6:	ec c8 00 30 	sub	r8,r6,48
80005caa:	e0 08 18 00 	cp.b	r8,r0
80005cae:	5f 88       	srls	r8
80005cb0:	f3 e8 10 08 	or	r8,r9,r8
80005cb4:	e8 08 18 00 	cp.b	r8,r4
80005cb8:	c1 21       	brne	80005cdc <d_name+0x9c>
80005cba:	34 48       	mov	r8,68
80005cbc:	f0 06 18 00 	cp.b	r6,r8
80005cc0:	5f 09       	sreq	r9
80005cc2:	34 38       	mov	r8,67
80005cc4:	f0 06 18 00 	cp.b	r6,r8
80005cc8:	5f 08       	sreq	r8
80005cca:	f3 e8 10 08 	or	r8,r9,r8
80005cce:	e8 08 18 00 	cp.b	r8,r4
80005cd2:	c0 51       	brne	80005cdc <d_name+0x9c>
80005cd4:	34 c8       	mov	r8,76
80005cd6:	f0 06 18 00 	cp.b	r6,r8
80005cda:	c0 41       	brne	80005ce2 <d_name+0xa2>
80005cdc:	0e 9c       	mov	r12,r7
80005cde:	c3 3e       	rcall	80005944 <d_unqualified_name>
80005ce0:	c2 08       	rjmp	80005d20 <d_name+0xe0>
80005ce2:	ea 06 18 00 	cp.b	r6,r5
80005ce6:	c0 61       	brne	80005cf2 <d_name+0xb2>
80005ce8:	30 1b       	mov	r11,1
80005cea:	0e 9c       	mov	r12,r7
80005cec:	fe b0 f7 86 	rcall	80004bf8 <d_substitution>
80005cf0:	c1 88       	rjmp	80005d20 <d_name+0xe0>
80005cf2:	34 98       	mov	r8,73
80005cf4:	f0 06 18 00 	cp.b	r6,r8
80005cf8:	c0 71       	brne	80005d06 <d_name+0xc6>
80005cfa:	58 02       	cp.w	r2,0
80005cfc:	c3 20       	breq	80005d60 <d_name+0x120>
80005cfe:	0e 9c       	mov	r12,r7
80005d00:	c4 4f       	rcall	80005b88 <d_template_args>
80005d02:	30 4b       	mov	r11,4
80005d04:	c1 18       	rjmp	80005d26 <d_name+0xe6>
80005d06:	35 48       	mov	r8,84
80005d08:	f0 06 18 00 	cp.b	r6,r8
80005d0c:	c0 51       	brne	80005d16 <d_name+0xd6>
80005d0e:	0e 9c       	mov	r12,r7
80005d10:	fe b0 f7 40 	rcall	80004b90 <d_template_param>
80005d14:	c0 68       	rjmp	80005d20 <d_name+0xe0>
80005d16:	34 58       	mov	r8,69
80005d18:	f0 06 18 00 	cp.b	r6,r8
80005d1c:	c2 11       	brne	80005d5e <d_name+0x11e>
80005d1e:	c2 18       	rjmp	80005d60 <d_name+0x120>
80005d20:	58 02       	cp.w	r2,0
80005d22:	c0 70       	breq	80005d30 <d_name+0xf0>
80005d24:	30 1b       	mov	r11,1
80005d26:	18 99       	mov	r9,r12
80005d28:	04 9a       	mov	r10,r2
80005d2a:	0e 9c       	mov	r12,r7
80005d2c:	fe b0 f5 dc 	rcall	800048e4 <d_make_comp>
80005d30:	18 92       	mov	r2,r12
80005d32:	ea 06 18 00 	cp.b	r6,r5
80005d36:	ca f0       	breq	80005c94 <d_name+0x54>
80005d38:	6e 38       	ld.w	r8,r7[0xc]
80005d3a:	11 89       	ld.ub	r9,r8[0x0]
80005d3c:	34 58       	mov	r8,69
80005d3e:	f0 09 18 00 	cp.b	r9,r8
80005d42:	ca 90       	breq	80005c94 <d_name+0x54>
80005d44:	58 0c       	cp.w	r12,0
80005d46:	c0 d0       	breq	80005d60 <d_name+0x120>
80005d48:	6e 88       	ld.w	r8,r7[0x20]
80005d4a:	6e 99       	ld.w	r9,r7[0x24]
80005d4c:	12 38       	cp.w	r8,r9
80005d4e:	c0 84       	brge	80005d5e <d_name+0x11e>
80005d50:	f0 c9 ff ff 	sub	r9,r8,-1
80005d54:	8f 89       	st.w	r7[0x20],r9
80005d56:	6e 79       	ld.w	r9,r7[0x1c]
80005d58:	f2 08 09 2c 	st.w	r9[r8<<0x2],r12
80005d5c:	c9 cb       	rjmp	80005c94 <d_name+0x54>
80005d5e:	30 02       	mov	r2,0
80005d60:	87 02       	st.w	r3[0x0],r2
80005d62:	58 02       	cp.w	r2,0
80005d64:	e0 80 00 93 	breq	80005e8a <d_name+0x24a>
80005d68:	6e 38       	ld.w	r8,r7[0xc]
80005d6a:	34 59       	mov	r9,69
80005d6c:	11 8a       	ld.ub	r10,r8[0x0]
80005d6e:	f2 0a 18 00 	cp.b	r10,r9
80005d72:	e0 81 00 8c 	brne	80005e8a <d_name+0x24a>
80005d76:	2f f8       	sub	r8,-1
80005d78:	40 06       	lddsp	r6,sp[0x0]
80005d7a:	8f 38       	st.w	r7[0xc],r8
80005d7c:	c8 88       	rjmp	80005e8c <d_name+0x24c>
80005d7e:	2f f8       	sub	r8,-1
80005d80:	30 0b       	mov	r11,0
80005d82:	99 38       	st.w	r12[0xc],r8
80005d84:	c8 cc       	rcall	80005e9c <d_encoding>
80005d86:	6e 38       	ld.w	r8,r7[0xc]
80005d88:	18 96       	mov	r6,r12
80005d8a:	11 8a       	ld.ub	r10,r8[0x0]
80005d8c:	34 59       	mov	r9,69
80005d8e:	f2 0a 18 00 	cp.b	r10,r9
80005d92:	c7 c1       	brne	80005e8a <d_name+0x24a>
80005d94:	2f f8       	sub	r8,-1
80005d96:	8f 38       	st.w	r7[0xc],r8
80005d98:	37 39       	mov	r9,115
80005d9a:	11 8a       	ld.ub	r10,r8[0x0]
80005d9c:	f2 0a 18 00 	cp.b	r10,r9
80005da0:	c1 51       	brne	80005dca <d_name+0x18a>
80005da2:	2f f8       	sub	r8,-1
80005da4:	8f 38       	st.w	r7[0xc],r8
80005da6:	35 f9       	mov	r9,95
80005da8:	11 8a       	ld.ub	r10,r8[0x0]
80005daa:	f2 0a 18 00 	cp.b	r10,r9
80005dae:	c0 71       	brne	80005dbc <d_name+0x17c>
80005db0:	2f f8       	sub	r8,-1
80005db2:	0e 9c       	mov	r12,r7
80005db4:	8f 38       	st.w	r7[0xc],r8
80005db6:	fe b0 f6 53 	rcall	80004a5c <d_number>
80005dba:	c6 85       	brlt	80005e8a <d_name+0x24a>
80005dbc:	4b 6b       	lddpc	r11,80005e94 <d_name+0x254>
80005dbe:	30 ea       	mov	r10,14
80005dc0:	0e 9c       	mov	r12,r7
80005dc2:	fe b0 f6 31 	rcall	80004a24 <d_make_name>
80005dc6:	18 99       	mov	r9,r12
80005dc8:	c1 18       	rjmp	80005dea <d_name+0x1aa>
80005dca:	0e 9c       	mov	r12,r7
80005dcc:	c3 af       	rcall	80005c40 <d_name>
80005dce:	6e 38       	ld.w	r8,r7[0xc]
80005dd0:	18 95       	mov	r5,r12
80005dd2:	11 8a       	ld.ub	r10,r8[0x0]
80005dd4:	35 f9       	mov	r9,95
80005dd6:	f2 0a 18 00 	cp.b	r10,r9
80005dda:	c0 71       	brne	80005de8 <d_name+0x1a8>
80005ddc:	2f f8       	sub	r8,-1
80005dde:	0e 9c       	mov	r12,r7
80005de0:	8f 38       	st.w	r7[0xc],r8
80005de2:	fe b0 f6 3d 	rcall	80004a5c <d_number>
80005de6:	c5 25       	brlt	80005e8a <d_name+0x24a>
80005de8:	0a 99       	mov	r9,r5
80005dea:	0c 9a       	mov	r10,r6
80005dec:	0e 9c       	mov	r12,r7
80005dee:	30 2b       	mov	r11,2
80005df0:	c4 a8       	rjmp	80005e84 <d_name+0x244>
80005df2:	fe b0 fd a9 	rcall	80005944 <d_unqualified_name>
80005df6:	18 96       	mov	r6,r12
80005df8:	c4 a8       	rjmp	80005e8c <d_name+0x24c>
80005dfa:	11 9a       	ld.ub	r10,r8[0x1]
80005dfc:	37 49       	mov	r9,116
80005dfe:	f2 0a 18 00 	cp.b	r10,r9
80005e02:	c0 70       	breq	80005e10 <d_name+0x1d0>
80005e04:	30 0b       	mov	r11,0
80005e06:	fe b0 f6 f9 	rcall	80004bf8 <d_substitution>
80005e0a:	30 18       	mov	r8,1
80005e0c:	18 96       	mov	r6,r12
80005e0e:	c1 68       	rjmp	80005e3a <d_name+0x1fa>
80005e10:	2f e8       	sub	r8,-2
80005e12:	99 38       	st.w	r12[0xc],r8
80005e14:	fe b0 fd 98 	rcall	80005944 <d_unqualified_name>
80005e18:	4a 0b       	lddpc	r11,80005e98 <d_name+0x258>
80005e1a:	18 96       	mov	r6,r12
80005e1c:	30 3a       	mov	r10,3
80005e1e:	0e 9c       	mov	r12,r7
80005e20:	fe b0 f6 02 	rcall	80004a24 <d_make_name>
80005e24:	0c 99       	mov	r9,r6
80005e26:	18 9a       	mov	r10,r12
80005e28:	30 1b       	mov	r11,1
80005e2a:	0e 9c       	mov	r12,r7
80005e2c:	fe b0 f5 5c 	rcall	800048e4 <d_make_comp>
80005e30:	6e c8       	ld.w	r8,r7[0x30]
80005e32:	2f d8       	sub	r8,-3
80005e34:	18 96       	mov	r6,r12
80005e36:	8f c8       	st.w	r7[0x30],r8
80005e38:	30 08       	mov	r8,0
80005e3a:	6e 39       	ld.w	r9,r7[0xc]
80005e3c:	13 8a       	ld.ub	r10,r9[0x0]
80005e3e:	34 99       	mov	r9,73
80005e40:	f2 0a 18 00 	cp.b	r10,r9
80005e44:	c2 41       	brne	80005e8c <d_name+0x24c>
80005e46:	58 08       	cp.w	r8,0
80005e48:	c1 81       	brne	80005e78 <d_name+0x238>
80005e4a:	c0 b8       	rjmp	80005e60 <d_name+0x220>
80005e4c:	0e 9c       	mov	r12,r7
80005e4e:	fe b0 fd 7b 	rcall	80005944 <d_unqualified_name>
80005e52:	6e 38       	ld.w	r8,r7[0xc]
80005e54:	18 96       	mov	r6,r12
80005e56:	11 89       	ld.ub	r9,r8[0x0]
80005e58:	34 98       	mov	r8,73
80005e5a:	f0 09 18 00 	cp.b	r9,r8
80005e5e:	c1 71       	brne	80005e8c <d_name+0x24c>
80005e60:	58 06       	cp.w	r6,0
80005e62:	c1 50       	breq	80005e8c <d_name+0x24c>
80005e64:	6e 88       	ld.w	r8,r7[0x20]
80005e66:	6e 99       	ld.w	r9,r7[0x24]
80005e68:	12 38       	cp.w	r8,r9
80005e6a:	c1 04       	brge	80005e8a <d_name+0x24a>
80005e6c:	f0 c9 ff ff 	sub	r9,r8,-1
80005e70:	8f 89       	st.w	r7[0x20],r9
80005e72:	6e 79       	ld.w	r9,r7[0x1c]
80005e74:	f2 08 09 26 	st.w	r9[r8<<0x2],r6
80005e78:	0e 9c       	mov	r12,r7
80005e7a:	c8 7e       	rcall	80005b88 <d_template_args>
80005e7c:	0c 9a       	mov	r10,r6
80005e7e:	18 99       	mov	r9,r12
80005e80:	30 4b       	mov	r11,4
80005e82:	0e 9c       	mov	r12,r7
80005e84:	fe b0 f5 30 	rcall	800048e4 <d_make_comp>
80005e88:	cb 7b       	rjmp	80005df6 <d_name+0x1b6>
80005e8a:	30 06       	mov	r6,0
80005e8c:	0c 9c       	mov	r12,r6
80005e8e:	2f fd       	sub	sp,-4
80005e90:	d8 32       	popm	r0-r7,pc
80005e92:	00 00       	add	r0,r0
80005e94:	80 00       	ld.sh	r0,r0[0x0]
80005e96:	ea fc 80 00 	ld.w	r12,r5[-32768]
80005e9a:	eb 0c d4 31 	ld.sh	r12,r5[-11215]

80005e9c <d_encoding>:
80005e9c:	d4 31       	pushm	r0-r7,lr
80005e9e:	78 38       	ld.w	r8,r12[0xc]
80005ea0:	11 89       	ld.ub	r9,r8[0x0]
80005ea2:	16 94       	mov	r4,r11
80005ea4:	35 4a       	mov	r10,84
80005ea6:	34 7b       	mov	r11,71
80005ea8:	f4 09 18 00 	cp.b	r9,r10
80005eac:	5f 05       	sreq	r5
80005eae:	f6 09 18 00 	cp.b	r9,r11
80005eb2:	5f 06       	sreq	r6
80005eb4:	18 97       	mov	r7,r12
80005eb6:	0c 45       	or	r5,r6
80005eb8:	30 09       	mov	r9,0
80005eba:	f2 05 18 00 	cp.b	r5,r9
80005ebe:	e0 80 01 66 	breq	8000618a <d_encoding+0x2ee>
80005ec2:	78 c9       	ld.w	r9,r12[0x30]
80005ec4:	f2 c6 ff ec 	sub	r6,r9,-20
80005ec8:	99 c6       	st.w	r12[0x30],r6
80005eca:	11 86       	ld.ub	r6,r8[0x0]
80005ecc:	f4 06 18 00 	cp.b	r6,r10
80005ed0:	c0 81       	brne	80005ee0 <d_encoding+0x44>
80005ed2:	f0 cb ff ff 	sub	r11,r8,-1
80005ed6:	99 3b       	st.w	r12[0xc],r11
80005ed8:	17 88       	ld.ub	r8,r11[0x0]
80005eda:	58 08       	cp.w	r8,0
80005edc:	c0 71       	brne	80005eea <d_encoding+0x4e>
80005ede:	c5 49       	rjmp	80006186 <d_encoding+0x2ea>
80005ee0:	f6 06 18 00 	cp.b	r6,r11
80005ee4:	e0 81 01 51 	brne	80006186 <d_encoding+0x2ea>
80005ee8:	cb 08       	rjmp	80006048 <d_encoding+0x1ac>
80005eea:	2f fb       	sub	r11,-1
80005eec:	99 3b       	st.w	r12[0xc],r11
80005eee:	35 3b       	mov	r11,83
80005ef0:	f6 08 18 00 	cp.b	r8,r11
80005ef4:	c4 c0       	breq	80005f8c <d_encoding+0xf0>
80005ef6:	e0 8b 00 19 	brhi	80005f28 <d_encoding+0x8c>
80005efa:	34 69       	mov	r9,70
80005efc:	f2 08 18 00 	cp.b	r8,r9
80005f00:	e0 80 00 96 	breq	8000602c <d_encoding+0x190>
80005f04:	e0 8b 00 08 	brhi	80005f14 <d_encoding+0x78>
80005f08:	34 39       	mov	r9,67
80005f0a:	f2 08 18 00 	cp.b	r8,r9
80005f0e:	e0 81 01 3c 	brne	80006186 <d_encoding+0x2ea>
80005f12:	c7 18       	rjmp	80005ff4 <d_encoding+0x158>
80005f14:	34 99       	mov	r9,73
80005f16:	f2 08 18 00 	cp.b	r8,r9
80005f1a:	c3 20       	breq	80005f7e <d_encoding+0xe2>
80005f1c:	34 a9       	mov	r9,74
80005f1e:	f2 08 18 00 	cp.b	r8,r9
80005f22:	e0 81 01 32 	brne	80006186 <d_encoding+0x2ea>
80005f26:	c8 a8       	rjmp	8000603a <d_encoding+0x19e>
80005f28:	36 3b       	mov	r11,99
80005f2a:	f6 08 18 00 	cp.b	r8,r11
80005f2e:	c5 00       	breq	80005fce <d_encoding+0x132>
80005f30:	e0 8b 00 0b 	brhi	80005f46 <d_encoding+0xaa>
80005f34:	f4 08 18 00 	cp.b	r8,r10
80005f38:	c1 a0       	breq	80005f6c <d_encoding+0xd0>
80005f3a:	35 6a       	mov	r10,86
80005f3c:	f4 08 18 00 	cp.b	r8,r10
80005f40:	e0 81 01 23 	brne	80006186 <d_encoding+0x2ea>
80005f44:	c0 b8       	rjmp	80005f5a <d_encoding+0xbe>
80005f46:	36 89       	mov	r9,104
80005f48:	f2 08 18 00 	cp.b	r8,r9
80005f4c:	c2 70       	breq	80005f9a <d_encoding+0xfe>
80005f4e:	37 69       	mov	r9,118
80005f50:	f2 08 18 00 	cp.b	r8,r9
80005f54:	e0 81 01 19 	brne	80006186 <d_encoding+0x2ea>
80005f58:	c2 e8       	rjmp	80005fb4 <d_encoding+0x118>
80005f5a:	2f 19       	sub	r9,-15
80005f5c:	99 c9       	st.w	r12[0x30],r9
80005f5e:	fe b0 f9 0d 	rcall	80005178 <d_type>
80005f62:	30 09       	mov	r9,0
80005f64:	18 9a       	mov	r10,r12
80005f66:	30 9b       	mov	r11,9
80005f68:	0e 9c       	mov	r12,r7
80005f6a:	c7 49       	rjmp	80006252 <d_encoding+0x3b6>
80005f6c:	2f 69       	sub	r9,-10
80005f6e:	99 c9       	st.w	r12[0x30],r9
80005f70:	fe b0 f9 04 	rcall	80005178 <d_type>
80005f74:	30 09       	mov	r9,0
80005f76:	18 9a       	mov	r10,r12
80005f78:	30 ab       	mov	r11,10
80005f7a:	0e 9c       	mov	r12,r7
80005f7c:	c6 b9       	rjmp	80006252 <d_encoding+0x3b6>
80005f7e:	fe b0 f8 fd 	rcall	80005178 <d_type>
80005f82:	30 09       	mov	r9,0
80005f84:	18 9a       	mov	r10,r12
80005f86:	30 cb       	mov	r11,12
80005f88:	0e 9c       	mov	r12,r7
80005f8a:	c6 49       	rjmp	80006252 <d_encoding+0x3b6>
80005f8c:	fe b0 f8 f6 	rcall	80005178 <d_type>
80005f90:	30 09       	mov	r9,0
80005f92:	18 9a       	mov	r10,r12
80005f94:	30 db       	mov	r11,13
80005f96:	0e 9c       	mov	r12,r7
80005f98:	c5 d9       	rjmp	80006252 <d_encoding+0x3b6>
80005f9a:	36 8b       	mov	r11,104
80005f9c:	fe b0 f5 86 	rcall	80004aa8 <d_call_offset>
80005fa0:	e0 80 00 f3 	breq	80006186 <d_encoding+0x2ea>
80005fa4:	30 0b       	mov	r11,0
80005fa6:	0e 9c       	mov	r12,r7
80005fa8:	c7 af       	rcall	80005e9c <d_encoding>
80005faa:	30 09       	mov	r9,0
80005fac:	18 9a       	mov	r10,r12
80005fae:	30 fb       	mov	r11,15
80005fb0:	0e 9c       	mov	r12,r7
80005fb2:	c5 09       	rjmp	80006252 <d_encoding+0x3b6>
80005fb4:	37 6b       	mov	r11,118
80005fb6:	fe b0 f5 79 	rcall	80004aa8 <d_call_offset>
80005fba:	e0 80 00 e6 	breq	80006186 <d_encoding+0x2ea>
80005fbe:	30 0b       	mov	r11,0
80005fc0:	0e 9c       	mov	r12,r7
80005fc2:	c6 df       	rcall	80005e9c <d_encoding>
80005fc4:	30 09       	mov	r9,0
80005fc6:	18 9a       	mov	r10,r12
80005fc8:	31 0b       	mov	r11,16
80005fca:	0e 9c       	mov	r12,r7
80005fcc:	c4 39       	rjmp	80006252 <d_encoding+0x3b6>
80005fce:	30 0b       	mov	r11,0
80005fd0:	fe b0 f5 6c 	rcall	80004aa8 <d_call_offset>
80005fd4:	e0 80 00 d9 	breq	80006186 <d_encoding+0x2ea>
80005fd8:	30 0b       	mov	r11,0
80005fda:	0e 9c       	mov	r12,r7
80005fdc:	fe b0 f5 66 	rcall	80004aa8 <d_call_offset>
80005fe0:	e0 80 00 d3 	breq	80006186 <d_encoding+0x2ea>
80005fe4:	30 0b       	mov	r11,0
80005fe6:	0e 9c       	mov	r12,r7
80005fe8:	c5 af       	rcall	80005e9c <d_encoding>
80005fea:	30 09       	mov	r9,0
80005fec:	18 9a       	mov	r10,r12
80005fee:	31 1b       	mov	r11,17
80005ff0:	0e 9c       	mov	r12,r7
80005ff2:	c3 09       	rjmp	80006252 <d_encoding+0x3b6>
80005ff4:	fe b0 f8 c2 	rcall	80005178 <d_type>
80005ff8:	18 96       	mov	r6,r12
80005ffa:	0e 9c       	mov	r12,r7
80005ffc:	fe b0 f5 30 	rcall	80004a5c <d_number>
80006000:	e0 85 00 c3 	brlt	80006186 <d_encoding+0x2ea>
80006004:	6e 38       	ld.w	r8,r7[0xc]
80006006:	35 f9       	mov	r9,95
80006008:	11 8a       	ld.ub	r10,r8[0x0]
8000600a:	f2 0a 18 00 	cp.b	r10,r9
8000600e:	e0 81 00 bc 	brne	80006186 <d_encoding+0x2ea>
80006012:	2f f8       	sub	r8,-1
80006014:	0e 9c       	mov	r12,r7
80006016:	8f 38       	st.w	r7[0xc],r8
80006018:	fe b0 f8 b0 	rcall	80005178 <d_type>
8000601c:	6e c8       	ld.w	r8,r7[0x30]
8000601e:	18 9a       	mov	r10,r12
80006020:	2f b8       	sub	r8,-5
80006022:	0c 99       	mov	r9,r6
80006024:	0e 9c       	mov	r12,r7
80006026:	8f c8       	st.w	r7[0x30],r8
80006028:	30 bb       	mov	r11,11
8000602a:	c1 49       	rjmp	80006252 <d_encoding+0x3b6>
8000602c:	fe b0 f8 a6 	rcall	80005178 <d_type>
80006030:	30 09       	mov	r9,0
80006032:	18 9a       	mov	r10,r12
80006034:	30 eb       	mov	r11,14
80006036:	0e 9c       	mov	r12,r7
80006038:	c0 d9       	rjmp	80006252 <d_encoding+0x3b6>
8000603a:	fe b0 f8 9f 	rcall	80005178 <d_type>
8000603e:	30 09       	mov	r9,0
80006040:	18 9a       	mov	r10,r12
80006042:	31 2b       	mov	r11,18
80006044:	0e 9c       	mov	r12,r7
80006046:	c0 69       	rjmp	80006252 <d_encoding+0x3b6>
80006048:	f0 c9 ff ff 	sub	r9,r8,-1
8000604c:	99 39       	st.w	r12[0xc],r9
8000604e:	13 88       	ld.ub	r8,r9[0x0]
80006050:	58 08       	cp.w	r8,0
80006052:	e0 80 00 9a 	breq	80006186 <d_encoding+0x2ea>
80006056:	2f f9       	sub	r9,-1
80006058:	99 39       	st.w	r12[0xc],r9
8000605a:	35 29       	mov	r9,82
8000605c:	f2 08 18 00 	cp.b	r8,r9
80006060:	c1 a0       	breq	80006094 <d_encoding+0x1f8>
80006062:	e0 8b 00 08 	brhi	80006072 <d_encoding+0x1d6>
80006066:	34 19       	mov	r9,65
80006068:	f2 08 18 00 	cp.b	r8,r9
8000606c:	e0 81 00 8d 	brne	80006186 <d_encoding+0x2ea>
80006070:	c1 98       	rjmp	800060a2 <d_encoding+0x206>
80006072:	35 69       	mov	r9,86
80006074:	f2 08 18 00 	cp.b	r8,r9
80006078:	c0 70       	breq	80006086 <d_encoding+0x1ea>
8000607a:	37 29       	mov	r9,114
8000607c:	f2 08 18 00 	cp.b	r8,r9
80006080:	e0 81 00 83 	brne	80006186 <d_encoding+0x2ea>
80006084:	c1 68       	rjmp	800060b0 <d_encoding+0x214>
80006086:	fe b0 fd dd 	rcall	80005c40 <d_name>
8000608a:	30 09       	mov	r9,0
8000608c:	18 9a       	mov	r10,r12
8000608e:	31 3b       	mov	r11,19
80006090:	0e 9c       	mov	r12,r7
80006092:	ce 08       	rjmp	80006252 <d_encoding+0x3b6>
80006094:	fe b0 fd d6 	rcall	80005c40 <d_name>
80006098:	30 09       	mov	r9,0
8000609a:	18 9a       	mov	r10,r12
8000609c:	31 4b       	mov	r11,20
8000609e:	0e 9c       	mov	r12,r7
800060a0:	cd 98       	rjmp	80006252 <d_encoding+0x3b6>
800060a2:	30 0b       	mov	r11,0
800060a4:	cf ce       	rcall	80005e9c <d_encoding>
800060a6:	30 09       	mov	r9,0
800060a8:	18 9a       	mov	r10,r12
800060aa:	31 5b       	mov	r11,21
800060ac:	0e 9c       	mov	r12,r7
800060ae:	cd 28       	rjmp	80006252 <d_encoding+0x3b6>
800060b0:	fe b0 f4 d6 	rcall	80004a5c <d_number>
800060b4:	58 1c       	cp.w	r12,1
800060b6:	e0 8a 00 68 	brle	80006186 <d_encoding+0x2ea>
800060ba:	6e 36       	ld.w	r6,r7[0xc]
800060bc:	0d 81       	ld.ub	r1,r6[0x0]
800060be:	58 01       	cp.w	r1,0
800060c0:	c6 30       	breq	80006186 <d_encoding+0x2ea>
800060c2:	2f f6       	sub	r6,-1
800060c4:	8f 36       	st.w	r7[0xc],r6
800060c6:	35 f8       	mov	r8,95
800060c8:	f0 01 18 00 	cp.b	r1,r8
800060cc:	c5 d1       	brne	80006186 <d_encoding+0x2ea>
800060ce:	f8 c5 00 01 	sub	r5,r12,1
800060d2:	30 03       	mov	r3,0
800060d4:	32 44       	mov	r4,36
800060d6:	35 30       	mov	r0,83
800060d8:	0d 88       	ld.ub	r8,r6[0x0]
800060da:	58 08       	cp.w	r8,0
800060dc:	c5 50       	breq	80006186 <d_encoding+0x2ea>
800060de:	e8 08 18 00 	cp.b	r8,r4
800060e2:	c0 30       	breq	800060e8 <d_encoding+0x24c>
800060e4:	30 02       	mov	r2,0
800060e6:	c2 b8       	rjmp	8000613c <d_encoding+0x2a0>
800060e8:	0d 99       	ld.ub	r9,r6[0x1]
800060ea:	e0 09 18 00 	cp.b	r9,r0
800060ee:	c0 a0       	breq	80006102 <d_encoding+0x266>
800060f0:	e2 09 18 00 	cp.b	r9,r1
800060f4:	c0 50       	breq	800060fe <d_encoding+0x262>
800060f6:	e8 09 18 00 	cp.b	r9,r4
800060fa:	c4 61       	brne	80006186 <d_encoding+0x2ea>
800060fc:	c0 48       	rjmp	80006104 <d_encoding+0x268>
800060fe:	32 e8       	mov	r8,46
80006100:	c0 28       	rjmp	80006104 <d_encoding+0x268>
80006102:	32 f8       	mov	r8,47
80006104:	6e 5c       	ld.w	r12,r7[0x14]
80006106:	6e 69       	ld.w	r9,r7[0x18]
80006108:	12 3c       	cp.w	r12,r9
8000610a:	c0 35       	brlt	80006110 <d_encoding+0x274>
8000610c:	30 0c       	mov	r12,0
8000610e:	c0 d8       	rjmp	80006128 <d_encoding+0x28c>
80006110:	f8 c9 ff ff 	sub	r9,r12,-1
80006114:	8f 59       	st.w	r7[0x14],r9
80006116:	f8 0c 00 1c 	add	r12,r12,r12<<0x1
8000611a:	6e 49       	ld.w	r9,r7[0x10]
8000611c:	f2 0c 00 2c 	add	r12,r9,r12<<0x2
80006120:	c0 40       	breq	80006128 <d_encoding+0x28c>
80006122:	99 18       	st.w	r12[0x4],r8
80006124:	33 88       	mov	r8,56
80006126:	99 08       	st.w	r12[0x0],r8
80006128:	6e 36       	ld.w	r6,r7[0xc]
8000612a:	2f e6       	sub	r6,-2
8000612c:	8f 36       	st.w	r7[0xc],r6
8000612e:	58 0c       	cp.w	r12,0
80006130:	c2 b0       	breq	80006186 <d_encoding+0x2ea>
80006132:	20 25       	sub	r5,2
80006134:	c1 68       	rjmp	80006160 <d_encoding+0x2c4>
80006136:	2f f2       	sub	r2,-1
80006138:	0a 32       	cp.w	r2,r5
8000613a:	c0 84       	brge	8000614a <d_encoding+0x2ae>
8000613c:	ec 02 07 08 	ld.ub	r8,r6[r2]
80006140:	58 08       	cp.w	r8,0
80006142:	c0 40       	breq	8000614a <d_encoding+0x2ae>
80006144:	e8 08 18 00 	cp.b	r8,r4
80006148:	cf 71       	brne	80006136 <d_encoding+0x29a>
8000614a:	0c 9b       	mov	r11,r6
8000614c:	04 9a       	mov	r10,r2
8000614e:	0e 9c       	mov	r12,r7
80006150:	fe b0 f4 6a 	rcall	80004a24 <d_make_name>
80006154:	6e 36       	ld.w	r6,r7[0xc]
80006156:	04 06       	add	r6,r2
80006158:	8f 36       	st.w	r7[0xc],r6
8000615a:	58 0c       	cp.w	r12,0
8000615c:	c1 50       	breq	80006186 <d_encoding+0x2ea>
8000615e:	04 15       	sub	r5,r2
80006160:	58 03       	cp.w	r3,0
80006162:	c0 80       	breq	80006172 <d_encoding+0x2d6>
80006164:	18 99       	mov	r9,r12
80006166:	06 9a       	mov	r10,r3
80006168:	33 7b       	mov	r11,55
8000616a:	0e 9c       	mov	r12,r7
8000616c:	fe b0 f3 bc 	rcall	800048e4 <d_make_comp>
80006170:	c0 b0       	breq	80006186 <d_encoding+0x2ea>
80006172:	58 05       	cp.w	r5,0
80006174:	e0 8a 00 04 	brle	8000617c <d_encoding+0x2e0>
80006178:	18 93       	mov	r3,r12
8000617a:	ca fb       	rjmp	800060d8 <d_encoding+0x23c>
8000617c:	18 9a       	mov	r10,r12
8000617e:	30 09       	mov	r9,0
80006180:	0e 9c       	mov	r12,r7
80006182:	33 6b       	mov	r11,54
80006184:	c6 78       	rjmp	80006252 <d_encoding+0x3b6>
80006186:	30 06       	mov	r6,0
80006188:	c6 88       	rjmp	80006258 <d_encoding+0x3bc>
8000618a:	fe b0 fd 5b 	rcall	80005c40 <d_name>
8000618e:	58 04       	cp.w	r4,0
80006190:	5f 18       	srne	r8
80006192:	58 0c       	cp.w	r12,0
80006194:	5f 19       	srne	r9
80006196:	18 96       	mov	r6,r12
80006198:	f3 e8 00 08 	and	r8,r9,r8
8000619c:	ea 08 18 00 	cp.b	r8,r5
800061a0:	c1 90       	breq	800061d2 <d_encoding+0x336>
800061a2:	6e 28       	ld.w	r8,r7[0x8]
800061a4:	ed b8 00 00 	bld	r8,0x0
800061a8:	c0 31       	brne	800061ae <d_encoding+0x312>
800061aa:	c1 48       	rjmp	800061d2 <d_encoding+0x336>
800061ac:	6c 16       	ld.w	r6,r6[0x4]
800061ae:	6c 08       	ld.w	r8,r6[0x0]
800061b0:	f0 c9 00 1a 	sub	r9,r8,26
800061b4:	58 29       	cp.w	r9,2
800061b6:	fe 98 ff fb 	brls	800061ac <d_encoding+0x310>
800061ba:	58 28       	cp.w	r8,2
800061bc:	c4 e1       	brne	80006258 <d_encoding+0x3bc>
800061be:	6c 28       	ld.w	r8,r6[0x8]
800061c0:	c0 28       	rjmp	800061c4 <d_encoding+0x328>
800061c2:	70 18       	ld.w	r8,r8[0x4]
800061c4:	70 09       	ld.w	r9,r8[0x0]
800061c6:	21 a9       	sub	r9,26
800061c8:	58 29       	cp.w	r9,2
800061ca:	fe 98 ff fc 	brls	800061c2 <d_encoding+0x326>
800061ce:	8d 28       	st.w	r6[0x8],r8
800061d0:	c4 48       	rjmp	80006258 <d_encoding+0x3bc>
800061d2:	58 06       	cp.w	r6,0
800061d4:	5f 0b       	sreq	r11
800061d6:	6e 38       	ld.w	r8,r7[0xc]
800061d8:	30 09       	mov	r9,0
800061da:	11 88       	ld.ub	r8,r8[0x0]
800061dc:	f2 08 18 00 	cp.b	r8,r9
800061e0:	5f 0a       	sreq	r10
800061e2:	f7 ea 10 0a 	or	r10,r11,r10
800061e6:	f2 0a 18 00 	cp.b	r10,r9
800061ea:	c3 71       	brne	80006258 <d_encoding+0x3bc>
800061ec:	34 59       	mov	r9,69
800061ee:	f2 08 18 00 	cp.b	r8,r9
800061f2:	c3 30       	breq	80006258 <d_encoding+0x3bc>
800061f4:	0c 98       	mov	r8,r6
800061f6:	58 08       	cp.w	r8,0
800061f8:	c2 50       	breq	80006242 <d_encoding+0x3a6>
800061fa:	70 09       	ld.w	r9,r8[0x0]
800061fc:	58 49       	cp.w	r9,4
800061fe:	c0 70       	breq	8000620c <d_encoding+0x370>
80006200:	c2 13       	brcs	80006242 <d_encoding+0x3a6>
80006202:	21 a9       	sub	r9,26
80006204:	58 29       	cp.w	r9,2
80006206:	e0 8b 00 1e 	brhi	80006242 <d_encoding+0x3a6>
8000620a:	c1 a8       	rjmp	8000623e <d_encoding+0x3a2>
8000620c:	70 19       	ld.w	r9,r8[0x4]
8000620e:	58 09       	cp.w	r9,0
80006210:	c1 30       	breq	80006236 <d_encoding+0x39a>
80006212:	72 08       	ld.w	r8,r9[0x0]
80006214:	58 88       	cp.w	r8,8
80006216:	e0 8b 00 09 	brhi	80006228 <d_encoding+0x38c>
8000621a:	58 78       	cp.w	r8,7
8000621c:	c0 92       	brcc	8000622e <d_encoding+0x392>
8000621e:	20 18       	sub	r8,1
80006220:	58 18       	cp.w	r8,1
80006222:	e0 8b 00 0a 	brhi	80006236 <d_encoding+0x39a>
80006226:	c0 68       	rjmp	80006232 <d_encoding+0x396>
80006228:	e0 48 00 2d 	cp.w	r8,45
8000622c:	c0 51       	brne	80006236 <d_encoding+0x39a>
8000622e:	30 1b       	mov	r11,1
80006230:	c0 48       	rjmp	80006238 <d_encoding+0x39c>
80006232:	72 29       	ld.w	r9,r9[0x8]
80006234:	ce db       	rjmp	8000620e <d_encoding+0x372>
80006236:	30 0b       	mov	r11,0
80006238:	ec 1b 00 01 	eorl	r11,0x1
8000623c:	c0 48       	rjmp	80006244 <d_encoding+0x3a8>
8000623e:	70 18       	ld.w	r8,r8[0x4]
80006240:	cd bb       	rjmp	800061f6 <d_encoding+0x35a>
80006242:	30 0b       	mov	r11,0
80006244:	0e 9c       	mov	r12,r7
80006246:	fe b0 fa a9 	rcall	80005798 <d_bare_function_type>
8000624a:	0c 9a       	mov	r10,r6
8000624c:	18 99       	mov	r9,r12
8000624e:	30 3b       	mov	r11,3
80006250:	0e 9c       	mov	r12,r7
80006252:	fe b0 f3 49 	rcall	800048e4 <d_make_comp>
80006256:	18 96       	mov	r6,r12
80006258:	0c 9c       	mov	r12,r6
8000625a:	d8 32       	popm	r0-r7,pc

8000625c <d_exprlist>:
8000625c:	d4 21       	pushm	r4-r7,lr
8000625e:	20 1d       	sub	sp,4
80006260:	30 09       	mov	r9,0
80006262:	50 09       	stdsp	sp[0x0],r9
80006264:	78 38       	ld.w	r8,r12[0xc]
80006266:	18 97       	mov	r7,r12
80006268:	34 55       	mov	r5,69
8000626a:	11 8a       	ld.ub	r10,r8[0x0]
8000626c:	ea 0a 18 00 	cp.b	r10,r5
80006270:	c0 81       	brne	80006280 <d_exprlist+0x24>
80006272:	2f f8       	sub	r8,-1
80006274:	32 9b       	mov	r11,41
80006276:	99 38       	st.w	r12[0xc],r8
80006278:	12 9a       	mov	r10,r9
8000627a:	fe b0 f3 35 	rcall	800048e4 <d_make_comp>
8000627e:	c1 c8       	rjmp	800062b6 <d_exprlist+0x5a>
80006280:	1a 96       	mov	r6,sp
80006282:	0e 9c       	mov	r12,r7
80006284:	fe b0 f6 62 	rcall	80004f48 <d_expression>
80006288:	30 09       	mov	r9,0
8000628a:	18 98       	mov	r8,r12
8000628c:	18 9a       	mov	r10,r12
8000628e:	32 9b       	mov	r11,41
80006290:	0e 9c       	mov	r12,r7
80006292:	58 08       	cp.w	r8,0
80006294:	c1 00       	breq	800062b4 <d_exprlist+0x58>
80006296:	fe b0 f3 27 	rcall	800048e4 <d_make_comp>
8000629a:	8d 0c       	st.w	r6[0x0],r12
8000629c:	c0 c0       	breq	800062b4 <d_exprlist+0x58>
8000629e:	6e 38       	ld.w	r8,r7[0xc]
800062a0:	f8 c6 ff f8 	sub	r6,r12,-8
800062a4:	11 89       	ld.ub	r9,r8[0x0]
800062a6:	ea 09 18 00 	cp.b	r9,r5
800062aa:	ce c1       	brne	80006282 <d_exprlist+0x26>
800062ac:	2f f8       	sub	r8,-1
800062ae:	40 0c       	lddsp	r12,sp[0x0]
800062b0:	8f 38       	st.w	r7[0xc],r8
800062b2:	c0 28       	rjmp	800062b6 <d_exprlist+0x5a>
800062b4:	30 0c       	mov	r12,0
800062b6:	2f fd       	sub	sp,-4
800062b8:	d8 22       	popm	r4-r7,pc
	...

800062bc <d_print_comp>:
800062bc:	d4 31       	pushm	r0-r7,lr
800062be:	21 2d       	sub	sp,72
800062c0:	18 97       	mov	r7,r12
800062c2:	16 96       	mov	r6,r11
800062c4:	58 0b       	cp.w	r11,0
800062c6:	e0 80 05 48 	breq	80006d56 <d_print_comp+0xa9a>
800062ca:	f8 f8 01 1c 	ld.w	r8,r12[284]
800062ce:	58 08       	cp.w	r8,0
800062d0:	e0 81 05 46 	brne	80006d5c <d_print_comp+0xaa0>
800062d4:	76 08       	ld.w	r8,r11[0x0]
800062d6:	e0 48 00 3a 	cp.w	r8,58
800062da:	e0 8b 05 3e 	brhi	80006d56 <d_print_comp+0xa9a>
800062de:	fe f9 02 4e 	ld.w	r9,pc[590]
800062e2:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
800062e6:	00 00       	add	r0,r0
800062e8:	80 00       	ld.sh	r0,r0[0x0]
800062ea:	63 d4       	ld.w	r4,r1[0x74]
800062ec:	80 00       	ld.sh	r0,r0[0x0]
800062ee:	64 8c       	ld.w	r12,r2[0x20]
800062f0:	80 00       	ld.sh	r0,r0[0x0]
800062f2:	64 8c       	ld.w	r12,r2[0x20]
800062f4:	80 00       	ld.sh	r0,r0[0x0]
800062f6:	64 a6       	ld.w	r6,r2[0x28]
800062f8:	80 00       	ld.sh	r0,r0[0x0]
800062fa:	65 be       	ld.w	lr,r2[0x6c]
800062fc:	80 00       	ld.sh	r0,r0[0x0]
800062fe:	66 44       	ld.w	r4,r3[0x10]
80006300:	80 00       	ld.sh	r0,r0[0x0]
80006302:	6d 34       	ld.w	r4,r6[0x4c]
80006304:	80 00       	ld.sh	r0,r0[0x0]
80006306:	6c 96       	ld.w	r6,r6[0x24]
80006308:	80 00       	ld.sh	r0,r0[0x0]
8000630a:	66 dc       	ld.w	r12,r3[0x34]
8000630c:	80 00       	ld.sh	r0,r0[0x0]
8000630e:	66 e6       	ld.w	r6,r3[0x38]
80006310:	80 00       	ld.sh	r0,r0[0x0]
80006312:	66 ec       	ld.w	r12,r3[0x38]
80006314:	80 00       	ld.sh	r0,r0[0x0]
80006316:	66 f2       	ld.w	r2,r3[0x3c]
80006318:	80 00       	ld.sh	r0,r0[0x0]
8000631a:	67 24       	ld.w	r4,r3[0x48]
8000631c:	80 00       	ld.sh	r0,r0[0x0]
8000631e:	67 2a       	ld.w	r10,r3[0x48]
80006320:	80 00       	ld.sh	r0,r0[0x0]
80006322:	67 30       	ld.w	r0,r3[0x4c]
80006324:	80 00       	ld.sh	r0,r0[0x0]
80006326:	67 36       	ld.w	r6,r3[0x4c]
80006328:	80 00       	ld.sh	r0,r0[0x0]
8000632a:	67 3c       	ld.w	r12,r3[0x4c]
8000632c:	80 00       	ld.sh	r0,r0[0x0]
8000632e:	67 42       	ld.w	r2,r3[0x50]
80006330:	80 00       	ld.sh	r0,r0[0x0]
80006332:	67 48       	ld.w	r8,r3[0x50]
80006334:	80 00       	ld.sh	r0,r0[0x0]
80006336:	67 4e       	ld.w	lr,r3[0x50]
80006338:	80 00       	ld.sh	r0,r0[0x0]
8000633a:	67 54       	ld.w	r4,r3[0x54]
8000633c:	80 00       	ld.sh	r0,r0[0x0]
8000633e:	67 5a       	ld.w	r10,r3[0x54]
80006340:	80 00       	ld.sh	r0,r0[0x0]
80006342:	67 60       	ld.w	r0,r3[0x58]
80006344:	80 00       	ld.sh	r0,r0[0x0]
80006346:	67 6c       	ld.w	r12,r3[0x58]
80006348:	80 00       	ld.sh	r0,r0[0x0]
8000634a:	67 6c       	ld.w	r12,r3[0x58]
8000634c:	80 00       	ld.sh	r0,r0[0x0]
8000634e:	67 6c       	ld.w	r12,r3[0x58]
80006350:	80 00       	ld.sh	r0,r0[0x0]
80006352:	67 92       	ld.w	r2,r3[0x64]
80006354:	80 00       	ld.sh	r0,r0[0x0]
80006356:	67 92       	ld.w	r2,r3[0x64]
80006358:	80 00       	ld.sh	r0,r0[0x0]
8000635a:	67 92       	ld.w	r2,r3[0x64]
8000635c:	80 00       	ld.sh	r0,r0[0x0]
8000635e:	67 92       	ld.w	r2,r3[0x64]
80006360:	80 00       	ld.sh	r0,r0[0x0]
80006362:	67 92       	ld.w	r2,r3[0x64]
80006364:	80 00       	ld.sh	r0,r0[0x0]
80006366:	67 92       	ld.w	r2,r3[0x64]
80006368:	80 00       	ld.sh	r0,r0[0x0]
8000636a:	67 92       	ld.w	r2,r3[0x64]
8000636c:	80 00       	ld.sh	r0,r0[0x0]
8000636e:	67 92       	ld.w	r2,r3[0x64]
80006370:	80 00       	ld.sh	r0,r0[0x0]
80006372:	67 92       	ld.w	r2,r3[0x64]
80006374:	80 00       	ld.sh	r0,r0[0x0]
80006376:	67 c2       	ld.w	r2,r3[0x70]
80006378:	80 00       	ld.sh	r0,r0[0x0]
8000637a:	6c 8c       	ld.w	r12,r6[0x20]
8000637c:	80 00       	ld.sh	r0,r0[0x0]
8000637e:	68 00       	ld.w	r0,r4[0x0]
80006380:	80 00       	ld.sh	r0,r0[0x0]
80006382:	68 6c       	ld.w	r12,r4[0x18]
80006384:	80 00       	ld.sh	r0,r0[0x0]
80006386:	69 1e       	ld.w	lr,r4[0x44]
80006388:	80 00       	ld.sh	r0,r0[0x0]
8000638a:	69 62       	ld.w	r2,r4[0x58]
8000638c:	80 00       	ld.sh	r0,r0[0x0]
8000638e:	69 a8       	ld.w	r8,r4[0x68]
80006390:	80 00       	ld.sh	r0,r0[0x0]
80006392:	69 a8       	ld.w	r8,r4[0x68]
80006394:	80 00       	ld.sh	r0,r0[0x0]
80006396:	6a 24       	ld.w	r4,r5[0x8]
80006398:	80 00       	ld.sh	r0,r0[0x0]
8000639a:	6a 4e       	ld.w	lr,r5[0x10]
8000639c:	80 00       	ld.sh	r0,r0[0x0]
8000639e:	6a 56       	ld.w	r6,r5[0x14]
800063a0:	80 00       	ld.sh	r0,r0[0x0]
800063a2:	6a 88       	ld.w	r8,r5[0x20]
800063a4:	80 00       	ld.sh	r0,r0[0x0]
800063a6:	6a b4       	ld.w	r4,r5[0x2c]
800063a8:	80 00       	ld.sh	r0,r0[0x0]
800063aa:	6d 56       	ld.w	r6,r6[0x54]
800063ac:	80 00       	ld.sh	r0,r0[0x0]
800063ae:	6b 34       	ld.w	r4,r5[0x4c]
800063b0:	80 00       	ld.sh	r0,r0[0x0]
800063b2:	6d 56       	ld.w	r6,r6[0x54]
800063b4:	80 00       	ld.sh	r0,r0[0x0]
800063b6:	6d 56       	ld.w	r6,r6[0x54]
800063b8:	80 00       	ld.sh	r0,r0[0x0]
800063ba:	6b 7c       	ld.w	r12,r5[0x5c]
800063bc:	80 00       	ld.sh	r0,r0[0x0]
800063be:	6b 7c       	ld.w	r12,r5[0x5c]
800063c0:	80 00       	ld.sh	r0,r0[0x0]
800063c2:	6c 86       	ld.w	r6,r6[0x20]
800063c4:	80 00       	ld.sh	r0,r0[0x0]
800063c6:	6c 90       	ld.w	r0,r6[0x24]
800063c8:	80 00       	ld.sh	r0,r0[0x0]
800063ca:	6c a0       	ld.w	r0,r6[0x28]
800063cc:	80 00       	ld.sh	r0,r0[0x0]
800063ce:	6c a4       	ld.w	r4,r6[0x28]
800063d0:	80 00       	ld.sh	r0,r0[0x0]
800063d2:	6c bc       	ld.w	r12,r6[0x2c]
800063d4:	78 08       	ld.w	r8,r12[0x0]
800063d6:	76 1b       	ld.w	r11,r11[0x4]
800063d8:	e2 18 00 04 	andl	r8,0x4,COH
800063dc:	6c 2a       	ld.w	r10,r6[0x8]
800063de:	e0 80 01 c3 	breq	80006764 <d_print_comp+0x4a8>
800063e2:	16 96       	mov	r6,r11
800063e4:	f6 0a 00 04 	add	r4,r11,r10
800063e8:	35 f5       	mov	r5,95
800063ea:	35 50       	mov	r0,85
800063ec:	30 91       	mov	r1,9
800063ee:	30 53       	mov	r3,5
800063f0:	30 02       	mov	r2,0
800063f2:	c4 98       	rjmp	80006484 <d_print_comp+0x1c8>
800063f4:	e8 06 01 08 	sub	r8,r4,r6
800063f8:	58 38       	cp.w	r8,3
800063fa:	e0 8a 00 40 	brle	8000647a <d_print_comp+0x1be>
800063fe:	0d 88       	ld.ub	r8,r6[0x0]
80006400:	ea 08 18 00 	cp.b	r8,r5
80006404:	c3 b1       	brne	8000647a <d_print_comp+0x1be>
80006406:	0d 98       	ld.ub	r8,r6[0x1]
80006408:	ea 08 18 00 	cp.b	r8,r5
8000640c:	c3 71       	brne	8000647a <d_print_comp+0x1be>
8000640e:	0d a8       	ld.ub	r8,r6[0x2]
80006410:	e0 08 18 00 	cp.b	r8,r0
80006414:	c3 31       	brne	8000647a <d_print_comp+0x1be>
80006416:	ec c8 ff fd 	sub	r8,r6,-3
8000641a:	30 0b       	mov	r11,0
8000641c:	c1 e8       	rjmp	80006458 <d_print_comp+0x19c>
8000641e:	11 89       	ld.ub	r9,r8[0x0]
80006420:	f2 ca 00 30 	sub	r10,r9,48
80006424:	f2 cc 00 30 	sub	r12,r9,48
80006428:	e2 0c 18 00 	cp.b	r12,r1
8000642c:	e0 88 00 12 	brls	80006450 <d_print_comp+0x194>
80006430:	f2 ca 00 37 	sub	r10,r9,55
80006434:	f2 cc 00 41 	sub	r12,r9,65
80006438:	e6 0c 18 00 	cp.b	r12,r3
8000643c:	e0 88 00 0a 	brls	80006450 <d_print_comp+0x194>
80006440:	f2 ca 00 57 	sub	r10,r9,87
80006444:	f2 cc 00 61 	sub	r12,r9,97
80006448:	e6 0c 18 00 	cp.b	r12,r3
8000644c:	e0 8b 00 09 	brhi	8000645e <d_print_comp+0x1a2>
80006450:	a5 6b       	lsl	r11,0x4
80006452:	2f f8       	sub	r8,-1
80006454:	f4 0b 00 0b 	add	r11,r10,r11
80006458:	08 38       	cp.w	r8,r4
8000645a:	ce 23       	brcs	8000641e <d_print_comp+0x162>
8000645c:	c0 f8       	rjmp	8000647a <d_print_comp+0x1be>
8000645e:	ea 09 18 00 	cp.b	r9,r5
80006462:	5f 0a       	sreq	r10
80006464:	e0 4b 00 ff 	cp.w	r11,255
80006468:	5f 89       	srls	r9
8000646a:	f5 e9 00 09 	and	r9,r10,r9
8000646e:	e4 09 18 00 	cp.b	r9,r2
80006472:	c0 40       	breq	8000647a <d_print_comp+0x1be>
80006474:	5c 5b       	castu.b	r11
80006476:	10 96       	mov	r6,r8
80006478:	c0 28       	rjmp	8000647c <d_print_comp+0x1c0>
8000647a:	0d 8b       	ld.ub	r11,r6[0x0]
8000647c:	0e 9c       	mov	r12,r7
8000647e:	2f f6       	sub	r6,-1
80006480:	fe b0 f4 76 	rcall	80004d6c <d_append_char>
80006484:	08 36       	cp.w	r6,r4
80006486:	cb 73       	brcs	800063f4 <d_print_comp+0x138>
80006488:	e0 8f 04 6a 	bral	80006d5c <d_print_comp+0xaa0>
8000648c:	76 1b       	ld.w	r11,r11[0x4]
8000648e:	c1 7f       	rcall	800062bc <d_print_comp>
80006490:	6e 08       	ld.w	r8,r7[0x0]
80006492:	ed b8 00 02 	bld	r8,0x2
80006496:	c0 50       	breq	800064a0 <d_print_comp+0x1e4>
80006498:	4a 6b       	lddpc	r11,80006530 <d_print_comp+0x274>
8000649a:	0e 9c       	mov	r12,r7
8000649c:	e0 8f 02 da 	bral	80006a50 <d_print_comp+0x794>
800064a0:	32 eb       	mov	r11,46
800064a2:	0e 9c       	mov	r12,r7
800064a4:	c1 d9       	rjmp	800066de <d_print_comp+0x422>
800064a6:	30 08       	mov	r8,0
800064a8:	f8 f3 01 18 	ld.w	r3,r12[280]
800064ac:	10 95       	mov	r5,r8
800064ae:	f9 48 01 18 	st.w	r12[280],r8
800064b2:	0a 9a       	mov	r10,r5
800064b4:	1a 98       	mov	r8,sp
800064b6:	76 14       	ld.w	r4,r11[0x4]
800064b8:	c1 78       	rjmp	800064e6 <d_print_comp+0x22a>
800064ba:	58 45       	cp.w	r5,4
800064bc:	e0 80 04 4d 	breq	80006d56 <d_print_comp+0xa9a>
800064c0:	ee f9 01 18 	ld.w	r9,r7[280]
800064c4:	91 09       	st.w	r8[0x0],r9
800064c6:	ef 48 01 18 	st.w	r7[280],r8
800064ca:	ee f9 01 14 	ld.w	r9,r7[276]
800064ce:	91 14       	st.w	r8[0x4],r4
800064d0:	91 39       	st.w	r8[0xc],r9
800064d2:	91 2a       	st.w	r8[0x8],r10
800064d4:	68 09       	ld.w	r9,r4[0x0]
800064d6:	2f f5       	sub	r5,-1
800064d8:	2f 08       	sub	r8,-16
800064da:	f2 cb 00 1a 	sub	r11,r9,26
800064de:	58 2b       	cp.w	r11,2
800064e0:	e0 8b 00 07 	brhi	800064ee <d_print_comp+0x232>
800064e4:	68 14       	ld.w	r4,r4[0x4]
800064e6:	58 04       	cp.w	r4,0
800064e8:	ce 91       	brne	800064ba <d_print_comp+0x1fe>
800064ea:	e0 8f 04 36 	bral	80006d56 <d_print_comp+0xa9a>
800064ee:	58 49       	cp.w	r9,4
800064f0:	c0 91       	brne	80006502 <d_print_comp+0x246>
800064f2:	ee f8 01 14 	ld.w	r8,r7[276]
800064f6:	51 08       	stdsp	sp[0x40],r8
800064f8:	51 14       	stdsp	sp[0x44],r4
800064fa:	fa c8 ff c0 	sub	r8,sp,-64
800064fe:	ef 48 01 14 	st.w	r7[276],r8
80006502:	68 08       	ld.w	r8,r4[0x0]
80006504:	58 28       	cp.w	r8,2
80006506:	c3 91       	brne	80006578 <d_print_comp+0x2bc>
80006508:	ea 08 15 04 	lsl	r8,r5,0x4
8000650c:	ea cb 00 01 	sub	r11,r5,1
80006510:	21 08       	sub	r8,16
80006512:	a5 6b       	lsl	r11,0x4
80006514:	ea 0a 15 04 	lsl	r10,r5,0x4
80006518:	fa 08 00 08 	add	r8,sp,r8
8000651c:	fa 0b 00 0b 	add	r11,sp,r11
80006520:	fa 0a 00 0a 	add	r10,sp,r10
80006524:	68 29       	ld.w	r9,r4[0x8]
80006526:	30 02       	mov	r2,0
80006528:	c2 08       	rjmp	80006568 <d_print_comp+0x2ac>
8000652a:	00 00       	add	r0,r0
8000652c:	80 00       	ld.sh	r0,r0[0x0]
8000652e:	62 e8       	ld.w	r8,r1[0x38]
80006530:	80 00       	ld.sh	r0,r0[0x0]
80006532:	eb 10 58 35 	ld.uh	r0,r5[22581]
80006536:	e0 8b 04 10 	brhi	80006d56 <d_print_comp+0xa9a>
8000653a:	f8 e0 00 00 	ld.d	r0,r12[0]
8000653e:	f0 e1 00 00 	st.d	r8[0],r0
80006542:	f8 e0 00 08 	ld.d	r0,r12[8]
80006546:	91 0b       	st.w	r8[0x0],r11
80006548:	f0 e1 00 08 	st.d	r8[8],r0
8000654c:	ef 4a 01 18 	st.w	r7[280],r10
80006550:	f1 49 ff f4 	st.w	r8[-12],r9
80006554:	f1 42 ff f8 	st.w	r8[-8],r2
80006558:	ee fc 01 14 	ld.w	r12,r7[276]
8000655c:	2f f5       	sub	r5,-1
8000655e:	f1 4c ff fc 	st.w	r8[-4],r12
80006562:	2f 0b       	sub	r11,-16
80006564:	2f 0a       	sub	r10,-16
80006566:	72 19       	ld.w	r9,r9[0x4]
80006568:	2f 08       	sub	r8,-16
8000656a:	72 01       	ld.w	r1,r9[0x0]
8000656c:	f0 cc 00 10 	sub	r12,r8,16
80006570:	21 a1       	sub	r1,26
80006572:	58 21       	cp.w	r1,2
80006574:	fe 98 ff e0 	brls	80006534 <d_print_comp+0x278>
80006578:	6c 2b       	ld.w	r11,r6[0x8]
8000657a:	0e 9c       	mov	r12,r7
8000657c:	ca 0e       	rcall	800062bc <d_print_comp>
8000657e:	68 08       	ld.w	r8,r4[0x0]
80006580:	58 48       	cp.w	r8,4
80006582:	c0 41       	brne	8000658a <d_print_comp+0x2ce>
80006584:	41 08       	lddsp	r8,sp[0x40]
80006586:	ef 48 01 14 	st.w	r7[276],r8
8000658a:	ea 06 15 04 	lsl	r6,r5,0x4
8000658e:	fa c8 ff b8 	sub	r8,sp,-72
80006592:	f0 06 00 06 	add	r6,r8,r6
80006596:	25 46       	sub	r6,84
80006598:	20 15       	sub	r5,1
8000659a:	6c 18       	ld.w	r8,r6[0x4]
8000659c:	58 08       	cp.w	r8,0
8000659e:	c0 91       	brne	800065b0 <d_print_comp+0x2f4>
800065a0:	32 0b       	mov	r11,32
800065a2:	0e 9c       	mov	r12,r7
800065a4:	fe b0 f3 e4 	rcall	80004d6c <d_append_char>
800065a8:	6c 0b       	ld.w	r11,r6[0x0]
800065aa:	0e 9c       	mov	r12,r7
800065ac:	e0 a0 04 ea 	rcall	80006f80 <d_print_mod>
800065b0:	21 06       	sub	r6,16
800065b2:	58 05       	cp.w	r5,0
800065b4:	cf 21       	brne	80006598 <d_print_comp+0x2dc>
800065b6:	ef 43 01 18 	st.w	r7[280],r3
800065ba:	e0 8f 03 d1 	bral	80006d5c <d_print_comp+0xaa0>
800065be:	30 08       	mov	r8,0
800065c0:	f8 f4 01 18 	ld.w	r4,r12[280]
800065c4:	f9 48 01 18 	st.w	r12[280],r8
800065c8:	78 08       	ld.w	r8,r12[0x0]
800065ca:	76 15       	ld.w	r5,r11[0x4]
800065cc:	e2 18 00 04 	andl	r8,0x4,COH
800065d0:	c1 40       	breq	800065f8 <d_print_comp+0x33c>
800065d2:	6a 08       	ld.w	r8,r5[0x0]
800065d4:	58 08       	cp.w	r8,0
800065d6:	c1 11       	brne	800065f8 <d_print_comp+0x33c>
800065d8:	6a 2a       	ld.w	r10,r5[0x8]
800065da:	58 6a       	cp.w	r10,6
800065dc:	c0 e1       	brne	800065f8 <d_print_comp+0x33c>
800065de:	4c bb       	lddpc	r11,80006708 <d_print_comp+0x44c>
800065e0:	6a 1c       	ld.w	r12,r5[0x4]
800065e2:	f0 1f 00 4b 	mcall	8000670c <d_print_comp+0x450>
800065e6:	c0 91       	brne	800065f8 <d_print_comp+0x33c>
800065e8:	6c 2b       	ld.w	r11,r6[0x8]
800065ea:	0e 9c       	mov	r12,r7
800065ec:	c6 8e       	rcall	800062bc <d_print_comp>
800065ee:	4c 9b       	lddpc	r11,80006710 <d_print_comp+0x454>
800065f0:	0e 9c       	mov	r12,r7
800065f2:	fe b0 f4 47 	rcall	80004e80 <d_append_string>
800065f6:	c2 38       	rjmp	8000663c <d_print_comp+0x380>
800065f8:	0a 9b       	mov	r11,r5
800065fa:	0e 9c       	mov	r12,r7
800065fc:	c6 0e       	rcall	800062bc <d_print_comp>
800065fe:	ef 39 01 08 	ld.ub	r9,r7[264]
80006602:	33 c8       	mov	r8,60
80006604:	f0 09 18 00 	cp.b	r9,r8
80006608:	c0 51       	brne	80006612 <d_print_comp+0x356>
8000660a:	32 0b       	mov	r11,32
8000660c:	0e 9c       	mov	r12,r7
8000660e:	fe b0 f3 af 	rcall	80004d6c <d_append_char>
80006612:	33 cb       	mov	r11,60
80006614:	0e 9c       	mov	r12,r7
80006616:	fe b0 f3 ab 	rcall	80004d6c <d_append_char>
8000661a:	6c 2b       	ld.w	r11,r6[0x8]
8000661c:	0e 9c       	mov	r12,r7
8000661e:	c4 fe       	rcall	800062bc <d_print_comp>
80006620:	ef 39 01 08 	ld.ub	r9,r7[264]
80006624:	33 e8       	mov	r8,62
80006626:	f0 09 18 00 	cp.b	r9,r8
8000662a:	c0 51       	brne	80006634 <d_print_comp+0x378>
8000662c:	32 0b       	mov	r11,32
8000662e:	0e 9c       	mov	r12,r7
80006630:	fe b0 f3 9e 	rcall	80004d6c <d_append_char>
80006634:	33 eb       	mov	r11,62
80006636:	0e 9c       	mov	r12,r7
80006638:	fe b0 f3 9a 	rcall	80004d6c <d_append_char>
8000663c:	ef 44 01 18 	st.w	r7[280],r4
80006640:	e0 8f 03 8e 	bral	80006d5c <d_print_comp+0xaa0>
80006644:	f8 f5 01 14 	ld.w	r5,r12[276]
80006648:	58 05       	cp.w	r5,0
8000664a:	c0 61       	brne	80006656 <d_print_comp+0x39a>
8000664c:	30 18       	mov	r8,1
8000664e:	f9 48 01 1c 	st.w	r12[284],r8
80006652:	e0 8f 03 82 	bral	80006d56 <d_print_comp+0xa9a>
80006656:	76 19       	ld.w	r9,r11[0x4]
80006658:	6a 18       	ld.w	r8,r5[0x4]
8000665a:	c0 a8       	rjmp	8000666e <d_print_comp+0x3b2>
8000665c:	70 0a       	ld.w	r10,r8[0x0]
8000665e:	e0 4a 00 2a 	cp.w	r10,42
80006662:	e0 81 03 7a 	brne	80006d56 <d_print_comp+0xa9a>
80006666:	58 09       	cp.w	r9,0
80006668:	e0 8a 00 06 	brle	80006674 <d_print_comp+0x3b8>
8000666c:	20 19       	sub	r9,1
8000666e:	70 28       	ld.w	r8,r8[0x8]
80006670:	58 08       	cp.w	r8,0
80006672:	cf 51       	brne	8000665c <d_print_comp+0x3a0>
80006674:	58 09       	cp.w	r9,0
80006676:	5f 19       	srne	r9
80006678:	58 08       	cp.w	r8,0
8000667a:	5f 0a       	sreq	r10
8000667c:	f5 e9 10 09 	or	r9,r10,r9
80006680:	e0 81 03 6b 	brne	80006d56 <d_print_comp+0xa9a>
80006684:	70 1b       	ld.w	r11,r8[0x4]
80006686:	58 0b       	cp.w	r11,0
80006688:	e0 80 03 67 	breq	80006d56 <d_print_comp+0xa9a>
8000668c:	76 08       	ld.w	r8,r11[0x0]
8000668e:	e0 48 00 2a 	cp.w	r8,42
80006692:	c1 b1       	brne	800066c8 <d_print_comp+0x40c>
80006694:	ee f8 01 20 	ld.w	r8,r7[288]
80006698:	76 09       	ld.w	r9,r11[0x0]
8000669a:	e0 49 00 2a 	cp.w	r9,42
8000669e:	e0 81 03 5c 	brne	80006d56 <d_print_comp+0xa9a>
800066a2:	58 08       	cp.w	r8,0
800066a4:	e0 8a 00 06 	brle	800066b0 <d_print_comp+0x3f4>
800066a8:	20 18       	sub	r8,1
800066aa:	76 2b       	ld.w	r11,r11[0x8]
800066ac:	58 0b       	cp.w	r11,0
800066ae:	cf 51       	brne	80006698 <d_print_comp+0x3dc>
800066b0:	58 08       	cp.w	r8,0
800066b2:	5f 18       	srne	r8
800066b4:	58 0b       	cp.w	r11,0
800066b6:	5f 09       	sreq	r9
800066b8:	f3 e8 10 08 	or	r8,r9,r8
800066bc:	e0 81 03 4d 	brne	80006d56 <d_print_comp+0xa9a>
800066c0:	76 1b       	ld.w	r11,r11[0x4]
800066c2:	58 0b       	cp.w	r11,0
800066c4:	e0 80 03 49 	breq	80006d56 <d_print_comp+0xa9a>
800066c8:	6a 08       	ld.w	r8,r5[0x0]
800066ca:	0e 9c       	mov	r12,r7
800066cc:	ef 48 01 14 	st.w	r7[276],r8
800066d0:	fe b0 fd f6 	rcall	800062bc <d_print_comp>
800066d4:	ef 45 01 14 	st.w	r7[276],r5
800066d8:	e0 8f 03 42 	bral	80006d5c <d_print_comp+0xaa0>
800066dc:	37 eb       	mov	r11,126
800066de:	fe b0 f3 47 	rcall	80004d6c <d_append_char>
800066e2:	e0 8f 02 da 	bral	80006c96 <d_print_comp+0x9da>
800066e6:	48 cb       	lddpc	r11,80006714 <d_print_comp+0x458>
800066e8:	e0 8f 02 d0 	bral	80006c88 <d_print_comp+0x9cc>
800066ec:	48 bb       	lddpc	r11,80006718 <d_print_comp+0x45c>
800066ee:	e0 8f 02 cd 	bral	80006c88 <d_print_comp+0x9cc>
800066f2:	48 bb       	lddpc	r11,8000671c <d_print_comp+0x460>
800066f4:	fe b0 f3 c6 	rcall	80004e80 <d_append_string>
800066f8:	6c 1b       	ld.w	r11,r6[0x4]
800066fa:	0e 9c       	mov	r12,r7
800066fc:	fe b0 fd e0 	rcall	800062bc <d_print_comp>
80006700:	0e 9c       	mov	r12,r7
80006702:	48 8b       	lddpc	r11,80006720 <d_print_comp+0x464>
80006704:	e0 8f 01 a6 	bral	80006a50 <d_print_comp+0x794>
80006708:	80 00       	ld.sh	r0,r0[0x0]
8000670a:	eb 14 80 00 	ld.uh	r4,r5[-32768]
8000670e:	9b e8       	st.w	sp[0x38],r8
80006710:	80 00       	ld.sh	r0,r0[0x0]
80006712:	eb 1c 80 00 	ld.uh	r12,r5[-32768]
80006716:	eb 20 80 00 	ld.sb	r0,r5[-32768]
8000671a:	eb 2c 80 00 	ld.sb	r12,r5[-32768]
8000671e:	eb 38 80 00 	ld.ub	r8,r5[-32768]
80006722:	eb 54 4a db 	st.h	r5[19163],r4
80006726:	e0 8f 02 b1 	bral	80006c88 <d_print_comp+0x9cc>
8000672a:	4a db       	lddpc	r11,800067dc <d_print_comp+0x520>
8000672c:	e0 8f 02 ae 	bral	80006c88 <d_print_comp+0x9cc>
80006730:	4a cb       	lddpc	r11,800067e0 <d_print_comp+0x524>
80006732:	e0 8f 02 ab 	bral	80006c88 <d_print_comp+0x9cc>
80006736:	4a cb       	lddpc	r11,800067e4 <d_print_comp+0x528>
80006738:	e0 8f 02 a8 	bral	80006c88 <d_print_comp+0x9cc>
8000673c:	4a bb       	lddpc	r11,800067e8 <d_print_comp+0x52c>
8000673e:	e0 8f 02 a5 	bral	80006c88 <d_print_comp+0x9cc>
80006742:	4a bb       	lddpc	r11,800067ec <d_print_comp+0x530>
80006744:	e0 8f 02 a2 	bral	80006c88 <d_print_comp+0x9cc>
80006748:	4a ab       	lddpc	r11,800067f0 <d_print_comp+0x534>
8000674a:	e0 8f 02 9f 	bral	80006c88 <d_print_comp+0x9cc>
8000674e:	4a ab       	lddpc	r11,800067f4 <d_print_comp+0x538>
80006750:	e0 8f 02 9c 	bral	80006c88 <d_print_comp+0x9cc>
80006754:	4a 9b       	lddpc	r11,800067f8 <d_print_comp+0x53c>
80006756:	e0 8f 02 99 	bral	80006c88 <d_print_comp+0x9cc>
8000675a:	4a 9b       	lddpc	r11,800067fc <d_print_comp+0x540>
8000675c:	e0 8f 02 96 	bral	80006c88 <d_print_comp+0x9cc>
80006760:	76 1b       	ld.w	r11,r11[0x4]
80006762:	6c 2a       	ld.w	r10,r6[0x8]
80006764:	fe b0 f3 28 	rcall	80004db4 <d_append_buffer>
80006768:	e0 8f 02 fa 	bral	80006d5c <d_print_comp+0xaa0>
8000676c:	f8 f9 01 18 	ld.w	r9,r12[280]
80006770:	c0 f8       	rjmp	8000678e <d_print_comp+0x4d2>
80006772:	72 2a       	ld.w	r10,r9[0x8]
80006774:	58 0a       	cp.w	r10,0
80006776:	c0 b1       	brne	8000678c <d_print_comp+0x4d0>
80006778:	72 1a       	ld.w	r10,r9[0x4]
8000677a:	74 0a       	ld.w	r10,r10[0x0]
8000677c:	f4 cb 00 17 	sub	r11,r10,23
80006780:	58 2b       	cp.w	r11,2
80006782:	e0 8b 00 08 	brhi	80006792 <d_print_comp+0x4d6>
80006786:	10 3a       	cp.w	r10,r8
80006788:	e0 80 02 82 	breq	80006c8c <d_print_comp+0x9d0>
8000678c:	72 09       	ld.w	r9,r9[0x0]
8000678e:	58 09       	cp.w	r9,0
80006790:	cf 11       	brne	80006772 <d_print_comp+0x4b6>
80006792:	ee f8 01 18 	ld.w	r8,r7[280]
80006796:	50 08       	stdsp	sp[0x0],r8
80006798:	ee f8 01 14 	ld.w	r8,r7[276]
8000679c:	50 38       	stdsp	sp[0xc],r8
8000679e:	30 08       	mov	r8,0
800067a0:	50 16       	stdsp	sp[0x4],r6
800067a2:	50 28       	stdsp	sp[0x8],r8
800067a4:	ef 4d 01 18 	st.w	r7[280],sp
800067a8:	0e 9c       	mov	r12,r7
800067aa:	6c 1b       	ld.w	r11,r6[0x4]
800067ac:	fe b0 fd 88 	rcall	800062bc <d_print_comp>
800067b0:	40 28       	lddsp	r8,sp[0x8]
800067b2:	58 08       	cp.w	r8,0
800067b4:	e0 81 00 d2 	brne	80006958 <d_print_comp+0x69c>
800067b8:	0c 9b       	mov	r11,r6
800067ba:	0e 9c       	mov	r12,r7
800067bc:	e0 a0 03 e2 	rcall	80006f80 <d_print_mod>
800067c0:	cc c8       	rjmp	80006958 <d_print_comp+0x69c>
800067c2:	76 18       	ld.w	r8,r11[0x4]
800067c4:	78 09       	ld.w	r9,r12[0x0]
800067c6:	ed b9 00 02 	bld	r9,0x2
800067ca:	c0 40       	breq	800067d2 <d_print_comp+0x516>
800067cc:	70 0b       	ld.w	r11,r8[0x0]
800067ce:	70 1a       	ld.w	r10,r8[0x4]
800067d0:	cc ab       	rjmp	80006764 <d_print_comp+0x4a8>
800067d2:	70 2b       	ld.w	r11,r8[0x8]
800067d4:	70 3a       	ld.w	r10,r8[0xc]
800067d6:	cc 7b       	rjmp	80006764 <d_print_comp+0x4a8>
800067d8:	80 00       	ld.sh	r0,r0[0x0]
800067da:	eb 5c 80 00 	st.h	r5[-32768],r12
800067de:	eb 6c 80 00 	st.b	r5[-32768],r12
800067e2:	eb 80       	*unknown*
800067e4:	80 00       	ld.sh	r0,r0[0x0]
800067e6:	eb 94       	*unknown*
800067e8:	80 00       	ld.sh	r0,r0[0x0]
800067ea:	eb 98       	*unknown*
800067ec:	80 00       	ld.sh	r0,r0[0x0]
800067ee:	eb ac 80 00 	stc.w	cp4,r12[0x0],cr0
800067f2:	eb c8 80 00 	stm	--r8,pc
800067f6:	eb d8 80 00 	ldswp.w	r8,r5[0]
800067fa:	eb ec 80 00 	sthh.w	r0[r0],r5:b,r12:b
800067fe:	ec 08       	*unknown*
80006800:	78 08       	ld.w	r8,r12[0x0]
80006802:	ed b8 00 05 	bld	r8,0x5
80006806:	c0 51       	brne	80006810 <d_print_comp+0x554>
80006808:	f8 fa 01 18 	ld.w	r10,r12[280]
8000680c:	e0 a0 04 58 	rcall	800070bc <d_print_function_type>
80006810:	6c 18       	ld.w	r8,r6[0x4]
80006812:	58 08       	cp.w	r8,0
80006814:	c1 f0       	breq	80006852 <d_print_comp+0x596>
80006816:	ee f8 01 18 	ld.w	r8,r7[280]
8000681a:	50 08       	stdsp	sp[0x0],r8
8000681c:	ee f8 01 14 	ld.w	r8,r7[276]
80006820:	50 38       	stdsp	sp[0xc],r8
80006822:	30 08       	mov	r8,0
80006824:	50 16       	stdsp	sp[0x4],r6
80006826:	50 28       	stdsp	sp[0x8],r8
80006828:	ef 4d 01 18 	st.w	r7[280],sp
8000682c:	0e 9c       	mov	r12,r7
8000682e:	6c 1b       	ld.w	r11,r6[0x4]
80006830:	fe b0 fd 46 	rcall	800062bc <d_print_comp>
80006834:	40 08       	lddsp	r8,sp[0x0]
80006836:	ef 48 01 18 	st.w	r7[280],r8
8000683a:	40 28       	lddsp	r8,sp[0x8]
8000683c:	58 08       	cp.w	r8,0
8000683e:	e0 81 02 8f 	brne	80006d5c <d_print_comp+0xaa0>
80006842:	6e 08       	ld.w	r8,r7[0x0]
80006844:	ed b8 00 05 	bld	r8,0x5
80006848:	c0 50       	breq	80006852 <d_print_comp+0x596>
8000684a:	32 0b       	mov	r11,32
8000684c:	0e 9c       	mov	r12,r7
8000684e:	fe b0 f2 8f 	rcall	80004d6c <d_append_char>
80006852:	6e 08       	ld.w	r8,r7[0x0]
80006854:	ed b8 00 05 	bld	r8,0x5
80006858:	e0 80 02 82 	breq	80006d5c <d_print_comp+0xaa0>
8000685c:	0c 9b       	mov	r11,r6
8000685e:	0e 9c       	mov	r12,r7
80006860:	ee fa 01 18 	ld.w	r10,r7[280]
80006864:	e0 a0 04 2c 	rcall	800070bc <d_print_function_type>
80006868:	e0 8f 02 7a 	bral	80006d5c <d_print_comp+0xaa0>
8000686c:	f8 f4 01 18 	ld.w	r4,r12[280]
80006870:	30 09       	mov	r9,0
80006872:	50 04       	stdsp	sp[0x0],r4
80006874:	50 1b       	stdsp	sp[0x4],r11
80006876:	50 29       	stdsp	sp[0x8],r9
80006878:	30 15       	mov	r5,1
8000687a:	ee f9 01 14 	ld.w	r9,r7[276]
8000687e:	ef 4d 01 18 	st.w	r7[280],sp
80006882:	1a 9c       	mov	r12,sp
80006884:	50 39       	stdsp	sp[0xc],r9
80006886:	08 98       	mov	r8,r4
80006888:	0a 9b       	mov	r11,r5
8000688a:	c1 78       	rjmp	800068b8 <d_print_comp+0x5fc>
8000688c:	70 23       	ld.w	r3,r8[0x8]
8000688e:	58 03       	cp.w	r3,0
80006890:	c1 31       	brne	800068b6 <d_print_comp+0x5fa>
80006892:	58 35       	cp.w	r5,3
80006894:	e0 8b 02 61 	brhi	80006d56 <d_print_comp+0xa9a>
80006898:	f0 e2 00 00 	ld.d	r2,r8[0]
8000689c:	f2 e3 00 00 	st.d	r9[0],r2
800068a0:	f0 e2 00 08 	ld.d	r2,r8[8]
800068a4:	f2 e3 00 08 	st.d	r9[8],r2
800068a8:	ee f3 01 18 	ld.w	r3,r7[280]
800068ac:	93 03       	st.w	r9[0x0],r3
800068ae:	ef 4a 01 18 	st.w	r7[280],r10
800068b2:	91 2b       	st.w	r8[0x8],r11
800068b4:	2f f5       	sub	r5,-1
800068b6:	70 08       	ld.w	r8,r8[0x0]
800068b8:	ea 0a 15 04 	lsl	r10,r5,0x4
800068bc:	fa c9 ff b8 	sub	r9,sp,-72
800068c0:	14 09       	add	r9,r10
800068c2:	24 89       	sub	r9,72
800068c4:	58 08       	cp.w	r8,0
800068c6:	c0 90       	breq	800068d8 <d_print_comp+0x61c>
800068c8:	70 13       	ld.w	r3,r8[0x4]
800068ca:	f8 0a 00 0a 	add	r10,r12,r10
800068ce:	66 03       	ld.w	r3,r3[0x0]
800068d0:	21 73       	sub	r3,23
800068d2:	58 23       	cp.w	r3,2
800068d4:	fe 98 ff dc 	brls	8000688c <d_print_comp+0x5d0>
800068d8:	6c 2b       	ld.w	r11,r6[0x8]
800068da:	0e 9c       	mov	r12,r7
800068dc:	fe b0 fc f0 	rcall	800062bc <d_print_comp>
800068e0:	ef 44 01 18 	st.w	r7[280],r4
800068e4:	40 28       	lddsp	r8,sp[0x8]
800068e6:	58 08       	cp.w	r8,0
800068e8:	e0 81 02 3a 	brne	80006d5c <d_print_comp+0xaa0>
800068ec:	ea 04 15 04 	lsl	r4,r5,0x4
800068f0:	fa c8 ff b8 	sub	r8,sp,-72
800068f4:	f0 04 00 04 	add	r4,r8,r4
800068f8:	25 44       	sub	r4,84
800068fa:	c0 78       	rjmp	80006908 <d_print_comp+0x64c>
800068fc:	68 0b       	ld.w	r11,r4[0x0]
800068fe:	20 15       	sub	r5,1
80006900:	21 04       	sub	r4,16
80006902:	0e 9c       	mov	r12,r7
80006904:	e0 a0 03 3e 	rcall	80006f80 <d_print_mod>
80006908:	58 15       	cp.w	r5,1
8000690a:	fe 9b ff f9 	brhi	800068fc <d_print_comp+0x640>
8000690e:	0c 9b       	mov	r11,r6
80006910:	0e 9c       	mov	r12,r7
80006912:	ee fa 01 18 	ld.w	r10,r7[280]
80006916:	e0 a0 04 a7 	rcall	80007264 <d_print_array_type>
8000691a:	e0 8f 02 21 	bral	80006d5c <d_print_comp+0xaa0>
8000691e:	f8 f8 01 18 	ld.w	r8,r12[280]
80006922:	50 08       	stdsp	sp[0x0],r8
80006924:	f8 f8 01 14 	ld.w	r8,r12[276]
80006928:	50 38       	stdsp	sp[0xc],r8
8000692a:	30 08       	mov	r8,0
8000692c:	50 1b       	stdsp	sp[0x4],r11
8000692e:	50 28       	stdsp	sp[0x8],r8
80006930:	ef 4d 01 18 	st.w	r7[280],sp
80006934:	76 2b       	ld.w	r11,r11[0x8]
80006936:	fe b0 fc c3 	rcall	800062bc <d_print_comp>
8000693a:	40 28       	lddsp	r8,sp[0x8]
8000693c:	58 08       	cp.w	r8,0
8000693e:	c0 d1       	brne	80006958 <d_print_comp+0x69c>
80006940:	32 0b       	mov	r11,32
80006942:	0e 9c       	mov	r12,r7
80006944:	fe b0 f2 14 	rcall	80004d6c <d_append_char>
80006948:	6c 1b       	ld.w	r11,r6[0x4]
8000694a:	0e 9c       	mov	r12,r7
8000694c:	fe b0 fc b8 	rcall	800062bc <d_print_comp>
80006950:	4c 6b       	lddpc	r11,80006a68 <d_print_comp+0x7ac>
80006952:	0e 9c       	mov	r12,r7
80006954:	fe b0 f2 96 	rcall	80004e80 <d_append_string>
80006958:	40 08       	lddsp	r8,sp[0x0]
8000695a:	ef 48 01 18 	st.w	r7[280],r8
8000695e:	e0 8f 01 ff 	bral	80006d5c <d_print_comp+0xaa0>
80006962:	96 59       	ld.sh	r9,r11[0xa]
80006964:	30 08       	mov	r8,0
80006966:	f0 09 19 00 	cp.h	r9,r8
8000696a:	c0 40       	breq	80006972 <d_print_comp+0x6b6>
8000696c:	4c 0b       	lddpc	r11,80006a6c <d_print_comp+0x7b0>
8000696e:	fe b0 f2 89 	rcall	80004e80 <d_append_string>
80006972:	6c 1b       	ld.w	r11,r6[0x4]
80006974:	4b f8       	lddpc	r8,80006a70 <d_print_comp+0x7b4>
80006976:	76 19       	ld.w	r9,r11[0x4]
80006978:	f0 c8 fe 9c 	sub	r8,r8,-356
8000697c:	10 39       	cp.w	r9,r8
8000697e:	c0 80       	breq	8000698e <d_print_comp+0x6d2>
80006980:	0e 9c       	mov	r12,r7
80006982:	fe b0 fc 9d 	rcall	800062bc <d_print_comp>
80006986:	32 0b       	mov	r11,32
80006988:	0e 9c       	mov	r12,r7
8000698a:	fe b0 f1 f1 	rcall	80004d6c <d_append_char>
8000698e:	8c 49       	ld.sh	r9,r6[0x8]
80006990:	30 08       	mov	r8,0
80006992:	f0 09 19 00 	cp.h	r9,r8
80006996:	c0 50       	breq	800069a0 <d_print_comp+0x6e4>
80006998:	0e 9c       	mov	r12,r7
8000699a:	4b 7b       	lddpc	r11,80006a74 <d_print_comp+0x7b8>
8000699c:	e0 8f 01 9c 	bral	80006cd4 <d_print_comp+0xa18>
800069a0:	0e 9c       	mov	r12,r7
800069a2:	4b 6b       	lddpc	r11,80006a78 <d_print_comp+0x7bc>
800069a4:	e0 8f 01 98 	bral	80006cd4 <d_print_comp+0xa18>
800069a8:	76 1b       	ld.w	r11,r11[0x4]
800069aa:	58 0b       	cp.w	r11,0
800069ac:	c0 30       	breq	800069b2 <d_print_comp+0x6f6>
800069ae:	fe b0 fc 87 	rcall	800062bc <d_print_comp>
800069b2:	6c 28       	ld.w	r8,r6[0x8]
800069b4:	58 08       	cp.w	r8,0
800069b6:	e0 80 01 d3 	breq	80006d5c <d_print_comp+0xaa0>
800069ba:	ee f8 01 04 	ld.w	r8,r7[260]
800069be:	e0 48 00 fd 	cp.w	r8,253
800069c2:	e0 88 00 16 	brls	800069ee <d_print_comp+0x732>
800069c6:	10 9b       	mov	r11,r8
800069c8:	30 09       	mov	r9,0
800069ca:	ee 08 00 08 	add	r8,r7,r8
800069ce:	ee fa 01 10 	ld.w	r10,r7[272]
800069d2:	b0 c9       	st.b	r8[0x4],r9
800069d4:	ee cc ff fc 	sub	r12,r7,-4
800069d8:	ee f8 01 0c 	ld.w	r8,r7[268]
800069dc:	5d 18       	icall	r8
800069de:	ee f8 01 24 	ld.w	r8,r7[292]
800069e2:	2f f8       	sub	r8,-1
800069e4:	ef 48 01 24 	st.w	r7[292],r8
800069e8:	30 08       	mov	r8,0
800069ea:	ef 48 01 04 	st.w	r7[260],r8
800069ee:	4a 4b       	lddpc	r11,80006a7c <d_print_comp+0x7c0>
800069f0:	0e 9c       	mov	r12,r7
800069f2:	fe b0 f2 47 	rcall	80004e80 <d_append_string>
800069f6:	6c 2b       	ld.w	r11,r6[0x8]
800069f8:	ee f5 01 24 	ld.w	r5,r7[292]
800069fc:	ee f6 01 04 	ld.w	r6,r7[260]
80006a00:	0e 9c       	mov	r12,r7
80006a02:	fe b0 fc 5d 	rcall	800062bc <d_print_comp>
80006a06:	ee f8 01 24 	ld.w	r8,r7[292]
80006a0a:	0a 38       	cp.w	r8,r5
80006a0c:	e0 81 01 a8 	brne	80006d5c <d_print_comp+0xaa0>
80006a10:	ee f8 01 04 	ld.w	r8,r7[260]
80006a14:	0c 38       	cp.w	r8,r6
80006a16:	e0 81 01 a3 	brne	80006d5c <d_print_comp+0xaa0>
80006a1a:	20 28       	sub	r8,2
80006a1c:	ef 48 01 04 	st.w	r7[260],r8
80006a20:	e0 8f 01 9e 	bral	80006d5c <d_print_comp+0xaa0>
80006a24:	49 7b       	lddpc	r11,80006a80 <d_print_comp+0x7c4>
80006a26:	fe b0 f2 2d 	rcall	80004e80 <d_append_string>
80006a2a:	6c 18       	ld.w	r8,r6[0x4]
80006a2c:	70 18       	ld.w	r8,r8[0x4]
80006a2e:	11 89       	ld.ub	r9,r8[0x0]
80006a30:	31 98       	mov	r8,25
80006a32:	26 19       	sub	r9,97
80006a34:	f0 09 18 00 	cp.b	r9,r8
80006a38:	e0 8b 00 06 	brhi	80006a44 <d_print_comp+0x788>
80006a3c:	32 0b       	mov	r11,32
80006a3e:	0e 9c       	mov	r12,r7
80006a40:	fe b0 f1 96 	rcall	80004d6c <d_append_char>
80006a44:	6c 18       	ld.w	r8,r6[0x4]
80006a46:	0e 9c       	mov	r12,r7
80006a48:	70 1b       	ld.w	r11,r8[0x4]
80006a4a:	70 2a       	ld.w	r10,r8[0x8]
80006a4c:	c8 ca       	rjmp	80006764 <d_print_comp+0x4a8>
80006a4e:	48 eb       	lddpc	r11,80006a84 <d_print_comp+0x7c8>
80006a50:	fe b0 f2 18 	rcall	80004e80 <d_append_string>
80006a54:	c2 19       	rjmp	80006c96 <d_print_comp+0x9da>
80006a56:	48 cb       	lddpc	r11,80006a84 <d_print_comp+0x7c8>
80006a58:	fe b0 f2 14 	rcall	80004e80 <d_append_string>
80006a5c:	0c 9b       	mov	r11,r6
80006a5e:	0e 9c       	mov	r12,r7
80006a60:	e0 a0 04 40 	rcall	800072e0 <d_print_cast>
80006a64:	e0 8f 01 7c 	bral	80006d5c <d_print_comp+0xaa0>
80006a68:	80 00       	ld.sh	r0,r0[0x0]
80006a6a:	ec 1c 80 00 	eorl	r12,0x8000
80006a6e:	ec 20 80 00 	sub	r0,819200
80006a72:	74 fc       	ld.w	r12,r10[0x3c]
80006a74:	80 00       	ld.sh	r0,r0[0x0]
80006a76:	ec 28 80 00 	sub	r8,819200
80006a7a:	ec 30 80 00 	sub	r0,884736
80006a7e:	ec 38 80 00 	sub	r8,884736
80006a82:	ec 3c 80 00 	sub	r12,884736
80006a86:	ec 48 76 1b 	cp.w	r8,816667
80006a8a:	76 08       	ld.w	r8,r11[0x0]
80006a8c:	e0 48 00 2d 	cp.w	r8,45
80006a90:	c0 40       	breq	80006a98 <d_print_comp+0x7dc>
80006a92:	e0 a0 04 69 	rcall	80007364 <d_print_expr_op>
80006a96:	c0 c8       	rjmp	80006aae <d_print_comp+0x7f2>
80006a98:	32 8b       	mov	r11,40
80006a9a:	fe b0 f1 69 	rcall	80004d6c <d_append_char>
80006a9e:	6c 1b       	ld.w	r11,r6[0x4]
80006aa0:	0e 9c       	mov	r12,r7
80006aa2:	e0 a0 04 1f 	rcall	800072e0 <d_print_cast>
80006aa6:	32 9b       	mov	r11,41
80006aa8:	0e 9c       	mov	r12,r7
80006aaa:	fe b0 f1 61 	rcall	80004d6c <d_append_char>
80006aae:	6c 2b       	ld.w	r11,r6[0x8]
80006ab0:	0e 9c       	mov	r12,r7
80006ab2:	c6 28       	rjmp	80006b76 <d_print_comp+0x8ba>
80006ab4:	76 28       	ld.w	r8,r11[0x8]
80006ab6:	70 08       	ld.w	r8,r8[0x0]
80006ab8:	e0 48 00 30 	cp.w	r8,48
80006abc:	e0 81 01 4d 	brne	80006d56 <d_print_comp+0xa9a>
80006ac0:	76 18       	ld.w	r8,r11[0x4]
80006ac2:	70 09       	ld.w	r9,r8[0x0]
80006ac4:	e0 49 00 2b 	cp.w	r9,43
80006ac8:	c0 e1       	brne	80006ae4 <d_print_comp+0x828>
80006aca:	70 18       	ld.w	r8,r8[0x4]
80006acc:	70 29       	ld.w	r9,r8[0x8]
80006ace:	58 19       	cp.w	r9,1
80006ad0:	c0 a1       	brne	80006ae4 <d_print_comp+0x828>
80006ad2:	70 18       	ld.w	r8,r8[0x4]
80006ad4:	11 89       	ld.ub	r9,r8[0x0]
80006ad6:	33 e8       	mov	r8,62
80006ad8:	f0 09 18 00 	cp.b	r9,r8
80006adc:	c0 41       	brne	80006ae4 <d_print_comp+0x828>
80006ade:	32 8b       	mov	r11,40
80006ae0:	fe b0 f1 46 	rcall	80004d6c <d_append_char>
80006ae4:	6c 28       	ld.w	r8,r6[0x8]
80006ae6:	0e 9c       	mov	r12,r7
80006ae8:	70 1b       	ld.w	r11,r8[0x4]
80006aea:	e0 a0 04 4b 	rcall	80007380 <d_print_subexpr>
80006aee:	6c 15       	ld.w	r5,r6[0x4]
80006af0:	6a 18       	ld.w	r8,r5[0x4]
80006af2:	4c 1b       	lddpc	r11,80006bf4 <d_print_comp+0x938>
80006af4:	70 0c       	ld.w	r12,r8[0x0]
80006af6:	f0 1f 00 41 	mcall	80006bf8 <d_print_comp+0x93c>
80006afa:	c0 50       	breq	80006b04 <d_print_comp+0x848>
80006afc:	0a 9b       	mov	r11,r5
80006afe:	0e 9c       	mov	r12,r7
80006b00:	e0 a0 04 32 	rcall	80007364 <d_print_expr_op>
80006b04:	6c 28       	ld.w	r8,r6[0x8]
80006b06:	0e 9c       	mov	r12,r7
80006b08:	70 2b       	ld.w	r11,r8[0x8]
80006b0a:	e0 a0 04 3b 	rcall	80007380 <d_print_subexpr>
80006b0e:	6c 18       	ld.w	r8,r6[0x4]
80006b10:	70 09       	ld.w	r9,r8[0x0]
80006b12:	e0 49 00 2b 	cp.w	r9,43
80006b16:	e0 81 01 23 	brne	80006d5c <d_print_comp+0xaa0>
80006b1a:	70 18       	ld.w	r8,r8[0x4]
80006b1c:	70 29       	ld.w	r9,r8[0x8]
80006b1e:	58 19       	cp.w	r9,1
80006b20:	e0 81 01 1e 	brne	80006d5c <d_print_comp+0xaa0>
80006b24:	70 18       	ld.w	r8,r8[0x4]
80006b26:	11 89       	ld.ub	r9,r8[0x0]
80006b28:	33 e8       	mov	r8,62
80006b2a:	f0 09 18 00 	cp.b	r9,r8
80006b2e:	e0 81 01 17 	brne	80006d5c <d_print_comp+0xaa0>
80006b32:	cc 08       	rjmp	80006cb2 <d_print_comp+0x9f6>
80006b34:	76 28       	ld.w	r8,r11[0x8]
80006b36:	70 09       	ld.w	r9,r8[0x0]
80006b38:	e0 49 00 32 	cp.w	r9,50
80006b3c:	e0 81 01 0d 	brne	80006d56 <d_print_comp+0xa9a>
80006b40:	70 29       	ld.w	r9,r8[0x8]
80006b42:	72 09       	ld.w	r9,r9[0x0]
80006b44:	e0 49 00 33 	cp.w	r9,51
80006b48:	e0 81 01 07 	brne	80006d56 <d_print_comp+0xa9a>
80006b4c:	70 1b       	ld.w	r11,r8[0x4]
80006b4e:	e0 a0 04 19 	rcall	80007380 <d_print_subexpr>
80006b52:	6c 1b       	ld.w	r11,r6[0x4]
80006b54:	0e 9c       	mov	r12,r7
80006b56:	e0 a0 04 07 	rcall	80007364 <d_print_expr_op>
80006b5a:	6c 28       	ld.w	r8,r6[0x8]
80006b5c:	70 28       	ld.w	r8,r8[0x8]
80006b5e:	0e 9c       	mov	r12,r7
80006b60:	70 1b       	ld.w	r11,r8[0x4]
80006b62:	e0 a0 04 0f 	rcall	80007380 <d_print_subexpr>
80006b66:	0e 9c       	mov	r12,r7
80006b68:	4a 5b       	lddpc	r11,80006bfc <d_print_comp+0x940>
80006b6a:	fe b0 f1 8b 	rcall	80004e80 <d_append_string>
80006b6e:	6c 28       	ld.w	r8,r6[0x8]
80006b70:	0e 9c       	mov	r12,r7
80006b72:	70 28       	ld.w	r8,r8[0x8]
80006b74:	70 2b       	ld.w	r11,r8[0x8]
80006b76:	e0 a0 04 05 	rcall	80007380 <d_print_subexpr>
80006b7a:	cf 18       	rjmp	80006d5c <d_print_comp+0xaa0>
80006b7c:	76 19       	ld.w	r9,r11[0x4]
80006b7e:	72 0a       	ld.w	r10,r9[0x0]
80006b80:	e0 4a 00 23 	cp.w	r10,35
80006b84:	c5 d1       	brne	80006c3e <d_print_comp+0x982>
80006b86:	72 19       	ld.w	r9,r9[0x4]
80006b88:	72 45       	ld.w	r5,r9[0x10]
80006b8a:	58 15       	cp.w	r5,1
80006b8c:	c5 a3       	brcs	80006c40 <d_print_comp+0x984>
80006b8e:	58 65       	cp.w	r5,6
80006b90:	e0 88 00 05 	brls	80006b9a <d_print_comp+0x8de>
80006b94:	58 75       	cp.w	r5,7
80006b96:	c5 51       	brne	80006c40 <d_print_comp+0x984>
80006b98:	c3 a8       	rjmp	80006c0c <d_print_comp+0x950>
80006b9a:	76 29       	ld.w	r9,r11[0x8]
80006b9c:	72 09       	ld.w	r9,r9[0x0]
80006b9e:	58 09       	cp.w	r9,0
80006ba0:	c5 01       	brne	80006c40 <d_print_comp+0x984>
80006ba2:	e0 48 00 35 	cp.w	r8,53
80006ba6:	c0 41       	brne	80006bae <d_print_comp+0x8f2>
80006ba8:	32 db       	mov	r11,45
80006baa:	fe b0 f0 e1 	rcall	80004d6c <d_append_char>
80006bae:	6c 2b       	ld.w	r11,r6[0x8]
80006bb0:	0e 9c       	mov	r12,r7
80006bb2:	fe b0 fb 85 	rcall	800062bc <d_print_comp>
80006bb6:	58 45       	cp.w	r5,4
80006bb8:	c1 50       	breq	80006be2 <d_print_comp+0x926>
80006bba:	e0 8b 00 08 	brhi	80006bca <d_print_comp+0x90e>
80006bbe:	58 25       	cp.w	r5,2
80006bc0:	c0 b0       	breq	80006bd6 <d_print_comp+0x91a>
80006bc2:	58 35       	cp.w	r5,3
80006bc4:	e0 81 00 cc 	brne	80006d5c <d_print_comp+0xaa0>
80006bc8:	c0 a8       	rjmp	80006bdc <d_print_comp+0x920>
80006bca:	58 55       	cp.w	r5,5
80006bcc:	c0 e0       	breq	80006be8 <d_print_comp+0x92c>
80006bce:	58 65       	cp.w	r5,6
80006bd0:	e0 81 00 c6 	brne	80006d5c <d_print_comp+0xaa0>
80006bd4:	c0 d8       	rjmp	80006bee <d_print_comp+0x932>
80006bd6:	0e 9c       	mov	r12,r7
80006bd8:	37 5b       	mov	r11,117
80006bda:	c6 e8       	rjmp	80006cb6 <d_print_comp+0x9fa>
80006bdc:	0e 9c       	mov	r12,r7
80006bde:	36 cb       	mov	r11,108
80006be0:	c6 b8       	rjmp	80006cb6 <d_print_comp+0x9fa>
80006be2:	0e 9c       	mov	r12,r7
80006be4:	48 7b       	lddpc	r11,80006c00 <d_print_comp+0x944>
80006be6:	c7 78       	rjmp	80006cd4 <d_print_comp+0xa18>
80006be8:	0e 9c       	mov	r12,r7
80006bea:	48 7b       	lddpc	r11,80006c04 <d_print_comp+0x948>
80006bec:	c7 48       	rjmp	80006cd4 <d_print_comp+0xa18>
80006bee:	0e 9c       	mov	r12,r7
80006bf0:	48 6b       	lddpc	r11,80006c08 <d_print_comp+0x94c>
80006bf2:	c7 18       	rjmp	80006cd4 <d_print_comp+0xa18>
80006bf4:	80 00       	ld.sh	r0,r0[0x0]
80006bf6:	ea f8 80 00 	ld.w	r8,r5[-32768]
80006bfa:	9b 18       	st.w	sp[0x4],r8
80006bfc:	80 00       	ld.sh	r0,r0[0x0]
80006bfe:	ec 54 80 00 	cp.w	r4,884736
80006c02:	ec 58 80 00 	cp.w	r8,884736
80006c06:	ec 5c 80 00 	cp.w	r12,884736
80006c0a:	ec 60 76 29 	mov	r0,816681
80006c0e:	72 0a       	ld.w	r10,r9[0x0]
80006c10:	58 0a       	cp.w	r10,0
80006c12:	c1 71       	brne	80006c40 <d_print_comp+0x984>
80006c14:	72 2a       	ld.w	r10,r9[0x8]
80006c16:	58 1a       	cp.w	r10,1
80006c18:	c1 41       	brne	80006c40 <d_print_comp+0x984>
80006c1a:	e0 48 00 34 	cp.w	r8,52
80006c1e:	c1 11       	brne	80006c40 <d_print_comp+0x984>
80006c20:	72 18       	ld.w	r8,r9[0x4]
80006c22:	33 09       	mov	r9,48
80006c24:	11 88       	ld.ub	r8,r8[0x0]
80006c26:	f2 08 18 00 	cp.b	r8,r9
80006c2a:	c0 60       	breq	80006c36 <d_print_comp+0x97a>
80006c2c:	33 19       	mov	r9,49
80006c2e:	f2 08 18 00 	cp.b	r8,r9
80006c32:	c0 71       	brne	80006c40 <d_print_comp+0x984>
80006c34:	c0 38       	rjmp	80006c3a <d_print_comp+0x97e>
80006c36:	4b ab       	lddpc	r11,80006d1c <d_print_comp+0xa60>
80006c38:	c4 e8       	rjmp	80006cd4 <d_print_comp+0xa18>
80006c3a:	4b ab       	lddpc	r11,80006d20 <d_print_comp+0xa64>
80006c3c:	c4 c8       	rjmp	80006cd4 <d_print_comp+0xa18>
80006c3e:	30 05       	mov	r5,0
80006c40:	32 8b       	mov	r11,40
80006c42:	0e 9c       	mov	r12,r7
80006c44:	fe b0 f0 94 	rcall	80004d6c <d_append_char>
80006c48:	6c 1b       	ld.w	r11,r6[0x4]
80006c4a:	0e 9c       	mov	r12,r7
80006c4c:	fe b0 fb 38 	rcall	800062bc <d_print_comp>
80006c50:	32 9b       	mov	r11,41
80006c52:	0e 9c       	mov	r12,r7
80006c54:	fe b0 f0 8c 	rcall	80004d6c <d_append_char>
80006c58:	6c 08       	ld.w	r8,r6[0x0]
80006c5a:	e0 48 00 35 	cp.w	r8,53
80006c5e:	c0 51       	brne	80006c68 <d_print_comp+0x9ac>
80006c60:	32 db       	mov	r11,45
80006c62:	0e 9c       	mov	r12,r7
80006c64:	fe b0 f0 84 	rcall	80004d6c <d_append_char>
80006c68:	58 85       	cp.w	r5,8
80006c6a:	c0 51       	brne	80006c74 <d_print_comp+0x9b8>
80006c6c:	35 bb       	mov	r11,91
80006c6e:	0e 9c       	mov	r12,r7
80006c70:	fe b0 f0 7e 	rcall	80004d6c <d_append_char>
80006c74:	6c 2b       	ld.w	r11,r6[0x8]
80006c76:	0e 9c       	mov	r12,r7
80006c78:	fe b0 fb 22 	rcall	800062bc <d_print_comp>
80006c7c:	58 85       	cp.w	r5,8
80006c7e:	c6 f1       	brne	80006d5c <d_print_comp+0xaa0>
80006c80:	0e 9c       	mov	r12,r7
80006c82:	35 db       	mov	r11,93
80006c84:	c1 98       	rjmp	80006cb6 <d_print_comp+0x9fa>
80006c86:	4a 8b       	lddpc	r11,80006d24 <d_print_comp+0xa68>
80006c88:	fe b0 f0 fc 	rcall	80004e80 <d_append_string>
80006c8c:	6c 1b       	ld.w	r11,r6[0x4]
80006c8e:	c0 58       	rjmp	80006c98 <d_print_comp+0x9dc>
80006c90:	76 1b       	ld.w	r11,r11[0x4]
80006c92:	fe b0 fb 15 	rcall	800062bc <d_print_comp>
80006c96:	6c 2b       	ld.w	r11,r6[0x8]
80006c98:	0e 9c       	mov	r12,r7
80006c9a:	fe b0 fb 11 	rcall	800062bc <d_print_comp>
80006c9e:	c5 f8       	rjmp	80006d5c <d_print_comp+0xaa0>
80006ca0:	17 fb       	ld.ub	r11,r11[0x7]
80006ca2:	c0 a8       	rjmp	80006cb6 <d_print_comp+0x9fa>
80006ca4:	4a 1b       	lddpc	r11,80006d28 <d_print_comp+0xa6c>
80006ca6:	fe b0 f0 ed 	rcall	80004e80 <d_append_string>
80006caa:	6c 1b       	ld.w	r11,r6[0x4]
80006cac:	0e 9c       	mov	r12,r7
80006cae:	fe b0 fb 07 	rcall	800062bc <d_print_comp>
80006cb2:	0e 9c       	mov	r12,r7
80006cb4:	32 9b       	mov	r11,41
80006cb6:	fe b0 f0 5b 	rcall	80004d6c <d_append_char>
80006cba:	c5 18       	rjmp	80006d5c <d_print_comp+0xaa0>
80006cbc:	76 1b       	ld.w	r11,r11[0x4]
80006cbe:	fe b0 f0 89 	rcall	80004dd0 <d_find_pack>
80006cc2:	c0 30       	breq	80006cc8 <d_print_comp+0xa0c>
80006cc4:	30 05       	mov	r5,0
80006cc6:	c0 e8       	rjmp	80006ce2 <d_print_comp+0xa26>
80006cc8:	6c 1b       	ld.w	r11,r6[0x4]
80006cca:	0e 9c       	mov	r12,r7
80006ccc:	e0 a0 03 5a 	rcall	80007380 <d_print_subexpr>
80006cd0:	0e 9c       	mov	r12,r7
80006cd2:	49 7b       	lddpc	r11,80006d2c <d_print_comp+0xa70>
80006cd4:	fe b0 f0 d6 	rcall	80004e80 <d_append_string>
80006cd8:	c4 28       	rjmp	80006d5c <d_print_comp+0xaa0>
80006cda:	2f f5       	sub	r5,-1
80006cdc:	78 2c       	ld.w	r12,r12[0x8]
80006cde:	58 0c       	cp.w	r12,0
80006ce0:	c0 80       	breq	80006cf0 <d_print_comp+0xa34>
80006ce2:	78 08       	ld.w	r8,r12[0x0]
80006ce4:	e0 48 00 2a 	cp.w	r8,42
80006ce8:	c0 41       	brne	80006cf0 <d_print_comp+0xa34>
80006cea:	78 18       	ld.w	r8,r12[0x4]
80006cec:	58 08       	cp.w	r8,0
80006cee:	cf 61       	brne	80006cda <d_print_comp+0xa1e>
80006cf0:	6c 13       	ld.w	r3,r6[0x4]
80006cf2:	ea c4 00 01 	sub	r4,r5,1
80006cf6:	30 06       	mov	r6,0
80006cf8:	c0 e8       	rjmp	80006d14 <d_print_comp+0xa58>
80006cfa:	ef 46 01 20 	st.w	r7[288],r6
80006cfe:	06 9b       	mov	r11,r3
80006d00:	0e 9c       	mov	r12,r7
80006d02:	fe b0 fa dd 	rcall	800062bc <d_print_comp>
80006d06:	08 36       	cp.w	r6,r4
80006d08:	c0 54       	brge	80006d12 <d_print_comp+0xa56>
80006d0a:	48 ab       	lddpc	r11,80006d30 <d_print_comp+0xa74>
80006d0c:	0e 9c       	mov	r12,r7
80006d0e:	fe b0 f0 b9 	rcall	80004e80 <d_append_string>
80006d12:	2f f6       	sub	r6,-1
80006d14:	0a 36       	cp.w	r6,r5
80006d16:	cf 25       	brlt	80006cfa <d_print_comp+0xa3e>
80006d18:	c2 28       	rjmp	80006d5c <d_print_comp+0xaa0>
80006d1a:	00 00       	add	r0,r0
80006d1c:	80 00       	ld.sh	r0,r0[0x0]
80006d1e:	ec 64 80 00 	mov	r4,819200
80006d22:	ec 6c 80 00 	mov	r12,819200
80006d26:	ec 74 80 00 	mov	r4,884736
80006d2a:	ec 84 80 00 	brge	80196d2a <_data_lma+0x18762a>
80006d2e:	ec 90 80 00 	breq	801b6d2e <_data_lma+0x1a762e>
80006d32:	ec 38 48 bb 	sub	r8,870587
80006d36:	fe b0 f0 a5 	rcall	80004e80 <d_append_string>
80006d3a:	6c 18       	ld.w	r8,r6[0x4]
80006d3c:	48 ab       	lddpc	r11,80006d64 <d_print_comp+0xaa8>
80006d3e:	1a d8       	st.w	--sp,r8
80006d40:	fa c6 ff fc 	sub	r6,sp,-4
80006d44:	0c 9c       	mov	r12,r6
80006d46:	f0 1f 00 09 	mcall	80006d68 <d_print_comp+0xaac>
80006d4a:	0c 9b       	mov	r11,r6
80006d4c:	0e 9c       	mov	r12,r7
80006d4e:	fe b0 f0 99 	rcall	80004e80 <d_append_string>
80006d52:	2f fd       	sub	sp,-4
80006d54:	c0 48       	rjmp	80006d5c <d_print_comp+0xaa0>
80006d56:	30 18       	mov	r8,1
80006d58:	ef 48 01 1c 	st.w	r7[284],r8
80006d5c:	2e ed       	sub	sp,-72
80006d5e:	d8 32       	popm	r0-r7,pc
80006d60:	80 00       	ld.sh	r0,r0[0x0]
80006d62:	ec 94 80 00 	brge	801b6d62 <_data_lma+0x1a7662>
80006d66:	ec 9c 80 00 	brvs	801b6d66 <_data_lma+0x1a7666>
80006d6a:	9a b4       	ld.uh	r4,sp[0x6]

80006d6c <d_demangle_callback>:
80006d6c:	d4 31       	pushm	r0-r7,lr
80006d6e:	1a 97       	mov	r7,sp
80006d70:	fa cd 01 5c 	sub	sp,sp,348
80006d74:	35 f8       	mov	r8,95
80006d76:	12 92       	mov	r2,r9
80006d78:	18 90       	mov	r0,r12
80006d7a:	16 96       	mov	r6,r11
80006d7c:	14 95       	mov	r5,r10
80006d7e:	1a 94       	mov	r4,sp
80006d80:	19 89       	ld.ub	r9,r12[0x0]
80006d82:	f0 09 18 00 	cp.b	r9,r8
80006d86:	c0 81       	brne	80006d96 <d_demangle_callback+0x2a>
80006d88:	19 99       	ld.ub	r9,r12[0x1]
80006d8a:	35 a8       	mov	r8,90
80006d8c:	f0 09 18 00 	cp.b	r9,r8
80006d90:	c0 31       	brne	80006d96 <d_demangle_callback+0x2a>
80006d92:	30 01       	mov	r1,0
80006d94:	c4 98       	rjmp	80006e26 <d_demangle_callback+0xba>
80006d96:	30 8a       	mov	r10,8
80006d98:	4c 9b       	lddpc	r11,80006ebc <d_demangle_callback+0x150>
80006d9a:	00 9c       	mov	r12,r0
80006d9c:	f0 1f 00 49 	mcall	80006ec0 <d_demangle_callback+0x154>
80006da0:	c3 d1       	brne	80006e1a <d_demangle_callback+0xae>
80006da2:	35 f9       	mov	r9,95
80006da4:	e1 38 00 08 	ld.ub	r8,r0[8]
80006da8:	f2 08 18 00 	cp.b	r8,r9
80006dac:	5f 0a       	sreq	r10
80006dae:	32 e9       	mov	r9,46
80006db0:	f2 08 18 00 	cp.b	r8,r9
80006db4:	5f 09       	sreq	r9
80006db6:	f5 e9 10 09 	or	r9,r10,r9
80006dba:	f8 09 18 00 	cp.b	r9,r12
80006dbe:	c0 51       	brne	80006dc8 <d_demangle_callback+0x5c>
80006dc0:	32 49       	mov	r9,36
80006dc2:	f2 08 18 00 	cp.b	r8,r9
80006dc6:	c2 a1       	brne	80006e1a <d_demangle_callback+0xae>
80006dc8:	e1 39 00 09 	ld.ub	r9,r0[9]
80006dcc:	34 98       	mov	r8,73
80006dce:	34 4a       	mov	r10,68
80006dd0:	f0 09 18 00 	cp.b	r9,r8
80006dd4:	5f 08       	sreq	r8
80006dd6:	f4 09 18 00 	cp.b	r9,r10
80006dda:	5f 09       	sreq	r9
80006ddc:	f1 e9 10 09 	or	r9,r8,r9
80006de0:	c1 d0       	breq	80006e1a <d_demangle_callback+0xae>
80006de2:	e1 3a 00 0a 	ld.ub	r10,r0[10]
80006de6:	35 f9       	mov	r9,95
80006de8:	f2 0a 18 00 	cp.b	r10,r9
80006dec:	c1 71       	brne	80006e1a <d_demangle_callback+0xae>
80006dee:	4b 69       	lddpc	r9,80006ec4 <d_demangle_callback+0x158>
80006df0:	4b 66       	lddpc	r6,80006ec8 <d_demangle_callback+0x15c>
80006df2:	58 08       	cp.w	r8,0
80006df4:	f2 06 17 00 	moveq	r6,r9
80006df8:	0c 9c       	mov	r12,r6
80006dfa:	f0 1f 00 35 	mcall	80006ecc <d_demangle_callback+0x160>
80006dfe:	04 9a       	mov	r10,r2
80006e00:	18 9b       	mov	r11,r12
80006e02:	0c 9c       	mov	r12,r6
80006e04:	5d 15       	icall	r5
80006e06:	2f 50       	sub	r0,-11
80006e08:	00 9c       	mov	r12,r0
80006e0a:	f0 1f 00 31 	mcall	80006ecc <d_demangle_callback+0x160>
80006e0e:	04 9a       	mov	r10,r2
80006e10:	18 9b       	mov	r11,r12
80006e12:	00 9c       	mov	r12,r0
80006e14:	5d 15       	icall	r5
80006e16:	30 1c       	mov	r12,1
80006e18:	c9 d8       	rjmp	80006f52 <d_demangle_callback+0x1e6>
80006e1a:	0c 9c       	mov	r12,r6
80006e1c:	e2 1c 00 10 	andl	r12,0x10,COH
80006e20:	e0 80 00 99 	breq	80006f52 <d_demangle_callback+0x1e6>
80006e24:	30 11       	mov	r1,1
80006e26:	00 9c       	mov	r12,r0
80006e28:	f0 1f 00 29 	mcall	80006ecc <d_demangle_callback+0x160>
80006e2c:	30 08       	mov	r8,0
80006e2e:	ef 48 ff fc 	st.w	r7[-4],r8
80006e32:	ef 48 ff e0 	st.w	r7[-32],r8
80006e36:	ef 48 ff ec 	st.w	r7[-20],r8
80006e3a:	ef 48 ff f4 	st.w	r7[-12],r8
80006e3e:	ef 48 ff f8 	st.w	r7[-8],r8
80006e42:	f8 08 15 01 	lsl	r8,r12,0x1
80006e46:	f8 09 15 02 	lsl	r9,r12,0x2
80006e4a:	1a 93       	mov	r3,sp
80006e4c:	f2 ca ff fc 	sub	r10,r9,-4
80006e50:	ef 4c ff f0 	st.w	r7[-16],r12
80006e54:	10 09       	add	r9,r8
80006e56:	ef 48 ff e4 	st.w	r7[-28],r8
80006e5a:	a3 69       	lsl	r9,0x2
80006e5c:	e0 0c 00 0c 	add	r12,r0,r12
80006e60:	2f c9       	sub	r9,-4
80006e62:	ef 40 ff cc 	st.w	r7[-52],r0
80006e66:	12 1d       	sub	sp,r9
80006e68:	ef 46 ff d4 	st.w	r7[-44],r6
80006e6c:	1a 98       	mov	r8,sp
80006e6e:	ef 40 ff d8 	st.w	r7[-40],r0
80006e72:	14 1d       	sub	sp,r10
80006e74:	ef 4c ff d0 	st.w	r7[-48],r12
80006e78:	ef 48 ff dc 	st.w	r7[-36],r8
80006e7c:	ef 4d ff e8 	st.w	r7[-24],sp
80006e80:	58 01       	cp.w	r1,0
80006e82:	c0 60       	breq	80006e8e <d_demangle_callback+0x122>
80006e84:	ee cc 00 34 	sub	r12,r7,52
80006e88:	fe b0 f1 78 	rcall	80005178 <d_type>
80006e8c:	c2 38       	rjmp	80006ed2 <d_demangle_callback+0x166>
80006e8e:	01 89       	ld.ub	r9,r0[0x0]
80006e90:	35 f8       	mov	r8,95
80006e92:	f0 09 18 00 	cp.b	r9,r8
80006e96:	c1 d1       	brne	80006ed0 <d_demangle_callback+0x164>
80006e98:	2f f0       	sub	r0,-1
80006e9a:	ef 40 ff d8 	st.w	r7[-40],r0
80006e9e:	35 a8       	mov	r8,90
80006ea0:	01 89       	ld.ub	r9,r0[0x0]
80006ea2:	f0 09 18 00 	cp.b	r9,r8
80006ea6:	c1 51       	brne	80006ed0 <d_demangle_callback+0x164>
80006ea8:	2f f0       	sub	r0,-1
80006eaa:	30 1b       	mov	r11,1
80006eac:	ef 40 ff d8 	st.w	r7[-40],r0
80006eb0:	ee cc 00 34 	sub	r12,r7,52
80006eb4:	fe b0 f7 f4 	rcall	80005e9c <d_encoding>
80006eb8:	c0 d8       	rjmp	80006ed2 <d_demangle_callback+0x166>
80006eba:	00 00       	add	r0,r0
80006ebc:	80 00       	ld.sh	r0,r0[0x0]
80006ebe:	ea d4 80 00 	satsub.w	r4,r5,-32768
80006ec2:	9b e8       	st.w	sp[0x38],r8
80006ec4:	80 00       	ld.sh	r0,r0[0x0]
80006ec6:	ec a0 80 00 	rcall	80196ec6 <_data_lma+0x1877c6>
80006eca:	ec c0 80 00 	sub	r0,r6,-32768
80006ece:	9b d2       	st.w	sp[0x34],r2
80006ed0:	30 0c       	mov	r12,0
80006ed2:	ed b6 00 00 	bld	r6,0x0
80006ed6:	c0 81       	brne	80006ee6 <d_demangle_callback+0x17a>
80006ed8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80006edc:	11 89       	ld.ub	r9,r8[0x0]
80006ede:	30 08       	mov	r8,0
80006ee0:	f0 09 18 00 	cp.b	r9,r8
80006ee4:	c3 51       	brne	80006f4e <d_demangle_callback+0x1e2>
80006ee6:	58 0c       	cp.w	r12,0
80006ee8:	c3 30       	breq	80006f4e <d_demangle_callback+0x1e2>
80006eea:	18 9b       	mov	r11,r12
80006eec:	ef 46 fe a4 	st.w	r7[-348],r6
80006ef0:	ee cc 01 5c 	sub	r12,r7,348
80006ef4:	30 06       	mov	r6,0
80006ef6:	ef 45 ff b0 	st.w	r7[-80],r5
80006efa:	ef 42 ff b4 	st.w	r7[-76],r2
80006efe:	ef 46 ff a8 	st.w	r7[-88],r6
80006f02:	ef 66 ff ac 	st.b	r7[-84],r6
80006f06:	ef 46 ff b8 	st.w	r7[-72],r6
80006f0a:	ef 46 ff bc 	st.w	r7[-68],r6
80006f0e:	ef 46 ff c8 	st.w	r7[-56],r6
80006f12:	ef 46 ff c0 	st.w	r7[-64],r6
80006f16:	fe b0 f9 d3 	rcall	800062bc <d_print_comp>
80006f1a:	ee f8 ff a8 	ld.w	r8,r7[-88]
80006f1e:	10 9b       	mov	r11,r8
80006f20:	ee 08 00 08 	add	r8,r7,r8
80006f24:	ee cc 01 58 	sub	r12,r7,344
80006f28:	f1 66 fe a8 	st.b	r8[-344],r6
80006f2c:	ee fa ff b4 	ld.w	r10,r7[-76]
80006f30:	ee f8 ff b0 	ld.w	r8,r7[-80]
80006f34:	5d 18       	icall	r8
80006f36:	ee f8 ff c8 	ld.w	r8,r7[-56]
80006f3a:	2f f8       	sub	r8,-1
80006f3c:	ef 46 ff a8 	st.w	r7[-88],r6
80006f40:	ef 48 ff c8 	st.w	r7[-56],r8
80006f44:	ee f8 ff c0 	ld.w	r8,r7[-64]
80006f48:	58 08       	cp.w	r8,0
80006f4a:	5f 0c       	sreq	r12
80006f4c:	c0 28       	rjmp	80006f50 <d_demangle_callback+0x1e4>
80006f4e:	30 0c       	mov	r12,0
80006f50:	06 9d       	mov	sp,r3
80006f52:	08 9d       	mov	sp,r4
80006f54:	2a 9d       	sub	sp,-348
80006f56:	d8 32       	popm	r0-r7,pc

80006f58 <__gcclibcxx_demangle_callback>:
80006f58:	d4 01       	pushm	lr
80006f5a:	58 0b       	cp.w	r11,0
80006f5c:	5f 09       	sreq	r9
80006f5e:	58 0c       	cp.w	r12,0
80006f60:	5f 08       	sreq	r8
80006f62:	f3 e8 10 08 	or	r8,r9,r8
80006f66:	14 99       	mov	r9,r10
80006f68:	c0 30       	breq	80006f6e <__gcclibcxx_demangle_callback+0x16>
80006f6a:	3f dc       	mov	r12,-3
80006f6c:	d8 02       	popm	pc
80006f6e:	16 9a       	mov	r10,r11
80006f70:	31 1b       	mov	r11,17
80006f72:	cf de       	rcall	80006d6c <d_demangle_callback>
80006f74:	f9 bc 00 fe 	moveq	r12,-2
80006f78:	f9 bc 01 00 	movne	r12,0
80006f7c:	d8 02       	popm	pc
	...

80006f80 <d_print_mod>:
80006f80:	d4 21       	pushm	r4-r7,lr
80006f82:	76 08       	ld.w	r8,r11[0x0]
80006f84:	16 96       	mov	r6,r11
80006f86:	18 97       	mov	r7,r12
80006f88:	20 38       	sub	r8,3
80006f8a:	e0 48 00 24 	cp.w	r8,36
80006f8e:	e0 8b 00 81 	brhi	80007090 <d_print_mod+0x110>
80006f92:	4c 39       	lddpc	r9,8000709c <d_print_mod+0x11c>
80006f94:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
80006f98:	80 00       	ld.sh	r0,r0[0x0]
80006f9a:	70 86       	ld.w	r6,r8[0x20]
80006f9c:	80 00       	ld.sh	r0,r0[0x0]
80006f9e:	70 90       	ld.w	r0,r8[0x24]
80006fa0:	80 00       	ld.sh	r0,r0[0x0]
80006fa2:	70 90       	ld.w	r0,r8[0x24]
80006fa4:	80 00       	ld.sh	r0,r0[0x0]
80006fa6:	70 90       	ld.w	r0,r8[0x24]
80006fa8:	80 00       	ld.sh	r0,r0[0x0]
80006faa:	70 90       	ld.w	r0,r8[0x24]
80006fac:	80 00       	ld.sh	r0,r0[0x0]
80006fae:	70 90       	ld.w	r0,r8[0x24]
80006fb0:	80 00       	ld.sh	r0,r0[0x0]
80006fb2:	70 90       	ld.w	r0,r8[0x24]
80006fb4:	80 00       	ld.sh	r0,r0[0x0]
80006fb6:	70 90       	ld.w	r0,r8[0x24]
80006fb8:	80 00       	ld.sh	r0,r0[0x0]
80006fba:	70 90       	ld.w	r0,r8[0x24]
80006fbc:	80 00       	ld.sh	r0,r0[0x0]
80006fbe:	70 90       	ld.w	r0,r8[0x24]
80006fc0:	80 00       	ld.sh	r0,r0[0x0]
80006fc2:	70 90       	ld.w	r0,r8[0x24]
80006fc4:	80 00       	ld.sh	r0,r0[0x0]
80006fc6:	70 90       	ld.w	r0,r8[0x24]
80006fc8:	80 00       	ld.sh	r0,r0[0x0]
80006fca:	70 90       	ld.w	r0,r8[0x24]
80006fcc:	80 00       	ld.sh	r0,r0[0x0]
80006fce:	70 90       	ld.w	r0,r8[0x24]
80006fd0:	80 00       	ld.sh	r0,r0[0x0]
80006fd2:	70 90       	ld.w	r0,r8[0x24]
80006fd4:	80 00       	ld.sh	r0,r0[0x0]
80006fd6:	70 90       	ld.w	r0,r8[0x24]
80006fd8:	80 00       	ld.sh	r0,r0[0x0]
80006fda:	70 90       	ld.w	r0,r8[0x24]
80006fdc:	80 00       	ld.sh	r0,r0[0x0]
80006fde:	70 90       	ld.w	r0,r8[0x24]
80006fe0:	80 00       	ld.sh	r0,r0[0x0]
80006fe2:	70 90       	ld.w	r0,r8[0x24]
80006fe4:	80 00       	ld.sh	r0,r0[0x0]
80006fe6:	70 90       	ld.w	r0,r8[0x24]
80006fe8:	80 00       	ld.sh	r0,r0[0x0]
80006fea:	70 2c       	ld.w	r12,r8[0x8]
80006fec:	80 00       	ld.sh	r0,r0[0x0]
80006fee:	70 30       	ld.w	r0,r8[0xc]
80006ff0:	80 00       	ld.sh	r0,r0[0x0]
80006ff2:	70 34       	ld.w	r4,r8[0xc]
80006ff4:	80 00       	ld.sh	r0,r0[0x0]
80006ff6:	70 2c       	ld.w	r12,r8[0x8]
80006ff8:	80 00       	ld.sh	r0,r0[0x0]
80006ffa:	70 30       	ld.w	r0,r8[0xc]
80006ffc:	80 00       	ld.sh	r0,r0[0x0]
80006ffe:	70 34       	ld.w	r4,r8[0xc]
80007000:	80 00       	ld.sh	r0,r0[0x0]
80007002:	70 38       	ld.w	r8,r8[0xc]
80007004:	80 00       	ld.sh	r0,r0[0x0]
80007006:	70 42       	ld.w	r2,r8[0x10]
80007008:	80 00       	ld.sh	r0,r0[0x0]
8000700a:	70 4e       	ld.w	lr,r8[0x10]
8000700c:	80 00       	ld.sh	r0,r0[0x0]
8000700e:	70 56       	ld.w	r6,r8[0x14]
80007010:	80 00       	ld.sh	r0,r0[0x0]
80007012:	70 5a       	ld.w	r10,r8[0x14]
80007014:	80 00       	ld.sh	r0,r0[0x0]
80007016:	70 5e       	ld.w	lr,r8[0x14]
80007018:	80 00       	ld.sh	r0,r0[0x0]
8000701a:	70 90       	ld.w	r0,r8[0x24]
8000701c:	80 00       	ld.sh	r0,r0[0x0]
8000701e:	70 90       	ld.w	r0,r8[0x24]
80007020:	80 00       	ld.sh	r0,r0[0x0]
80007022:	70 90       	ld.w	r0,r8[0x24]
80007024:	80 00       	ld.sh	r0,r0[0x0]
80007026:	70 90       	ld.w	r0,r8[0x24]
80007028:	80 00       	ld.sh	r0,r0[0x0]
8000702a:	70 62       	ld.w	r2,r8[0x18]
8000702c:	49 db       	lddpc	r11,800070a0 <d_print_mod+0x120>
8000702e:	c2 98       	rjmp	80007080 <d_print_mod+0x100>
80007030:	49 db       	lddpc	r11,800070a4 <d_print_mod+0x124>
80007032:	c2 78       	rjmp	80007080 <d_print_mod+0x100>
80007034:	49 db       	lddpc	r11,800070a8 <d_print_mod+0x128>
80007036:	c2 58       	rjmp	80007080 <d_print_mod+0x100>
80007038:	32 0b       	mov	r11,32
8000703a:	fe b0 ee 99 	rcall	80004d6c <d_append_char>
8000703e:	6c 2b       	ld.w	r11,r6[0x8]
80007040:	c2 48       	rjmp	80007088 <d_print_mod+0x108>
80007042:	78 08       	ld.w	r8,r12[0x0]
80007044:	ed b8 00 02 	bld	r8,0x2
80007048:	c2 80       	breq	80007098 <d_print_mod+0x118>
8000704a:	32 ab       	mov	r11,42
8000704c:	c0 28       	rjmp	80007050 <d_print_mod+0xd0>
8000704e:	32 6b       	mov	r11,38
80007050:	fe b0 ee 8e 	rcall	80004d6c <d_append_char>
80007054:	d8 22       	popm	r4-r7,pc
80007056:	49 6b       	lddpc	r11,800070ac <d_print_mod+0x12c>
80007058:	c1 48       	rjmp	80007080 <d_print_mod+0x100>
8000705a:	49 6b       	lddpc	r11,800070b0 <d_print_mod+0x130>
8000705c:	c1 28       	rjmp	80007080 <d_print_mod+0x100>
8000705e:	49 6b       	lddpc	r11,800070b4 <d_print_mod+0x134>
80007060:	c1 08       	rjmp	80007080 <d_print_mod+0x100>
80007062:	f9 39 01 08 	ld.ub	r9,r12[264]
80007066:	32 88       	mov	r8,40
80007068:	f0 09 18 00 	cp.b	r9,r8
8000706c:	c0 40       	breq	80007074 <d_print_mod+0xf4>
8000706e:	32 0b       	mov	r11,32
80007070:	fe b0 ee 7e 	rcall	80004d6c <d_append_char>
80007074:	6c 1b       	ld.w	r11,r6[0x4]
80007076:	0e 9c       	mov	r12,r7
80007078:	fe b0 f9 22 	rcall	800062bc <d_print_comp>
8000707c:	0e 9c       	mov	r12,r7
8000707e:	48 fb       	lddpc	r11,800070b8 <d_print_mod+0x138>
80007080:	fe b0 ef 00 	rcall	80004e80 <d_append_string>
80007084:	d8 22       	popm	r4-r7,pc
80007086:	76 1b       	ld.w	r11,r11[0x4]
80007088:	0e 9c       	mov	r12,r7
8000708a:	fe b0 f9 19 	rcall	800062bc <d_print_comp>
8000708e:	d8 22       	popm	r4-r7,pc
80007090:	0c 9b       	mov	r11,r6
80007092:	0e 9c       	mov	r12,r7
80007094:	fe b0 f9 14 	rcall	800062bc <d_print_comp>
80007098:	d8 22       	popm	r4-r7,pc
8000709a:	00 00       	add	r0,r0
8000709c:	80 00       	ld.sh	r0,r0[0x0]
8000709e:	6f 98       	ld.w	r8,r7[0x64]
800070a0:	80 00       	ld.sh	r0,r0[0x0]
800070a2:	ec e0 80 00 	ld.d	r0,r6[-32768]
800070a6:	ec ec 80 00 	ld.d	r12,r6[-32768]
800070aa:	ec f8 80 00 	ld.w	r8,r6[-32768]
800070ae:	ed 00 80 00 	ld.sh	r0,r6[-32768]
800070b2:	ed 04 80 00 	ld.sh	r4,r6[-32768]
800070b6:	ed 10 80 00 	ld.uh	r0,r6[-32768]
800070ba:	ec 1c d4 31 	eorl	r12,0xd431

800070bc <d_print_function_type>:
800070bc:	d4 31       	pushm	r0-r7,lr
800070be:	30 09       	mov	r9,0
800070c0:	16 94       	mov	r4,r11
800070c2:	14 95       	mov	r5,r10
800070c4:	18 97       	mov	r7,r12
800070c6:	14 98       	mov	r8,r10
800070c8:	30 1b       	mov	r11,1
800070ca:	c1 c8       	rjmp	80007102 <d_print_function_type+0x46>
800070cc:	70 2a       	ld.w	r10,r8[0x8]
800070ce:	58 0a       	cp.w	r10,0
800070d0:	c1 b1       	brne	80007106 <d_print_function_type+0x4a>
800070d2:	70 19       	ld.w	r9,r8[0x4]
800070d4:	72 0a       	ld.w	r10,r9[0x0]
800070d6:	21 7a       	sub	r10,23
800070d8:	59 0a       	cp.w	r10,16
800070da:	e0 8b 00 12 	brhi	800070fe <d_print_function_type+0x42>
800070de:	f6 0a 09 4a 	lsl	r10,r11,r10
800070e2:	14 99       	mov	r9,r10
800070e4:	e4 1a 00 01 	andh	r10,0x1
800070e8:	e0 1a 0c 47 	andl	r10,0xc47
800070ec:	e2 19 03 80 	andl	r9,0x380,COH
800070f0:	58 0a       	cp.w	r10,0
800070f2:	c0 41       	brne	800070fa <d_print_function_type+0x3e>
800070f4:	58 09       	cp.w	r9,0
800070f6:	c5 21       	brne	8000719a <d_print_function_type+0xde>
800070f8:	c0 38       	rjmp	800070fe <d_print_function_type+0x42>
800070fa:	30 18       	mov	r8,1
800070fc:	c5 08       	rjmp	8000719c <d_print_function_type+0xe0>
800070fe:	70 08       	ld.w	r8,r8[0x0]
80007100:	30 19       	mov	r9,1
80007102:	58 08       	cp.w	r8,0
80007104:	ce 41       	brne	800070cc <d_print_function_type+0x10>
80007106:	30 08       	mov	r8,0
80007108:	10 96       	mov	r6,r8
8000710a:	ec 19 00 01 	eorl	r9,0x1
8000710e:	68 1a       	ld.w	r10,r4[0x4]
80007110:	58 0a       	cp.w	r10,0
80007112:	5f 1a       	srne	r10
80007114:	14 69       	and	r9,r10
80007116:	c0 31       	brne	8000711c <d_print_function_type+0x60>
80007118:	58 06       	cp.w	r6,0
8000711a:	c1 c0       	breq	80007152 <d_print_function_type+0x96>
8000711c:	58 08       	cp.w	r8,0
8000711e:	c0 b1       	brne	80007134 <d_print_function_type+0x78>
80007120:	ef 38 01 08 	ld.ub	r8,r7[264]
80007124:	32 89       	mov	r9,40
80007126:	f2 08 18 00 	cp.b	r8,r9
8000712a:	c0 f0       	breq	80007148 <d_print_function_type+0x8c>
8000712c:	32 a9       	mov	r9,42
8000712e:	f2 08 18 00 	cp.b	r8,r9
80007132:	c0 b0       	breq	80007148 <d_print_function_type+0x8c>
80007134:	ef 39 01 08 	ld.ub	r9,r7[264]
80007138:	32 08       	mov	r8,32
8000713a:	f0 09 18 00 	cp.b	r9,r8
8000713e:	c0 50       	breq	80007148 <d_print_function_type+0x8c>
80007140:	32 0b       	mov	r11,32
80007142:	0e 9c       	mov	r12,r7
80007144:	fe b0 ee 14 	rcall	80004d6c <d_append_char>
80007148:	32 8b       	mov	r11,40
8000714a:	0e 9c       	mov	r12,r7
8000714c:	30 16       	mov	r6,1
8000714e:	fe b0 ee 0f 	rcall	80004d6c <d_append_char>
80007152:	30 08       	mov	r8,0
80007154:	ee f3 01 18 	ld.w	r3,r7[280]
80007158:	10 9a       	mov	r10,r8
8000715a:	ef 48 01 18 	st.w	r7[280],r8
8000715e:	0a 9b       	mov	r11,r5
80007160:	0e 9c       	mov	r12,r7
80007162:	c2 1c       	rcall	800071a4 <d_print_mod_list>
80007164:	58 06       	cp.w	r6,0
80007166:	c0 50       	breq	80007170 <d_print_function_type+0xb4>
80007168:	32 9b       	mov	r11,41
8000716a:	0e 9c       	mov	r12,r7
8000716c:	fe b0 ee 00 	rcall	80004d6c <d_append_char>
80007170:	32 8b       	mov	r11,40
80007172:	0e 9c       	mov	r12,r7
80007174:	fe b0 ed fc 	rcall	80004d6c <d_append_char>
80007178:	68 2b       	ld.w	r11,r4[0x8]
8000717a:	58 0b       	cp.w	r11,0
8000717c:	c0 40       	breq	80007184 <d_print_function_type+0xc8>
8000717e:	0e 9c       	mov	r12,r7
80007180:	fe b0 f8 9e 	rcall	800062bc <d_print_comp>
80007184:	32 9b       	mov	r11,41
80007186:	0e 9c       	mov	r12,r7
80007188:	fe b0 ed f2 	rcall	80004d6c <d_append_char>
8000718c:	0a 9b       	mov	r11,r5
8000718e:	30 1a       	mov	r10,1
80007190:	0e 9c       	mov	r12,r7
80007192:	c0 9c       	rcall	800071a4 <d_print_mod_list>
80007194:	ef 43 01 18 	st.w	r7[280],r3
80007198:	d8 32       	popm	r0-r7,pc
8000719a:	14 98       	mov	r8,r10
8000719c:	30 19       	mov	r9,1
8000719e:	12 96       	mov	r6,r9
800071a0:	cb 5b       	rjmp	8000710a <d_print_function_type+0x4e>
	...

800071a4 <d_print_mod_list>:
800071a4:	d4 31       	pushm	r0-r7,lr
800071a6:	30 14       	mov	r4,1
800071a8:	18 97       	mov	r7,r12
800071aa:	16 96       	mov	r6,r11
800071ac:	14 93       	mov	r3,r10
800071ae:	58 06       	cp.w	r6,0
800071b0:	c5 70       	breq	8000725e <d_print_mod_list+0xba>
800071b2:	ee f8 01 1c 	ld.w	r8,r7[284]
800071b6:	58 08       	cp.w	r8,0
800071b8:	c5 31       	brne	8000725e <d_print_mod_list+0xba>
800071ba:	6c 28       	ld.w	r8,r6[0x8]
800071bc:	58 08       	cp.w	r8,0
800071be:	c4 e1       	brne	8000725a <d_print_mod_list+0xb6>
800071c0:	58 03       	cp.w	r3,0
800071c2:	c0 71       	brne	800071d0 <d_print_mod_list+0x2c>
800071c4:	6c 18       	ld.w	r8,r6[0x4]
800071c6:	70 08       	ld.w	r8,r8[0x0]
800071c8:	21 a8       	sub	r8,26
800071ca:	58 28       	cp.w	r8,2
800071cc:	e0 88 00 47 	brls	8000725a <d_print_mod_list+0xb6>
800071d0:	6c 38       	ld.w	r8,r6[0xc]
800071d2:	ee f5 01 14 	ld.w	r5,r7[276]
800071d6:	8d 24       	st.w	r6[0x8],r4
800071d8:	ef 48 01 14 	st.w	r7[276],r8
800071dc:	6c 18       	ld.w	r8,r6[0x4]
800071de:	10 9b       	mov	r11,r8
800071e0:	70 09       	ld.w	r9,r8[0x0]
800071e2:	e0 49 00 25 	cp.w	r9,37
800071e6:	c0 51       	brne	800071f0 <d_print_mod_list+0x4c>
800071e8:	6c 0a       	ld.w	r10,r6[0x0]
800071ea:	0e 9c       	mov	r12,r7
800071ec:	c6 8f       	rcall	800070bc <d_print_function_type>
800071ee:	c2 f8       	rjmp	8000724c <d_print_mod_list+0xa8>
800071f0:	e0 49 00 26 	cp.w	r9,38
800071f4:	c0 61       	brne	80007200 <d_print_mod_list+0x5c>
800071f6:	6c 0a       	ld.w	r10,r6[0x0]
800071f8:	10 9b       	mov	r11,r8
800071fa:	0e 9c       	mov	r12,r7
800071fc:	c3 4c       	rcall	80007264 <d_print_array_type>
800071fe:	c2 78       	rjmp	8000724c <d_print_mod_list+0xa8>
80007200:	58 29       	cp.w	r9,2
80007202:	c2 81       	brne	80007252 <d_print_mod_list+0xae>
80007204:	30 09       	mov	r9,0
80007206:	ee f4 01 18 	ld.w	r4,r7[280]
8000720a:	0e 9c       	mov	r12,r7
8000720c:	ef 49 01 18 	st.w	r7[280],r9
80007210:	70 1b       	ld.w	r11,r8[0x4]
80007212:	fe b0 f8 55 	rcall	800062bc <d_print_comp>
80007216:	ef 44 01 18 	st.w	r7[280],r4
8000721a:	6e 08       	ld.w	r8,r7[0x0]
8000721c:	ed b8 00 02 	bld	r8,0x2
80007220:	c0 60       	breq	8000722c <d_print_mod_list+0x88>
80007222:	49 0b       	lddpc	r11,80007260 <d_print_mod_list+0xbc>
80007224:	0e 9c       	mov	r12,r7
80007226:	fe b0 ee 2d 	rcall	80004e80 <d_append_string>
8000722a:	c0 58       	rjmp	80007234 <d_print_mod_list+0x90>
8000722c:	32 eb       	mov	r11,46
8000722e:	0e 9c       	mov	r12,r7
80007230:	fe b0 ed 9e 	rcall	80004d6c <d_append_char>
80007234:	6c 18       	ld.w	r8,r6[0x4]
80007236:	70 2b       	ld.w	r11,r8[0x8]
80007238:	c0 28       	rjmp	8000723c <d_print_mod_list+0x98>
8000723a:	76 1b       	ld.w	r11,r11[0x4]
8000723c:	76 08       	ld.w	r8,r11[0x0]
8000723e:	21 a8       	sub	r8,26
80007240:	58 28       	cp.w	r8,2
80007242:	fe 98 ff fc 	brls	8000723a <d_print_mod_list+0x96>
80007246:	0e 9c       	mov	r12,r7
80007248:	fe b0 f8 3a 	rcall	800062bc <d_print_comp>
8000724c:	ef 45 01 14 	st.w	r7[276],r5
80007250:	d8 32       	popm	r0-r7,pc
80007252:	0e 9c       	mov	r12,r7
80007254:	c9 6e       	rcall	80006f80 <d_print_mod>
80007256:	ef 45 01 14 	st.w	r7[276],r5
8000725a:	6c 06       	ld.w	r6,r6[0x0]
8000725c:	ca 9b       	rjmp	800071ae <d_print_mod_list+0xa>
8000725e:	d8 32       	popm	r0-r7,pc
80007260:	80 00       	ld.sh	r0,r0[0x0]
80007262:	eb 10 d4 31 	ld.uh	r0,r5[-11215]

80007264 <d_print_array_type>:
80007264:	d4 31       	pushm	r0-r7,lr
80007266:	18 97       	mov	r7,r12
80007268:	16 94       	mov	r4,r11
8000726a:	14 93       	mov	r3,r10
8000726c:	58 0a       	cp.w	r10,0
8000726e:	c1 c0       	breq	800072a6 <d_print_array_type+0x42>
80007270:	14 98       	mov	r8,r10
80007272:	70 26       	ld.w	r6,r8[0x8]
80007274:	58 06       	cp.w	r6,0
80007276:	c0 71       	brne	80007284 <d_print_array_type+0x20>
80007278:	70 18       	ld.w	r8,r8[0x4]
8000727a:	70 08       	ld.w	r8,r8[0x0]
8000727c:	e0 48 00 26 	cp.w	r8,38
80007280:	c2 61       	brne	800072cc <d_print_array_type+0x68>
80007282:	c0 58       	rjmp	8000728c <d_print_array_type+0x28>
80007284:	70 08       	ld.w	r8,r8[0x0]
80007286:	58 08       	cp.w	r8,0
80007288:	cf 51       	brne	80007272 <d_print_array_type+0xe>
8000728a:	30 16       	mov	r6,1
8000728c:	30 05       	mov	r5,0
8000728e:	06 9b       	mov	r11,r3
80007290:	30 0a       	mov	r10,0
80007292:	0e 9c       	mov	r12,r7
80007294:	c8 8f       	rcall	800071a4 <d_print_mod_list>
80007296:	58 05       	cp.w	r5,0
80007298:	c0 50       	breq	800072a2 <d_print_array_type+0x3e>
8000729a:	32 9b       	mov	r11,41
8000729c:	0e 9c       	mov	r12,r7
8000729e:	fe b0 ed 67 	rcall	80004d6c <d_append_char>
800072a2:	58 06       	cp.w	r6,0
800072a4:	c0 50       	breq	800072ae <d_print_array_type+0x4a>
800072a6:	32 0b       	mov	r11,32
800072a8:	0e 9c       	mov	r12,r7
800072aa:	fe b0 ed 61 	rcall	80004d6c <d_append_char>
800072ae:	35 bb       	mov	r11,91
800072b0:	0e 9c       	mov	r12,r7
800072b2:	fe b0 ed 5d 	rcall	80004d6c <d_append_char>
800072b6:	68 1b       	ld.w	r11,r4[0x4]
800072b8:	58 0b       	cp.w	r11,0
800072ba:	c0 40       	breq	800072c2 <d_print_array_type+0x5e>
800072bc:	0e 9c       	mov	r12,r7
800072be:	fe b0 f7 ff 	rcall	800062bc <d_print_comp>
800072c2:	0e 9c       	mov	r12,r7
800072c4:	35 db       	mov	r11,93
800072c6:	fe b0 ed 53 	rcall	80004d6c <d_append_char>
800072ca:	d8 32       	popm	r0-r7,pc
800072cc:	48 4b       	lddpc	r11,800072dc <d_print_array_type+0x78>
800072ce:	0e 9c       	mov	r12,r7
800072d0:	30 15       	mov	r5,1
800072d2:	fe b0 ed d7 	rcall	80004e80 <d_append_string>
800072d6:	0a 96       	mov	r6,r5
800072d8:	cd bb       	rjmp	8000728e <d_print_array_type+0x2a>
800072da:	00 00       	add	r0,r0
800072dc:	80 00       	ld.sh	r0,r0[0x0]
800072de:	ec 8c d4 21 	brvs	801a1b20 <_data_lma+0x192420>

800072e0 <d_print_cast>:
800072e0:	d4 21       	pushm	r4-r7,lr
800072e2:	20 2d       	sub	sp,8
800072e4:	16 96       	mov	r6,r11
800072e6:	18 97       	mov	r7,r12
800072e8:	76 1b       	ld.w	r11,r11[0x4]
800072ea:	76 08       	ld.w	r8,r11[0x0]
800072ec:	58 48       	cp.w	r8,4
800072ee:	c0 40       	breq	800072f6 <d_print_cast+0x16>
800072f0:	fe b0 f7 e6 	rcall	800062bc <d_print_comp>
800072f4:	c3 58       	rjmp	8000735e <d_print_cast+0x7e>
800072f6:	f8 f8 01 14 	ld.w	r8,r12[276]
800072fa:	50 08       	stdsp	sp[0x0],r8
800072fc:	30 08       	mov	r8,0
800072fe:	50 1b       	stdsp	sp[0x4],r11
80007300:	f8 f5 01 18 	ld.w	r5,r12[280]
80007304:	ef 4d 01 14 	st.w	r7[276],sp
80007308:	f9 48 01 18 	st.w	r12[280],r8
8000730c:	76 1b       	ld.w	r11,r11[0x4]
8000730e:	fe b0 f7 d7 	rcall	800062bc <d_print_comp>
80007312:	40 08       	lddsp	r8,sp[0x0]
80007314:	ef 48 01 14 	st.w	r7[276],r8
80007318:	ef 39 01 08 	ld.ub	r9,r7[264]
8000731c:	33 c8       	mov	r8,60
8000731e:	f0 09 18 00 	cp.b	r9,r8
80007322:	c0 51       	brne	8000732c <d_print_cast+0x4c>
80007324:	32 0b       	mov	r11,32
80007326:	0e 9c       	mov	r12,r7
80007328:	fe b0 ed 22 	rcall	80004d6c <d_append_char>
8000732c:	33 cb       	mov	r11,60
8000732e:	0e 9c       	mov	r12,r7
80007330:	fe b0 ed 1e 	rcall	80004d6c <d_append_char>
80007334:	6c 18       	ld.w	r8,r6[0x4]
80007336:	0e 9c       	mov	r12,r7
80007338:	70 2b       	ld.w	r11,r8[0x8]
8000733a:	fe b0 f7 c1 	rcall	800062bc <d_print_comp>
8000733e:	ef 39 01 08 	ld.ub	r9,r7[264]
80007342:	33 e8       	mov	r8,62
80007344:	f0 09 18 00 	cp.b	r9,r8
80007348:	c0 51       	brne	80007352 <d_print_cast+0x72>
8000734a:	32 0b       	mov	r11,32
8000734c:	0e 9c       	mov	r12,r7
8000734e:	fe b0 ed 0f 	rcall	80004d6c <d_append_char>
80007352:	33 eb       	mov	r11,62
80007354:	0e 9c       	mov	r12,r7
80007356:	fe b0 ed 0b 	rcall	80004d6c <d_append_char>
8000735a:	ef 45 01 18 	st.w	r7[280],r5
8000735e:	2f ed       	sub	sp,-8
80007360:	d8 22       	popm	r4-r7,pc
	...

80007364 <d_print_expr_op>:
80007364:	d4 01       	pushm	lr
80007366:	76 09       	ld.w	r9,r11[0x0]
80007368:	e0 49 00 2b 	cp.w	r9,43
8000736c:	c0 71       	brne	8000737a <d_print_expr_op+0x16>
8000736e:	76 18       	ld.w	r8,r11[0x4]
80007370:	70 1b       	ld.w	r11,r8[0x4]
80007372:	70 2a       	ld.w	r10,r8[0x8]
80007374:	fe b0 ed 20 	rcall	80004db4 <d_append_buffer>
80007378:	d8 02       	popm	pc
8000737a:	fe b0 f7 a1 	rcall	800062bc <d_print_comp>
8000737e:	d8 02       	popm	pc

80007380 <d_print_subexpr>:
80007380:	d4 21       	pushm	r4-r7,lr
80007382:	76 08       	ld.w	r8,r11[0x0]
80007384:	16 95       	mov	r5,r11
80007386:	58 08       	cp.w	r8,0
80007388:	5f 09       	sreq	r9
8000738a:	58 68       	cp.w	r8,6
8000738c:	5f 08       	sreq	r8
8000738e:	18 97       	mov	r7,r12
80007390:	12 48       	or	r8,r9
80007392:	c0 30       	breq	80007398 <d_print_subexpr+0x18>
80007394:	30 16       	mov	r6,1
80007396:	c0 58       	rjmp	800073a0 <d_print_subexpr+0x20>
80007398:	32 8b       	mov	r11,40
8000739a:	30 06       	mov	r6,0
8000739c:	fe b0 ec e8 	rcall	80004d6c <d_append_char>
800073a0:	0a 9b       	mov	r11,r5
800073a2:	0e 9c       	mov	r12,r7
800073a4:	fe b0 f7 8c 	rcall	800062bc <d_print_comp>
800073a8:	58 06       	cp.w	r6,0
800073aa:	c0 51       	brne	800073b4 <d_print_subexpr+0x34>
800073ac:	0e 9c       	mov	r12,r7
800073ae:	32 9b       	mov	r11,41
800073b0:	fe b0 ec de 	rcall	80004d6c <d_append_char>
800073b4:	d8 22       	popm	r4-r7,pc
	...

800073b8 <__cxa_demangle>:
800073b8:	d4 31       	pushm	r0-r7,lr
800073ba:	20 4d       	sub	sp,16
800073bc:	16 95       	mov	r5,r11
800073be:	14 96       	mov	r6,r10
800073c0:	12 97       	mov	r7,r9
800073c2:	18 94       	mov	r4,r12
800073c4:	58 0c       	cp.w	r12,0
800073c6:	c0 51       	brne	800073d0 <__cxa_demangle+0x18>
800073c8:	58 09       	cp.w	r9,0
800073ca:	c4 c0       	breq	80007462 <__cxa_demangle+0xaa>
800073cc:	3f d8       	mov	r8,-3
800073ce:	c4 88       	rjmp	8000745e <__cxa_demangle+0xa6>
800073d0:	58 0a       	cp.w	r10,0
800073d2:	5f 09       	sreq	r9
800073d4:	58 0b       	cp.w	r11,0
800073d6:	5f 18       	srne	r8
800073d8:	f3 e8 00 08 	and	r8,r9,r8
800073dc:	c0 50       	breq	800073e6 <__cxa_demangle+0x2e>
800073de:	58 07       	cp.w	r7,0
800073e0:	c4 10       	breq	80007462 <__cxa_demangle+0xaa>
800073e2:	3f d8       	mov	r8,-3
800073e4:	c2 18       	rjmp	80007426 <__cxa_demangle+0x6e>
800073e6:	30 08       	mov	r8,0
800073e8:	1a 99       	mov	r9,sp
800073ea:	50 38       	stdsp	sp[0xc],r8
800073ec:	50 08       	stdsp	sp[0x0],r8
800073ee:	50 18       	stdsp	sp[0x4],r8
800073f0:	50 28       	stdsp	sp[0x8],r8
800073f2:	49 fa       	lddpc	r10,8000746c <__cxa_demangle+0xb4>
800073f4:	31 1b       	mov	r11,17
800073f6:	fe b0 fc bb 	rcall	80006d6c <d_demangle_callback>
800073fa:	18 93       	mov	r3,r12
800073fc:	40 0c       	lddsp	r12,sp[0x0]
800073fe:	58 03       	cp.w	r3,0
80007400:	c0 51       	brne	8000740a <__cxa_demangle+0x52>
80007402:	f0 1f 00 1c 	mcall	80007470 <__cxa_demangle+0xb8>
80007406:	06 98       	mov	r8,r3
80007408:	c0 88       	rjmp	80007418 <__cxa_demangle+0x60>
8000740a:	40 38       	lddsp	r8,sp[0xc]
8000740c:	18 94       	mov	r4,r12
8000740e:	58 08       	cp.w	r8,0
80007410:	5f 13       	srne	r3
80007412:	06 98       	mov	r8,r3
80007414:	58 0c       	cp.w	r12,0
80007416:	c0 a1       	brne	8000742a <__cxa_demangle+0x72>
80007418:	58 07       	cp.w	r7,0
8000741a:	c2 40       	breq	80007462 <__cxa_demangle+0xaa>
8000741c:	58 18       	cp.w	r8,1
8000741e:	c0 31       	brne	80007424 <__cxa_demangle+0x6c>
80007420:	3f f8       	mov	r8,-1
80007422:	c0 28       	rjmp	80007426 <__cxa_demangle+0x6e>
80007424:	3f e8       	mov	r8,-2
80007426:	8f 08       	st.w	r7[0x0],r8
80007428:	c1 d8       	rjmp	80007462 <__cxa_demangle+0xaa>
8000742a:	58 05       	cp.w	r5,0
8000742c:	c0 41       	brne	80007434 <__cxa_demangle+0x7c>
8000742e:	58 06       	cp.w	r6,0
80007430:	c1 31       	brne	80007456 <__cxa_demangle+0x9e>
80007432:	c1 38       	rjmp	80007458 <__cxa_demangle+0xa0>
80007434:	f0 1f 00 10 	mcall	80007474 <__cxa_demangle+0xbc>
80007438:	6c 08       	ld.w	r8,r6[0x0]
8000743a:	10 3c       	cp.w	r12,r8
8000743c:	c0 a2       	brcc	80007450 <__cxa_demangle+0x98>
8000743e:	08 9b       	mov	r11,r4
80007440:	0a 9c       	mov	r12,r5
80007442:	f0 1f 00 0e 	mcall	80007478 <__cxa_demangle+0xc0>
80007446:	08 9c       	mov	r12,r4
80007448:	0a 94       	mov	r4,r5
8000744a:	f0 1f 00 0a 	mcall	80007470 <__cxa_demangle+0xb8>
8000744e:	c0 58       	rjmp	80007458 <__cxa_demangle+0xa0>
80007450:	0a 9c       	mov	r12,r5
80007452:	f0 1f 00 08 	mcall	80007470 <__cxa_demangle+0xb8>
80007456:	8d 03       	st.w	r6[0x0],r3
80007458:	58 07       	cp.w	r7,0
8000745a:	c0 50       	breq	80007464 <__cxa_demangle+0xac>
8000745c:	30 08       	mov	r8,0
8000745e:	8f 08       	st.w	r7[0x0],r8
80007460:	c0 28       	rjmp	80007464 <__cxa_demangle+0xac>
80007462:	30 04       	mov	r4,0
80007464:	08 9c       	mov	r12,r4
80007466:	2f cd       	sub	sp,-16
80007468:	d8 32       	popm	r0-r7,pc
8000746a:	00 00       	add	r0,r0
8000746c:	80 00       	ld.sh	r0,r0[0x0]
8000746e:	74 7c       	ld.w	r12,r10[0x1c]
80007470:	80 00       	ld.sh	r0,r0[0x0]
80007472:	90 10       	ld.sh	r0,r8[0x2]
80007474:	80 00       	ld.sh	r0,r0[0x0]
80007476:	9b d2       	st.w	sp[0x34],r2
80007478:	80 00       	ld.sh	r0,r0[0x0]
8000747a:	9b c0       	st.w	sp[0x30],r0

8000747c <d_growable_string_callback_adapter>:
8000747c:	d4 31       	pushm	r0-r7,lr
8000747e:	74 18       	ld.w	r8,r10[0x4]
80007480:	14 97       	mov	r7,r10
80007482:	2f f8       	sub	r8,-1
80007484:	16 96       	mov	r6,r11
80007486:	18 94       	mov	r4,r12
80007488:	16 08       	add	r8,r11
8000748a:	74 25       	ld.w	r5,r10[0x8]
8000748c:	0a 38       	cp.w	r8,r5
8000748e:	e0 88 00 1d 	brls	800074c8 <d_growable_string_callback_adapter+0x4c>
80007492:	74 39       	ld.w	r9,r10[0xc]
80007494:	58 09       	cp.w	r9,0
80007496:	c1 91       	brne	800074c8 <d_growable_string_callback_adapter+0x4c>
80007498:	58 05       	cp.w	r5,0
8000749a:	f9 b5 00 02 	moveq	r5,2
8000749e:	c0 28       	rjmp	800074a2 <d_growable_string_callback_adapter+0x26>
800074a0:	a1 75       	lsl	r5,0x1
800074a2:	10 35       	cp.w	r5,r8
800074a4:	cf e3       	brcs	800074a0 <d_growable_string_callback_adapter+0x24>
800074a6:	0a 9b       	mov	r11,r5
800074a8:	6e 0c       	ld.w	r12,r7[0x0]
800074aa:	f0 1f 00 12 	mcall	800074f0 <d_growable_string_callback_adapter+0x74>
800074ae:	18 93       	mov	r3,r12
800074b0:	c0 a1       	brne	800074c4 <d_growable_string_callback_adapter+0x48>
800074b2:	6e 0c       	ld.w	r12,r7[0x0]
800074b4:	f0 1f 00 10 	mcall	800074f4 <d_growable_string_callback_adapter+0x78>
800074b8:	30 18       	mov	r8,1
800074ba:	8f 23       	st.w	r7[0x8],r3
800074bc:	8f 03       	st.w	r7[0x0],r3
800074be:	8f 13       	st.w	r7[0x4],r3
800074c0:	8f 38       	st.w	r7[0xc],r8
800074c2:	c0 38       	rjmp	800074c8 <d_growable_string_callback_adapter+0x4c>
800074c4:	8f 0c       	st.w	r7[0x0],r12
800074c6:	8f 25       	st.w	r7[0x8],r5
800074c8:	6e 35       	ld.w	r5,r7[0xc]
800074ca:	58 05       	cp.w	r5,0
800074cc:	c1 11       	brne	800074ee <d_growable_string_callback_adapter+0x72>
800074ce:	6e 18       	ld.w	r8,r7[0x4]
800074d0:	6e 0c       	ld.w	r12,r7[0x0]
800074d2:	0c 9a       	mov	r10,r6
800074d4:	10 0c       	add	r12,r8
800074d6:	08 9b       	mov	r11,r4
800074d8:	f0 1f 00 08 	mcall	800074f8 <d_growable_string_callback_adapter+0x7c>
800074dc:	6e 18       	ld.w	r8,r7[0x4]
800074de:	6e 09       	ld.w	r9,r7[0x0]
800074e0:	0c 09       	add	r9,r6
800074e2:	f2 08 0b 05 	st.b	r9[r8],r5
800074e6:	6e 18       	ld.w	r8,r7[0x4]
800074e8:	f0 06 00 06 	add	r6,r8,r6
800074ec:	8f 16       	st.w	r7[0x4],r6
800074ee:	d8 32       	popm	r0-r7,pc
800074f0:	80 00       	ld.sh	r0,r0[0x0]
800074f2:	96 ec       	ld.uh	r12,r11[0xc]
800074f4:	80 00       	ld.sh	r0,r0[0x0]
800074f6:	90 10       	ld.sh	r0,r8[0x2]
800074f8:	80 00       	ld.sh	r0,r0[0x0]
800074fa:	94 c8       	ld.uh	r8,r10[0x8]

800074fc <standard_subs>:
800074fc:	74 00 00 00 80 00 eb 0c 00 00 00 03 80 00 eb 0c     t...............
8000750c:	00 00 00 03 00 00 00 00 00 00 00 00 61 00 00 00     ............a...
8000751c:	80 00 ee 64 00 00 00 0e 80 00 ee 64 00 00 00 0e     ...d.......d....
8000752c:	80 00 ee 74 00 00 00 09 62 00 00 00 80 00 ee 80     ...t....b.......
8000753c:	00 00 00 11 80 00 ee 80 00 00 00 11 80 00 ee 94     ................
8000754c:	00 00 00 0c 73 00 00 00 80 00 ee a4 00 00 00 0b     ....s...........
8000755c:	80 00 ee b0 00 00 00 46 80 00 ee 94 00 00 00 0c     .......F........
8000756c:	69 00 00 00 80 00 ee f8 00 00 00 0c 80 00 ef 08     i...............
8000757c:	00 00 00 31 80 00 ef 3c 00 00 00 0d 6f 00 00 00     ...1...<....o...
8000758c:	80 00 ef 4c 00 00 00 0c 80 00 ef 5c 00 00 00 31     ...L.......\...1
8000759c:	80 00 ef 90 00 00 00 0d 64 00 00 00 80 00 ef a0     ........d.......
800075ac:	00 00 00 0d 80 00 ef b0 00 00 00 32 80 00 ef e4     ...........2....
800075bc:	00 00 00 0e                                         ....

800075c0 <cplus_demangle_builtin_types>:
800075c0:	80 00 ed 1c 00 00 00 0b 80 00 ed 1c 00 00 00 0b     ................
800075d0:	00 00 00 00 80 00 ed 28 00 00 00 04 80 00 ed 30     .......(.......0
800075e0:	00 00 00 07 00 00 00 07 80 00 ed 38 00 00 00 04     ...........8....
800075f0:	80 00 ed 40 00 00 00 04 00 00 00 00 80 00 ed 48     ...@...........H
80007600:	00 00 00 06 80 00 ed 48 00 00 00 06 00 00 00 08     .......H........
80007610:	80 00 ed 50 00 00 00 0b 80 00 ed 50 00 00 00 0b     ...P.......P....
80007620:	00 00 00 08 80 00 ed 5c 00 00 00 05 80 00 ed 5c     .......\.......\
80007630:	00 00 00 05 00 00 00 08 80 00 ed 64 00 00 00 0a     ...........d....
80007640:	80 00 ed 64 00 00 00 0a 00 00 00 08 80 00 ed 70     ...d...........p
80007650:	00 00 00 0d 80 00 ed 70 00 00 00 0d 00 00 00 00     .......p........
80007660:	80 00 ed 80 00 00 00 03 80 00 ed 80 00 00 00 03     ................
80007670:	00 00 00 01 80 00 ed 84 00 00 00 0c 80 00 ed 94     ................
80007680:	00 00 00 08 00 00 00 02 00 00 00 00 00 00 00 00     ................
	...
8000769c:	80 00 ed a0 00 00 00 04 80 00 ed a0 00 00 00 04     ................
800076ac:	00 00 00 03 80 00 ed a8 00 00 00 0d 80 00 ed a8     ................
800076bc:	00 00 00 0d 00 00 00 04 80 00 ed b8 00 00 00 08     ................
800076cc:	80 00 ed b8 00 00 00 08 00 00 00 00 80 00 ed c4     ................
800076dc:	00 00 00 11 80 00 ed c4 00 00 00 11 00 00 00 00     ................
	...
80007728:	80 00 ed d8 00 00 00 05 80 00 ed d8 00 00 00 05     ................
80007738:	00 00 00 00 80 00 ed e0 00 00 00 0e 80 00 ed e0     ................
80007748:	00 00 00 0e 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...
80007764:	80 00 ed f0 00 00 00 04 80 00 ed f0 00 00 00 04     ................
80007774:	00 00 00 09 80 00 ed f8 00 00 00 07 80 00 ed 38     ...............8
80007784:	00 00 00 04 00 00 00 00 80 00 ee 00 00 00 00 09     ................
80007794:	80 00 ed a0 00 00 00 04 00 00 00 05 80 00 ee 0c     ................
800077a4:	00 00 00 12 80 00 ee 0c 00 00 00 12 00 00 00 06     ................
800077b4:	80 00 ec 90 00 00 00 03 80 00 ec 90 00 00 00 03     ................
800077c4:	00 00 00 00 80 00 ee 20 00 00 00 09 80 00 ee 20     ....... ....... 
800077d4:	00 00 00 09 00 00 00 00 80 00 ee 2c 00 00 00 09     ...........,....
800077e4:	80 00 ee 2c 00 00 00 09 00 00 00 00 80 00 ee 38     ...,...........8
800077f4:	00 00 00 0a 80 00 ee 38 00 00 00 0a 00 00 00 00     .......8........
80007804:	80 00 ee 44 00 00 00 04 80 00 ee 44 00 00 00 04     ...D.......D....
80007814:	00 00 00 08 80 00 ee 4c 00 00 00 08 80 00 ee 4c     .......L.......L
80007824:	00 00 00 08 00 00 00 00 80 00 ee 58 00 00 00 08     ...........X....
80007834:	80 00 ee 58 00 00 00 08 00 00 00 00                 ...X........

80007840 <cplus_demangle_operators>:
80007840:	80 00 ef f4 80 00 ef f8 00 00 00 02 00 00 00 02     ................
80007850:	80 00 ef fc 80 00 f0 00 00 00 00 01 00 00 00 02     ................
80007860:	80 00 f0 04 80 00 ed 00 00 00 00 02 00 00 00 02     ................
80007870:	80 00 f0 08 80 00 f0 0c 00 00 00 01 00 00 00 01     ................
80007880:	80 00 f0 10 80 00 f0 0c 00 00 00 01 00 00 00 02     ................
80007890:	80 00 ea f8 80 00 f0 14 00 00 00 02 00 00 00 02     ................
800078a0:	80 00 f0 18 80 00 f0 1c 00 00 00 01 00 00 00 02     ................
800078b0:	80 00 f0 20 80 00 f0 24 00 00 00 01 00 00 00 01     ... ...$........
800078c0:	80 00 f0 28 80 00 f0 2c 00 00 00 02 00 00 00 02     ...(...,........
800078d0:	80 00 f0 30 80 00 f0 34 00 00 00 08 00 00 00 01     ...0...4........
800078e0:	80 00 f0 40 80 00 f0 44 00 00 00 01 00 00 00 01     ...@...D........
800078f0:	80 00 f0 48 80 00 f0 4c 00 00 00 06 00 00 00 01     ...H...L........
80007900:	80 00 f0 54 80 00 f0 58 00 00 00 01 00 00 00 02     ...T...X........
80007910:	80 00 f0 5c 80 00 f0 60 00 00 00 01 00 00 00 02     ...\...`........
80007920:	80 00 f0 64 80 00 f0 68 00 00 00 02 00 00 00 02     ...d...h........
80007930:	80 00 f0 6c 80 00 f0 70 00 00 00 01 00 00 00 02     ...l...p........
80007940:	80 00 f0 74 80 00 f0 78 00 00 00 02 00 00 00 02     ...t...x........
80007950:	80 00 f0 7c 80 00 f0 80 00 00 00 02 00 00 00 02     ...|............
80007960:	80 00 f0 84 80 00 ef 38 00 00 00 01 00 00 00 02     .......8........
80007970:	80 00 f0 88 80 00 eb 1c 00 00 00 02 00 00 00 02     ................
80007980:	80 00 f0 8c 80 00 f0 90 00 00 00 03 00 00 00 02     ................
80007990:	80 00 ed 4c 80 00 f0 94 00 00 00 02 00 00 00 02     ...L............
800079a0:	80 00 f0 98 80 00 f0 9c 00 00 00 02 00 00 00 02     ................
800079b0:	80 00 f0 a0 80 00 f0 a4 00 00 00 01 00 00 00 02     ................
800079c0:	80 00 f0 a8 80 00 f0 ac 00 00 00 02 00 00 00 02     ................
800079d0:	80 00 f0 b0 80 00 f0 b4 00 00 00 02 00 00 00 02     ................
800079e0:	80 00 f0 b8 80 00 f0 bc 00 00 00 01 00 00 00 02     ................
800079f0:	80 00 f0 c0 80 00 f0 44 00 00 00 01 00 00 00 02     .......D........
80007a00:	80 00 f0 c4 80 00 f0 c8 00 00 00 02 00 00 00 01     ................
80007a10:	80 00 f0 cc 80 00 f0 d0 00 00 00 05 00 00 00 01     ................
80007a20:	80 00 f0 d8 80 00 f0 dc 00 00 00 02 00 00 00 02     ................
80007a30:	80 00 ee 1c 80 00 f0 bc 00 00 00 01 00 00 00 01     ................
80007a40:	80 00 f0 e0 80 00 f0 e4 00 00 00 01 00 00 00 01     ................
80007a50:	80 00 f0 e8 80 00 f0 ec 00 00 00 03 00 00 00 01     ................
80007a60:	80 00 f0 f0 80 00 f0 f4 00 00 00 02 00 00 00 02     ................
80007a70:	80 00 f0 f8 80 00 f0 fc 00 00 00 02 00 00 00 02     ................
80007a80:	80 00 ee 70 80 00 f1 00 00 00 00 01 00 00 00 02     ...p............
80007a90:	80 00 f1 04 80 00 f1 08 00 00 00 02 00 00 00 02     ................
80007aa0:	80 00 f1 0c 80 00 f1 10 00 00 00 01 00 00 00 02     ................
80007ab0:	80 00 f1 14 80 00 f1 18 00 00 00 03 00 00 00 02     ................
80007ac0:	80 00 f1 1c 80 00 f1 20 00 00 00 02 00 00 00 01     ....... ........
80007ad0:	80 00 f1 24 80 00 f1 10 00 00 00 01 00 00 00 01     ...$............
80007ae0:	80 00 f1 28 80 00 f1 2c 00 00 00 02 00 00 00 02     ...(...,........
80007af0:	80 00 f1 30 80 00 f1 34 00 00 00 01 00 00 00 03     ...0...4........
80007b00:	80 00 f1 38 80 00 f1 3c 00 00 00 02 00 00 00 02     ...8...<........
80007b10:	80 00 f1 40 80 00 f1 44 00 00 00 03 00 00 00 02     ...@...D........
80007b20:	80 00 f1 48 80 00 f1 4c 00 00 00 01 00 00 00 02     ...H...L........
80007b30:	80 00 f1 50 80 00 f1 54 00 00 00 02 00 00 00 02     ...P...T........
80007b40:	80 00 ec fc 80 00 f1 58 00 00 00 07 00 00 00 01     .......X........
80007b50:	80 00 f1 60 80 00 f1 58 00 00 00 07 00 00 00 01     ...`...X........
80007b60:	80 00 f1 64 80 00 f1 68 00 00 00 08 00 00 00 01     ...d...h........
80007b70:	80 00 f1 74 80 00 f1 68 00 00 00 08 00 00 00 01     ...t...h........
	...

80007b90 <__avr32_f64_mul>:
80007b90:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80007b94:	e0 80 00 dc 	breq	80007d4c <__avr32_f64_mul_op1_zero>
80007b98:	d4 21       	pushm	r4-r7,lr
80007b9a:	f7 e9 20 0e 	eor	lr,r11,r9
80007b9e:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80007ba2:	30 15       	mov	r5,1
80007ba4:	c4 30       	breq	80007c2a <__avr32_f64_mul_op1_subnormal>
80007ba6:	ab 6b       	lsl	r11,0xa
80007ba8:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80007bac:	ab 6a       	lsl	r10,0xa
80007bae:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80007bb2:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80007bb6:	c5 c0       	breq	80007c6e <__avr32_f64_mul_op2_subnormal>
80007bb8:	a1 78       	lsl	r8,0x1
80007bba:	5c f9       	rol	r9
80007bbc:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80007bc0:	e0 47 07 ff 	cp.w	r7,2047
80007bc4:	c7 70       	breq	80007cb2 <__avr32_f64_mul_op_nan_or_inf>
80007bc6:	e0 46 07 ff 	cp.w	r6,2047
80007bca:	c7 40       	breq	80007cb2 <__avr32_f64_mul_op_nan_or_inf>
80007bcc:	ee 06 00 0c 	add	r12,r7,r6
80007bd0:	e0 2c 03 fe 	sub	r12,1022
80007bd4:	f6 08 06 44 	mulu.d	r4,r11,r8
80007bd8:	f4 09 07 44 	macu.d	r4,r10,r9
80007bdc:	f4 08 06 46 	mulu.d	r6,r10,r8
80007be0:	f6 09 06 4a 	mulu.d	r10,r11,r9
80007be4:	08 07       	add	r7,r4
80007be6:	f4 05 00 4a 	adc	r10,r10,r5
80007bea:	5c 0b       	acr	r11
80007bec:	ed bb 00 14 	bld	r11,0x14
80007bf0:	c0 50       	breq	80007bfa <__avr32_f64_mul+0x6a>
80007bf2:	a1 77       	lsl	r7,0x1
80007bf4:	5c fa       	rol	r10
80007bf6:	5c fb       	rol	r11
80007bf8:	20 1c       	sub	r12,1
80007bfa:	58 0c       	cp.w	r12,0
80007bfc:	e0 8a 00 6f 	brle	80007cda <__avr32_f64_mul_res_subnormal>
80007c00:	e0 4c 07 ff 	cp.w	r12,2047
80007c04:	e0 84 00 9c 	brge	80007d3c <__avr32_f64_mul_res_inf>
80007c08:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80007c0c:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80007c10:	ef e6 12 17 	or	r7,r7,r6>>0x1
80007c14:	ee 17 80 00 	eorh	r7,0x8000
80007c18:	f1 b7 04 20 	satu	r7,0x1
80007c1c:	0e 0a       	add	r10,r7
80007c1e:	5c 0b       	acr	r11
80007c20:	ed be 00 1f 	bld	lr,0x1f
80007c24:	ef bb 00 1f 	bst	r11,0x1f
80007c28:	d8 22       	popm	r4-r7,pc

80007c2a <__avr32_f64_mul_op1_subnormal>:
80007c2a:	e4 1b 00 0f 	andh	r11,0xf
80007c2e:	f4 0c 12 00 	clz	r12,r10
80007c32:	f6 06 12 00 	clz	r6,r11
80007c36:	f7 bc 03 e1 	sublo	r12,-31
80007c3a:	f8 06 17 30 	movlo	r6,r12
80007c3e:	f7 b6 02 01 	subhs	r6,1
80007c42:	e0 46 00 20 	cp.w	r6,32
80007c46:	c0 d4       	brge	80007c60 <__avr32_f64_mul_op1_subnormal+0x36>
80007c48:	ec 0c 11 20 	rsub	r12,r6,32
80007c4c:	f6 06 09 4b 	lsl	r11,r11,r6
80007c50:	f4 0c 0a 4c 	lsr	r12,r10,r12
80007c54:	18 4b       	or	r11,r12
80007c56:	f4 06 09 4a 	lsl	r10,r10,r6
80007c5a:	20 b6       	sub	r6,11
80007c5c:	0c 17       	sub	r7,r6
80007c5e:	ca ab       	rjmp	80007bb2 <__avr32_f64_mul+0x22>
80007c60:	f4 06 09 4b 	lsl	r11,r10,r6
80007c64:	c6 40       	breq	80007d2c <__avr32_f64_mul_res_zero>
80007c66:	30 0a       	mov	r10,0
80007c68:	20 b6       	sub	r6,11
80007c6a:	0c 17       	sub	r7,r6
80007c6c:	ca 3b       	rjmp	80007bb2 <__avr32_f64_mul+0x22>

80007c6e <__avr32_f64_mul_op2_subnormal>:
80007c6e:	e4 19 00 0f 	andh	r9,0xf
80007c72:	f0 0c 12 00 	clz	r12,r8
80007c76:	f2 05 12 00 	clz	r5,r9
80007c7a:	f7 bc 03 ea 	sublo	r12,-22
80007c7e:	f8 05 17 30 	movlo	r5,r12
80007c82:	f7 b5 02 0a 	subhs	r5,10
80007c86:	e0 45 00 20 	cp.w	r5,32
80007c8a:	c0 d4       	brge	80007ca4 <__avr32_f64_mul_op2_subnormal+0x36>
80007c8c:	ea 0c 11 20 	rsub	r12,r5,32
80007c90:	f2 05 09 49 	lsl	r9,r9,r5
80007c94:	f0 0c 0a 4c 	lsr	r12,r8,r12
80007c98:	18 49       	or	r9,r12
80007c9a:	f0 05 09 48 	lsl	r8,r8,r5
80007c9e:	20 25       	sub	r5,2
80007ca0:	0a 16       	sub	r6,r5
80007ca2:	c8 fb       	rjmp	80007bc0 <__avr32_f64_mul+0x30>
80007ca4:	f0 05 09 49 	lsl	r9,r8,r5
80007ca8:	c4 20       	breq	80007d2c <__avr32_f64_mul_res_zero>
80007caa:	30 08       	mov	r8,0
80007cac:	20 25       	sub	r5,2
80007cae:	0a 16       	sub	r6,r5
80007cb0:	c8 8b       	rjmp	80007bc0 <__avr32_f64_mul+0x30>

80007cb2 <__avr32_f64_mul_op_nan_or_inf>:
80007cb2:	e4 19 00 0f 	andh	r9,0xf
80007cb6:	e4 1b 00 0f 	andh	r11,0xf
80007cba:	14 4b       	or	r11,r10
80007cbc:	10 49       	or	r9,r8
80007cbe:	e0 47 07 ff 	cp.w	r7,2047
80007cc2:	c0 91       	brne	80007cd4 <__avr32_f64_mul_op1_not_naninf>
80007cc4:	58 0b       	cp.w	r11,0
80007cc6:	c3 81       	brne	80007d36 <__avr32_f64_mul_res_nan>
80007cc8:	e0 46 07 ff 	cp.w	r6,2047
80007ccc:	c3 81       	brne	80007d3c <__avr32_f64_mul_res_inf>
80007cce:	58 09       	cp.w	r9,0
80007cd0:	c3 60       	breq	80007d3c <__avr32_f64_mul_res_inf>
80007cd2:	c3 28       	rjmp	80007d36 <__avr32_f64_mul_res_nan>

80007cd4 <__avr32_f64_mul_op1_not_naninf>:
80007cd4:	58 09       	cp.w	r9,0
80007cd6:	c3 30       	breq	80007d3c <__avr32_f64_mul_res_inf>
80007cd8:	c2 f8       	rjmp	80007d36 <__avr32_f64_mul_res_nan>

80007cda <__avr32_f64_mul_res_subnormal>:
80007cda:	5c 3c       	neg	r12
80007cdc:	2f fc       	sub	r12,-1
80007cde:	f1 bc 04 c0 	satu	r12,0x6
80007ce2:	e0 4c 00 20 	cp.w	r12,32
80007ce6:	c1 14       	brge	80007d08 <__avr32_f64_mul_res_subnormal+0x2e>
80007ce8:	f8 08 11 20 	rsub	r8,r12,32
80007cec:	0e 46       	or	r6,r7
80007cee:	ee 0c 0a 47 	lsr	r7,r7,r12
80007cf2:	f4 08 09 49 	lsl	r9,r10,r8
80007cf6:	12 47       	or	r7,r9
80007cf8:	f4 0c 0a 4a 	lsr	r10,r10,r12
80007cfc:	f6 08 09 49 	lsl	r9,r11,r8
80007d00:	12 4a       	or	r10,r9
80007d02:	f6 0c 0a 4b 	lsr	r11,r11,r12
80007d06:	c8 3b       	rjmp	80007c0c <__avr32_f64_mul+0x7c>
80007d08:	f8 08 11 20 	rsub	r8,r12,32
80007d0c:	f9 b9 00 00 	moveq	r9,0
80007d10:	c0 30       	breq	80007d16 <__avr32_f64_mul_res_subnormal+0x3c>
80007d12:	f6 08 09 49 	lsl	r9,r11,r8
80007d16:	0e 46       	or	r6,r7
80007d18:	ed ea 10 16 	or	r6,r6,r10<<0x1
80007d1c:	f4 0c 0a 4a 	lsr	r10,r10,r12
80007d20:	f3 ea 10 07 	or	r7,r9,r10
80007d24:	f6 0c 0a 4a 	lsr	r10,r11,r12
80007d28:	30 0b       	mov	r11,0
80007d2a:	c7 1b       	rjmp	80007c0c <__avr32_f64_mul+0x7c>

80007d2c <__avr32_f64_mul_res_zero>:
80007d2c:	1c 9b       	mov	r11,lr
80007d2e:	e6 1b 80 00 	andh	r11,0x8000,COH
80007d32:	30 0a       	mov	r10,0
80007d34:	d8 22       	popm	r4-r7,pc

80007d36 <__avr32_f64_mul_res_nan>:
80007d36:	3f fb       	mov	r11,-1
80007d38:	3f fa       	mov	r10,-1
80007d3a:	d8 22       	popm	r4-r7,pc

80007d3c <__avr32_f64_mul_res_inf>:
80007d3c:	f0 6b 00 00 	mov	r11,-1048576
80007d40:	ed be 00 1f 	bld	lr,0x1f
80007d44:	ef bb 00 1f 	bst	r11,0x1f
80007d48:	30 0a       	mov	r10,0
80007d4a:	d8 22       	popm	r4-r7,pc

80007d4c <__avr32_f64_mul_op1_zero>:
80007d4c:	f7 e9 20 0b 	eor	r11,r11,r9
80007d50:	e6 1b 80 00 	andh	r11,0x8000,COH
80007d54:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80007d58:	e0 4c 07 ff 	cp.w	r12,2047
80007d5c:	5e 1c       	retne	r12
80007d5e:	3f fa       	mov	r10,-1
80007d60:	3f fb       	mov	r11,-1
80007d62:	5e fc       	retal	r12

80007d64 <__avr32_f64_sub_from_add>:
80007d64:	ee 19 80 00 	eorh	r9,0x8000

80007d68 <__avr32_f64_sub>:
80007d68:	f7 e9 20 0c 	eor	r12,r11,r9
80007d6c:	e0 86 00 ca 	brmi	80007f00 <__avr32_f64_add_from_sub>
80007d70:	eb cd 40 e0 	pushm	r5-r7,lr
80007d74:	16 9c       	mov	r12,r11
80007d76:	e6 1c 80 00 	andh	r12,0x8000,COH
80007d7a:	bf db       	cbr	r11,0x1f
80007d7c:	bf d9       	cbr	r9,0x1f
80007d7e:	10 3a       	cp.w	r10,r8
80007d80:	f2 0b 13 00 	cpc	r11,r9
80007d84:	c0 92       	brcc	80007d96 <__avr32_f64_sub+0x2e>
80007d86:	16 97       	mov	r7,r11
80007d88:	12 9b       	mov	r11,r9
80007d8a:	0e 99       	mov	r9,r7
80007d8c:	14 97       	mov	r7,r10
80007d8e:	10 9a       	mov	r10,r8
80007d90:	0e 98       	mov	r8,r7
80007d92:	ee 1c 80 00 	eorh	r12,0x8000
80007d96:	f6 07 16 14 	lsr	r7,r11,0x14
80007d9a:	ab 7b       	lsl	r11,0xb
80007d9c:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80007da0:	ab 7a       	lsl	r10,0xb
80007da2:	bf bb       	sbr	r11,0x1f
80007da4:	f2 06 16 14 	lsr	r6,r9,0x14
80007da8:	c4 50       	breq	80007e32 <__avr32_f64_sub_opL_subnormal>
80007daa:	ab 79       	lsl	r9,0xb
80007dac:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80007db0:	ab 78       	lsl	r8,0xb
80007db2:	bf b9       	sbr	r9,0x1f

80007db4 <__avr32_f64_sub_opL_subnormal_done>:
80007db4:	e0 47 07 ff 	cp.w	r7,2047
80007db8:	c5 00       	breq	80007e58 <__avr32_f64_sub_opH_nan_or_inf>
80007dba:	0e 26       	rsub	r6,r7
80007dbc:	c1 20       	breq	80007de0 <__avr32_f64_sub_shift_done>
80007dbe:	ec 05 11 20 	rsub	r5,r6,32
80007dc2:	e0 46 00 20 	cp.w	r6,32
80007dc6:	c7 d2       	brcc	80007ec0 <__avr32_f64_sub_longshift>
80007dc8:	f0 05 09 4e 	lsl	lr,r8,r5
80007dcc:	f2 05 09 45 	lsl	r5,r9,r5
80007dd0:	f0 06 0a 48 	lsr	r8,r8,r6
80007dd4:	f2 06 0a 49 	lsr	r9,r9,r6
80007dd8:	0a 48       	or	r8,r5
80007dda:	58 0e       	cp.w	lr,0
80007ddc:	5f 1e       	srne	lr
80007dde:	1c 48       	or	r8,lr

80007de0 <__avr32_f64_sub_shift_done>:
80007de0:	10 1a       	sub	r10,r8
80007de2:	f6 09 01 4b 	sbc	r11,r11,r9
80007de6:	f6 06 12 00 	clz	r6,r11
80007dea:	c0 e0       	breq	80007e06 <__avr32_f64_sub_longnormalize_done>
80007dec:	c7 93       	brcs	80007ede <__avr32_f64_sub_longnormalize>
80007dee:	ec 0e 11 20 	rsub	lr,r6,32
80007df2:	f6 06 09 4b 	lsl	r11,r11,r6
80007df6:	f4 0e 0a 4e 	lsr	lr,r10,lr
80007dfa:	1c 4b       	or	r11,lr
80007dfc:	f4 06 09 4a 	lsl	r10,r10,r6
80007e00:	0c 17       	sub	r7,r6
80007e02:	e0 8a 00 3a 	brle	80007e76 <__avr32_f64_sub_subnormal_result>

80007e06 <__avr32_f64_sub_longnormalize_done>:
80007e06:	f4 09 15 15 	lsl	r9,r10,0x15
80007e0a:	ab 9a       	lsr	r10,0xb
80007e0c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80007e10:	ab 9b       	lsr	r11,0xb
80007e12:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80007e16:	18 4b       	or	r11,r12

80007e18 <__avr32_f64_sub_round>:
80007e18:	30 07       	mov	r7,0
80007e1a:	ea 17 80 00 	orh	r7,0x8000
80007e1e:	ed ba 00 00 	bld	r10,0x0
80007e22:	f7 b7 01 ff 	subne	r7,-1
80007e26:	0e 39       	cp.w	r9,r7
80007e28:	5f 29       	srhs	r9
80007e2a:	12 0a       	add	r10,r9
80007e2c:	5c 0b       	acr	r11
80007e2e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007e32 <__avr32_f64_sub_opL_subnormal>:
80007e32:	ab 79       	lsl	r9,0xb
80007e34:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80007e38:	ab 78       	lsl	r8,0xb
80007e3a:	f3 e8 10 0e 	or	lr,r9,r8
80007e3e:	f9 b6 01 01 	movne	r6,1
80007e42:	ee 0e 11 00 	rsub	lr,r7,0
80007e46:	f9 b7 00 01 	moveq	r7,1
80007e4a:	ef bb 00 1f 	bst	r11,0x1f
80007e4e:	f7 ea 10 0e 	or	lr,r11,r10
80007e52:	f9 b7 00 00 	moveq	r7,0
80007e56:	ca fb       	rjmp	80007db4 <__avr32_f64_sub_opL_subnormal_done>

80007e58 <__avr32_f64_sub_opH_nan_or_inf>:
80007e58:	bf db       	cbr	r11,0x1f
80007e5a:	f7 ea 10 0e 	or	lr,r11,r10
80007e5e:	c0 81       	brne	80007e6e <__avr32_f64_sub_return_nan>
80007e60:	e0 46 07 ff 	cp.w	r6,2047
80007e64:	c0 50       	breq	80007e6e <__avr32_f64_sub_return_nan>
80007e66:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80007e6a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007e6e <__avr32_f64_sub_return_nan>:
80007e6e:	3f fa       	mov	r10,-1
80007e70:	3f fb       	mov	r11,-1
80007e72:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007e76 <__avr32_f64_sub_subnormal_result>:
80007e76:	5c 37       	neg	r7
80007e78:	2f f7       	sub	r7,-1
80007e7a:	f1 b7 04 c0 	satu	r7,0x6
80007e7e:	e0 47 00 20 	cp.w	r7,32
80007e82:	c1 14       	brge	80007ea4 <__avr32_f64_sub_subnormal_result+0x2e>
80007e84:	ee 08 11 20 	rsub	r8,r7,32
80007e88:	f4 08 09 49 	lsl	r9,r10,r8
80007e8c:	5f 16       	srne	r6
80007e8e:	f4 07 0a 4a 	lsr	r10,r10,r7
80007e92:	0c 4a       	or	r10,r6
80007e94:	f6 08 09 49 	lsl	r9,r11,r8
80007e98:	f5 e9 10 0a 	or	r10,r10,r9
80007e9c:	f4 07 0a 4b 	lsr	r11,r10,r7
80007ea0:	30 07       	mov	r7,0
80007ea2:	cb 2b       	rjmp	80007e06 <__avr32_f64_sub_longnormalize_done>
80007ea4:	ee 08 11 40 	rsub	r8,r7,64
80007ea8:	f6 08 09 49 	lsl	r9,r11,r8
80007eac:	14 49       	or	r9,r10
80007eae:	5f 16       	srne	r6
80007eb0:	f6 07 0a 4a 	lsr	r10,r11,r7
80007eb4:	0c 4a       	or	r10,r6
80007eb6:	30 0b       	mov	r11,0
80007eb8:	30 07       	mov	r7,0
80007eba:	ca 6b       	rjmp	80007e06 <__avr32_f64_sub_longnormalize_done>
80007ebc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007ec0 <__avr32_f64_sub_longshift>:
80007ec0:	f1 b6 04 c0 	satu	r6,0x6
80007ec4:	f0 0e 17 00 	moveq	lr,r8
80007ec8:	c0 40       	breq	80007ed0 <__avr32_f64_sub_longshift+0x10>
80007eca:	f2 05 09 4e 	lsl	lr,r9,r5
80007ece:	10 4e       	or	lr,r8
80007ed0:	f2 06 0a 48 	lsr	r8,r9,r6
80007ed4:	30 09       	mov	r9,0
80007ed6:	58 0e       	cp.w	lr,0
80007ed8:	5f 1e       	srne	lr
80007eda:	1c 48       	or	r8,lr
80007edc:	c8 2b       	rjmp	80007de0 <__avr32_f64_sub_shift_done>

80007ede <__avr32_f64_sub_longnormalize>:
80007ede:	f4 06 12 00 	clz	r6,r10
80007ee2:	f9 b7 03 00 	movlo	r7,0
80007ee6:	f9 b6 03 00 	movlo	r6,0
80007eea:	f9 bc 03 00 	movlo	r12,0
80007eee:	f7 b6 02 e0 	subhs	r6,-32
80007ef2:	f4 06 09 4b 	lsl	r11,r10,r6
80007ef6:	30 0a       	mov	r10,0
80007ef8:	0c 17       	sub	r7,r6
80007efa:	fe 9a ff be 	brle	80007e76 <__avr32_f64_sub_subnormal_result>
80007efe:	c8 4b       	rjmp	80007e06 <__avr32_f64_sub_longnormalize_done>

80007f00 <__avr32_f64_add_from_sub>:
80007f00:	ee 19 80 00 	eorh	r9,0x8000

80007f04 <__avr32_f64_add>:
80007f04:	f7 e9 20 0c 	eor	r12,r11,r9
80007f08:	fe 96 ff 2e 	brmi	80007d64 <__avr32_f64_sub_from_add>
80007f0c:	eb cd 40 e0 	pushm	r5-r7,lr
80007f10:	16 9c       	mov	r12,r11
80007f12:	e6 1c 80 00 	andh	r12,0x8000,COH
80007f16:	bf db       	cbr	r11,0x1f
80007f18:	bf d9       	cbr	r9,0x1f
80007f1a:	12 3b       	cp.w	r11,r9
80007f1c:	c0 72       	brcc	80007f2a <__avr32_f64_add+0x26>
80007f1e:	16 97       	mov	r7,r11
80007f20:	12 9b       	mov	r11,r9
80007f22:	0e 99       	mov	r9,r7
80007f24:	14 97       	mov	r7,r10
80007f26:	10 9a       	mov	r10,r8
80007f28:	0e 98       	mov	r8,r7
80007f2a:	30 0e       	mov	lr,0
80007f2c:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80007f30:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80007f34:	b5 ab       	sbr	r11,0x14
80007f36:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80007f3a:	c6 30       	breq	80008000 <__avr32_f64_add_op2_subnormal>
80007f3c:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80007f40:	b5 a9       	sbr	r9,0x14
80007f42:	e0 47 07 ff 	cp.w	r7,2047
80007f46:	c2 80       	breq	80007f96 <__avr32_f64_add_opH_nan_or_inf>
80007f48:	0e 26       	rsub	r6,r7
80007f4a:	c1 20       	breq	80007f6e <__avr32_f64_add_shift_done>
80007f4c:	e0 46 00 36 	cp.w	r6,54
80007f50:	c1 52       	brcc	80007f7a <__avr32_f64_add_res_of_done>
80007f52:	ec 05 11 20 	rsub	r5,r6,32
80007f56:	e0 46 00 20 	cp.w	r6,32
80007f5a:	c3 62       	brcc	80007fc6 <__avr32_f64_add_longshift>
80007f5c:	f0 05 09 4e 	lsl	lr,r8,r5
80007f60:	f2 05 09 45 	lsl	r5,r9,r5
80007f64:	f0 06 0a 48 	lsr	r8,r8,r6
80007f68:	f2 06 0a 49 	lsr	r9,r9,r6
80007f6c:	0a 48       	or	r8,r5

80007f6e <__avr32_f64_add_shift_done>:
80007f6e:	10 0a       	add	r10,r8
80007f70:	f6 09 00 4b 	adc	r11,r11,r9
80007f74:	ed bb 00 15 	bld	r11,0x15
80007f78:	c3 50       	breq	80007fe2 <__avr32_f64_add_res_of>

80007f7a <__avr32_f64_add_res_of_done>:
80007f7a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80007f7e:	18 4b       	or	r11,r12

80007f80 <__avr32_f64_add_round>:
80007f80:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80007f84:	18 4e       	or	lr,r12
80007f86:	ee 1e 80 00 	eorh	lr,0x8000
80007f8a:	f1 be 04 20 	satu	lr,0x1
80007f8e:	1c 0a       	add	r10,lr
80007f90:	5c 0b       	acr	r11
80007f92:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007f96 <__avr32_f64_add_opH_nan_or_inf>:
80007f96:	b5 cb       	cbr	r11,0x14
80007f98:	f7 ea 10 0e 	or	lr,r11,r10
80007f9c:	c1 11       	brne	80007fbe <__avr32_f64_add_return_nan>
80007f9e:	e0 46 07 ff 	cp.w	r6,2047
80007fa2:	c0 30       	breq	80007fa8 <__avr32_f64_add_opL_nan_or_inf>
80007fa4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007fa8 <__avr32_f64_add_opL_nan_or_inf>:
80007fa8:	b5 c9       	cbr	r9,0x14
80007faa:	f3 e8 10 0e 	or	lr,r9,r8
80007fae:	c0 81       	brne	80007fbe <__avr32_f64_add_return_nan>
80007fb0:	30 0a       	mov	r10,0
80007fb2:	30 0b       	mov	r11,0
80007fb4:	ea 1b 7f f0 	orh	r11,0x7ff0
80007fb8:	18 4b       	or	r11,r12
80007fba:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007fbe <__avr32_f64_add_return_nan>:
80007fbe:	3f fa       	mov	r10,-1
80007fc0:	3f fb       	mov	r11,-1
80007fc2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007fc6 <__avr32_f64_add_longshift>:
80007fc6:	f1 b6 04 c0 	satu	r6,0x6
80007fca:	f0 0e 17 00 	moveq	lr,r8
80007fce:	c0 60       	breq	80007fda <__avr32_f64_add_longshift+0x14>
80007fd0:	f2 05 09 4e 	lsl	lr,r9,r5
80007fd4:	58 08       	cp.w	r8,0
80007fd6:	5f 18       	srne	r8
80007fd8:	10 4e       	or	lr,r8
80007fda:	f2 06 0a 48 	lsr	r8,r9,r6
80007fde:	30 09       	mov	r9,0
80007fe0:	cc 7b       	rjmp	80007f6e <__avr32_f64_add_shift_done>

80007fe2 <__avr32_f64_add_res_of>:
80007fe2:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80007fe6:	a1 9b       	lsr	r11,0x1
80007fe8:	5d 0a       	ror	r10
80007fea:	5d 0e       	ror	lr
80007fec:	2f f7       	sub	r7,-1
80007fee:	e0 47 07 ff 	cp.w	r7,2047
80007ff2:	f9 ba 00 00 	moveq	r10,0
80007ff6:	f9 bb 00 00 	moveq	r11,0
80007ffa:	f9 be 00 00 	moveq	lr,0
80007ffe:	cb eb       	rjmp	80007f7a <__avr32_f64_add_res_of_done>

80008000 <__avr32_f64_add_op2_subnormal>:
80008000:	30 16       	mov	r6,1
80008002:	58 07       	cp.w	r7,0
80008004:	c9 f1       	brne	80007f42 <__avr32_f64_add+0x3e>
80008006:	b5 cb       	cbr	r11,0x14
80008008:	10 0a       	add	r10,r8
8000800a:	f6 09 00 4b 	adc	r11,r11,r9
8000800e:	18 4b       	or	r11,r12
80008010:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008014 <__avr32_f64_to_u32>:
80008014:	58 0b       	cp.w	r11,0
80008016:	5e 6d       	retmi	0

80008018 <__avr32_f64_to_s32>:
80008018:	f6 0c 15 01 	lsl	r12,r11,0x1
8000801c:	b5 9c       	lsr	r12,0x15
8000801e:	e0 2c 03 ff 	sub	r12,1023
80008022:	5e 3d       	retlo	0
80008024:	f8 0c 11 1f 	rsub	r12,r12,31
80008028:	16 99       	mov	r9,r11
8000802a:	ab 7b       	lsl	r11,0xb
8000802c:	bf bb       	sbr	r11,0x1f
8000802e:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008032:	f6 0c 0a 4b 	lsr	r11,r11,r12
80008036:	a1 79       	lsl	r9,0x1
80008038:	5e 2b       	reths	r11
8000803a:	5c 3b       	neg	r11
8000803c:	5e fb       	retal	r11

8000803e <__avr32_f32_cmp_lt>:
8000803e:	f8 0a 15 01 	lsl	r10,r12,0x1
80008042:	f6 09 15 01 	lsl	r9,r11,0x1
80008046:	f5 ba 00 00 	subfeq	r10,0
8000804a:	5e 0d       	reteq	0
8000804c:	30 08       	mov	r8,0
8000804e:	ea 18 ff 00 	orh	r8,0xff00
80008052:	10 3a       	cp.w	r10,r8
80008054:	5e bd       	rethi	0
80008056:	10 39       	cp.w	r9,r8
80008058:	5e bd       	rethi	0
8000805a:	f7 ec 20 08 	eor	r8,r11,r12
8000805e:	ed bc 00 1f 	bld	r12,0x1f
80008062:	5f 38       	srlo	r8
80008064:	5e 68       	retmi	r8
80008066:	c0 43       	brcs	8000806e <__avr32_f32_cmp_lt+0x30>
80008068:	16 3c       	cp.w	r12,r11
8000806a:	5e 2d       	reths	0
8000806c:	5e 3f       	retlo	1
8000806e:	18 3b       	cp.w	r11,r12
80008070:	5e 2d       	reths	0
80008072:	5e 3f       	retlo	1

80008074 <__avr32_f64_div>:
80008074:	eb cd 40 ff 	pushm	r0-r7,lr
80008078:	f7 e9 20 0e 	eor	lr,r11,r9
8000807c:	f6 07 16 14 	lsr	r7,r11,0x14
80008080:	a9 7b       	lsl	r11,0x9
80008082:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80008086:	a9 7a       	lsl	r10,0x9
80008088:	bd bb       	sbr	r11,0x1d
8000808a:	e4 1b 3f ff 	andh	r11,0x3fff
8000808e:	ab d7       	cbr	r7,0xb
80008090:	e0 80 00 cd 	breq	8000822a <__avr32_f64_div_round_subnormal+0x54>
80008094:	e0 47 07 ff 	cp.w	r7,2047
80008098:	e0 84 00 b6 	brge	80008204 <__avr32_f64_div_round_subnormal+0x2e>
8000809c:	f2 06 16 14 	lsr	r6,r9,0x14
800080a0:	a9 79       	lsl	r9,0x9
800080a2:	f3 e8 13 79 	or	r9,r9,r8>>0x17
800080a6:	a9 78       	lsl	r8,0x9
800080a8:	bd b9       	sbr	r9,0x1d
800080aa:	e4 19 3f ff 	andh	r9,0x3fff
800080ae:	ab d6       	cbr	r6,0xb
800080b0:	e0 80 00 e3 	breq	80008276 <__avr32_f64_div_round_subnormal+0xa0>
800080b4:	e0 46 07 ff 	cp.w	r6,2047
800080b8:	e0 84 00 b3 	brge	8000821e <__avr32_f64_div_round_subnormal+0x48>
800080bc:	0c 17       	sub	r7,r6
800080be:	fe 37 fc 01 	sub	r7,-1023
800080c2:	30 0c       	mov	r12,0
800080c4:	ea 1c 80 00 	orh	r12,0x8000
800080c8:	f8 03 16 01 	lsr	r3,r12,0x1
800080cc:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
800080d0:	5c d4       	com	r4
800080d2:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
800080d6:	e6 09 06 44 	mulu.d	r4,r3,r9
800080da:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800080de:	e6 05 06 44 	mulu.d	r4,r3,r5
800080e2:	ea 03 15 02 	lsl	r3,r5,0x2
800080e6:	e6 09 06 44 	mulu.d	r4,r3,r9
800080ea:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800080ee:	e6 05 06 44 	mulu.d	r4,r3,r5
800080f2:	ea 03 15 02 	lsl	r3,r5,0x2
800080f6:	e6 09 06 44 	mulu.d	r4,r3,r9
800080fa:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800080fe:	e6 05 06 44 	mulu.d	r4,r3,r5
80008102:	ea 03 15 02 	lsl	r3,r5,0x2
80008106:	e6 08 06 40 	mulu.d	r0,r3,r8
8000810a:	e4 09 07 40 	macu.d	r0,r2,r9
8000810e:	e6 09 06 44 	mulu.d	r4,r3,r9
80008112:	02 04       	add	r4,r1
80008114:	5c 05       	acr	r5
80008116:	a3 65       	lsl	r5,0x2
80008118:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000811c:	a3 64       	lsl	r4,0x2
8000811e:	5c 34       	neg	r4
80008120:	f8 05 01 45 	sbc	r5,r12,r5
80008124:	e6 04 06 40 	mulu.d	r0,r3,r4
80008128:	e4 05 07 40 	macu.d	r0,r2,r5
8000812c:	e6 05 06 44 	mulu.d	r4,r3,r5
80008130:	02 04       	add	r4,r1
80008132:	5c 05       	acr	r5
80008134:	ea 03 15 02 	lsl	r3,r5,0x2
80008138:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000813c:	e8 02 15 02 	lsl	r2,r4,0x2
80008140:	e6 08 06 40 	mulu.d	r0,r3,r8
80008144:	e4 09 07 40 	macu.d	r0,r2,r9
80008148:	e6 09 06 44 	mulu.d	r4,r3,r9
8000814c:	02 04       	add	r4,r1
8000814e:	5c 05       	acr	r5
80008150:	a3 65       	lsl	r5,0x2
80008152:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008156:	a3 64       	lsl	r4,0x2
80008158:	5c 34       	neg	r4
8000815a:	f8 05 01 45 	sbc	r5,r12,r5
8000815e:	e6 04 06 40 	mulu.d	r0,r3,r4
80008162:	e4 05 07 40 	macu.d	r0,r2,r5
80008166:	e6 05 06 44 	mulu.d	r4,r3,r5
8000816a:	02 04       	add	r4,r1
8000816c:	5c 05       	acr	r5
8000816e:	ea 03 15 02 	lsl	r3,r5,0x2
80008172:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008176:	e8 02 15 02 	lsl	r2,r4,0x2
8000817a:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000817e:	e4 0b 07 40 	macu.d	r0,r2,r11
80008182:	e6 0b 06 42 	mulu.d	r2,r3,r11
80008186:	02 02       	add	r2,r1
80008188:	5c 03       	acr	r3
8000818a:	ed b3 00 1c 	bld	r3,0x1c
8000818e:	c0 90       	breq	800081a0 <__avr32_f64_div+0x12c>
80008190:	a1 72       	lsl	r2,0x1
80008192:	5c f3       	rol	r3
80008194:	20 17       	sub	r7,1
80008196:	a3 9a       	lsr	r10,0x3
80008198:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000819c:	a3 9b       	lsr	r11,0x3
8000819e:	c0 58       	rjmp	800081a8 <__avr32_f64_div+0x134>
800081a0:	a5 8a       	lsr	r10,0x4
800081a2:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
800081a6:	a5 8b       	lsr	r11,0x4
800081a8:	58 07       	cp.w	r7,0
800081aa:	e0 8a 00 8b 	brle	800082c0 <__avr32_f64_div_res_subnormal>
800081ae:	e0 12 ff 00 	andl	r2,0xff00
800081b2:	e8 12 00 80 	orl	r2,0x80
800081b6:	e6 08 06 40 	mulu.d	r0,r3,r8
800081ba:	e4 09 07 40 	macu.d	r0,r2,r9
800081be:	e4 08 06 44 	mulu.d	r4,r2,r8
800081c2:	e6 09 06 48 	mulu.d	r8,r3,r9
800081c6:	00 05       	add	r5,r0
800081c8:	f0 01 00 48 	adc	r8,r8,r1
800081cc:	5c 09       	acr	r9
800081ce:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800081d2:	58 04       	cp.w	r4,0
800081d4:	5c 25       	cpc	r5

800081d6 <__avr32_f64_div_round_subnormal>:
800081d6:	f4 08 13 00 	cpc	r8,r10
800081da:	f6 09 13 00 	cpc	r9,r11
800081de:	5f 36       	srlo	r6
800081e0:	f8 06 17 00 	moveq	r6,r12
800081e4:	e4 0a 16 08 	lsr	r10,r2,0x8
800081e8:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
800081ec:	e6 0b 16 08 	lsr	r11,r3,0x8
800081f0:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800081f4:	ed be 00 1f 	bld	lr,0x1f
800081f8:	ef bb 00 1f 	bst	r11,0x1f
800081fc:	0c 0a       	add	r10,r6
800081fe:	5c 0b       	acr	r11
80008200:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008204:	e4 1b 00 0f 	andh	r11,0xf
80008208:	14 4b       	or	r11,r10
8000820a:	e0 81 00 a7 	brne	80008358 <__avr32_f64_div_res_subnormal+0x98>
8000820e:	f2 06 16 14 	lsr	r6,r9,0x14
80008212:	ab d6       	cbr	r6,0xb
80008214:	e0 46 07 ff 	cp.w	r6,2047
80008218:	e0 81 00 a4 	brne	80008360 <__avr32_f64_div_res_subnormal+0xa0>
8000821c:	c9 e8       	rjmp	80008358 <__avr32_f64_div_res_subnormal+0x98>
8000821e:	e4 19 00 0f 	andh	r9,0xf
80008222:	10 49       	or	r9,r8
80008224:	e0 81 00 9a 	brne	80008358 <__avr32_f64_div_res_subnormal+0x98>
80008228:	c9 28       	rjmp	8000834c <__avr32_f64_div_res_subnormal+0x8c>
8000822a:	a3 7b       	lsl	r11,0x3
8000822c:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80008230:	a3 7a       	lsl	r10,0x3
80008232:	f5 eb 10 04 	or	r4,r10,r11
80008236:	e0 80 00 a0 	breq	80008376 <__avr32_f64_div_op1_zero>
8000823a:	f6 04 12 00 	clz	r4,r11
8000823e:	c1 70       	breq	8000826c <__avr32_f64_div_round_subnormal+0x96>
80008240:	c0 c3       	brcs	80008258 <__avr32_f64_div_round_subnormal+0x82>
80008242:	e8 05 11 20 	rsub	r5,r4,32
80008246:	f6 04 09 4b 	lsl	r11,r11,r4
8000824a:	f4 05 0a 45 	lsr	r5,r10,r5
8000824e:	0a 4b       	or	r11,r5
80008250:	f4 04 09 4a 	lsl	r10,r10,r4
80008254:	08 17       	sub	r7,r4
80008256:	c0 b8       	rjmp	8000826c <__avr32_f64_div_round_subnormal+0x96>
80008258:	f4 04 12 00 	clz	r4,r10
8000825c:	f9 b4 03 00 	movlo	r4,0
80008260:	f7 b4 02 e0 	subhs	r4,-32
80008264:	f4 04 09 4b 	lsl	r11,r10,r4
80008268:	30 0a       	mov	r10,0
8000826a:	08 17       	sub	r7,r4
8000826c:	a3 8a       	lsr	r10,0x2
8000826e:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80008272:	a3 8b       	lsr	r11,0x2
80008274:	c1 0b       	rjmp	80008094 <__avr32_f64_div+0x20>
80008276:	a3 79       	lsl	r9,0x3
80008278:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000827c:	a3 78       	lsl	r8,0x3
8000827e:	f3 e8 10 04 	or	r4,r9,r8
80008282:	c6 f0       	breq	80008360 <__avr32_f64_div_res_subnormal+0xa0>
80008284:	f2 04 12 00 	clz	r4,r9
80008288:	c1 70       	breq	800082b6 <__avr32_f64_div_round_subnormal+0xe0>
8000828a:	c0 c3       	brcs	800082a2 <__avr32_f64_div_round_subnormal+0xcc>
8000828c:	e8 05 11 20 	rsub	r5,r4,32
80008290:	f2 04 09 49 	lsl	r9,r9,r4
80008294:	f0 05 0a 45 	lsr	r5,r8,r5
80008298:	0a 49       	or	r9,r5
8000829a:	f0 04 09 48 	lsl	r8,r8,r4
8000829e:	08 16       	sub	r6,r4
800082a0:	c0 b8       	rjmp	800082b6 <__avr32_f64_div_round_subnormal+0xe0>
800082a2:	f0 04 12 00 	clz	r4,r8
800082a6:	f9 b4 03 00 	movlo	r4,0
800082aa:	f7 b4 02 e0 	subhs	r4,-32
800082ae:	f0 04 09 49 	lsl	r9,r8,r4
800082b2:	30 08       	mov	r8,0
800082b4:	08 16       	sub	r6,r4
800082b6:	a3 88       	lsr	r8,0x2
800082b8:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
800082bc:	a3 89       	lsr	r9,0x2
800082be:	cf ba       	rjmp	800080b4 <__avr32_f64_div+0x40>

800082c0 <__avr32_f64_div_res_subnormal>:
800082c0:	5c 37       	neg	r7
800082c2:	2f f7       	sub	r7,-1
800082c4:	f1 b7 04 c0 	satu	r7,0x6
800082c8:	e0 47 00 20 	cp.w	r7,32
800082cc:	c1 54       	brge	800082f6 <__avr32_f64_div_res_subnormal+0x36>
800082ce:	ee 06 11 20 	rsub	r6,r7,32
800082d2:	e4 07 0a 42 	lsr	r2,r2,r7
800082d6:	e6 06 09 4c 	lsl	r12,r3,r6
800082da:	18 42       	or	r2,r12
800082dc:	e6 07 0a 43 	lsr	r3,r3,r7
800082e0:	f4 06 09 41 	lsl	r1,r10,r6
800082e4:	f4 07 0a 4a 	lsr	r10,r10,r7
800082e8:	f6 06 09 4c 	lsl	r12,r11,r6
800082ec:	18 4a       	or	r10,r12
800082ee:	f6 07 0a 4b 	lsr	r11,r11,r7
800082f2:	30 00       	mov	r0,0
800082f4:	c1 58       	rjmp	8000831e <__avr32_f64_div_res_subnormal+0x5e>
800082f6:	ee 06 11 20 	rsub	r6,r7,32
800082fa:	f9 b0 00 00 	moveq	r0,0
800082fe:	f9 bc 00 00 	moveq	r12,0
80008302:	c0 50       	breq	8000830c <__avr32_f64_div_res_subnormal+0x4c>
80008304:	f4 06 09 40 	lsl	r0,r10,r6
80008308:	f6 06 09 4c 	lsl	r12,r11,r6
8000830c:	e6 07 0a 42 	lsr	r2,r3,r7
80008310:	30 03       	mov	r3,0
80008312:	f4 07 0a 41 	lsr	r1,r10,r7
80008316:	18 41       	or	r1,r12
80008318:	f6 07 0a 4a 	lsr	r10,r11,r7
8000831c:	30 0b       	mov	r11,0
8000831e:	e0 12 ff 00 	andl	r2,0xff00
80008322:	e8 12 00 80 	orl	r2,0x80
80008326:	e6 08 06 46 	mulu.d	r6,r3,r8
8000832a:	e4 09 07 46 	macu.d	r6,r2,r9
8000832e:	e4 08 06 44 	mulu.d	r4,r2,r8
80008332:	e6 09 06 48 	mulu.d	r8,r3,r9
80008336:	0c 05       	add	r5,r6
80008338:	f0 07 00 48 	adc	r8,r8,r7
8000833c:	5c 09       	acr	r9
8000833e:	30 07       	mov	r7,0
80008340:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80008344:	00 34       	cp.w	r4,r0
80008346:	e2 05 13 00 	cpc	r5,r1
8000834a:	c4 6b       	rjmp	800081d6 <__avr32_f64_div_round_subnormal>
8000834c:	1c 9b       	mov	r11,lr
8000834e:	e6 1b 80 00 	andh	r11,0x8000,COH
80008352:	30 0a       	mov	r10,0
80008354:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008358:	3f fb       	mov	r11,-1
8000835a:	30 0a       	mov	r10,0
8000835c:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008360:	f5 eb 10 04 	or	r4,r10,r11
80008364:	c0 90       	breq	80008376 <__avr32_f64_div_op1_zero>
80008366:	1c 9b       	mov	r11,lr
80008368:	e6 1b 80 00 	andh	r11,0x8000,COH
8000836c:	ea 1b 7f f0 	orh	r11,0x7ff0
80008370:	30 0a       	mov	r10,0
80008372:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80008376 <__avr32_f64_div_op1_zero>:
80008376:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000837a:	ce f0       	breq	80008358 <__avr32_f64_div_res_subnormal+0x98>
8000837c:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80008380:	e0 44 07 ff 	cp.w	r4,2047
80008384:	ce 41       	brne	8000834c <__avr32_f64_div_res_subnormal+0x8c>
80008386:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000838a:	ce 10       	breq	8000834c <__avr32_f64_div_res_subnormal+0x8c>
8000838c:	ce 6b       	rjmp	80008358 <__avr32_f64_div_res_subnormal+0x98>
	...

80008390 <__avr32_f32_div>:
80008390:	f7 ec 20 08 	eor	r8,r11,r12
80008394:	a1 7c       	lsl	r12,0x1
80008396:	a1 7b       	lsl	r11,0x1
80008398:	c7 e0       	breq	80008494 <__divsf_return_op1+0x18>
8000839a:	18 7c       	tst	r12,r12
8000839c:	f9 b9 00 00 	moveq	r9,0
800083a0:	c0 a0       	breq	800083b4 <__avr32_f32_div+0x24>
800083a2:	f8 09 16 18 	lsr	r9,r12,0x18
800083a6:	e0 80 00 83 	breq	800084ac <__divsf_return_op1+0x30>
800083aa:	e0 49 00 ff 	cp.w	r9,255
800083ae:	c6 a2       	brcc	80008482 <__divsf_return_op1+0x6>
800083b0:	a7 7c       	lsl	r12,0x7
800083b2:	bf bc       	sbr	r12,0x1f
800083b4:	f6 0a 16 18 	lsr	r10,r11,0x18
800083b8:	e0 80 00 82 	breq	800084bc <__divsf_return_op1+0x40>
800083bc:	e0 4a 00 ff 	cp.w	r10,255
800083c0:	c6 82       	brcc	80008490 <__divsf_return_op1+0x14>
800083c2:	a7 7b       	lsl	r11,0x7
800083c4:	bf bb       	sbr	r11,0x1f
800083c6:	58 09       	cp.w	r9,0
800083c8:	f5 bc 00 00 	subfeq	r12,0
800083cc:	5e 0d       	reteq	0
800083ce:	1a d5       	st.w	--sp,r5
800083d0:	bb 27       	st.d	--sp,r6
800083d2:	14 19       	sub	r9,r10
800083d4:	28 19       	sub	r9,-127
800083d6:	30 0a       	mov	r10,0
800083d8:	ea 1a 80 00 	orh	r10,0x8000
800083dc:	a3 8c       	lsr	r12,0x2
800083de:	f6 05 16 02 	lsr	r5,r11,0x2
800083e2:	f4 0b 16 01 	lsr	r11,r10,0x1
800083e6:	ed d5 c3 62 	bfextu	r6,r5,0x1b,0x2
800083ea:	5c d6       	com	r6
800083ec:	f7 d6 d3 82 	bfins	r11,r6,0x1c,0x2
800083f0:	f6 05 06 46 	mulu.d	r6,r11,r5
800083f4:	f4 07 01 27 	sub	r7,r10,r7<<0x2
800083f8:	f6 07 06 46 	mulu.d	r6,r11,r7
800083fc:	ee 0b 15 02 	lsl	r11,r7,0x2
80008400:	f6 05 06 46 	mulu.d	r6,r11,r5
80008404:	f4 07 01 27 	sub	r7,r10,r7<<0x2
80008408:	f6 07 06 46 	mulu.d	r6,r11,r7
8000840c:	ee 0b 15 02 	lsl	r11,r7,0x2
80008410:	f6 05 06 46 	mulu.d	r6,r11,r5
80008414:	f4 07 01 27 	sub	r7,r10,r7<<0x2
80008418:	f6 07 06 46 	mulu.d	r6,r11,r7
8000841c:	ee 0b 15 02 	lsl	r11,r7,0x2
80008420:	f6 05 06 46 	mulu.d	r6,r11,r5
80008424:	f4 07 01 27 	sub	r7,r10,r7<<0x2
80008428:	f6 07 06 46 	mulu.d	r6,r11,r7
8000842c:	ee 0b 15 02 	lsl	r11,r7,0x2
80008430:	f6 0c 06 46 	mulu.d	r6,r11,r12
80008434:	a5 8c       	lsr	r12,0x4
80008436:	ed b7 00 1c 	bld	r7,0x1c
8000843a:	c0 40       	breq	80008442 <__avr32_f32_div+0xb2>
8000843c:	a1 77       	lsl	r7,0x1
8000843e:	20 19       	sub	r9,1
80008440:	a1 7c       	lsl	r12,0x1
80008442:	58 09       	cp.w	r9,0
80008444:	e0 8a 00 44 	brle	800084cc <__avr32_f32_div_res_subnormal>
80008448:	e0 17 ff e0 	andl	r7,0xffe0
8000844c:	e8 17 00 10 	orl	r7,0x10
80008450:	ea 07 06 4a 	mulu.d	r10,r5,r7
80008454:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
80008458:	58 0a       	cp.w	r10,0

8000845a <__avr32_f32_div_round_subnormal>:
8000845a:	f8 0b 13 00 	cpc	r11,r12
8000845e:	5f 3b       	srlo	r11
80008460:	ea 0b 17 00 	moveq	r11,r5
80008464:	ee 0c 16 05 	lsr	r12,r7,0x5
80008468:	f9 d9 d2 e8 	bfins	r12,r9,0x17,0x8
8000846c:	bb 07       	ld.d	r6,sp++
8000846e:	1b 05       	ld.w	r5,sp++
80008470:	ed b8 00 1f 	bld	r8,0x1f
80008474:	ef bc 00 1f 	bst	r12,0x1f
80008478:	16 0c       	add	r12,r11
8000847a:	5e fc       	retal	r12

8000847c <__divsf_return_op1>:
8000847c:	a1 78       	lsl	r8,0x1
8000847e:	5d 0c       	ror	r12
80008480:	5e fc       	retal	r12
80008482:	5e 1e       	retne	-1
80008484:	30 09       	mov	r9,0
80008486:	ea 19 ff 00 	orh	r9,0xff00
8000848a:	12 3b       	cp.w	r11,r9
8000848c:	cf 83       	brcs	8000847c <__divsf_return_op1>
8000848e:	5e fe       	retal	-1
80008490:	5e 0d       	reteq	0
80008492:	5e fe       	retal	-1
80008494:	18 7c       	tst	r12,r12
80008496:	5e 0e       	reteq	-1
80008498:	f8 09 16 18 	lsr	r9,r12,0x18
8000849c:	c0 80       	breq	800084ac <__divsf_return_op1+0x30>
8000849e:	e0 49 00 ff 	cp.w	r9,255
800084a2:	cf 02       	brcc	80008482 <__divsf_return_op1+0x6>
800084a4:	30 0c       	mov	r12,0
800084a6:	ea 1c ff 00 	orh	r12,0xff00
800084aa:	ce 9b       	rjmp	8000847c <__divsf_return_op1>
800084ac:	a7 7c       	lsl	r12,0x7
800084ae:	f8 09 12 00 	clz	r9,r12
800084b2:	f8 09 09 4c 	lsl	r12,r12,r9
800084b6:	f2 09 11 01 	rsub	r9,r9,1
800084ba:	c7 db       	rjmp	800083b4 <__avr32_f32_div+0x24>
800084bc:	a7 7b       	lsl	r11,0x7
800084be:	f6 0a 12 00 	clz	r10,r11
800084c2:	f6 0a 09 4b 	lsl	r11,r11,r10
800084c6:	f4 0a 11 01 	rsub	r10,r10,1
800084ca:	c8 2b       	rjmp	800083ce <__avr32_f32_div+0x3e>

800084cc <__avr32_f32_div_res_subnormal>:
800084cc:	5c 39       	neg	r9
800084ce:	2f f9       	sub	r9,-1
800084d0:	f1 b9 04 a0 	satu	r9,0x5
800084d4:	f2 0a 11 20 	rsub	r10,r9,32
800084d8:	ee 09 0a 47 	lsr	r7,r7,r9
800084dc:	f8 0a 09 46 	lsl	r6,r12,r10
800084e0:	f8 09 0a 4c 	lsr	r12,r12,r9
800084e4:	e0 17 ff e0 	andl	r7,0xffe0
800084e8:	e8 17 00 10 	orl	r7,0x10
800084ec:	ea 07 06 4a 	mulu.d	r10,r5,r7
800084f0:	30 09       	mov	r9,0
800084f2:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
800084f6:	0c 3a       	cp.w	r10,r6
800084f8:	cb 1b       	rjmp	8000845a <__avr32_f32_div_round_subnormal>
	...

800084fc <__avr32_f32_sub_from_add>:
800084fc:	ee 1b 80 00 	eorh	r11,0x8000

80008500 <__avr32_f32_sub>:
80008500:	f7 ec 20 08 	eor	r8,r11,r12
80008504:	c6 66       	brmi	800085d0 <__avr32_f32_add_from_sub>
80008506:	18 98       	mov	r8,r12
80008508:	e6 1c 80 00 	andh	r12,0x8000,COH
8000850c:	bf db       	cbr	r11,0x1f
8000850e:	bf d8       	cbr	r8,0x1f
80008510:	f0 0b 0c 4a 	max	r10,r8,r11
80008514:	f0 0b 0d 49 	min	r9,r8,r11
80008518:	10 3a       	cp.w	r10,r8
8000851a:	f7 bc 01 01 	subne	r12,1
8000851e:	e6 1c 80 00 	andh	r12,0x8000,COH
80008522:	f4 08 15 08 	lsl	r8,r10,0x8
80008526:	bf b8       	sbr	r8,0x1f
80008528:	b7 9a       	lsr	r10,0x17
8000852a:	e0 4a 00 ff 	cp.w	r10,255
8000852e:	c3 90       	breq	800085a0 <__avr32_f32_sub_op1_nan_or_inf>
80008530:	f2 0b 15 08 	lsl	r11,r9,0x8
80008534:	bf bb       	sbr	r11,0x1f
80008536:	b7 99       	lsr	r9,0x17
80008538:	1a dc       	st.w	--sp,r12
8000853a:	c2 a0       	breq	8000858e <__avr32_f32_sub_op2_subnormal>
8000853c:	f4 09 01 0c 	sub	r12,r10,r9
80008540:	c0 c0       	breq	80008558 <__avr32_f32_sub_shift_done>
80008542:	f1 bc 04 a0 	satu	r12,0x5
80008546:	f8 09 11 20 	rsub	r9,r12,32
8000854a:	f6 09 09 49 	lsl	r9,r11,r9
8000854e:	f7 b8 01 01 	subne	r8,1
80008552:	5f 19       	srne	r9
80008554:	f6 0c 0a 4b 	lsr	r11,r11,r12

80008558 <__avr32_f32_sub_shift_done>:
80008558:	16 18       	sub	r8,r11
8000855a:	1b 0c       	ld.w	r12,sp++
8000855c:	f0 0b 12 00 	clz	r11,r8
80008560:	5e 3d       	retlo	0
80008562:	f0 0b 09 48 	lsl	r8,r8,r11
80008566:	16 1a       	sub	r10,r11
80008568:	e0 8a 00 27 	brle	800085b6 <__avr32_f32_sub_subnormal_result>
8000856c:	f3 e8 11 89 	or	r9,r9,r8<<0x18
80008570:	f9 e8 12 8c 	or	r12,r12,r8>>0x8
80008574:	f9 da d2 e8 	bfins	r12,r10,0x17,0x8

80008578 <__avr32_f32_sub_round>:
80008578:	30 0a       	mov	r10,0
8000857a:	ea 1a 80 00 	orh	r10,0x8000
8000857e:	ed bc 00 00 	bld	r12,0x0
80008582:	f7 ba 01 ff 	subne	r10,-1
80008586:	14 39       	cp.w	r9,r10
80008588:	f7 bc 02 ff 	subhs	r12,-1
8000858c:	5e fc       	retal	r12

8000858e <__avr32_f32_sub_op2_subnormal>:
8000858e:	bf db       	cbr	r11,0x1f
80008590:	f9 b9 01 01 	movne	r9,1
80008594:	58 0a       	cp.w	r10,0
80008596:	cd 31       	brne	8000853c <__avr32_f32_sub+0x3c>
80008598:	bf d8       	cbr	r8,0x1f
8000859a:	f9 ba 01 01 	movne	r10,1
8000859e:	cc fb       	rjmp	8000853c <__avr32_f32_sub+0x3c>

800085a0 <__avr32_f32_sub_op1_nan_or_inf>:
800085a0:	f0 0b 15 01 	lsl	r11,r8,0x1
800085a4:	5e 1e       	retne	-1
800085a6:	f9 da d2 e8 	bfins	r12,r10,0x17,0x8
800085aa:	f2 0b 16 17 	lsr	r11,r9,0x17
800085ae:	e0 4b 00 ff 	cp.w	r11,255
800085b2:	5e 1c       	retne	r12
800085b4:	5e fe       	retal	-1

800085b6 <__avr32_f32_sub_subnormal_result>:
800085b6:	f4 0a 11 09 	rsub	r10,r10,9
800085ba:	f4 0b 11 20 	rsub	r11,r10,32
800085be:	5e 3d       	retlo	0
800085c0:	f0 0a 0a 4a 	lsr	r10,r8,r10
800085c4:	14 4c       	or	r12,r10
800085c6:	f0 0b 09 48 	lsl	r8,r8,r11
800085ca:	10 49       	or	r9,r8
800085cc:	cd 6b       	rjmp	80008578 <__avr32_f32_sub_round>
	...

800085d0 <__avr32_f32_add_from_sub>:
800085d0:	ee 1b 80 00 	eorh	r11,0x8000

800085d4 <__avr32_f32_add>:
800085d4:	f7 ec 20 08 	eor	r8,r11,r12
800085d8:	c9 26       	brmi	800084fc <__avr32_f32_sub_from_add>
800085da:	18 98       	mov	r8,r12
800085dc:	e6 1c 80 00 	andh	r12,0x8000,COH
800085e0:	bf db       	cbr	r11,0x1f
800085e2:	bf d8       	cbr	r8,0x1f
800085e4:	f0 0b 0c 4a 	max	r10,r8,r11
800085e8:	f0 0b 0d 49 	min	r9,r8,r11
800085ec:	f4 08 15 08 	lsl	r8,r10,0x8
800085f0:	bf b8       	sbr	r8,0x1f
800085f2:	b7 9a       	lsr	r10,0x17
800085f4:	e0 4a 00 ff 	cp.w	r10,255
800085f8:	c2 e0       	breq	80008654 <__avr32_f32_add_op1_nan_or_inf>
800085fa:	f2 0b 15 08 	lsl	r11,r9,0x8
800085fe:	bf bb       	sbr	r11,0x1f
80008600:	b7 99       	lsr	r9,0x17
80008602:	c1 f0       	breq	80008640 <__avr32_f32_add_op2_subnormal>
80008604:	1a dc       	st.w	--sp,r12
80008606:	14 29       	rsub	r9,r10
80008608:	f1 b9 04 a0 	satu	r9,0x5
8000860c:	f6 09 0a 4c 	lsr	r12,r11,r9
80008610:	f2 09 11 18 	rsub	r9,r9,24
80008614:	f6 09 09 4b 	lsl	r11,r11,r9
80008618:	f7 dc d3 08 	bfins	r11,r12,0x18,0x8
8000861c:	18 08       	add	r8,r12
8000861e:	1b 0c       	ld.w	r12,sp++
80008620:	c2 73       	brcs	8000866e <__avr32_f32_add_res_of>
80008622:	f9 e8 12 8c 	or	r12,r12,r8>>0x8
80008626:	f9 da d2 e8 	bfins	r12,r10,0x17,0x8
8000862a:	30 0a       	mov	r10,0
8000862c:	ea 1a 80 00 	orh	r10,0x8000
80008630:	ed bc 00 00 	bld	r12,0x0
80008634:	f7 ba 01 ff 	subne	r10,-1
80008638:	14 3b       	cp.w	r11,r10
8000863a:	f7 bc 02 ff 	subhs	r12,-1
8000863e:	5e fc       	retal	r12

80008640 <__avr32_f32_add_op2_subnormal>:
80008640:	bf db       	cbr	r11,0x1f
80008642:	f9 b9 01 01 	movne	r9,1
80008646:	58 0a       	cp.w	r10,0
80008648:	cd e1       	brne	80008604 <__avr32_f32_add+0x30>
8000864a:	bf d8       	cbr	r8,0x1f
8000864c:	10 0b       	add	r11,r8
8000864e:	f9 eb 12 8c 	or	r12,r12,r11>>0x8
80008652:	5e fc       	retal	r12

80008654 <__avr32_f32_add_op1_nan_or_inf>:
80008654:	f0 0b 15 01 	lsl	r11,r8,0x1
80008658:	5e 1e       	retne	-1
8000865a:	f9 da d2 e8 	bfins	r12,r10,0x17,0x8
8000865e:	f2 0b 16 17 	lsr	r11,r9,0x17
80008662:	e0 4b 00 ff 	cp.w	r11,255
80008666:	5e 1c       	retne	r12
80008668:	a9 79       	lsl	r9,0x9
8000866a:	5e 0c       	reteq	r12
8000866c:	5e fe       	retal	-1

8000866e <__avr32_f32_add_res_of>:
8000866e:	a1 98       	lsr	r8,0x1
80008670:	2f fa       	sub	r10,-1
80008672:	e0 4a 00 ff 	cp.w	r10,255
80008676:	f9 b8 00 00 	moveq	r8,0
8000867a:	f9 bb 00 00 	moveq	r11,0
8000867e:	cd 2b       	rjmp	80008622 <__avr32_f32_add+0x4e>

80008680 <__avr32_f32_mul>:
80008680:	18 98       	mov	r8,r12
80008682:	16 5c       	eor	r12,r11
80008684:	e6 1c 80 00 	andh	r12,0x8000,COH
80008688:	bf d8       	cbr	r8,0x1f
8000868a:	c6 70       	breq	80008758 <__avr32_f32_mul_op1_zero>
8000868c:	bf db       	cbr	r11,0x1f
8000868e:	f0 0b 0c 4a 	max	r10,r8,r11
80008692:	f0 0b 0d 49 	min	r9,r8,r11
80008696:	f4 08 15 08 	lsl	r8,r10,0x8
8000869a:	bf b8       	sbr	r8,0x1f
8000869c:	b7 9a       	lsr	r10,0x17
8000869e:	e0 4a 00 ff 	cp.w	r10,255
800086a2:	c3 e0       	breq	8000871e <__avr32_f32_mul_op1_nan_or_inf>
800086a4:	f2 0b 15 08 	lsl	r11,r9,0x8
800086a8:	bf bb       	sbr	r11,0x1f
800086aa:	b7 99       	lsr	r9,0x17
800086ac:	c2 50       	breq	800086f6 <__avr32_f32_mul_op2_subnormal>
800086ae:	14 09       	add	r9,r10
800086b0:	f0 0b 06 4a 	mulu.d	r10,r8,r11
800086b4:	f6 08 15 01 	lsl	r8,r11,0x1
800086b8:	f0 0b 17 20 	movhs	r11,r8
800086bc:	f7 b9 02 01 	subhs	r9,1
800086c0:	a9 8a       	lsr	r10,0x8
800086c2:	f5 db d3 08 	bfins	r10,r11,0x18,0x8
800086c6:	27 e9       	sub	r9,126
800086c8:	e0 8a 00 3a 	brle	8000873c <__avr32_f32_mul_res_subnormal>
800086cc:	e0 49 00 ff 	cp.w	r9,255
800086d0:	c1 04       	brge	800086f0 <__avr32_f32_mul_round+0x16>
800086d2:	f9 eb 12 8c 	or	r12,r12,r11>>0x8
800086d6:	f9 d9 d2 e8 	bfins	r12,r9,0x17,0x8

800086da <__avr32_f32_mul_round>:
800086da:	30 08       	mov	r8,0
800086dc:	ea 18 80 00 	orh	r8,0x8000
800086e0:	ed bc 00 00 	bld	r12,0x0
800086e4:	f7 b8 01 ff 	subne	r8,-1
800086e8:	10 3a       	cp.w	r10,r8
800086ea:	f7 bc 02 ff 	subhs	r12,-1
800086ee:	5e fc       	retal	r12
800086f0:	ea 1c 7f 80 	orh	r12,0x7f80
800086f4:	5e fc       	retal	r12

800086f6 <__avr32_f32_mul_op2_subnormal>:
800086f6:	bf db       	cbr	r11,0x1f
800086f8:	f6 09 12 00 	clz	r9,r11
800086fc:	5e 3d       	retlo	0
800086fe:	20 89       	sub	r9,8
80008700:	f6 09 09 4b 	lsl	r11,r11,r9
80008704:	f2 09 11 01 	rsub	r9,r9,1
80008708:	14 7a       	tst	r10,r10
8000870a:	cd 21       	brne	800086ae <__avr32_f32_mul+0x2e>
8000870c:	bf d8       	cbr	r8,0x1f
8000870e:	f6 0a 12 00 	clz	r10,r11
80008712:	5e 3d       	retlo	0
80008714:	f0 0a 09 48 	lsl	r8,r8,r10
80008718:	f4 0a 11 01 	rsub	r10,r10,1
8000871c:	cc 9b       	rjmp	800086ae <__avr32_f32_mul+0x2e>

8000871e <__avr32_f32_mul_op1_nan_or_inf>:
8000871e:	f0 0b 15 01 	lsl	r11,r8,0x1
80008722:	5e 1e       	retne	-1
80008724:	12 79       	tst	r9,r9
80008726:	5e 0e       	reteq	-1
80008728:	f9 da d2 e8 	bfins	r12,r10,0x17,0x8
8000872c:	f2 0b 16 17 	lsr	r11,r9,0x17
80008730:	e0 4b 00 ff 	cp.w	r11,255
80008734:	5e 1c       	retne	r12
80008736:	a9 79       	lsl	r9,0x9
80008738:	5e 0c       	reteq	r12
8000873a:	5e fe       	retal	-1

8000873c <__avr32_f32_mul_res_subnormal>:
8000873c:	f2 09 11 09 	rsub	r9,r9,9
80008740:	f2 08 11 20 	rsub	r8,r9,32
80008744:	5e 3d       	retlo	0
80008746:	f6 09 0a 49 	lsr	r9,r11,r9
8000874a:	12 4c       	or	r12,r9
8000874c:	f6 08 09 4b 	lsl	r11,r11,r8
80008750:	e4 1a 00 ff 	andh	r10,0xff
80008754:	16 4a       	or	r10,r11
80008756:	cc 2b       	rjmp	800086da <__avr32_f32_mul_round>

80008758 <__avr32_f32_mul_op1_zero>:
80008758:	f5 db c2 e8 	bfextu	r10,r11,0x17,0x8
8000875c:	e0 4a 00 ff 	cp.w	r10,255
80008760:	5e 1c       	retne	r12
80008762:	5e 0e       	reteq	-1

80008764 <__avr32_s32_to_f32>:
80008764:	58 0c       	cp.w	r12,0
80008766:	5e 0c       	reteq	r12
80008768:	18 9b       	mov	r11,r12
8000876a:	5c 4c       	abs	r12
8000876c:	e0 6a 00 9e 	mov	r10,158
80008770:	f8 09 12 00 	clz	r9,r12
80008774:	12 1a       	sub	r10,r9
80008776:	f8 09 09 4c 	lsl	r12,r12,r9
8000877a:	58 0a       	cp.w	r10,0
8000877c:	e0 8a 00 15 	brle	800087a6 <__avr32_s32_to_f32_subnormal>
80008780:	37 f9       	mov	r9,127
80008782:	ed bc 00 08 	bld	r12,0x8
80008786:	f7 b9 00 ff 	subeq	r9,-1
8000878a:	12 0c       	add	r12,r9
8000878c:	f7 ba 03 fe 	sublo	r10,-2
80008790:	ed bc 00 1f 	bld	r12,0x1f
80008794:	f7 ba 01 01 	subne	r10,1
80008798:	f8 0c 16 07 	lsr	r12,r12,0x7
8000879c:	f9 da d3 08 	bfins	r12,r10,0x18,0x8
800087a0:	a1 7b       	lsl	r11,0x1
800087a2:	5d 0c       	ror	r12
800087a4:	5e fc       	retal	r12

800087a6 <__avr32_s32_to_f32_subnormal>:
800087a6:	f4 0a 11 01 	rsub	r10,r10,1
800087aa:	59 9a       	cp.w	r10,25
800087ac:	f9 bc 02 00 	movhs	r12,0
800087b0:	c1 32       	brcc	800087d6 <__avr32_s32_to_f32_subnormal+0x30>
800087b2:	f4 09 11 20 	rsub	r9,r10,32
800087b6:	f8 09 09 49 	lsl	r9,r12,r9
800087ba:	5f 19       	srne	r9
800087bc:	f8 0a 0a 4c 	lsr	r12,r12,r10
800087c0:	12 4c       	or	r12,r9
800087c2:	37 f9       	mov	r9,127
800087c4:	ed bc 00 08 	bld	r12,0x8
800087c8:	f7 b9 00 ff 	subeq	r9,-1
800087cc:	12 0c       	add	r12,r9
800087ce:	f8 0c 16 07 	lsr	r12,r12,0x7
800087d2:	a1 7b       	lsl	r11,0x1
800087d4:	5d 0c       	ror	r12
800087d6:	5e fc       	retal	r12

800087d8 <__avr32_f32_to_s32>:
800087d8:	f7 dc c2 e8 	bfextu	r11,r12,0x17,0x8
800087dc:	27 fb       	sub	r11,127
800087de:	5e 3d       	retlo	0
800087e0:	f6 0b 11 1f 	rsub	r11,r11,31
800087e4:	f8 0a 15 08 	lsl	r10,r12,0x8
800087e8:	bf ba       	sbr	r10,0x1f
800087ea:	f4 0b 0a 4a 	lsr	r10,r10,r11
800087ee:	a1 7c       	lsl	r12,0x1
800087f0:	5e 2a       	reths	r10
800087f2:	5c 3a       	neg	r10
800087f4:	5e fa       	retal	r10

800087f6 <__avr32_f32_to_f64>:
800087f6:	f8 0b 15 01 	lsl	r11,r12,0x1
800087fa:	f9 ba 00 00 	moveq	r10,0
800087fe:	5e 0b       	reteq	r11
80008800:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
80008804:	e0 49 00 ff 	cp.w	r9,255
80008808:	c1 e0       	breq	80008844 <__extendsfdf_return_op1+0x6>
8000880a:	a7 7b       	lsl	r11,0x7
8000880c:	30 0a       	mov	r10,0
8000880e:	58 09       	cp.w	r9,0
80008810:	f7 b9 00 ff 	subeq	r9,-1
80008814:	5f 18       	srne	r8
80008816:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
8000881a:	fe 39 fc 80 	sub	r9,-896
8000881e:	f6 08 12 00 	clz	r8,r11
80008822:	10 19       	sub	r9,r8
80008824:	f6 08 09 4b 	lsl	r11,r11,r8
80008828:	ed bb 00 1f 	bld	r11,0x1f
8000882c:	f7 b9 01 01 	subne	r9,1
80008830:	ab 9a       	lsr	r10,0xb
80008832:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80008836:	a1 7b       	lsl	r11,0x1
80008838:	ab 9b       	lsr	r11,0xb
8000883a:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000883e <__extendsfdf_return_op1>:
8000883e:	a1 7c       	lsl	r12,0x1
80008840:	5d 0b       	ror	r11
80008842:	5e fb       	retal	r11
80008844:	30 0a       	mov	r10,0
80008846:	ea 1a ff e0 	orh	r10,0xffe0
8000884a:	a9 6b       	lsl	r11,0x8
8000884c:	f9 bb 01 ff 	movne	r11,-1
80008850:	f4 0b 17 00 	moveq	r11,r10
80008854:	30 0a       	mov	r10,0
80008856:	cf 4b       	rjmp	8000883e <__extendsfdf_return_op1>

80008858 <__avr32_f64_to_f32>:
80008858:	f6 09 15 01 	lsl	r9,r11,0x1
8000885c:	b5 99       	lsr	r9,0x15
8000885e:	5e 0d       	reteq	0
80008860:	f6 08 15 0a 	lsl	r8,r11,0xa
80008864:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
80008868:	ab 6a       	lsl	r10,0xa
8000886a:	5c 3a       	neg	r10
8000886c:	5c fc       	rol	r12
8000886e:	e0 49 07 ff 	cp.w	r9,2047
80008872:	c1 a0       	breq	800088a6 <__truncdfsf_return_op1+0x6>
80008874:	e0 29 03 80 	sub	r9,896
80008878:	bf bc       	sbr	r12,0x1f
8000887a:	58 09       	cp.w	r9,0
8000887c:	e0 8a 00 1b 	brle	800088b2 <__truncdfsf_return_op1+0x12>
80008880:	37 fa       	mov	r10,127
80008882:	ed bc 00 08 	bld	r12,0x8
80008886:	f7 ba 00 ff 	subeq	r10,-1
8000888a:	14 0c       	add	r12,r10
8000888c:	f7 b9 03 fe 	sublo	r9,-2
80008890:	ed bc 00 1f 	bld	r12,0x1f
80008894:	f7 b9 01 01 	subne	r9,1
80008898:	f8 0c 16 07 	lsr	r12,r12,0x7
8000889c:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

800088a0 <__truncdfsf_return_op1>:
800088a0:	a1 7b       	lsl	r11,0x1
800088a2:	5d 0c       	ror	r12
800088a4:	5e fc       	retal	r12
800088a6:	bf dc       	cbr	r12,0x1f
800088a8:	5e 1e       	retne	-1
800088aa:	30 0c       	mov	r12,0
800088ac:	ea 1c 7f 80 	orh	r12,0x7f80
800088b0:	5e fc       	retal	r12
800088b2:	f2 09 11 01 	rsub	r9,r9,1
800088b6:	59 99       	cp.w	r9,25
800088b8:	f9 bc 02 00 	movhs	r12,0
800088bc:	c1 32       	brcc	800088e2 <__truncdfsf_return_op1+0x42>
800088be:	f2 0a 11 20 	rsub	r10,r9,32
800088c2:	f8 0a 09 4a 	lsl	r10,r12,r10
800088c6:	5f 1a       	srne	r10
800088c8:	f8 09 0a 4c 	lsr	r12,r12,r9
800088cc:	14 4c       	or	r12,r10
800088ce:	37 fa       	mov	r10,127
800088d0:	ed bc 00 08 	bld	r12,0x8
800088d4:	f7 ba 00 ff 	subeq	r10,-1
800088d8:	14 0c       	add	r12,r10
800088da:	f8 0c 16 07 	lsr	r12,r12,0x7
800088de:	a1 7b       	lsl	r11,0x1
800088e0:	5d 0c       	ror	r12
800088e2:	5e fc       	retal	r12

800088e4 <_Unwind_SjLj_Register>:
800088e4:	48 38       	lddpc	r8,800088f0 <_Unwind_SjLj_Register+0xc>
800088e6:	70 09       	ld.w	r9,r8[0x0]
800088e8:	99 09       	st.w	r12[0x0],r9
800088ea:	91 0c       	st.w	r8[0x0],r12
800088ec:	5e fc       	retal	r12
800088ee:	00 00       	add	r0,r0
800088f0:	00 00       	add	r0,r0
800088f2:	0f 80       	ld.ub	r0,r7[0x0]

800088f4 <_Unwind_SjLj_Unregister>:
800088f4:	78 09       	ld.w	r9,r12[0x0]
800088f6:	48 28       	lddpc	r8,800088fc <_Unwind_SjLj_Unregister+0x8>
800088f8:	91 09       	st.w	r8[0x0],r9
800088fa:	5e fc       	retal	r12
800088fc:	00 00       	add	r0,r0
800088fe:	0f 80       	ld.ub	r0,r7[0x0]

80008900 <_Unwind_GetGR>:
80008900:	78 08       	ld.w	r8,r12[0x0]
80008902:	2f eb       	sub	r11,-2
80008904:	f0 0b 03 2c 	ld.w	r12,r8[r11<<0x2]
80008908:	5e fc       	retal	r12

8000890a <_Unwind_GetCFA>:
8000890a:	78 0c       	ld.w	r12,r12[0x0]
8000890c:	58 0c       	cp.w	r12,0
8000890e:	5e 0c       	reteq	r12
80008910:	78 ac       	ld.w	r12,r12[0x28]
80008912:	5e fc       	retal	r12

80008914 <_Unwind_SetGR>:
80008914:	78 08       	ld.w	r8,r12[0x0]
80008916:	2f eb       	sub	r11,-2
80008918:	f0 0b 09 2a 	st.w	r8[r11<<0x2],r10
8000891c:	5e fc       	retal	r12

8000891e <_Unwind_GetIP>:
8000891e:	78 08       	ld.w	r8,r12[0x0]
80008920:	70 1c       	ld.w	r12,r8[0x4]
80008922:	2f fc       	sub	r12,-1
80008924:	5e fc       	retal	r12

80008926 <_Unwind_GetIPInfo>:
80008926:	30 08       	mov	r8,0
80008928:	97 08       	st.w	r11[0x0],r8
8000892a:	78 0c       	ld.w	r12,r12[0x0]
8000892c:	58 0c       	cp.w	r12,0
8000892e:	5e 0c       	reteq	r12
80008930:	78 1c       	ld.w	r12,r12[0x4]
80008932:	2f fc       	sub	r12,-1
80008934:	5e fc       	retal	r12

80008936 <_Unwind_SetIP>:
80008936:	78 08       	ld.w	r8,r12[0x0]
80008938:	20 1b       	sub	r11,1
8000893a:	91 1b       	st.w	r8[0x4],r11
8000893c:	5e fc       	retal	r12

8000893e <_Unwind_GetLanguageSpecificData>:
8000893e:	78 08       	ld.w	r8,r12[0x0]
80008940:	70 7c       	ld.w	r12,r8[0x1c]
80008942:	5e fc       	retal	r12

80008944 <_Unwind_GetRegionStart>:
80008944:	5e fd       	retal	0

80008946 <_Unwind_FindEnclosingFunction>:
80008946:	5e fd       	retal	0

80008948 <_Unwind_GetDataRelBase>:
80008948:	5e fd       	retal	0

8000894a <_Unwind_GetTextRelBase>:
8000894a:	5e fd       	retal	0

8000894c <_Unwind_ForcedUnwind_Phase2>:
8000894c:	d4 31       	pushm	r0-r7,lr
8000894e:	30 03       	mov	r3,0
80008950:	18 95       	mov	r5,r12
80008952:	16 96       	mov	r6,r11
80008954:	78 32       	ld.w	r2,r12[0xc]
80008956:	78 41       	ld.w	r1,r12[0x10]
80008958:	49 d0       	lddpc	r0,800089cc <_Unwind_ForcedUnwind_Phase2+0x80>
8000895a:	6c 04       	ld.w	r4,r6[0x0]
8000895c:	58 04       	cp.w	r4,0
8000895e:	c0 31       	brne	80008964 <_Unwind_ForcedUnwind_Phase2+0x18>
80008960:	30 57       	mov	r7,5
80008962:	c0 38       	rjmp	80008968 <_Unwind_ForcedUnwind_Phase2+0x1c>
80008964:	68 64       	ld.w	r4,r4[0x18]
80008966:	30 07       	mov	r7,0
80008968:	58 57       	cp.w	r7,5
8000896a:	5f 19       	srne	r9
8000896c:	58 07       	cp.w	r7,0
8000896e:	5f 18       	srne	r8
80008970:	f3 e8 00 08 	and	r8,r9,r8
80008974:	e6 08 18 00 	cp.b	r8,r3
80008978:	c2 61       	brne	800089c4 <_Unwind_ForcedUnwind_Phase2+0x78>
8000897a:	1a d1       	st.w	--sp,r1
8000897c:	58 57       	cp.w	r7,5
8000897e:	f9 bb 01 0a 	movne	r11,10
80008982:	f9 bb 00 1a 	moveq	r11,26
80008986:	1a d6       	st.w	--sp,r6
80008988:	0a 9a       	mov	r10,r5
8000898a:	ea e8 00 00 	ld.d	r8,r5[0]
8000898e:	30 1c       	mov	r12,1
80008990:	5d 12       	icall	r2
80008992:	2f ed       	sub	sp,-8
80008994:	58 0c       	cp.w	r12,0
80008996:	c1 71       	brne	800089c4 <_Unwind_ForcedUnwind_Phase2+0x78>
80008998:	58 57       	cp.w	r7,5
8000899a:	c1 60       	breq	800089c6 <_Unwind_ForcedUnwind_Phase2+0x7a>
8000899c:	58 04       	cp.w	r4,0
8000899e:	c0 e0       	breq	800089ba <_Unwind_ForcedUnwind_Phase2+0x6e>
800089a0:	1a d6       	st.w	--sp,r6
800089a2:	0a 9a       	mov	r10,r5
800089a4:	ea e8 00 00 	ld.d	r8,r5[0]
800089a8:	30 ab       	mov	r11,10
800089aa:	30 1c       	mov	r12,1
800089ac:	5d 14       	icall	r4
800089ae:	2f fd       	sub	sp,-4
800089b0:	18 97       	mov	r7,r12
800089b2:	58 7c       	cp.w	r12,7
800089b4:	c0 90       	breq	800089c6 <_Unwind_ForcedUnwind_Phase2+0x7a>
800089b6:	58 8c       	cp.w	r12,8
800089b8:	c0 61       	brne	800089c4 <_Unwind_ForcedUnwind_Phase2+0x78>
800089ba:	6c 08       	ld.w	r8,r6[0x0]
800089bc:	70 08       	ld.w	r8,r8[0x0]
800089be:	81 08       	st.w	r0[0x0],r8
800089c0:	8d 08       	st.w	r6[0x0],r8
800089c2:	cc cb       	rjmp	8000895a <_Unwind_ForcedUnwind_Phase2+0xe>
800089c4:	30 27       	mov	r7,2
800089c6:	0e 9c       	mov	r12,r7
800089c8:	d8 32       	popm	r0-r7,pc
800089ca:	00 00       	add	r0,r0
800089cc:	00 00       	add	r0,r0
800089ce:	0f 80       	ld.ub	r0,r7[0x0]

800089d0 <_Unwind_DeleteException>:
800089d0:	d4 01       	pushm	lr
800089d2:	18 9b       	mov	r11,r12
800089d4:	78 28       	ld.w	r8,r12[0x8]
800089d6:	58 08       	cp.w	r8,0
800089d8:	c0 30       	breq	800089de <_Unwind_DeleteException+0xe>
800089da:	30 1c       	mov	r12,1
800089dc:	5d 18       	icall	r8
800089de:	d8 02       	popm	pc

800089e0 <_Unwind_Backtrace>:
800089e0:	d4 31       	pushm	r0-r7,lr
800089e2:	20 1d       	sub	sp,4
800089e4:	49 38       	lddpc	r8,80008a30 <_Unwind_Backtrace+0x50>
800089e6:	fa c7 ff fc 	sub	r7,sp,-4
800089ea:	70 08       	ld.w	r8,r8[0x0]
800089ec:	18 93       	mov	r3,r12
800089ee:	16 94       	mov	r4,r11
800089f0:	0e d8       	st.w	--r7,r8
800089f2:	30 05       	mov	r5,0
800089f4:	40 06       	lddsp	r6,sp[0x0]
800089f6:	58 06       	cp.w	r6,0
800089f8:	f9 b6 00 05 	moveq	r6,5
800089fc:	f9 b6 01 00 	movne	r6,0
80008a00:	58 56       	cp.w	r6,5
80008a02:	5f 19       	srne	r9
80008a04:	58 06       	cp.w	r6,0
80008a06:	5f 18       	srne	r8
80008a08:	f3 e8 00 08 	and	r8,r9,r8
80008a0c:	ea 08 18 00 	cp.b	r8,r5
80008a10:	c0 b1       	brne	80008a26 <_Unwind_Backtrace+0x46>
80008a12:	08 9b       	mov	r11,r4
80008a14:	1a 9c       	mov	r12,sp
80008a16:	5d 13       	icall	r3
80008a18:	c0 71       	brne	80008a26 <_Unwind_Backtrace+0x46>
80008a1a:	58 56       	cp.w	r6,5
80008a1c:	c0 60       	breq	80008a28 <_Unwind_Backtrace+0x48>
80008a1e:	40 08       	lddsp	r8,sp[0x0]
80008a20:	70 08       	ld.w	r8,r8[0x0]
80008a22:	50 08       	stdsp	sp[0x0],r8
80008a24:	ce 8b       	rjmp	800089f4 <_Unwind_Backtrace+0x14>
80008a26:	30 36       	mov	r6,3
80008a28:	0c 9c       	mov	r12,r6
80008a2a:	2f fd       	sub	sp,-4
80008a2c:	d8 32       	popm	r0-r7,pc
80008a2e:	00 00       	add	r0,r0
80008a30:	00 00       	add	r0,r0
80008a32:	0f 80       	ld.ub	r0,r7[0x0]

80008a34 <_Unwind_RaiseException_Phase2>:
80008a34:	d4 21       	pushm	r4-r7,lr
80008a36:	18 96       	mov	r6,r12
80008a38:	16 97       	mov	r7,r11
80008a3a:	6e 08       	ld.w	r8,r7[0x0]
80008a3c:	58 08       	cp.w	r8,0
80008a3e:	c0 41       	brne	80008a46 <_Unwind_RaiseException_Phase2+0x12>
80008a40:	10 95       	mov	r5,r8
80008a42:	30 59       	mov	r9,5
80008a44:	c0 38       	rjmp	80008a4a <_Unwind_RaiseException_Phase2+0x16>
80008a46:	70 65       	ld.w	r5,r8[0x18]
80008a48:	30 09       	mov	r9,0
80008a4a:	6c 44       	ld.w	r4,r6[0x10]
80008a4c:	08 38       	cp.w	r8,r4
80008a4e:	f9 b4 00 04 	moveq	r4,4
80008a52:	f9 b4 01 00 	movne	r4,0
80008a56:	58 09       	cp.w	r9,0
80008a58:	c1 81       	brne	80008a88 <_Unwind_RaiseException_Phase2+0x54>
80008a5a:	58 05       	cp.w	r5,0
80008a5c:	c0 e0       	breq	80008a78 <_Unwind_RaiseException_Phase2+0x44>
80008a5e:	1a d7       	st.w	--sp,r7
80008a60:	0c 9a       	mov	r10,r6
80008a62:	ec e8 00 00 	ld.d	r8,r6[0]
80008a66:	08 9b       	mov	r11,r4
80008a68:	30 1c       	mov	r12,1
80008a6a:	a1 bb       	sbr	r11,0x1
80008a6c:	5d 15       	icall	r5
80008a6e:	2f fd       	sub	sp,-4
80008a70:	58 7c       	cp.w	r12,7
80008a72:	c0 c0       	breq	80008a8a <_Unwind_RaiseException_Phase2+0x56>
80008a74:	58 8c       	cp.w	r12,8
80008a76:	c0 91       	brne	80008a88 <_Unwind_RaiseException_Phase2+0x54>
80008a78:	58 04       	cp.w	r4,0
80008a7a:	c0 30       	breq	80008a80 <_Unwind_RaiseException_Phase2+0x4c>
80008a7c:	f0 1f 00 04 	mcall	80008a8c <_Unwind_RaiseException_Phase2+0x58>
80008a80:	6e 08       	ld.w	r8,r7[0x0]
80008a82:	70 08       	ld.w	r8,r8[0x0]
80008a84:	8f 08       	st.w	r7[0x0],r8
80008a86:	cd ab       	rjmp	80008a3a <_Unwind_RaiseException_Phase2+0x6>
80008a88:	30 2c       	mov	r12,2
80008a8a:	d8 22       	popm	r4-r7,pc
80008a8c:	80 00       	ld.sh	r0,r0[0x0]
80008a8e:	8b b0       	st.w	r5[0x2c],r0

80008a90 <uw_install_context>:
80008a90:	d4 21       	pushm	r4-r7,lr
80008a92:	76 09       	ld.w	r9,r11[0x0]
80008a94:	1a 97       	mov	r7,sp
80008a96:	f2 c8 ff e0 	sub	r8,r9,-32
80008a9a:	48 4a       	lddpc	r10,80008aa8 <uw_install_context+0x18>
80008a9c:	95 09       	st.w	r10[0x0],r9
80008a9e:	70 19       	ld.w	r9,r8[0x4]
80008aa0:	70 07       	ld.w	r7,r8[0x0]
80008aa2:	70 2d       	ld.w	sp,r8[0x8]
80008aa4:	12 9f       	mov	pc,r9
80008aa6:	00 00       	add	r0,r0
80008aa8:	00 00       	add	r0,r0
80008aaa:	0f 80       	ld.ub	r0,r7[0x0]

80008aac <_Unwind_SjLj_Resume>:
80008aac:	d4 01       	pushm	lr
80008aae:	20 2d       	sub	sp,8
80008ab0:	48 a8       	lddpc	r8,80008ad8 <_Unwind_SjLj_Resume+0x2c>
80008ab2:	70 08       	ld.w	r8,r8[0x0]
80008ab4:	50 08       	stdsp	sp[0x0],r8
80008ab6:	50 18       	stdsp	sp[0x4],r8
80008ab8:	1a 9b       	mov	r11,sp
80008aba:	78 38       	ld.w	r8,r12[0xc]
80008abc:	58 08       	cp.w	r8,0
80008abe:	c0 31       	brne	80008ac4 <_Unwind_SjLj_Resume+0x18>
80008ac0:	cb af       	rcall	80008a34 <_Unwind_RaiseException_Phase2>
80008ac2:	c0 38       	rjmp	80008ac8 <_Unwind_SjLj_Resume+0x1c>
80008ac4:	1a 9b       	mov	r11,sp
80008ac6:	c4 3f       	rcall	8000894c <_Unwind_ForcedUnwind_Phase2>
80008ac8:	58 7c       	cp.w	r12,7
80008aca:	c0 30       	breq	80008ad0 <_Unwind_SjLj_Resume+0x24>
80008acc:	f0 1f 00 04 	mcall	80008adc <_Unwind_SjLj_Resume+0x30>
80008ad0:	1a 9b       	mov	r11,sp
80008ad2:	fa cc ff fc 	sub	r12,sp,-4
80008ad6:	cd df       	rcall	80008a90 <uw_install_context>
80008ad8:	00 00       	add	r0,r0
80008ada:	0f 80       	ld.ub	r0,r7[0x0]
80008adc:	80 00       	ld.sh	r0,r0[0x0]
80008ade:	8b b0       	st.w	r5[0x2c],r0

80008ae0 <_Unwind_SjLj_ForcedUnwind>:
80008ae0:	d4 21       	pushm	r4-r7,lr
80008ae2:	20 2d       	sub	sp,8
80008ae4:	48 98       	lddpc	r8,80008b08 <_Unwind_SjLj_ForcedUnwind+0x28>
80008ae6:	70 08       	ld.w	r8,r8[0x0]
80008ae8:	99 3b       	st.w	r12[0xc],r11
80008aea:	99 4a       	st.w	r12[0x10],r10
80008aec:	50 08       	stdsp	sp[0x0],r8
80008aee:	50 18       	stdsp	sp[0x4],r8
80008af0:	1a 97       	mov	r7,sp
80008af2:	1a 9b       	mov	r11,sp
80008af4:	c2 cf       	rcall	8000894c <_Unwind_ForcedUnwind_Phase2>
80008af6:	58 7c       	cp.w	r12,7
80008af8:	c0 30       	breq	80008afe <_Unwind_SjLj_ForcedUnwind+0x1e>
80008afa:	2f ed       	sub	sp,-8
80008afc:	d8 22       	popm	r4-r7,pc
80008afe:	1a 9b       	mov	r11,sp
80008b00:	fa cc ff fc 	sub	r12,sp,-4
80008b04:	cc 6f       	rcall	80008a90 <uw_install_context>
80008b06:	00 00       	add	r0,r0
80008b08:	00 00       	add	r0,r0
80008b0a:	0f 80       	ld.ub	r0,r7[0x0]

80008b0c <_Unwind_SjLj_RaiseException>:
80008b0c:	d4 21       	pushm	r4-r7,lr
80008b0e:	20 2d       	sub	sp,8
80008b10:	49 88       	lddpc	r8,80008b70 <_Unwind_SjLj_RaiseException+0x64>
80008b12:	18 97       	mov	r7,r12
80008b14:	70 08       	ld.w	r8,r8[0x0]
80008b16:	1a 95       	mov	r5,sp
80008b18:	50 08       	stdsp	sp[0x0],r8
80008b1a:	50 18       	stdsp	sp[0x4],r8
80008b1c:	40 08       	lddsp	r8,sp[0x0]
80008b1e:	58 08       	cp.w	r8,0
80008b20:	c2 50       	breq	80008b6a <_Unwind_SjLj_RaiseException+0x5e>
80008b22:	70 66       	ld.w	r6,r8[0x18]
80008b24:	58 06       	cp.w	r6,0
80008b26:	c0 f0       	breq	80008b44 <_Unwind_SjLj_RaiseException+0x38>
80008b28:	1a d5       	st.w	--sp,r5
80008b2a:	30 1b       	mov	r11,1
80008b2c:	0e 9a       	mov	r10,r7
80008b2e:	ee e8 00 00 	ld.d	r8,r7[0]
80008b32:	16 9c       	mov	r12,r11
80008b34:	5d 16       	icall	r6
80008b36:	2f fd       	sub	sp,-4
80008b38:	58 6c       	cp.w	r12,6
80008b3a:	c0 90       	breq	80008b4c <_Unwind_SjLj_RaiseException+0x40>
80008b3c:	58 8c       	cp.w	r12,8
80008b3e:	c0 30       	breq	80008b44 <_Unwind_SjLj_RaiseException+0x38>
80008b40:	30 3c       	mov	r12,3
80008b42:	c1 58       	rjmp	80008b6c <_Unwind_SjLj_RaiseException+0x60>
80008b44:	40 08       	lddsp	r8,sp[0x0]
80008b46:	70 08       	ld.w	r8,r8[0x0]
80008b48:	50 08       	stdsp	sp[0x0],r8
80008b4a:	ce 9b       	rjmp	80008b1c <_Unwind_SjLj_RaiseException+0x10>
80008b4c:	40 08       	lddsp	r8,sp[0x0]
80008b4e:	8f 48       	st.w	r7[0x10],r8
80008b50:	40 18       	lddsp	r8,sp[0x4]
80008b52:	50 08       	stdsp	sp[0x0],r8
80008b54:	30 08       	mov	r8,0
80008b56:	0e 9c       	mov	r12,r7
80008b58:	8f 38       	st.w	r7[0xc],r8
80008b5a:	1a 9b       	mov	r11,sp
80008b5c:	c6 cf       	rcall	80008a34 <_Unwind_RaiseException_Phase2>
80008b5e:	58 7c       	cp.w	r12,7
80008b60:	c0 61       	brne	80008b6c <_Unwind_SjLj_RaiseException+0x60>
80008b62:	1a 9b       	mov	r11,sp
80008b64:	fa cc ff fc 	sub	r12,sp,-4
80008b68:	c9 4f       	rcall	80008a90 <uw_install_context>
80008b6a:	30 5c       	mov	r12,5
80008b6c:	2f ed       	sub	sp,-8
80008b6e:	d8 22       	popm	r4-r7,pc
80008b70:	00 00       	add	r0,r0
80008b72:	0f 80       	ld.ub	r0,r7[0x0]

80008b74 <_Unwind_SjLj_Resume_or_Rethrow>:
80008b74:	d4 21       	pushm	r4-r7,lr
80008b76:	20 2d       	sub	sp,8
80008b78:	78 38       	ld.w	r8,r12[0xc]
80008b7a:	58 08       	cp.w	r8,0
80008b7c:	c0 51       	brne	80008b86 <_Unwind_SjLj_Resume_or_Rethrow+0x12>
80008b7e:	f0 1f 00 0a 	mcall	80008ba4 <_Unwind_SjLj_Resume_or_Rethrow+0x30>
80008b82:	2f ed       	sub	sp,-8
80008b84:	d8 22       	popm	r4-r7,pc
80008b86:	48 98       	lddpc	r8,80008ba8 <_Unwind_SjLj_Resume_or_Rethrow+0x34>
80008b88:	70 08       	ld.w	r8,r8[0x0]
80008b8a:	1a 9b       	mov	r11,sp
80008b8c:	50 08       	stdsp	sp[0x0],r8
80008b8e:	50 18       	stdsp	sp[0x4],r8
80008b90:	cd ee       	rcall	8000894c <_Unwind_ForcedUnwind_Phase2>
80008b92:	58 7c       	cp.w	r12,7
80008b94:	c0 30       	breq	80008b9a <_Unwind_SjLj_Resume_or_Rethrow+0x26>
80008b96:	f0 1f 00 06 	mcall	80008bac <_Unwind_SjLj_Resume_or_Rethrow+0x38>
80008b9a:	1a 9b       	mov	r11,sp
80008b9c:	fa cc ff fc 	sub	r12,sp,-4
80008ba0:	c7 8f       	rcall	80008a90 <uw_install_context>
80008ba2:	00 00       	add	r0,r0
80008ba4:	80 00       	ld.sh	r0,r0[0x0]
80008ba6:	8b 0c       	st.w	r5[0x0],r12
80008ba8:	00 00       	add	r0,r0
80008baa:	0f 80       	ld.ub	r0,r7[0x0]
80008bac:	80 00       	ld.sh	r0,r0[0x0]
80008bae:	8b b0       	st.w	r5[0x2c],r0

80008bb0 <abort>:
80008bb0:	d4 01       	pushm	lr
80008bb2:	30 6c       	mov	r12,6
80008bb4:	f0 1f 00 03 	mcall	80008bc0 <abort+0x10>
80008bb8:	30 1c       	mov	r12,1
80008bba:	f0 1f 00 03 	mcall	80008bc4 <abort+0x14>
80008bbe:	00 00       	add	r0,r0
80008bc0:	80 00       	ld.sh	r0,r0[0x0]
80008bc2:	9a 64       	ld.sh	r4,sp[0xc]
80008bc4:	80 00       	ld.sh	r0,r0[0x0]
80008bc6:	9c 0e       	ld.sh	lr,lr[0x0]

80008bc8 <_fputc_r>:
80008bc8:	d4 21       	pushm	r4-r7,lr
80008bca:	20 2d       	sub	sp,8
80008bcc:	18 97       	mov	r7,r12
80008bce:	58 0c       	cp.w	r12,0
80008bd0:	c0 a0       	breq	80008be4 <_fputc_r+0x1c>
80008bd2:	78 68       	ld.w	r8,r12[0x18]
80008bd4:	58 08       	cp.w	r8,0
80008bd6:	c0 71       	brne	80008be4 <_fputc_r+0x1c>
80008bd8:	50 1b       	stdsp	sp[0x4],r11
80008bda:	50 0a       	stdsp	sp[0x0],r10
80008bdc:	f0 1f 00 0c 	mcall	80008c0c <_fputc_r+0x44>
80008be0:	40 0a       	lddsp	r10,sp[0x0]
80008be2:	40 1b       	lddsp	r11,sp[0x4]
80008be4:	48 b8       	lddpc	r8,80008c10 <_fputc_r+0x48>
80008be6:	10 3a       	cp.w	r10,r8
80008be8:	c0 31       	brne	80008bee <_fputc_r+0x26>
80008bea:	6e 0a       	ld.w	r10,r7[0x0]
80008bec:	c0 a8       	rjmp	80008c00 <_fputc_r+0x38>
80008bee:	48 a8       	lddpc	r8,80008c14 <_fputc_r+0x4c>
80008bf0:	10 3a       	cp.w	r10,r8
80008bf2:	c0 31       	brne	80008bf8 <_fputc_r+0x30>
80008bf4:	6e 1a       	ld.w	r10,r7[0x4]
80008bf6:	c0 58       	rjmp	80008c00 <_fputc_r+0x38>
80008bf8:	48 88       	lddpc	r8,80008c18 <_fputc_r+0x50>
80008bfa:	10 3a       	cp.w	r10,r8
80008bfc:	c0 21       	brne	80008c00 <_fputc_r+0x38>
80008bfe:	6e 2a       	ld.w	r10,r7[0x8]
80008c00:	0e 9c       	mov	r12,r7
80008c02:	f0 1f 00 07 	mcall	80008c1c <_fputc_r+0x54>
80008c06:	2f ed       	sub	sp,-8
80008c08:	d8 22       	popm	r4-r7,pc
80008c0a:	00 00       	add	r0,r0
80008c0c:	80 00       	ld.sh	r0,r0[0x0]
80008c0e:	d1 7c       	*unknown*
80008c10:	80 00       	ld.sh	r0,r0[0x0]
80008c12:	f5 64 80 00 	st.b	r10[-32768],r4
80008c16:	f5 84       	*unknown*
80008c18:	80 00       	ld.sh	r0,r0[0x0]
80008c1a:	f5 a4 80 00 	stc0.w	r4[0x2000],cr0
80008c1e:	96 60       	ld.sh	r0,r11[0xc]

80008c20 <fputc>:
80008c20:	d4 01       	pushm	lr
80008c22:	48 48       	lddpc	r8,80008c30 <fputc+0x10>
80008c24:	16 9a       	mov	r10,r11
80008c26:	18 9b       	mov	r11,r12
80008c28:	70 0c       	ld.w	r12,r8[0x0]
80008c2a:	f0 1f 00 03 	mcall	80008c34 <fputc+0x14>
80008c2e:	d8 02       	popm	pc
80008c30:	00 00       	add	r0,r0
80008c32:	01 f8       	ld.ub	r8,r0[0x7]
80008c34:	80 00       	ld.sh	r0,r0[0x0]
80008c36:	8b c8       	st.w	r5[0x30],r8

80008c38 <_fputs_r>:
80008c38:	d4 21       	pushm	r4-r7,lr
80008c3a:	20 5d       	sub	sp,20
80008c3c:	18 97       	mov	r7,r12
80008c3e:	14 96       	mov	r6,r10
80008c40:	50 3b       	stdsp	sp[0xc],r11
80008c42:	16 9c       	mov	r12,r11
80008c44:	f0 1f 00 13 	mcall	80008c90 <_fputs_r+0x58>
80008c48:	fa c8 ff f4 	sub	r8,sp,-12
80008c4c:	50 4c       	stdsp	sp[0x10],r12
80008c4e:	50 08       	stdsp	sp[0x0],r8
80008c50:	50 2c       	stdsp	sp[0x8],r12
80008c52:	30 18       	mov	r8,1
80008c54:	50 18       	stdsp	sp[0x4],r8
80008c56:	58 07       	cp.w	r7,0
80008c58:	c0 70       	breq	80008c66 <_fputs_r+0x2e>
80008c5a:	6e 68       	ld.w	r8,r7[0x18]
80008c5c:	58 08       	cp.w	r8,0
80008c5e:	c0 41       	brne	80008c66 <_fputs_r+0x2e>
80008c60:	0e 9c       	mov	r12,r7
80008c62:	f0 1f 00 0d 	mcall	80008c94 <_fputs_r+0x5c>
80008c66:	48 d8       	lddpc	r8,80008c98 <_fputs_r+0x60>
80008c68:	10 36       	cp.w	r6,r8
80008c6a:	c0 31       	brne	80008c70 <_fputs_r+0x38>
80008c6c:	6e 06       	ld.w	r6,r7[0x0]
80008c6e:	c0 a8       	rjmp	80008c82 <_fputs_r+0x4a>
80008c70:	48 b8       	lddpc	r8,80008c9c <_fputs_r+0x64>
80008c72:	10 36       	cp.w	r6,r8
80008c74:	c0 31       	brne	80008c7a <_fputs_r+0x42>
80008c76:	6e 16       	ld.w	r6,r7[0x4]
80008c78:	c0 58       	rjmp	80008c82 <_fputs_r+0x4a>
80008c7a:	48 a8       	lddpc	r8,80008ca0 <_fputs_r+0x68>
80008c7c:	10 36       	cp.w	r6,r8
80008c7e:	c0 21       	brne	80008c82 <_fputs_r+0x4a>
80008c80:	6e 26       	ld.w	r6,r7[0x8]
80008c82:	0c 9b       	mov	r11,r6
80008c84:	0e 9c       	mov	r12,r7
80008c86:	1a 9a       	mov	r10,sp
80008c88:	f0 1f 00 07 	mcall	80008ca4 <_fputs_r+0x6c>
80008c8c:	2f bd       	sub	sp,-20
80008c8e:	d8 22       	popm	r4-r7,pc
80008c90:	80 00       	ld.sh	r0,r0[0x0]
80008c92:	9b d2       	st.w	sp[0x34],r2
80008c94:	80 00       	ld.sh	r0,r0[0x0]
80008c96:	d1 7c       	*unknown*
80008c98:	80 00       	ld.sh	r0,r0[0x0]
80008c9a:	f5 64 80 00 	st.b	r10[-32768],r4
80008c9e:	f5 84       	*unknown*
80008ca0:	80 00       	ld.sh	r0,r0[0x0]
80008ca2:	f5 a4 80 00 	stc0.w	r4[0x2000],cr0
80008ca6:	8c c0       	ld.uh	r0,r6[0x8]

80008ca8 <fputs>:
80008ca8:	d4 01       	pushm	lr
80008caa:	48 48       	lddpc	r8,80008cb8 <fputs+0x10>
80008cac:	16 9a       	mov	r10,r11
80008cae:	18 9b       	mov	r11,r12
80008cb0:	70 0c       	ld.w	r12,r8[0x0]
80008cb2:	f0 1f 00 03 	mcall	80008cbc <fputs+0x14>
80008cb6:	d8 02       	popm	pc
80008cb8:	00 00       	add	r0,r0
80008cba:	01 f8       	ld.ub	r8,r0[0x7]
80008cbc:	80 00       	ld.sh	r0,r0[0x0]
80008cbe:	8c 38       	ld.sh	r8,r6[0x6]

80008cc0 <__sfvwrite_r>:
80008cc0:	d4 31       	pushm	r0-r7,lr
80008cc2:	20 3d       	sub	sp,12
80008cc4:	14 94       	mov	r4,r10
80008cc6:	18 95       	mov	r5,r12
80008cc8:	16 97       	mov	r7,r11
80008cca:	74 28       	ld.w	r8,r10[0x8]
80008ccc:	58 08       	cp.w	r8,0
80008cce:	e0 80 01 43 	breq	80008f54 <__sfvwrite_r+0x294>
80008cd2:	96 68       	ld.sh	r8,r11[0xc]
80008cd4:	ed b8 00 03 	bld	r8,0x3
80008cd8:	c0 41       	brne	80008ce0 <__sfvwrite_r+0x20>
80008cda:	76 48       	ld.w	r8,r11[0x10]
80008cdc:	58 08       	cp.w	r8,0
80008cde:	c0 c1       	brne	80008cf6 <__sfvwrite_r+0x36>
80008ce0:	0e 9b       	mov	r11,r7
80008ce2:	0a 9c       	mov	r12,r5
80008ce4:	f0 1f 00 9e 	mcall	80008f5c <__sfvwrite_r+0x29c>
80008ce8:	c0 70       	breq	80008cf6 <__sfvwrite_r+0x36>
80008cea:	8e 68       	ld.sh	r8,r7[0xc]
80008cec:	a7 a8       	sbr	r8,0x6
80008cee:	ae 68       	st.h	r7[0xc],r8
80008cf0:	30 98       	mov	r8,9
80008cf2:	8b 38       	st.w	r5[0xc],r8
80008cf4:	c2 e9       	rjmp	80008f50 <__sfvwrite_r+0x290>
80008cf6:	8e 63       	ld.sh	r3,r7[0xc]
80008cf8:	68 00       	ld.w	r0,r4[0x0]
80008cfa:	06 96       	mov	r6,r3
80008cfc:	e2 16 00 02 	andl	r6,0x2,COH
80008d00:	c2 10       	breq	80008d42 <__sfvwrite_r+0x82>
80008d02:	30 03       	mov	r3,0
80008d04:	e0 62 04 00 	mov	r2,1024
80008d08:	06 96       	mov	r6,r3
80008d0a:	c0 48       	rjmp	80008d12 <__sfvwrite_r+0x52>
80008d0c:	60 03       	ld.w	r3,r0[0x0]
80008d0e:	60 16       	ld.w	r6,r0[0x4]
80008d10:	2f 80       	sub	r0,-8
80008d12:	58 06       	cp.w	r6,0
80008d14:	cf c0       	breq	80008d0c <__sfvwrite_r+0x4c>
80008d16:	e0 46 04 00 	cp.w	r6,1024
80008d1a:	ec 09 17 80 	movls	r9,r6
80008d1e:	e4 09 17 b0 	movhi	r9,r2
80008d22:	06 9a       	mov	r10,r3
80008d24:	6e a8       	ld.w	r8,r7[0x28]
80008d26:	6e 8b       	ld.w	r11,r7[0x20]
80008d28:	0a 9c       	mov	r12,r5
80008d2a:	5d 18       	icall	r8
80008d2c:	18 16       	sub	r6,r12
80008d2e:	58 0c       	cp.w	r12,0
80008d30:	e0 8a 01 0d 	brle	80008f4a <__sfvwrite_r+0x28a>
80008d34:	68 28       	ld.w	r8,r4[0x8]
80008d36:	18 18       	sub	r8,r12
80008d38:	89 28       	st.w	r4[0x8],r8
80008d3a:	e0 80 01 0d 	breq	80008f54 <__sfvwrite_r+0x294>
80008d3e:	18 03       	add	r3,r12
80008d40:	ce 9b       	rjmp	80008d12 <__sfvwrite_r+0x52>
80008d42:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80008d46:	c0 70       	breq	80008d54 <__sfvwrite_r+0x94>
80008d48:	50 06       	stdsp	sp[0x0],r6
80008d4a:	0c 93       	mov	r3,r6
80008d4c:	0c 91       	mov	r1,r6
80008d4e:	50 15       	stdsp	sp[0x4],r5
80008d50:	08 92       	mov	r2,r4
80008d52:	ca 08       	rjmp	80008e92 <__sfvwrite_r+0x1d2>
80008d54:	06 96       	mov	r6,r3
80008d56:	08 91       	mov	r1,r4
80008d58:	c0 48       	rjmp	80008d60 <__sfvwrite_r+0xa0>
80008d5a:	60 03       	ld.w	r3,r0[0x0]
80008d5c:	60 16       	ld.w	r6,r0[0x4]
80008d5e:	2f 80       	sub	r0,-8
80008d60:	58 06       	cp.w	r6,0
80008d62:	cf c0       	breq	80008d5a <__sfvwrite_r+0x9a>
80008d64:	8e 68       	ld.sh	r8,r7[0xc]
80008d66:	6e 24       	ld.w	r4,r7[0x8]
80008d68:	10 99       	mov	r9,r8
80008d6a:	e2 19 02 00 	andl	r9,0x200,COH
80008d6e:	c5 70       	breq	80008e1c <__sfvwrite_r+0x15c>
80008d70:	08 36       	cp.w	r6,r4
80008d72:	c4 53       	brcs	80008dfc <__sfvwrite_r+0x13c>
80008d74:	10 99       	mov	r9,r8
80008d76:	e2 19 04 80 	andl	r9,0x480,COH
80008d7a:	c4 10       	breq	80008dfc <__sfvwrite_r+0x13c>
80008d7c:	6e 4b       	ld.w	r11,r7[0x10]
80008d7e:	6e 09       	ld.w	r9,r7[0x0]
80008d80:	16 19       	sub	r9,r11
80008d82:	50 09       	stdsp	sp[0x0],r9
80008d84:	6e 59       	ld.w	r9,r7[0x14]
80008d86:	10 9c       	mov	r12,r8
80008d88:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80008d8c:	30 28       	mov	r8,2
80008d8e:	f4 08 0c 08 	divs	r8,r10,r8
80008d92:	fa e9 00 04 	st.d	sp[4],r8
80008d96:	10 94       	mov	r4,r8
80008d98:	40 09       	lddsp	r9,sp[0x0]
80008d9a:	e2 1c 04 00 	andl	r12,0x400,COH
80008d9e:	2f f9       	sub	r9,-1
80008da0:	0c 09       	add	r9,r6
80008da2:	12 38       	cp.w	r8,r9
80008da4:	f2 04 17 30 	movlo	r4,r9
80008da8:	58 0c       	cp.w	r12,0
80008daa:	c1 10       	breq	80008dcc <__sfvwrite_r+0x10c>
80008dac:	08 9b       	mov	r11,r4
80008dae:	0a 9c       	mov	r12,r5
80008db0:	f0 1f 00 6c 	mcall	80008f60 <__sfvwrite_r+0x2a0>
80008db4:	18 92       	mov	r2,r12
80008db6:	c1 50       	breq	80008de0 <__sfvwrite_r+0x120>
80008db8:	40 0a       	lddsp	r10,sp[0x0]
80008dba:	6e 4b       	ld.w	r11,r7[0x10]
80008dbc:	f0 1f 00 6a 	mcall	80008f64 <__sfvwrite_r+0x2a4>
80008dc0:	8e 68       	ld.sh	r8,r7[0xc]
80008dc2:	e0 18 fb 7f 	andl	r8,0xfb7f
80008dc6:	a7 b8       	sbr	r8,0x7
80008dc8:	ae 68       	st.h	r7[0xc],r8
80008dca:	c0 e8       	rjmp	80008de6 <__sfvwrite_r+0x126>
80008dcc:	08 9a       	mov	r10,r4
80008dce:	0a 9c       	mov	r12,r5
80008dd0:	f0 1f 00 66 	mcall	80008f68 <__sfvwrite_r+0x2a8>
80008dd4:	18 92       	mov	r2,r12
80008dd6:	c0 81       	brne	80008de6 <__sfvwrite_r+0x126>
80008dd8:	6e 4b       	ld.w	r11,r7[0x10]
80008dda:	0a 9c       	mov	r12,r5
80008ddc:	f0 1f 00 64 	mcall	80008f6c <__sfvwrite_r+0x2ac>
80008de0:	30 c8       	mov	r8,12
80008de2:	8b 38       	st.w	r5[0xc],r8
80008de4:	cb 38       	rjmp	80008f4a <__sfvwrite_r+0x28a>
80008de6:	40 0a       	lddsp	r10,sp[0x0]
80008de8:	40 09       	lddsp	r9,sp[0x0]
80008dea:	e8 0a 01 0a 	sub	r10,r4,r10
80008dee:	e4 09 00 08 	add	r8,r2,r9
80008df2:	8f 54       	st.w	r7[0x14],r4
80008df4:	8f 2a       	st.w	r7[0x8],r10
80008df6:	8f 08       	st.w	r7[0x0],r8
80008df8:	8f 42       	st.w	r7[0x10],r2
80008dfa:	0c 94       	mov	r4,r6
80008dfc:	08 36       	cp.w	r6,r4
80008dfe:	ec 04 17 30 	movlo	r4,r6
80008e02:	06 9b       	mov	r11,r3
80008e04:	08 9a       	mov	r10,r4
80008e06:	6e 0c       	ld.w	r12,r7[0x0]
80008e08:	f0 1f 00 5a 	mcall	80008f70 <__sfvwrite_r+0x2b0>
80008e0c:	6e 08       	ld.w	r8,r7[0x0]
80008e0e:	08 08       	add	r8,r4
80008e10:	8f 08       	st.w	r7[0x0],r8
80008e12:	6e 28       	ld.w	r8,r7[0x8]
80008e14:	08 18       	sub	r8,r4
80008e16:	0c 94       	mov	r4,r6
80008e18:	8f 28       	st.w	r7[0x8],r8
80008e1a:	c3 08       	rjmp	80008e7a <__sfvwrite_r+0x1ba>
80008e1c:	08 36       	cp.w	r6,r4
80008e1e:	5f ba       	srhi	r10
80008e20:	6e 0c       	ld.w	r12,r7[0x0]
80008e22:	6e 48       	ld.w	r8,r7[0x10]
80008e24:	10 3c       	cp.w	r12,r8
80008e26:	5f b8       	srhi	r8
80008e28:	f5 e8 00 08 	and	r8,r10,r8
80008e2c:	f2 08 18 00 	cp.b	r8,r9
80008e30:	c0 e0       	breq	80008e4c <__sfvwrite_r+0x18c>
80008e32:	06 9b       	mov	r11,r3
80008e34:	08 9a       	mov	r10,r4
80008e36:	f0 1f 00 4f 	mcall	80008f70 <__sfvwrite_r+0x2b0>
80008e3a:	6e 08       	ld.w	r8,r7[0x0]
80008e3c:	08 08       	add	r8,r4
80008e3e:	0e 9b       	mov	r11,r7
80008e40:	8f 08       	st.w	r7[0x0],r8
80008e42:	0a 9c       	mov	r12,r5
80008e44:	f0 1f 00 4c 	mcall	80008f74 <__sfvwrite_r+0x2b4>
80008e48:	c1 90       	breq	80008e7a <__sfvwrite_r+0x1ba>
80008e4a:	c8 08       	rjmp	80008f4a <__sfvwrite_r+0x28a>
80008e4c:	6e 59       	ld.w	r9,r7[0x14]
80008e4e:	12 36       	cp.w	r6,r9
80008e50:	c0 a3       	brcs	80008e64 <__sfvwrite_r+0x1a4>
80008e52:	6e a8       	ld.w	r8,r7[0x28]
80008e54:	06 9a       	mov	r10,r3
80008e56:	6e 8b       	ld.w	r11,r7[0x20]
80008e58:	0a 9c       	mov	r12,r5
80008e5a:	5d 18       	icall	r8
80008e5c:	18 94       	mov	r4,r12
80008e5e:	e0 89 00 0e 	brgt	80008e7a <__sfvwrite_r+0x1ba>
80008e62:	c7 48       	rjmp	80008f4a <__sfvwrite_r+0x28a>
80008e64:	0c 9a       	mov	r10,r6
80008e66:	06 9b       	mov	r11,r3
80008e68:	f0 1f 00 42 	mcall	80008f70 <__sfvwrite_r+0x2b0>
80008e6c:	6e 08       	ld.w	r8,r7[0x0]
80008e6e:	0c 08       	add	r8,r6
80008e70:	0c 94       	mov	r4,r6
80008e72:	8f 08       	st.w	r7[0x0],r8
80008e74:	6e 28       	ld.w	r8,r7[0x8]
80008e76:	0c 18       	sub	r8,r6
80008e78:	8f 28       	st.w	r7[0x8],r8
80008e7a:	62 28       	ld.w	r8,r1[0x8]
80008e7c:	08 18       	sub	r8,r4
80008e7e:	83 28       	st.w	r1[0x8],r8
80008e80:	c6 a0       	breq	80008f54 <__sfvwrite_r+0x294>
80008e82:	08 16       	sub	r6,r4
80008e84:	08 03       	add	r3,r4
80008e86:	c6 db       	rjmp	80008d60 <__sfvwrite_r+0xa0>
80008e88:	60 03       	ld.w	r3,r0[0x0]
80008e8a:	60 11       	ld.w	r1,r0[0x4]
80008e8c:	30 08       	mov	r8,0
80008e8e:	2f 80       	sub	r0,-8
80008e90:	50 08       	stdsp	sp[0x0],r8
80008e92:	58 01       	cp.w	r1,0
80008e94:	cf a0       	breq	80008e88 <__sfvwrite_r+0x1c8>
80008e96:	40 0a       	lddsp	r10,sp[0x0]
80008e98:	58 0a       	cp.w	r10,0
80008e9a:	c1 11       	brne	80008ebc <__sfvwrite_r+0x1fc>
80008e9c:	02 9a       	mov	r10,r1
80008e9e:	30 ab       	mov	r11,10
80008ea0:	06 9c       	mov	r12,r3
80008ea2:	f0 1f 00 36 	mcall	80008f78 <__sfvwrite_r+0x2b8>
80008ea6:	c0 70       	breq	80008eb4 <__sfvwrite_r+0x1f4>
80008ea8:	f8 c6 ff ff 	sub	r6,r12,-1
80008eac:	30 19       	mov	r9,1
80008eae:	06 16       	sub	r6,r3
80008eb0:	50 09       	stdsp	sp[0x0],r9
80008eb2:	c0 58       	rjmp	80008ebc <__sfvwrite_r+0x1fc>
80008eb4:	30 18       	mov	r8,1
80008eb6:	e2 c6 ff ff 	sub	r6,r1,-1
80008eba:	50 08       	stdsp	sp[0x0],r8
80008ebc:	02 36       	cp.w	r6,r1
80008ebe:	ec 04 17 80 	movls	r4,r6
80008ec2:	e2 04 17 b0 	movhi	r4,r1
80008ec6:	6e 59       	ld.w	r9,r7[0x14]
80008ec8:	6e 25       	ld.w	r5,r7[0x8]
80008eca:	f2 05 00 05 	add	r5,r9,r5
80008ece:	0a 34       	cp.w	r4,r5
80008ed0:	5f 9a       	srgt	r10
80008ed2:	6e 0c       	ld.w	r12,r7[0x0]
80008ed4:	6e 48       	ld.w	r8,r7[0x10]
80008ed6:	10 3c       	cp.w	r12,r8
80008ed8:	5f b8       	srhi	r8
80008eda:	f5 e8 00 08 	and	r8,r10,r8
80008ede:	30 0a       	mov	r10,0
80008ee0:	f4 08 18 00 	cp.b	r8,r10
80008ee4:	c0 e0       	breq	80008f00 <__sfvwrite_r+0x240>
80008ee6:	06 9b       	mov	r11,r3
80008ee8:	0a 9a       	mov	r10,r5
80008eea:	f0 1f 00 22 	mcall	80008f70 <__sfvwrite_r+0x2b0>
80008eee:	6e 08       	ld.w	r8,r7[0x0]
80008ef0:	0a 08       	add	r8,r5
80008ef2:	0e 9b       	mov	r11,r7
80008ef4:	8f 08       	st.w	r7[0x0],r8
80008ef6:	40 1c       	lddsp	r12,sp[0x4]
80008ef8:	f0 1f 00 1f 	mcall	80008f74 <__sfvwrite_r+0x2b4>
80008efc:	c1 80       	breq	80008f2c <__sfvwrite_r+0x26c>
80008efe:	c2 68       	rjmp	80008f4a <__sfvwrite_r+0x28a>
80008f00:	12 34       	cp.w	r4,r9
80008f02:	c0 a5       	brlt	80008f16 <__sfvwrite_r+0x256>
80008f04:	6e a8       	ld.w	r8,r7[0x28]
80008f06:	06 9a       	mov	r10,r3
80008f08:	6e 8b       	ld.w	r11,r7[0x20]
80008f0a:	40 1c       	lddsp	r12,sp[0x4]
80008f0c:	5d 18       	icall	r8
80008f0e:	18 95       	mov	r5,r12
80008f10:	e0 89 00 0e 	brgt	80008f2c <__sfvwrite_r+0x26c>
80008f14:	c1 b8       	rjmp	80008f4a <__sfvwrite_r+0x28a>
80008f16:	08 9a       	mov	r10,r4
80008f18:	06 9b       	mov	r11,r3
80008f1a:	f0 1f 00 16 	mcall	80008f70 <__sfvwrite_r+0x2b0>
80008f1e:	6e 08       	ld.w	r8,r7[0x0]
80008f20:	08 08       	add	r8,r4
80008f22:	08 95       	mov	r5,r4
80008f24:	8f 08       	st.w	r7[0x0],r8
80008f26:	6e 28       	ld.w	r8,r7[0x8]
80008f28:	08 18       	sub	r8,r4
80008f2a:	8f 28       	st.w	r7[0x8],r8
80008f2c:	0a 16       	sub	r6,r5
80008f2e:	c0 71       	brne	80008f3c <__sfvwrite_r+0x27c>
80008f30:	0e 9b       	mov	r11,r7
80008f32:	40 1c       	lddsp	r12,sp[0x4]
80008f34:	f0 1f 00 10 	mcall	80008f74 <__sfvwrite_r+0x2b4>
80008f38:	c0 91       	brne	80008f4a <__sfvwrite_r+0x28a>
80008f3a:	50 06       	stdsp	sp[0x0],r6
80008f3c:	64 28       	ld.w	r8,r2[0x8]
80008f3e:	0a 18       	sub	r8,r5
80008f40:	85 28       	st.w	r2[0x8],r8
80008f42:	c0 90       	breq	80008f54 <__sfvwrite_r+0x294>
80008f44:	0a 11       	sub	r1,r5
80008f46:	0a 03       	add	r3,r5
80008f48:	ca 5b       	rjmp	80008e92 <__sfvwrite_r+0x1d2>
80008f4a:	8e 68       	ld.sh	r8,r7[0xc]
80008f4c:	a7 a8       	sbr	r8,0x6
80008f4e:	ae 68       	st.h	r7[0xc],r8
80008f50:	3f fc       	mov	r12,-1
80008f52:	c0 28       	rjmp	80008f56 <__sfvwrite_r+0x296>
80008f54:	30 0c       	mov	r12,0
80008f56:	2f dd       	sub	sp,-12
80008f58:	d8 32       	popm	r0-r7,pc
80008f5a:	00 00       	add	r0,r0
80008f5c:	80 00       	ld.sh	r0,r0[0x0]
80008f5e:	c0 e0       	breq	80008f7a <__sfvwrite_r+0x2ba>
80008f60:	80 00       	ld.sh	r0,r0[0x0]
80008f62:	90 40       	ld.sh	r0,r8[0x8]
80008f64:	80 00       	ld.sh	r0,r0[0x0]
80008f66:	94 c8       	ld.uh	r8,r10[0x8]
80008f68:	80 00       	ld.sh	r0,r0[0x0]
80008f6a:	97 04       	st.w	r11[0x0],r4
80008f6c:	80 00       	ld.sh	r0,r0[0x0]
80008f6e:	d2 d4       	*unknown*
80008f70:	80 00       	ld.sh	r0,r0[0x0]
80008f72:	96 10       	ld.sh	r0,r11[0x2]
80008f74:	80 00       	ld.sh	r0,r0[0x0]
80008f76:	cf a4       	brge	80008f6a <__sfvwrite_r+0x2aa>
80008f78:	80 00       	ld.sh	r0,r0[0x0]
80008f7a:	94 8c       	ld.uh	r12,r10[0x0]

80008f7c <_fwrite_r>:
80008f7c:	d4 31       	pushm	r0-r7,lr
80008f7e:	20 5d       	sub	sp,20
80008f80:	12 96       	mov	r6,r9
80008f82:	fa c9 ff f4 	sub	r9,sp,-12
80008f86:	ec 0a 02 45 	mul	r5,r6,r10
80008f8a:	50 09       	stdsp	sp[0x0],r9
80008f8c:	50 3b       	stdsp	sp[0xc],r11
80008f8e:	30 19       	mov	r9,1
80008f90:	50 45       	stdsp	sp[0x10],r5
80008f92:	50 25       	stdsp	sp[0x8],r5
80008f94:	50 19       	stdsp	sp[0x4],r9
80008f96:	14 97       	mov	r7,r10
80008f98:	10 93       	mov	r3,r8
80008f9a:	18 94       	mov	r4,r12
80008f9c:	58 0c       	cp.w	r12,0
80008f9e:	c0 60       	breq	80008faa <_fwrite_r+0x2e>
80008fa0:	78 68       	ld.w	r8,r12[0x18]
80008fa2:	58 08       	cp.w	r8,0
80008fa4:	c0 31       	brne	80008faa <_fwrite_r+0x2e>
80008fa6:	f0 1f 00 0f 	mcall	80008fe0 <_fwrite_r+0x64>
80008faa:	48 f8       	lddpc	r8,80008fe4 <_fwrite_r+0x68>
80008fac:	10 33       	cp.w	r3,r8
80008fae:	c0 31       	brne	80008fb4 <_fwrite_r+0x38>
80008fb0:	68 03       	ld.w	r3,r4[0x0]
80008fb2:	c0 a8       	rjmp	80008fc6 <_fwrite_r+0x4a>
80008fb4:	48 d8       	lddpc	r8,80008fe8 <_fwrite_r+0x6c>
80008fb6:	10 33       	cp.w	r3,r8
80008fb8:	c0 31       	brne	80008fbe <_fwrite_r+0x42>
80008fba:	68 13       	ld.w	r3,r4[0x4]
80008fbc:	c0 58       	rjmp	80008fc6 <_fwrite_r+0x4a>
80008fbe:	48 c8       	lddpc	r8,80008fec <_fwrite_r+0x70>
80008fc0:	10 33       	cp.w	r3,r8
80008fc2:	c0 21       	brne	80008fc6 <_fwrite_r+0x4a>
80008fc4:	68 23       	ld.w	r3,r4[0x8]
80008fc6:	06 9b       	mov	r11,r3
80008fc8:	08 9c       	mov	r12,r4
80008fca:	1a 9a       	mov	r10,sp
80008fcc:	f0 1f 00 09 	mcall	80008ff0 <_fwrite_r+0x74>
80008fd0:	c0 50       	breq	80008fda <_fwrite_r+0x5e>
80008fd2:	40 28       	lddsp	r8,sp[0x8]
80008fd4:	10 15       	sub	r5,r8
80008fd6:	ea 07 0d 06 	divu	r6,r5,r7
80008fda:	0c 9c       	mov	r12,r6
80008fdc:	2f bd       	sub	sp,-20
80008fde:	d8 32       	popm	r0-r7,pc
80008fe0:	80 00       	ld.sh	r0,r0[0x0]
80008fe2:	d1 7c       	*unknown*
80008fe4:	80 00       	ld.sh	r0,r0[0x0]
80008fe6:	f5 64 80 00 	st.b	r10[-32768],r4
80008fea:	f5 84       	*unknown*
80008fec:	80 00       	ld.sh	r0,r0[0x0]
80008fee:	f5 a4 80 00 	stc0.w	r4[0x2000],cr0
80008ff2:	8c c0       	ld.uh	r0,r6[0x8]

80008ff4 <fwrite>:
80008ff4:	d4 01       	pushm	lr
80008ff6:	12 98       	mov	r8,r9
80008ff8:	14 99       	mov	r9,r10
80008ffa:	16 9a       	mov	r10,r11
80008ffc:	18 9b       	mov	r11,r12
80008ffe:	48 3c       	lddpc	r12,80009008 <fwrite+0x14>
80009000:	78 0c       	ld.w	r12,r12[0x0]
80009002:	f0 1f 00 03 	mcall	8000900c <fwrite+0x18>
80009006:	d8 02       	popm	pc
80009008:	00 00       	add	r0,r0
8000900a:	01 f8       	ld.ub	r8,r0[0x7]
8000900c:	80 00       	ld.sh	r0,r0[0x0]
8000900e:	8f 7c       	st.w	r7[0x1c],r12

80009010 <free>:
80009010:	d4 01       	pushm	lr
80009012:	48 48       	lddpc	r8,80009020 <free+0x10>
80009014:	18 9b       	mov	r11,r12
80009016:	70 0c       	ld.w	r12,r8[0x0]
80009018:	f0 1f 00 03 	mcall	80009024 <free+0x14>
8000901c:	d8 02       	popm	pc
8000901e:	00 00       	add	r0,r0
80009020:	00 00       	add	r0,r0
80009022:	01 f8       	ld.ub	r8,r0[0x7]
80009024:	80 00       	ld.sh	r0,r0[0x0]
80009026:	d2 d4       	*unknown*

80009028 <malloc>:
80009028:	d4 01       	pushm	lr
8000902a:	48 48       	lddpc	r8,80009038 <malloc+0x10>
8000902c:	18 9b       	mov	r11,r12
8000902e:	70 0c       	ld.w	r12,r8[0x0]
80009030:	f0 1f 00 03 	mcall	8000903c <malloc+0x14>
80009034:	d8 02       	popm	pc
80009036:	00 00       	add	r0,r0
80009038:	00 00       	add	r0,r0
8000903a:	01 f8       	ld.ub	r8,r0[0x7]
8000903c:	80 00       	ld.sh	r0,r0[0x0]
8000903e:	90 40       	ld.sh	r0,r8[0x8]

80009040 <_malloc_r>:
80009040:	d4 31       	pushm	r0-r7,lr
80009042:	f6 c8 ff f5 	sub	r8,r11,-11
80009046:	18 95       	mov	r5,r12
80009048:	10 97       	mov	r7,r8
8000904a:	e0 17 ff f8 	andl	r7,0xfff8
8000904e:	59 68       	cp.w	r8,22
80009050:	f9 b7 08 10 	movls	r7,16
80009054:	16 37       	cp.w	r7,r11
80009056:	5f 38       	srlo	r8
80009058:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000905c:	c0 50       	breq	80009066 <_malloc_r+0x26>
8000905e:	30 c8       	mov	r8,12
80009060:	99 38       	st.w	r12[0xc],r8
80009062:	e0 8f 01 f2 	bral	80009446 <_malloc_r+0x406>
80009066:	f0 1f 00 50 	mcall	800091a4 <_malloc_r+0x164>
8000906a:	e0 47 01 f7 	cp.w	r7,503
8000906e:	e0 8b 00 1c 	brhi	800090a6 <_malloc_r+0x66>
80009072:	ee 03 16 03 	lsr	r3,r7,0x3
80009076:	4c d8       	lddpc	r8,800091a8 <_malloc_r+0x168>
80009078:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000907c:	70 36       	ld.w	r6,r8[0xc]
8000907e:	10 36       	cp.w	r6,r8
80009080:	c0 61       	brne	8000908c <_malloc_r+0x4c>
80009082:	ec c8 ff f8 	sub	r8,r6,-8
80009086:	70 36       	ld.w	r6,r8[0xc]
80009088:	10 36       	cp.w	r6,r8
8000908a:	c0 c0       	breq	800090a2 <_malloc_r+0x62>
8000908c:	6c 18       	ld.w	r8,r6[0x4]
8000908e:	e0 18 ff fc 	andl	r8,0xfffc
80009092:	6c 3a       	ld.w	r10,r6[0xc]
80009094:	ec 08 00 09 	add	r9,r6,r8
80009098:	0a 9c       	mov	r12,r5
8000909a:	6c 28       	ld.w	r8,r6[0x8]
8000909c:	95 28       	st.w	r10[0x8],r8
8000909e:	91 3a       	st.w	r8[0xc],r10
800090a0:	c4 68       	rjmp	8000912c <_malloc_r+0xec>
800090a2:	2f e3       	sub	r3,-2
800090a4:	c4 c8       	rjmp	8000913c <_malloc_r+0xfc>
800090a6:	ee 03 16 09 	lsr	r3,r7,0x9
800090aa:	c0 41       	brne	800090b2 <_malloc_r+0x72>
800090ac:	ee 03 16 03 	lsr	r3,r7,0x3
800090b0:	c2 68       	rjmp	800090fc <_malloc_r+0xbc>
800090b2:	58 43       	cp.w	r3,4
800090b4:	e0 8b 00 06 	brhi	800090c0 <_malloc_r+0x80>
800090b8:	ee 03 16 06 	lsr	r3,r7,0x6
800090bc:	2c 83       	sub	r3,-56
800090be:	c1 f8       	rjmp	800090fc <_malloc_r+0xbc>
800090c0:	59 43       	cp.w	r3,20
800090c2:	e0 8b 00 04 	brhi	800090ca <_malloc_r+0x8a>
800090c6:	2a 53       	sub	r3,-91
800090c8:	c1 a8       	rjmp	800090fc <_malloc_r+0xbc>
800090ca:	e0 43 00 54 	cp.w	r3,84
800090ce:	e0 8b 00 06 	brhi	800090da <_malloc_r+0x9a>
800090d2:	ee 03 16 0c 	lsr	r3,r7,0xc
800090d6:	29 23       	sub	r3,-110
800090d8:	c1 28       	rjmp	800090fc <_malloc_r+0xbc>
800090da:	e0 43 01 54 	cp.w	r3,340
800090de:	e0 8b 00 06 	brhi	800090ea <_malloc_r+0xaa>
800090e2:	ee 03 16 0f 	lsr	r3,r7,0xf
800090e6:	28 93       	sub	r3,-119
800090e8:	c0 a8       	rjmp	800090fc <_malloc_r+0xbc>
800090ea:	e0 43 05 54 	cp.w	r3,1364
800090ee:	e0 88 00 04 	brls	800090f6 <_malloc_r+0xb6>
800090f2:	37 e3       	mov	r3,126
800090f4:	c0 48       	rjmp	800090fc <_malloc_r+0xbc>
800090f6:	ee 03 16 12 	lsr	r3,r7,0x12
800090fa:	28 43       	sub	r3,-124
800090fc:	4a ba       	lddpc	r10,800091a8 <_malloc_r+0x168>
800090fe:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80009102:	74 36       	ld.w	r6,r10[0xc]
80009104:	c1 98       	rjmp	80009136 <_malloc_r+0xf6>
80009106:	6c 19       	ld.w	r9,r6[0x4]
80009108:	e0 19 ff fc 	andl	r9,0xfffc
8000910c:	f2 07 01 0b 	sub	r11,r9,r7
80009110:	58 fb       	cp.w	r11,15
80009112:	e0 8a 00 04 	brle	8000911a <_malloc_r+0xda>
80009116:	20 13       	sub	r3,1
80009118:	c1 18       	rjmp	8000913a <_malloc_r+0xfa>
8000911a:	6c 38       	ld.w	r8,r6[0xc]
8000911c:	58 0b       	cp.w	r11,0
8000911e:	c0 b5       	brlt	80009134 <_malloc_r+0xf4>
80009120:	6c 2a       	ld.w	r10,r6[0x8]
80009122:	ec 09 00 09 	add	r9,r6,r9
80009126:	0a 9c       	mov	r12,r5
80009128:	91 2a       	st.w	r8[0x8],r10
8000912a:	95 38       	st.w	r10[0xc],r8
8000912c:	72 18       	ld.w	r8,r9[0x4]
8000912e:	a1 a8       	sbr	r8,0x0
80009130:	93 18       	st.w	r9[0x4],r8
80009132:	cb c8       	rjmp	800092aa <_malloc_r+0x26a>
80009134:	10 96       	mov	r6,r8
80009136:	14 36       	cp.w	r6,r10
80009138:	ce 71       	brne	80009106 <_malloc_r+0xc6>
8000913a:	2f f3       	sub	r3,-1
8000913c:	49 ba       	lddpc	r10,800091a8 <_malloc_r+0x168>
8000913e:	f4 cc ff f8 	sub	r12,r10,-8
80009142:	78 26       	ld.w	r6,r12[0x8]
80009144:	18 36       	cp.w	r6,r12
80009146:	c6 e0       	breq	80009222 <_malloc_r+0x1e2>
80009148:	6c 19       	ld.w	r9,r6[0x4]
8000914a:	e0 19 ff fc 	andl	r9,0xfffc
8000914e:	f2 07 01 08 	sub	r8,r9,r7
80009152:	58 f8       	cp.w	r8,15
80009154:	e0 89 00 90 	brgt	80009274 <_malloc_r+0x234>
80009158:	99 3c       	st.w	r12[0xc],r12
8000915a:	99 2c       	st.w	r12[0x8],r12
8000915c:	58 08       	cp.w	r8,0
8000915e:	c0 55       	brlt	80009168 <_malloc_r+0x128>
80009160:	ec 09 00 09 	add	r9,r6,r9
80009164:	0a 9c       	mov	r12,r5
80009166:	ce 3b       	rjmp	8000912c <_malloc_r+0xec>
80009168:	e0 49 01 ff 	cp.w	r9,511
8000916c:	e0 8b 00 13 	brhi	80009192 <_malloc_r+0x152>
80009170:	a3 99       	lsr	r9,0x3
80009172:	f4 09 00 38 	add	r8,r10,r9<<0x3
80009176:	70 2b       	ld.w	r11,r8[0x8]
80009178:	8d 38       	st.w	r6[0xc],r8
8000917a:	8d 2b       	st.w	r6[0x8],r11
8000917c:	97 36       	st.w	r11[0xc],r6
8000917e:	91 26       	st.w	r8[0x8],r6
80009180:	a3 49       	asr	r9,0x2
80009182:	74 18       	ld.w	r8,r10[0x4]
80009184:	30 1b       	mov	r11,1
80009186:	f6 09 09 49 	lsl	r9,r11,r9
8000918a:	f1 e9 10 09 	or	r9,r8,r9
8000918e:	95 19       	st.w	r10[0x4],r9
80009190:	c4 98       	rjmp	80009222 <_malloc_r+0x1e2>
80009192:	f2 0a 16 09 	lsr	r10,r9,0x9
80009196:	58 4a       	cp.w	r10,4
80009198:	e0 8b 00 0a 	brhi	800091ac <_malloc_r+0x16c>
8000919c:	f2 0a 16 06 	lsr	r10,r9,0x6
800091a0:	2c 8a       	sub	r10,-56
800091a2:	c2 38       	rjmp	800091e8 <_malloc_r+0x1a8>
800091a4:	80 00       	ld.sh	r0,r0[0x0]
800091a6:	96 5c       	ld.sh	r12,r11[0xa]
800091a8:	00 00       	add	r0,r0
800091aa:	01 fc       	ld.ub	r12,r0[0x7]
800091ac:	59 4a       	cp.w	r10,20
800091ae:	e0 8b 00 04 	brhi	800091b6 <_malloc_r+0x176>
800091b2:	2a 5a       	sub	r10,-91
800091b4:	c1 a8       	rjmp	800091e8 <_malloc_r+0x1a8>
800091b6:	e0 4a 00 54 	cp.w	r10,84
800091ba:	e0 8b 00 06 	brhi	800091c6 <_malloc_r+0x186>
800091be:	f2 0a 16 0c 	lsr	r10,r9,0xc
800091c2:	29 2a       	sub	r10,-110
800091c4:	c1 28       	rjmp	800091e8 <_malloc_r+0x1a8>
800091c6:	e0 4a 01 54 	cp.w	r10,340
800091ca:	e0 8b 00 06 	brhi	800091d6 <_malloc_r+0x196>
800091ce:	f2 0a 16 0f 	lsr	r10,r9,0xf
800091d2:	28 9a       	sub	r10,-119
800091d4:	c0 a8       	rjmp	800091e8 <_malloc_r+0x1a8>
800091d6:	e0 4a 05 54 	cp.w	r10,1364
800091da:	e0 88 00 04 	brls	800091e2 <_malloc_r+0x1a2>
800091de:	37 ea       	mov	r10,126
800091e0:	c0 48       	rjmp	800091e8 <_malloc_r+0x1a8>
800091e2:	f2 0a 16 12 	lsr	r10,r9,0x12
800091e6:	28 4a       	sub	r10,-124
800091e8:	4c 8b       	lddpc	r11,80009308 <_malloc_r+0x2c8>
800091ea:	f6 0a 00 34 	add	r4,r11,r10<<0x3
800091ee:	68 28       	ld.w	r8,r4[0x8]
800091f0:	08 38       	cp.w	r8,r4
800091f2:	c0 e1       	brne	8000920e <_malloc_r+0x1ce>
800091f4:	76 19       	ld.w	r9,r11[0x4]
800091f6:	a3 4a       	asr	r10,0x2
800091f8:	30 1e       	mov	lr,1
800091fa:	fc 0a 09 4a 	lsl	r10,lr,r10
800091fe:	f3 ea 10 0a 	or	r10,r9,r10
80009202:	10 99       	mov	r9,r8
80009204:	97 1a       	st.w	r11[0x4],r10
80009206:	c0 a8       	rjmp	8000921a <_malloc_r+0x1da>
80009208:	70 28       	ld.w	r8,r8[0x8]
8000920a:	08 38       	cp.w	r8,r4
8000920c:	c0 60       	breq	80009218 <_malloc_r+0x1d8>
8000920e:	70 1a       	ld.w	r10,r8[0x4]
80009210:	e0 1a ff fc 	andl	r10,0xfffc
80009214:	14 39       	cp.w	r9,r10
80009216:	cf 93       	brcs	80009208 <_malloc_r+0x1c8>
80009218:	70 39       	ld.w	r9,r8[0xc]
8000921a:	8d 39       	st.w	r6[0xc],r9
8000921c:	8d 28       	st.w	r6[0x8],r8
8000921e:	91 36       	st.w	r8[0xc],r6
80009220:	93 26       	st.w	r9[0x8],r6
80009222:	e6 08 14 02 	asr	r8,r3,0x2
80009226:	30 1b       	mov	r11,1
80009228:	4b 84       	lddpc	r4,80009308 <_malloc_r+0x2c8>
8000922a:	f6 08 09 4b 	lsl	r11,r11,r8
8000922e:	68 18       	ld.w	r8,r4[0x4]
80009230:	10 3b       	cp.w	r11,r8
80009232:	e0 8b 00 6f 	brhi	80009310 <_malloc_r+0x2d0>
80009236:	f7 e8 00 09 	and	r9,r11,r8
8000923a:	c0 b1       	brne	80009250 <_malloc_r+0x210>
8000923c:	e0 13 ff fc 	andl	r3,0xfffc
80009240:	a1 7b       	lsl	r11,0x1
80009242:	2f c3       	sub	r3,-4
80009244:	c0 38       	rjmp	8000924a <_malloc_r+0x20a>
80009246:	2f c3       	sub	r3,-4
80009248:	a1 7b       	lsl	r11,0x1
8000924a:	f7 e8 00 09 	and	r9,r11,r8
8000924e:	cf c0       	breq	80009246 <_malloc_r+0x206>
80009250:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80009254:	06 92       	mov	r2,r3
80009256:	1c 91       	mov	r1,lr
80009258:	62 36       	ld.w	r6,r1[0xc]
8000925a:	c2 e8       	rjmp	800092b6 <_malloc_r+0x276>
8000925c:	6c 1a       	ld.w	r10,r6[0x4]
8000925e:	e0 1a ff fc 	andl	r10,0xfffc
80009262:	f4 07 01 08 	sub	r8,r10,r7
80009266:	58 f8       	cp.w	r8,15
80009268:	e0 8a 00 15 	brle	80009292 <_malloc_r+0x252>
8000926c:	6c 3a       	ld.w	r10,r6[0xc]
8000926e:	6c 29       	ld.w	r9,r6[0x8]
80009270:	95 29       	st.w	r10[0x8],r9
80009272:	93 3a       	st.w	r9[0xc],r10
80009274:	0e 99       	mov	r9,r7
80009276:	ec 07 00 07 	add	r7,r6,r7
8000927a:	a1 a9       	sbr	r9,0x0
8000927c:	99 37       	st.w	r12[0xc],r7
8000927e:	99 27       	st.w	r12[0x8],r7
80009280:	8d 19       	st.w	r6[0x4],r9
80009282:	ee 08 09 08 	st.w	r7[r8],r8
80009286:	8f 2c       	st.w	r7[0x8],r12
80009288:	8f 3c       	st.w	r7[0xc],r12
8000928a:	a1 a8       	sbr	r8,0x0
8000928c:	0a 9c       	mov	r12,r5
8000928e:	8f 18       	st.w	r7[0x4],r8
80009290:	c0 d8       	rjmp	800092aa <_malloc_r+0x26a>
80009292:	6c 39       	ld.w	r9,r6[0xc]
80009294:	58 08       	cp.w	r8,0
80009296:	c0 f5       	brlt	800092b4 <_malloc_r+0x274>
80009298:	ec 0a 00 0a 	add	r10,r6,r10
8000929c:	74 18       	ld.w	r8,r10[0x4]
8000929e:	a1 a8       	sbr	r8,0x0
800092a0:	0a 9c       	mov	r12,r5
800092a2:	95 18       	st.w	r10[0x4],r8
800092a4:	6c 28       	ld.w	r8,r6[0x8]
800092a6:	93 28       	st.w	r9[0x8],r8
800092a8:	91 39       	st.w	r8[0xc],r9
800092aa:	f0 1f 00 19 	mcall	8000930c <_malloc_r+0x2cc>
800092ae:	ec cc ff f8 	sub	r12,r6,-8
800092b2:	d8 32       	popm	r0-r7,pc
800092b4:	12 96       	mov	r6,r9
800092b6:	02 36       	cp.w	r6,r1
800092b8:	cd 21       	brne	8000925c <_malloc_r+0x21c>
800092ba:	2f f2       	sub	r2,-1
800092bc:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
800092c0:	c0 30       	breq	800092c6 <_malloc_r+0x286>
800092c2:	2f 81       	sub	r1,-8
800092c4:	cc ab       	rjmp	80009258 <_malloc_r+0x218>
800092c6:	1c 98       	mov	r8,lr
800092c8:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
800092cc:	c0 81       	brne	800092dc <_malloc_r+0x29c>
800092ce:	68 19       	ld.w	r9,r4[0x4]
800092d0:	f6 08 11 ff 	rsub	r8,r11,-1
800092d4:	f3 e8 00 08 	and	r8,r9,r8
800092d8:	89 18       	st.w	r4[0x4],r8
800092da:	c0 78       	rjmp	800092e8 <_malloc_r+0x2a8>
800092dc:	f0 c9 00 08 	sub	r9,r8,8
800092e0:	20 13       	sub	r3,1
800092e2:	70 08       	ld.w	r8,r8[0x0]
800092e4:	12 38       	cp.w	r8,r9
800092e6:	cf 10       	breq	800092c8 <_malloc_r+0x288>
800092e8:	a1 7b       	lsl	r11,0x1
800092ea:	68 18       	ld.w	r8,r4[0x4]
800092ec:	10 3b       	cp.w	r11,r8
800092ee:	e0 8b 00 11 	brhi	80009310 <_malloc_r+0x2d0>
800092f2:	58 0b       	cp.w	r11,0
800092f4:	c0 e0       	breq	80009310 <_malloc_r+0x2d0>
800092f6:	04 93       	mov	r3,r2
800092f8:	c0 38       	rjmp	800092fe <_malloc_r+0x2be>
800092fa:	2f c3       	sub	r3,-4
800092fc:	a1 7b       	lsl	r11,0x1
800092fe:	f7 e8 00 09 	and	r9,r11,r8
80009302:	ca 71       	brne	80009250 <_malloc_r+0x210>
80009304:	cf bb       	rjmp	800092fa <_malloc_r+0x2ba>
80009306:	00 00       	add	r0,r0
80009308:	00 00       	add	r0,r0
8000930a:	01 fc       	ld.ub	r12,r0[0x7]
8000930c:	80 00       	ld.sh	r0,r0[0x0]
8000930e:	96 5e       	ld.sh	lr,r11[0xa]
80009310:	68 23       	ld.w	r3,r4[0x8]
80009312:	66 12       	ld.w	r2,r3[0x4]
80009314:	e0 12 ff fc 	andl	r2,0xfffc
80009318:	0e 32       	cp.w	r2,r7
8000931a:	5f 39       	srlo	r9
8000931c:	e4 07 01 08 	sub	r8,r2,r7
80009320:	58 f8       	cp.w	r8,15
80009322:	5f aa       	srle	r10
80009324:	f5 e9 10 09 	or	r9,r10,r9
80009328:	e0 80 00 a0 	breq	80009468 <_malloc_r+0x428>
8000932c:	4c 78       	lddpc	r8,80009448 <_malloc_r+0x408>
8000932e:	70 01       	ld.w	r1,r8[0x0]
80009330:	4c 78       	lddpc	r8,8000944c <_malloc_r+0x40c>
80009332:	2f 01       	sub	r1,-16
80009334:	70 08       	ld.w	r8,r8[0x0]
80009336:	0e 01       	add	r1,r7
80009338:	5b f8       	cp.w	r8,-1
8000933a:	c0 40       	breq	80009342 <_malloc_r+0x302>
8000933c:	28 11       	sub	r1,-127
8000933e:	e0 11 ff 80 	andl	r1,0xff80
80009342:	02 9b       	mov	r11,r1
80009344:	0a 9c       	mov	r12,r5
80009346:	f0 1f 00 43 	mcall	80009450 <_malloc_r+0x410>
8000934a:	18 96       	mov	r6,r12
8000934c:	5b fc       	cp.w	r12,-1
8000934e:	c6 d0       	breq	80009428 <_malloc_r+0x3e8>
80009350:	e6 02 00 08 	add	r8,r3,r2
80009354:	10 3c       	cp.w	r12,r8
80009356:	c0 32       	brcc	8000935c <_malloc_r+0x31c>
80009358:	08 33       	cp.w	r3,r4
8000935a:	c6 71       	brne	80009428 <_malloc_r+0x3e8>
8000935c:	4b ea       	lddpc	r10,80009454 <_malloc_r+0x414>
8000935e:	74 09       	ld.w	r9,r10[0x0]
80009360:	e2 09 00 09 	add	r9,r1,r9
80009364:	95 09       	st.w	r10[0x0],r9
80009366:	10 36       	cp.w	r6,r8
80009368:	c0 a1       	brne	8000937c <_malloc_r+0x33c>
8000936a:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000936e:	c0 71       	brne	8000937c <_malloc_r+0x33c>
80009370:	e2 02 00 02 	add	r2,r1,r2
80009374:	68 28       	ld.w	r8,r4[0x8]
80009376:	a1 a2       	sbr	r2,0x0
80009378:	91 12       	st.w	r8[0x4],r2
8000937a:	c4 98       	rjmp	8000940c <_malloc_r+0x3cc>
8000937c:	4b 4a       	lddpc	r10,8000944c <_malloc_r+0x40c>
8000937e:	74 0b       	ld.w	r11,r10[0x0]
80009380:	5b fb       	cp.w	r11,-1
80009382:	c0 31       	brne	80009388 <_malloc_r+0x348>
80009384:	95 06       	st.w	r10[0x0],r6
80009386:	c0 68       	rjmp	80009392 <_malloc_r+0x352>
80009388:	ec 09 00 09 	add	r9,r6,r9
8000938c:	4b 2a       	lddpc	r10,80009454 <_malloc_r+0x414>
8000938e:	10 19       	sub	r9,r8
80009390:	95 09       	st.w	r10[0x0],r9
80009392:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80009396:	c0 40       	breq	8000939e <_malloc_r+0x35e>
80009398:	f0 08 11 08 	rsub	r8,r8,8
8000939c:	10 06       	add	r6,r8
8000939e:	28 08       	sub	r8,-128
800093a0:	ec 01 00 01 	add	r1,r6,r1
800093a4:	0a 9c       	mov	r12,r5
800093a6:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
800093aa:	f0 01 01 01 	sub	r1,r8,r1
800093ae:	02 9b       	mov	r11,r1
800093b0:	f0 1f 00 28 	mcall	80009450 <_malloc_r+0x410>
800093b4:	30 08       	mov	r8,0
800093b6:	5b fc       	cp.w	r12,-1
800093b8:	c0 31       	brne	800093be <_malloc_r+0x37e>
800093ba:	0c 9c       	mov	r12,r6
800093bc:	10 91       	mov	r1,r8
800093be:	4a 68       	lddpc	r8,80009454 <_malloc_r+0x414>
800093c0:	0c 1c       	sub	r12,r6
800093c2:	70 09       	ld.w	r9,r8[0x0]
800093c4:	02 0c       	add	r12,r1
800093c6:	89 26       	st.w	r4[0x8],r6
800093c8:	a1 ac       	sbr	r12,0x0
800093ca:	12 01       	add	r1,r9
800093cc:	8d 1c       	st.w	r6[0x4],r12
800093ce:	91 01       	st.w	r8[0x0],r1
800093d0:	08 33       	cp.w	r3,r4
800093d2:	c1 d0       	breq	8000940c <_malloc_r+0x3cc>
800093d4:	58 f2       	cp.w	r2,15
800093d6:	e0 8b 00 05 	brhi	800093e0 <_malloc_r+0x3a0>
800093da:	30 18       	mov	r8,1
800093dc:	8d 18       	st.w	r6[0x4],r8
800093de:	c2 58       	rjmp	80009428 <_malloc_r+0x3e8>
800093e0:	30 59       	mov	r9,5
800093e2:	20 c2       	sub	r2,12
800093e4:	e0 12 ff f8 	andl	r2,0xfff8
800093e8:	e6 02 00 08 	add	r8,r3,r2
800093ec:	91 29       	st.w	r8[0x8],r9
800093ee:	91 19       	st.w	r8[0x4],r9
800093f0:	66 18       	ld.w	r8,r3[0x4]
800093f2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800093f6:	e5 e8 10 08 	or	r8,r2,r8
800093fa:	87 18       	st.w	r3[0x4],r8
800093fc:	58 f2       	cp.w	r2,15
800093fe:	e0 88 00 07 	brls	8000940c <_malloc_r+0x3cc>
80009402:	e6 cb ff f8 	sub	r11,r3,-8
80009406:	0a 9c       	mov	r12,r5
80009408:	f0 1f 00 14 	mcall	80009458 <_malloc_r+0x418>
8000940c:	49 28       	lddpc	r8,80009454 <_malloc_r+0x414>
8000940e:	49 49       	lddpc	r9,8000945c <_malloc_r+0x41c>
80009410:	70 08       	ld.w	r8,r8[0x0]
80009412:	72 0a       	ld.w	r10,r9[0x0]
80009414:	14 38       	cp.w	r8,r10
80009416:	e0 88 00 03 	brls	8000941c <_malloc_r+0x3dc>
8000941a:	93 08       	st.w	r9[0x0],r8
8000941c:	49 19       	lddpc	r9,80009460 <_malloc_r+0x420>
8000941e:	72 0a       	ld.w	r10,r9[0x0]
80009420:	14 38       	cp.w	r8,r10
80009422:	e0 88 00 03 	brls	80009428 <_malloc_r+0x3e8>
80009426:	93 08       	st.w	r9[0x0],r8
80009428:	68 28       	ld.w	r8,r4[0x8]
8000942a:	70 18       	ld.w	r8,r8[0x4]
8000942c:	e0 18 ff fc 	andl	r8,0xfffc
80009430:	0e 38       	cp.w	r8,r7
80009432:	5f 39       	srlo	r9
80009434:	0e 18       	sub	r8,r7
80009436:	58 f8       	cp.w	r8,15
80009438:	5f aa       	srle	r10
8000943a:	f5 e9 10 09 	or	r9,r10,r9
8000943e:	c1 50       	breq	80009468 <_malloc_r+0x428>
80009440:	0a 9c       	mov	r12,r5
80009442:	f0 1f 00 09 	mcall	80009464 <_malloc_r+0x424>
80009446:	d8 3a       	popm	r0-r7,pc,r12=0
80009448:	00 00       	add	r0,r0
8000944a:	0f 8c       	ld.ub	r12,r7[0x0]
8000944c:	00 00       	add	r0,r0
8000944e:	06 08       	add	r8,r3
80009450:	80 00       	ld.sh	r0,r0[0x0]
80009452:	99 e4       	st.w	r12[0x38],r4
80009454:	00 00       	add	r0,r0
80009456:	0f 90       	ld.ub	r0,r7[0x1]
80009458:	80 00       	ld.sh	r0,r0[0x0]
8000945a:	d2 d4       	*unknown*
8000945c:	00 00       	add	r0,r0
8000945e:	0f 88       	ld.ub	r8,r7[0x0]
80009460:	00 00       	add	r0,r0
80009462:	0f 84       	ld.ub	r4,r7[0x0]
80009464:	80 00       	ld.sh	r0,r0[0x0]
80009466:	96 5e       	ld.sh	lr,r11[0xa]
80009468:	68 26       	ld.w	r6,r4[0x8]
8000946a:	a1 a8       	sbr	r8,0x0
8000946c:	0e 99       	mov	r9,r7
8000946e:	a1 a9       	sbr	r9,0x0
80009470:	8d 19       	st.w	r6[0x4],r9
80009472:	ec 07 00 07 	add	r7,r6,r7
80009476:	0a 9c       	mov	r12,r5
80009478:	89 27       	st.w	r4[0x8],r7
8000947a:	8f 18       	st.w	r7[0x4],r8
8000947c:	f0 1f 00 03 	mcall	80009488 <_malloc_r+0x448>
80009480:	ec cc ff f8 	sub	r12,r6,-8
80009484:	d8 32       	popm	r0-r7,pc
80009486:	00 00       	add	r0,r0
80009488:	80 00       	ld.sh	r0,r0[0x0]
8000948a:	96 5e       	ld.sh	lr,r11[0xa]

8000948c <memchr>:
8000948c:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80009490:	c0 68       	rjmp	8000949c <memchr+0x10>
80009492:	20 1a       	sub	r10,1
80009494:	19 88       	ld.ub	r8,r12[0x0]
80009496:	16 38       	cp.w	r8,r11
80009498:	5e 0c       	reteq	r12
8000949a:	2f fc       	sub	r12,-1
8000949c:	58 0a       	cp.w	r10,0
8000949e:	cf a1       	brne	80009492 <memchr+0x6>
800094a0:	5e fa       	retal	r10

800094a2 <memcmp>:
800094a2:	d4 01       	pushm	lr
800094a4:	30 08       	mov	r8,0
800094a6:	c0 d8       	rjmp	800094c0 <memcmp+0x1e>
800094a8:	f8 08 07 0e 	ld.ub	lr,r12[r8]
800094ac:	f6 08 07 09 	ld.ub	r9,r11[r8]
800094b0:	20 1a       	sub	r10,1
800094b2:	2f f8       	sub	r8,-1
800094b4:	f2 0e 18 00 	cp.b	lr,r9
800094b8:	c0 40       	breq	800094c0 <memcmp+0x1e>
800094ba:	fc 09 01 0c 	sub	r12,lr,r9
800094be:	d8 02       	popm	pc
800094c0:	58 0a       	cp.w	r10,0
800094c2:	cf 31       	brne	800094a8 <memcmp+0x6>
800094c4:	14 9c       	mov	r12,r10
800094c6:	d8 02       	popm	pc

800094c8 <memcpy>:
800094c8:	58 8a       	cp.w	r10,8
800094ca:	c2 f5       	brlt	80009528 <memcpy+0x60>
800094cc:	f9 eb 10 09 	or	r9,r12,r11
800094d0:	e2 19 00 03 	andl	r9,0x3,COH
800094d4:	e0 81 00 97 	brne	80009602 <memcpy+0x13a>
800094d8:	e0 4a 00 20 	cp.w	r10,32
800094dc:	c3 b4       	brge	80009552 <memcpy+0x8a>
800094de:	f4 08 14 02 	asr	r8,r10,0x2
800094e2:	f0 09 11 08 	rsub	r9,r8,8
800094e6:	fe 09 00 2f 	add	pc,pc,r9<<0x2
800094ea:	76 69       	ld.w	r9,r11[0x18]
800094ec:	99 69       	st.w	r12[0x18],r9
800094ee:	76 59       	ld.w	r9,r11[0x14]
800094f0:	99 59       	st.w	r12[0x14],r9
800094f2:	76 49       	ld.w	r9,r11[0x10]
800094f4:	99 49       	st.w	r12[0x10],r9
800094f6:	76 39       	ld.w	r9,r11[0xc]
800094f8:	99 39       	st.w	r12[0xc],r9
800094fa:	76 29       	ld.w	r9,r11[0x8]
800094fc:	99 29       	st.w	r12[0x8],r9
800094fe:	76 19       	ld.w	r9,r11[0x4]
80009500:	99 19       	st.w	r12[0x4],r9
80009502:	76 09       	ld.w	r9,r11[0x0]
80009504:	99 09       	st.w	r12[0x0],r9
80009506:	f6 08 00 2b 	add	r11,r11,r8<<0x2
8000950a:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000950e:	e0 1a 00 03 	andl	r10,0x3
80009512:	f4 0a 11 04 	rsub	r10,r10,4
80009516:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000951a:	17 a9       	ld.ub	r9,r11[0x2]
8000951c:	b0 a9       	st.b	r8[0x2],r9
8000951e:	17 99       	ld.ub	r9,r11[0x1]
80009520:	b0 99       	st.b	r8[0x1],r9
80009522:	17 89       	ld.ub	r9,r11[0x0]
80009524:	b0 89       	st.b	r8[0x0],r9
80009526:	5e fc       	retal	r12
80009528:	f4 0a 11 09 	rsub	r10,r10,9
8000952c:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80009530:	17 f9       	ld.ub	r9,r11[0x7]
80009532:	b8 f9       	st.b	r12[0x7],r9
80009534:	17 e9       	ld.ub	r9,r11[0x6]
80009536:	b8 e9       	st.b	r12[0x6],r9
80009538:	17 d9       	ld.ub	r9,r11[0x5]
8000953a:	b8 d9       	st.b	r12[0x5],r9
8000953c:	17 c9       	ld.ub	r9,r11[0x4]
8000953e:	b8 c9       	st.b	r12[0x4],r9
80009540:	17 b9       	ld.ub	r9,r11[0x3]
80009542:	b8 b9       	st.b	r12[0x3],r9
80009544:	17 a9       	ld.ub	r9,r11[0x2]
80009546:	b8 a9       	st.b	r12[0x2],r9
80009548:	17 99       	ld.ub	r9,r11[0x1]
8000954a:	b8 99       	st.b	r12[0x1],r9
8000954c:	17 89       	ld.ub	r9,r11[0x0]
8000954e:	b8 89       	st.b	r12[0x0],r9
80009550:	5e fc       	retal	r12
80009552:	eb cd 40 c0 	pushm	r6-r7,lr
80009556:	18 99       	mov	r9,r12
80009558:	22 0a       	sub	r10,32
8000955a:	b7 07       	ld.d	r6,r11++
8000955c:	b3 26       	st.d	r9++,r6
8000955e:	b7 07       	ld.d	r6,r11++
80009560:	b3 26       	st.d	r9++,r6
80009562:	b7 07       	ld.d	r6,r11++
80009564:	b3 26       	st.d	r9++,r6
80009566:	b7 07       	ld.d	r6,r11++
80009568:	b3 26       	st.d	r9++,r6
8000956a:	22 0a       	sub	r10,32
8000956c:	cf 74       	brge	8000955a <memcpy+0x92>
8000956e:	2f 0a       	sub	r10,-16
80009570:	c0 65       	brlt	8000957c <memcpy+0xb4>
80009572:	b7 07       	ld.d	r6,r11++
80009574:	b3 26       	st.d	r9++,r6
80009576:	b7 07       	ld.d	r6,r11++
80009578:	b3 26       	st.d	r9++,r6
8000957a:	21 0a       	sub	r10,16
8000957c:	5c 3a       	neg	r10
8000957e:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80009582:	d7 03       	nop
80009584:	d7 03       	nop
80009586:	f7 36 00 0e 	ld.ub	r6,r11[14]
8000958a:	f3 66 00 0e 	st.b	r9[14],r6
8000958e:	f7 36 00 0d 	ld.ub	r6,r11[13]
80009592:	f3 66 00 0d 	st.b	r9[13],r6
80009596:	f7 36 00 0c 	ld.ub	r6,r11[12]
8000959a:	f3 66 00 0c 	st.b	r9[12],r6
8000959e:	f7 36 00 0b 	ld.ub	r6,r11[11]
800095a2:	f3 66 00 0b 	st.b	r9[11],r6
800095a6:	f7 36 00 0a 	ld.ub	r6,r11[10]
800095aa:	f3 66 00 0a 	st.b	r9[10],r6
800095ae:	f7 36 00 09 	ld.ub	r6,r11[9]
800095b2:	f3 66 00 09 	st.b	r9[9],r6
800095b6:	f7 36 00 08 	ld.ub	r6,r11[8]
800095ba:	f3 66 00 08 	st.b	r9[8],r6
800095be:	f7 36 00 07 	ld.ub	r6,r11[7]
800095c2:	f3 66 00 07 	st.b	r9[7],r6
800095c6:	f7 36 00 06 	ld.ub	r6,r11[6]
800095ca:	f3 66 00 06 	st.b	r9[6],r6
800095ce:	f7 36 00 05 	ld.ub	r6,r11[5]
800095d2:	f3 66 00 05 	st.b	r9[5],r6
800095d6:	f7 36 00 04 	ld.ub	r6,r11[4]
800095da:	f3 66 00 04 	st.b	r9[4],r6
800095de:	f7 36 00 03 	ld.ub	r6,r11[3]
800095e2:	f3 66 00 03 	st.b	r9[3],r6
800095e6:	f7 36 00 02 	ld.ub	r6,r11[2]
800095ea:	f3 66 00 02 	st.b	r9[2],r6
800095ee:	f7 36 00 01 	ld.ub	r6,r11[1]
800095f2:	f3 66 00 01 	st.b	r9[1],r6
800095f6:	f7 36 00 00 	ld.ub	r6,r11[0]
800095fa:	f3 66 00 00 	st.b	r9[0],r6
800095fe:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80009602:	20 1a       	sub	r10,1
80009604:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80009608:	f8 0a 0b 09 	st.b	r12[r10],r9
8000960c:	cf b1       	brne	80009602 <memcpy+0x13a>
8000960e:	5e fc       	retal	r12

80009610 <memmove>:
80009610:	d4 01       	pushm	lr
80009612:	18 3b       	cp.w	r11,r12
80009614:	c1 92       	brcc	80009646 <memmove+0x36>
80009616:	f6 0a 00 09 	add	r9,r11,r10
8000961a:	12 3c       	cp.w	r12,r9
8000961c:	c1 52       	brcc	80009646 <memmove+0x36>
8000961e:	f8 0a 00 0b 	add	r11,r12,r10
80009622:	30 08       	mov	r8,0
80009624:	c0 68       	rjmp	80009630 <memmove+0x20>
80009626:	f2 08 07 0e 	ld.ub	lr,r9[r8]
8000962a:	20 1a       	sub	r10,1
8000962c:	f6 08 0b 0e 	st.b	r11[r8],lr
80009630:	20 18       	sub	r8,1
80009632:	58 0a       	cp.w	r10,0
80009634:	cf 91       	brne	80009626 <memmove+0x16>
80009636:	d8 02       	popm	pc
80009638:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000963c:	20 1a       	sub	r10,1
8000963e:	f8 08 0b 09 	st.b	r12[r8],r9
80009642:	2f f8       	sub	r8,-1
80009644:	c0 28       	rjmp	80009648 <memmove+0x38>
80009646:	30 08       	mov	r8,0
80009648:	58 0a       	cp.w	r10,0
8000964a:	cf 71       	brne	80009638 <memmove+0x28>
8000964c:	d8 02       	popm	pc

8000964e <memset>:
8000964e:	18 98       	mov	r8,r12
80009650:	c0 38       	rjmp	80009656 <memset+0x8>
80009652:	10 cb       	st.b	r8++,r11
80009654:	20 1a       	sub	r10,1
80009656:	58 0a       	cp.w	r10,0
80009658:	cf d1       	brne	80009652 <memset+0x4>
8000965a:	5e fc       	retal	r12

8000965c <__malloc_lock>:
8000965c:	5e fc       	retal	r12

8000965e <__malloc_unlock>:
8000965e:	5e fc       	retal	r12

80009660 <_putc_r>:
80009660:	d4 21       	pushm	r4-r7,lr
80009662:	20 2d       	sub	sp,8
80009664:	18 97       	mov	r7,r12
80009666:	58 0c       	cp.w	r12,0
80009668:	c0 a0       	breq	8000967c <_putc_r+0x1c>
8000966a:	78 68       	ld.w	r8,r12[0x18]
8000966c:	58 08       	cp.w	r8,0
8000966e:	c0 71       	brne	8000967c <_putc_r+0x1c>
80009670:	50 1b       	stdsp	sp[0x4],r11
80009672:	50 0a       	stdsp	sp[0x0],r10
80009674:	f0 1f 00 19 	mcall	800096d8 <_putc_r+0x78>
80009678:	40 0a       	lddsp	r10,sp[0x0]
8000967a:	40 1b       	lddsp	r11,sp[0x4]
8000967c:	49 88       	lddpc	r8,800096dc <_putc_r+0x7c>
8000967e:	10 3a       	cp.w	r10,r8
80009680:	c0 31       	brne	80009686 <_putc_r+0x26>
80009682:	6e 0a       	ld.w	r10,r7[0x0]
80009684:	c0 a8       	rjmp	80009698 <_putc_r+0x38>
80009686:	49 78       	lddpc	r8,800096e0 <_putc_r+0x80>
80009688:	10 3a       	cp.w	r10,r8
8000968a:	c0 31       	brne	80009690 <_putc_r+0x30>
8000968c:	6e 1a       	ld.w	r10,r7[0x4]
8000968e:	c0 58       	rjmp	80009698 <_putc_r+0x38>
80009690:	49 58       	lddpc	r8,800096e4 <_putc_r+0x84>
80009692:	10 3a       	cp.w	r10,r8
80009694:	c0 21       	brne	80009698 <_putc_r+0x38>
80009696:	6e 2a       	ld.w	r10,r7[0x8]
80009698:	74 28       	ld.w	r8,r10[0x8]
8000969a:	20 18       	sub	r8,1
8000969c:	95 28       	st.w	r10[0x8],r8
8000969e:	c1 57       	brpl	800096c8 <_putc_r+0x68>
800096a0:	74 69       	ld.w	r9,r10[0x18]
800096a2:	12 38       	cp.w	r8,r9
800096a4:	c0 e5       	brlt	800096c0 <_putc_r+0x60>
800096a6:	74 08       	ld.w	r8,r10[0x0]
800096a8:	b0 8b       	st.b	r8[0x0],r11
800096aa:	30 a9       	mov	r9,10
800096ac:	74 08       	ld.w	r8,r10[0x0]
800096ae:	11 8c       	ld.ub	r12,r8[0x0]
800096b0:	f2 0c 18 00 	cp.b	r12,r9
800096b4:	c0 30       	breq	800096ba <_putc_r+0x5a>
800096b6:	2f f8       	sub	r8,-1
800096b8:	c0 c8       	rjmp	800096d0 <_putc_r+0x70>
800096ba:	0e 9c       	mov	r12,r7
800096bc:	30 ab       	mov	r11,10
800096be:	c0 28       	rjmp	800096c2 <_putc_r+0x62>
800096c0:	0e 9c       	mov	r12,r7
800096c2:	f0 1f 00 0a 	mcall	800096e8 <_putc_r+0x88>
800096c6:	c0 68       	rjmp	800096d2 <_putc_r+0x72>
800096c8:	74 08       	ld.w	r8,r10[0x0]
800096ca:	b0 8b       	st.b	r8[0x0],r11
800096cc:	74 08       	ld.w	r8,r10[0x0]
800096ce:	11 3c       	ld.ub	r12,r8++
800096d0:	95 08       	st.w	r10[0x0],r8
800096d2:	2f ed       	sub	sp,-8
800096d4:	d8 22       	popm	r4-r7,pc
800096d6:	00 00       	add	r0,r0
800096d8:	80 00       	ld.sh	r0,r0[0x0]
800096da:	d1 7c       	*unknown*
800096dc:	80 00       	ld.sh	r0,r0[0x0]
800096de:	f5 64 80 00 	st.b	r10[-32768],r4
800096e2:	f5 84       	*unknown*
800096e4:	80 00       	ld.sh	r0,r0[0x0]
800096e6:	f5 a4 80 00 	stc0.w	r4[0x2000],cr0
800096ea:	c0 24       	brge	800096ee <realloc+0x2>

800096ec <realloc>:
800096ec:	d4 01       	pushm	lr
800096ee:	48 48       	lddpc	r8,800096fc <realloc+0x10>
800096f0:	16 9a       	mov	r10,r11
800096f2:	18 9b       	mov	r11,r12
800096f4:	70 0c       	ld.w	r12,r8[0x0]
800096f6:	f0 1f 00 03 	mcall	80009700 <realloc+0x14>
800096fa:	d8 02       	popm	pc
800096fc:	00 00       	add	r0,r0
800096fe:	01 f8       	ld.ub	r8,r0[0x7]
80009700:	80 00       	ld.sh	r0,r0[0x0]
80009702:	97 04       	st.w	r11[0x0],r4

80009704 <_realloc_r>:
80009704:	d4 31       	pushm	r0-r7,lr
80009706:	20 1d       	sub	sp,4
80009708:	16 94       	mov	r4,r11
8000970a:	18 92       	mov	r2,r12
8000970c:	14 9b       	mov	r11,r10
8000970e:	58 04       	cp.w	r4,0
80009710:	c0 51       	brne	8000971a <_realloc_r+0x16>
80009712:	f0 1f 00 5b 	mcall	8000987c <_realloc_r+0x178>
80009716:	18 95       	mov	r5,r12
80009718:	c5 b9       	rjmp	800099ce <_realloc_r+0x2ca>
8000971a:	50 0a       	stdsp	sp[0x0],r10
8000971c:	f0 1f 00 59 	mcall	80009880 <_realloc_r+0x17c>
80009720:	40 0b       	lddsp	r11,sp[0x0]
80009722:	f6 c8 ff f5 	sub	r8,r11,-11
80009726:	e8 c1 00 08 	sub	r1,r4,8
8000972a:	10 96       	mov	r6,r8
8000972c:	62 1c       	ld.w	r12,r1[0x4]
8000972e:	e0 16 ff f8 	andl	r6,0xfff8
80009732:	59 68       	cp.w	r8,22
80009734:	f9 b6 08 10 	movls	r6,16
80009738:	16 36       	cp.w	r6,r11
8000973a:	5f 38       	srlo	r8
8000973c:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80009740:	c0 50       	breq	8000974a <_realloc_r+0x46>
80009742:	30 c8       	mov	r8,12
80009744:	30 05       	mov	r5,0
80009746:	85 38       	st.w	r2[0xc],r8
80009748:	c4 39       	rjmp	800099ce <_realloc_r+0x2ca>
8000974a:	18 90       	mov	r0,r12
8000974c:	e0 10 ff fc 	andl	r0,0xfffc
80009750:	0c 30       	cp.w	r0,r6
80009752:	e0 84 01 13 	brge	80009978 <_realloc_r+0x274>
80009756:	4c c8       	lddpc	r8,80009884 <_realloc_r+0x180>
80009758:	e2 00 00 09 	add	r9,r1,r0
8000975c:	70 25       	ld.w	r5,r8[0x8]
8000975e:	0a 39       	cp.w	r9,r5
80009760:	c0 90       	breq	80009772 <_realloc_r+0x6e>
80009762:	72 1a       	ld.w	r10,r9[0x4]
80009764:	a1 ca       	cbr	r10,0x0
80009766:	f2 0a 00 0a 	add	r10,r9,r10
8000976a:	74 1a       	ld.w	r10,r10[0x4]
8000976c:	ed ba 00 00 	bld	r10,0x0
80009770:	c2 20       	breq	800097b4 <_realloc_r+0xb0>
80009772:	72 1a       	ld.w	r10,r9[0x4]
80009774:	e0 1a ff fc 	andl	r10,0xfffc
80009778:	f4 00 00 03 	add	r3,r10,r0
8000977c:	0a 39       	cp.w	r9,r5
8000977e:	c1 31       	brne	800097a4 <_realloc_r+0xa0>
80009780:	ec c7 ff f0 	sub	r7,r6,-16
80009784:	0e 33       	cp.w	r3,r7
80009786:	c1 95       	brlt	800097b8 <_realloc_r+0xb4>
80009788:	e2 06 00 09 	add	r9,r1,r6
8000978c:	0c 13       	sub	r3,r6
8000978e:	a1 a3       	sbr	r3,0x0
80009790:	93 13       	st.w	r9[0x4],r3
80009792:	91 29       	st.w	r8[0x8],r9
80009794:	04 9c       	mov	r12,r2
80009796:	62 18       	ld.w	r8,r1[0x4]
80009798:	08 95       	mov	r5,r4
8000979a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000979e:	10 46       	or	r6,r8
800097a0:	83 16       	st.w	r1[0x4],r6
800097a2:	c1 49       	rjmp	800099ca <_realloc_r+0x2c6>
800097a4:	0c 33       	cp.w	r3,r6
800097a6:	c0 95       	brlt	800097b8 <_realloc_r+0xb4>
800097a8:	72 28       	ld.w	r8,r9[0x8]
800097aa:	02 97       	mov	r7,r1
800097ac:	72 39       	ld.w	r9,r9[0xc]
800097ae:	93 28       	st.w	r9[0x8],r8
800097b0:	91 39       	st.w	r8[0xc],r9
800097b2:	ce 58       	rjmp	8000997c <_realloc_r+0x278>
800097b4:	30 0a       	mov	r10,0
800097b6:	14 99       	mov	r9,r10
800097b8:	ed bc 00 00 	bld	r12,0x0
800097bc:	e0 80 00 9e 	breq	800098f8 <_realloc_r+0x1f4>
800097c0:	62 07       	ld.w	r7,r1[0x0]
800097c2:	e2 07 01 07 	sub	r7,r1,r7
800097c6:	6e 1c       	ld.w	r12,r7[0x4]
800097c8:	e0 1c ff fc 	andl	r12,0xfffc
800097cc:	58 09       	cp.w	r9,0
800097ce:	c5 f0       	breq	8000988c <_realloc_r+0x188>
800097d0:	f8 00 00 03 	add	r3,r12,r0
800097d4:	0a 39       	cp.w	r9,r5
800097d6:	c4 81       	brne	80009866 <_realloc_r+0x162>
800097d8:	14 03       	add	r3,r10
800097da:	ec c9 ff f0 	sub	r9,r6,-16
800097de:	12 33       	cp.w	r3,r9
800097e0:	c5 65       	brlt	8000988c <_realloc_r+0x188>
800097e2:	6e 3a       	ld.w	r10,r7[0xc]
800097e4:	6e 29       	ld.w	r9,r7[0x8]
800097e6:	95 29       	st.w	r10[0x8],r9
800097e8:	93 3a       	st.w	r9[0xc],r10
800097ea:	ee c5 ff f8 	sub	r5,r7,-8
800097ee:	e0 ca 00 04 	sub	r10,r0,4
800097f2:	e0 4a 00 24 	cp.w	r10,36
800097f6:	e0 8b 00 25 	brhi	80009840 <_realloc_r+0x13c>
800097fa:	0a 99       	mov	r9,r5
800097fc:	59 3a       	cp.w	r10,19
800097fe:	e0 88 00 1a 	brls	80009832 <_realloc_r+0x12e>
80009802:	09 09       	ld.w	r9,r4++
80009804:	8b 09       	st.w	r5[0x0],r9
80009806:	09 09       	ld.w	r9,r4++
80009808:	8f 39       	st.w	r7[0xc],r9
8000980a:	ee c9 ff f0 	sub	r9,r7,-16
8000980e:	59 ba       	cp.w	r10,27
80009810:	e0 88 00 11 	brls	80009832 <_realloc_r+0x12e>
80009814:	09 0b       	ld.w	r11,r4++
80009816:	93 0b       	st.w	r9[0x0],r11
80009818:	09 09       	ld.w	r9,r4++
8000981a:	8f 59       	st.w	r7[0x14],r9
8000981c:	ee c9 ff e8 	sub	r9,r7,-24
80009820:	e0 4a 00 24 	cp.w	r10,36
80009824:	c0 71       	brne	80009832 <_realloc_r+0x12e>
80009826:	09 0a       	ld.w	r10,r4++
80009828:	93 0a       	st.w	r9[0x0],r10
8000982a:	ee c9 ff e0 	sub	r9,r7,-32
8000982e:	09 0a       	ld.w	r10,r4++
80009830:	8f 7a       	st.w	r7[0x1c],r10
80009832:	09 0a       	ld.w	r10,r4++
80009834:	12 aa       	st.w	r9++,r10
80009836:	68 0a       	ld.w	r10,r4[0x0]
80009838:	93 0a       	st.w	r9[0x0],r10
8000983a:	68 1a       	ld.w	r10,r4[0x4]
8000983c:	93 1a       	st.w	r9[0x4],r10
8000983e:	c0 78       	rjmp	8000984c <_realloc_r+0x148>
80009840:	50 08       	stdsp	sp[0x0],r8
80009842:	08 9b       	mov	r11,r4
80009844:	0a 9c       	mov	r12,r5
80009846:	f0 1f 00 11 	mcall	80009888 <_realloc_r+0x184>
8000984a:	40 08       	lddsp	r8,sp[0x0]
8000984c:	ee 06 00 09 	add	r9,r7,r6
80009850:	0c 13       	sub	r3,r6
80009852:	a1 a3       	sbr	r3,0x0
80009854:	93 13       	st.w	r9[0x4],r3
80009856:	91 29       	st.w	r8[0x8],r9
80009858:	04 9c       	mov	r12,r2
8000985a:	6e 18       	ld.w	r8,r7[0x4]
8000985c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009860:	10 46       	or	r6,r8
80009862:	8f 16       	st.w	r7[0x4],r6
80009864:	cb 38       	rjmp	800099ca <_realloc_r+0x2c6>
80009866:	14 03       	add	r3,r10
80009868:	0c 33       	cp.w	r3,r6
8000986a:	c1 15       	brlt	8000988c <_realloc_r+0x188>
8000986c:	72 28       	ld.w	r8,r9[0x8]
8000986e:	72 39       	ld.w	r9,r9[0xc]
80009870:	93 28       	st.w	r9[0x8],r8
80009872:	91 39       	st.w	r8[0xc],r9
80009874:	6e 28       	ld.w	r8,r7[0x8]
80009876:	6e 39       	ld.w	r9,r7[0xc]
80009878:	c1 08       	rjmp	80009898 <_realloc_r+0x194>
8000987a:	00 00       	add	r0,r0
8000987c:	80 00       	ld.sh	r0,r0[0x0]
8000987e:	90 40       	ld.sh	r0,r8[0x8]
80009880:	80 00       	ld.sh	r0,r0[0x0]
80009882:	96 5c       	ld.sh	r12,r11[0xa]
80009884:	00 00       	add	r0,r0
80009886:	01 fc       	ld.ub	r12,r0[0x7]
80009888:	80 00       	ld.sh	r0,r0[0x0]
8000988a:	96 10       	ld.sh	r0,r11[0x2]
8000988c:	f8 00 00 03 	add	r3,r12,r0
80009890:	0c 33       	cp.w	r3,r6
80009892:	c3 35       	brlt	800098f8 <_realloc_r+0x1f4>
80009894:	6e 39       	ld.w	r9,r7[0xc]
80009896:	6e 28       	ld.w	r8,r7[0x8]
80009898:	93 28       	st.w	r9[0x8],r8
8000989a:	91 39       	st.w	r8[0xc],r9
8000989c:	e0 ca 00 04 	sub	r10,r0,4
800098a0:	ee cc ff f8 	sub	r12,r7,-8
800098a4:	e0 4a 00 24 	cp.w	r10,36
800098a8:	e0 8b 00 24 	brhi	800098f0 <_realloc_r+0x1ec>
800098ac:	59 3a       	cp.w	r10,19
800098ae:	e0 88 00 1a 	brls	800098e2 <_realloc_r+0x1de>
800098b2:	09 08       	ld.w	r8,r4++
800098b4:	99 08       	st.w	r12[0x0],r8
800098b6:	09 08       	ld.w	r8,r4++
800098b8:	8f 38       	st.w	r7[0xc],r8
800098ba:	ee cc ff f0 	sub	r12,r7,-16
800098be:	59 ba       	cp.w	r10,27
800098c0:	e0 88 00 11 	brls	800098e2 <_realloc_r+0x1de>
800098c4:	09 08       	ld.w	r8,r4++
800098c6:	99 08       	st.w	r12[0x0],r8
800098c8:	09 08       	ld.w	r8,r4++
800098ca:	8f 58       	st.w	r7[0x14],r8
800098cc:	ee cc ff e8 	sub	r12,r7,-24
800098d0:	e0 4a 00 24 	cp.w	r10,36
800098d4:	c0 71       	brne	800098e2 <_realloc_r+0x1de>
800098d6:	09 08       	ld.w	r8,r4++
800098d8:	99 08       	st.w	r12[0x0],r8
800098da:	ee cc ff e0 	sub	r12,r7,-32
800098de:	09 08       	ld.w	r8,r4++
800098e0:	8f 78       	st.w	r7[0x1c],r8
800098e2:	09 08       	ld.w	r8,r4++
800098e4:	18 a8       	st.w	r12++,r8
800098e6:	68 08       	ld.w	r8,r4[0x0]
800098e8:	99 08       	st.w	r12[0x0],r8
800098ea:	68 18       	ld.w	r8,r4[0x4]
800098ec:	99 18       	st.w	r12[0x4],r8
800098ee:	c4 78       	rjmp	8000997c <_realloc_r+0x278>
800098f0:	08 9b       	mov	r11,r4
800098f2:	f0 1f 00 39 	mcall	800099d4 <_realloc_r+0x2d0>
800098f6:	c4 38       	rjmp	8000997c <_realloc_r+0x278>
800098f8:	04 9c       	mov	r12,r2
800098fa:	f0 1f 00 38 	mcall	800099d8 <_realloc_r+0x2d4>
800098fe:	18 95       	mov	r5,r12
80009900:	c3 a0       	breq	80009974 <_realloc_r+0x270>
80009902:	62 18       	ld.w	r8,r1[0x4]
80009904:	f8 c9 00 08 	sub	r9,r12,8
80009908:	a1 c8       	cbr	r8,0x0
8000990a:	e2 08 00 08 	add	r8,r1,r8
8000990e:	10 39       	cp.w	r9,r8
80009910:	c0 71       	brne	8000991e <_realloc_r+0x21a>
80009912:	72 13       	ld.w	r3,r9[0x4]
80009914:	02 97       	mov	r7,r1
80009916:	e0 13 ff fc 	andl	r3,0xfffc
8000991a:	00 03       	add	r3,r0
8000991c:	c3 08       	rjmp	8000997c <_realloc_r+0x278>
8000991e:	e0 ca 00 04 	sub	r10,r0,4
80009922:	e0 4a 00 24 	cp.w	r10,36
80009926:	e0 8b 00 20 	brhi	80009966 <_realloc_r+0x262>
8000992a:	08 99       	mov	r9,r4
8000992c:	18 98       	mov	r8,r12
8000992e:	59 3a       	cp.w	r10,19
80009930:	e0 88 00 14 	brls	80009958 <_realloc_r+0x254>
80009934:	13 0b       	ld.w	r11,r9++
80009936:	10 ab       	st.w	r8++,r11
80009938:	13 0b       	ld.w	r11,r9++
8000993a:	10 ab       	st.w	r8++,r11
8000993c:	59 ba       	cp.w	r10,27
8000993e:	e0 88 00 0d 	brls	80009958 <_realloc_r+0x254>
80009942:	13 0b       	ld.w	r11,r9++
80009944:	10 ab       	st.w	r8++,r11
80009946:	13 0b       	ld.w	r11,r9++
80009948:	10 ab       	st.w	r8++,r11
8000994a:	e0 4a 00 24 	cp.w	r10,36
8000994e:	c0 51       	brne	80009958 <_realloc_r+0x254>
80009950:	13 0a       	ld.w	r10,r9++
80009952:	10 aa       	st.w	r8++,r10
80009954:	13 0a       	ld.w	r10,r9++
80009956:	10 aa       	st.w	r8++,r10
80009958:	13 0a       	ld.w	r10,r9++
8000995a:	10 aa       	st.w	r8++,r10
8000995c:	72 0a       	ld.w	r10,r9[0x0]
8000995e:	91 0a       	st.w	r8[0x0],r10
80009960:	72 19       	ld.w	r9,r9[0x4]
80009962:	91 19       	st.w	r8[0x4],r9
80009964:	c0 48       	rjmp	8000996c <_realloc_r+0x268>
80009966:	08 9b       	mov	r11,r4
80009968:	f0 1f 00 1b 	mcall	800099d4 <_realloc_r+0x2d0>
8000996c:	08 9b       	mov	r11,r4
8000996e:	04 9c       	mov	r12,r2
80009970:	f0 1f 00 1b 	mcall	800099dc <_realloc_r+0x2d8>
80009974:	04 9c       	mov	r12,r2
80009976:	c2 a8       	rjmp	800099ca <_realloc_r+0x2c6>
80009978:	00 93       	mov	r3,r0
8000997a:	02 97       	mov	r7,r1
8000997c:	e6 06 01 09 	sub	r9,r3,r6
80009980:	6e 18       	ld.w	r8,r7[0x4]
80009982:	58 f9       	cp.w	r9,15
80009984:	e0 88 00 16 	brls	800099b0 <_realloc_r+0x2ac>
80009988:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000998c:	ed e8 10 08 	or	r8,r6,r8
80009990:	8f 18       	st.w	r7[0x4],r8
80009992:	12 98       	mov	r8,r9
80009994:	a1 a8       	sbr	r8,0x0
80009996:	ee 06 00 0b 	add	r11,r7,r6
8000999a:	f6 09 00 09 	add	r9,r11,r9
8000999e:	97 18       	st.w	r11[0x4],r8
800099a0:	72 18       	ld.w	r8,r9[0x4]
800099a2:	a1 a8       	sbr	r8,0x0
800099a4:	2f 8b       	sub	r11,-8
800099a6:	93 18       	st.w	r9[0x4],r8
800099a8:	04 9c       	mov	r12,r2
800099aa:	f0 1f 00 0d 	mcall	800099dc <_realloc_r+0x2d8>
800099ae:	c0 b8       	rjmp	800099c4 <_realloc_r+0x2c0>
800099b0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800099b4:	e7 e8 10 08 	or	r8,r3,r8
800099b8:	8f 18       	st.w	r7[0x4],r8
800099ba:	ee 03 00 03 	add	r3,r7,r3
800099be:	66 18       	ld.w	r8,r3[0x4]
800099c0:	a1 a8       	sbr	r8,0x0
800099c2:	87 18       	st.w	r3[0x4],r8
800099c4:	04 9c       	mov	r12,r2
800099c6:	ee c5 ff f8 	sub	r5,r7,-8
800099ca:	f0 1f 00 06 	mcall	800099e0 <_realloc_r+0x2dc>
800099ce:	0a 9c       	mov	r12,r5
800099d0:	2f fd       	sub	sp,-4
800099d2:	d8 32       	popm	r0-r7,pc
800099d4:	80 00       	ld.sh	r0,r0[0x0]
800099d6:	96 10       	ld.sh	r0,r11[0x2]
800099d8:	80 00       	ld.sh	r0,r0[0x0]
800099da:	90 40       	ld.sh	r0,r8[0x8]
800099dc:	80 00       	ld.sh	r0,r0[0x0]
800099de:	d2 d4       	*unknown*
800099e0:	80 00       	ld.sh	r0,r0[0x0]
800099e2:	96 5e       	ld.sh	lr,r11[0xa]

800099e4 <_sbrk_r>:
800099e4:	d4 21       	pushm	r4-r7,lr
800099e6:	30 08       	mov	r8,0
800099e8:	18 97       	mov	r7,r12
800099ea:	48 76       	lddpc	r6,80009a04 <_sbrk_r+0x20>
800099ec:	16 9c       	mov	r12,r11
800099ee:	8d 08       	st.w	r6[0x0],r8
800099f0:	f0 1f 00 06 	mcall	80009a08 <_sbrk_r+0x24>
800099f4:	5b fc       	cp.w	r12,-1
800099f6:	c0 51       	brne	80009a00 <_sbrk_r+0x1c>
800099f8:	6c 08       	ld.w	r8,r6[0x0]
800099fa:	58 08       	cp.w	r8,0
800099fc:	c0 20       	breq	80009a00 <_sbrk_r+0x1c>
800099fe:	8f 38       	st.w	r7[0xc],r8
80009a00:	d8 22       	popm	r4-r7,pc
80009a02:	00 00       	add	r0,r0
80009a04:	00 00       	add	r0,r0
80009a06:	0f bc       	ld.ub	r12,r7[0x3]
80009a08:	80 00       	ld.sh	r0,r0[0x0]
80009a0a:	9c fc       	ld.uh	r12,lr[0xe]

80009a0c <_raise_r>:
80009a0c:	d4 21       	pushm	r4-r7,lr
80009a0e:	18 97       	mov	r7,r12
80009a10:	16 96       	mov	r6,r11
80009a12:	59 fb       	cp.w	r11,31
80009a14:	e0 88 00 05 	brls	80009a1e <_raise_r+0x12>
80009a18:	31 68       	mov	r8,22
80009a1a:	99 38       	st.w	r12[0xc],r8
80009a1c:	dc 2a       	popm	r4-r7,pc,r12=-1
80009a1e:	79 19       	ld.w	r9,r12[0x44]
80009a20:	58 09       	cp.w	r9,0
80009a22:	c0 60       	breq	80009a2e <_raise_r+0x22>
80009a24:	f2 0b 00 29 	add	r9,r9,r11<<0x2
80009a28:	72 08       	ld.w	r8,r9[0x0]
80009a2a:	58 08       	cp.w	r8,0
80009a2c:	c0 a1       	brne	80009a40 <_raise_r+0x34>
80009a2e:	0e 9c       	mov	r12,r7
80009a30:	f0 1f 00 0b 	mcall	80009a5c <_raise_r+0x50>
80009a34:	0c 9a       	mov	r10,r6
80009a36:	18 9b       	mov	r11,r12
80009a38:	0e 9c       	mov	r12,r7
80009a3a:	f0 1f 00 0a 	mcall	80009a60 <_raise_r+0x54>
80009a3e:	d8 22       	popm	r4-r7,pc
80009a40:	58 18       	cp.w	r8,1
80009a42:	c0 21       	brne	80009a46 <_raise_r+0x3a>
80009a44:	d8 2a       	popm	r4-r7,pc,r12=0
80009a46:	5b f8       	cp.w	r8,-1
80009a48:	c0 41       	brne	80009a50 <_raise_r+0x44>
80009a4a:	31 68       	mov	r8,22
80009a4c:	99 38       	st.w	r12[0xc],r8
80009a4e:	da 2a       	popm	r4-r7,pc,r12=1
80009a50:	30 07       	mov	r7,0
80009a52:	16 9c       	mov	r12,r11
80009a54:	93 07       	st.w	r9[0x0],r7
80009a56:	5d 18       	icall	r8
80009a58:	0e 9c       	mov	r12,r7
80009a5a:	d8 22       	popm	r4-r7,pc
80009a5c:	80 00       	ld.sh	r0,r0[0x0]
80009a5e:	9a 7c       	ld.sh	r12,sp[0xe]
80009a60:	80 00       	ld.sh	r0,r0[0x0]
80009a62:	9a 88       	ld.uh	r8,sp[0x0]

80009a64 <raise>:
80009a64:	d4 01       	pushm	lr
80009a66:	48 48       	lddpc	r8,80009a74 <raise+0x10>
80009a68:	18 9b       	mov	r11,r12
80009a6a:	70 0c       	ld.w	r12,r8[0x0]
80009a6c:	f0 1f 00 03 	mcall	80009a78 <raise+0x14>
80009a70:	d8 02       	popm	pc
80009a72:	00 00       	add	r0,r0
80009a74:	00 00       	add	r0,r0
80009a76:	01 f8       	ld.ub	r8,r0[0x7]
80009a78:	80 00       	ld.sh	r0,r0[0x0]
80009a7a:	9a 0c       	ld.sh	r12,sp[0x0]

80009a7c <_getpid_r>:
80009a7c:	d4 01       	pushm	lr
80009a7e:	f0 1f 00 02 	mcall	80009a84 <_getpid_r+0x8>
80009a82:	d8 02       	popm	pc
80009a84:	80 00       	ld.sh	r0,r0[0x0]
80009a86:	9c fa       	ld.uh	r10,lr[0xe]

80009a88 <_kill_r>:
80009a88:	d4 21       	pushm	r4-r7,lr
80009a8a:	16 98       	mov	r8,r11
80009a8c:	18 97       	mov	r7,r12
80009a8e:	10 9c       	mov	r12,r8
80009a90:	30 08       	mov	r8,0
80009a92:	48 76       	lddpc	r6,80009aac <_kill_r+0x24>
80009a94:	14 9b       	mov	r11,r10
80009a96:	8d 08       	st.w	r6[0x0],r8
80009a98:	f0 1f 00 06 	mcall	80009ab0 <_kill_r+0x28>
80009a9c:	5b fc       	cp.w	r12,-1
80009a9e:	c0 51       	brne	80009aa8 <_kill_r+0x20>
80009aa0:	6c 08       	ld.w	r8,r6[0x0]
80009aa2:	58 08       	cp.w	r8,0
80009aa4:	c0 20       	breq	80009aa8 <_kill_r+0x20>
80009aa6:	8f 38       	st.w	r7[0xc],r8
80009aa8:	d8 22       	popm	r4-r7,pc
80009aaa:	00 00       	add	r0,r0
80009aac:	00 00       	add	r0,r0
80009aae:	0f bc       	ld.ub	r12,r7[0x3]
80009ab0:	80 00       	ld.sh	r0,r0[0x0]
80009ab2:	9c f8       	ld.uh	r8,lr[0xe]

80009ab4 <sprintf>:
80009ab4:	d4 01       	pushm	lr
80009ab6:	21 7d       	sub	sp,92
80009ab8:	e0 68 ff ff 	mov	r8,65535
80009abc:	ea 18 7f ff 	orh	r8,0x7fff
80009ac0:	50 58       	stdsp	sp[0x14],r8
80009ac2:	50 28       	stdsp	sp[0x8],r8
80009ac4:	e0 68 02 08 	mov	r8,520
80009ac8:	ba 68       	st.h	sp[0xc],r8
80009aca:	3f f8       	mov	r8,-1
80009acc:	ba 78       	st.h	sp[0xe],r8
80009ace:	48 88       	lddpc	r8,80009aec <sprintf+0x38>
80009ad0:	50 4c       	stdsp	sp[0x10],r12
80009ad2:	16 9a       	mov	r10,r11
80009ad4:	50 0c       	stdsp	sp[0x0],r12
80009ad6:	fa c9 ff a0 	sub	r9,sp,-96
80009ada:	70 0c       	ld.w	r12,r8[0x0]
80009adc:	1a 9b       	mov	r11,sp
80009ade:	f0 1f 00 05 	mcall	80009af0 <sprintf+0x3c>
80009ae2:	30 09       	mov	r9,0
80009ae4:	40 08       	lddsp	r8,sp[0x0]
80009ae6:	b0 89       	st.b	r8[0x0],r9
80009ae8:	2e 9d       	sub	sp,-92
80009aea:	d8 02       	popm	pc
80009aec:	00 00       	add	r0,r0
80009aee:	01 f8       	ld.ub	r8,r0[0x7]
80009af0:	80 00       	ld.sh	r0,r0[0x0]
80009af2:	a0 80       	st.b	r0[0x0],r0

80009af4 <strcat>:
80009af4:	18 99       	mov	r9,r12
80009af6:	30 08       	mov	r8,0
80009af8:	c0 28       	rjmp	80009afc <strcat+0x8>
80009afa:	2f f9       	sub	r9,-1
80009afc:	13 8a       	ld.ub	r10,r9[0x0]
80009afe:	f0 0a 18 00 	cp.b	r10,r8
80009b02:	cf c1       	brne	80009afa <strcat+0x6>
80009b04:	30 08       	mov	r8,0
80009b06:	f6 08 07 0a 	ld.ub	r10,r11[r8]
80009b0a:	f2 08 0b 0a 	st.b	r9[r8],r10
80009b0e:	2f f8       	sub	r8,-1
80009b10:	58 0a       	cp.w	r10,0
80009b12:	cf a1       	brne	80009b06 <strcat+0x12>
80009b14:	5e fc       	retal	r12
80009b16:	d7 03       	nop

80009b18 <strcmp>:
80009b18:	f9 eb 10 0a 	or	r10,r12,r11
80009b1c:	e2 1a 00 03 	andl	r10,0x3,COH
80009b20:	c3 41       	brne	80009b88 <strcmp+0x70>
80009b22:	78 0a       	ld.w	r10,r12[0x0]
80009b24:	76 09       	ld.w	r9,r11[0x0]
80009b26:	5c ea       	tnbz	r10
80009b28:	c1 70       	breq	80009b56 <strcmp+0x3e>
80009b2a:	12 3a       	cp.w	r10,r9
80009b2c:	c1 51       	brne	80009b56 <strcmp+0x3e>
80009b2e:	78 1a       	ld.w	r10,r12[0x4]
80009b30:	76 19       	ld.w	r9,r11[0x4]
80009b32:	5c ea       	tnbz	r10
80009b34:	c1 10       	breq	80009b56 <strcmp+0x3e>
80009b36:	12 3a       	cp.w	r10,r9
80009b38:	c0 f1       	brne	80009b56 <strcmp+0x3e>
80009b3a:	78 2a       	ld.w	r10,r12[0x8]
80009b3c:	76 29       	ld.w	r9,r11[0x8]
80009b3e:	5c ea       	tnbz	r10
80009b40:	c0 b0       	breq	80009b56 <strcmp+0x3e>
80009b42:	12 3a       	cp.w	r10,r9
80009b44:	c0 91       	brne	80009b56 <strcmp+0x3e>
80009b46:	78 3a       	ld.w	r10,r12[0xc]
80009b48:	76 39       	ld.w	r9,r11[0xc]
80009b4a:	5c ea       	tnbz	r10
80009b4c:	c0 50       	breq	80009b56 <strcmp+0x3e>
80009b4e:	2f 0c       	sub	r12,-16
80009b50:	2f 0b       	sub	r11,-16
80009b52:	12 3a       	cp.w	r10,r9
80009b54:	ce 70       	breq	80009b22 <strcmp+0xa>
80009b56:	f9 da c3 08 	bfextu	r12,r10,0x18,0x8
80009b5a:	f7 d9 c3 08 	bfextu	r11,r9,0x18,0x8
80009b5e:	5e 0c       	reteq	r12
80009b60:	16 1c       	sub	r12,r11
80009b62:	5e 1c       	retne	r12
80009b64:	f9 da c2 08 	bfextu	r12,r10,0x10,0x8
80009b68:	f7 d9 c2 08 	bfextu	r11,r9,0x10,0x8
80009b6c:	5e 0c       	reteq	r12
80009b6e:	16 1c       	sub	r12,r11
80009b70:	5e 1c       	retne	r12
80009b72:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
80009b76:	f7 d9 c1 08 	bfextu	r11,r9,0x8,0x8
80009b7a:	5e 0c       	reteq	r12
80009b7c:	16 1c       	sub	r12,r11
80009b7e:	5e 1c       	retne	r12
80009b80:	5c 5a       	castu.b	r10
80009b82:	5c 59       	castu.b	r9
80009b84:	12 1a       	sub	r10,r9
80009b86:	5e fa       	retal	r10
80009b88:	17 8a       	ld.ub	r10,r11[0x0]
80009b8a:	19 89       	ld.ub	r9,r12[0x0]
80009b8c:	58 0a       	cp.w	r10,0
80009b8e:	5e 09       	reteq	r9
80009b90:	14 19       	sub	r9,r10
80009b92:	5e 19       	retne	r9
80009b94:	17 9a       	ld.ub	r10,r11[0x1]
80009b96:	19 99       	ld.ub	r9,r12[0x1]
80009b98:	58 0a       	cp.w	r10,0
80009b9a:	5e 09       	reteq	r9
80009b9c:	14 19       	sub	r9,r10
80009b9e:	5e 19       	retne	r9
80009ba0:	17 aa       	ld.ub	r10,r11[0x2]
80009ba2:	19 a9       	ld.ub	r9,r12[0x2]
80009ba4:	58 0a       	cp.w	r10,0
80009ba6:	5e 09       	reteq	r9
80009ba8:	14 19       	sub	r9,r10
80009baa:	5e 19       	retne	r9
80009bac:	17 ba       	ld.ub	r10,r11[0x3]
80009bae:	19 b9       	ld.ub	r9,r12[0x3]
80009bb0:	58 0a       	cp.w	r10,0
80009bb2:	5e 09       	reteq	r9
80009bb4:	14 19       	sub	r9,r10
80009bb6:	5e 19       	retne	r9
80009bb8:	2f cb       	sub	r11,-4
80009bba:	2f cc       	sub	r12,-4
80009bbc:	ce 6b       	rjmp	80009b88 <strcmp+0x70>
	...

80009bc0 <strcpy>:
80009bc0:	30 08       	mov	r8,0
80009bc2:	f6 08 07 09 	ld.ub	r9,r11[r8]
80009bc6:	f8 08 0b 09 	st.b	r12[r8],r9
80009bca:	2f f8       	sub	r8,-1
80009bcc:	58 09       	cp.w	r9,0
80009bce:	cf a1       	brne	80009bc2 <strcpy+0x2>
80009bd0:	5e fc       	retal	r12

80009bd2 <strlen>:
80009bd2:	30 09       	mov	r9,0
80009bd4:	18 98       	mov	r8,r12
80009bd6:	c0 28       	rjmp	80009bda <strlen+0x8>
80009bd8:	2f f8       	sub	r8,-1
80009bda:	11 8a       	ld.ub	r10,r8[0x0]
80009bdc:	f2 0a 18 00 	cp.b	r10,r9
80009be0:	cf c1       	brne	80009bd8 <strlen+0x6>
80009be2:	f0 0c 01 0c 	sub	r12,r8,r12
80009be6:	5e fc       	retal	r12

80009be8 <strncmp>:
80009be8:	58 0a       	cp.w	r10,0
80009bea:	c0 81       	brne	80009bfa <strncmp+0x12>
80009bec:	5e fa       	retal	r10
80009bee:	58 0a       	cp.w	r10,0
80009bf0:	c0 b0       	breq	80009c06 <strncmp+0x1e>
80009bf2:	58 08       	cp.w	r8,0
80009bf4:	c0 90       	breq	80009c06 <strncmp+0x1e>
80009bf6:	2f fc       	sub	r12,-1
80009bf8:	2f fb       	sub	r11,-1
80009bfa:	20 1a       	sub	r10,1
80009bfc:	19 88       	ld.ub	r8,r12[0x0]
80009bfe:	17 89       	ld.ub	r9,r11[0x0]
80009c00:	f0 09 18 00 	cp.b	r9,r8
80009c04:	cf 50       	breq	80009bee <strncmp+0x6>
80009c06:	19 8c       	ld.ub	r12,r12[0x0]
80009c08:	17 88       	ld.ub	r8,r11[0x0]
80009c0a:	10 1c       	sub	r12,r8
80009c0c:	5e fc       	retal	r12

80009c0e <_exit>:
80009c0e:	30 d8       	mov	r8,13
80009c10:	d6 73       	breakpoint
80009c12:	3f fc       	mov	r12,-1
80009c14:	35 8b       	mov	r11,88
80009c16:	c0 08       	rjmp	80009c16 <_exit+0x8>

80009c18 <_close>:
80009c18:	30 28       	mov	r8,2
80009c1a:	d6 73       	breakpoint
80009c1c:	3f fc       	mov	r12,-1
80009c1e:	35 8b       	mov	r11,88
80009c20:	58 0c       	cp.w	r12,0
80009c22:	5e 4c       	retge	r12
80009c24:	48 2a       	lddpc	r10,80009c2c <_close+0x14>
80009c26:	95 0b       	st.w	r10[0x0],r11
80009c28:	5e fc       	retal	r12
80009c2a:	00 00       	add	r0,r0
80009c2c:	00 00       	add	r0,r0
80009c2e:	0f bc       	ld.ub	r12,r7[0x3]

80009c30 <_lseek>:
80009c30:	30 58       	mov	r8,5
80009c32:	d6 73       	breakpoint
80009c34:	3f fc       	mov	r12,-1
80009c36:	35 8b       	mov	r11,88
80009c38:	58 0c       	cp.w	r12,0
80009c3a:	5e 4c       	retge	r12
80009c3c:	48 2a       	lddpc	r10,80009c44 <_lseek+0x14>
80009c3e:	95 0b       	st.w	r10[0x0],r11
80009c40:	5e fc       	retal	r12
80009c42:	00 00       	add	r0,r0
80009c44:	00 00       	add	r0,r0
80009c46:	0f bc       	ld.ub	r12,r7[0x3]

80009c48 <_read>:
80009c48:	30 38       	mov	r8,3
80009c4a:	d6 73       	breakpoint
80009c4c:	3f fc       	mov	r12,-1
80009c4e:	35 8b       	mov	r11,88
80009c50:	58 0c       	cp.w	r12,0
80009c52:	5e 4c       	retge	r12
80009c54:	48 2a       	lddpc	r10,80009c5c <_read+0x14>
80009c56:	95 0b       	st.w	r10[0x0],r11
80009c58:	5e fc       	retal	r12
80009c5a:	00 00       	add	r0,r0
80009c5c:	00 00       	add	r0,r0
80009c5e:	0f bc       	ld.ub	r12,r7[0x3]

80009c60 <_write>:
80009c60:	30 48       	mov	r8,4
80009c62:	d6 73       	breakpoint
80009c64:	3f fc       	mov	r12,-1
80009c66:	35 8b       	mov	r11,88
80009c68:	58 0c       	cp.w	r12,0
80009c6a:	5e 4c       	retge	r12
80009c6c:	48 2a       	lddpc	r10,80009c74 <_write+0x14>
80009c6e:	95 0b       	st.w	r10[0x0],r11
80009c70:	5e fc       	retal	r12
80009c72:	00 00       	add	r0,r0
80009c74:	00 00       	add	r0,r0
80009c76:	0f bc       	ld.ub	r12,r7[0x3]

80009c78 <isatty>:
80009c78:	30 b8       	mov	r8,11
80009c7a:	d6 73       	breakpoint
80009c7c:	3f fc       	mov	r12,-1
80009c7e:	35 8b       	mov	r11,88
80009c80:	58 0c       	cp.w	r12,0
80009c82:	5e 4c       	retge	r12
80009c84:	48 2a       	lddpc	r10,80009c8c <isatty+0x14>
80009c86:	95 0b       	st.w	r10[0x0],r11
80009c88:	5e fc       	retal	r12
80009c8a:	00 00       	add	r0,r0
80009c8c:	00 00       	add	r0,r0
80009c8e:	0f bc       	ld.ub	r12,r7[0x3]

80009c90 <_fstat_host>:
80009c90:	30 98       	mov	r8,9
80009c92:	d6 73       	breakpoint
80009c94:	3f fc       	mov	r12,-1
80009c96:	35 8b       	mov	r11,88
80009c98:	58 0c       	cp.w	r12,0
80009c9a:	5e 4c       	retge	r12
80009c9c:	48 2a       	lddpc	r10,80009ca4 <_fstat_host+0x14>
80009c9e:	95 0b       	st.w	r10[0x0],r11
80009ca0:	5e fc       	retal	r12
80009ca2:	00 00       	add	r0,r0
80009ca4:	00 00       	add	r0,r0
80009ca6:	0f bc       	ld.ub	r12,r7[0x3]

80009ca8 <_fstat>:
80009ca8:	d4 21       	pushm	r4-r7,lr
80009caa:	21 0d       	sub	sp,64
80009cac:	16 97       	mov	r7,r11
80009cae:	1a 9b       	mov	r11,sp
80009cb0:	f0 1f 00 11 	mcall	80009cf4 <_fstat+0x4c>
80009cb4:	c0 34       	brge	80009cba <_fstat+0x12>
80009cb6:	3f fc       	mov	r12,-1
80009cb8:	c1 c8       	rjmp	80009cf0 <_fstat+0x48>
80009cba:	40 08       	lddsp	r8,sp[0x0]
80009cbc:	ae 08       	st.h	r7[0x0],r8
80009cbe:	40 18       	lddsp	r8,sp[0x4]
80009cc0:	ae 18       	st.h	r7[0x2],r8
80009cc2:	40 28       	lddsp	r8,sp[0x8]
80009cc4:	8f 18       	st.w	r7[0x4],r8
80009cc6:	40 38       	lddsp	r8,sp[0xc]
80009cc8:	ae 48       	st.h	r7[0x8],r8
80009cca:	40 48       	lddsp	r8,sp[0x10]
80009ccc:	ae 58       	st.h	r7[0xa],r8
80009cce:	40 58       	lddsp	r8,sp[0x14]
80009cd0:	ae 68       	st.h	r7[0xc],r8
80009cd2:	40 68       	lddsp	r8,sp[0x18]
80009cd4:	ae 78       	st.h	r7[0xe],r8
80009cd6:	40 88       	lddsp	r8,sp[0x20]
80009cd8:	8f 48       	st.w	r7[0x10],r8
80009cda:	40 a8       	lddsp	r8,sp[0x28]
80009cdc:	8f b8       	st.w	r7[0x2c],r8
80009cde:	40 c8       	lddsp	r8,sp[0x30]
80009ce0:	8f c8       	st.w	r7[0x30],r8
80009ce2:	40 d8       	lddsp	r8,sp[0x34]
80009ce4:	8f 58       	st.w	r7[0x14],r8
80009ce6:	40 e8       	lddsp	r8,sp[0x38]
80009ce8:	30 0c       	mov	r12,0
80009cea:	8f 78       	st.w	r7[0x1c],r8
80009cec:	40 f8       	lddsp	r8,sp[0x3c]
80009cee:	8f 98       	st.w	r7[0x24],r8
80009cf0:	2f 0d       	sub	sp,-64
80009cf2:	d8 22       	popm	r4-r7,pc
80009cf4:	80 00       	ld.sh	r0,r0[0x0]
80009cf6:	9c 90       	ld.uh	r0,lr[0x2]

80009cf8 <_kill>:
80009cf8:	5e fe       	retal	-1

80009cfa <_getpid>:
80009cfa:	5e fe       	retal	-1

80009cfc <_sbrk>:
80009cfc:	d4 01       	pushm	lr
80009cfe:	48 c8       	lddpc	r8,80009d2c <_sbrk+0x30>
80009d00:	70 09       	ld.w	r9,r8[0x0]
80009d02:	58 09       	cp.w	r9,0
80009d04:	c0 31       	brne	80009d0a <_sbrk+0xe>
80009d06:	48 b9       	lddpc	r9,80009d30 <_sbrk+0x34>
80009d08:	91 09       	st.w	r8[0x0],r9
80009d0a:	48 99       	lddpc	r9,80009d2c <_sbrk+0x30>
80009d0c:	48 aa       	lddpc	r10,80009d34 <_sbrk+0x38>
80009d0e:	72 08       	ld.w	r8,r9[0x0]
80009d10:	f0 0c 00 0c 	add	r12,r8,r12
80009d14:	14 3c       	cp.w	r12,r10
80009d16:	e0 8b 00 04 	brhi	80009d1e <_sbrk+0x22>
80009d1a:	93 0c       	st.w	r9[0x0],r12
80009d1c:	c0 68       	rjmp	80009d28 <_sbrk+0x2c>
80009d1e:	f0 1f 00 07 	mcall	80009d38 <_sbrk+0x3c>
80009d22:	30 c8       	mov	r8,12
80009d24:	99 08       	st.w	r12[0x0],r8
80009d26:	3f f8       	mov	r8,-1
80009d28:	10 9c       	mov	r12,r8
80009d2a:	d8 02       	popm	pc
80009d2c:	00 00       	add	r0,r0
80009d2e:	0f b8       	ld.ub	r8,r7[0x3]
80009d30:	00 00       	add	r0,r0
80009d32:	0f c0       	ld.ub	r0,r7[0x4]
80009d34:	00 00       	add	r0,r0
80009d36:	70 00       	ld.w	r0,r8[0x0]
80009d38:	80 00       	ld.sh	r0,r0[0x0]
80009d3a:	cf 98       	rjmp	80009f2c <get_arg+0x1f0>

80009d3c <get_arg>:
80009d3c:	d4 31       	pushm	r0-r7,lr
80009d3e:	20 8d       	sub	sp,32
80009d40:	fa c4 ff bc 	sub	r4,sp,-68
80009d44:	50 4b       	stdsp	sp[0x10],r11
80009d46:	68 2c       	ld.w	r12,r4[0x8]
80009d48:	50 58       	stdsp	sp[0x14],r8
80009d4a:	12 96       	mov	r6,r9
80009d4c:	78 0b       	ld.w	r11,r12[0x0]
80009d4e:	70 05       	ld.w	r5,r8[0x0]
80009d50:	50 6c       	stdsp	sp[0x18],r12
80009d52:	58 0b       	cp.w	r11,0
80009d54:	f4 0b 17 00 	moveq	r11,r10
80009d58:	68 03       	ld.w	r3,r4[0x0]
80009d5a:	68 11       	ld.w	r1,r4[0x4]
80009d5c:	40 49       	lddsp	r9,sp[0x10]
80009d5e:	30 08       	mov	r8,0
80009d60:	c2 e9       	rjmp	80009fbc <get_arg+0x280>
80009d62:	2f fb       	sub	r11,-1
80009d64:	17 8a       	ld.ub	r10,r11[0x0]
80009d66:	32 52       	mov	r2,37
80009d68:	f0 0a 18 00 	cp.b	r10,r8
80009d6c:	5f 1c       	srne	r12
80009d6e:	e4 0a 18 00 	cp.b	r10,r2
80009d72:	5f 1e       	srne	lr
80009d74:	fd ec 00 0c 	and	r12,lr,r12
80009d78:	f0 0c 18 00 	cp.b	r12,r8
80009d7c:	cf 31       	brne	80009d62 <get_arg+0x26>
80009d7e:	58 0a       	cp.w	r10,0
80009d80:	e0 80 01 2b 	breq	80009fd6 <get_arg+0x29a>
80009d84:	30 0c       	mov	r12,0
80009d86:	3f fa       	mov	r10,-1
80009d88:	18 90       	mov	r0,r12
80009d8a:	50 3a       	stdsp	sp[0xc],r10
80009d8c:	18 94       	mov	r4,r12
80009d8e:	18 92       	mov	r2,r12
80009d90:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80009d94:	16 97       	mov	r7,r11
80009d96:	50 7c       	stdsp	sp[0x1c],r12
80009d98:	4c ec       	lddpc	r12,80009ed0 <get_arg+0x194>
80009d9a:	0f 3e       	ld.ub	lr,r7++
80009d9c:	f8 0e 07 0a 	ld.ub	r10,r12[lr]
80009da0:	40 7c       	lddsp	r12,sp[0x1c]
80009da2:	14 0c       	add	r12,r10
80009da4:	4c ca       	lddpc	r10,80009ed4 <get_arg+0x198>
80009da6:	f4 0c 07 0a 	ld.ub	r10,r10[r12]
80009daa:	20 1a       	sub	r10,1
80009dac:	50 0a       	stdsp	sp[0x0],r10
80009dae:	4c ba       	lddpc	r10,80009ed8 <get_arg+0x19c>
80009db0:	f4 0c 07 0c 	ld.ub	r12,r10[r12]
80009db4:	50 7c       	stdsp	sp[0x1c],r12
80009db6:	40 0c       	lddsp	r12,sp[0x0]
80009db8:	58 7c       	cp.w	r12,7
80009dba:	e0 8b 00 fa 	brhi	80009fae <get_arg+0x272>
80009dbe:	4c 8a       	lddpc	r10,80009edc <get_arg+0x1a0>
80009dc0:	f4 0c 03 2f 	ld.w	pc,r10[r12<<0x2]
80009dc4:	36 8a       	mov	r10,104
80009dc6:	f4 0e 18 00 	cp.b	lr,r10
80009dca:	e0 80 00 f2 	breq	80009fae <get_arg+0x272>
80009dce:	37 1a       	mov	r10,113
80009dd0:	f4 0e 18 00 	cp.b	lr,r10
80009dd4:	c0 70       	breq	80009de2 <get_arg+0xa6>
80009dd6:	34 ca       	mov	r10,76
80009dd8:	f4 0e 18 00 	cp.b	lr,r10
80009ddc:	c0 51       	brne	80009de6 <get_arg+0xaa>
80009dde:	a3 b4       	sbr	r4,0x3
80009de0:	ce 78       	rjmp	80009fae <get_arg+0x272>
80009de2:	a5 b4       	sbr	r4,0x5
80009de4:	ce 58       	rjmp	80009fae <get_arg+0x272>
80009de6:	08 9c       	mov	r12,r4
80009de8:	0e 9a       	mov	r10,r7
80009dea:	a5 ac       	sbr	r12,0x4
80009dec:	a5 b4       	sbr	r4,0x5
80009dee:	0f 3b       	ld.ub	r11,r7++
80009df0:	36 ce       	mov	lr,108
80009df2:	fc 0b 18 00 	cp.b	r11,lr
80009df6:	e0 80 00 dc 	breq	80009fae <get_arg+0x272>
80009dfa:	18 94       	mov	r4,r12
80009dfc:	14 9b       	mov	r11,r10
80009dfe:	cd 98       	rjmp	80009fb0 <get_arg+0x274>
80009e00:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80009e04:	36 7c       	mov	r12,103
80009e06:	f8 0e 18 00 	cp.b	lr,r12
80009e0a:	e0 8b 00 27 	brhi	80009e58 <get_arg+0x11c>
80009e0e:	36 5a       	mov	r10,101
80009e10:	f4 0e 18 00 	cp.b	lr,r10
80009e14:	c4 82       	brcc	80009ea4 <get_arg+0x168>
80009e16:	34 fa       	mov	r10,79
80009e18:	f4 0e 18 00 	cp.b	lr,r10
80009e1c:	c4 80       	breq	80009eac <get_arg+0x170>
80009e1e:	e0 8b 00 0c 	brhi	80009e36 <get_arg+0xfa>
80009e22:	34 5a       	mov	r10,69
80009e24:	f4 0e 18 00 	cp.b	lr,r10
80009e28:	c3 e0       	breq	80009ea4 <get_arg+0x168>
80009e2a:	34 7a       	mov	r10,71
80009e2c:	f4 0e 18 00 	cp.b	lr,r10
80009e30:	c3 a0       	breq	80009ea4 <get_arg+0x168>
80009e32:	34 4a       	mov	r10,68
80009e34:	c0 88       	rjmp	80009e44 <get_arg+0x108>
80009e36:	35 8a       	mov	r10,88
80009e38:	f4 0e 18 00 	cp.b	lr,r10
80009e3c:	c2 c0       	breq	80009e94 <get_arg+0x158>
80009e3e:	e0 8b 00 07 	brhi	80009e4c <get_arg+0x110>
80009e42:	35 5a       	mov	r10,85
80009e44:	f4 0e 18 00 	cp.b	lr,r10
80009e48:	c3 51       	brne	80009eb2 <get_arg+0x176>
80009e4a:	c3 18       	rjmp	80009eac <get_arg+0x170>
80009e4c:	36 3a       	mov	r10,99
80009e4e:	f4 0e 18 00 	cp.b	lr,r10
80009e52:	c2 f0       	breq	80009eb0 <get_arg+0x174>
80009e54:	36 4a       	mov	r10,100
80009e56:	c0 e8       	rjmp	80009e72 <get_arg+0x136>
80009e58:	37 0a       	mov	r10,112
80009e5a:	f4 0e 18 00 	cp.b	lr,r10
80009e5e:	c2 50       	breq	80009ea8 <get_arg+0x16c>
80009e60:	e0 8b 00 0d 	brhi	80009e7a <get_arg+0x13e>
80009e64:	36 ea       	mov	r10,110
80009e66:	f4 0e 18 00 	cp.b	lr,r10
80009e6a:	c1 f0       	breq	80009ea8 <get_arg+0x16c>
80009e6c:	e0 8b 00 14 	brhi	80009e94 <get_arg+0x158>
80009e70:	36 9a       	mov	r10,105
80009e72:	f4 0e 18 00 	cp.b	lr,r10
80009e76:	c1 e1       	brne	80009eb2 <get_arg+0x176>
80009e78:	c0 e8       	rjmp	80009e94 <get_arg+0x158>
80009e7a:	37 5a       	mov	r10,117
80009e7c:	f4 0e 18 00 	cp.b	lr,r10
80009e80:	c0 a0       	breq	80009e94 <get_arg+0x158>
80009e82:	37 8a       	mov	r10,120
80009e84:	f4 0e 18 00 	cp.b	lr,r10
80009e88:	c0 60       	breq	80009e94 <get_arg+0x158>
80009e8a:	37 3a       	mov	r10,115
80009e8c:	f4 0e 18 00 	cp.b	lr,r10
80009e90:	c1 11       	brne	80009eb2 <get_arg+0x176>
80009e92:	c0 b8       	rjmp	80009ea8 <get_arg+0x16c>
80009e94:	ed b4 00 04 	bld	r4,0x4
80009e98:	c0 a0       	breq	80009eac <get_arg+0x170>
80009e9a:	ed b4 00 05 	bld	r4,0x5
80009e9e:	c0 91       	brne	80009eb0 <get_arg+0x174>
80009ea0:	30 20       	mov	r0,2
80009ea2:	c0 88       	rjmp	80009eb2 <get_arg+0x176>
80009ea4:	30 40       	mov	r0,4
80009ea6:	c0 68       	rjmp	80009eb2 <get_arg+0x176>
80009ea8:	30 30       	mov	r0,3
80009eaa:	c0 48       	rjmp	80009eb2 <get_arg+0x176>
80009eac:	30 10       	mov	r0,1
80009eae:	c0 28       	rjmp	80009eb2 <get_arg+0x176>
80009eb0:	30 00       	mov	r0,0
80009eb2:	40 3b       	lddsp	r11,sp[0xc]
80009eb4:	5b fb       	cp.w	r11,-1
80009eb6:	c0 40       	breq	80009ebe <get_arg+0x182>
80009eb8:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80009ebc:	c7 98       	rjmp	80009fae <get_arg+0x272>
80009ebe:	58 60       	cp.w	r0,6
80009ec0:	e0 8b 00 77 	brhi	80009fae <get_arg+0x272>
80009ec4:	6c 0a       	ld.w	r10,r6[0x0]
80009ec6:	ea cc ff ff 	sub	r12,r5,-1
80009eca:	48 6b       	lddpc	r11,80009ee0 <get_arg+0x1a4>
80009ecc:	f6 00 03 2f 	ld.w	pc,r11[r0<<0x2]
80009ed0:	80 00       	ld.sh	r0,r0[0x0]
80009ed2:	f4 54 80 00 	cp.w	r4,-688128
80009ed6:	f3 8c       	*unknown*
80009ed8:	80 00       	ld.sh	r0,r0[0x0]
80009eda:	f3 20 80 00 	ld.sb	r0,r9[-32768]
80009ede:	f1 80       	*unknown*
80009ee0:	80 00       	ld.sh	r0,r0[0x0]
80009ee2:	f1 a0 f4 cb 	ldc0.w	cr4,r0[0x3f2c]
80009ee6:	ff f8 8d 0b 	st.hls	pc[0x216],r8
80009eea:	f4 ea 00 00 	ld.d	r10,r10[0]
80009eee:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80009ef2:	c0 f8       	rjmp	80009f10 <get_arg+0x1d4>
80009ef4:	f4 cb ff fc 	sub	r11,r10,-4
80009ef8:	8d 0b       	st.w	r6[0x0],r11
80009efa:	74 0a       	ld.w	r10,r10[0x0]
80009efc:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80009f00:	c0 88       	rjmp	80009f10 <get_arg+0x1d4>
80009f02:	f4 cb ff f8 	sub	r11,r10,-8
80009f06:	8d 0b       	st.w	r6[0x0],r11
80009f08:	f4 ea 00 00 	ld.d	r10,r10[0]
80009f0c:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80009f10:	0e 9b       	mov	r11,r7
80009f12:	18 95       	mov	r5,r12
80009f14:	c4 e8       	rjmp	80009fb0 <get_arg+0x274>
80009f16:	62 0a       	ld.w	r10,r1[0x0]
80009f18:	5b fa       	cp.w	r10,-1
80009f1a:	c0 b1       	brne	80009f30 <get_arg+0x1f4>
80009f1c:	50 19       	stdsp	sp[0x4],r9
80009f1e:	50 28       	stdsp	sp[0x8],r8
80009f20:	e0 6a 00 80 	mov	r10,128
80009f24:	30 0b       	mov	r11,0
80009f26:	02 9c       	mov	r12,r1
80009f28:	f0 1f 00 4d 	mcall	8000a05c <get_arg+0x320>
80009f2c:	40 28       	lddsp	r8,sp[0x8]
80009f2e:	40 19       	lddsp	r9,sp[0x4]
80009f30:	e4 ca 00 01 	sub	r10,r2,1
80009f34:	0e 9b       	mov	r11,r7
80009f36:	50 3a       	stdsp	sp[0xc],r10
80009f38:	f2 0a 0c 49 	max	r9,r9,r10
80009f3c:	c3 a8       	rjmp	80009fb0 <get_arg+0x274>
80009f3e:	62 0a       	ld.w	r10,r1[0x0]
80009f40:	5b fa       	cp.w	r10,-1
80009f42:	c0 b1       	brne	80009f58 <get_arg+0x21c>
80009f44:	50 19       	stdsp	sp[0x4],r9
80009f46:	50 28       	stdsp	sp[0x8],r8
80009f48:	e0 6a 00 80 	mov	r10,128
80009f4c:	30 0b       	mov	r11,0
80009f4e:	02 9c       	mov	r12,r1
80009f50:	f0 1f 00 43 	mcall	8000a05c <get_arg+0x320>
80009f54:	40 28       	lddsp	r8,sp[0x8]
80009f56:	40 19       	lddsp	r9,sp[0x4]
80009f58:	20 12       	sub	r2,1
80009f5a:	30 0c       	mov	r12,0
80009f5c:	0e 9b       	mov	r11,r7
80009f5e:	e2 02 09 2c 	st.w	r1[r2<<0x2],r12
80009f62:	f2 02 0c 49 	max	r9,r9,r2
80009f66:	c2 58       	rjmp	80009fb0 <get_arg+0x274>
80009f68:	16 97       	mov	r7,r11
80009f6a:	6c 0a       	ld.w	r10,r6[0x0]
80009f6c:	f4 cb ff fc 	sub	r11,r10,-4
80009f70:	8d 0b       	st.w	r6[0x0],r11
80009f72:	74 0a       	ld.w	r10,r10[0x0]
80009f74:	0e 9b       	mov	r11,r7
80009f76:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80009f7a:	2f f5       	sub	r5,-1
80009f7c:	c1 a8       	rjmp	80009fb0 <get_arg+0x274>
80009f7e:	fc c2 00 30 	sub	r2,lr,48
80009f82:	c0 68       	rjmp	80009f8e <get_arg+0x252>
80009f84:	e4 02 00 22 	add	r2,r2,r2<<0x2
80009f88:	2f f7       	sub	r7,-1
80009f8a:	f4 02 00 12 	add	r2,r10,r2<<0x1
80009f8e:	0f 8a       	ld.ub	r10,r7[0x0]
80009f90:	58 0a       	cp.w	r10,0
80009f92:	c0 e0       	breq	80009fae <get_arg+0x272>
80009f94:	23 0a       	sub	r10,48
80009f96:	58 9a       	cp.w	r10,9
80009f98:	fe 98 ff f6 	brls	80009f84 <get_arg+0x248>
80009f9c:	c0 98       	rjmp	80009fae <get_arg+0x272>
80009f9e:	2f f7       	sub	r7,-1
80009fa0:	0f 8a       	ld.ub	r10,r7[0x0]
80009fa2:	58 0a       	cp.w	r10,0
80009fa4:	c0 50       	breq	80009fae <get_arg+0x272>
80009fa6:	23 0a       	sub	r10,48
80009fa8:	58 9a       	cp.w	r10,9
80009faa:	fe 98 ff fa 	brls	80009f9e <get_arg+0x262>
80009fae:	0e 9b       	mov	r11,r7
80009fb0:	40 7c       	lddsp	r12,sp[0x1c]
80009fb2:	30 ba       	mov	r10,11
80009fb4:	f4 0c 18 00 	cp.b	r12,r10
80009fb8:	fe 91 fe ec 	brne	80009d90 <get_arg+0x54>
80009fbc:	40 4a       	lddsp	r10,sp[0x10]
80009fbe:	17 8c       	ld.ub	r12,r11[0x0]
80009fc0:	0a 3a       	cp.w	r10,r5
80009fc2:	5f 4a       	srge	r10
80009fc4:	f0 0c 18 00 	cp.b	r12,r8
80009fc8:	5f 1c       	srne	r12
80009fca:	f9 ea 00 0a 	and	r10,r12,r10
80009fce:	f0 0a 18 00 	cp.b	r10,r8
80009fd2:	fe 91 fe c9 	brne	80009d64 <get_arg+0x28>
80009fd6:	30 08       	mov	r8,0
80009fd8:	17 8a       	ld.ub	r10,r11[0x0]
80009fda:	40 42       	lddsp	r2,sp[0x10]
80009fdc:	e2 05 00 21 	add	r1,r1,r5<<0x2
80009fe0:	f0 0a 18 00 	cp.b	r10,r8
80009fe4:	e4 09 17 10 	movne	r9,r2
80009fe8:	06 9e       	mov	lr,r3
80009fea:	e6 05 00 38 	add	r8,r3,r5<<0x3
80009fee:	c2 a8       	rjmp	8000a042 <get_arg+0x306>
80009ff0:	62 0a       	ld.w	r10,r1[0x0]
80009ff2:	58 3a       	cp.w	r10,3
80009ff4:	c1 e0       	breq	8000a030 <get_arg+0x2f4>
80009ff6:	e0 89 00 07 	brgt	8000a004 <get_arg+0x2c8>
80009ffa:	58 1a       	cp.w	r10,1
80009ffc:	c1 a0       	breq	8000a030 <get_arg+0x2f4>
80009ffe:	58 2a       	cp.w	r10,2
8000a000:	c1 81       	brne	8000a030 <get_arg+0x2f4>
8000a002:	c0 58       	rjmp	8000a00c <get_arg+0x2d0>
8000a004:	58 5a       	cp.w	r10,5
8000a006:	c0 c0       	breq	8000a01e <get_arg+0x2e2>
8000a008:	c0 b5       	brlt	8000a01e <get_arg+0x2e2>
8000a00a:	c1 38       	rjmp	8000a030 <get_arg+0x2f4>
8000a00c:	6c 0a       	ld.w	r10,r6[0x0]
8000a00e:	f4 cc ff f8 	sub	r12,r10,-8
8000a012:	8d 0c       	st.w	r6[0x0],r12
8000a014:	f4 e2 00 00 	ld.d	r2,r10[0]
8000a018:	f0 e3 00 00 	st.d	r8[0],r2
8000a01c:	c1 08       	rjmp	8000a03c <get_arg+0x300>
8000a01e:	6c 0a       	ld.w	r10,r6[0x0]
8000a020:	f4 cc ff f8 	sub	r12,r10,-8
8000a024:	8d 0c       	st.w	r6[0x0],r12
8000a026:	f4 e2 00 00 	ld.d	r2,r10[0]
8000a02a:	f0 e3 00 00 	st.d	r8[0],r2
8000a02e:	c0 78       	rjmp	8000a03c <get_arg+0x300>
8000a030:	6c 0a       	ld.w	r10,r6[0x0]
8000a032:	f4 cc ff fc 	sub	r12,r10,-4
8000a036:	8d 0c       	st.w	r6[0x0],r12
8000a038:	74 0a       	ld.w	r10,r10[0x0]
8000a03a:	91 0a       	st.w	r8[0x0],r10
8000a03c:	2f f5       	sub	r5,-1
8000a03e:	2f 88       	sub	r8,-8
8000a040:	2f c1       	sub	r1,-4
8000a042:	12 35       	cp.w	r5,r9
8000a044:	fe 9a ff d6 	brle	80009ff0 <get_arg+0x2b4>
8000a048:	40 6c       	lddsp	r12,sp[0x18]
8000a04a:	40 52       	lddsp	r2,sp[0x14]
8000a04c:	99 0b       	st.w	r12[0x0],r11
8000a04e:	1c 93       	mov	r3,lr
8000a050:	40 4b       	lddsp	r11,sp[0x10]
8000a052:	85 05       	st.w	r2[0x0],r5
8000a054:	fc 0b 00 3c 	add	r12,lr,r11<<0x3
8000a058:	2f 8d       	sub	sp,-32
8000a05a:	d8 32       	popm	r0-r7,pc
8000a05c:	80 00       	ld.sh	r0,r0[0x0]
8000a05e:	96 4e       	ld.sh	lr,r11[0x8]

8000a060 <__sprint_r>:
8000a060:	d4 21       	pushm	r4-r7,lr
8000a062:	14 97       	mov	r7,r10
8000a064:	74 28       	ld.w	r8,r10[0x8]
8000a066:	58 08       	cp.w	r8,0
8000a068:	c0 41       	brne	8000a070 <__sprint_r+0x10>
8000a06a:	95 18       	st.w	r10[0x4],r8
8000a06c:	10 9c       	mov	r12,r8
8000a06e:	d8 22       	popm	r4-r7,pc
8000a070:	f0 1f 00 03 	mcall	8000a07c <__sprint_r+0x1c>
8000a074:	30 08       	mov	r8,0
8000a076:	8f 18       	st.w	r7[0x4],r8
8000a078:	8f 28       	st.w	r7[0x8],r8
8000a07a:	d8 22       	popm	r4-r7,pc
8000a07c:	80 00       	ld.sh	r0,r0[0x0]
8000a07e:	8c c0       	ld.uh	r0,r6[0x8]

8000a080 <_vfprintf_r>:
8000a080:	d4 31       	pushm	r0-r7,lr
8000a082:	fa cd 06 bc 	sub	sp,sp,1724
8000a086:	51 09       	stdsp	sp[0x40],r9
8000a088:	16 91       	mov	r1,r11
8000a08a:	14 97       	mov	r7,r10
8000a08c:	18 95       	mov	r5,r12
8000a08e:	f0 1f 00 56 	mcall	8000a1e4 <_vfprintf_r+0x164>
8000a092:	78 0c       	ld.w	r12,r12[0x0]
8000a094:	50 cc       	stdsp	sp[0x30],r12
8000a096:	58 05       	cp.w	r5,0
8000a098:	c0 70       	breq	8000a0a6 <_vfprintf_r+0x26>
8000a09a:	6a 68       	ld.w	r8,r5[0x18]
8000a09c:	58 08       	cp.w	r8,0
8000a09e:	c0 41       	brne	8000a0a6 <_vfprintf_r+0x26>
8000a0a0:	0a 9c       	mov	r12,r5
8000a0a2:	f0 1f 00 52 	mcall	8000a1e8 <_vfprintf_r+0x168>
8000a0a6:	4d 28       	lddpc	r8,8000a1ec <_vfprintf_r+0x16c>
8000a0a8:	10 31       	cp.w	r1,r8
8000a0aa:	c0 31       	brne	8000a0b0 <_vfprintf_r+0x30>
8000a0ac:	6a 01       	ld.w	r1,r5[0x0]
8000a0ae:	c0 a8       	rjmp	8000a0c2 <_vfprintf_r+0x42>
8000a0b0:	4d 08       	lddpc	r8,8000a1f0 <_vfprintf_r+0x170>
8000a0b2:	10 31       	cp.w	r1,r8
8000a0b4:	c0 31       	brne	8000a0ba <_vfprintf_r+0x3a>
8000a0b6:	6a 11       	ld.w	r1,r5[0x4]
8000a0b8:	c0 58       	rjmp	8000a0c2 <_vfprintf_r+0x42>
8000a0ba:	4c f8       	lddpc	r8,8000a1f4 <_vfprintf_r+0x174>
8000a0bc:	10 31       	cp.w	r1,r8
8000a0be:	c0 21       	brne	8000a0c2 <_vfprintf_r+0x42>
8000a0c0:	6a 21       	ld.w	r1,r5[0x8]
8000a0c2:	82 68       	ld.sh	r8,r1[0xc]
8000a0c4:	ed b8 00 03 	bld	r8,0x3
8000a0c8:	c0 41       	brne	8000a0d0 <_vfprintf_r+0x50>
8000a0ca:	62 48       	ld.w	r8,r1[0x10]
8000a0cc:	58 08       	cp.w	r8,0
8000a0ce:	c0 71       	brne	8000a0dc <_vfprintf_r+0x5c>
8000a0d0:	02 9b       	mov	r11,r1
8000a0d2:	0a 9c       	mov	r12,r5
8000a0d4:	f0 1f 00 49 	mcall	8000a1f8 <_vfprintf_r+0x178>
8000a0d8:	e0 81 0f 9d 	brne	8000c012 <_vfprintf_r+0x1f92>
8000a0dc:	82 68       	ld.sh	r8,r1[0xc]
8000a0de:	10 99       	mov	r9,r8
8000a0e0:	e2 19 00 1a 	andl	r9,0x1a,COH
8000a0e4:	58 a9       	cp.w	r9,10
8000a0e6:	c3 d1       	brne	8000a160 <_vfprintf_r+0xe0>
8000a0e8:	82 79       	ld.sh	r9,r1[0xe]
8000a0ea:	30 0a       	mov	r10,0
8000a0ec:	f4 09 19 00 	cp.h	r9,r10
8000a0f0:	c3 85       	brlt	8000a160 <_vfprintf_r+0xe0>
8000a0f2:	a1 d8       	cbr	r8,0x1
8000a0f4:	fb 58 05 d0 	st.h	sp[1488],r8
8000a0f8:	62 88       	ld.w	r8,r1[0x20]
8000a0fa:	fb 48 05 e4 	st.w	sp[1508],r8
8000a0fe:	62 a8       	ld.w	r8,r1[0x28]
8000a100:	fb 48 05 ec 	st.w	sp[1516],r8
8000a104:	fa c8 ff bc 	sub	r8,sp,-68
8000a108:	fb 48 05 d4 	st.w	sp[1492],r8
8000a10c:	fb 48 05 c4 	st.w	sp[1476],r8
8000a110:	e0 68 04 00 	mov	r8,1024
8000a114:	fb 48 05 d8 	st.w	sp[1496],r8
8000a118:	fb 48 05 cc 	st.w	sp[1484],r8
8000a11c:	30 08       	mov	r8,0
8000a11e:	fb 59 05 d2 	st.h	sp[1490],r9
8000a122:	0e 9a       	mov	r10,r7
8000a124:	41 09       	lddsp	r9,sp[0x40]
8000a126:	fa c7 fa 3c 	sub	r7,sp,-1476
8000a12a:	fb 48 05 dc 	st.w	sp[1500],r8
8000a12e:	0a 9c       	mov	r12,r5
8000a130:	0e 9b       	mov	r11,r7
8000a132:	f0 1f 00 33 	mcall	8000a1fc <_vfprintf_r+0x17c>
8000a136:	50 bc       	stdsp	sp[0x2c],r12
8000a138:	c0 95       	brlt	8000a14a <_vfprintf_r+0xca>
8000a13a:	0e 9b       	mov	r11,r7
8000a13c:	0a 9c       	mov	r12,r5
8000a13e:	f0 1f 00 31 	mcall	8000a200 <_vfprintf_r+0x180>
8000a142:	40 be       	lddsp	lr,sp[0x2c]
8000a144:	f9 be 01 ff 	movne	lr,-1
8000a148:	50 be       	stdsp	sp[0x2c],lr
8000a14a:	fb 08 05 d0 	ld.sh	r8,sp[1488]
8000a14e:	ed b8 00 06 	bld	r8,0x6
8000a152:	e0 81 0f 62 	brne	8000c016 <_vfprintf_r+0x1f96>
8000a156:	82 68       	ld.sh	r8,r1[0xc]
8000a158:	a7 a8       	sbr	r8,0x6
8000a15a:	a2 68       	st.h	r1[0xc],r8
8000a15c:	e0 8f 0f 5d 	bral	8000c016 <_vfprintf_r+0x1f96>
8000a160:	30 08       	mov	r8,0
8000a162:	fb 48 06 b4 	st.w	sp[1716],r8
8000a166:	fb 48 06 90 	st.w	sp[1680],r8
8000a16a:	fb 48 06 8c 	st.w	sp[1676],r8
8000a16e:	fb 48 06 b0 	st.w	sp[1712],r8
8000a172:	30 08       	mov	r8,0
8000a174:	30 09       	mov	r9,0
8000a176:	50 a7       	stdsp	sp[0x28],r7
8000a178:	50 78       	stdsp	sp[0x1c],r8
8000a17a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a17e:	3f f8       	mov	r8,-1
8000a180:	50 59       	stdsp	sp[0x14],r9
8000a182:	fb 43 06 88 	st.w	sp[1672],r3
8000a186:	fb 48 05 44 	st.w	sp[1348],r8
8000a18a:	50 69       	stdsp	sp[0x18],r9
8000a18c:	50 d9       	stdsp	sp[0x34],r9
8000a18e:	50 e9       	stdsp	sp[0x38],r9
8000a190:	50 b9       	stdsp	sp[0x2c],r9
8000a192:	12 97       	mov	r7,r9
8000a194:	0a 94       	mov	r4,r5
8000a196:	40 a2       	lddsp	r2,sp[0x28]
8000a198:	32 5a       	mov	r10,37
8000a19a:	30 08       	mov	r8,0
8000a19c:	c0 28       	rjmp	8000a1a0 <_vfprintf_r+0x120>
8000a19e:	2f f2       	sub	r2,-1
8000a1a0:	05 89       	ld.ub	r9,r2[0x0]
8000a1a2:	f0 09 18 00 	cp.b	r9,r8
8000a1a6:	5f 1b       	srne	r11
8000a1a8:	f4 09 18 00 	cp.b	r9,r10
8000a1ac:	5f 19       	srne	r9
8000a1ae:	f3 eb 00 0b 	and	r11,r9,r11
8000a1b2:	f0 0b 18 00 	cp.b	r11,r8
8000a1b6:	cf 41       	brne	8000a19e <_vfprintf_r+0x11e>
8000a1b8:	40 ab       	lddsp	r11,sp[0x28]
8000a1ba:	e4 0b 01 06 	sub	r6,r2,r11
8000a1be:	c3 00       	breq	8000a21e <_vfprintf_r+0x19e>
8000a1c0:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a1c4:	0c 08       	add	r8,r6
8000a1c6:	87 0b       	st.w	r3[0x0],r11
8000a1c8:	fb 48 06 90 	st.w	sp[1680],r8
8000a1cc:	87 16       	st.w	r3[0x4],r6
8000a1ce:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a1d2:	2f f8       	sub	r8,-1
8000a1d4:	fb 48 06 8c 	st.w	sp[1676],r8
8000a1d8:	58 78       	cp.w	r8,7
8000a1da:	e0 89 00 15 	brgt	8000a204 <_vfprintf_r+0x184>
8000a1de:	2f 83       	sub	r3,-8
8000a1e0:	c1 c8       	rjmp	8000a218 <_vfprintf_r+0x198>
8000a1e2:	00 00       	add	r0,r0
8000a1e4:	80 00       	ld.sh	r0,r0[0x0]
8000a1e6:	d4 c4       	*unknown*
8000a1e8:	80 00       	ld.sh	r0,r0[0x0]
8000a1ea:	d1 7c       	*unknown*
8000a1ec:	80 00       	ld.sh	r0,r0[0x0]
8000a1ee:	f5 64 80 00 	st.b	r10[-32768],r4
8000a1f2:	f5 84       	*unknown*
8000a1f4:	80 00       	ld.sh	r0,r0[0x0]
8000a1f6:	f5 a4 80 00 	stc0.w	r4[0x2000],cr0
8000a1fa:	c0 e0       	breq	8000a216 <_vfprintf_r+0x196>
8000a1fc:	80 00       	ld.sh	r0,r0[0x0]
8000a1fe:	a0 80       	st.b	r0[0x0],r0
8000a200:	80 00       	ld.sh	r0,r0[0x0]
8000a202:	cf a4       	brge	8000a1f6 <_vfprintf_r+0x176>
8000a204:	fa ca f9 78 	sub	r10,sp,-1672
8000a208:	02 9b       	mov	r11,r1
8000a20a:	08 9c       	mov	r12,r4
8000a20c:	f0 1f 00 71 	mcall	8000a3d0 <_vfprintf_r+0x350>
8000a210:	e0 81 0e fd 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000a214:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a218:	40 ba       	lddsp	r10,sp[0x2c]
8000a21a:	0c 0a       	add	r10,r6
8000a21c:	50 ba       	stdsp	sp[0x2c],r10
8000a21e:	05 89       	ld.ub	r9,r2[0x0]
8000a220:	30 08       	mov	r8,0
8000a222:	f0 09 18 00 	cp.b	r9,r8
8000a226:	e0 80 0e e1 	breq	8000bfe8 <_vfprintf_r+0x1f68>
8000a22a:	e4 c6 ff ff 	sub	r6,r2,-1
8000a22e:	30 09       	mov	r9,0
8000a230:	50 a6       	stdsp	sp[0x28],r6
8000a232:	fb 68 06 bb 	st.b	sp[1723],r8
8000a236:	0e 96       	mov	r6,r7
8000a238:	3f f8       	mov	r8,-1
8000a23a:	50 93       	stdsp	sp[0x24],r3
8000a23c:	50 41       	stdsp	sp[0x10],r1
8000a23e:	0e 93       	mov	r3,r7
8000a240:	04 91       	mov	r1,r2
8000a242:	50 89       	stdsp	sp[0x20],r9
8000a244:	50 28       	stdsp	sp[0x8],r8
8000a246:	50 39       	stdsp	sp[0xc],r9
8000a248:	12 95       	mov	r5,r9
8000a24a:	12 90       	mov	r0,r9
8000a24c:	40 a7       	lddsp	r7,sp[0x28]
8000a24e:	08 92       	mov	r2,r4
8000a250:	c0 78       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a252:	3f fe       	mov	lr,-1
8000a254:	08 97       	mov	r7,r4
8000a256:	50 2e       	stdsp	sp[0x8],lr
8000a258:	c0 38       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a25a:	30 0c       	mov	r12,0
8000a25c:	50 3c       	stdsp	sp[0xc],r12
8000a25e:	0f 38       	ld.ub	r8,r7++
8000a260:	c0 28       	rjmp	8000a264 <_vfprintf_r+0x1e4>
8000a262:	12 90       	mov	r0,r9
8000a264:	f0 c9 00 20 	sub	r9,r8,32
8000a268:	e0 49 00 58 	cp.w	r9,88
8000a26c:	e0 8b 0a 58 	brhi	8000b71c <_vfprintf_r+0x169c>
8000a270:	4d 9b       	lddpc	r11,8000a3d4 <_vfprintf_r+0x354>
8000a272:	f6 09 03 2f 	ld.w	pc,r11[r9<<0x2]
8000a276:	50 a7       	stdsp	sp[0x28],r7
8000a278:	50 80       	stdsp	sp[0x20],r0
8000a27a:	0c 97       	mov	r7,r6
8000a27c:	04 94       	mov	r4,r2
8000a27e:	06 96       	mov	r6,r3
8000a280:	02 92       	mov	r2,r1
8000a282:	4d 6a       	lddpc	r10,8000a3d8 <_vfprintf_r+0x358>
8000a284:	40 93       	lddsp	r3,sp[0x24]
8000a286:	10 90       	mov	r0,r8
8000a288:	40 41       	lddsp	r1,sp[0x10]
8000a28a:	50 da       	stdsp	sp[0x34],r10
8000a28c:	e0 8f 08 b8 	bral	8000b3fc <_vfprintf_r+0x137c>
8000a290:	30 08       	mov	r8,0
8000a292:	fb 39 06 bb 	ld.ub	r9,sp[1723]
8000a296:	f0 09 18 00 	cp.b	r9,r8
8000a29a:	ce 21       	brne	8000a25e <_vfprintf_r+0x1de>
8000a29c:	32 08       	mov	r8,32
8000a29e:	c6 e8       	rjmp	8000a37a <_vfprintf_r+0x2fa>
8000a2a0:	a1 a5       	sbr	r5,0x0
8000a2a2:	cd eb       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a2a4:	0f 89       	ld.ub	r9,r7[0x0]
8000a2a6:	f2 c8 00 30 	sub	r8,r9,48
8000a2aa:	58 98       	cp.w	r8,9
8000a2ac:	e0 8b 00 1d 	brhi	8000a2e6 <_vfprintf_r+0x266>
8000a2b0:	ee c8 ff ff 	sub	r8,r7,-1
8000a2b4:	30 0b       	mov	r11,0
8000a2b6:	23 09       	sub	r9,48
8000a2b8:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000a2bc:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
8000a2c0:	11 39       	ld.ub	r9,r8++
8000a2c2:	f2 ca 00 30 	sub	r10,r9,48
8000a2c6:	58 9a       	cp.w	r10,9
8000a2c8:	fe 98 ff f7 	brls	8000a2b6 <_vfprintf_r+0x236>
8000a2cc:	e0 49 00 24 	cp.w	r9,36
8000a2d0:	cc 51       	brne	8000a25a <_vfprintf_r+0x1da>
8000a2d2:	e0 4b 00 20 	cp.w	r11,32
8000a2d6:	e0 89 0e 99 	brgt	8000c008 <_vfprintf_r+0x1f88>
8000a2da:	20 1b       	sub	r11,1
8000a2dc:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000a2e0:	12 3b       	cp.w	r11,r9
8000a2e2:	c0 95       	brlt	8000a2f4 <_vfprintf_r+0x274>
8000a2e4:	c1 08       	rjmp	8000a304 <_vfprintf_r+0x284>
8000a2e6:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000a2ea:	ec ca ff ff 	sub	r10,r6,-1
8000a2ee:	12 36       	cp.w	r6,r9
8000a2f0:	c1 f5       	brlt	8000a32e <_vfprintf_r+0x2ae>
8000a2f2:	c2 68       	rjmp	8000a33e <_vfprintf_r+0x2be>
8000a2f4:	fa c9 f9 44 	sub	r9,sp,-1724
8000a2f8:	10 97       	mov	r7,r8
8000a2fa:	f2 0b 00 3b 	add	r11,r9,r11<<0x3
8000a2fe:	f6 f0 fd 88 	ld.w	r0,r11[-632]
8000a302:	c3 58       	rjmp	8000a36c <_vfprintf_r+0x2ec>
8000a304:	10 97       	mov	r7,r8
8000a306:	fa c8 f9 50 	sub	r8,sp,-1712
8000a30a:	1a d8       	st.w	--sp,r8
8000a30c:	fa c8 fa b8 	sub	r8,sp,-1352
8000a310:	1a d8       	st.w	--sp,r8
8000a312:	fa c8 fb b4 	sub	r8,sp,-1100
8000a316:	02 9a       	mov	r10,r1
8000a318:	1a d8       	st.w	--sp,r8
8000a31a:	04 9c       	mov	r12,r2
8000a31c:	fa c8 f9 40 	sub	r8,sp,-1728
8000a320:	fa c9 ff b4 	sub	r9,sp,-76
8000a324:	f0 1f 00 2e 	mcall	8000a3dc <_vfprintf_r+0x35c>
8000a328:	2f dd       	sub	sp,-12
8000a32a:	78 00       	ld.w	r0,r12[0x0]
8000a32c:	c2 08       	rjmp	8000a36c <_vfprintf_r+0x2ec>
8000a32e:	fa ce f9 44 	sub	lr,sp,-1724
8000a332:	14 96       	mov	r6,r10
8000a334:	fc 03 00 38 	add	r8,lr,r3<<0x3
8000a338:	f0 f0 fd 88 	ld.w	r0,r8[-632]
8000a33c:	c1 88       	rjmp	8000a36c <_vfprintf_r+0x2ec>
8000a33e:	41 08       	lddsp	r8,sp[0x40]
8000a340:	59 f9       	cp.w	r9,31
8000a342:	e0 89 00 11 	brgt	8000a364 <_vfprintf_r+0x2e4>
8000a346:	f0 cb ff fc 	sub	r11,r8,-4
8000a34a:	51 0b       	stdsp	sp[0x40],r11
8000a34c:	70 00       	ld.w	r0,r8[0x0]
8000a34e:	fa cc f9 44 	sub	r12,sp,-1724
8000a352:	f8 09 00 38 	add	r8,r12,r9<<0x3
8000a356:	f1 40 fd 88 	st.w	r8[-632],r0
8000a35a:	2f f9       	sub	r9,-1
8000a35c:	14 96       	mov	r6,r10
8000a35e:	fb 49 06 b4 	st.w	sp[1716],r9
8000a362:	c0 58       	rjmp	8000a36c <_vfprintf_r+0x2ec>
8000a364:	70 00       	ld.w	r0,r8[0x0]
8000a366:	14 96       	mov	r6,r10
8000a368:	2f c8       	sub	r8,-4
8000a36a:	51 08       	stdsp	sp[0x40],r8
8000a36c:	58 00       	cp.w	r0,0
8000a36e:	fe 94 ff 78 	brge	8000a25e <_vfprintf_r+0x1de>
8000a372:	5c 30       	neg	r0
8000a374:	a3 a5       	sbr	r5,0x2
8000a376:	c7 4b       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a378:	32 b8       	mov	r8,43
8000a37a:	fb 68 06 bb 	st.b	sp[1723],r8
8000a37e:	c7 0b       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a380:	0f 38       	ld.ub	r8,r7++
8000a382:	e0 48 00 2a 	cp.w	r8,42
8000a386:	c0 30       	breq	8000a38c <_vfprintf_r+0x30c>
8000a388:	30 09       	mov	r9,0
8000a38a:	c8 08       	rjmp	8000a48a <_vfprintf_r+0x40a>
8000a38c:	0f 88       	ld.ub	r8,r7[0x0]
8000a38e:	f0 c9 00 30 	sub	r9,r8,48
8000a392:	58 99       	cp.w	r9,9
8000a394:	e0 8b 00 26 	brhi	8000a3e0 <_vfprintf_r+0x360>
8000a398:	ee c4 ff ff 	sub	r4,r7,-1
8000a39c:	30 0b       	mov	r11,0
8000a39e:	23 08       	sub	r8,48
8000a3a0:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000a3a4:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
8000a3a8:	09 38       	ld.ub	r8,r4++
8000a3aa:	f0 c9 00 30 	sub	r9,r8,48
8000a3ae:	58 99       	cp.w	r9,9
8000a3b0:	fe 98 ff f7 	brls	8000a39e <_vfprintf_r+0x31e>
8000a3b4:	e0 48 00 24 	cp.w	r8,36
8000a3b8:	fe 91 ff 51 	brne	8000a25a <_vfprintf_r+0x1da>
8000a3bc:	e0 4b 00 20 	cp.w	r11,32
8000a3c0:	e0 89 0e 24 	brgt	8000c008 <_vfprintf_r+0x1f88>
8000a3c4:	20 1b       	sub	r11,1
8000a3c6:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000a3ca:	10 3b       	cp.w	r11,r8
8000a3cc:	c1 15       	brlt	8000a3ee <_vfprintf_r+0x36e>
8000a3ce:	c1 88       	rjmp	8000a3fe <_vfprintf_r+0x37e>
8000a3d0:	80 00       	ld.sh	r0,r0[0x0]
8000a3d2:	a0 60       	st.h	r0[0xc],r0
8000a3d4:	80 00       	ld.sh	r0,r0[0x0]
8000a3d6:	f1 bc       	*unknown*
8000a3d8:	80 00       	ld.sh	r0,r0[0x0]
8000a3da:	f3 f8 80 00 	ld.wls	r8,r9[0x0]
8000a3de:	9d 3c       	st.w	lr[0xc],r12
8000a3e0:	fa fa 06 b4 	ld.w	r10,sp[1716]
8000a3e4:	ec c9 ff ff 	sub	r9,r6,-1
8000a3e8:	14 36       	cp.w	r6,r10
8000a3ea:	c1 f5       	brlt	8000a428 <_vfprintf_r+0x3a8>
8000a3ec:	c2 88       	rjmp	8000a43c <_vfprintf_r+0x3bc>
8000a3ee:	fa ca f9 44 	sub	r10,sp,-1724
8000a3f2:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
8000a3f6:	f6 fb fd 88 	ld.w	r11,r11[-632]
8000a3fa:	50 2b       	stdsp	sp[0x8],r11
8000a3fc:	c3 c8       	rjmp	8000a474 <_vfprintf_r+0x3f4>
8000a3fe:	fa c8 f9 50 	sub	r8,sp,-1712
8000a402:	1a d8       	st.w	--sp,r8
8000a404:	fa c8 fa b8 	sub	r8,sp,-1352
8000a408:	1a d8       	st.w	--sp,r8
8000a40a:	fa c8 fb b4 	sub	r8,sp,-1100
8000a40e:	02 9a       	mov	r10,r1
8000a410:	1a d8       	st.w	--sp,r8
8000a412:	04 9c       	mov	r12,r2
8000a414:	fa c8 f9 40 	sub	r8,sp,-1728
8000a418:	fa c9 ff b4 	sub	r9,sp,-76
8000a41c:	f0 1f 01 7f 	mcall	8000aa18 <_vfprintf_r+0x998>
8000a420:	2f dd       	sub	sp,-12
8000a422:	78 0c       	ld.w	r12,r12[0x0]
8000a424:	50 2c       	stdsp	sp[0x8],r12
8000a426:	c2 78       	rjmp	8000a474 <_vfprintf_r+0x3f4>
8000a428:	12 96       	mov	r6,r9
8000a42a:	0e 94       	mov	r4,r7
8000a42c:	fa c9 f9 44 	sub	r9,sp,-1724
8000a430:	f2 03 00 38 	add	r8,r9,r3<<0x3
8000a434:	f0 f8 fd 88 	ld.w	r8,r8[-632]
8000a438:	50 28       	stdsp	sp[0x8],r8
8000a43a:	c1 d8       	rjmp	8000a474 <_vfprintf_r+0x3f4>
8000a43c:	41 08       	lddsp	r8,sp[0x40]
8000a43e:	59 fa       	cp.w	r10,31
8000a440:	e0 89 00 14 	brgt	8000a468 <_vfprintf_r+0x3e8>
8000a444:	f0 cb ff fc 	sub	r11,r8,-4
8000a448:	70 08       	ld.w	r8,r8[0x0]
8000a44a:	51 0b       	stdsp	sp[0x40],r11
8000a44c:	50 28       	stdsp	sp[0x8],r8
8000a44e:	fa c6 f9 44 	sub	r6,sp,-1724
8000a452:	40 2e       	lddsp	lr,sp[0x8]
8000a454:	ec 0a 00 38 	add	r8,r6,r10<<0x3
8000a458:	f1 4e fd 88 	st.w	r8[-632],lr
8000a45c:	2f fa       	sub	r10,-1
8000a45e:	0e 94       	mov	r4,r7
8000a460:	fb 4a 06 b4 	st.w	sp[1716],r10
8000a464:	12 96       	mov	r6,r9
8000a466:	c0 78       	rjmp	8000a474 <_vfprintf_r+0x3f4>
8000a468:	70 0c       	ld.w	r12,r8[0x0]
8000a46a:	0e 94       	mov	r4,r7
8000a46c:	2f c8       	sub	r8,-4
8000a46e:	50 2c       	stdsp	sp[0x8],r12
8000a470:	12 96       	mov	r6,r9
8000a472:	51 08       	stdsp	sp[0x40],r8
8000a474:	40 2b       	lddsp	r11,sp[0x8]
8000a476:	58 0b       	cp.w	r11,0
8000a478:	fe 95 fe ed 	brlt	8000a252 <_vfprintf_r+0x1d2>
8000a47c:	08 97       	mov	r7,r4
8000a47e:	cf 0a       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a480:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000a484:	0f 38       	ld.ub	r8,r7++
8000a486:	f4 09 00 19 	add	r9,r10,r9<<0x1
8000a48a:	f0 ca 00 30 	sub	r10,r8,48
8000a48e:	58 9a       	cp.w	r10,9
8000a490:	fe 98 ff f8 	brls	8000a480 <_vfprintf_r+0x400>
8000a494:	3f fa       	mov	r10,-1
8000a496:	f2 0a 0c 49 	max	r9,r9,r10
8000a49a:	50 29       	stdsp	sp[0x8],r9
8000a49c:	ce 4a       	rjmp	8000a264 <_vfprintf_r+0x1e4>
8000a49e:	a7 b5       	sbr	r5,0x7
8000a4a0:	cd fa       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a4a2:	30 09       	mov	r9,0
8000a4a4:	23 08       	sub	r8,48
8000a4a6:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000a4aa:	f0 09 00 19 	add	r9,r8,r9<<0x1
8000a4ae:	0f 38       	ld.ub	r8,r7++
8000a4b0:	f0 ca 00 30 	sub	r10,r8,48
8000a4b4:	58 9a       	cp.w	r10,9
8000a4b6:	fe 98 ff f7 	brls	8000a4a4 <_vfprintf_r+0x424>
8000a4ba:	e0 48 00 24 	cp.w	r8,36
8000a4be:	fe 91 fe d2 	brne	8000a262 <_vfprintf_r+0x1e2>
8000a4c2:	e0 49 00 20 	cp.w	r9,32
8000a4c6:	e0 89 0d a1 	brgt	8000c008 <_vfprintf_r+0x1f88>
8000a4ca:	f2 c3 00 01 	sub	r3,r9,1
8000a4ce:	30 19       	mov	r9,1
8000a4d0:	50 39       	stdsp	sp[0xc],r9
8000a4d2:	cc 6a       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a4d4:	a3 b5       	sbr	r5,0x3
8000a4d6:	cc 4a       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a4d8:	a7 a5       	sbr	r5,0x6
8000a4da:	cc 2a       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a4dc:	0a 99       	mov	r9,r5
8000a4de:	0e 98       	mov	r8,r7
8000a4e0:	a5 a9       	sbr	r9,0x4
8000a4e2:	a5 b5       	sbr	r5,0x5
8000a4e4:	11 3a       	ld.ub	r10,r8++
8000a4e6:	36 ce       	mov	lr,108
8000a4e8:	fc 0a 18 00 	cp.b	r10,lr
8000a4ec:	c0 31       	brne	8000a4f2 <_vfprintf_r+0x472>
8000a4ee:	10 97       	mov	r7,r8
8000a4f0:	cb 7a       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a4f2:	12 95       	mov	r5,r9
8000a4f4:	cb 5a       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a4f6:	a5 b5       	sbr	r5,0x5
8000a4f8:	cb 3a       	rjmp	8000a25e <_vfprintf_r+0x1de>
8000a4fa:	50 a7       	stdsp	sp[0x28],r7
8000a4fc:	50 80       	stdsp	sp[0x20],r0
8000a4fe:	0c 97       	mov	r7,r6
8000a500:	10 90       	mov	r0,r8
8000a502:	06 96       	mov	r6,r3
8000a504:	04 94       	mov	r4,r2
8000a506:	40 93       	lddsp	r3,sp[0x24]
8000a508:	02 92       	mov	r2,r1
8000a50a:	0e 99       	mov	r9,r7
8000a50c:	40 41       	lddsp	r1,sp[0x10]
8000a50e:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000a512:	40 3c       	lddsp	r12,sp[0xc]
8000a514:	58 0c       	cp.w	r12,0
8000a516:	c1 d0       	breq	8000a550 <_vfprintf_r+0x4d0>
8000a518:	10 36       	cp.w	r6,r8
8000a51a:	c0 64       	brge	8000a526 <_vfprintf_r+0x4a6>
8000a51c:	fa cb f9 44 	sub	r11,sp,-1724
8000a520:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000a524:	c1 d8       	rjmp	8000a55e <_vfprintf_r+0x4de>
8000a526:	fa c8 f9 50 	sub	r8,sp,-1712
8000a52a:	1a d8       	st.w	--sp,r8
8000a52c:	fa c8 fa b8 	sub	r8,sp,-1352
8000a530:	1a d8       	st.w	--sp,r8
8000a532:	fa c8 fb b4 	sub	r8,sp,-1100
8000a536:	1a d8       	st.w	--sp,r8
8000a538:	fa c8 f9 40 	sub	r8,sp,-1728
8000a53c:	fa c9 ff b4 	sub	r9,sp,-76
8000a540:	04 9a       	mov	r10,r2
8000a542:	0c 9b       	mov	r11,r6
8000a544:	08 9c       	mov	r12,r4
8000a546:	f0 1f 01 35 	mcall	8000aa18 <_vfprintf_r+0x998>
8000a54a:	2f dd       	sub	sp,-12
8000a54c:	19 b8       	ld.ub	r8,r12[0x3]
8000a54e:	c2 28       	rjmp	8000a592 <_vfprintf_r+0x512>
8000a550:	2f f7       	sub	r7,-1
8000a552:	10 39       	cp.w	r9,r8
8000a554:	c0 84       	brge	8000a564 <_vfprintf_r+0x4e4>
8000a556:	fa ca f9 44 	sub	r10,sp,-1724
8000a55a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000a55e:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
8000a562:	c1 88       	rjmp	8000a592 <_vfprintf_r+0x512>
8000a564:	41 09       	lddsp	r9,sp[0x40]
8000a566:	59 f8       	cp.w	r8,31
8000a568:	e0 89 00 12 	brgt	8000a58c <_vfprintf_r+0x50c>
8000a56c:	f2 ca ff fc 	sub	r10,r9,-4
8000a570:	51 0a       	stdsp	sp[0x40],r10
8000a572:	72 09       	ld.w	r9,r9[0x0]
8000a574:	fa c6 f9 44 	sub	r6,sp,-1724
8000a578:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000a57c:	2f f8       	sub	r8,-1
8000a57e:	f5 49 fd 88 	st.w	r10[-632],r9
8000a582:	fb 48 06 b4 	st.w	sp[1716],r8
8000a586:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
8000a58a:	c0 48       	rjmp	8000a592 <_vfprintf_r+0x512>
8000a58c:	13 b8       	ld.ub	r8,r9[0x3]
8000a58e:	2f c9       	sub	r9,-4
8000a590:	51 09       	stdsp	sp[0x40],r9
8000a592:	fb 68 06 60 	st.b	sp[1632],r8
8000a596:	30 0e       	mov	lr,0
8000a598:	30 08       	mov	r8,0
8000a59a:	30 12       	mov	r2,1
8000a59c:	fb 68 06 bb 	st.b	sp[1723],r8
8000a5a0:	50 2e       	stdsp	sp[0x8],lr
8000a5a2:	e0 8f 08 cf 	bral	8000b740 <_vfprintf_r+0x16c0>
8000a5a6:	50 a7       	stdsp	sp[0x28],r7
8000a5a8:	50 80       	stdsp	sp[0x20],r0
8000a5aa:	0c 97       	mov	r7,r6
8000a5ac:	04 94       	mov	r4,r2
8000a5ae:	06 96       	mov	r6,r3
8000a5b0:	02 92       	mov	r2,r1
8000a5b2:	40 93       	lddsp	r3,sp[0x24]
8000a5b4:	10 90       	mov	r0,r8
8000a5b6:	40 41       	lddsp	r1,sp[0x10]
8000a5b8:	a5 a5       	sbr	r5,0x4
8000a5ba:	c0 a8       	rjmp	8000a5ce <_vfprintf_r+0x54e>
8000a5bc:	50 a7       	stdsp	sp[0x28],r7
8000a5be:	50 80       	stdsp	sp[0x20],r0
8000a5c0:	0c 97       	mov	r7,r6
8000a5c2:	04 94       	mov	r4,r2
8000a5c4:	06 96       	mov	r6,r3
8000a5c6:	02 92       	mov	r2,r1
8000a5c8:	40 93       	lddsp	r3,sp[0x24]
8000a5ca:	10 90       	mov	r0,r8
8000a5cc:	40 41       	lddsp	r1,sp[0x10]
8000a5ce:	ed b5 00 05 	bld	r5,0x5
8000a5d2:	c5 11       	brne	8000a674 <_vfprintf_r+0x5f4>
8000a5d4:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000a5d8:	40 3c       	lddsp	r12,sp[0xc]
8000a5da:	58 0c       	cp.w	r12,0
8000a5dc:	c1 e0       	breq	8000a618 <_vfprintf_r+0x598>
8000a5de:	10 36       	cp.w	r6,r8
8000a5e0:	c0 64       	brge	8000a5ec <_vfprintf_r+0x56c>
8000a5e2:	fa cb f9 44 	sub	r11,sp,-1724
8000a5e6:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000a5ea:	c2 08       	rjmp	8000a62a <_vfprintf_r+0x5aa>
8000a5ec:	fa c8 f9 50 	sub	r8,sp,-1712
8000a5f0:	1a d8       	st.w	--sp,r8
8000a5f2:	fa c8 fa b8 	sub	r8,sp,-1352
8000a5f6:	0c 9b       	mov	r11,r6
8000a5f8:	1a d8       	st.w	--sp,r8
8000a5fa:	fa c8 fb b4 	sub	r8,sp,-1100
8000a5fe:	1a d8       	st.w	--sp,r8
8000a600:	fa c9 ff b4 	sub	r9,sp,-76
8000a604:	fa c8 f9 40 	sub	r8,sp,-1728
8000a608:	04 9a       	mov	r10,r2
8000a60a:	08 9c       	mov	r12,r4
8000a60c:	f0 1f 01 03 	mcall	8000aa18 <_vfprintf_r+0x998>
8000a610:	2f dd       	sub	sp,-12
8000a612:	78 1b       	ld.w	r11,r12[0x4]
8000a614:	78 09       	ld.w	r9,r12[0x0]
8000a616:	c2 b8       	rjmp	8000a66c <_vfprintf_r+0x5ec>
8000a618:	ee ca ff ff 	sub	r10,r7,-1
8000a61c:	10 37       	cp.w	r7,r8
8000a61e:	c0 b4       	brge	8000a634 <_vfprintf_r+0x5b4>
8000a620:	fa c9 f9 44 	sub	r9,sp,-1724
8000a624:	14 97       	mov	r7,r10
8000a626:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000a62a:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000a62e:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000a632:	c1 d8       	rjmp	8000a66c <_vfprintf_r+0x5ec>
8000a634:	41 09       	lddsp	r9,sp[0x40]
8000a636:	59 f8       	cp.w	r8,31
8000a638:	e0 89 00 14 	brgt	8000a660 <_vfprintf_r+0x5e0>
8000a63c:	f2 cb ff f8 	sub	r11,r9,-8
8000a640:	51 0b       	stdsp	sp[0x40],r11
8000a642:	fa c6 f9 44 	sub	r6,sp,-1724
8000a646:	72 1b       	ld.w	r11,r9[0x4]
8000a648:	ec 08 00 3c 	add	r12,r6,r8<<0x3
8000a64c:	72 09       	ld.w	r9,r9[0x0]
8000a64e:	f9 4b fd 8c 	st.w	r12[-628],r11
8000a652:	f9 49 fd 88 	st.w	r12[-632],r9
8000a656:	2f f8       	sub	r8,-1
8000a658:	14 97       	mov	r7,r10
8000a65a:	fb 48 06 b4 	st.w	sp[1716],r8
8000a65e:	c0 78       	rjmp	8000a66c <_vfprintf_r+0x5ec>
8000a660:	f2 c8 ff f8 	sub	r8,r9,-8
8000a664:	72 1b       	ld.w	r11,r9[0x4]
8000a666:	14 97       	mov	r7,r10
8000a668:	51 08       	stdsp	sp[0x40],r8
8000a66a:	72 09       	ld.w	r9,r9[0x0]
8000a66c:	16 98       	mov	r8,r11
8000a66e:	fa e9 00 00 	st.d	sp[0],r8
8000a672:	ca e8       	rjmp	8000a7ce <_vfprintf_r+0x74e>
8000a674:	ed b5 00 04 	bld	r5,0x4
8000a678:	c1 71       	brne	8000a6a6 <_vfprintf_r+0x626>
8000a67a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000a67e:	40 3e       	lddsp	lr,sp[0xc]
8000a680:	58 0e       	cp.w	lr,0
8000a682:	c0 80       	breq	8000a692 <_vfprintf_r+0x612>
8000a684:	10 36       	cp.w	r6,r8
8000a686:	c6 94       	brge	8000a758 <_vfprintf_r+0x6d8>
8000a688:	fa cc f9 44 	sub	r12,sp,-1724
8000a68c:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000a690:	c8 28       	rjmp	8000a794 <_vfprintf_r+0x714>
8000a692:	ee ca ff ff 	sub	r10,r7,-1
8000a696:	10 37       	cp.w	r7,r8
8000a698:	e0 84 00 81 	brge	8000a79a <_vfprintf_r+0x71a>
8000a69c:	fa cb f9 44 	sub	r11,sp,-1724
8000a6a0:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000a6a4:	c7 78       	rjmp	8000a792 <_vfprintf_r+0x712>
8000a6a6:	ed b5 00 06 	bld	r5,0x6
8000a6aa:	c4 b1       	brne	8000a740 <_vfprintf_r+0x6c0>
8000a6ac:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000a6b0:	40 3c       	lddsp	r12,sp[0xc]
8000a6b2:	58 0c       	cp.w	r12,0
8000a6b4:	c1 d0       	breq	8000a6ee <_vfprintf_r+0x66e>
8000a6b6:	10 36       	cp.w	r6,r8
8000a6b8:	c0 64       	brge	8000a6c4 <_vfprintf_r+0x644>
8000a6ba:	fa cb f9 44 	sub	r11,sp,-1724
8000a6be:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000a6c2:	c1 f8       	rjmp	8000a700 <_vfprintf_r+0x680>
8000a6c4:	fa c8 f9 50 	sub	r8,sp,-1712
8000a6c8:	1a d8       	st.w	--sp,r8
8000a6ca:	fa c8 fa b8 	sub	r8,sp,-1352
8000a6ce:	1a d8       	st.w	--sp,r8
8000a6d0:	fa c8 fb b4 	sub	r8,sp,-1100
8000a6d4:	1a d8       	st.w	--sp,r8
8000a6d6:	fa c8 f9 40 	sub	r8,sp,-1728
8000a6da:	fa c9 ff b4 	sub	r9,sp,-76
8000a6de:	04 9a       	mov	r10,r2
8000a6e0:	0c 9b       	mov	r11,r6
8000a6e2:	08 9c       	mov	r12,r4
8000a6e4:	f0 1f 00 cd 	mcall	8000aa18 <_vfprintf_r+0x998>
8000a6e8:	2f dd       	sub	sp,-12
8000a6ea:	98 18       	ld.sh	r8,r12[0x2]
8000a6ec:	c2 68       	rjmp	8000a738 <_vfprintf_r+0x6b8>
8000a6ee:	ee ca ff ff 	sub	r10,r7,-1
8000a6f2:	10 37       	cp.w	r7,r8
8000a6f4:	c0 94       	brge	8000a706 <_vfprintf_r+0x686>
8000a6f6:	fa c9 f9 44 	sub	r9,sp,-1724
8000a6fa:	14 97       	mov	r7,r10
8000a6fc:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000a700:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000a704:	c1 a8       	rjmp	8000a738 <_vfprintf_r+0x6b8>
8000a706:	41 09       	lddsp	r9,sp[0x40]
8000a708:	59 f8       	cp.w	r8,31
8000a70a:	e0 89 00 13 	brgt	8000a730 <_vfprintf_r+0x6b0>
8000a70e:	f2 cb ff fc 	sub	r11,r9,-4
8000a712:	51 0b       	stdsp	sp[0x40],r11
8000a714:	72 09       	ld.w	r9,r9[0x0]
8000a716:	fa c6 f9 44 	sub	r6,sp,-1724
8000a71a:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000a71e:	2f f8       	sub	r8,-1
8000a720:	f7 49 fd 88 	st.w	r11[-632],r9
8000a724:	fb 48 06 b4 	st.w	sp[1716],r8
8000a728:	14 97       	mov	r7,r10
8000a72a:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000a72e:	c0 58       	rjmp	8000a738 <_vfprintf_r+0x6b8>
8000a730:	92 18       	ld.sh	r8,r9[0x2]
8000a732:	14 97       	mov	r7,r10
8000a734:	2f c9       	sub	r9,-4
8000a736:	51 09       	stdsp	sp[0x40],r9
8000a738:	50 18       	stdsp	sp[0x4],r8
8000a73a:	bf 58       	asr	r8,0x1f
8000a73c:	50 08       	stdsp	sp[0x0],r8
8000a73e:	c4 88       	rjmp	8000a7ce <_vfprintf_r+0x74e>
8000a740:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000a744:	40 3c       	lddsp	r12,sp[0xc]
8000a746:	58 0c       	cp.w	r12,0
8000a748:	c1 d0       	breq	8000a782 <_vfprintf_r+0x702>
8000a74a:	10 36       	cp.w	r6,r8
8000a74c:	c0 64       	brge	8000a758 <_vfprintf_r+0x6d8>
8000a74e:	fa cb f9 44 	sub	r11,sp,-1724
8000a752:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000a756:	c1 f8       	rjmp	8000a794 <_vfprintf_r+0x714>
8000a758:	fa c8 f9 50 	sub	r8,sp,-1712
8000a75c:	1a d8       	st.w	--sp,r8
8000a75e:	fa c8 fa b8 	sub	r8,sp,-1352
8000a762:	0c 9b       	mov	r11,r6
8000a764:	1a d8       	st.w	--sp,r8
8000a766:	fa c8 fb b4 	sub	r8,sp,-1100
8000a76a:	04 9a       	mov	r10,r2
8000a76c:	1a d8       	st.w	--sp,r8
8000a76e:	08 9c       	mov	r12,r4
8000a770:	fa c8 f9 40 	sub	r8,sp,-1728
8000a774:	fa c9 ff b4 	sub	r9,sp,-76
8000a778:	f0 1f 00 a8 	mcall	8000aa18 <_vfprintf_r+0x998>
8000a77c:	2f dd       	sub	sp,-12
8000a77e:	78 0b       	ld.w	r11,r12[0x0]
8000a780:	c2 48       	rjmp	8000a7c8 <_vfprintf_r+0x748>
8000a782:	ee ca ff ff 	sub	r10,r7,-1
8000a786:	10 37       	cp.w	r7,r8
8000a788:	c0 94       	brge	8000a79a <_vfprintf_r+0x71a>
8000a78a:	fa c9 f9 44 	sub	r9,sp,-1724
8000a78e:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000a792:	14 97       	mov	r7,r10
8000a794:	ec fb fd 88 	ld.w	r11,r6[-632]
8000a798:	c1 88       	rjmp	8000a7c8 <_vfprintf_r+0x748>
8000a79a:	41 09       	lddsp	r9,sp[0x40]
8000a79c:	59 f8       	cp.w	r8,31
8000a79e:	e0 89 00 11 	brgt	8000a7c0 <_vfprintf_r+0x740>
8000a7a2:	f2 cb ff fc 	sub	r11,r9,-4
8000a7a6:	51 0b       	stdsp	sp[0x40],r11
8000a7a8:	fa c6 f9 44 	sub	r6,sp,-1724
8000a7ac:	72 0b       	ld.w	r11,r9[0x0]
8000a7ae:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000a7b2:	f3 4b fd 88 	st.w	r9[-632],r11
8000a7b6:	2f f8       	sub	r8,-1
8000a7b8:	14 97       	mov	r7,r10
8000a7ba:	fb 48 06 b4 	st.w	sp[1716],r8
8000a7be:	c0 58       	rjmp	8000a7c8 <_vfprintf_r+0x748>
8000a7c0:	72 0b       	ld.w	r11,r9[0x0]
8000a7c2:	14 97       	mov	r7,r10
8000a7c4:	2f c9       	sub	r9,-4
8000a7c6:	51 09       	stdsp	sp[0x40],r9
8000a7c8:	50 1b       	stdsp	sp[0x4],r11
8000a7ca:	bf 5b       	asr	r11,0x1f
8000a7cc:	50 0b       	stdsp	sp[0x0],r11
8000a7ce:	fa ea 00 00 	ld.d	r10,sp[0]
8000a7d2:	58 0a       	cp.w	r10,0
8000a7d4:	5c 2b       	cpc	r11
8000a7d6:	c0 e4       	brge	8000a7f2 <_vfprintf_r+0x772>
8000a7d8:	30 08       	mov	r8,0
8000a7da:	fa ea 00 00 	ld.d	r10,sp[0]
8000a7de:	30 09       	mov	r9,0
8000a7e0:	f0 0a 01 0a 	sub	r10,r8,r10
8000a7e4:	f2 0b 01 4b 	sbc	r11,r9,r11
8000a7e8:	32 d8       	mov	r8,45
8000a7ea:	fa eb 00 00 	st.d	sp[0],r10
8000a7ee:	fb 68 06 bb 	st.b	sp[1723],r8
8000a7f2:	30 18       	mov	r8,1
8000a7f4:	e0 8f 07 1c 	bral	8000b62c <_vfprintf_r+0x15ac>
8000a7f8:	50 a7       	stdsp	sp[0x28],r7
8000a7fa:	50 80       	stdsp	sp[0x20],r0
8000a7fc:	0c 97       	mov	r7,r6
8000a7fe:	04 94       	mov	r4,r2
8000a800:	06 96       	mov	r6,r3
8000a802:	02 92       	mov	r2,r1
8000a804:	40 93       	lddsp	r3,sp[0x24]
8000a806:	10 90       	mov	r0,r8
8000a808:	40 41       	lddsp	r1,sp[0x10]
8000a80a:	0e 99       	mov	r9,r7
8000a80c:	ed b5 00 03 	bld	r5,0x3
8000a810:	c4 11       	brne	8000a892 <_vfprintf_r+0x812>
8000a812:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000a816:	40 3a       	lddsp	r10,sp[0xc]
8000a818:	58 0a       	cp.w	r10,0
8000a81a:	c1 90       	breq	8000a84c <_vfprintf_r+0x7cc>
8000a81c:	10 36       	cp.w	r6,r8
8000a81e:	c6 45       	brlt	8000a8e6 <_vfprintf_r+0x866>
8000a820:	fa c8 f9 50 	sub	r8,sp,-1712
8000a824:	1a d8       	st.w	--sp,r8
8000a826:	fa c8 fa b8 	sub	r8,sp,-1352
8000a82a:	1a d8       	st.w	--sp,r8
8000a82c:	fa c8 fb b4 	sub	r8,sp,-1100
8000a830:	0c 9b       	mov	r11,r6
8000a832:	1a d8       	st.w	--sp,r8
8000a834:	04 9a       	mov	r10,r2
8000a836:	fa c8 f9 40 	sub	r8,sp,-1728
8000a83a:	fa c9 ff b4 	sub	r9,sp,-76
8000a83e:	08 9c       	mov	r12,r4
8000a840:	f0 1f 00 76 	mcall	8000aa18 <_vfprintf_r+0x998>
8000a844:	2f dd       	sub	sp,-12
8000a846:	78 16       	ld.w	r6,r12[0x4]
8000a848:	50 76       	stdsp	sp[0x1c],r6
8000a84a:	c4 88       	rjmp	8000a8da <_vfprintf_r+0x85a>
8000a84c:	2f f7       	sub	r7,-1
8000a84e:	10 39       	cp.w	r9,r8
8000a850:	c0 c4       	brge	8000a868 <_vfprintf_r+0x7e8>
8000a852:	fa ce f9 44 	sub	lr,sp,-1724
8000a856:	fc 06 00 36 	add	r6,lr,r6<<0x3
8000a85a:	ec fc fd 8c 	ld.w	r12,r6[-628]
8000a85e:	50 7c       	stdsp	sp[0x1c],r12
8000a860:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000a864:	50 56       	stdsp	sp[0x14],r6
8000a866:	c6 68       	rjmp	8000a932 <_vfprintf_r+0x8b2>
8000a868:	41 09       	lddsp	r9,sp[0x40]
8000a86a:	59 f8       	cp.w	r8,31
8000a86c:	e0 89 00 10 	brgt	8000a88c <_vfprintf_r+0x80c>
8000a870:	f2 ca ff f8 	sub	r10,r9,-8
8000a874:	72 1b       	ld.w	r11,r9[0x4]
8000a876:	51 0a       	stdsp	sp[0x40],r10
8000a878:	72 09       	ld.w	r9,r9[0x0]
8000a87a:	fa ca f9 44 	sub	r10,sp,-1724
8000a87e:	50 7b       	stdsp	sp[0x1c],r11
8000a880:	50 59       	stdsp	sp[0x14],r9
8000a882:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000a886:	40 5b       	lddsp	r11,sp[0x14]
8000a888:	40 7a       	lddsp	r10,sp[0x1c]
8000a88a:	c4 78       	rjmp	8000a918 <_vfprintf_r+0x898>
8000a88c:	72 18       	ld.w	r8,r9[0x4]
8000a88e:	50 78       	stdsp	sp[0x1c],r8
8000a890:	c4 c8       	rjmp	8000a928 <_vfprintf_r+0x8a8>
8000a892:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000a896:	40 3e       	lddsp	lr,sp[0xc]
8000a898:	58 0e       	cp.w	lr,0
8000a89a:	c2 30       	breq	8000a8e0 <_vfprintf_r+0x860>
8000a89c:	10 36       	cp.w	r6,r8
8000a89e:	c0 94       	brge	8000a8b0 <_vfprintf_r+0x830>
8000a8a0:	fa cc f9 44 	sub	r12,sp,-1724
8000a8a4:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000a8a8:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000a8ac:	50 7b       	stdsp	sp[0x1c],r11
8000a8ae:	cd 9b       	rjmp	8000a860 <_vfprintf_r+0x7e0>
8000a8b0:	fa c8 f9 50 	sub	r8,sp,-1712
8000a8b4:	1a d8       	st.w	--sp,r8
8000a8b6:	fa c8 fa b8 	sub	r8,sp,-1352
8000a8ba:	04 9a       	mov	r10,r2
8000a8bc:	1a d8       	st.w	--sp,r8
8000a8be:	fa c8 fb b4 	sub	r8,sp,-1100
8000a8c2:	0c 9b       	mov	r11,r6
8000a8c4:	1a d8       	st.w	--sp,r8
8000a8c6:	08 9c       	mov	r12,r4
8000a8c8:	fa c8 f9 40 	sub	r8,sp,-1728
8000a8cc:	fa c9 ff b4 	sub	r9,sp,-76
8000a8d0:	f0 1f 00 52 	mcall	8000aa18 <_vfprintf_r+0x998>
8000a8d4:	2f dd       	sub	sp,-12
8000a8d6:	78 1a       	ld.w	r10,r12[0x4]
8000a8d8:	50 7a       	stdsp	sp[0x1c],r10
8000a8da:	78 0c       	ld.w	r12,r12[0x0]
8000a8dc:	50 5c       	stdsp	sp[0x14],r12
8000a8de:	c2 a8       	rjmp	8000a932 <_vfprintf_r+0x8b2>
8000a8e0:	2f f7       	sub	r7,-1
8000a8e2:	10 39       	cp.w	r9,r8
8000a8e4:	c0 94       	brge	8000a8f6 <_vfprintf_r+0x876>
8000a8e6:	fa c9 f9 44 	sub	r9,sp,-1724
8000a8ea:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000a8ee:	ec f8 fd 8c 	ld.w	r8,r6[-628]
8000a8f2:	50 78       	stdsp	sp[0x1c],r8
8000a8f4:	cb 6b       	rjmp	8000a860 <_vfprintf_r+0x7e0>
8000a8f6:	41 09       	lddsp	r9,sp[0x40]
8000a8f8:	59 f8       	cp.w	r8,31
8000a8fa:	e0 89 00 15 	brgt	8000a924 <_vfprintf_r+0x8a4>
8000a8fe:	f2 ca ff f8 	sub	r10,r9,-8
8000a902:	72 16       	ld.w	r6,r9[0x4]
8000a904:	72 09       	ld.w	r9,r9[0x0]
8000a906:	51 0a       	stdsp	sp[0x40],r10
8000a908:	50 59       	stdsp	sp[0x14],r9
8000a90a:	fa ce f9 44 	sub	lr,sp,-1724
8000a90e:	50 76       	stdsp	sp[0x1c],r6
8000a910:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000a914:	40 5b       	lddsp	r11,sp[0x14]
8000a916:	0c 9a       	mov	r10,r6
8000a918:	f2 eb fd 88 	st.d	r9[-632],r10
8000a91c:	2f f8       	sub	r8,-1
8000a91e:	fb 48 06 b4 	st.w	sp[1716],r8
8000a922:	c0 88       	rjmp	8000a932 <_vfprintf_r+0x8b2>
8000a924:	72 1c       	ld.w	r12,r9[0x4]
8000a926:	50 7c       	stdsp	sp[0x1c],r12
8000a928:	f2 c8 ff f8 	sub	r8,r9,-8
8000a92c:	51 08       	stdsp	sp[0x40],r8
8000a92e:	72 09       	ld.w	r9,r9[0x0]
8000a930:	50 59       	stdsp	sp[0x14],r9
8000a932:	40 5b       	lddsp	r11,sp[0x14]
8000a934:	40 7a       	lddsp	r10,sp[0x1c]
8000a936:	f0 1f 00 3a 	mcall	8000aa1c <_vfprintf_r+0x99c>
8000a93a:	18 96       	mov	r6,r12
8000a93c:	c1 50       	breq	8000a966 <_vfprintf_r+0x8e6>
8000a93e:	30 08       	mov	r8,0
8000a940:	30 09       	mov	r9,0
8000a942:	40 5b       	lddsp	r11,sp[0x14]
8000a944:	40 7a       	lddsp	r10,sp[0x1c]
8000a946:	f0 1f 00 37 	mcall	8000aa20 <_vfprintf_r+0x9a0>
8000a94a:	c0 40       	breq	8000a952 <_vfprintf_r+0x8d2>
8000a94c:	32 d8       	mov	r8,45
8000a94e:	fb 68 06 bb 	st.b	sp[1723],r8
8000a952:	4b 58       	lddpc	r8,8000aa24 <_vfprintf_r+0x9a4>
8000a954:	4b 56       	lddpc	r6,8000aa28 <_vfprintf_r+0x9a8>
8000a956:	a7 d5       	cbr	r5,0x7
8000a958:	e0 40 00 47 	cp.w	r0,71
8000a95c:	f0 06 17 a0 	movle	r6,r8
8000a960:	30 32       	mov	r2,3
8000a962:	e0 8f 06 f2 	bral	8000b746 <_vfprintf_r+0x16c6>
8000a966:	40 5b       	lddsp	r11,sp[0x14]
8000a968:	40 7a       	lddsp	r10,sp[0x1c]
8000a96a:	f0 1f 00 31 	mcall	8000aa2c <_vfprintf_r+0x9ac>
8000a96e:	c0 c0       	breq	8000a986 <_vfprintf_r+0x906>
8000a970:	50 26       	stdsp	sp[0x8],r6
8000a972:	4b 08       	lddpc	r8,8000aa30 <_vfprintf_r+0x9b0>
8000a974:	4b 06       	lddpc	r6,8000aa34 <_vfprintf_r+0x9b4>
8000a976:	a7 d5       	cbr	r5,0x7
8000a978:	e0 40 00 47 	cp.w	r0,71
8000a97c:	f0 06 17 a0 	movle	r6,r8
8000a980:	30 32       	mov	r2,3
8000a982:	e0 8f 06 e8 	bral	8000b752 <_vfprintf_r+0x16d2>
8000a986:	40 2a       	lddsp	r10,sp[0x8]
8000a988:	5b fa       	cp.w	r10,-1
8000a98a:	c0 41       	brne	8000a992 <_vfprintf_r+0x912>
8000a98c:	30 69       	mov	r9,6
8000a98e:	50 29       	stdsp	sp[0x8],r9
8000a990:	c1 18       	rjmp	8000a9b2 <_vfprintf_r+0x932>
8000a992:	e0 40 00 47 	cp.w	r0,71
8000a996:	5f 09       	sreq	r9
8000a998:	e0 40 00 67 	cp.w	r0,103
8000a99c:	5f 08       	sreq	r8
8000a99e:	f3 e8 10 08 	or	r8,r9,r8
8000a9a2:	f8 08 18 00 	cp.b	r8,r12
8000a9a6:	c0 60       	breq	8000a9b2 <_vfprintf_r+0x932>
8000a9a8:	40 28       	lddsp	r8,sp[0x8]
8000a9aa:	58 08       	cp.w	r8,0
8000a9ac:	f9 b8 00 01 	moveq	r8,1
8000a9b0:	50 28       	stdsp	sp[0x8],r8
8000a9b2:	40 78       	lddsp	r8,sp[0x1c]
8000a9b4:	40 59       	lddsp	r9,sp[0x14]
8000a9b6:	fa e9 06 94 	st.d	sp[1684],r8
8000a9ba:	a9 a5       	sbr	r5,0x8
8000a9bc:	fa f8 06 94 	ld.w	r8,sp[1684]
8000a9c0:	58 08       	cp.w	r8,0
8000a9c2:	c0 65       	brlt	8000a9ce <_vfprintf_r+0x94e>
8000a9c4:	40 5e       	lddsp	lr,sp[0x14]
8000a9c6:	30 0c       	mov	r12,0
8000a9c8:	50 6e       	stdsp	sp[0x18],lr
8000a9ca:	50 9c       	stdsp	sp[0x24],r12
8000a9cc:	c0 78       	rjmp	8000a9da <_vfprintf_r+0x95a>
8000a9ce:	40 5b       	lddsp	r11,sp[0x14]
8000a9d0:	32 da       	mov	r10,45
8000a9d2:	ee 1b 80 00 	eorh	r11,0x8000
8000a9d6:	50 9a       	stdsp	sp[0x24],r10
8000a9d8:	50 6b       	stdsp	sp[0x18],r11
8000a9da:	e0 40 00 46 	cp.w	r0,70
8000a9de:	5f 09       	sreq	r9
8000a9e0:	e0 40 00 66 	cp.w	r0,102
8000a9e4:	5f 08       	sreq	r8
8000a9e6:	f3 e8 10 08 	or	r8,r9,r8
8000a9ea:	50 48       	stdsp	sp[0x10],r8
8000a9ec:	c0 40       	breq	8000a9f4 <_vfprintf_r+0x974>
8000a9ee:	40 22       	lddsp	r2,sp[0x8]
8000a9f0:	30 39       	mov	r9,3
8000a9f2:	c2 58       	rjmp	8000aa3c <_vfprintf_r+0x9bc>
8000a9f4:	e0 40 00 45 	cp.w	r0,69
8000a9f8:	5f 09       	sreq	r9
8000a9fa:	e0 40 00 65 	cp.w	r0,101
8000a9fe:	5f 08       	sreq	r8
8000aa00:	40 2b       	lddsp	r11,sp[0x8]
8000aa02:	10 49       	or	r9,r8
8000aa04:	2f fb       	sub	r11,-1
8000aa06:	40 22       	lddsp	r2,sp[0x8]
8000aa08:	30 2a       	mov	r10,2
8000aa0a:	40 46       	lddsp	r6,sp[0x10]
8000aa0c:	ec 09 18 00 	cp.b	r9,r6
8000aa10:	c1 41       	brne	8000aa38 <_vfprintf_r+0x9b8>
8000aa12:	14 99       	mov	r9,r10
8000aa14:	c1 48       	rjmp	8000aa3c <_vfprintf_r+0x9bc>
8000aa16:	00 00       	add	r0,r0
8000aa18:	80 00       	ld.sh	r0,r0[0x0]
8000aa1a:	9d 3c       	st.w	lr[0xc],r12
8000aa1c:	80 00       	ld.sh	r0,r0[0x0]
8000aa1e:	db f0       	acall	0xbf
8000aa20:	80 00       	ld.sh	r0,r0[0x0]
8000aa22:	e0 68 80 00 	mov	r8,32768
8000aa26:	f4 0c       	*unknown*
8000aa28:	80 00       	ld.sh	r0,r0[0x0]
8000aa2a:	f4 10 80 00 	cache	r0[0],0x10
8000aa2e:	dc 1c       	*unknown*
8000aa30:	80 00       	ld.sh	r0,r0[0x0]
8000aa32:	f4 14 80 00 	cache	r4[0],0x10
8000aa36:	f4 18 16 92 	cache	r8[-366],0x2
8000aa3a:	14 99       	mov	r9,r10
8000aa3c:	fa c8 f9 5c 	sub	r8,sp,-1700
8000aa40:	1a d8       	st.w	--sp,r8
8000aa42:	fa c8 f9 54 	sub	r8,sp,-1708
8000aa46:	1a d8       	st.w	--sp,r8
8000aa48:	fa c8 f9 4c 	sub	r8,sp,-1716
8000aa4c:	08 9c       	mov	r12,r4
8000aa4e:	1a d8       	st.w	--sp,r8
8000aa50:	04 98       	mov	r8,r2
8000aa52:	40 9b       	lddsp	r11,sp[0x24]
8000aa54:	40 aa       	lddsp	r10,sp[0x28]
8000aa56:	f0 1f 01 e4 	mcall	8000b1e4 <_vfprintf_r+0x1164>
8000aa5a:	e0 40 00 47 	cp.w	r0,71
8000aa5e:	5f 19       	srne	r9
8000aa60:	e0 40 00 67 	cp.w	r0,103
8000aa64:	5f 18       	srne	r8
8000aa66:	18 96       	mov	r6,r12
8000aa68:	2f dd       	sub	sp,-12
8000aa6a:	f3 e8 00 08 	and	r8,r9,r8
8000aa6e:	c0 41       	brne	8000aa76 <_vfprintf_r+0x9f6>
8000aa70:	ed b5 00 00 	bld	r5,0x0
8000aa74:	c3 11       	brne	8000aad6 <_vfprintf_r+0xa56>
8000aa76:	ec 02 00 0e 	add	lr,r6,r2
8000aa7a:	50 3e       	stdsp	sp[0xc],lr
8000aa7c:	40 4c       	lddsp	r12,sp[0x10]
8000aa7e:	58 0c       	cp.w	r12,0
8000aa80:	c1 60       	breq	8000aaac <_vfprintf_r+0xa2c>
8000aa82:	0d 89       	ld.ub	r9,r6[0x0]
8000aa84:	33 08       	mov	r8,48
8000aa86:	f0 09 18 00 	cp.b	r9,r8
8000aa8a:	c0 c1       	brne	8000aaa2 <_vfprintf_r+0xa22>
8000aa8c:	30 08       	mov	r8,0
8000aa8e:	30 09       	mov	r9,0
8000aa90:	40 6b       	lddsp	r11,sp[0x18]
8000aa92:	40 7a       	lddsp	r10,sp[0x1c]
8000aa94:	f0 1f 01 d5 	mcall	8000b1e8 <_vfprintf_r+0x1168>
8000aa98:	c0 51       	brne	8000aaa2 <_vfprintf_r+0xa22>
8000aa9a:	e4 02 11 01 	rsub	r2,r2,1
8000aa9e:	fb 42 06 ac 	st.w	sp[1708],r2
8000aaa2:	40 3b       	lddsp	r11,sp[0xc]
8000aaa4:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000aaa8:	10 0b       	add	r11,r8
8000aaaa:	50 3b       	stdsp	sp[0xc],r11
8000aaac:	40 6b       	lddsp	r11,sp[0x18]
8000aaae:	30 08       	mov	r8,0
8000aab0:	30 09       	mov	r9,0
8000aab2:	40 7a       	lddsp	r10,sp[0x1c]
8000aab4:	f0 1f 01 cd 	mcall	8000b1e8 <_vfprintf_r+0x1168>
8000aab8:	c0 90       	breq	8000aaca <_vfprintf_r+0xa4a>
8000aaba:	40 3a       	lddsp	r10,sp[0xc]
8000aabc:	fb 4a 06 a4 	st.w	sp[1700],r10
8000aac0:	c0 58       	rjmp	8000aaca <_vfprintf_r+0xa4a>
8000aac2:	10 c9       	st.b	r8++,r9
8000aac4:	fb 48 06 a4 	st.w	sp[1700],r8
8000aac8:	c0 28       	rjmp	8000aacc <_vfprintf_r+0xa4c>
8000aaca:	33 09       	mov	r9,48
8000aacc:	fa f8 06 a4 	ld.w	r8,sp[1700]
8000aad0:	40 3e       	lddsp	lr,sp[0xc]
8000aad2:	1c 38       	cp.w	r8,lr
8000aad4:	cf 73       	brcs	8000aac2 <_vfprintf_r+0xa42>
8000aad6:	e0 40 00 47 	cp.w	r0,71
8000aada:	5f 09       	sreq	r9
8000aadc:	e0 40 00 67 	cp.w	r0,103
8000aae0:	5f 08       	sreq	r8
8000aae2:	f3 e8 10 08 	or	r8,r9,r8
8000aae6:	fa f9 06 a4 	ld.w	r9,sp[1700]
8000aaea:	0c 19       	sub	r9,r6
8000aaec:	50 69       	stdsp	sp[0x18],r9
8000aaee:	58 08       	cp.w	r8,0
8000aaf0:	c0 b0       	breq	8000ab06 <_vfprintf_r+0xa86>
8000aaf2:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000aaf6:	5b d8       	cp.w	r8,-3
8000aaf8:	c0 55       	brlt	8000ab02 <_vfprintf_r+0xa82>
8000aafa:	40 2c       	lddsp	r12,sp[0x8]
8000aafc:	18 38       	cp.w	r8,r12
8000aafe:	e0 8a 00 6a 	brle	8000abd2 <_vfprintf_r+0xb52>
8000ab02:	20 20       	sub	r0,2
8000ab04:	c0 58       	rjmp	8000ab0e <_vfprintf_r+0xa8e>
8000ab06:	e0 40 00 65 	cp.w	r0,101
8000ab0a:	e0 89 00 46 	brgt	8000ab96 <_vfprintf_r+0xb16>
8000ab0e:	fa fb 06 ac 	ld.w	r11,sp[1708]
8000ab12:	fb 60 06 9c 	st.b	sp[1692],r0
8000ab16:	20 1b       	sub	r11,1
8000ab18:	fb 4b 06 ac 	st.w	sp[1708],r11
8000ab1c:	c0 47       	brpl	8000ab24 <_vfprintf_r+0xaa4>
8000ab1e:	5c 3b       	neg	r11
8000ab20:	32 d8       	mov	r8,45
8000ab22:	c0 28       	rjmp	8000ab26 <_vfprintf_r+0xaa6>
8000ab24:	32 b8       	mov	r8,43
8000ab26:	fb 68 06 9d 	st.b	sp[1693],r8
8000ab2a:	58 9b       	cp.w	r11,9
8000ab2c:	e0 8a 00 1d 	brle	8000ab66 <_vfprintf_r+0xae6>
8000ab30:	fa c9 fa 35 	sub	r9,sp,-1483
8000ab34:	30 aa       	mov	r10,10
8000ab36:	12 98       	mov	r8,r9
8000ab38:	0e 9c       	mov	r12,r7
8000ab3a:	0c 92       	mov	r2,r6
8000ab3c:	f6 0a 0c 06 	divs	r6,r11,r10
8000ab40:	0e 9b       	mov	r11,r7
8000ab42:	2d 0b       	sub	r11,-48
8000ab44:	10 fb       	st.b	--r8,r11
8000ab46:	0c 9b       	mov	r11,r6
8000ab48:	58 96       	cp.w	r6,9
8000ab4a:	fe 99 ff f9 	brgt	8000ab3c <_vfprintf_r+0xabc>
8000ab4e:	2d 0b       	sub	r11,-48
8000ab50:	18 97       	mov	r7,r12
8000ab52:	04 96       	mov	r6,r2
8000ab54:	10 fb       	st.b	--r8,r11
8000ab56:	fa ca f9 62 	sub	r10,sp,-1694
8000ab5a:	c0 38       	rjmp	8000ab60 <_vfprintf_r+0xae0>
8000ab5c:	11 3b       	ld.ub	r11,r8++
8000ab5e:	14 cb       	st.b	r10++,r11
8000ab60:	12 38       	cp.w	r8,r9
8000ab62:	cf d3       	brcs	8000ab5c <_vfprintf_r+0xadc>
8000ab64:	c0 98       	rjmp	8000ab76 <_vfprintf_r+0xaf6>
8000ab66:	2d 0b       	sub	r11,-48
8000ab68:	33 08       	mov	r8,48
8000ab6a:	fb 6b 06 9f 	st.b	sp[1695],r11
8000ab6e:	fb 68 06 9e 	st.b	sp[1694],r8
8000ab72:	fa ca f9 60 	sub	r10,sp,-1696
8000ab76:	fa c8 f9 64 	sub	r8,sp,-1692
8000ab7a:	f4 08 01 08 	sub	r8,r10,r8
8000ab7e:	50 e8       	stdsp	sp[0x38],r8
8000ab80:	10 92       	mov	r2,r8
8000ab82:	40 6b       	lddsp	r11,sp[0x18]
8000ab84:	16 02       	add	r2,r11
8000ab86:	58 1b       	cp.w	r11,1
8000ab88:	e0 89 00 05 	brgt	8000ab92 <_vfprintf_r+0xb12>
8000ab8c:	ed b5 00 00 	bld	r5,0x0
8000ab90:	c3 c1       	brne	8000ac08 <_vfprintf_r+0xb88>
8000ab92:	2f f2       	sub	r2,-1
8000ab94:	c3 a8       	rjmp	8000ac08 <_vfprintf_r+0xb88>
8000ab96:	e0 40 00 66 	cp.w	r0,102
8000ab9a:	c1 c1       	brne	8000abd2 <_vfprintf_r+0xb52>
8000ab9c:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000aba0:	58 02       	cp.w	r2,0
8000aba2:	e0 8a 00 0c 	brle	8000abba <_vfprintf_r+0xb3a>
8000aba6:	40 2a       	lddsp	r10,sp[0x8]
8000aba8:	58 0a       	cp.w	r10,0
8000abaa:	c0 41       	brne	8000abb2 <_vfprintf_r+0xb32>
8000abac:	ed b5 00 00 	bld	r5,0x0
8000abb0:	c2 c1       	brne	8000ac08 <_vfprintf_r+0xb88>
8000abb2:	2f f2       	sub	r2,-1
8000abb4:	40 29       	lddsp	r9,sp[0x8]
8000abb6:	12 02       	add	r2,r9
8000abb8:	c0 b8       	rjmp	8000abce <_vfprintf_r+0xb4e>
8000abba:	40 28       	lddsp	r8,sp[0x8]
8000abbc:	58 08       	cp.w	r8,0
8000abbe:	c0 61       	brne	8000abca <_vfprintf_r+0xb4a>
8000abc0:	ed b5 00 00 	bld	r5,0x0
8000abc4:	c0 30       	breq	8000abca <_vfprintf_r+0xb4a>
8000abc6:	30 12       	mov	r2,1
8000abc8:	c2 08       	rjmp	8000ac08 <_vfprintf_r+0xb88>
8000abca:	40 22       	lddsp	r2,sp[0x8]
8000abcc:	2f e2       	sub	r2,-2
8000abce:	36 60       	mov	r0,102
8000abd0:	c1 c8       	rjmp	8000ac08 <_vfprintf_r+0xb88>
8000abd2:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000abd6:	40 6e       	lddsp	lr,sp[0x18]
8000abd8:	1c 32       	cp.w	r2,lr
8000abda:	c0 d5       	brlt	8000abf4 <_vfprintf_r+0xb74>
8000abdc:	e1 d5 c0 01 	bfextu	r0,r5,0x0,0x1
8000abe0:	e4 c8 ff ff 	sub	r8,r2,-1
8000abe4:	58 00       	cp.w	r0,0
8000abe6:	f0 02 17 10 	movne	r2,r8
8000abea:	f9 b0 01 67 	movne	r0,103
8000abee:	f9 b0 00 67 	moveq	r0,103
8000abf2:	c0 b8       	rjmp	8000ac08 <_vfprintf_r+0xb88>
8000abf4:	e4 08 11 02 	rsub	r8,r2,2
8000abf8:	40 6c       	lddsp	r12,sp[0x18]
8000abfa:	58 02       	cp.w	r2,0
8000abfc:	f0 02 17 a0 	movle	r2,r8
8000ac00:	f9 b2 09 01 	movgt	r2,1
8000ac04:	36 70       	mov	r0,103
8000ac06:	18 02       	add	r2,r12
8000ac08:	40 9b       	lddsp	r11,sp[0x24]
8000ac0a:	58 0b       	cp.w	r11,0
8000ac0c:	e0 80 05 9d 	breq	8000b746 <_vfprintf_r+0x16c6>
8000ac10:	32 d8       	mov	r8,45
8000ac12:	fb 68 06 bb 	st.b	sp[1723],r8
8000ac16:	e0 8f 05 9c 	bral	8000b74e <_vfprintf_r+0x16ce>
8000ac1a:	50 a7       	stdsp	sp[0x28],r7
8000ac1c:	04 94       	mov	r4,r2
8000ac1e:	0c 97       	mov	r7,r6
8000ac20:	02 92       	mov	r2,r1
8000ac22:	06 96       	mov	r6,r3
8000ac24:	40 41       	lddsp	r1,sp[0x10]
8000ac26:	40 93       	lddsp	r3,sp[0x24]
8000ac28:	0e 99       	mov	r9,r7
8000ac2a:	ed b5 00 05 	bld	r5,0x5
8000ac2e:	c4 81       	brne	8000acbe <_vfprintf_r+0xc3e>
8000ac30:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000ac34:	40 3e       	lddsp	lr,sp[0xc]
8000ac36:	58 0e       	cp.w	lr,0
8000ac38:	c1 d0       	breq	8000ac72 <_vfprintf_r+0xbf2>
8000ac3a:	10 36       	cp.w	r6,r8
8000ac3c:	c0 64       	brge	8000ac48 <_vfprintf_r+0xbc8>
8000ac3e:	fa cc f9 44 	sub	r12,sp,-1724
8000ac42:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000ac46:	c1 d8       	rjmp	8000ac80 <_vfprintf_r+0xc00>
8000ac48:	fa c8 f9 50 	sub	r8,sp,-1712
8000ac4c:	1a d8       	st.w	--sp,r8
8000ac4e:	fa c8 fa b8 	sub	r8,sp,-1352
8000ac52:	04 9a       	mov	r10,r2
8000ac54:	1a d8       	st.w	--sp,r8
8000ac56:	fa c8 fb b4 	sub	r8,sp,-1100
8000ac5a:	0c 9b       	mov	r11,r6
8000ac5c:	1a d8       	st.w	--sp,r8
8000ac5e:	08 9c       	mov	r12,r4
8000ac60:	fa c8 f9 40 	sub	r8,sp,-1728
8000ac64:	fa c9 ff b4 	sub	r9,sp,-76
8000ac68:	f0 1f 01 61 	mcall	8000b1ec <_vfprintf_r+0x116c>
8000ac6c:	2f dd       	sub	sp,-12
8000ac6e:	78 0a       	ld.w	r10,r12[0x0]
8000ac70:	c2 08       	rjmp	8000acb0 <_vfprintf_r+0xc30>
8000ac72:	2f f7       	sub	r7,-1
8000ac74:	10 39       	cp.w	r9,r8
8000ac76:	c0 84       	brge	8000ac86 <_vfprintf_r+0xc06>
8000ac78:	fa cb f9 44 	sub	r11,sp,-1724
8000ac7c:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000ac80:	ec fa fd 88 	ld.w	r10,r6[-632]
8000ac84:	c1 68       	rjmp	8000acb0 <_vfprintf_r+0xc30>
8000ac86:	41 09       	lddsp	r9,sp[0x40]
8000ac88:	59 f8       	cp.w	r8,31
8000ac8a:	e0 89 00 10 	brgt	8000acaa <_vfprintf_r+0xc2a>
8000ac8e:	f2 ca ff fc 	sub	r10,r9,-4
8000ac92:	51 0a       	stdsp	sp[0x40],r10
8000ac94:	fa c6 f9 44 	sub	r6,sp,-1724
8000ac98:	72 0a       	ld.w	r10,r9[0x0]
8000ac9a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000ac9e:	f3 4a fd 88 	st.w	r9[-632],r10
8000aca2:	2f f8       	sub	r8,-1
8000aca4:	fb 48 06 b4 	st.w	sp[1716],r8
8000aca8:	c0 48       	rjmp	8000acb0 <_vfprintf_r+0xc30>
8000acaa:	72 0a       	ld.w	r10,r9[0x0]
8000acac:	2f c9       	sub	r9,-4
8000acae:	51 09       	stdsp	sp[0x40],r9
8000acb0:	40 be       	lddsp	lr,sp[0x2c]
8000acb2:	1c 98       	mov	r8,lr
8000acb4:	95 1e       	st.w	r10[0x4],lr
8000acb6:	bf 58       	asr	r8,0x1f
8000acb8:	95 08       	st.w	r10[0x0],r8
8000acba:	fe 9f fa 6e 	bral	8000a196 <_vfprintf_r+0x116>
8000acbe:	ed b5 00 04 	bld	r5,0x4
8000acc2:	c4 80       	breq	8000ad52 <_vfprintf_r+0xcd2>
8000acc4:	e2 15 00 40 	andl	r5,0x40,COH
8000acc8:	c4 50       	breq	8000ad52 <_vfprintf_r+0xcd2>
8000acca:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000acce:	40 3c       	lddsp	r12,sp[0xc]
8000acd0:	58 0c       	cp.w	r12,0
8000acd2:	c1 d0       	breq	8000ad0c <_vfprintf_r+0xc8c>
8000acd4:	10 36       	cp.w	r6,r8
8000acd6:	c0 64       	brge	8000ace2 <_vfprintf_r+0xc62>
8000acd8:	fa cb f9 44 	sub	r11,sp,-1724
8000acdc:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000ace0:	c1 d8       	rjmp	8000ad1a <_vfprintf_r+0xc9a>
8000ace2:	fa c8 f9 50 	sub	r8,sp,-1712
8000ace6:	1a d8       	st.w	--sp,r8
8000ace8:	fa c8 fa b8 	sub	r8,sp,-1352
8000acec:	04 9a       	mov	r10,r2
8000acee:	1a d8       	st.w	--sp,r8
8000acf0:	fa c8 fb b4 	sub	r8,sp,-1100
8000acf4:	0c 9b       	mov	r11,r6
8000acf6:	1a d8       	st.w	--sp,r8
8000acf8:	08 9c       	mov	r12,r4
8000acfa:	fa c8 f9 40 	sub	r8,sp,-1728
8000acfe:	fa c9 ff b4 	sub	r9,sp,-76
8000ad02:	f0 1f 01 3b 	mcall	8000b1ec <_vfprintf_r+0x116c>
8000ad06:	2f dd       	sub	sp,-12
8000ad08:	78 0a       	ld.w	r10,r12[0x0]
8000ad0a:	c2 08       	rjmp	8000ad4a <_vfprintf_r+0xcca>
8000ad0c:	2f f7       	sub	r7,-1
8000ad0e:	10 39       	cp.w	r9,r8
8000ad10:	c0 84       	brge	8000ad20 <_vfprintf_r+0xca0>
8000ad12:	fa ca f9 44 	sub	r10,sp,-1724
8000ad16:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000ad1a:	ec fa fd 88 	ld.w	r10,r6[-632]
8000ad1e:	c1 68       	rjmp	8000ad4a <_vfprintf_r+0xcca>
8000ad20:	41 09       	lddsp	r9,sp[0x40]
8000ad22:	59 f8       	cp.w	r8,31
8000ad24:	e0 89 00 10 	brgt	8000ad44 <_vfprintf_r+0xcc4>
8000ad28:	f2 ca ff fc 	sub	r10,r9,-4
8000ad2c:	51 0a       	stdsp	sp[0x40],r10
8000ad2e:	fa c6 f9 44 	sub	r6,sp,-1724
8000ad32:	72 0a       	ld.w	r10,r9[0x0]
8000ad34:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000ad38:	f3 4a fd 88 	st.w	r9[-632],r10
8000ad3c:	2f f8       	sub	r8,-1
8000ad3e:	fb 48 06 b4 	st.w	sp[1716],r8
8000ad42:	c0 48       	rjmp	8000ad4a <_vfprintf_r+0xcca>
8000ad44:	72 0a       	ld.w	r10,r9[0x0]
8000ad46:	2f c9       	sub	r9,-4
8000ad48:	51 09       	stdsp	sp[0x40],r9
8000ad4a:	40 be       	lddsp	lr,sp[0x2c]
8000ad4c:	b4 0e       	st.h	r10[0x0],lr
8000ad4e:	fe 9f fa 24 	bral	8000a196 <_vfprintf_r+0x116>
8000ad52:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000ad56:	40 3c       	lddsp	r12,sp[0xc]
8000ad58:	58 0c       	cp.w	r12,0
8000ad5a:	c1 d0       	breq	8000ad94 <_vfprintf_r+0xd14>
8000ad5c:	10 36       	cp.w	r6,r8
8000ad5e:	c0 64       	brge	8000ad6a <_vfprintf_r+0xcea>
8000ad60:	fa cb f9 44 	sub	r11,sp,-1724
8000ad64:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000ad68:	c1 d8       	rjmp	8000ada2 <_vfprintf_r+0xd22>
8000ad6a:	fa c8 f9 50 	sub	r8,sp,-1712
8000ad6e:	1a d8       	st.w	--sp,r8
8000ad70:	fa c8 fa b8 	sub	r8,sp,-1352
8000ad74:	04 9a       	mov	r10,r2
8000ad76:	1a d8       	st.w	--sp,r8
8000ad78:	fa c8 fb b4 	sub	r8,sp,-1100
8000ad7c:	0c 9b       	mov	r11,r6
8000ad7e:	1a d8       	st.w	--sp,r8
8000ad80:	08 9c       	mov	r12,r4
8000ad82:	fa c8 f9 40 	sub	r8,sp,-1728
8000ad86:	fa c9 ff b4 	sub	r9,sp,-76
8000ad8a:	f0 1f 01 19 	mcall	8000b1ec <_vfprintf_r+0x116c>
8000ad8e:	2f dd       	sub	sp,-12
8000ad90:	78 0a       	ld.w	r10,r12[0x0]
8000ad92:	c2 08       	rjmp	8000add2 <_vfprintf_r+0xd52>
8000ad94:	2f f7       	sub	r7,-1
8000ad96:	10 39       	cp.w	r9,r8
8000ad98:	c0 84       	brge	8000ada8 <_vfprintf_r+0xd28>
8000ad9a:	fa ca f9 44 	sub	r10,sp,-1724
8000ad9e:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000ada2:	ec fa fd 88 	ld.w	r10,r6[-632]
8000ada6:	c1 68       	rjmp	8000add2 <_vfprintf_r+0xd52>
8000ada8:	41 09       	lddsp	r9,sp[0x40]
8000adaa:	59 f8       	cp.w	r8,31
8000adac:	e0 89 00 10 	brgt	8000adcc <_vfprintf_r+0xd4c>
8000adb0:	f2 ca ff fc 	sub	r10,r9,-4
8000adb4:	51 0a       	stdsp	sp[0x40],r10
8000adb6:	fa c6 f9 44 	sub	r6,sp,-1724
8000adba:	72 0a       	ld.w	r10,r9[0x0]
8000adbc:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000adc0:	f3 4a fd 88 	st.w	r9[-632],r10
8000adc4:	2f f8       	sub	r8,-1
8000adc6:	fb 48 06 b4 	st.w	sp[1716],r8
8000adca:	c0 48       	rjmp	8000add2 <_vfprintf_r+0xd52>
8000adcc:	72 0a       	ld.w	r10,r9[0x0]
8000adce:	2f c9       	sub	r9,-4
8000add0:	51 09       	stdsp	sp[0x40],r9
8000add2:	40 be       	lddsp	lr,sp[0x2c]
8000add4:	95 0e       	st.w	r10[0x0],lr
8000add6:	fe 9f f9 e0 	bral	8000a196 <_vfprintf_r+0x116>
8000adda:	50 a7       	stdsp	sp[0x28],r7
8000addc:	50 80       	stdsp	sp[0x20],r0
8000adde:	0c 97       	mov	r7,r6
8000ade0:	04 94       	mov	r4,r2
8000ade2:	06 96       	mov	r6,r3
8000ade4:	02 92       	mov	r2,r1
8000ade6:	40 93       	lddsp	r3,sp[0x24]
8000ade8:	10 90       	mov	r0,r8
8000adea:	40 41       	lddsp	r1,sp[0x10]
8000adec:	a5 a5       	sbr	r5,0x4
8000adee:	c0 a8       	rjmp	8000ae02 <_vfprintf_r+0xd82>
8000adf0:	50 a7       	stdsp	sp[0x28],r7
8000adf2:	50 80       	stdsp	sp[0x20],r0
8000adf4:	0c 97       	mov	r7,r6
8000adf6:	04 94       	mov	r4,r2
8000adf8:	06 96       	mov	r6,r3
8000adfa:	02 92       	mov	r2,r1
8000adfc:	40 93       	lddsp	r3,sp[0x24]
8000adfe:	10 90       	mov	r0,r8
8000ae00:	40 41       	lddsp	r1,sp[0x10]
8000ae02:	ed b5 00 05 	bld	r5,0x5
8000ae06:	c5 d1       	brne	8000aec0 <_vfprintf_r+0xe40>
8000ae08:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000ae0c:	40 3c       	lddsp	r12,sp[0xc]
8000ae0e:	58 0c       	cp.w	r12,0
8000ae10:	c2 60       	breq	8000ae5c <_vfprintf_r+0xddc>
8000ae12:	10 36       	cp.w	r6,r8
8000ae14:	c0 a4       	brge	8000ae28 <_vfprintf_r+0xda8>
8000ae16:	fa cb f9 44 	sub	r11,sp,-1724
8000ae1a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000ae1e:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000ae22:	fa e9 00 00 	st.d	sp[0],r8
8000ae26:	c1 88       	rjmp	8000ae56 <_vfprintf_r+0xdd6>
8000ae28:	fa c8 f9 50 	sub	r8,sp,-1712
8000ae2c:	1a d8       	st.w	--sp,r8
8000ae2e:	fa c8 fa b8 	sub	r8,sp,-1352
8000ae32:	04 9a       	mov	r10,r2
8000ae34:	1a d8       	st.w	--sp,r8
8000ae36:	0c 9b       	mov	r11,r6
8000ae38:	fa c8 fb b4 	sub	r8,sp,-1100
8000ae3c:	08 9c       	mov	r12,r4
8000ae3e:	1a d8       	st.w	--sp,r8
8000ae40:	fa c8 f9 40 	sub	r8,sp,-1728
8000ae44:	fa c9 ff b4 	sub	r9,sp,-76
8000ae48:	f0 1f 00 e9 	mcall	8000b1ec <_vfprintf_r+0x116c>
8000ae4c:	2f dd       	sub	sp,-12
8000ae4e:	f8 ea 00 00 	ld.d	r10,r12[0]
8000ae52:	fa eb 00 00 	st.d	sp[0],r10
8000ae56:	30 08       	mov	r8,0
8000ae58:	e0 8f 03 e7 	bral	8000b626 <_vfprintf_r+0x15a6>
8000ae5c:	ee ca ff ff 	sub	r10,r7,-1
8000ae60:	10 37       	cp.w	r7,r8
8000ae62:	c0 b4       	brge	8000ae78 <_vfprintf_r+0xdf8>
8000ae64:	fa c9 f9 44 	sub	r9,sp,-1724
8000ae68:	14 97       	mov	r7,r10
8000ae6a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000ae6e:	ec ea fd 88 	ld.d	r10,r6[-632]
8000ae72:	fa eb 00 00 	st.d	sp[0],r10
8000ae76:	c1 88       	rjmp	8000aea6 <_vfprintf_r+0xe26>
8000ae78:	41 09       	lddsp	r9,sp[0x40]
8000ae7a:	59 f8       	cp.w	r8,31
8000ae7c:	e0 89 00 18 	brgt	8000aeac <_vfprintf_r+0xe2c>
8000ae80:	f2 e6 00 00 	ld.d	r6,r9[0]
8000ae84:	f2 cb ff f8 	sub	r11,r9,-8
8000ae88:	fa e7 00 00 	st.d	sp[0],r6
8000ae8c:	51 0b       	stdsp	sp[0x40],r11
8000ae8e:	fa c6 f9 44 	sub	r6,sp,-1724
8000ae92:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000ae96:	fa e6 00 00 	ld.d	r6,sp[0]
8000ae9a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000ae9e:	2f f8       	sub	r8,-1
8000aea0:	14 97       	mov	r7,r10
8000aea2:	fb 48 06 b4 	st.w	sp[1716],r8
8000aea6:	40 38       	lddsp	r8,sp[0xc]
8000aea8:	e0 8f 03 bf 	bral	8000b626 <_vfprintf_r+0x15a6>
8000aeac:	f2 e6 00 00 	ld.d	r6,r9[0]
8000aeb0:	40 38       	lddsp	r8,sp[0xc]
8000aeb2:	fa e7 00 00 	st.d	sp[0],r6
8000aeb6:	2f 89       	sub	r9,-8
8000aeb8:	14 97       	mov	r7,r10
8000aeba:	51 09       	stdsp	sp[0x40],r9
8000aebc:	e0 8f 03 b5 	bral	8000b626 <_vfprintf_r+0x15a6>
8000aec0:	ed b5 00 04 	bld	r5,0x4
8000aec4:	c1 61       	brne	8000aef0 <_vfprintf_r+0xe70>
8000aec6:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000aeca:	40 3e       	lddsp	lr,sp[0xc]
8000aecc:	58 0e       	cp.w	lr,0
8000aece:	c0 80       	breq	8000aede <_vfprintf_r+0xe5e>
8000aed0:	10 36       	cp.w	r6,r8
8000aed2:	c6 74       	brge	8000afa0 <_vfprintf_r+0xf20>
8000aed4:	fa cc f9 44 	sub	r12,sp,-1724
8000aed8:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000aedc:	c8 08       	rjmp	8000afdc <_vfprintf_r+0xf5c>
8000aede:	ee ca ff ff 	sub	r10,r7,-1
8000aee2:	10 37       	cp.w	r7,r8
8000aee4:	c7 f4       	brge	8000afe2 <_vfprintf_r+0xf62>
8000aee6:	fa cb f9 44 	sub	r11,sp,-1724
8000aeea:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000aeee:	c7 68       	rjmp	8000afda <_vfprintf_r+0xf5a>
8000aef0:	ed b5 00 06 	bld	r5,0x6
8000aef4:	c4 a1       	brne	8000af88 <_vfprintf_r+0xf08>
8000aef6:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000aefa:	40 3c       	lddsp	r12,sp[0xc]
8000aefc:	58 0c       	cp.w	r12,0
8000aefe:	c1 d0       	breq	8000af38 <_vfprintf_r+0xeb8>
8000af00:	10 36       	cp.w	r6,r8
8000af02:	c0 64       	brge	8000af0e <_vfprintf_r+0xe8e>
8000af04:	fa cb f9 44 	sub	r11,sp,-1724
8000af08:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000af0c:	c1 f8       	rjmp	8000af4a <_vfprintf_r+0xeca>
8000af0e:	fa c8 f9 50 	sub	r8,sp,-1712
8000af12:	1a d8       	st.w	--sp,r8
8000af14:	fa c8 fa b8 	sub	r8,sp,-1352
8000af18:	1a d8       	st.w	--sp,r8
8000af1a:	fa c8 fb b4 	sub	r8,sp,-1100
8000af1e:	1a d8       	st.w	--sp,r8
8000af20:	fa c8 f9 40 	sub	r8,sp,-1728
8000af24:	fa c9 ff b4 	sub	r9,sp,-76
8000af28:	04 9a       	mov	r10,r2
8000af2a:	0c 9b       	mov	r11,r6
8000af2c:	08 9c       	mov	r12,r4
8000af2e:	f0 1f 00 b0 	mcall	8000b1ec <_vfprintf_r+0x116c>
8000af32:	2f dd       	sub	sp,-12
8000af34:	98 18       	ld.sh	r8,r12[0x2]
8000af36:	c2 68       	rjmp	8000af82 <_vfprintf_r+0xf02>
8000af38:	ee ca ff ff 	sub	r10,r7,-1
8000af3c:	10 37       	cp.w	r7,r8
8000af3e:	c0 94       	brge	8000af50 <_vfprintf_r+0xed0>
8000af40:	fa c9 f9 44 	sub	r9,sp,-1724
8000af44:	14 97       	mov	r7,r10
8000af46:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000af4a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000af4e:	c1 a8       	rjmp	8000af82 <_vfprintf_r+0xf02>
8000af50:	41 09       	lddsp	r9,sp[0x40]
8000af52:	59 f8       	cp.w	r8,31
8000af54:	e0 89 00 13 	brgt	8000af7a <_vfprintf_r+0xefa>
8000af58:	f2 cb ff fc 	sub	r11,r9,-4
8000af5c:	51 0b       	stdsp	sp[0x40],r11
8000af5e:	72 09       	ld.w	r9,r9[0x0]
8000af60:	fa c6 f9 44 	sub	r6,sp,-1724
8000af64:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000af68:	2f f8       	sub	r8,-1
8000af6a:	f7 49 fd 88 	st.w	r11[-632],r9
8000af6e:	fb 48 06 b4 	st.w	sp[1716],r8
8000af72:	14 97       	mov	r7,r10
8000af74:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000af78:	c0 58       	rjmp	8000af82 <_vfprintf_r+0xf02>
8000af7a:	92 18       	ld.sh	r8,r9[0x2]
8000af7c:	14 97       	mov	r7,r10
8000af7e:	2f c9       	sub	r9,-4
8000af80:	51 09       	stdsp	sp[0x40],r9
8000af82:	5c 78       	castu.h	r8
8000af84:	50 18       	stdsp	sp[0x4],r8
8000af86:	c4 68       	rjmp	8000b012 <_vfprintf_r+0xf92>
8000af88:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000af8c:	40 3c       	lddsp	r12,sp[0xc]
8000af8e:	58 0c       	cp.w	r12,0
8000af90:	c1 d0       	breq	8000afca <_vfprintf_r+0xf4a>
8000af92:	10 36       	cp.w	r6,r8
8000af94:	c0 64       	brge	8000afa0 <_vfprintf_r+0xf20>
8000af96:	fa cb f9 44 	sub	r11,sp,-1724
8000af9a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000af9e:	c1 f8       	rjmp	8000afdc <_vfprintf_r+0xf5c>
8000afa0:	fa c8 f9 50 	sub	r8,sp,-1712
8000afa4:	1a d8       	st.w	--sp,r8
8000afa6:	fa c8 fa b8 	sub	r8,sp,-1352
8000afaa:	0c 9b       	mov	r11,r6
8000afac:	1a d8       	st.w	--sp,r8
8000afae:	fa c8 fb b4 	sub	r8,sp,-1100
8000afb2:	04 9a       	mov	r10,r2
8000afb4:	1a d8       	st.w	--sp,r8
8000afb6:	08 9c       	mov	r12,r4
8000afb8:	fa c8 f9 40 	sub	r8,sp,-1728
8000afbc:	fa c9 ff b4 	sub	r9,sp,-76
8000afc0:	f0 1f 00 8b 	mcall	8000b1ec <_vfprintf_r+0x116c>
8000afc4:	2f dd       	sub	sp,-12
8000afc6:	78 0b       	ld.w	r11,r12[0x0]
8000afc8:	c2 48       	rjmp	8000b010 <_vfprintf_r+0xf90>
8000afca:	ee ca ff ff 	sub	r10,r7,-1
8000afce:	10 37       	cp.w	r7,r8
8000afd0:	c0 94       	brge	8000afe2 <_vfprintf_r+0xf62>
8000afd2:	fa c9 f9 44 	sub	r9,sp,-1724
8000afd6:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000afda:	14 97       	mov	r7,r10
8000afdc:	ec fb fd 88 	ld.w	r11,r6[-632]
8000afe0:	c1 88       	rjmp	8000b010 <_vfprintf_r+0xf90>
8000afe2:	41 09       	lddsp	r9,sp[0x40]
8000afe4:	59 f8       	cp.w	r8,31
8000afe6:	e0 89 00 11 	brgt	8000b008 <_vfprintf_r+0xf88>
8000afea:	f2 cb ff fc 	sub	r11,r9,-4
8000afee:	51 0b       	stdsp	sp[0x40],r11
8000aff0:	fa c6 f9 44 	sub	r6,sp,-1724
8000aff4:	72 0b       	ld.w	r11,r9[0x0]
8000aff6:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000affa:	f3 4b fd 88 	st.w	r9[-632],r11
8000affe:	2f f8       	sub	r8,-1
8000b000:	14 97       	mov	r7,r10
8000b002:	fb 48 06 b4 	st.w	sp[1716],r8
8000b006:	c0 58       	rjmp	8000b010 <_vfprintf_r+0xf90>
8000b008:	72 0b       	ld.w	r11,r9[0x0]
8000b00a:	14 97       	mov	r7,r10
8000b00c:	2f c9       	sub	r9,-4
8000b00e:	51 09       	stdsp	sp[0x40],r9
8000b010:	50 1b       	stdsp	sp[0x4],r11
8000b012:	30 0e       	mov	lr,0
8000b014:	50 0e       	stdsp	sp[0x0],lr
8000b016:	1c 98       	mov	r8,lr
8000b018:	e0 8f 03 07 	bral	8000b626 <_vfprintf_r+0x15a6>
8000b01c:	50 a7       	stdsp	sp[0x28],r7
8000b01e:	50 80       	stdsp	sp[0x20],r0
8000b020:	0c 97       	mov	r7,r6
8000b022:	04 94       	mov	r4,r2
8000b024:	06 96       	mov	r6,r3
8000b026:	02 92       	mov	r2,r1
8000b028:	40 93       	lddsp	r3,sp[0x24]
8000b02a:	40 41       	lddsp	r1,sp[0x10]
8000b02c:	0e 99       	mov	r9,r7
8000b02e:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b032:	40 3c       	lddsp	r12,sp[0xc]
8000b034:	58 0c       	cp.w	r12,0
8000b036:	c1 d0       	breq	8000b070 <_vfprintf_r+0xff0>
8000b038:	10 36       	cp.w	r6,r8
8000b03a:	c0 64       	brge	8000b046 <_vfprintf_r+0xfc6>
8000b03c:	fa cb f9 44 	sub	r11,sp,-1724
8000b040:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000b044:	c1 d8       	rjmp	8000b07e <_vfprintf_r+0xffe>
8000b046:	fa c8 f9 50 	sub	r8,sp,-1712
8000b04a:	1a d8       	st.w	--sp,r8
8000b04c:	fa c8 fa b8 	sub	r8,sp,-1352
8000b050:	1a d8       	st.w	--sp,r8
8000b052:	fa c8 fb b4 	sub	r8,sp,-1100
8000b056:	1a d8       	st.w	--sp,r8
8000b058:	fa c9 ff b4 	sub	r9,sp,-76
8000b05c:	fa c8 f9 40 	sub	r8,sp,-1728
8000b060:	04 9a       	mov	r10,r2
8000b062:	0c 9b       	mov	r11,r6
8000b064:	08 9c       	mov	r12,r4
8000b066:	f0 1f 00 62 	mcall	8000b1ec <_vfprintf_r+0x116c>
8000b06a:	2f dd       	sub	sp,-12
8000b06c:	78 09       	ld.w	r9,r12[0x0]
8000b06e:	c2 18       	rjmp	8000b0b0 <_vfprintf_r+0x1030>
8000b070:	2f f7       	sub	r7,-1
8000b072:	10 39       	cp.w	r9,r8
8000b074:	c0 84       	brge	8000b084 <_vfprintf_r+0x1004>
8000b076:	fa ca f9 44 	sub	r10,sp,-1724
8000b07a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000b07e:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000b082:	c1 78       	rjmp	8000b0b0 <_vfprintf_r+0x1030>
8000b084:	41 09       	lddsp	r9,sp[0x40]
8000b086:	59 f8       	cp.w	r8,31
8000b088:	e0 89 00 10 	brgt	8000b0a8 <_vfprintf_r+0x1028>
8000b08c:	f2 ca ff fc 	sub	r10,r9,-4
8000b090:	51 0a       	stdsp	sp[0x40],r10
8000b092:	fa c6 f9 44 	sub	r6,sp,-1724
8000b096:	72 09       	ld.w	r9,r9[0x0]
8000b098:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000b09c:	f5 49 fd 88 	st.w	r10[-632],r9
8000b0a0:	2f f8       	sub	r8,-1
8000b0a2:	fb 48 06 b4 	st.w	sp[1716],r8
8000b0a6:	c0 58       	rjmp	8000b0b0 <_vfprintf_r+0x1030>
8000b0a8:	f2 c8 ff fc 	sub	r8,r9,-4
8000b0ac:	51 08       	stdsp	sp[0x40],r8
8000b0ae:	72 09       	ld.w	r9,r9[0x0]
8000b0b0:	33 08       	mov	r8,48
8000b0b2:	fb 68 06 b8 	st.b	sp[1720],r8
8000b0b6:	37 88       	mov	r8,120
8000b0b8:	30 0e       	mov	lr,0
8000b0ba:	fb 68 06 b9 	st.b	sp[1721],r8
8000b0be:	4c dc       	lddpc	r12,8000b1f0 <_vfprintf_r+0x1170>
8000b0c0:	50 19       	stdsp	sp[0x4],r9
8000b0c2:	a1 b5       	sbr	r5,0x1
8000b0c4:	50 0e       	stdsp	sp[0x0],lr
8000b0c6:	50 dc       	stdsp	sp[0x34],r12
8000b0c8:	30 28       	mov	r8,2
8000b0ca:	37 80       	mov	r0,120
8000b0cc:	e0 8f 02 ad 	bral	8000b626 <_vfprintf_r+0x15a6>
8000b0d0:	50 a7       	stdsp	sp[0x28],r7
8000b0d2:	50 80       	stdsp	sp[0x20],r0
8000b0d4:	10 90       	mov	r0,r8
8000b0d6:	30 08       	mov	r8,0
8000b0d8:	fb 68 06 bb 	st.b	sp[1723],r8
8000b0dc:	0c 97       	mov	r7,r6
8000b0de:	04 94       	mov	r4,r2
8000b0e0:	06 96       	mov	r6,r3
8000b0e2:	02 92       	mov	r2,r1
8000b0e4:	40 93       	lddsp	r3,sp[0x24]
8000b0e6:	40 41       	lddsp	r1,sp[0x10]
8000b0e8:	0e 99       	mov	r9,r7
8000b0ea:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b0ee:	40 3b       	lddsp	r11,sp[0xc]
8000b0f0:	58 0b       	cp.w	r11,0
8000b0f2:	c1 d0       	breq	8000b12c <_vfprintf_r+0x10ac>
8000b0f4:	10 36       	cp.w	r6,r8
8000b0f6:	c0 64       	brge	8000b102 <_vfprintf_r+0x1082>
8000b0f8:	fa ca f9 44 	sub	r10,sp,-1724
8000b0fc:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000b100:	c1 d8       	rjmp	8000b13a <_vfprintf_r+0x10ba>
8000b102:	fa c8 f9 50 	sub	r8,sp,-1712
8000b106:	1a d8       	st.w	--sp,r8
8000b108:	fa c8 fa b8 	sub	r8,sp,-1352
8000b10c:	1a d8       	st.w	--sp,r8
8000b10e:	fa c8 fb b4 	sub	r8,sp,-1100
8000b112:	0c 9b       	mov	r11,r6
8000b114:	1a d8       	st.w	--sp,r8
8000b116:	04 9a       	mov	r10,r2
8000b118:	fa c8 f9 40 	sub	r8,sp,-1728
8000b11c:	fa c9 ff b4 	sub	r9,sp,-76
8000b120:	08 9c       	mov	r12,r4
8000b122:	f0 1f 00 33 	mcall	8000b1ec <_vfprintf_r+0x116c>
8000b126:	2f dd       	sub	sp,-12
8000b128:	78 06       	ld.w	r6,r12[0x0]
8000b12a:	c2 08       	rjmp	8000b16a <_vfprintf_r+0x10ea>
8000b12c:	2f f7       	sub	r7,-1
8000b12e:	10 39       	cp.w	r9,r8
8000b130:	c0 84       	brge	8000b140 <_vfprintf_r+0x10c0>
8000b132:	fa c9 f9 44 	sub	r9,sp,-1724
8000b136:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000b13a:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000b13e:	c1 68       	rjmp	8000b16a <_vfprintf_r+0x10ea>
8000b140:	41 09       	lddsp	r9,sp[0x40]
8000b142:	59 f8       	cp.w	r8,31
8000b144:	e0 89 00 10 	brgt	8000b164 <_vfprintf_r+0x10e4>
8000b148:	f2 ca ff fc 	sub	r10,r9,-4
8000b14c:	51 0a       	stdsp	sp[0x40],r10
8000b14e:	72 06       	ld.w	r6,r9[0x0]
8000b150:	fa ce f9 44 	sub	lr,sp,-1724
8000b154:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000b158:	f3 46 fd 88 	st.w	r9[-632],r6
8000b15c:	2f f8       	sub	r8,-1
8000b15e:	fb 48 06 b4 	st.w	sp[1716],r8
8000b162:	c0 48       	rjmp	8000b16a <_vfprintf_r+0x10ea>
8000b164:	72 06       	ld.w	r6,r9[0x0]
8000b166:	2f c9       	sub	r9,-4
8000b168:	51 09       	stdsp	sp[0x40],r9
8000b16a:	40 2c       	lddsp	r12,sp[0x8]
8000b16c:	58 0c       	cp.w	r12,0
8000b16e:	c1 05       	brlt	8000b18e <_vfprintf_r+0x110e>
8000b170:	18 9a       	mov	r10,r12
8000b172:	30 0b       	mov	r11,0
8000b174:	0c 9c       	mov	r12,r6
8000b176:	f0 1f 00 20 	mcall	8000b1f4 <_vfprintf_r+0x1174>
8000b17a:	e0 80 02 e9 	breq	8000b74c <_vfprintf_r+0x16cc>
8000b17e:	f8 06 01 02 	sub	r2,r12,r6
8000b182:	40 2b       	lddsp	r11,sp[0x8]
8000b184:	16 32       	cp.w	r2,r11
8000b186:	e0 89 02 e3 	brgt	8000b74c <_vfprintf_r+0x16cc>
8000b18a:	e0 8f 02 de 	bral	8000b746 <_vfprintf_r+0x16c6>
8000b18e:	30 0a       	mov	r10,0
8000b190:	0c 9c       	mov	r12,r6
8000b192:	50 2a       	stdsp	sp[0x8],r10
8000b194:	f0 1f 00 19 	mcall	8000b1f8 <_vfprintf_r+0x1178>
8000b198:	18 92       	mov	r2,r12
8000b19a:	e0 8f 02 dc 	bral	8000b752 <_vfprintf_r+0x16d2>
8000b19e:	50 a7       	stdsp	sp[0x28],r7
8000b1a0:	50 80       	stdsp	sp[0x20],r0
8000b1a2:	0c 97       	mov	r7,r6
8000b1a4:	04 94       	mov	r4,r2
8000b1a6:	06 96       	mov	r6,r3
8000b1a8:	02 92       	mov	r2,r1
8000b1aa:	40 93       	lddsp	r3,sp[0x24]
8000b1ac:	10 90       	mov	r0,r8
8000b1ae:	40 41       	lddsp	r1,sp[0x10]
8000b1b0:	a5 a5       	sbr	r5,0x4
8000b1b2:	c0 a8       	rjmp	8000b1c6 <_vfprintf_r+0x1146>
8000b1b4:	50 a7       	stdsp	sp[0x28],r7
8000b1b6:	50 80       	stdsp	sp[0x20],r0
8000b1b8:	0c 97       	mov	r7,r6
8000b1ba:	04 94       	mov	r4,r2
8000b1bc:	06 96       	mov	r6,r3
8000b1be:	02 92       	mov	r2,r1
8000b1c0:	40 93       	lddsp	r3,sp[0x24]
8000b1c2:	10 90       	mov	r0,r8
8000b1c4:	40 41       	lddsp	r1,sp[0x10]
8000b1c6:	ed b5 00 05 	bld	r5,0x5
8000b1ca:	c6 11       	brne	8000b28c <_vfprintf_r+0x120c>
8000b1cc:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b1d0:	40 39       	lddsp	r9,sp[0xc]
8000b1d2:	58 09       	cp.w	r9,0
8000b1d4:	c2 c0       	breq	8000b22c <_vfprintf_r+0x11ac>
8000b1d6:	10 36       	cp.w	r6,r8
8000b1d8:	c1 24       	brge	8000b1fc <_vfprintf_r+0x117c>
8000b1da:	fa c8 f9 44 	sub	r8,sp,-1724
8000b1de:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000b1e2:	c2 e8       	rjmp	8000b23e <_vfprintf_r+0x11be>
8000b1e4:	80 00       	ld.sh	r0,r0[0x0]
8000b1e6:	c2 ec       	rcall	8000b242 <_vfprintf_r+0x11c2>
8000b1e8:	80 00       	ld.sh	r0,r0[0x0]
8000b1ea:	df d6       	*unknown*
8000b1ec:	80 00       	ld.sh	r0,r0[0x0]
8000b1ee:	9d 3c       	st.w	lr[0xc],r12
8000b1f0:	80 00       	ld.sh	r0,r0[0x0]
8000b1f2:	f4 1c 80 00 	cache	r12[0],0x10
8000b1f6:	94 8c       	ld.uh	r12,r10[0x0]
8000b1f8:	80 00       	ld.sh	r0,r0[0x0]
8000b1fa:	9b d2       	st.w	sp[0x34],r2
8000b1fc:	fa c8 f9 50 	sub	r8,sp,-1712
8000b200:	1a d8       	st.w	--sp,r8
8000b202:	fa c8 fa b8 	sub	r8,sp,-1352
8000b206:	1a d8       	st.w	--sp,r8
8000b208:	fa c8 fb b4 	sub	r8,sp,-1100
8000b20c:	1a d8       	st.w	--sp,r8
8000b20e:	fa c8 f9 40 	sub	r8,sp,-1728
8000b212:	fa c9 ff b4 	sub	r9,sp,-76
8000b216:	04 9a       	mov	r10,r2
8000b218:	0c 9b       	mov	r11,r6
8000b21a:	08 9c       	mov	r12,r4
8000b21c:	f0 1f 00 c8 	mcall	8000b53c <_vfprintf_r+0x14bc>
8000b220:	2f dd       	sub	sp,-12
8000b222:	f8 e8 00 00 	ld.d	r8,r12[0]
8000b226:	fa e9 00 00 	st.d	sp[0],r8
8000b22a:	c2 e8       	rjmp	8000b286 <_vfprintf_r+0x1206>
8000b22c:	ee ca ff ff 	sub	r10,r7,-1
8000b230:	10 37       	cp.w	r7,r8
8000b232:	c0 b4       	brge	8000b248 <_vfprintf_r+0x11c8>
8000b234:	fa c8 f9 44 	sub	r8,sp,-1724
8000b238:	14 97       	mov	r7,r10
8000b23a:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000b23e:	ec ea fd 88 	ld.d	r10,r6[-632]
8000b242:	fa eb 00 00 	st.d	sp[0],r10
8000b246:	c2 08       	rjmp	8000b286 <_vfprintf_r+0x1206>
8000b248:	41 09       	lddsp	r9,sp[0x40]
8000b24a:	59 f8       	cp.w	r8,31
8000b24c:	e0 89 00 16 	brgt	8000b278 <_vfprintf_r+0x11f8>
8000b250:	f2 e6 00 00 	ld.d	r6,r9[0]
8000b254:	f2 cb ff f8 	sub	r11,r9,-8
8000b258:	fa e7 00 00 	st.d	sp[0],r6
8000b25c:	51 0b       	stdsp	sp[0x40],r11
8000b25e:	fa c6 f9 44 	sub	r6,sp,-1724
8000b262:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000b266:	fa e6 00 00 	ld.d	r6,sp[0]
8000b26a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000b26e:	2f f8       	sub	r8,-1
8000b270:	14 97       	mov	r7,r10
8000b272:	fb 48 06 b4 	st.w	sp[1716],r8
8000b276:	c0 88       	rjmp	8000b286 <_vfprintf_r+0x1206>
8000b278:	f2 e6 00 00 	ld.d	r6,r9[0]
8000b27c:	2f 89       	sub	r9,-8
8000b27e:	fa e7 00 00 	st.d	sp[0],r6
8000b282:	51 09       	stdsp	sp[0x40],r9
8000b284:	14 97       	mov	r7,r10
8000b286:	30 18       	mov	r8,1
8000b288:	e0 8f 01 cf 	bral	8000b626 <_vfprintf_r+0x15a6>
8000b28c:	ed b5 00 04 	bld	r5,0x4
8000b290:	c1 61       	brne	8000b2bc <_vfprintf_r+0x123c>
8000b292:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b296:	40 3e       	lddsp	lr,sp[0xc]
8000b298:	58 0e       	cp.w	lr,0
8000b29a:	c0 80       	breq	8000b2aa <_vfprintf_r+0x122a>
8000b29c:	10 36       	cp.w	r6,r8
8000b29e:	c6 74       	brge	8000b36c <_vfprintf_r+0x12ec>
8000b2a0:	fa cc f9 44 	sub	r12,sp,-1724
8000b2a4:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000b2a8:	c8 08       	rjmp	8000b3a8 <_vfprintf_r+0x1328>
8000b2aa:	ee ca ff ff 	sub	r10,r7,-1
8000b2ae:	10 37       	cp.w	r7,r8
8000b2b0:	c7 f4       	brge	8000b3ae <_vfprintf_r+0x132e>
8000b2b2:	fa cb f9 44 	sub	r11,sp,-1724
8000b2b6:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000b2ba:	c7 68       	rjmp	8000b3a6 <_vfprintf_r+0x1326>
8000b2bc:	ed b5 00 06 	bld	r5,0x6
8000b2c0:	c4 a1       	brne	8000b354 <_vfprintf_r+0x12d4>
8000b2c2:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b2c6:	40 3c       	lddsp	r12,sp[0xc]
8000b2c8:	58 0c       	cp.w	r12,0
8000b2ca:	c1 d0       	breq	8000b304 <_vfprintf_r+0x1284>
8000b2cc:	10 36       	cp.w	r6,r8
8000b2ce:	c0 64       	brge	8000b2da <_vfprintf_r+0x125a>
8000b2d0:	fa cb f9 44 	sub	r11,sp,-1724
8000b2d4:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000b2d8:	c1 f8       	rjmp	8000b316 <_vfprintf_r+0x1296>
8000b2da:	fa c8 f9 50 	sub	r8,sp,-1712
8000b2de:	1a d8       	st.w	--sp,r8
8000b2e0:	fa c8 fa b8 	sub	r8,sp,-1352
8000b2e4:	1a d8       	st.w	--sp,r8
8000b2e6:	fa c8 fb b4 	sub	r8,sp,-1100
8000b2ea:	1a d8       	st.w	--sp,r8
8000b2ec:	fa c8 f9 40 	sub	r8,sp,-1728
8000b2f0:	fa c9 ff b4 	sub	r9,sp,-76
8000b2f4:	04 9a       	mov	r10,r2
8000b2f6:	0c 9b       	mov	r11,r6
8000b2f8:	08 9c       	mov	r12,r4
8000b2fa:	f0 1f 00 91 	mcall	8000b53c <_vfprintf_r+0x14bc>
8000b2fe:	2f dd       	sub	sp,-12
8000b300:	98 18       	ld.sh	r8,r12[0x2]
8000b302:	c2 68       	rjmp	8000b34e <_vfprintf_r+0x12ce>
8000b304:	ee ca ff ff 	sub	r10,r7,-1
8000b308:	10 37       	cp.w	r7,r8
8000b30a:	c0 94       	brge	8000b31c <_vfprintf_r+0x129c>
8000b30c:	fa c9 f9 44 	sub	r9,sp,-1724
8000b310:	14 97       	mov	r7,r10
8000b312:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000b316:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000b31a:	c1 a8       	rjmp	8000b34e <_vfprintf_r+0x12ce>
8000b31c:	41 09       	lddsp	r9,sp[0x40]
8000b31e:	59 f8       	cp.w	r8,31
8000b320:	e0 89 00 13 	brgt	8000b346 <_vfprintf_r+0x12c6>
8000b324:	f2 cb ff fc 	sub	r11,r9,-4
8000b328:	51 0b       	stdsp	sp[0x40],r11
8000b32a:	72 09       	ld.w	r9,r9[0x0]
8000b32c:	fa c6 f9 44 	sub	r6,sp,-1724
8000b330:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000b334:	2f f8       	sub	r8,-1
8000b336:	f7 49 fd 88 	st.w	r11[-632],r9
8000b33a:	fb 48 06 b4 	st.w	sp[1716],r8
8000b33e:	14 97       	mov	r7,r10
8000b340:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000b344:	c0 58       	rjmp	8000b34e <_vfprintf_r+0x12ce>
8000b346:	92 18       	ld.sh	r8,r9[0x2]
8000b348:	14 97       	mov	r7,r10
8000b34a:	2f c9       	sub	r9,-4
8000b34c:	51 09       	stdsp	sp[0x40],r9
8000b34e:	5c 78       	castu.h	r8
8000b350:	50 18       	stdsp	sp[0x4],r8
8000b352:	c4 68       	rjmp	8000b3de <_vfprintf_r+0x135e>
8000b354:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b358:	40 3c       	lddsp	r12,sp[0xc]
8000b35a:	58 0c       	cp.w	r12,0
8000b35c:	c1 d0       	breq	8000b396 <_vfprintf_r+0x1316>
8000b35e:	10 36       	cp.w	r6,r8
8000b360:	c0 64       	brge	8000b36c <_vfprintf_r+0x12ec>
8000b362:	fa cb f9 44 	sub	r11,sp,-1724
8000b366:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000b36a:	c1 f8       	rjmp	8000b3a8 <_vfprintf_r+0x1328>
8000b36c:	fa c8 f9 50 	sub	r8,sp,-1712
8000b370:	1a d8       	st.w	--sp,r8
8000b372:	fa c8 fa b8 	sub	r8,sp,-1352
8000b376:	0c 9b       	mov	r11,r6
8000b378:	1a d8       	st.w	--sp,r8
8000b37a:	fa c8 fb b4 	sub	r8,sp,-1100
8000b37e:	04 9a       	mov	r10,r2
8000b380:	1a d8       	st.w	--sp,r8
8000b382:	08 9c       	mov	r12,r4
8000b384:	fa c8 f9 40 	sub	r8,sp,-1728
8000b388:	fa c9 ff b4 	sub	r9,sp,-76
8000b38c:	f0 1f 00 6c 	mcall	8000b53c <_vfprintf_r+0x14bc>
8000b390:	2f dd       	sub	sp,-12
8000b392:	78 0b       	ld.w	r11,r12[0x0]
8000b394:	c2 48       	rjmp	8000b3dc <_vfprintf_r+0x135c>
8000b396:	ee ca ff ff 	sub	r10,r7,-1
8000b39a:	10 37       	cp.w	r7,r8
8000b39c:	c0 94       	brge	8000b3ae <_vfprintf_r+0x132e>
8000b39e:	fa c9 f9 44 	sub	r9,sp,-1724
8000b3a2:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000b3a6:	14 97       	mov	r7,r10
8000b3a8:	ec fb fd 88 	ld.w	r11,r6[-632]
8000b3ac:	c1 88       	rjmp	8000b3dc <_vfprintf_r+0x135c>
8000b3ae:	41 09       	lddsp	r9,sp[0x40]
8000b3b0:	59 f8       	cp.w	r8,31
8000b3b2:	e0 89 00 11 	brgt	8000b3d4 <_vfprintf_r+0x1354>
8000b3b6:	f2 cb ff fc 	sub	r11,r9,-4
8000b3ba:	51 0b       	stdsp	sp[0x40],r11
8000b3bc:	fa c6 f9 44 	sub	r6,sp,-1724
8000b3c0:	72 0b       	ld.w	r11,r9[0x0]
8000b3c2:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000b3c6:	f3 4b fd 88 	st.w	r9[-632],r11
8000b3ca:	2f f8       	sub	r8,-1
8000b3cc:	14 97       	mov	r7,r10
8000b3ce:	fb 48 06 b4 	st.w	sp[1716],r8
8000b3d2:	c0 58       	rjmp	8000b3dc <_vfprintf_r+0x135c>
8000b3d4:	72 0b       	ld.w	r11,r9[0x0]
8000b3d6:	14 97       	mov	r7,r10
8000b3d8:	2f c9       	sub	r9,-4
8000b3da:	51 09       	stdsp	sp[0x40],r9
8000b3dc:	50 1b       	stdsp	sp[0x4],r11
8000b3de:	30 0e       	mov	lr,0
8000b3e0:	30 18       	mov	r8,1
8000b3e2:	50 0e       	stdsp	sp[0x0],lr
8000b3e4:	c2 19       	rjmp	8000b626 <_vfprintf_r+0x15a6>
8000b3e6:	50 a7       	stdsp	sp[0x28],r7
8000b3e8:	50 80       	stdsp	sp[0x20],r0
8000b3ea:	0c 97       	mov	r7,r6
8000b3ec:	04 94       	mov	r4,r2
8000b3ee:	06 96       	mov	r6,r3
8000b3f0:	02 92       	mov	r2,r1
8000b3f2:	4d 4c       	lddpc	r12,8000b540 <_vfprintf_r+0x14c0>
8000b3f4:	40 93       	lddsp	r3,sp[0x24]
8000b3f6:	10 90       	mov	r0,r8
8000b3f8:	40 41       	lddsp	r1,sp[0x10]
8000b3fa:	50 dc       	stdsp	sp[0x34],r12
8000b3fc:	ed b5 00 05 	bld	r5,0x5
8000b400:	c5 51       	brne	8000b4aa <_vfprintf_r+0x142a>
8000b402:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b406:	40 3b       	lddsp	r11,sp[0xc]
8000b408:	58 0b       	cp.w	r11,0
8000b40a:	c2 20       	breq	8000b44e <_vfprintf_r+0x13ce>
8000b40c:	10 36       	cp.w	r6,r8
8000b40e:	c0 a4       	brge	8000b422 <_vfprintf_r+0x13a2>
8000b410:	fa ca f9 44 	sub	r10,sp,-1724
8000b414:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000b418:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000b41c:	fa e9 00 00 	st.d	sp[0],r8
8000b420:	cf 58       	rjmp	8000b60a <_vfprintf_r+0x158a>
8000b422:	fa c8 f9 50 	sub	r8,sp,-1712
8000b426:	1a d8       	st.w	--sp,r8
8000b428:	fa c8 fa b8 	sub	r8,sp,-1352
8000b42c:	04 9a       	mov	r10,r2
8000b42e:	1a d8       	st.w	--sp,r8
8000b430:	0c 9b       	mov	r11,r6
8000b432:	fa c8 fb b4 	sub	r8,sp,-1100
8000b436:	08 9c       	mov	r12,r4
8000b438:	1a d8       	st.w	--sp,r8
8000b43a:	fa c8 f9 40 	sub	r8,sp,-1728
8000b43e:	fa c9 ff b4 	sub	r9,sp,-76
8000b442:	f0 1f 00 3f 	mcall	8000b53c <_vfprintf_r+0x14bc>
8000b446:	2f dd       	sub	sp,-12
8000b448:	f8 ea 00 00 	ld.d	r10,r12[0]
8000b44c:	c0 c8       	rjmp	8000b464 <_vfprintf_r+0x13e4>
8000b44e:	ee ca ff ff 	sub	r10,r7,-1
8000b452:	10 37       	cp.w	r7,r8
8000b454:	c0 b4       	brge	8000b46a <_vfprintf_r+0x13ea>
8000b456:	fa c9 f9 44 	sub	r9,sp,-1724
8000b45a:	14 97       	mov	r7,r10
8000b45c:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000b460:	ec ea fd 88 	ld.d	r10,r6[-632]
8000b464:	fa eb 00 00 	st.d	sp[0],r10
8000b468:	cd 18       	rjmp	8000b60a <_vfprintf_r+0x158a>
8000b46a:	41 09       	lddsp	r9,sp[0x40]
8000b46c:	59 f8       	cp.w	r8,31
8000b46e:	e0 89 00 16 	brgt	8000b49a <_vfprintf_r+0x141a>
8000b472:	f2 e6 00 00 	ld.d	r6,r9[0]
8000b476:	f2 cb ff f8 	sub	r11,r9,-8
8000b47a:	fa e7 00 00 	st.d	sp[0],r6
8000b47e:	51 0b       	stdsp	sp[0x40],r11
8000b480:	fa c6 f9 44 	sub	r6,sp,-1724
8000b484:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000b488:	fa e6 00 00 	ld.d	r6,sp[0]
8000b48c:	f2 e7 fd 88 	st.d	r9[-632],r6
8000b490:	2f f8       	sub	r8,-1
8000b492:	14 97       	mov	r7,r10
8000b494:	fb 48 06 b4 	st.w	sp[1716],r8
8000b498:	cb 98       	rjmp	8000b60a <_vfprintf_r+0x158a>
8000b49a:	f2 e6 00 00 	ld.d	r6,r9[0]
8000b49e:	2f 89       	sub	r9,-8
8000b4a0:	fa e7 00 00 	st.d	sp[0],r6
8000b4a4:	51 09       	stdsp	sp[0x40],r9
8000b4a6:	14 97       	mov	r7,r10
8000b4a8:	cb 18       	rjmp	8000b60a <_vfprintf_r+0x158a>
8000b4aa:	ed b5 00 04 	bld	r5,0x4
8000b4ae:	c1 71       	brne	8000b4dc <_vfprintf_r+0x145c>
8000b4b0:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b4b4:	40 3e       	lddsp	lr,sp[0xc]
8000b4b6:	58 0e       	cp.w	lr,0
8000b4b8:	c0 80       	breq	8000b4c8 <_vfprintf_r+0x1448>
8000b4ba:	10 36       	cp.w	r6,r8
8000b4bc:	c6 c4       	brge	8000b594 <_vfprintf_r+0x1514>
8000b4be:	fa cc f9 44 	sub	r12,sp,-1724
8000b4c2:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000b4c6:	c8 58       	rjmp	8000b5d0 <_vfprintf_r+0x1550>
8000b4c8:	ee ca ff ff 	sub	r10,r7,-1
8000b4cc:	10 37       	cp.w	r7,r8
8000b4ce:	e0 84 00 84 	brge	8000b5d6 <_vfprintf_r+0x1556>
8000b4d2:	fa cb f9 44 	sub	r11,sp,-1724
8000b4d6:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000b4da:	c7 a8       	rjmp	8000b5ce <_vfprintf_r+0x154e>
8000b4dc:	ed b5 00 06 	bld	r5,0x6
8000b4e0:	c4 e1       	brne	8000b57c <_vfprintf_r+0x14fc>
8000b4e2:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b4e6:	40 3c       	lddsp	r12,sp[0xc]
8000b4e8:	58 0c       	cp.w	r12,0
8000b4ea:	c1 d0       	breq	8000b524 <_vfprintf_r+0x14a4>
8000b4ec:	10 36       	cp.w	r6,r8
8000b4ee:	c0 64       	brge	8000b4fa <_vfprintf_r+0x147a>
8000b4f0:	fa cb f9 44 	sub	r11,sp,-1724
8000b4f4:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000b4f8:	c1 f8       	rjmp	8000b536 <_vfprintf_r+0x14b6>
8000b4fa:	fa c8 f9 50 	sub	r8,sp,-1712
8000b4fe:	1a d8       	st.w	--sp,r8
8000b500:	fa c8 fa b8 	sub	r8,sp,-1352
8000b504:	1a d8       	st.w	--sp,r8
8000b506:	fa c8 fb b4 	sub	r8,sp,-1100
8000b50a:	1a d8       	st.w	--sp,r8
8000b50c:	fa c8 f9 40 	sub	r8,sp,-1728
8000b510:	fa c9 ff b4 	sub	r9,sp,-76
8000b514:	04 9a       	mov	r10,r2
8000b516:	0c 9b       	mov	r11,r6
8000b518:	08 9c       	mov	r12,r4
8000b51a:	f0 1f 00 09 	mcall	8000b53c <_vfprintf_r+0x14bc>
8000b51e:	2f dd       	sub	sp,-12
8000b520:	98 18       	ld.sh	r8,r12[0x2]
8000b522:	c2 a8       	rjmp	8000b576 <_vfprintf_r+0x14f6>
8000b524:	ee ca ff ff 	sub	r10,r7,-1
8000b528:	10 37       	cp.w	r7,r8
8000b52a:	c0 d4       	brge	8000b544 <_vfprintf_r+0x14c4>
8000b52c:	fa c9 f9 44 	sub	r9,sp,-1724
8000b530:	14 97       	mov	r7,r10
8000b532:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000b536:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000b53a:	c1 e8       	rjmp	8000b576 <_vfprintf_r+0x14f6>
8000b53c:	80 00       	ld.sh	r0,r0[0x0]
8000b53e:	9d 3c       	st.w	lr[0xc],r12
8000b540:	80 00       	ld.sh	r0,r0[0x0]
8000b542:	f4 1c 41 09 	cache	r12[265],0x8
8000b546:	59 f8       	cp.w	r8,31
8000b548:	e0 89 00 13 	brgt	8000b56e <_vfprintf_r+0x14ee>
8000b54c:	f2 cb ff fc 	sub	r11,r9,-4
8000b550:	51 0b       	stdsp	sp[0x40],r11
8000b552:	72 09       	ld.w	r9,r9[0x0]
8000b554:	fa c6 f9 44 	sub	r6,sp,-1724
8000b558:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000b55c:	2f f8       	sub	r8,-1
8000b55e:	f7 49 fd 88 	st.w	r11[-632],r9
8000b562:	fb 48 06 b4 	st.w	sp[1716],r8
8000b566:	14 97       	mov	r7,r10
8000b568:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000b56c:	c0 58       	rjmp	8000b576 <_vfprintf_r+0x14f6>
8000b56e:	92 18       	ld.sh	r8,r9[0x2]
8000b570:	14 97       	mov	r7,r10
8000b572:	2f c9       	sub	r9,-4
8000b574:	51 09       	stdsp	sp[0x40],r9
8000b576:	5c 78       	castu.h	r8
8000b578:	50 18       	stdsp	sp[0x4],r8
8000b57a:	c4 68       	rjmp	8000b606 <_vfprintf_r+0x1586>
8000b57c:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b580:	40 3c       	lddsp	r12,sp[0xc]
8000b582:	58 0c       	cp.w	r12,0
8000b584:	c1 d0       	breq	8000b5be <_vfprintf_r+0x153e>
8000b586:	10 36       	cp.w	r6,r8
8000b588:	c0 64       	brge	8000b594 <_vfprintf_r+0x1514>
8000b58a:	fa cb f9 44 	sub	r11,sp,-1724
8000b58e:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000b592:	c1 f8       	rjmp	8000b5d0 <_vfprintf_r+0x1550>
8000b594:	fa c8 f9 50 	sub	r8,sp,-1712
8000b598:	1a d8       	st.w	--sp,r8
8000b59a:	fa c8 fa b8 	sub	r8,sp,-1352
8000b59e:	0c 9b       	mov	r11,r6
8000b5a0:	1a d8       	st.w	--sp,r8
8000b5a2:	fa c8 fb b4 	sub	r8,sp,-1100
8000b5a6:	04 9a       	mov	r10,r2
8000b5a8:	1a d8       	st.w	--sp,r8
8000b5aa:	08 9c       	mov	r12,r4
8000b5ac:	fa c8 f9 40 	sub	r8,sp,-1728
8000b5b0:	fa c9 ff b4 	sub	r9,sp,-76
8000b5b4:	f0 1f 00 c6 	mcall	8000b8cc <_vfprintf_r+0x184c>
8000b5b8:	2f dd       	sub	sp,-12
8000b5ba:	78 0b       	ld.w	r11,r12[0x0]
8000b5bc:	c2 48       	rjmp	8000b604 <_vfprintf_r+0x1584>
8000b5be:	ee ca ff ff 	sub	r10,r7,-1
8000b5c2:	10 37       	cp.w	r7,r8
8000b5c4:	c0 94       	brge	8000b5d6 <_vfprintf_r+0x1556>
8000b5c6:	fa c9 f9 44 	sub	r9,sp,-1724
8000b5ca:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000b5ce:	14 97       	mov	r7,r10
8000b5d0:	ec fb fd 88 	ld.w	r11,r6[-632]
8000b5d4:	c1 88       	rjmp	8000b604 <_vfprintf_r+0x1584>
8000b5d6:	41 09       	lddsp	r9,sp[0x40]
8000b5d8:	59 f8       	cp.w	r8,31
8000b5da:	e0 89 00 11 	brgt	8000b5fc <_vfprintf_r+0x157c>
8000b5de:	f2 cb ff fc 	sub	r11,r9,-4
8000b5e2:	51 0b       	stdsp	sp[0x40],r11
8000b5e4:	fa c6 f9 44 	sub	r6,sp,-1724
8000b5e8:	72 0b       	ld.w	r11,r9[0x0]
8000b5ea:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000b5ee:	f3 4b fd 88 	st.w	r9[-632],r11
8000b5f2:	2f f8       	sub	r8,-1
8000b5f4:	14 97       	mov	r7,r10
8000b5f6:	fb 48 06 b4 	st.w	sp[1716],r8
8000b5fa:	c0 58       	rjmp	8000b604 <_vfprintf_r+0x1584>
8000b5fc:	72 0b       	ld.w	r11,r9[0x0]
8000b5fe:	14 97       	mov	r7,r10
8000b600:	2f c9       	sub	r9,-4
8000b602:	51 09       	stdsp	sp[0x40],r9
8000b604:	50 1b       	stdsp	sp[0x4],r11
8000b606:	30 0e       	mov	lr,0
8000b608:	50 0e       	stdsp	sp[0x0],lr
8000b60a:	40 08       	lddsp	r8,sp[0x0]
8000b60c:	40 1c       	lddsp	r12,sp[0x4]
8000b60e:	18 48       	or	r8,r12
8000b610:	5f 18       	srne	r8
8000b612:	eb e8 00 08 	and	r8,r5,r8
8000b616:	c0 70       	breq	8000b624 <_vfprintf_r+0x15a4>
8000b618:	33 08       	mov	r8,48
8000b61a:	fb 60 06 b9 	st.b	sp[1721],r0
8000b61e:	a1 b5       	sbr	r5,0x1
8000b620:	fb 68 06 b8 	st.b	sp[1720],r8
8000b624:	30 28       	mov	r8,2
8000b626:	30 09       	mov	r9,0
8000b628:	fb 69 06 bb 	st.b	sp[1723],r9
8000b62c:	0a 99       	mov	r9,r5
8000b62e:	a7 d9       	cbr	r9,0x7
8000b630:	40 2b       	lddsp	r11,sp[0x8]
8000b632:	40 16       	lddsp	r6,sp[0x4]
8000b634:	58 0b       	cp.w	r11,0
8000b636:	5f 1a       	srne	r10
8000b638:	f2 05 17 40 	movge	r5,r9
8000b63c:	fa c2 f9 78 	sub	r2,sp,-1672
8000b640:	40 09       	lddsp	r9,sp[0x0]
8000b642:	0c 49       	or	r9,r6
8000b644:	5f 19       	srne	r9
8000b646:	f5 e9 10 09 	or	r9,r10,r9
8000b64a:	c5 c0       	breq	8000b702 <_vfprintf_r+0x1682>
8000b64c:	30 19       	mov	r9,1
8000b64e:	f2 08 18 00 	cp.b	r8,r9
8000b652:	c0 60       	breq	8000b65e <_vfprintf_r+0x15de>
8000b654:	30 29       	mov	r9,2
8000b656:	f2 08 18 00 	cp.b	r8,r9
8000b65a:	c0 41       	brne	8000b662 <_vfprintf_r+0x15e2>
8000b65c:	c3 c8       	rjmp	8000b6d4 <_vfprintf_r+0x1654>
8000b65e:	04 96       	mov	r6,r2
8000b660:	c3 08       	rjmp	8000b6c0 <_vfprintf_r+0x1640>
8000b662:	04 96       	mov	r6,r2
8000b664:	fa e8 00 00 	ld.d	r8,sp[0]
8000b668:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000b66c:	2d 0a       	sub	r10,-48
8000b66e:	0c fa       	st.b	--r6,r10
8000b670:	f0 0b 16 03 	lsr	r11,r8,0x3
8000b674:	f2 0c 16 03 	lsr	r12,r9,0x3
8000b678:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
8000b67c:	18 99       	mov	r9,r12
8000b67e:	16 98       	mov	r8,r11
8000b680:	58 08       	cp.w	r8,0
8000b682:	5c 29       	cpc	r9
8000b684:	cf 21       	brne	8000b668 <_vfprintf_r+0x15e8>
8000b686:	fa e9 00 00 	st.d	sp[0],r8
8000b68a:	ed b5 00 00 	bld	r5,0x0
8000b68e:	c4 51       	brne	8000b718 <_vfprintf_r+0x1698>
8000b690:	33 09       	mov	r9,48
8000b692:	f2 0a 18 00 	cp.b	r10,r9
8000b696:	c4 10       	breq	8000b718 <_vfprintf_r+0x1698>
8000b698:	0c f9       	st.b	--r6,r9
8000b69a:	c3 f8       	rjmp	8000b718 <_vfprintf_r+0x1698>
8000b69c:	fa ea 00 00 	ld.d	r10,sp[0]
8000b6a0:	30 a8       	mov	r8,10
8000b6a2:	30 09       	mov	r9,0
8000b6a4:	f0 1f 00 8b 	mcall	8000b8d0 <_vfprintf_r+0x1850>
8000b6a8:	30 a8       	mov	r8,10
8000b6aa:	2d 0a       	sub	r10,-48
8000b6ac:	30 09       	mov	r9,0
8000b6ae:	ac 8a       	st.b	r6[0x0],r10
8000b6b0:	fa ea 00 00 	ld.d	r10,sp[0]
8000b6b4:	f0 1f 00 88 	mcall	8000b8d4 <_vfprintf_r+0x1854>
8000b6b8:	16 99       	mov	r9,r11
8000b6ba:	14 98       	mov	r8,r10
8000b6bc:	fa e9 00 00 	st.d	sp[0],r8
8000b6c0:	20 16       	sub	r6,1
8000b6c2:	fa ea 00 00 	ld.d	r10,sp[0]
8000b6c6:	58 9a       	cp.w	r10,9
8000b6c8:	5c 2b       	cpc	r11
8000b6ca:	fe 9b ff e9 	brhi	8000b69c <_vfprintf_r+0x161c>
8000b6ce:	1b f8       	ld.ub	r8,sp[0x7]
8000b6d0:	2d 08       	sub	r8,-48
8000b6d2:	c2 08       	rjmp	8000b712 <_vfprintf_r+0x1692>
8000b6d4:	04 96       	mov	r6,r2
8000b6d6:	fa e8 00 00 	ld.d	r8,sp[0]
8000b6da:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
8000b6de:	40 de       	lddsp	lr,sp[0x34]
8000b6e0:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
8000b6e4:	0c fa       	st.b	--r6,r10
8000b6e6:	f2 0b 16 04 	lsr	r11,r9,0x4
8000b6ea:	f0 0a 16 04 	lsr	r10,r8,0x4
8000b6ee:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
8000b6f2:	16 99       	mov	r9,r11
8000b6f4:	14 98       	mov	r8,r10
8000b6f6:	58 08       	cp.w	r8,0
8000b6f8:	5c 29       	cpc	r9
8000b6fa:	cf 01       	brne	8000b6da <_vfprintf_r+0x165a>
8000b6fc:	fa e9 00 00 	st.d	sp[0],r8
8000b700:	c0 c8       	rjmp	8000b718 <_vfprintf_r+0x1698>
8000b702:	58 08       	cp.w	r8,0
8000b704:	c0 91       	brne	8000b716 <_vfprintf_r+0x1696>
8000b706:	ed b5 00 00 	bld	r5,0x0
8000b70a:	c0 61       	brne	8000b716 <_vfprintf_r+0x1696>
8000b70c:	fa c6 f9 79 	sub	r6,sp,-1671
8000b710:	33 08       	mov	r8,48
8000b712:	ac 88       	st.b	r6[0x0],r8
8000b714:	c0 28       	rjmp	8000b718 <_vfprintf_r+0x1698>
8000b716:	04 96       	mov	r6,r2
8000b718:	0c 12       	sub	r2,r6
8000b71a:	c1 c8       	rjmp	8000b752 <_vfprintf_r+0x16d2>
8000b71c:	50 a7       	stdsp	sp[0x28],r7
8000b71e:	50 80       	stdsp	sp[0x20],r0
8000b720:	40 93       	lddsp	r3,sp[0x24]
8000b722:	0c 97       	mov	r7,r6
8000b724:	10 90       	mov	r0,r8
8000b726:	04 94       	mov	r4,r2
8000b728:	40 41       	lddsp	r1,sp[0x10]
8000b72a:	58 08       	cp.w	r8,0
8000b72c:	e0 80 04 5e 	breq	8000bfe8 <_vfprintf_r+0x1f68>
8000b730:	fb 68 06 60 	st.b	sp[1632],r8
8000b734:	30 0c       	mov	r12,0
8000b736:	30 08       	mov	r8,0
8000b738:	30 12       	mov	r2,1
8000b73a:	fb 68 06 bb 	st.b	sp[1723],r8
8000b73e:	50 2c       	stdsp	sp[0x8],r12
8000b740:	fa c6 f9 a0 	sub	r6,sp,-1632
8000b744:	c0 78       	rjmp	8000b752 <_vfprintf_r+0x16d2>
8000b746:	30 0b       	mov	r11,0
8000b748:	50 2b       	stdsp	sp[0x8],r11
8000b74a:	c0 48       	rjmp	8000b752 <_vfprintf_r+0x16d2>
8000b74c:	40 22       	lddsp	r2,sp[0x8]
8000b74e:	30 0a       	mov	r10,0
8000b750:	50 2a       	stdsp	sp[0x8],r10
8000b752:	40 29       	lddsp	r9,sp[0x8]
8000b754:	e4 09 0c 49 	max	r9,r2,r9
8000b758:	50 39       	stdsp	sp[0xc],r9
8000b75a:	12 9a       	mov	r10,r9
8000b75c:	40 3e       	lddsp	lr,sp[0xc]
8000b75e:	2f fa       	sub	r10,-1
8000b760:	30 08       	mov	r8,0
8000b762:	fb 39 06 bb 	ld.ub	r9,sp[1723]
8000b766:	0a 9c       	mov	r12,r5
8000b768:	f0 09 18 00 	cp.b	r9,r8
8000b76c:	f4 0e 17 10 	movne	lr,r10
8000b770:	e2 1c 00 02 	andl	r12,0x2,COH
8000b774:	0a 9b       	mov	r11,r5
8000b776:	18 0e       	add	lr,r12
8000b778:	e2 1b 00 84 	andl	r11,0x84,COH
8000b77c:	50 fc       	stdsp	sp[0x3c],r12
8000b77e:	50 3e       	stdsp	sp[0xc],lr
8000b780:	50 9b       	stdsp	sp[0x24],r11
8000b782:	c4 41       	brne	8000b80a <_vfprintf_r+0x178a>
8000b784:	40 8a       	lddsp	r10,sp[0x20]
8000b786:	1c 1a       	sub	r10,lr
8000b788:	50 4a       	stdsp	sp[0x10],r10
8000b78a:	58 0a       	cp.w	r10,0
8000b78c:	e0 89 00 1f 	brgt	8000b7ca <_vfprintf_r+0x174a>
8000b790:	c3 d8       	rjmp	8000b80a <_vfprintf_r+0x178a>
8000b792:	2f 09       	sub	r9,-16
8000b794:	2f f8       	sub	r8,-1
8000b796:	fb 49 06 90 	st.w	sp[1680],r9
8000b79a:	31 0e       	mov	lr,16
8000b79c:	4c f9       	lddpc	r9,8000b8d8 <_vfprintf_r+0x1858>
8000b79e:	87 1e       	st.w	r3[0x4],lr
8000b7a0:	87 09       	st.w	r3[0x0],r9
8000b7a2:	fb 48 06 8c 	st.w	sp[1676],r8
8000b7a6:	58 78       	cp.w	r8,7
8000b7a8:	e0 89 00 04 	brgt	8000b7b0 <_vfprintf_r+0x1730>
8000b7ac:	2f 83       	sub	r3,-8
8000b7ae:	c0 b8       	rjmp	8000b7c4 <_vfprintf_r+0x1744>
8000b7b0:	fa ca f9 78 	sub	r10,sp,-1672
8000b7b4:	02 9b       	mov	r11,r1
8000b7b6:	08 9c       	mov	r12,r4
8000b7b8:	f0 1f 00 49 	mcall	8000b8dc <_vfprintf_r+0x185c>
8000b7bc:	e0 81 04 27 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000b7c0:	fa c3 f9 e0 	sub	r3,sp,-1568
8000b7c4:	40 4c       	lddsp	r12,sp[0x10]
8000b7c6:	21 0c       	sub	r12,16
8000b7c8:	50 4c       	stdsp	sp[0x10],r12
8000b7ca:	fa f9 06 90 	ld.w	r9,sp[1680]
8000b7ce:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000b7d2:	4c 2a       	lddpc	r10,8000b8d8 <_vfprintf_r+0x1858>
8000b7d4:	40 4b       	lddsp	r11,sp[0x10]
8000b7d6:	59 0b       	cp.w	r11,16
8000b7d8:	fe 99 ff dd 	brgt	8000b792 <_vfprintf_r+0x1712>
8000b7dc:	16 09       	add	r9,r11
8000b7de:	2f f8       	sub	r8,-1
8000b7e0:	87 0a       	st.w	r3[0x0],r10
8000b7e2:	fb 49 06 90 	st.w	sp[1680],r9
8000b7e6:	87 1b       	st.w	r3[0x4],r11
8000b7e8:	fb 48 06 8c 	st.w	sp[1676],r8
8000b7ec:	58 78       	cp.w	r8,7
8000b7ee:	e0 89 00 04 	brgt	8000b7f6 <_vfprintf_r+0x1776>
8000b7f2:	2f 83       	sub	r3,-8
8000b7f4:	c0 b8       	rjmp	8000b80a <_vfprintf_r+0x178a>
8000b7f6:	fa ca f9 78 	sub	r10,sp,-1672
8000b7fa:	02 9b       	mov	r11,r1
8000b7fc:	08 9c       	mov	r12,r4
8000b7fe:	f0 1f 00 38 	mcall	8000b8dc <_vfprintf_r+0x185c>
8000b802:	e0 81 04 04 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000b806:	fa c3 f9 e0 	sub	r3,sp,-1568
8000b80a:	30 08       	mov	r8,0
8000b80c:	fb 39 06 bb 	ld.ub	r9,sp[1723]
8000b810:	f0 09 18 00 	cp.b	r9,r8
8000b814:	c1 f0       	breq	8000b852 <_vfprintf_r+0x17d2>
8000b816:	fa f8 06 90 	ld.w	r8,sp[1680]
8000b81a:	fa c9 f9 45 	sub	r9,sp,-1723
8000b81e:	2f f8       	sub	r8,-1
8000b820:	87 09       	st.w	r3[0x0],r9
8000b822:	fb 48 06 90 	st.w	sp[1680],r8
8000b826:	30 19       	mov	r9,1
8000b828:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000b82c:	87 19       	st.w	r3[0x4],r9
8000b82e:	2f f8       	sub	r8,-1
8000b830:	fb 48 06 8c 	st.w	sp[1676],r8
8000b834:	58 78       	cp.w	r8,7
8000b836:	e0 89 00 04 	brgt	8000b83e <_vfprintf_r+0x17be>
8000b83a:	2f 83       	sub	r3,-8
8000b83c:	c0 b8       	rjmp	8000b852 <_vfprintf_r+0x17d2>
8000b83e:	fa ca f9 78 	sub	r10,sp,-1672
8000b842:	02 9b       	mov	r11,r1
8000b844:	08 9c       	mov	r12,r4
8000b846:	f0 1f 00 26 	mcall	8000b8dc <_vfprintf_r+0x185c>
8000b84a:	e0 81 03 e0 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000b84e:	fa c3 f9 e0 	sub	r3,sp,-1568
8000b852:	40 fa       	lddsp	r10,sp[0x3c]
8000b854:	58 0a       	cp.w	r10,0
8000b856:	c1 f0       	breq	8000b894 <_vfprintf_r+0x1814>
8000b858:	30 29       	mov	r9,2
8000b85a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000b85e:	12 08       	add	r8,r9
8000b860:	87 19       	st.w	r3[0x4],r9
8000b862:	fb 48 06 90 	st.w	sp[1680],r8
8000b866:	fa c9 f9 48 	sub	r9,sp,-1720
8000b86a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000b86e:	87 09       	st.w	r3[0x0],r9
8000b870:	2f f8       	sub	r8,-1
8000b872:	fb 48 06 8c 	st.w	sp[1676],r8
8000b876:	58 78       	cp.w	r8,7
8000b878:	e0 89 00 04 	brgt	8000b880 <_vfprintf_r+0x1800>
8000b87c:	2f 83       	sub	r3,-8
8000b87e:	c0 b8       	rjmp	8000b894 <_vfprintf_r+0x1814>
8000b880:	fa ca f9 78 	sub	r10,sp,-1672
8000b884:	02 9b       	mov	r11,r1
8000b886:	08 9c       	mov	r12,r4
8000b888:	f0 1f 00 15 	mcall	8000b8dc <_vfprintf_r+0x185c>
8000b88c:	e0 81 03 bf 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000b890:	fa c3 f9 e0 	sub	r3,sp,-1568
8000b894:	40 98       	lddsp	r8,sp[0x24]
8000b896:	e0 48 00 80 	cp.w	r8,128
8000b89a:	c5 21       	brne	8000b93e <_vfprintf_r+0x18be>
8000b89c:	40 8e       	lddsp	lr,sp[0x20]
8000b89e:	40 3c       	lddsp	r12,sp[0xc]
8000b8a0:	18 1e       	sub	lr,r12
8000b8a2:	50 4e       	stdsp	sp[0x10],lr
8000b8a4:	58 0e       	cp.w	lr,0
8000b8a6:	e0 89 00 2c 	brgt	8000b8fe <_vfprintf_r+0x187e>
8000b8aa:	c4 a8       	rjmp	8000b93e <_vfprintf_r+0x18be>
8000b8ac:	2f 09       	sub	r9,-16
8000b8ae:	2f f8       	sub	r8,-1
8000b8b0:	48 cb       	lddpc	r11,8000b8e0 <_vfprintf_r+0x1860>
8000b8b2:	31 0a       	mov	r10,16
8000b8b4:	fb 49 06 90 	st.w	sp[1680],r9
8000b8b8:	87 0b       	st.w	r3[0x0],r11
8000b8ba:	87 1a       	st.w	r3[0x4],r10
8000b8bc:	fb 48 06 8c 	st.w	sp[1676],r8
8000b8c0:	58 78       	cp.w	r8,7
8000b8c2:	e0 89 00 11 	brgt	8000b8e4 <_vfprintf_r+0x1864>
8000b8c6:	2f 83       	sub	r3,-8
8000b8c8:	c1 88       	rjmp	8000b8f8 <_vfprintf_r+0x1878>
8000b8ca:	00 00       	add	r0,r0
8000b8cc:	80 00       	ld.sh	r0,r0[0x0]
8000b8ce:	9d 3c       	st.w	lr[0xc],r12
8000b8d0:	80 00       	ld.sh	r0,r0[0x0]
8000b8d2:	e3 5a 80 00 	st.h	r1[-32768],r10
8000b8d6:	e0 d2 80 00 	satsub.w	r2,r0,-32768
8000b8da:	f4 34 80 00 	sub	r4,-688128
8000b8de:	a0 60       	st.h	r0[0xc],r0
8000b8e0:	80 00       	ld.sh	r0,r0[0x0]
8000b8e2:	f4 44 fa ca 	cp.w	r4,-722230
8000b8e6:	f9 78 02 9b 	stcond	r12[667],r8
8000b8ea:	08 9c       	mov	r12,r4
8000b8ec:	f0 1f 00 4c 	mcall	8000ba1c <_vfprintf_r+0x199c>
8000b8f0:	e0 81 03 8d 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000b8f4:	fa c3 f9 e0 	sub	r3,sp,-1568
8000b8f8:	40 49       	lddsp	r9,sp[0x10]
8000b8fa:	21 09       	sub	r9,16
8000b8fc:	50 49       	stdsp	sp[0x10],r9
8000b8fe:	fa f9 06 90 	ld.w	r9,sp[1680]
8000b902:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000b906:	4c 7a       	lddpc	r10,8000ba20 <_vfprintf_r+0x19a0>
8000b908:	40 4e       	lddsp	lr,sp[0x10]
8000b90a:	59 0e       	cp.w	lr,16
8000b90c:	fe 99 ff d0 	brgt	8000b8ac <_vfprintf_r+0x182c>
8000b910:	1c 09       	add	r9,lr
8000b912:	2f f8       	sub	r8,-1
8000b914:	87 0a       	st.w	r3[0x0],r10
8000b916:	fb 49 06 90 	st.w	sp[1680],r9
8000b91a:	87 1e       	st.w	r3[0x4],lr
8000b91c:	fb 48 06 8c 	st.w	sp[1676],r8
8000b920:	58 78       	cp.w	r8,7
8000b922:	e0 89 00 04 	brgt	8000b92a <_vfprintf_r+0x18aa>
8000b926:	2f 83       	sub	r3,-8
8000b928:	c0 b8       	rjmp	8000b93e <_vfprintf_r+0x18be>
8000b92a:	fa ca f9 78 	sub	r10,sp,-1672
8000b92e:	02 9b       	mov	r11,r1
8000b930:	08 9c       	mov	r12,r4
8000b932:	f0 1f 00 3b 	mcall	8000ba1c <_vfprintf_r+0x199c>
8000b936:	e0 81 03 6a 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000b93a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000b93e:	40 2c       	lddsp	r12,sp[0x8]
8000b940:	04 1c       	sub	r12,r2
8000b942:	50 2c       	stdsp	sp[0x8],r12
8000b944:	58 0c       	cp.w	r12,0
8000b946:	e0 89 00 1f 	brgt	8000b984 <_vfprintf_r+0x1904>
8000b94a:	c3 d8       	rjmp	8000b9c4 <_vfprintf_r+0x1944>
8000b94c:	2f 09       	sub	r9,-16
8000b94e:	2f f8       	sub	r8,-1
8000b950:	4b 4b       	lddpc	r11,8000ba20 <_vfprintf_r+0x19a0>
8000b952:	31 0a       	mov	r10,16
8000b954:	fb 49 06 90 	st.w	sp[1680],r9
8000b958:	87 0b       	st.w	r3[0x0],r11
8000b95a:	87 1a       	st.w	r3[0x4],r10
8000b95c:	fb 48 06 8c 	st.w	sp[1676],r8
8000b960:	58 78       	cp.w	r8,7
8000b962:	e0 89 00 04 	brgt	8000b96a <_vfprintf_r+0x18ea>
8000b966:	2f 83       	sub	r3,-8
8000b968:	c0 b8       	rjmp	8000b97e <_vfprintf_r+0x18fe>
8000b96a:	fa ca f9 78 	sub	r10,sp,-1672
8000b96e:	02 9b       	mov	r11,r1
8000b970:	08 9c       	mov	r12,r4
8000b972:	f0 1f 00 2b 	mcall	8000ba1c <_vfprintf_r+0x199c>
8000b976:	e0 81 03 4a 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000b97a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000b97e:	40 29       	lddsp	r9,sp[0x8]
8000b980:	21 09       	sub	r9,16
8000b982:	50 29       	stdsp	sp[0x8],r9
8000b984:	fa f9 06 90 	ld.w	r9,sp[1680]
8000b988:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000b98c:	4a 5a       	lddpc	r10,8000ba20 <_vfprintf_r+0x19a0>
8000b98e:	40 2e       	lddsp	lr,sp[0x8]
8000b990:	59 0e       	cp.w	lr,16
8000b992:	fe 99 ff dd 	brgt	8000b94c <_vfprintf_r+0x18cc>
8000b996:	1c 09       	add	r9,lr
8000b998:	2f f8       	sub	r8,-1
8000b99a:	87 0a       	st.w	r3[0x0],r10
8000b99c:	fb 49 06 90 	st.w	sp[1680],r9
8000b9a0:	87 1e       	st.w	r3[0x4],lr
8000b9a2:	fb 48 06 8c 	st.w	sp[1676],r8
8000b9a6:	58 78       	cp.w	r8,7
8000b9a8:	e0 89 00 04 	brgt	8000b9b0 <_vfprintf_r+0x1930>
8000b9ac:	2f 83       	sub	r3,-8
8000b9ae:	c0 b8       	rjmp	8000b9c4 <_vfprintf_r+0x1944>
8000b9b0:	fa ca f9 78 	sub	r10,sp,-1672
8000b9b4:	02 9b       	mov	r11,r1
8000b9b6:	08 9c       	mov	r12,r4
8000b9b8:	f0 1f 00 19 	mcall	8000ba1c <_vfprintf_r+0x199c>
8000b9bc:	e0 81 03 27 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000b9c0:	fa c3 f9 e0 	sub	r3,sp,-1568
8000b9c4:	ed b5 00 08 	bld	r5,0x8
8000b9c8:	c0 b0       	breq	8000b9de <_vfprintf_r+0x195e>
8000b9ca:	fa f8 06 90 	ld.w	r8,sp[1680]
8000b9ce:	87 12       	st.w	r3[0x4],r2
8000b9d0:	87 06       	st.w	r3[0x0],r6
8000b9d2:	f0 02 00 02 	add	r2,r8,r2
8000b9d6:	fb 42 06 90 	st.w	sp[1680],r2
8000b9da:	e0 8f 01 db 	bral	8000bd90 <_vfprintf_r+0x1d10>
8000b9de:	e0 40 00 65 	cp.w	r0,101
8000b9e2:	e0 8a 01 dd 	brle	8000bd9c <_vfprintf_r+0x1d1c>
8000b9e6:	30 08       	mov	r8,0
8000b9e8:	30 09       	mov	r9,0
8000b9ea:	40 5b       	lddsp	r11,sp[0x14]
8000b9ec:	40 7a       	lddsp	r10,sp[0x1c]
8000b9ee:	f0 1f 00 0e 	mcall	8000ba24 <_vfprintf_r+0x19a4>
8000b9f2:	c7 e0       	breq	8000baee <_vfprintf_r+0x1a6e>
8000b9f4:	fa f8 06 90 	ld.w	r8,sp[1680]
8000b9f8:	48 c9       	lddpc	r9,8000ba28 <_vfprintf_r+0x19a8>
8000b9fa:	2f f8       	sub	r8,-1
8000b9fc:	87 09       	st.w	r3[0x0],r9
8000b9fe:	fb 48 06 90 	st.w	sp[1680],r8
8000ba02:	30 19       	mov	r9,1
8000ba04:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000ba08:	87 19       	st.w	r3[0x4],r9
8000ba0a:	2f f8       	sub	r8,-1
8000ba0c:	fb 48 06 8c 	st.w	sp[1676],r8
8000ba10:	58 78       	cp.w	r8,7
8000ba12:	e0 89 00 0d 	brgt	8000ba2c <_vfprintf_r+0x19ac>
8000ba16:	2f 83       	sub	r3,-8
8000ba18:	c1 48       	rjmp	8000ba40 <_vfprintf_r+0x19c0>
8000ba1a:	00 00       	add	r0,r0
8000ba1c:	80 00       	ld.sh	r0,r0[0x0]
8000ba1e:	a0 60       	st.h	r0[0xc],r0
8000ba20:	80 00       	ld.sh	r0,r0[0x0]
8000ba22:	f4 44 80 00 	cp.w	r4,-753664
8000ba26:	df d6       	*unknown*
8000ba28:	80 00       	ld.sh	r0,r0[0x0]
8000ba2a:	f4 30 fa ca 	sub	r0,-656694
8000ba2e:	f9 78 02 9b 	stcond	r12[667],r8
8000ba32:	08 9c       	mov	r12,r4
8000ba34:	f0 1f 00 78 	mcall	8000bc14 <_vfprintf_r+0x1b94>
8000ba38:	e0 81 02 e9 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000ba3c:	fa c3 f9 e0 	sub	r3,sp,-1568
8000ba40:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000ba44:	40 6c       	lddsp	r12,sp[0x18]
8000ba46:	18 38       	cp.w	r8,r12
8000ba48:	c0 55       	brlt	8000ba52 <_vfprintf_r+0x19d2>
8000ba4a:	ed b5 00 00 	bld	r5,0x0
8000ba4e:	e0 81 02 6d 	brne	8000bf28 <_vfprintf_r+0x1ea8>
8000ba52:	fa f8 06 90 	ld.w	r8,sp[1680]
8000ba56:	2f f8       	sub	r8,-1
8000ba58:	40 cb       	lddsp	r11,sp[0x30]
8000ba5a:	fb 48 06 90 	st.w	sp[1680],r8
8000ba5e:	30 19       	mov	r9,1
8000ba60:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000ba64:	87 0b       	st.w	r3[0x0],r11
8000ba66:	2f f8       	sub	r8,-1
8000ba68:	87 19       	st.w	r3[0x4],r9
8000ba6a:	fb 48 06 8c 	st.w	sp[1676],r8
8000ba6e:	58 78       	cp.w	r8,7
8000ba70:	e0 89 00 04 	brgt	8000ba78 <_vfprintf_r+0x19f8>
8000ba74:	2f 83       	sub	r3,-8
8000ba76:	c0 b8       	rjmp	8000ba8c <_vfprintf_r+0x1a0c>
8000ba78:	fa ca f9 78 	sub	r10,sp,-1672
8000ba7c:	02 9b       	mov	r11,r1
8000ba7e:	08 9c       	mov	r12,r4
8000ba80:	f0 1f 00 65 	mcall	8000bc14 <_vfprintf_r+0x1b94>
8000ba84:	e0 81 02 c3 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000ba88:	fa c3 f9 e0 	sub	r3,sp,-1568
8000ba8c:	40 66       	lddsp	r6,sp[0x18]
8000ba8e:	20 16       	sub	r6,1
8000ba90:	58 06       	cp.w	r6,0
8000ba92:	e0 89 00 1d 	brgt	8000bacc <_vfprintf_r+0x1a4c>
8000ba96:	e0 8f 02 49 	bral	8000bf28 <_vfprintf_r+0x1ea8>
8000ba9a:	2f 09       	sub	r9,-16
8000ba9c:	2f f8       	sub	r8,-1
8000ba9e:	fb 49 06 90 	st.w	sp[1680],r9
8000baa2:	87 02       	st.w	r3[0x0],r2
8000baa4:	87 10       	st.w	r3[0x4],r0
8000baa6:	fb 48 06 8c 	st.w	sp[1676],r8
8000baaa:	58 78       	cp.w	r8,7
8000baac:	e0 89 00 04 	brgt	8000bab4 <_vfprintf_r+0x1a34>
8000bab0:	2f 83       	sub	r3,-8
8000bab2:	c0 b8       	rjmp	8000bac8 <_vfprintf_r+0x1a48>
8000bab4:	fa ca f9 78 	sub	r10,sp,-1672
8000bab8:	02 9b       	mov	r11,r1
8000baba:	08 9c       	mov	r12,r4
8000babc:	f0 1f 00 56 	mcall	8000bc14 <_vfprintf_r+0x1b94>
8000bac0:	e0 81 02 a5 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bac4:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bac8:	21 06       	sub	r6,16
8000baca:	c0 38       	rjmp	8000bad0 <_vfprintf_r+0x1a50>
8000bacc:	4d 32       	lddpc	r2,8000bc18 <_vfprintf_r+0x1b98>
8000bace:	31 00       	mov	r0,16
8000bad0:	fa f9 06 90 	ld.w	r9,sp[1680]
8000bad4:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bad8:	4d 0a       	lddpc	r10,8000bc18 <_vfprintf_r+0x1b98>
8000bada:	59 06       	cp.w	r6,16
8000badc:	fe 99 ff df 	brgt	8000ba9a <_vfprintf_r+0x1a1a>
8000bae0:	0c 09       	add	r9,r6
8000bae2:	87 0a       	st.w	r3[0x0],r10
8000bae4:	fb 49 06 90 	st.w	sp[1680],r9
8000bae8:	2f f8       	sub	r8,-1
8000baea:	87 16       	st.w	r3[0x4],r6
8000baec:	c5 59       	rjmp	8000bd96 <_vfprintf_r+0x1d16>
8000baee:	fa fa 06 ac 	ld.w	r10,sp[1708]
8000baf2:	58 0a       	cp.w	r10,0
8000baf4:	e0 89 00 96 	brgt	8000bc20 <_vfprintf_r+0x1ba0>
8000baf8:	fa f8 06 90 	ld.w	r8,sp[1680]
8000bafc:	4c 89       	lddpc	r9,8000bc1c <_vfprintf_r+0x1b9c>
8000bafe:	2f f8       	sub	r8,-1
8000bb00:	87 09       	st.w	r3[0x0],r9
8000bb02:	fb 48 06 90 	st.w	sp[1680],r8
8000bb06:	30 19       	mov	r9,1
8000bb08:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bb0c:	87 19       	st.w	r3[0x4],r9
8000bb0e:	2f f8       	sub	r8,-1
8000bb10:	fb 48 06 8c 	st.w	sp[1676],r8
8000bb14:	58 78       	cp.w	r8,7
8000bb16:	e0 89 00 04 	brgt	8000bb1e <_vfprintf_r+0x1a9e>
8000bb1a:	2f 83       	sub	r3,-8
8000bb1c:	c0 b8       	rjmp	8000bb32 <_vfprintf_r+0x1ab2>
8000bb1e:	fa ca f9 78 	sub	r10,sp,-1672
8000bb22:	02 9b       	mov	r11,r1
8000bb24:	08 9c       	mov	r12,r4
8000bb26:	f0 1f 00 3c 	mcall	8000bc14 <_vfprintf_r+0x1b94>
8000bb2a:	e0 81 02 70 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bb2e:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bb32:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000bb36:	58 08       	cp.w	r8,0
8000bb38:	c0 81       	brne	8000bb48 <_vfprintf_r+0x1ac8>
8000bb3a:	40 6a       	lddsp	r10,sp[0x18]
8000bb3c:	58 0a       	cp.w	r10,0
8000bb3e:	c0 51       	brne	8000bb48 <_vfprintf_r+0x1ac8>
8000bb40:	ed b5 00 00 	bld	r5,0x0
8000bb44:	e0 81 01 f2 	brne	8000bf28 <_vfprintf_r+0x1ea8>
8000bb48:	40 c9       	lddsp	r9,sp[0x30]
8000bb4a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000bb4e:	2f f8       	sub	r8,-1
8000bb50:	87 09       	st.w	r3[0x0],r9
8000bb52:	fb 48 06 90 	st.w	sp[1680],r8
8000bb56:	30 19       	mov	r9,1
8000bb58:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bb5c:	87 19       	st.w	r3[0x4],r9
8000bb5e:	2f f8       	sub	r8,-1
8000bb60:	fb 48 06 8c 	st.w	sp[1676],r8
8000bb64:	58 78       	cp.w	r8,7
8000bb66:	e0 89 00 04 	brgt	8000bb6e <_vfprintf_r+0x1aee>
8000bb6a:	2f 83       	sub	r3,-8
8000bb6c:	c0 b8       	rjmp	8000bb82 <_vfprintf_r+0x1b02>
8000bb6e:	fa ca f9 78 	sub	r10,sp,-1672
8000bb72:	02 9b       	mov	r11,r1
8000bb74:	08 9c       	mov	r12,r4
8000bb76:	f0 1f 00 28 	mcall	8000bc14 <_vfprintf_r+0x1b94>
8000bb7a:	e0 81 02 48 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bb7e:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bb82:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000bb86:	5c 32       	neg	r2
8000bb88:	58 02       	cp.w	r2,0
8000bb8a:	e0 89 00 1d 	brgt	8000bbc4 <_vfprintf_r+0x1b44>
8000bb8e:	c3 b8       	rjmp	8000bc04 <_vfprintf_r+0x1b84>
8000bb90:	2f 09       	sub	r9,-16
8000bb92:	2f f8       	sub	r8,-1
8000bb94:	31 0e       	mov	lr,16
8000bb96:	fb 49 06 90 	st.w	sp[1680],r9
8000bb9a:	87 00       	st.w	r3[0x0],r0
8000bb9c:	87 1e       	st.w	r3[0x4],lr
8000bb9e:	fb 48 06 8c 	st.w	sp[1676],r8
8000bba2:	58 78       	cp.w	r8,7
8000bba4:	e0 89 00 04 	brgt	8000bbac <_vfprintf_r+0x1b2c>
8000bba8:	2f 83       	sub	r3,-8
8000bbaa:	c0 b8       	rjmp	8000bbc0 <_vfprintf_r+0x1b40>
8000bbac:	fa ca f9 78 	sub	r10,sp,-1672
8000bbb0:	02 9b       	mov	r11,r1
8000bbb2:	08 9c       	mov	r12,r4
8000bbb4:	f0 1f 00 18 	mcall	8000bc14 <_vfprintf_r+0x1b94>
8000bbb8:	e0 81 02 29 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bbbc:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bbc0:	21 02       	sub	r2,16
8000bbc2:	c0 28       	rjmp	8000bbc6 <_vfprintf_r+0x1b46>
8000bbc4:	49 50       	lddpc	r0,8000bc18 <_vfprintf_r+0x1b98>
8000bbc6:	fa f9 06 90 	ld.w	r9,sp[1680]
8000bbca:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bbce:	49 3a       	lddpc	r10,8000bc18 <_vfprintf_r+0x1b98>
8000bbd0:	59 02       	cp.w	r2,16
8000bbd2:	fe 99 ff df 	brgt	8000bb90 <_vfprintf_r+0x1b10>
8000bbd6:	04 09       	add	r9,r2
8000bbd8:	2f f8       	sub	r8,-1
8000bbda:	87 0a       	st.w	r3[0x0],r10
8000bbdc:	fb 49 06 90 	st.w	sp[1680],r9
8000bbe0:	87 12       	st.w	r3[0x4],r2
8000bbe2:	fb 48 06 8c 	st.w	sp[1676],r8
8000bbe6:	58 78       	cp.w	r8,7
8000bbe8:	e0 89 00 04 	brgt	8000bbf0 <_vfprintf_r+0x1b70>
8000bbec:	2f 83       	sub	r3,-8
8000bbee:	c0 b8       	rjmp	8000bc04 <_vfprintf_r+0x1b84>
8000bbf0:	fa ca f9 78 	sub	r10,sp,-1672
8000bbf4:	02 9b       	mov	r11,r1
8000bbf6:	08 9c       	mov	r12,r4
8000bbf8:	f0 1f 00 07 	mcall	8000bc14 <_vfprintf_r+0x1b94>
8000bbfc:	e0 81 02 07 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bc00:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bc04:	40 6c       	lddsp	r12,sp[0x18]
8000bc06:	fa f8 06 90 	ld.w	r8,sp[1680]
8000bc0a:	87 06       	st.w	r3[0x0],r6
8000bc0c:	87 1c       	st.w	r3[0x4],r12
8000bc0e:	18 08       	add	r8,r12
8000bc10:	cb e8       	rjmp	8000bd8c <_vfprintf_r+0x1d0c>
8000bc12:	00 00       	add	r0,r0
8000bc14:	80 00       	ld.sh	r0,r0[0x0]
8000bc16:	a0 60       	st.h	r0[0xc],r0
8000bc18:	80 00       	ld.sh	r0,r0[0x0]
8000bc1a:	f4 44 80 00 	cp.w	r4,-753664
8000bc1e:	f4 30 fa f9 	sub	r0,-656647
8000bc22:	06 90       	mov	r0,r3
8000bc24:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bc28:	40 6b       	lddsp	r11,sp[0x18]
8000bc2a:	16 3a       	cp.w	r10,r11
8000bc2c:	c6 d5       	brlt	8000bd06 <_vfprintf_r+0x1c86>
8000bc2e:	16 09       	add	r9,r11
8000bc30:	2f f8       	sub	r8,-1
8000bc32:	87 06       	st.w	r3[0x0],r6
8000bc34:	fb 49 06 90 	st.w	sp[1680],r9
8000bc38:	87 1b       	st.w	r3[0x4],r11
8000bc3a:	fb 48 06 8c 	st.w	sp[1676],r8
8000bc3e:	58 78       	cp.w	r8,7
8000bc40:	e0 89 00 04 	brgt	8000bc48 <_vfprintf_r+0x1bc8>
8000bc44:	2f 83       	sub	r3,-8
8000bc46:	c0 b8       	rjmp	8000bc5c <_vfprintf_r+0x1bdc>
8000bc48:	fa ca f9 78 	sub	r10,sp,-1672
8000bc4c:	02 9b       	mov	r11,r1
8000bc4e:	08 9c       	mov	r12,r4
8000bc50:	f0 1f 00 6f 	mcall	8000be0c <_vfprintf_r+0x1d8c>
8000bc54:	e0 81 01 db 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bc58:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bc5c:	fa f6 06 ac 	ld.w	r6,sp[1708]
8000bc60:	40 6a       	lddsp	r10,sp[0x18]
8000bc62:	14 16       	sub	r6,r10
8000bc64:	58 06       	cp.w	r6,0
8000bc66:	e0 89 00 1c 	brgt	8000bc9e <_vfprintf_r+0x1c1e>
8000bc6a:	c3 b8       	rjmp	8000bce0 <_vfprintf_r+0x1c60>
8000bc6c:	2f 09       	sub	r9,-16
8000bc6e:	2f f8       	sub	r8,-1
8000bc70:	fb 49 06 90 	st.w	sp[1680],r9
8000bc74:	87 02       	st.w	r3[0x0],r2
8000bc76:	87 10       	st.w	r3[0x4],r0
8000bc78:	fb 48 06 8c 	st.w	sp[1676],r8
8000bc7c:	58 78       	cp.w	r8,7
8000bc7e:	e0 89 00 04 	brgt	8000bc86 <_vfprintf_r+0x1c06>
8000bc82:	2f 83       	sub	r3,-8
8000bc84:	c0 b8       	rjmp	8000bc9a <_vfprintf_r+0x1c1a>
8000bc86:	fa ca f9 78 	sub	r10,sp,-1672
8000bc8a:	02 9b       	mov	r11,r1
8000bc8c:	08 9c       	mov	r12,r4
8000bc8e:	f0 1f 00 60 	mcall	8000be0c <_vfprintf_r+0x1d8c>
8000bc92:	e0 81 01 bc 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bc96:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bc9a:	21 06       	sub	r6,16
8000bc9c:	c0 38       	rjmp	8000bca2 <_vfprintf_r+0x1c22>
8000bc9e:	4d d2       	lddpc	r2,8000be10 <_vfprintf_r+0x1d90>
8000bca0:	31 00       	mov	r0,16
8000bca2:	fa f9 06 90 	ld.w	r9,sp[1680]
8000bca6:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bcaa:	4d aa       	lddpc	r10,8000be10 <_vfprintf_r+0x1d90>
8000bcac:	59 06       	cp.w	r6,16
8000bcae:	fe 99 ff df 	brgt	8000bc6c <_vfprintf_r+0x1bec>
8000bcb2:	0c 09       	add	r9,r6
8000bcb4:	2f f8       	sub	r8,-1
8000bcb6:	87 0a       	st.w	r3[0x0],r10
8000bcb8:	fb 49 06 90 	st.w	sp[1680],r9
8000bcbc:	87 16       	st.w	r3[0x4],r6
8000bcbe:	fb 48 06 8c 	st.w	sp[1676],r8
8000bcc2:	58 78       	cp.w	r8,7
8000bcc4:	e0 89 00 04 	brgt	8000bccc <_vfprintf_r+0x1c4c>
8000bcc8:	2f 83       	sub	r3,-8
8000bcca:	c0 b8       	rjmp	8000bce0 <_vfprintf_r+0x1c60>
8000bccc:	fa ca f9 78 	sub	r10,sp,-1672
8000bcd0:	02 9b       	mov	r11,r1
8000bcd2:	08 9c       	mov	r12,r4
8000bcd4:	f0 1f 00 4e 	mcall	8000be0c <_vfprintf_r+0x1d8c>
8000bcd8:	e0 81 01 99 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bcdc:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bce0:	ed b5 00 00 	bld	r5,0x0
8000bce4:	e0 81 01 22 	brne	8000bf28 <_vfprintf_r+0x1ea8>
8000bce8:	40 c9       	lddsp	r9,sp[0x30]
8000bcea:	fa f8 06 90 	ld.w	r8,sp[1680]
8000bcee:	2f f8       	sub	r8,-1
8000bcf0:	87 09       	st.w	r3[0x0],r9
8000bcf2:	fb 48 06 90 	st.w	sp[1680],r8
8000bcf6:	30 19       	mov	r9,1
8000bcf8:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bcfc:	87 19       	st.w	r3[0x4],r9
8000bcfe:	2f f8       	sub	r8,-1
8000bd00:	fb 48 06 8c 	st.w	sp[1676],r8
8000bd04:	c0 49       	rjmp	8000bf0c <_vfprintf_r+0x1e8c>
8000bd06:	14 09       	add	r9,r10
8000bd08:	2f f8       	sub	r8,-1
8000bd0a:	fb 49 06 90 	st.w	sp[1680],r9
8000bd0e:	87 06       	st.w	r3[0x0],r6
8000bd10:	87 1a       	st.w	r3[0x4],r10
8000bd12:	fb 48 06 8c 	st.w	sp[1676],r8
8000bd16:	58 78       	cp.w	r8,7
8000bd18:	e0 89 00 04 	brgt	8000bd20 <_vfprintf_r+0x1ca0>
8000bd1c:	2f 83       	sub	r3,-8
8000bd1e:	c0 b8       	rjmp	8000bd34 <_vfprintf_r+0x1cb4>
8000bd20:	fa ca f9 78 	sub	r10,sp,-1672
8000bd24:	02 9b       	mov	r11,r1
8000bd26:	08 9c       	mov	r12,r4
8000bd28:	f0 1f 00 39 	mcall	8000be0c <_vfprintf_r+0x1d8c>
8000bd2c:	e0 81 01 6f 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bd30:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bd34:	40 c8       	lddsp	r8,sp[0x30]
8000bd36:	87 08       	st.w	r3[0x0],r8
8000bd38:	fa f8 06 90 	ld.w	r8,sp[1680]
8000bd3c:	2f f8       	sub	r8,-1
8000bd3e:	30 19       	mov	r9,1
8000bd40:	fb 48 06 90 	st.w	sp[1680],r8
8000bd44:	87 19       	st.w	r3[0x4],r9
8000bd46:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bd4a:	2f f8       	sub	r8,-1
8000bd4c:	fb 48 06 8c 	st.w	sp[1676],r8
8000bd50:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000bd54:	58 78       	cp.w	r8,7
8000bd56:	e0 89 00 04 	brgt	8000bd5e <_vfprintf_r+0x1cde>
8000bd5a:	2f 83       	sub	r3,-8
8000bd5c:	c0 b8       	rjmp	8000bd72 <_vfprintf_r+0x1cf2>
8000bd5e:	fa ca f9 78 	sub	r10,sp,-1672
8000bd62:	02 9b       	mov	r11,r1
8000bd64:	08 9c       	mov	r12,r4
8000bd66:	f0 1f 00 2a 	mcall	8000be0c <_vfprintf_r+0x1d8c>
8000bd6a:	e0 81 01 50 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bd6e:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bd72:	04 06       	add	r6,r2
8000bd74:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000bd78:	87 06       	st.w	r3[0x0],r6
8000bd7a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000bd7e:	40 66       	lddsp	r6,sp[0x18]
8000bd80:	40 6e       	lddsp	lr,sp[0x18]
8000bd82:	10 16       	sub	r6,r8
8000bd84:	f2 08 01 08 	sub	r8,r9,r8
8000bd88:	87 16       	st.w	r3[0x4],r6
8000bd8a:	1c 08       	add	r8,lr
8000bd8c:	fb 48 06 90 	st.w	sp[1680],r8
8000bd90:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bd94:	2f f8       	sub	r8,-1
8000bd96:	fb 48 06 8c 	st.w	sp[1676],r8
8000bd9a:	cb 98       	rjmp	8000bf0c <_vfprintf_r+0x1e8c>
8000bd9c:	40 6c       	lddsp	r12,sp[0x18]
8000bd9e:	58 1c       	cp.w	r12,1
8000bda0:	e0 89 00 06 	brgt	8000bdac <_vfprintf_r+0x1d2c>
8000bda4:	ed b5 00 00 	bld	r5,0x0
8000bda8:	e0 81 00 87 	brne	8000beb6 <_vfprintf_r+0x1e36>
8000bdac:	fa f8 06 90 	ld.w	r8,sp[1680]
8000bdb0:	2f f8       	sub	r8,-1
8000bdb2:	30 19       	mov	r9,1
8000bdb4:	fb 48 06 90 	st.w	sp[1680],r8
8000bdb8:	87 06       	st.w	r3[0x0],r6
8000bdba:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bdbe:	87 19       	st.w	r3[0x4],r9
8000bdc0:	2f f8       	sub	r8,-1
8000bdc2:	fb 48 06 8c 	st.w	sp[1676],r8
8000bdc6:	58 78       	cp.w	r8,7
8000bdc8:	e0 89 00 04 	brgt	8000bdd0 <_vfprintf_r+0x1d50>
8000bdcc:	2f 83       	sub	r3,-8
8000bdce:	c0 b8       	rjmp	8000bde4 <_vfprintf_r+0x1d64>
8000bdd0:	fa ca f9 78 	sub	r10,sp,-1672
8000bdd4:	02 9b       	mov	r11,r1
8000bdd6:	08 9c       	mov	r12,r4
8000bdd8:	f0 1f 00 0d 	mcall	8000be0c <_vfprintf_r+0x1d8c>
8000bddc:	e0 81 01 17 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bde0:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bde4:	fa f8 06 90 	ld.w	r8,sp[1680]
8000bde8:	2f f8       	sub	r8,-1
8000bdea:	40 cb       	lddsp	r11,sp[0x30]
8000bdec:	fb 48 06 90 	st.w	sp[1680],r8
8000bdf0:	30 19       	mov	r9,1
8000bdf2:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bdf6:	87 0b       	st.w	r3[0x0],r11
8000bdf8:	2f f8       	sub	r8,-1
8000bdfa:	87 19       	st.w	r3[0x4],r9
8000bdfc:	fb 48 06 8c 	st.w	sp[1676],r8
8000be00:	58 78       	cp.w	r8,7
8000be02:	e0 89 00 09 	brgt	8000be14 <_vfprintf_r+0x1d94>
8000be06:	2f 83       	sub	r3,-8
8000be08:	c1 08       	rjmp	8000be28 <_vfprintf_r+0x1da8>
8000be0a:	00 00       	add	r0,r0
8000be0c:	80 00       	ld.sh	r0,r0[0x0]
8000be0e:	a0 60       	st.h	r0[0xc],r0
8000be10:	80 00       	ld.sh	r0,r0[0x0]
8000be12:	f4 44 fa ca 	cp.w	r4,-722230
8000be16:	f9 78 02 9b 	stcond	r12[667],r8
8000be1a:	08 9c       	mov	r12,r4
8000be1c:	f0 1f 00 6f 	mcall	8000bfd8 <_vfprintf_r+0x1f58>
8000be20:	e0 81 00 f5 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000be24:	fa c3 f9 e0 	sub	r3,sp,-1568
8000be28:	30 08       	mov	r8,0
8000be2a:	30 09       	mov	r9,0
8000be2c:	40 5b       	lddsp	r11,sp[0x14]
8000be2e:	40 7a       	lddsp	r10,sp[0x1c]
8000be30:	f0 1f 00 6b 	mcall	8000bfdc <_vfprintf_r+0x1f5c>
8000be34:	40 68       	lddsp	r8,sp[0x18]
8000be36:	20 18       	sub	r8,1
8000be38:	58 0c       	cp.w	r12,0
8000be3a:	c0 d1       	brne	8000be54 <_vfprintf_r+0x1dd4>
8000be3c:	2f f6       	sub	r6,-1
8000be3e:	87 18       	st.w	r3[0x4],r8
8000be40:	87 06       	st.w	r3[0x0],r6
8000be42:	fa f6 06 90 	ld.w	r6,sp[1680]
8000be46:	10 06       	add	r6,r8
8000be48:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000be4c:	fb 46 06 90 	st.w	sp[1680],r6
8000be50:	2f f8       	sub	r8,-1
8000be52:	c2 f8       	rjmp	8000beb0 <_vfprintf_r+0x1e30>
8000be54:	10 96       	mov	r6,r8
8000be56:	58 08       	cp.w	r8,0
8000be58:	e0 89 00 1c 	brgt	8000be90 <_vfprintf_r+0x1e10>
8000be5c:	c4 98       	rjmp	8000beee <_vfprintf_r+0x1e6e>
8000be5e:	2f 09       	sub	r9,-16
8000be60:	2f f8       	sub	r8,-1
8000be62:	fb 49 06 90 	st.w	sp[1680],r9
8000be66:	87 02       	st.w	r3[0x0],r2
8000be68:	87 10       	st.w	r3[0x4],r0
8000be6a:	fb 48 06 8c 	st.w	sp[1676],r8
8000be6e:	58 78       	cp.w	r8,7
8000be70:	e0 89 00 04 	brgt	8000be78 <_vfprintf_r+0x1df8>
8000be74:	2f 83       	sub	r3,-8
8000be76:	c0 b8       	rjmp	8000be8c <_vfprintf_r+0x1e0c>
8000be78:	fa ca f9 78 	sub	r10,sp,-1672
8000be7c:	02 9b       	mov	r11,r1
8000be7e:	08 9c       	mov	r12,r4
8000be80:	f0 1f 00 56 	mcall	8000bfd8 <_vfprintf_r+0x1f58>
8000be84:	e0 81 00 c3 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000be88:	fa c3 f9 e0 	sub	r3,sp,-1568
8000be8c:	21 06       	sub	r6,16
8000be8e:	c0 38       	rjmp	8000be94 <_vfprintf_r+0x1e14>
8000be90:	4d 42       	lddpc	r2,8000bfe0 <_vfprintf_r+0x1f60>
8000be92:	31 00       	mov	r0,16
8000be94:	fa f9 06 90 	ld.w	r9,sp[1680]
8000be98:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000be9c:	4d 1a       	lddpc	r10,8000bfe0 <_vfprintf_r+0x1f60>
8000be9e:	59 06       	cp.w	r6,16
8000bea0:	fe 99 ff df 	brgt	8000be5e <_vfprintf_r+0x1dde>
8000bea4:	0c 09       	add	r9,r6
8000bea6:	87 0a       	st.w	r3[0x0],r10
8000bea8:	fb 49 06 90 	st.w	sp[1680],r9
8000beac:	2f f8       	sub	r8,-1
8000beae:	87 16       	st.w	r3[0x4],r6
8000beb0:	fb 48 06 8c 	st.w	sp[1676],r8
8000beb4:	c0 e8       	rjmp	8000bed0 <_vfprintf_r+0x1e50>
8000beb6:	fa f8 06 90 	ld.w	r8,sp[1680]
8000beba:	2f f8       	sub	r8,-1
8000bebc:	30 19       	mov	r9,1
8000bebe:	fb 48 06 90 	st.w	sp[1680],r8
8000bec2:	87 06       	st.w	r3[0x0],r6
8000bec4:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bec8:	87 19       	st.w	r3[0x4],r9
8000beca:	2f f8       	sub	r8,-1
8000becc:	fb 48 06 8c 	st.w	sp[1676],r8
8000bed0:	58 78       	cp.w	r8,7
8000bed2:	e0 89 00 04 	brgt	8000beda <_vfprintf_r+0x1e5a>
8000bed6:	2f 83       	sub	r3,-8
8000bed8:	c0 b8       	rjmp	8000beee <_vfprintf_r+0x1e6e>
8000beda:	fa ca f9 78 	sub	r10,sp,-1672
8000bede:	02 9b       	mov	r11,r1
8000bee0:	08 9c       	mov	r12,r4
8000bee2:	f0 1f 00 3e 	mcall	8000bfd8 <_vfprintf_r+0x1f58>
8000bee6:	e0 81 00 92 	brne	8000c00a <_vfprintf_r+0x1f8a>
8000beea:	fa c3 f9 e0 	sub	r3,sp,-1568
8000beee:	40 ea       	lddsp	r10,sp[0x38]
8000bef0:	fa f8 06 90 	ld.w	r8,sp[1680]
8000bef4:	14 08       	add	r8,r10
8000bef6:	fa c9 f9 64 	sub	r9,sp,-1692
8000befa:	fb 48 06 90 	st.w	sp[1680],r8
8000befe:	87 1a       	st.w	r3[0x4],r10
8000bf00:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bf04:	87 09       	st.w	r3[0x0],r9
8000bf06:	2f f8       	sub	r8,-1
8000bf08:	fb 48 06 8c 	st.w	sp[1676],r8
8000bf0c:	58 78       	cp.w	r8,7
8000bf0e:	e0 89 00 04 	brgt	8000bf16 <_vfprintf_r+0x1e96>
8000bf12:	2f 83       	sub	r3,-8
8000bf14:	c0 a8       	rjmp	8000bf28 <_vfprintf_r+0x1ea8>
8000bf16:	fa ca f9 78 	sub	r10,sp,-1672
8000bf1a:	02 9b       	mov	r11,r1
8000bf1c:	08 9c       	mov	r12,r4
8000bf1e:	f0 1f 00 2f 	mcall	8000bfd8 <_vfprintf_r+0x1f58>
8000bf22:	c7 41       	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bf24:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bf28:	e2 15 00 04 	andl	r5,0x4,COH
8000bf2c:	c3 d0       	breq	8000bfa6 <_vfprintf_r+0x1f26>
8000bf2e:	40 86       	lddsp	r6,sp[0x20]
8000bf30:	40 39       	lddsp	r9,sp[0xc]
8000bf32:	12 16       	sub	r6,r9
8000bf34:	58 06       	cp.w	r6,0
8000bf36:	e0 89 00 1a 	brgt	8000bf6a <_vfprintf_r+0x1eea>
8000bf3a:	c3 68       	rjmp	8000bfa6 <_vfprintf_r+0x1f26>
8000bf3c:	2f 09       	sub	r9,-16
8000bf3e:	2f f8       	sub	r8,-1
8000bf40:	fb 49 06 90 	st.w	sp[1680],r9
8000bf44:	87 05       	st.w	r3[0x0],r5
8000bf46:	87 12       	st.w	r3[0x4],r2
8000bf48:	fb 48 06 8c 	st.w	sp[1676],r8
8000bf4c:	58 78       	cp.w	r8,7
8000bf4e:	e0 89 00 04 	brgt	8000bf56 <_vfprintf_r+0x1ed6>
8000bf52:	2f 83       	sub	r3,-8
8000bf54:	c0 98       	rjmp	8000bf66 <_vfprintf_r+0x1ee6>
8000bf56:	00 9a       	mov	r10,r0
8000bf58:	02 9b       	mov	r11,r1
8000bf5a:	08 9c       	mov	r12,r4
8000bf5c:	f0 1f 00 1f 	mcall	8000bfd8 <_vfprintf_r+0x1f58>
8000bf60:	c5 51       	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bf62:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bf66:	21 06       	sub	r6,16
8000bf68:	c0 58       	rjmp	8000bf72 <_vfprintf_r+0x1ef2>
8000bf6a:	49 f5       	lddpc	r5,8000bfe4 <_vfprintf_r+0x1f64>
8000bf6c:	31 02       	mov	r2,16
8000bf6e:	fa c0 f9 78 	sub	r0,sp,-1672
8000bf72:	fa f9 06 90 	ld.w	r9,sp[1680]
8000bf76:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000bf7a:	49 ba       	lddpc	r10,8000bfe4 <_vfprintf_r+0x1f64>
8000bf7c:	59 06       	cp.w	r6,16
8000bf7e:	fe 99 ff df 	brgt	8000bf3c <_vfprintf_r+0x1ebc>
8000bf82:	0c 09       	add	r9,r6
8000bf84:	2f f8       	sub	r8,-1
8000bf86:	87 0a       	st.w	r3[0x0],r10
8000bf88:	87 16       	st.w	r3[0x4],r6
8000bf8a:	fb 49 06 90 	st.w	sp[1680],r9
8000bf8e:	fb 48 06 8c 	st.w	sp[1676],r8
8000bf92:	58 78       	cp.w	r8,7
8000bf94:	e0 8a 00 09 	brle	8000bfa6 <_vfprintf_r+0x1f26>
8000bf98:	fa ca f9 78 	sub	r10,sp,-1672
8000bf9c:	02 9b       	mov	r11,r1
8000bf9e:	08 9c       	mov	r12,r4
8000bfa0:	f0 1f 00 0e 	mcall	8000bfd8 <_vfprintf_r+0x1f58>
8000bfa4:	c3 31       	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bfa6:	40 bc       	lddsp	r12,sp[0x2c]
8000bfa8:	40 36       	lddsp	r6,sp[0xc]
8000bfaa:	40 8e       	lddsp	lr,sp[0x20]
8000bfac:	ec 0e 0c 48 	max	r8,r6,lr
8000bfb0:	10 0c       	add	r12,r8
8000bfb2:	50 bc       	stdsp	sp[0x2c],r12
8000bfb4:	fa f8 06 90 	ld.w	r8,sp[1680]
8000bfb8:	58 08       	cp.w	r8,0
8000bfba:	c0 80       	breq	8000bfca <_vfprintf_r+0x1f4a>
8000bfbc:	fa ca f9 78 	sub	r10,sp,-1672
8000bfc0:	02 9b       	mov	r11,r1
8000bfc2:	08 9c       	mov	r12,r4
8000bfc4:	f0 1f 00 05 	mcall	8000bfd8 <_vfprintf_r+0x1f58>
8000bfc8:	c2 11       	brne	8000c00a <_vfprintf_r+0x1f8a>
8000bfca:	30 08       	mov	r8,0
8000bfcc:	fa c3 f9 e0 	sub	r3,sp,-1568
8000bfd0:	fb 48 06 8c 	st.w	sp[1676],r8
8000bfd4:	fe 9f f0 e1 	bral	8000a196 <_vfprintf_r+0x116>
8000bfd8:	80 00       	ld.sh	r0,r0[0x0]
8000bfda:	a0 60       	st.h	r0[0xc],r0
8000bfdc:	80 00       	ld.sh	r0,r0[0x0]
8000bfde:	df d6       	*unknown*
8000bfe0:	80 00       	ld.sh	r0,r0[0x0]
8000bfe2:	f4 44 80 00 	cp.w	r4,-753664
8000bfe6:	f4 34 08 95 	sub	r4,-718699
8000bfea:	fa f8 06 90 	ld.w	r8,sp[1680]
8000bfee:	58 08       	cp.w	r8,0
8000bff0:	c0 80       	breq	8000c000 <_vfprintf_r+0x1f80>
8000bff2:	08 9c       	mov	r12,r4
8000bff4:	fa ca f9 78 	sub	r10,sp,-1672
8000bff8:	02 9b       	mov	r11,r1
8000bffa:	f0 1f 00 0a 	mcall	8000c020 <_vfprintf_r+0x1fa0>
8000bffe:	c0 61       	brne	8000c00a <_vfprintf_r+0x1f8a>
8000c000:	30 08       	mov	r8,0
8000c002:	fb 48 06 8c 	st.w	sp[1676],r8
8000c006:	c0 28       	rjmp	8000c00a <_vfprintf_r+0x1f8a>
8000c008:	40 41       	lddsp	r1,sp[0x10]
8000c00a:	82 68       	ld.sh	r8,r1[0xc]
8000c00c:	ed b8 00 06 	bld	r8,0x6
8000c010:	c0 31       	brne	8000c016 <_vfprintf_r+0x1f96>
8000c012:	3f fb       	mov	r11,-1
8000c014:	50 bb       	stdsp	sp[0x2c],r11
8000c016:	40 bc       	lddsp	r12,sp[0x2c]
8000c018:	fe 3d f9 44 	sub	sp,-1724
8000c01c:	d8 32       	popm	r0-r7,pc
8000c01e:	00 00       	add	r0,r0
8000c020:	80 00       	ld.sh	r0,r0[0x0]
8000c022:	a0 60       	st.h	r0[0xc],r0

8000c024 <__swbuf_r>:
8000c024:	d4 21       	pushm	r4-r7,lr
8000c026:	16 97       	mov	r7,r11
8000c028:	14 96       	mov	r6,r10
8000c02a:	18 95       	mov	r5,r12
8000c02c:	58 0c       	cp.w	r12,0
8000c02e:	c0 60       	breq	8000c03a <__swbuf_r+0x16>
8000c030:	78 68       	ld.w	r8,r12[0x18]
8000c032:	58 08       	cp.w	r8,0
8000c034:	c0 31       	brne	8000c03a <__swbuf_r+0x16>
8000c036:	f0 1f 00 25 	mcall	8000c0c8 <__swbuf_r+0xa4>
8000c03a:	4a 58       	lddpc	r8,8000c0cc <__swbuf_r+0xa8>
8000c03c:	10 36       	cp.w	r6,r8
8000c03e:	c0 31       	brne	8000c044 <__swbuf_r+0x20>
8000c040:	6a 06       	ld.w	r6,r5[0x0]
8000c042:	c0 a8       	rjmp	8000c056 <__swbuf_r+0x32>
8000c044:	4a 38       	lddpc	r8,8000c0d0 <__swbuf_r+0xac>
8000c046:	10 36       	cp.w	r6,r8
8000c048:	c0 31       	brne	8000c04e <__swbuf_r+0x2a>
8000c04a:	6a 16       	ld.w	r6,r5[0x4]
8000c04c:	c0 58       	rjmp	8000c056 <__swbuf_r+0x32>
8000c04e:	4a 28       	lddpc	r8,8000c0d4 <__swbuf_r+0xb0>
8000c050:	10 36       	cp.w	r6,r8
8000c052:	c0 21       	brne	8000c056 <__swbuf_r+0x32>
8000c054:	6a 26       	ld.w	r6,r5[0x8]
8000c056:	6c 68       	ld.w	r8,r6[0x18]
8000c058:	8d 28       	st.w	r6[0x8],r8
8000c05a:	8c 68       	ld.sh	r8,r6[0xc]
8000c05c:	ed b8 00 03 	bld	r8,0x3
8000c060:	c0 41       	brne	8000c068 <__swbuf_r+0x44>
8000c062:	6c 48       	ld.w	r8,r6[0x10]
8000c064:	58 08       	cp.w	r8,0
8000c066:	c0 c1       	brne	8000c07e <__swbuf_r+0x5a>
8000c068:	0c 9b       	mov	r11,r6
8000c06a:	0a 9c       	mov	r12,r5
8000c06c:	f0 1f 00 1b 	mcall	8000c0d8 <__swbuf_r+0xb4>
8000c070:	c0 70       	breq	8000c07e <__swbuf_r+0x5a>
8000c072:	8c 68       	ld.sh	r8,r6[0xc]
8000c074:	a7 a8       	sbr	r8,0x6
8000c076:	ac 68       	st.h	r6[0xc],r8
8000c078:	30 98       	mov	r8,9
8000c07a:	8b 38       	st.w	r5[0xc],r8
8000c07c:	c2 28       	rjmp	8000c0c0 <__swbuf_r+0x9c>
8000c07e:	6c 48       	ld.w	r8,r6[0x10]
8000c080:	6c 0c       	ld.w	r12,r6[0x0]
8000c082:	10 1c       	sub	r12,r8
8000c084:	6c 58       	ld.w	r8,r6[0x14]
8000c086:	10 3c       	cp.w	r12,r8
8000c088:	c0 65       	brlt	8000c094 <__swbuf_r+0x70>
8000c08a:	0c 9b       	mov	r11,r6
8000c08c:	0a 9c       	mov	r12,r5
8000c08e:	f0 1f 00 14 	mcall	8000c0dc <__swbuf_r+0xb8>
8000c092:	c1 71       	brne	8000c0c0 <__swbuf_r+0x9c>
8000c094:	6c 28       	ld.w	r8,r6[0x8]
8000c096:	20 18       	sub	r8,1
8000c098:	8d 28       	st.w	r6[0x8],r8
8000c09a:	5c 57       	castu.b	r7
8000c09c:	6c 08       	ld.w	r8,r6[0x0]
8000c09e:	10 c7       	st.b	r8++,r7
8000c0a0:	8d 08       	st.w	r6[0x0],r8
8000c0a2:	2f fc       	sub	r12,-1
8000c0a4:	6c 58       	ld.w	r8,r6[0x14]
8000c0a6:	10 3c       	cp.w	r12,r8
8000c0a8:	c0 70       	breq	8000c0b6 <__swbuf_r+0x92>
8000c0aa:	58 a7       	cp.w	r7,10
8000c0ac:	5f 08       	sreq	r8
8000c0ae:	8c 69       	ld.sh	r9,r6[0xc]
8000c0b0:	f3 e8 00 08 	and	r8,r9,r8
8000c0b4:	c0 70       	breq	8000c0c2 <__swbuf_r+0x9e>
8000c0b6:	0c 9b       	mov	r11,r6
8000c0b8:	0a 9c       	mov	r12,r5
8000c0ba:	f0 1f 00 09 	mcall	8000c0dc <__swbuf_r+0xb8>
8000c0be:	c0 20       	breq	8000c0c2 <__swbuf_r+0x9e>
8000c0c0:	3f f7       	mov	r7,-1
8000c0c2:	0e 9c       	mov	r12,r7
8000c0c4:	d8 22       	popm	r4-r7,pc
8000c0c6:	00 00       	add	r0,r0
8000c0c8:	80 00       	ld.sh	r0,r0[0x0]
8000c0ca:	d1 7c       	*unknown*
8000c0cc:	80 00       	ld.sh	r0,r0[0x0]
8000c0ce:	f5 64 80 00 	st.b	r10[-32768],r4
8000c0d2:	f5 84       	*unknown*
8000c0d4:	80 00       	ld.sh	r0,r0[0x0]
8000c0d6:	f5 a4 80 00 	stc0.w	r4[0x2000],cr0
8000c0da:	c0 e0       	breq	8000c0f6 <__swsetup_r+0x16>
8000c0dc:	80 00       	ld.sh	r0,r0[0x0]
8000c0de:	cf a4       	brge	8000c0d2 <__swbuf_r+0xae>

8000c0e0 <__swsetup_r>:
8000c0e0:	d4 21       	pushm	r4-r7,lr
8000c0e2:	4b 38       	lddpc	r8,8000c1ac <__swsetup_r+0xcc>
8000c0e4:	18 96       	mov	r6,r12
8000c0e6:	16 97       	mov	r7,r11
8000c0e8:	70 0c       	ld.w	r12,r8[0x0]
8000c0ea:	58 0c       	cp.w	r12,0
8000c0ec:	c0 60       	breq	8000c0f8 <__swsetup_r+0x18>
8000c0ee:	78 68       	ld.w	r8,r12[0x18]
8000c0f0:	58 08       	cp.w	r8,0
8000c0f2:	c0 31       	brne	8000c0f8 <__swsetup_r+0x18>
8000c0f4:	f0 1f 00 2f 	mcall	8000c1b0 <__swsetup_r+0xd0>
8000c0f8:	4a f8       	lddpc	r8,8000c1b4 <__swsetup_r+0xd4>
8000c0fa:	10 37       	cp.w	r7,r8
8000c0fc:	c0 51       	brne	8000c106 <__swsetup_r+0x26>
8000c0fe:	4a c8       	lddpc	r8,8000c1ac <__swsetup_r+0xcc>
8000c100:	70 08       	ld.w	r8,r8[0x0]
8000c102:	70 07       	ld.w	r7,r8[0x0]
8000c104:	c0 e8       	rjmp	8000c120 <__swsetup_r+0x40>
8000c106:	4a d8       	lddpc	r8,8000c1b8 <__swsetup_r+0xd8>
8000c108:	10 37       	cp.w	r7,r8
8000c10a:	c0 51       	brne	8000c114 <__swsetup_r+0x34>
8000c10c:	4a 88       	lddpc	r8,8000c1ac <__swsetup_r+0xcc>
8000c10e:	70 08       	ld.w	r8,r8[0x0]
8000c110:	70 17       	ld.w	r7,r8[0x4]
8000c112:	c0 78       	rjmp	8000c120 <__swsetup_r+0x40>
8000c114:	4a a8       	lddpc	r8,8000c1bc <__swsetup_r+0xdc>
8000c116:	10 37       	cp.w	r7,r8
8000c118:	c0 41       	brne	8000c120 <__swsetup_r+0x40>
8000c11a:	4a 58       	lddpc	r8,8000c1ac <__swsetup_r+0xcc>
8000c11c:	70 08       	ld.w	r8,r8[0x0]
8000c11e:	70 27       	ld.w	r7,r8[0x8]
8000c120:	8e 68       	ld.sh	r8,r7[0xc]
8000c122:	ed b8 00 03 	bld	r8,0x3
8000c126:	c1 e0       	breq	8000c162 <__swsetup_r+0x82>
8000c128:	ed b8 00 04 	bld	r8,0x4
8000c12c:	c3 e1       	brne	8000c1a8 <__swsetup_r+0xc8>
8000c12e:	ed b8 00 02 	bld	r8,0x2
8000c132:	c1 51       	brne	8000c15c <__swsetup_r+0x7c>
8000c134:	6e db       	ld.w	r11,r7[0x34]
8000c136:	58 0b       	cp.w	r11,0
8000c138:	c0 a0       	breq	8000c14c <__swsetup_r+0x6c>
8000c13a:	ee c8 ff bc 	sub	r8,r7,-68
8000c13e:	10 3b       	cp.w	r11,r8
8000c140:	c0 40       	breq	8000c148 <__swsetup_r+0x68>
8000c142:	0c 9c       	mov	r12,r6
8000c144:	f0 1f 00 1f 	mcall	8000c1c0 <__swsetup_r+0xe0>
8000c148:	30 08       	mov	r8,0
8000c14a:	8f d8       	st.w	r7[0x34],r8
8000c14c:	8e 68       	ld.sh	r8,r7[0xc]
8000c14e:	e0 18 ff db 	andl	r8,0xffdb
8000c152:	ae 68       	st.h	r7[0xc],r8
8000c154:	30 08       	mov	r8,0
8000c156:	8f 18       	st.w	r7[0x4],r8
8000c158:	6e 48       	ld.w	r8,r7[0x10]
8000c15a:	8f 08       	st.w	r7[0x0],r8
8000c15c:	8e 68       	ld.sh	r8,r7[0xc]
8000c15e:	a3 b8       	sbr	r8,0x3
8000c160:	ae 68       	st.h	r7[0xc],r8
8000c162:	6e 48       	ld.w	r8,r7[0x10]
8000c164:	58 08       	cp.w	r8,0
8000c166:	c0 b1       	brne	8000c17c <__swsetup_r+0x9c>
8000c168:	8e 68       	ld.sh	r8,r7[0xc]
8000c16a:	e2 18 02 80 	andl	r8,0x280,COH
8000c16e:	e0 48 02 00 	cp.w	r8,512
8000c172:	c0 50       	breq	8000c17c <__swsetup_r+0x9c>
8000c174:	0c 9c       	mov	r12,r6
8000c176:	0e 9b       	mov	r11,r7
8000c178:	f0 1f 00 13 	mcall	8000c1c4 <__swsetup_r+0xe4>
8000c17c:	8e 69       	ld.sh	r9,r7[0xc]
8000c17e:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
8000c182:	c0 70       	breq	8000c190 <__swsetup_r+0xb0>
8000c184:	30 08       	mov	r8,0
8000c186:	8f 28       	st.w	r7[0x8],r8
8000c188:	6e 58       	ld.w	r8,r7[0x14]
8000c18a:	5c 38       	neg	r8
8000c18c:	8f 68       	st.w	r7[0x18],r8
8000c18e:	c0 68       	rjmp	8000c19a <__swsetup_r+0xba>
8000c190:	ed b9 00 01 	bld	r9,0x1
8000c194:	c0 20       	breq	8000c198 <__swsetup_r+0xb8>
8000c196:	6e 58       	ld.w	r8,r7[0x14]
8000c198:	8f 28       	st.w	r7[0x8],r8
8000c19a:	6e 48       	ld.w	r8,r7[0x10]
8000c19c:	58 08       	cp.w	r8,0
8000c19e:	c0 61       	brne	8000c1aa <__swsetup_r+0xca>
8000c1a0:	8e 68       	ld.sh	r8,r7[0xc]
8000c1a2:	ed b8 00 07 	bld	r8,0x7
8000c1a6:	c0 21       	brne	8000c1aa <__swsetup_r+0xca>
8000c1a8:	dc 2a       	popm	r4-r7,pc,r12=-1
8000c1aa:	d8 2a       	popm	r4-r7,pc,r12=0
8000c1ac:	00 00       	add	r0,r0
8000c1ae:	01 f8       	ld.ub	r8,r0[0x7]
8000c1b0:	80 00       	ld.sh	r0,r0[0x0]
8000c1b2:	d1 7c       	*unknown*
8000c1b4:	80 00       	ld.sh	r0,r0[0x0]
8000c1b6:	f5 64 80 00 	st.b	r10[-32768],r4
8000c1ba:	f5 84       	*unknown*
8000c1bc:	80 00       	ld.sh	r0,r0[0x0]
8000c1be:	f5 a4 80 00 	stc0.w	r4[0x2000],cr0
8000c1c2:	d2 d4       	*unknown*
8000c1c4:	80 00       	ld.sh	r0,r0[0x0]
8000c1c6:	d4 cc       	*unknown*

8000c1c8 <quorem>:
8000c1c8:	d4 31       	pushm	r0-r7,lr
8000c1ca:	20 2d       	sub	sp,8
8000c1cc:	18 97       	mov	r7,r12
8000c1ce:	78 48       	ld.w	r8,r12[0x10]
8000c1d0:	76 46       	ld.w	r6,r11[0x10]
8000c1d2:	0c 38       	cp.w	r8,r6
8000c1d4:	c0 34       	brge	8000c1da <quorem+0x12>
8000c1d6:	30 0c       	mov	r12,0
8000c1d8:	c8 58       	rjmp	8000c2e2 <quorem+0x11a>
8000c1da:	ec c2 ff fc 	sub	r2,r6,-4
8000c1de:	f6 c3 ff ec 	sub	r3,r11,-20
8000c1e2:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
8000c1e6:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000c1ea:	2f f9       	sub	r9,-1
8000c1ec:	20 16       	sub	r6,1
8000c1ee:	f8 09 0d 08 	divu	r8,r12,r9
8000c1f2:	f6 02 00 22 	add	r2,r11,r2<<0x2
8000c1f6:	ee c4 ff ec 	sub	r4,r7,-20
8000c1fa:	10 95       	mov	r5,r8
8000c1fc:	58 08       	cp.w	r8,0
8000c1fe:	c4 10       	breq	8000c280 <quorem+0xb8>
8000c200:	30 09       	mov	r9,0
8000c202:	06 9a       	mov	r10,r3
8000c204:	08 98       	mov	r8,r4
8000c206:	12 91       	mov	r1,r9
8000c208:	50 0b       	stdsp	sp[0x0],r11
8000c20a:	70 0e       	ld.w	lr,r8[0x0]
8000c20c:	b1 8e       	lsr	lr,0x10
8000c20e:	50 1e       	stdsp	sp[0x4],lr
8000c210:	15 0e       	ld.w	lr,r10++
8000c212:	fc 00 16 10 	lsr	r0,lr,0x10
8000c216:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000c21a:	ea 0e 03 41 	mac	r1,r5,lr
8000c21e:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000c222:	b1 81       	lsr	r1,0x10
8000c224:	40 1b       	lddsp	r11,sp[0x4]
8000c226:	ea 00 02 40 	mul	r0,r5,r0
8000c22a:	e2 00 00 00 	add	r0,r1,r0
8000c22e:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000c232:	02 1b       	sub	r11,r1
8000c234:	50 1b       	stdsp	sp[0x4],r11
8000c236:	70 0b       	ld.w	r11,r8[0x0]
8000c238:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
8000c23c:	02 09       	add	r9,r1
8000c23e:	f2 0e 01 0e 	sub	lr,r9,lr
8000c242:	b0 1e       	st.h	r8[0x2],lr
8000c244:	fc 09 14 10 	asr	r9,lr,0x10
8000c248:	40 1e       	lddsp	lr,sp[0x4]
8000c24a:	fc 09 00 09 	add	r9,lr,r9
8000c24e:	b0 09       	st.h	r8[0x0],r9
8000c250:	e0 01 16 10 	lsr	r1,r0,0x10
8000c254:	2f c8       	sub	r8,-4
8000c256:	b1 49       	asr	r9,0x10
8000c258:	04 3a       	cp.w	r10,r2
8000c25a:	fe 98 ff d8 	brls	8000c20a <quorem+0x42>
8000c25e:	40 0b       	lddsp	r11,sp[0x0]
8000c260:	58 0c       	cp.w	r12,0
8000c262:	c0 f1       	brne	8000c280 <quorem+0xb8>
8000c264:	ec c8 ff fb 	sub	r8,r6,-5
8000c268:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000c26c:	c0 28       	rjmp	8000c270 <quorem+0xa8>
8000c26e:	20 16       	sub	r6,1
8000c270:	20 48       	sub	r8,4
8000c272:	08 38       	cp.w	r8,r4
8000c274:	e0 88 00 05 	brls	8000c27e <quorem+0xb6>
8000c278:	70 09       	ld.w	r9,r8[0x0]
8000c27a:	58 09       	cp.w	r9,0
8000c27c:	cf 90       	breq	8000c26e <quorem+0xa6>
8000c27e:	8f 46       	st.w	r7[0x10],r6
8000c280:	0e 9c       	mov	r12,r7
8000c282:	f0 1f 00 1a 	mcall	8000c2e8 <quorem+0x120>
8000c286:	c2 d5       	brlt	8000c2e0 <quorem+0x118>
8000c288:	2f f5       	sub	r5,-1
8000c28a:	08 98       	mov	r8,r4
8000c28c:	30 09       	mov	r9,0
8000c28e:	07 0b       	ld.w	r11,r3++
8000c290:	f6 0a 16 10 	lsr	r10,r11,0x10
8000c294:	70 0c       	ld.w	r12,r8[0x0]
8000c296:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000c29a:	f8 0e 16 10 	lsr	lr,r12,0x10
8000c29e:	14 1e       	sub	lr,r10
8000c2a0:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000c2a4:	16 1a       	sub	r10,r11
8000c2a6:	12 0a       	add	r10,r9
8000c2a8:	b0 1a       	st.h	r8[0x2],r10
8000c2aa:	b1 4a       	asr	r10,0x10
8000c2ac:	fc 0a 00 09 	add	r9,lr,r10
8000c2b0:	b0 09       	st.h	r8[0x0],r9
8000c2b2:	2f c8       	sub	r8,-4
8000c2b4:	b1 49       	asr	r9,0x10
8000c2b6:	04 33       	cp.w	r3,r2
8000c2b8:	fe 98 ff eb 	brls	8000c28e <quorem+0xc6>
8000c2bc:	ec c8 ff fb 	sub	r8,r6,-5
8000c2c0:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
8000c2c4:	58 09       	cp.w	r9,0
8000c2c6:	c0 d1       	brne	8000c2e0 <quorem+0x118>
8000c2c8:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000c2cc:	c0 28       	rjmp	8000c2d0 <quorem+0x108>
8000c2ce:	20 16       	sub	r6,1
8000c2d0:	20 48       	sub	r8,4
8000c2d2:	08 38       	cp.w	r8,r4
8000c2d4:	e0 88 00 05 	brls	8000c2de <quorem+0x116>
8000c2d8:	70 09       	ld.w	r9,r8[0x0]
8000c2da:	58 09       	cp.w	r9,0
8000c2dc:	cf 90       	breq	8000c2ce <quorem+0x106>
8000c2de:	8f 46       	st.w	r7[0x10],r6
8000c2e0:	0a 9c       	mov	r12,r5
8000c2e2:	2f ed       	sub	sp,-8
8000c2e4:	d8 32       	popm	r0-r7,pc
8000c2e6:	00 00       	add	r0,r0
8000c2e8:	80 00       	ld.sh	r0,r0[0x0]
8000c2ea:	d6 9c       	*unknown*

8000c2ec <_dtoa_r>:
8000c2ec:	d4 31       	pushm	r0-r7,lr
8000c2ee:	21 ad       	sub	sp,104
8000c2f0:	fa c4 ff 74 	sub	r4,sp,-140
8000c2f4:	18 97       	mov	r7,r12
8000c2f6:	16 95       	mov	r5,r11
8000c2f8:	68 2c       	ld.w	r12,r4[0x8]
8000c2fa:	50 c9       	stdsp	sp[0x30],r9
8000c2fc:	68 16       	ld.w	r6,r4[0x4]
8000c2fe:	68 09       	ld.w	r9,r4[0x0]
8000c300:	50 e8       	stdsp	sp[0x38],r8
8000c302:	14 94       	mov	r4,r10
8000c304:	51 2c       	stdsp	sp[0x48],r12
8000c306:	fa e5 00 08 	st.d	sp[8],r4
8000c30a:	51 59       	stdsp	sp[0x54],r9
8000c30c:	6e 95       	ld.w	r5,r7[0x24]
8000c30e:	58 05       	cp.w	r5,0
8000c310:	c0 91       	brne	8000c322 <_dtoa_r+0x36>
8000c312:	31 0c       	mov	r12,16
8000c314:	f0 1f 00 48 	mcall	8000c434 <_dtoa_r+0x148>
8000c318:	99 35       	st.w	r12[0xc],r5
8000c31a:	8f 9c       	st.w	r7[0x24],r12
8000c31c:	99 15       	st.w	r12[0x4],r5
8000c31e:	99 25       	st.w	r12[0x8],r5
8000c320:	99 05       	st.w	r12[0x0],r5
8000c322:	6e 99       	ld.w	r9,r7[0x24]
8000c324:	72 08       	ld.w	r8,r9[0x0]
8000c326:	58 08       	cp.w	r8,0
8000c328:	c0 f0       	breq	8000c346 <_dtoa_r+0x5a>
8000c32a:	72 1a       	ld.w	r10,r9[0x4]
8000c32c:	91 1a       	st.w	r8[0x4],r10
8000c32e:	30 1a       	mov	r10,1
8000c330:	72 19       	ld.w	r9,r9[0x4]
8000c332:	f4 09 09 49 	lsl	r9,r10,r9
8000c336:	10 9b       	mov	r11,r8
8000c338:	91 29       	st.w	r8[0x8],r9
8000c33a:	0e 9c       	mov	r12,r7
8000c33c:	f0 1f 00 3f 	mcall	8000c438 <_dtoa_r+0x14c>
8000c340:	6e 98       	ld.w	r8,r7[0x24]
8000c342:	30 09       	mov	r9,0
8000c344:	91 09       	st.w	r8[0x0],r9
8000c346:	40 28       	lddsp	r8,sp[0x8]
8000c348:	10 94       	mov	r4,r8
8000c34a:	58 08       	cp.w	r8,0
8000c34c:	c0 64       	brge	8000c358 <_dtoa_r+0x6c>
8000c34e:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
8000c352:	50 28       	stdsp	sp[0x8],r8
8000c354:	30 18       	mov	r8,1
8000c356:	c0 28       	rjmp	8000c35a <_dtoa_r+0x6e>
8000c358:	30 08       	mov	r8,0
8000c35a:	8d 08       	st.w	r6[0x0],r8
8000c35c:	30 0c       	mov	r12,0
8000c35e:	ea 1c 7f f0 	orh	r12,0x7ff0
8000c362:	40 26       	lddsp	r6,sp[0x8]
8000c364:	0c 98       	mov	r8,r6
8000c366:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000c36a:	18 38       	cp.w	r8,r12
8000c36c:	c1 d1       	brne	8000c3a6 <_dtoa_r+0xba>
8000c36e:	e0 68 27 0f 	mov	r8,9999
8000c372:	41 5b       	lddsp	r11,sp[0x54]
8000c374:	97 08       	st.w	r11[0x0],r8
8000c376:	40 3a       	lddsp	r10,sp[0xc]
8000c378:	58 0a       	cp.w	r10,0
8000c37a:	c0 61       	brne	8000c386 <_dtoa_r+0x9a>
8000c37c:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
8000c380:	c0 31       	brne	8000c386 <_dtoa_r+0x9a>
8000c382:	4a fc       	lddpc	r12,8000c43c <_dtoa_r+0x150>
8000c384:	c0 28       	rjmp	8000c388 <_dtoa_r+0x9c>
8000c386:	4a fc       	lddpc	r12,8000c440 <_dtoa_r+0x154>
8000c388:	41 29       	lddsp	r9,sp[0x48]
8000c38a:	58 09       	cp.w	r9,0
8000c38c:	e0 80 05 ec 	breq	8000cf64 <_dtoa_r+0xc78>
8000c390:	f8 c8 ff fd 	sub	r8,r12,-3
8000c394:	f8 c9 ff f8 	sub	r9,r12,-8
8000c398:	11 8b       	ld.ub	r11,r8[0x0]
8000c39a:	30 0a       	mov	r10,0
8000c39c:	f4 0b 18 00 	cp.b	r11,r10
8000c3a0:	f2 08 17 10 	movne	r8,r9
8000c3a4:	c1 68       	rjmp	8000c3d0 <_dtoa_r+0xe4>
8000c3a6:	fa ea 00 08 	ld.d	r10,sp[8]
8000c3aa:	30 08       	mov	r8,0
8000c3ac:	fa eb 00 3c 	st.d	sp[60],r10
8000c3b0:	30 09       	mov	r9,0
8000c3b2:	f0 1f 00 25 	mcall	8000c444 <_dtoa_r+0x158>
8000c3b6:	c1 10       	breq	8000c3d8 <_dtoa_r+0xec>
8000c3b8:	30 18       	mov	r8,1
8000c3ba:	41 5a       	lddsp	r10,sp[0x54]
8000c3bc:	95 08       	st.w	r10[0x0],r8
8000c3be:	41 29       	lddsp	r9,sp[0x48]
8000c3c0:	4a 28       	lddpc	r8,8000c448 <_dtoa_r+0x15c>
8000c3c2:	58 09       	cp.w	r9,0
8000c3c4:	c0 41       	brne	8000c3cc <_dtoa_r+0xe0>
8000c3c6:	10 9c       	mov	r12,r8
8000c3c8:	e0 8f 05 ce 	bral	8000cf64 <_dtoa_r+0xc78>
8000c3cc:	10 9c       	mov	r12,r8
8000c3ce:	2f f8       	sub	r8,-1
8000c3d0:	41 25       	lddsp	r5,sp[0x48]
8000c3d2:	8b 08       	st.w	r5[0x0],r8
8000c3d4:	e0 8f 05 c8 	bral	8000cf64 <_dtoa_r+0xc78>
8000c3d8:	fa c8 ff 9c 	sub	r8,sp,-100
8000c3dc:	fa c9 ff a0 	sub	r9,sp,-96
8000c3e0:	fa ea 00 3c 	ld.d	r10,sp[60]
8000c3e4:	0e 9c       	mov	r12,r7
8000c3e6:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
8000c3ea:	f0 1f 00 19 	mcall	8000c44c <_dtoa_r+0x160>
8000c3ee:	18 93       	mov	r3,r12
8000c3f0:	58 05       	cp.w	r5,0
8000c3f2:	c0 d0       	breq	8000c40c <_dtoa_r+0x120>
8000c3f4:	fa ea 00 3c 	ld.d	r10,sp[60]
8000c3f8:	30 04       	mov	r4,0
8000c3fa:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
8000c3fe:	ea c5 03 ff 	sub	r5,r5,1023
8000c402:	10 9b       	mov	r11,r8
8000c404:	51 74       	stdsp	sp[0x5c],r4
8000c406:	ea 1b 3f f0 	orh	r11,0x3ff0
8000c40a:	c3 38       	rjmp	8000c470 <_dtoa_r+0x184>
8000c40c:	41 88       	lddsp	r8,sp[0x60]
8000c40e:	41 9c       	lddsp	r12,sp[0x64]
8000c410:	10 0c       	add	r12,r8
8000c412:	f8 c5 fb ce 	sub	r5,r12,-1074
8000c416:	e0 45 00 20 	cp.w	r5,32
8000c41a:	e0 8a 00 1b 	brle	8000c450 <_dtoa_r+0x164>
8000c41e:	f8 cc fb ee 	sub	r12,r12,-1042
8000c422:	40 3b       	lddsp	r11,sp[0xc]
8000c424:	ea 08 11 40 	rsub	r8,r5,64
8000c428:	f6 0c 0a 4c 	lsr	r12,r11,r12
8000c42c:	ec 08 09 46 	lsl	r6,r6,r8
8000c430:	0c 4c       	or	r12,r6
8000c432:	c1 48       	rjmp	8000c45a <_dtoa_r+0x16e>
8000c434:	80 00       	ld.sh	r0,r0[0x0]
8000c436:	90 28       	ld.sh	r8,r8[0x4]
8000c438:	80 00       	ld.sh	r0,r0[0x0]
8000c43a:	d6 d0       	acall	0x6d
8000c43c:	80 00       	ld.sh	r0,r0[0x0]
8000c43e:	f5 54 80 00 	st.h	r10[-32768],r4
8000c442:	f5 60 80 00 	st.b	r10[-32768],r0
8000c446:	df d6       	*unknown*
8000c448:	80 00       	ld.sh	r0,r0[0x0]
8000c44a:	f4 30 80 00 	sub	r0,-688128
8000c44e:	d7 80       	acall	0x78
8000c450:	ea 0c 11 20 	rsub	r12,r5,32
8000c454:	40 3a       	lddsp	r10,sp[0xc]
8000c456:	f4 0c 09 4c 	lsl	r12,r10,r12
8000c45a:	f0 1f 00 6a 	mcall	8000c600 <_dtoa_r+0x314>
8000c45e:	30 08       	mov	r8,0
8000c460:	ea 18 fe 10 	orh	r8,0xfe10
8000c464:	30 19       	mov	r9,1
8000c466:	ea c5 04 33 	sub	r5,r5,1075
8000c46a:	f0 0b 00 0b 	add	r11,r8,r11
8000c46e:	51 79       	stdsp	sp[0x5c],r9
8000c470:	30 08       	mov	r8,0
8000c472:	30 09       	mov	r9,0
8000c474:	ea 19 3f f8 	orh	r9,0x3ff8
8000c478:	f0 1f 00 63 	mcall	8000c604 <_dtoa_r+0x318>
8000c47c:	e0 68 43 61 	mov	r8,17249
8000c480:	ea 18 63 6f 	orh	r8,0x636f
8000c484:	e0 69 87 a7 	mov	r9,34727
8000c488:	ea 19 3f d2 	orh	r9,0x3fd2
8000c48c:	f0 1f 00 5f 	mcall	8000c608 <_dtoa_r+0x31c>
8000c490:	e0 68 c8 b3 	mov	r8,51379
8000c494:	ea 18 8b 60 	orh	r8,0x8b60
8000c498:	e0 69 8a 28 	mov	r9,35368
8000c49c:	ea 19 3f c6 	orh	r9,0x3fc6
8000c4a0:	f0 1f 00 5b 	mcall	8000c60c <_dtoa_r+0x320>
8000c4a4:	0a 9c       	mov	r12,r5
8000c4a6:	14 90       	mov	r0,r10
8000c4a8:	16 91       	mov	r1,r11
8000c4aa:	f0 1f 00 5a 	mcall	8000c610 <_dtoa_r+0x324>
8000c4ae:	e0 68 79 fb 	mov	r8,31227
8000c4b2:	ea 18 50 9f 	orh	r8,0x509f
8000c4b6:	e0 69 44 13 	mov	r9,17427
8000c4ba:	ea 19 3f d3 	orh	r9,0x3fd3
8000c4be:	f0 1f 00 53 	mcall	8000c608 <_dtoa_r+0x31c>
8000c4c2:	14 98       	mov	r8,r10
8000c4c4:	16 99       	mov	r9,r11
8000c4c6:	00 9a       	mov	r10,r0
8000c4c8:	02 9b       	mov	r11,r1
8000c4ca:	f0 1f 00 51 	mcall	8000c60c <_dtoa_r+0x320>
8000c4ce:	14 90       	mov	r0,r10
8000c4d0:	16 91       	mov	r1,r11
8000c4d2:	f0 1f 00 51 	mcall	8000c614 <_dtoa_r+0x328>
8000c4d6:	30 08       	mov	r8,0
8000c4d8:	18 96       	mov	r6,r12
8000c4da:	30 09       	mov	r9,0
8000c4dc:	00 9a       	mov	r10,r0
8000c4de:	02 9b       	mov	r11,r1
8000c4e0:	f0 1f 00 4e 	mcall	8000c618 <_dtoa_r+0x32c>
8000c4e4:	c0 f0       	breq	8000c502 <_dtoa_r+0x216>
8000c4e6:	0c 9c       	mov	r12,r6
8000c4e8:	f0 1f 00 4a 	mcall	8000c610 <_dtoa_r+0x324>
8000c4ec:	14 98       	mov	r8,r10
8000c4ee:	16 99       	mov	r9,r11
8000c4f0:	00 9a       	mov	r10,r0
8000c4f2:	02 9b       	mov	r11,r1
8000c4f4:	f0 1f 00 4a 	mcall	8000c61c <_dtoa_r+0x330>
8000c4f8:	ec c8 00 01 	sub	r8,r6,1
8000c4fc:	58 0c       	cp.w	r12,0
8000c4fe:	f0 06 17 00 	moveq	r6,r8
8000c502:	59 66       	cp.w	r6,22
8000c504:	e0 88 00 05 	brls	8000c50e <_dtoa_r+0x222>
8000c508:	30 18       	mov	r8,1
8000c50a:	51 48       	stdsp	sp[0x50],r8
8000c50c:	c1 28       	rjmp	8000c530 <_dtoa_r+0x244>
8000c50e:	4c 58       	lddpc	r8,8000c620 <_dtoa_r+0x334>
8000c510:	fa ea 00 3c 	ld.d	r10,sp[60]
8000c514:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
8000c518:	f0 1f 00 40 	mcall	8000c618 <_dtoa_r+0x32c>
8000c51c:	ec c8 00 01 	sub	r8,r6,1
8000c520:	58 0c       	cp.w	r12,0
8000c522:	f0 06 17 10 	movne	r6,r8
8000c526:	f9 bc 01 00 	movne	r12,0
8000c52a:	f9 bc 00 00 	moveq	r12,0
8000c52e:	51 4c       	stdsp	sp[0x50],r12
8000c530:	41 90       	lddsp	r0,sp[0x64]
8000c532:	20 10       	sub	r0,1
8000c534:	0a 10       	sub	r0,r5
8000c536:	c0 46       	brmi	8000c53e <_dtoa_r+0x252>
8000c538:	50 40       	stdsp	sp[0x10],r0
8000c53a:	30 00       	mov	r0,0
8000c53c:	c0 48       	rjmp	8000c544 <_dtoa_r+0x258>
8000c53e:	30 05       	mov	r5,0
8000c540:	5c 30       	neg	r0
8000c542:	50 45       	stdsp	sp[0x10],r5
8000c544:	58 06       	cp.w	r6,0
8000c546:	c0 75       	brlt	8000c554 <_dtoa_r+0x268>
8000c548:	40 44       	lddsp	r4,sp[0x10]
8000c54a:	51 16       	stdsp	sp[0x44],r6
8000c54c:	0c 04       	add	r4,r6
8000c54e:	30 02       	mov	r2,0
8000c550:	50 44       	stdsp	sp[0x10],r4
8000c552:	c0 68       	rjmp	8000c55e <_dtoa_r+0x272>
8000c554:	30 0c       	mov	r12,0
8000c556:	0c 10       	sub	r0,r6
8000c558:	ec 02 11 00 	rsub	r2,r6,0
8000c55c:	51 1c       	stdsp	sp[0x44],r12
8000c55e:	40 cb       	lddsp	r11,sp[0x30]
8000c560:	58 9b       	cp.w	r11,9
8000c562:	e0 8b 00 1e 	brhi	8000c59e <_dtoa_r+0x2b2>
8000c566:	16 99       	mov	r9,r11
8000c568:	30 14       	mov	r4,1
8000c56a:	20 49       	sub	r9,4
8000c56c:	30 08       	mov	r8,0
8000c56e:	58 5b       	cp.w	r11,5
8000c570:	e0 8a 00 04 	brle	8000c578 <_dtoa_r+0x28c>
8000c574:	50 c9       	stdsp	sp[0x30],r9
8000c576:	10 94       	mov	r4,r8
8000c578:	40 ca       	lddsp	r10,sp[0x30]
8000c57a:	58 3a       	cp.w	r10,3
8000c57c:	c2 e0       	breq	8000c5d8 <_dtoa_r+0x2ec>
8000c57e:	e0 89 00 05 	brgt	8000c588 <_dtoa_r+0x29c>
8000c582:	58 2a       	cp.w	r10,2
8000c584:	c1 01       	brne	8000c5a4 <_dtoa_r+0x2b8>
8000c586:	c1 88       	rjmp	8000c5b6 <_dtoa_r+0x2ca>
8000c588:	40 c9       	lddsp	r9,sp[0x30]
8000c58a:	58 49       	cp.w	r9,4
8000c58c:	c0 60       	breq	8000c598 <_dtoa_r+0x2ac>
8000c58e:	58 59       	cp.w	r9,5
8000c590:	c0 a1       	brne	8000c5a4 <_dtoa_r+0x2b8>
8000c592:	30 18       	mov	r8,1
8000c594:	50 d8       	stdsp	sp[0x34],r8
8000c596:	c2 38       	rjmp	8000c5dc <_dtoa_r+0x2f0>
8000c598:	30 15       	mov	r5,1
8000c59a:	50 d5       	stdsp	sp[0x34],r5
8000c59c:	c0 f8       	rjmp	8000c5ba <_dtoa_r+0x2ce>
8000c59e:	30 0c       	mov	r12,0
8000c5a0:	30 14       	mov	r4,1
8000c5a2:	50 cc       	stdsp	sp[0x30],r12
8000c5a4:	3f fb       	mov	r11,-1
8000c5a6:	30 1a       	mov	r10,1
8000c5a8:	30 09       	mov	r9,0
8000c5aa:	50 9b       	stdsp	sp[0x24],r11
8000c5ac:	50 da       	stdsp	sp[0x34],r10
8000c5ae:	16 91       	mov	r1,r11
8000c5b0:	31 28       	mov	r8,18
8000c5b2:	50 e9       	stdsp	sp[0x38],r9
8000c5b4:	c2 18       	rjmp	8000c5f6 <_dtoa_r+0x30a>
8000c5b6:	30 08       	mov	r8,0
8000c5b8:	50 d8       	stdsp	sp[0x34],r8
8000c5ba:	40 e5       	lddsp	r5,sp[0x38]
8000c5bc:	58 05       	cp.w	r5,0
8000c5be:	e0 89 00 08 	brgt	8000c5ce <_dtoa_r+0x2e2>
8000c5c2:	30 1c       	mov	r12,1
8000c5c4:	50 9c       	stdsp	sp[0x24],r12
8000c5c6:	18 91       	mov	r1,r12
8000c5c8:	18 98       	mov	r8,r12
8000c5ca:	50 ec       	stdsp	sp[0x38],r12
8000c5cc:	c1 58       	rjmp	8000c5f6 <_dtoa_r+0x30a>
8000c5ce:	40 eb       	lddsp	r11,sp[0x38]
8000c5d0:	50 9b       	stdsp	sp[0x24],r11
8000c5d2:	16 91       	mov	r1,r11
8000c5d4:	16 98       	mov	r8,r11
8000c5d6:	c1 08       	rjmp	8000c5f6 <_dtoa_r+0x30a>
8000c5d8:	30 0a       	mov	r10,0
8000c5da:	50 da       	stdsp	sp[0x34],r10
8000c5dc:	40 e9       	lddsp	r9,sp[0x38]
8000c5de:	ec 09 00 09 	add	r9,r6,r9
8000c5e2:	50 99       	stdsp	sp[0x24],r9
8000c5e4:	12 98       	mov	r8,r9
8000c5e6:	2f f8       	sub	r8,-1
8000c5e8:	58 08       	cp.w	r8,0
8000c5ea:	e0 89 00 05 	brgt	8000c5f4 <_dtoa_r+0x308>
8000c5ee:	10 91       	mov	r1,r8
8000c5f0:	30 18       	mov	r8,1
8000c5f2:	c0 28       	rjmp	8000c5f6 <_dtoa_r+0x30a>
8000c5f4:	10 91       	mov	r1,r8
8000c5f6:	30 09       	mov	r9,0
8000c5f8:	6e 9a       	ld.w	r10,r7[0x24]
8000c5fa:	95 19       	st.w	r10[0x4],r9
8000c5fc:	30 49       	mov	r9,4
8000c5fe:	c1 78       	rjmp	8000c62c <_dtoa_r+0x340>
8000c600:	80 00       	ld.sh	r0,r0[0x0]
8000c602:	de ec       	*unknown*
8000c604:	80 00       	ld.sh	r0,r0[0x0]
8000c606:	7d 68       	ld.w	r8,lr[0x58]
8000c608:	80 00       	ld.sh	r0,r0[0x0]
8000c60a:	7b 90       	ld.w	r0,sp[0x64]
8000c60c:	80 00       	ld.sh	r0,r0[0x0]
8000c60e:	7f 04       	ld.w	r4,pc[0x40]
8000c610:	80 00       	ld.sh	r0,r0[0x0]
8000c612:	de f4       	*unknown*
8000c614:	80 00       	ld.sh	r0,r0[0x0]
8000c616:	80 18       	ld.sh	r8,r0[0x2]
8000c618:	80 00       	ld.sh	r0,r0[0x0]
8000c61a:	e0 68 80 00 	mov	r8,32768
8000c61e:	df d6       	*unknown*
8000c620:	80 00       	ld.sh	r0,r0[0x0]
8000c622:	f6 0c       	*unknown*
8000c624:	6a 1a       	ld.w	r10,r5[0x4]
8000c626:	a1 79       	lsl	r9,0x1
8000c628:	2f fa       	sub	r10,-1
8000c62a:	8b 1a       	st.w	r5[0x4],r10
8000c62c:	6e 95       	ld.w	r5,r7[0x24]
8000c62e:	f2 ca ff ec 	sub	r10,r9,-20
8000c632:	10 3a       	cp.w	r10,r8
8000c634:	fe 98 ff f8 	brls	8000c624 <_dtoa_r+0x338>
8000c638:	6a 1b       	ld.w	r11,r5[0x4]
8000c63a:	0e 9c       	mov	r12,r7
8000c63c:	f0 1f 00 54 	mcall	8000c78c <_dtoa_r+0x4a0>
8000c640:	58 e1       	cp.w	r1,14
8000c642:	5f 88       	srls	r8
8000c644:	8b 0c       	st.w	r5[0x0],r12
8000c646:	f1 e4 00 04 	and	r4,r8,r4
8000c64a:	6e 98       	ld.w	r8,r7[0x24]
8000c64c:	70 08       	ld.w	r8,r8[0x0]
8000c64e:	50 88       	stdsp	sp[0x20],r8
8000c650:	e0 80 01 a5 	breq	8000c99a <_dtoa_r+0x6ae>
8000c654:	58 06       	cp.w	r6,0
8000c656:	e0 8a 00 40 	brle	8000c6d6 <_dtoa_r+0x3ea>
8000c65a:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
8000c65e:	4c d8       	lddpc	r8,8000c790 <_dtoa_r+0x4a4>
8000c660:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000c664:	fa e5 00 18 	st.d	sp[24],r4
8000c668:	ec 04 14 04 	asr	r4,r6,0x4
8000c66c:	ed b4 00 04 	bld	r4,0x4
8000c670:	c0 30       	breq	8000c676 <_dtoa_r+0x38a>
8000c672:	30 25       	mov	r5,2
8000c674:	c0 f8       	rjmp	8000c692 <_dtoa_r+0x3a6>
8000c676:	4c 88       	lddpc	r8,8000c794 <_dtoa_r+0x4a8>
8000c678:	f0 e8 00 20 	ld.d	r8,r8[32]
8000c67c:	fa ea 00 3c 	ld.d	r10,sp[60]
8000c680:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
8000c684:	f0 1f 00 45 	mcall	8000c798 <_dtoa_r+0x4ac>
8000c688:	30 35       	mov	r5,3
8000c68a:	14 98       	mov	r8,r10
8000c68c:	16 99       	mov	r9,r11
8000c68e:	fa e9 00 08 	st.d	sp[8],r8
8000c692:	4c 1c       	lddpc	r12,8000c794 <_dtoa_r+0x4a8>
8000c694:	50 a3       	stdsp	sp[0x28],r3
8000c696:	0c 93       	mov	r3,r6
8000c698:	18 96       	mov	r6,r12
8000c69a:	c0 f8       	rjmp	8000c6b8 <_dtoa_r+0x3cc>
8000c69c:	fa ea 00 18 	ld.d	r10,sp[24]
8000c6a0:	ed b4 00 00 	bld	r4,0x0
8000c6a4:	c0 81       	brne	8000c6b4 <_dtoa_r+0x3c8>
8000c6a6:	ec e8 00 00 	ld.d	r8,r6[0]
8000c6aa:	2f f5       	sub	r5,-1
8000c6ac:	f0 1f 00 3c 	mcall	8000c79c <_dtoa_r+0x4b0>
8000c6b0:	fa eb 00 18 	st.d	sp[24],r10
8000c6b4:	a1 54       	asr	r4,0x1
8000c6b6:	2f 86       	sub	r6,-8
8000c6b8:	58 04       	cp.w	r4,0
8000c6ba:	cf 11       	brne	8000c69c <_dtoa_r+0x3b0>
8000c6bc:	fa e8 00 18 	ld.d	r8,sp[24]
8000c6c0:	fa ea 00 08 	ld.d	r10,sp[8]
8000c6c4:	06 96       	mov	r6,r3
8000c6c6:	f0 1f 00 35 	mcall	8000c798 <_dtoa_r+0x4ac>
8000c6ca:	40 a3       	lddsp	r3,sp[0x28]
8000c6cc:	14 98       	mov	r8,r10
8000c6ce:	16 99       	mov	r9,r11
8000c6d0:	fa e9 00 08 	st.d	sp[8],r8
8000c6d4:	c2 d8       	rjmp	8000c72e <_dtoa_r+0x442>
8000c6d6:	ec 08 11 00 	rsub	r8,r6,0
8000c6da:	c0 31       	brne	8000c6e0 <_dtoa_r+0x3f4>
8000c6dc:	30 25       	mov	r5,2
8000c6de:	c2 88       	rjmp	8000c72e <_dtoa_r+0x442>
8000c6e0:	4a dc       	lddpc	r12,8000c794 <_dtoa_r+0x4a8>
8000c6e2:	f0 04 14 04 	asr	r4,r8,0x4
8000c6e6:	50 1c       	stdsp	sp[0x4],r12
8000c6e8:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
8000c6ec:	4a 99       	lddpc	r9,8000c790 <_dtoa_r+0x4a4>
8000c6ee:	fa ea 00 3c 	ld.d	r10,sp[60]
8000c6f2:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000c6f6:	f0 1f 00 2a 	mcall	8000c79c <_dtoa_r+0x4b0>
8000c6fa:	40 1c       	lddsp	r12,sp[0x4]
8000c6fc:	50 63       	stdsp	sp[0x18],r3
8000c6fe:	30 25       	mov	r5,2
8000c700:	0c 93       	mov	r3,r6
8000c702:	fa eb 00 08 	st.d	sp[8],r10
8000c706:	18 96       	mov	r6,r12
8000c708:	c0 f8       	rjmp	8000c726 <_dtoa_r+0x43a>
8000c70a:	fa ea 00 08 	ld.d	r10,sp[8]
8000c70e:	ed b4 00 00 	bld	r4,0x0
8000c712:	c0 81       	brne	8000c722 <_dtoa_r+0x436>
8000c714:	ec e8 00 00 	ld.d	r8,r6[0]
8000c718:	2f f5       	sub	r5,-1
8000c71a:	f0 1f 00 21 	mcall	8000c79c <_dtoa_r+0x4b0>
8000c71e:	fa eb 00 08 	st.d	sp[8],r10
8000c722:	a1 54       	asr	r4,0x1
8000c724:	2f 86       	sub	r6,-8
8000c726:	58 04       	cp.w	r4,0
8000c728:	cf 11       	brne	8000c70a <_dtoa_r+0x41e>
8000c72a:	06 96       	mov	r6,r3
8000c72c:	40 63       	lddsp	r3,sp[0x18]
8000c72e:	41 4a       	lddsp	r10,sp[0x50]
8000c730:	58 0a       	cp.w	r10,0
8000c732:	c3 90       	breq	8000c7a4 <_dtoa_r+0x4b8>
8000c734:	fa e8 00 08 	ld.d	r8,sp[8]
8000c738:	58 01       	cp.w	r1,0
8000c73a:	5f 94       	srgt	r4
8000c73c:	fa e9 00 18 	st.d	sp[24],r8
8000c740:	30 08       	mov	r8,0
8000c742:	30 09       	mov	r9,0
8000c744:	ea 19 3f f0 	orh	r9,0x3ff0
8000c748:	fa ea 00 18 	ld.d	r10,sp[24]
8000c74c:	f0 1f 00 15 	mcall	8000c7a0 <_dtoa_r+0x4b4>
8000c750:	f9 bc 00 00 	moveq	r12,0
8000c754:	f9 bc 01 01 	movne	r12,1
8000c758:	e9 ec 00 0c 	and	r12,r4,r12
8000c75c:	c2 40       	breq	8000c7a4 <_dtoa_r+0x4b8>
8000c75e:	40 98       	lddsp	r8,sp[0x24]
8000c760:	58 08       	cp.w	r8,0
8000c762:	e0 8a 01 18 	brle	8000c992 <_dtoa_r+0x6a6>
8000c766:	30 08       	mov	r8,0
8000c768:	30 09       	mov	r9,0
8000c76a:	ea 19 40 24 	orh	r9,0x4024
8000c76e:	ec c4 00 01 	sub	r4,r6,1
8000c772:	fa ea 00 18 	ld.d	r10,sp[24]
8000c776:	2f f5       	sub	r5,-1
8000c778:	50 64       	stdsp	sp[0x18],r4
8000c77a:	f0 1f 00 09 	mcall	8000c79c <_dtoa_r+0x4b0>
8000c77e:	40 94       	lddsp	r4,sp[0x24]
8000c780:	14 98       	mov	r8,r10
8000c782:	16 99       	mov	r9,r11
8000c784:	fa e9 00 08 	st.d	sp[8],r8
8000c788:	c1 08       	rjmp	8000c7a8 <_dtoa_r+0x4bc>
8000c78a:	00 00       	add	r0,r0
8000c78c:	80 00       	ld.sh	r0,r0[0x0]
8000c78e:	d7 08       	*unknown*
8000c790:	80 00       	ld.sh	r0,r0[0x0]
8000c792:	f6 0c       	*unknown*
8000c794:	80 00       	ld.sh	r0,r0[0x0]
8000c796:	f6 d4 80 00 	satsub.w	r4,r11,-32768
8000c79a:	80 74       	ld.sh	r4,r0[0xe]
8000c79c:	80 00       	ld.sh	r0,r0[0x0]
8000c79e:	7b 90       	ld.w	r0,sp[0x64]
8000c7a0:	80 00       	ld.sh	r0,r0[0x0]
8000c7a2:	e0 68 50 66 	mov	r8,20582
8000c7a6:	02 94       	mov	r4,r1
8000c7a8:	0a 9c       	mov	r12,r5
8000c7aa:	f0 1f 00 6e 	mcall	8000c960 <_dtoa_r+0x674>
8000c7ae:	fa e8 00 08 	ld.d	r8,sp[8]
8000c7b2:	f0 1f 00 6d 	mcall	8000c964 <_dtoa_r+0x678>
8000c7b6:	30 08       	mov	r8,0
8000c7b8:	30 09       	mov	r9,0
8000c7ba:	ea 19 40 1c 	orh	r9,0x401c
8000c7be:	f0 1f 00 6b 	mcall	8000c968 <_dtoa_r+0x67c>
8000c7c2:	14 98       	mov	r8,r10
8000c7c4:	16 99       	mov	r9,r11
8000c7c6:	fa e9 00 28 	st.d	sp[40],r8
8000c7ca:	30 08       	mov	r8,0
8000c7cc:	ea 18 fc c0 	orh	r8,0xfcc0
8000c7d0:	40 a5       	lddsp	r5,sp[0x28]
8000c7d2:	10 05       	add	r5,r8
8000c7d4:	50 a5       	stdsp	sp[0x28],r5
8000c7d6:	58 04       	cp.w	r4,0
8000c7d8:	c2 21       	brne	8000c81c <_dtoa_r+0x530>
8000c7da:	fa ea 00 08 	ld.d	r10,sp[8]
8000c7de:	30 08       	mov	r8,0
8000c7e0:	30 09       	mov	r9,0
8000c7e2:	ea 19 40 14 	orh	r9,0x4014
8000c7e6:	f0 1f 00 62 	mcall	8000c96c <_dtoa_r+0x680>
8000c7ea:	40 bc       	lddsp	r12,sp[0x2c]
8000c7ec:	fa eb 00 08 	st.d	sp[8],r10
8000c7f0:	14 98       	mov	r8,r10
8000c7f2:	16 99       	mov	r9,r11
8000c7f4:	18 9a       	mov	r10,r12
8000c7f6:	0a 9b       	mov	r11,r5
8000c7f8:	f0 1f 00 5e 	mcall	8000c970 <_dtoa_r+0x684>
8000c7fc:	e0 81 02 7b 	brne	8000ccf2 <_dtoa_r+0xa06>
8000c800:	0a 98       	mov	r8,r5
8000c802:	40 b9       	lddsp	r9,sp[0x2c]
8000c804:	ee 18 80 00 	eorh	r8,0x8000
8000c808:	fa ea 00 08 	ld.d	r10,sp[8]
8000c80c:	10 95       	mov	r5,r8
8000c80e:	12 98       	mov	r8,r9
8000c810:	0a 99       	mov	r9,r5
8000c812:	f0 1f 00 58 	mcall	8000c970 <_dtoa_r+0x684>
8000c816:	e0 81 02 65 	brne	8000cce0 <_dtoa_r+0x9f4>
8000c81a:	cb c8       	rjmp	8000c992 <_dtoa_r+0x6a6>
8000c81c:	4d 69       	lddpc	r9,8000c974 <_dtoa_r+0x688>
8000c81e:	e8 c8 00 01 	sub	r8,r4,1
8000c822:	40 d5       	lddsp	r5,sp[0x34]
8000c824:	58 05       	cp.w	r5,0
8000c826:	c5 40       	breq	8000c8ce <_dtoa_r+0x5e2>
8000c828:	30 0c       	mov	r12,0
8000c82a:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000c82e:	51 3c       	stdsp	sp[0x4c],r12
8000c830:	30 0a       	mov	r10,0
8000c832:	30 0b       	mov	r11,0
8000c834:	ea 1b 3f e0 	orh	r11,0x3fe0
8000c838:	f0 1f 00 50 	mcall	8000c978 <_dtoa_r+0x68c>
8000c83c:	fa e8 00 28 	ld.d	r8,sp[40]
8000c840:	40 85       	lddsp	r5,sp[0x20]
8000c842:	f0 1f 00 4b 	mcall	8000c96c <_dtoa_r+0x680>
8000c846:	fa eb 00 28 	st.d	sp[40],r10
8000c84a:	fa ea 00 08 	ld.d	r10,sp[8]
8000c84e:	f0 1f 00 4c 	mcall	8000c97c <_dtoa_r+0x690>
8000c852:	51 6c       	stdsp	sp[0x58],r12
8000c854:	f0 1f 00 43 	mcall	8000c960 <_dtoa_r+0x674>
8000c858:	14 98       	mov	r8,r10
8000c85a:	16 99       	mov	r9,r11
8000c85c:	fa ea 00 08 	ld.d	r10,sp[8]
8000c860:	f0 1f 00 43 	mcall	8000c96c <_dtoa_r+0x680>
8000c864:	fa eb 00 08 	st.d	sp[8],r10
8000c868:	41 68       	lddsp	r8,sp[0x58]
8000c86a:	2d 08       	sub	r8,-48
8000c86c:	0a c8       	st.b	r5++,r8
8000c86e:	41 39       	lddsp	r9,sp[0x4c]
8000c870:	2f f9       	sub	r9,-1
8000c872:	51 39       	stdsp	sp[0x4c],r9
8000c874:	fa e8 00 28 	ld.d	r8,sp[40]
8000c878:	f0 1f 00 3e 	mcall	8000c970 <_dtoa_r+0x684>
8000c87c:	e0 81 03 64 	brne	8000cf44 <_dtoa_r+0xc58>
8000c880:	fa e8 00 08 	ld.d	r8,sp[8]
8000c884:	30 0a       	mov	r10,0
8000c886:	30 0b       	mov	r11,0
8000c888:	ea 1b 3f f0 	orh	r11,0x3ff0
8000c88c:	f0 1f 00 38 	mcall	8000c96c <_dtoa_r+0x680>
8000c890:	fa e8 00 28 	ld.d	r8,sp[40]
8000c894:	f0 1f 00 37 	mcall	8000c970 <_dtoa_r+0x684>
8000c898:	fa ea 00 28 	ld.d	r10,sp[40]
8000c89c:	30 08       	mov	r8,0
8000c89e:	30 09       	mov	r9,0
8000c8a0:	ea 19 40 24 	orh	r9,0x4024
8000c8a4:	58 0c       	cp.w	r12,0
8000c8a6:	e0 81 00 ee 	brne	8000ca82 <_dtoa_r+0x796>
8000c8aa:	41 3c       	lddsp	r12,sp[0x4c]
8000c8ac:	08 3c       	cp.w	r12,r4
8000c8ae:	c7 24       	brge	8000c992 <_dtoa_r+0x6a6>
8000c8b0:	f0 1f 00 2d 	mcall	8000c964 <_dtoa_r+0x678>
8000c8b4:	30 08       	mov	r8,0
8000c8b6:	fa eb 00 28 	st.d	sp[40],r10
8000c8ba:	30 09       	mov	r9,0
8000c8bc:	ea 19 40 24 	orh	r9,0x4024
8000c8c0:	fa ea 00 08 	ld.d	r10,sp[8]
8000c8c4:	f0 1f 00 28 	mcall	8000c964 <_dtoa_r+0x678>
8000c8c8:	fa eb 00 08 	st.d	sp[8],r10
8000c8cc:	cb fb       	rjmp	8000c84a <_dtoa_r+0x55e>
8000c8ce:	40 85       	lddsp	r5,sp[0x20]
8000c8d0:	08 05       	add	r5,r4
8000c8d2:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
8000c8d6:	51 35       	stdsp	sp[0x4c],r5
8000c8d8:	fa e8 00 28 	ld.d	r8,sp[40]
8000c8dc:	40 85       	lddsp	r5,sp[0x20]
8000c8de:	f0 1f 00 22 	mcall	8000c964 <_dtoa_r+0x678>
8000c8e2:	fa eb 00 28 	st.d	sp[40],r10
8000c8e6:	fa ea 00 08 	ld.d	r10,sp[8]
8000c8ea:	f0 1f 00 25 	mcall	8000c97c <_dtoa_r+0x690>
8000c8ee:	51 6c       	stdsp	sp[0x58],r12
8000c8f0:	f0 1f 00 1c 	mcall	8000c960 <_dtoa_r+0x674>
8000c8f4:	14 98       	mov	r8,r10
8000c8f6:	16 99       	mov	r9,r11
8000c8f8:	fa ea 00 08 	ld.d	r10,sp[8]
8000c8fc:	f0 1f 00 1c 	mcall	8000c96c <_dtoa_r+0x680>
8000c900:	fa eb 00 08 	st.d	sp[8],r10
8000c904:	41 68       	lddsp	r8,sp[0x58]
8000c906:	2d 08       	sub	r8,-48
8000c908:	0a c8       	st.b	r5++,r8
8000c90a:	41 3c       	lddsp	r12,sp[0x4c]
8000c90c:	18 35       	cp.w	r5,r12
8000c90e:	c3 91       	brne	8000c980 <_dtoa_r+0x694>
8000c910:	30 08       	mov	r8,0
8000c912:	30 09       	mov	r9,0
8000c914:	ea 19 3f e0 	orh	r9,0x3fe0
8000c918:	fa ea 00 28 	ld.d	r10,sp[40]
8000c91c:	f0 1f 00 13 	mcall	8000c968 <_dtoa_r+0x67c>
8000c920:	40 85       	lddsp	r5,sp[0x20]
8000c922:	fa e8 00 08 	ld.d	r8,sp[8]
8000c926:	08 05       	add	r5,r4
8000c928:	f0 1f 00 12 	mcall	8000c970 <_dtoa_r+0x684>
8000c92c:	e0 81 00 ab 	brne	8000ca82 <_dtoa_r+0x796>
8000c930:	fa e8 00 28 	ld.d	r8,sp[40]
8000c934:	30 0a       	mov	r10,0
8000c936:	30 0b       	mov	r11,0
8000c938:	ea 1b 3f e0 	orh	r11,0x3fe0
8000c93c:	f0 1f 00 0c 	mcall	8000c96c <_dtoa_r+0x680>
8000c940:	14 98       	mov	r8,r10
8000c942:	16 99       	mov	r9,r11
8000c944:	fa ea 00 08 	ld.d	r10,sp[8]
8000c948:	f0 1f 00 0a 	mcall	8000c970 <_dtoa_r+0x684>
8000c94c:	c2 30       	breq	8000c992 <_dtoa_r+0x6a6>
8000c94e:	33 09       	mov	r9,48
8000c950:	0a 98       	mov	r8,r5
8000c952:	11 7a       	ld.ub	r10,--r8
8000c954:	f2 0a 18 00 	cp.b	r10,r9
8000c958:	e0 81 02 f6 	brne	8000cf44 <_dtoa_r+0xc58>
8000c95c:	10 95       	mov	r5,r8
8000c95e:	cf 9b       	rjmp	8000c950 <_dtoa_r+0x664>
8000c960:	80 00       	ld.sh	r0,r0[0x0]
8000c962:	de f4       	*unknown*
8000c964:	80 00       	ld.sh	r0,r0[0x0]
8000c966:	7b 90       	ld.w	r0,sp[0x64]
8000c968:	80 00       	ld.sh	r0,r0[0x0]
8000c96a:	7f 04       	ld.w	r4,pc[0x40]
8000c96c:	80 00       	ld.sh	r0,r0[0x0]
8000c96e:	7d 68       	ld.w	r8,lr[0x58]
8000c970:	80 00       	ld.sh	r0,r0[0x0]
8000c972:	e0 68 80 00 	mov	r8,32768
8000c976:	f6 0c       	*unknown*
8000c978:	80 00       	ld.sh	r0,r0[0x0]
8000c97a:	80 74       	ld.sh	r4,r0[0xe]
8000c97c:	80 00       	ld.sh	r0,r0[0x0]
8000c97e:	80 18       	ld.sh	r8,r0[0x2]
8000c980:	30 08       	mov	r8,0
8000c982:	30 09       	mov	r9,0
8000c984:	ea 19 40 24 	orh	r9,0x4024
8000c988:	f0 1f 00 5a 	mcall	8000caf0 <_dtoa_r+0x804>
8000c98c:	fa eb 00 08 	st.d	sp[8],r10
8000c990:	ca bb       	rjmp	8000c8e6 <_dtoa_r+0x5fa>
8000c992:	fa ea 00 3c 	ld.d	r10,sp[60]
8000c996:	fa eb 00 08 	st.d	sp[8],r10
8000c99a:	58 e6       	cp.w	r6,14
8000c99c:	5f ab       	srle	r11
8000c99e:	41 8a       	lddsp	r10,sp[0x60]
8000c9a0:	30 08       	mov	r8,0
8000c9a2:	f4 09 11 ff 	rsub	r9,r10,-1
8000c9a6:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
8000c9aa:	f0 09 18 00 	cp.b	r9,r8
8000c9ae:	e0 80 00 83 	breq	8000cab4 <_dtoa_r+0x7c8>
8000c9b2:	40 ea       	lddsp	r10,sp[0x38]
8000c9b4:	58 01       	cp.w	r1,0
8000c9b6:	5f a9       	srle	r9
8000c9b8:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000c9bc:	4c ea       	lddpc	r10,8000caf4 <_dtoa_r+0x808>
8000c9be:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000c9c2:	fa e5 00 10 	st.d	sp[16],r4
8000c9c6:	f0 09 18 00 	cp.b	r9,r8
8000c9ca:	c1 50       	breq	8000c9f4 <_dtoa_r+0x708>
8000c9cc:	58 01       	cp.w	r1,0
8000c9ce:	e0 81 01 89 	brne	8000cce0 <_dtoa_r+0x9f4>
8000c9d2:	30 08       	mov	r8,0
8000c9d4:	30 09       	mov	r9,0
8000c9d6:	ea 19 40 14 	orh	r9,0x4014
8000c9da:	08 9a       	mov	r10,r4
8000c9dc:	0a 9b       	mov	r11,r5
8000c9de:	f0 1f 00 45 	mcall	8000caf0 <_dtoa_r+0x804>
8000c9e2:	fa e8 00 08 	ld.d	r8,sp[8]
8000c9e6:	f0 1f 00 45 	mcall	8000caf8 <_dtoa_r+0x80c>
8000c9ea:	e0 81 01 7b 	brne	8000cce0 <_dtoa_r+0x9f4>
8000c9ee:	02 92       	mov	r2,r1
8000c9f0:	e0 8f 01 83 	bral	8000ccf6 <_dtoa_r+0xa0a>
8000c9f4:	40 85       	lddsp	r5,sp[0x20]
8000c9f6:	30 14       	mov	r4,1
8000c9f8:	fa e8 00 10 	ld.d	r8,sp[16]
8000c9fc:	fa ea 00 08 	ld.d	r10,sp[8]
8000ca00:	f0 1f 00 3f 	mcall	8000cafc <_dtoa_r+0x810>
8000ca04:	f0 1f 00 3f 	mcall	8000cb00 <_dtoa_r+0x814>
8000ca08:	18 92       	mov	r2,r12
8000ca0a:	f0 1f 00 3f 	mcall	8000cb04 <_dtoa_r+0x818>
8000ca0e:	fa e8 00 10 	ld.d	r8,sp[16]
8000ca12:	f0 1f 00 38 	mcall	8000caf0 <_dtoa_r+0x804>
8000ca16:	14 98       	mov	r8,r10
8000ca18:	16 99       	mov	r9,r11
8000ca1a:	fa ea 00 08 	ld.d	r10,sp[8]
8000ca1e:	f0 1f 00 3b 	mcall	8000cb08 <_dtoa_r+0x81c>
8000ca22:	fa eb 00 08 	st.d	sp[8],r10
8000ca26:	e4 c8 ff d0 	sub	r8,r2,-48
8000ca2a:	0a c8       	st.b	r5++,r8
8000ca2c:	30 09       	mov	r9,0
8000ca2e:	ea 19 40 24 	orh	r9,0x4024
8000ca32:	30 08       	mov	r8,0
8000ca34:	02 34       	cp.w	r4,r1
8000ca36:	c3 31       	brne	8000ca9c <_dtoa_r+0x7b0>
8000ca38:	fa e8 00 08 	ld.d	r8,sp[8]
8000ca3c:	f0 1f 00 34 	mcall	8000cb0c <_dtoa_r+0x820>
8000ca40:	16 91       	mov	r1,r11
8000ca42:	14 90       	mov	r0,r10
8000ca44:	14 98       	mov	r8,r10
8000ca46:	02 99       	mov	r9,r1
8000ca48:	fa ea 00 10 	ld.d	r10,sp[16]
8000ca4c:	f0 1f 00 31 	mcall	8000cb10 <_dtoa_r+0x824>
8000ca50:	c1 a1       	brne	8000ca84 <_dtoa_r+0x798>
8000ca52:	fa e8 00 10 	ld.d	r8,sp[16]
8000ca56:	00 9a       	mov	r10,r0
8000ca58:	02 9b       	mov	r11,r1
8000ca5a:	f0 1f 00 2f 	mcall	8000cb14 <_dtoa_r+0x828>
8000ca5e:	e0 80 02 72 	breq	8000cf42 <_dtoa_r+0xc56>
8000ca62:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000ca66:	c0 f1       	brne	8000ca84 <_dtoa_r+0x798>
8000ca68:	e0 8f 02 6d 	bral	8000cf42 <_dtoa_r+0xc56>
8000ca6c:	40 8a       	lddsp	r10,sp[0x20]
8000ca6e:	14 38       	cp.w	r8,r10
8000ca70:	c0 30       	breq	8000ca76 <_dtoa_r+0x78a>
8000ca72:	10 95       	mov	r5,r8
8000ca74:	c0 98       	rjmp	8000ca86 <_dtoa_r+0x79a>
8000ca76:	33 08       	mov	r8,48
8000ca78:	40 89       	lddsp	r9,sp[0x20]
8000ca7a:	2f f6       	sub	r6,-1
8000ca7c:	b2 88       	st.b	r9[0x0],r8
8000ca7e:	40 88       	lddsp	r8,sp[0x20]
8000ca80:	c0 88       	rjmp	8000ca90 <_dtoa_r+0x7a4>
8000ca82:	40 66       	lddsp	r6,sp[0x18]
8000ca84:	33 99       	mov	r9,57
8000ca86:	0a 98       	mov	r8,r5
8000ca88:	11 7a       	ld.ub	r10,--r8
8000ca8a:	f2 0a 18 00 	cp.b	r10,r9
8000ca8e:	ce f0       	breq	8000ca6c <_dtoa_r+0x780>
8000ca90:	50 66       	stdsp	sp[0x18],r6
8000ca92:	11 89       	ld.ub	r9,r8[0x0]
8000ca94:	2f f9       	sub	r9,-1
8000ca96:	b0 89       	st.b	r8[0x0],r9
8000ca98:	e0 8f 02 56 	bral	8000cf44 <_dtoa_r+0xc58>
8000ca9c:	f0 1f 00 15 	mcall	8000caf0 <_dtoa_r+0x804>
8000caa0:	2f f4       	sub	r4,-1
8000caa2:	fa eb 00 08 	st.d	sp[8],r10
8000caa6:	30 08       	mov	r8,0
8000caa8:	30 09       	mov	r9,0
8000caaa:	f0 1f 00 1b 	mcall	8000cb14 <_dtoa_r+0x828>
8000caae:	ca 50       	breq	8000c9f8 <_dtoa_r+0x70c>
8000cab0:	e0 8f 02 49 	bral	8000cf42 <_dtoa_r+0xc56>
8000cab4:	40 d8       	lddsp	r8,sp[0x34]
8000cab6:	58 08       	cp.w	r8,0
8000cab8:	c0 51       	brne	8000cac2 <_dtoa_r+0x7d6>
8000caba:	04 98       	mov	r8,r2
8000cabc:	00 95       	mov	r5,r0
8000cabe:	40 d4       	lddsp	r4,sp[0x34]
8000cac0:	c4 78       	rjmp	8000cb4e <_dtoa_r+0x862>
8000cac2:	40 c5       	lddsp	r5,sp[0x30]
8000cac4:	58 15       	cp.w	r5,1
8000cac6:	e0 89 00 0e 	brgt	8000cae2 <_dtoa_r+0x7f6>
8000caca:	41 74       	lddsp	r4,sp[0x5c]
8000cacc:	58 04       	cp.w	r4,0
8000cace:	c0 40       	breq	8000cad6 <_dtoa_r+0x7ea>
8000cad0:	f4 c9 fb cd 	sub	r9,r10,-1075
8000cad4:	c0 48       	rjmp	8000cadc <_dtoa_r+0x7f0>
8000cad6:	41 99       	lddsp	r9,sp[0x64]
8000cad8:	f2 09 11 36 	rsub	r9,r9,54
8000cadc:	04 98       	mov	r8,r2
8000cade:	00 95       	mov	r5,r0
8000cae0:	c2 c8       	rjmp	8000cb38 <_dtoa_r+0x84c>
8000cae2:	e2 c8 00 01 	sub	r8,r1,1
8000cae6:	10 32       	cp.w	r2,r8
8000cae8:	c1 85       	brlt	8000cb18 <_dtoa_r+0x82c>
8000caea:	e4 08 01 08 	sub	r8,r2,r8
8000caee:	c1 b8       	rjmp	8000cb24 <_dtoa_r+0x838>
8000caf0:	80 00       	ld.sh	r0,r0[0x0]
8000caf2:	7b 90       	ld.w	r0,sp[0x64]
8000caf4:	80 00       	ld.sh	r0,r0[0x0]
8000caf6:	f6 0c       	*unknown*
8000caf8:	80 00       	ld.sh	r0,r0[0x0]
8000cafa:	df fe       	*unknown*
8000cafc:	80 00       	ld.sh	r0,r0[0x0]
8000cafe:	80 74       	ld.sh	r4,r0[0xe]
8000cb00:	80 00       	ld.sh	r0,r0[0x0]
8000cb02:	80 18       	ld.sh	r8,r0[0x2]
8000cb04:	80 00       	ld.sh	r0,r0[0x0]
8000cb06:	de f4       	*unknown*
8000cb08:	80 00       	ld.sh	r0,r0[0x0]
8000cb0a:	7d 68       	ld.w	r8,lr[0x58]
8000cb0c:	80 00       	ld.sh	r0,r0[0x0]
8000cb0e:	7f 04       	ld.w	r4,pc[0x40]
8000cb10:	80 00       	ld.sh	r0,r0[0x0]
8000cb12:	e0 68 80 00 	mov	r8,32768
8000cb16:	df d6       	*unknown*
8000cb18:	04 18       	sub	r8,r2
8000cb1a:	41 1c       	lddsp	r12,sp[0x44]
8000cb1c:	10 02       	add	r2,r8
8000cb1e:	10 0c       	add	r12,r8
8000cb20:	30 08       	mov	r8,0
8000cb22:	51 1c       	stdsp	sp[0x44],r12
8000cb24:	e0 01 01 05 	sub	r5,r0,r1
8000cb28:	30 09       	mov	r9,0
8000cb2a:	0a 9b       	mov	r11,r5
8000cb2c:	00 95       	mov	r5,r0
8000cb2e:	58 01       	cp.w	r1,0
8000cb30:	c0 35       	brlt	8000cb36 <_dtoa_r+0x84a>
8000cb32:	02 99       	mov	r9,r1
8000cb34:	c0 28       	rjmp	8000cb38 <_dtoa_r+0x84c>
8000cb36:	16 95       	mov	r5,r11
8000cb38:	40 4b       	lddsp	r11,sp[0x10]
8000cb3a:	12 0b       	add	r11,r9
8000cb3c:	50 08       	stdsp	sp[0x0],r8
8000cb3e:	50 4b       	stdsp	sp[0x10],r11
8000cb40:	12 00       	add	r0,r9
8000cb42:	30 1b       	mov	r11,1
8000cb44:	0e 9c       	mov	r12,r7
8000cb46:	f0 1f 01 09 	mcall	8000cf68 <_dtoa_r+0xc7c>
8000cb4a:	40 08       	lddsp	r8,sp[0x0]
8000cb4c:	18 94       	mov	r4,r12
8000cb4e:	40 4a       	lddsp	r10,sp[0x10]
8000cb50:	58 05       	cp.w	r5,0
8000cb52:	5f 99       	srgt	r9
8000cb54:	58 0a       	cp.w	r10,0
8000cb56:	5f 9a       	srgt	r10
8000cb58:	f5 e9 00 09 	and	r9,r10,r9
8000cb5c:	c0 80       	breq	8000cb6c <_dtoa_r+0x880>
8000cb5e:	40 4c       	lddsp	r12,sp[0x10]
8000cb60:	f8 05 0d 49 	min	r9,r12,r5
8000cb64:	12 1c       	sub	r12,r9
8000cb66:	12 10       	sub	r0,r9
8000cb68:	50 4c       	stdsp	sp[0x10],r12
8000cb6a:	12 15       	sub	r5,r9
8000cb6c:	58 02       	cp.w	r2,0
8000cb6e:	e0 8a 00 27 	brle	8000cbbc <_dtoa_r+0x8d0>
8000cb72:	40 db       	lddsp	r11,sp[0x34]
8000cb74:	58 0b       	cp.w	r11,0
8000cb76:	c1 d0       	breq	8000cbb0 <_dtoa_r+0x8c4>
8000cb78:	58 08       	cp.w	r8,0
8000cb7a:	e0 8a 00 17 	brle	8000cba8 <_dtoa_r+0x8bc>
8000cb7e:	10 9a       	mov	r10,r8
8000cb80:	50 08       	stdsp	sp[0x0],r8
8000cb82:	08 9b       	mov	r11,r4
8000cb84:	0e 9c       	mov	r12,r7
8000cb86:	f0 1f 00 fa 	mcall	8000cf6c <_dtoa_r+0xc80>
8000cb8a:	06 9a       	mov	r10,r3
8000cb8c:	18 9b       	mov	r11,r12
8000cb8e:	18 94       	mov	r4,r12
8000cb90:	0e 9c       	mov	r12,r7
8000cb92:	f0 1f 00 f8 	mcall	8000cf70 <_dtoa_r+0xc84>
8000cb96:	18 99       	mov	r9,r12
8000cb98:	06 9b       	mov	r11,r3
8000cb9a:	50 19       	stdsp	sp[0x4],r9
8000cb9c:	0e 9c       	mov	r12,r7
8000cb9e:	f0 1f 00 f6 	mcall	8000cf74 <_dtoa_r+0xc88>
8000cba2:	40 19       	lddsp	r9,sp[0x4]
8000cba4:	40 08       	lddsp	r8,sp[0x0]
8000cba6:	12 93       	mov	r3,r9
8000cba8:	e4 08 01 0a 	sub	r10,r2,r8
8000cbac:	c0 80       	breq	8000cbbc <_dtoa_r+0x8d0>
8000cbae:	c0 28       	rjmp	8000cbb2 <_dtoa_r+0x8c6>
8000cbb0:	04 9a       	mov	r10,r2
8000cbb2:	06 9b       	mov	r11,r3
8000cbb4:	0e 9c       	mov	r12,r7
8000cbb6:	f0 1f 00 ee 	mcall	8000cf6c <_dtoa_r+0xc80>
8000cbba:	18 93       	mov	r3,r12
8000cbbc:	30 1b       	mov	r11,1
8000cbbe:	0e 9c       	mov	r12,r7
8000cbc0:	f0 1f 00 ea 	mcall	8000cf68 <_dtoa_r+0xc7c>
8000cbc4:	41 1a       	lddsp	r10,sp[0x44]
8000cbc6:	18 92       	mov	r2,r12
8000cbc8:	58 0a       	cp.w	r10,0
8000cbca:	e0 8a 00 07 	brle	8000cbd8 <_dtoa_r+0x8ec>
8000cbce:	18 9b       	mov	r11,r12
8000cbd0:	0e 9c       	mov	r12,r7
8000cbd2:	f0 1f 00 e7 	mcall	8000cf6c <_dtoa_r+0xc80>
8000cbd6:	18 92       	mov	r2,r12
8000cbd8:	40 c9       	lddsp	r9,sp[0x30]
8000cbda:	58 19       	cp.w	r9,1
8000cbdc:	e0 89 00 14 	brgt	8000cc04 <_dtoa_r+0x918>
8000cbe0:	40 38       	lddsp	r8,sp[0xc]
8000cbe2:	58 08       	cp.w	r8,0
8000cbe4:	c1 01       	brne	8000cc04 <_dtoa_r+0x918>
8000cbe6:	40 29       	lddsp	r9,sp[0x8]
8000cbe8:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
8000cbec:	c0 c1       	brne	8000cc04 <_dtoa_r+0x918>
8000cbee:	12 98       	mov	r8,r9
8000cbf0:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000cbf4:	c0 80       	breq	8000cc04 <_dtoa_r+0x918>
8000cbf6:	40 4c       	lddsp	r12,sp[0x10]
8000cbf8:	30 1b       	mov	r11,1
8000cbfa:	2f fc       	sub	r12,-1
8000cbfc:	2f f0       	sub	r0,-1
8000cbfe:	50 4c       	stdsp	sp[0x10],r12
8000cc00:	50 6b       	stdsp	sp[0x18],r11
8000cc02:	c0 38       	rjmp	8000cc08 <_dtoa_r+0x91c>
8000cc04:	30 0a       	mov	r10,0
8000cc06:	50 6a       	stdsp	sp[0x18],r10
8000cc08:	41 19       	lddsp	r9,sp[0x44]
8000cc0a:	58 09       	cp.w	r9,0
8000cc0c:	c0 31       	brne	8000cc12 <_dtoa_r+0x926>
8000cc0e:	30 1c       	mov	r12,1
8000cc10:	c0 98       	rjmp	8000cc22 <_dtoa_r+0x936>
8000cc12:	64 48       	ld.w	r8,r2[0x10]
8000cc14:	2f c8       	sub	r8,-4
8000cc16:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000cc1a:	f0 1f 00 d8 	mcall	8000cf78 <_dtoa_r+0xc8c>
8000cc1e:	f8 0c 11 20 	rsub	r12,r12,32
8000cc22:	40 4b       	lddsp	r11,sp[0x10]
8000cc24:	f8 0b 00 08 	add	r8,r12,r11
8000cc28:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000cc2c:	c0 c0       	breq	8000cc44 <_dtoa_r+0x958>
8000cc2e:	f0 08 11 20 	rsub	r8,r8,32
8000cc32:	58 48       	cp.w	r8,4
8000cc34:	e0 8a 00 06 	brle	8000cc40 <_dtoa_r+0x954>
8000cc38:	20 48       	sub	r8,4
8000cc3a:	10 0b       	add	r11,r8
8000cc3c:	50 4b       	stdsp	sp[0x10],r11
8000cc3e:	c0 78       	rjmp	8000cc4c <_dtoa_r+0x960>
8000cc40:	58 48       	cp.w	r8,4
8000cc42:	c0 70       	breq	8000cc50 <_dtoa_r+0x964>
8000cc44:	40 4a       	lddsp	r10,sp[0x10]
8000cc46:	2e 48       	sub	r8,-28
8000cc48:	10 0a       	add	r10,r8
8000cc4a:	50 4a       	stdsp	sp[0x10],r10
8000cc4c:	10 00       	add	r0,r8
8000cc4e:	10 05       	add	r5,r8
8000cc50:	58 00       	cp.w	r0,0
8000cc52:	e0 8a 00 08 	brle	8000cc62 <_dtoa_r+0x976>
8000cc56:	06 9b       	mov	r11,r3
8000cc58:	00 9a       	mov	r10,r0
8000cc5a:	0e 9c       	mov	r12,r7
8000cc5c:	f0 1f 00 c8 	mcall	8000cf7c <_dtoa_r+0xc90>
8000cc60:	18 93       	mov	r3,r12
8000cc62:	40 49       	lddsp	r9,sp[0x10]
8000cc64:	58 09       	cp.w	r9,0
8000cc66:	e0 8a 00 08 	brle	8000cc76 <_dtoa_r+0x98a>
8000cc6a:	04 9b       	mov	r11,r2
8000cc6c:	12 9a       	mov	r10,r9
8000cc6e:	0e 9c       	mov	r12,r7
8000cc70:	f0 1f 00 c3 	mcall	8000cf7c <_dtoa_r+0xc90>
8000cc74:	18 92       	mov	r2,r12
8000cc76:	41 48       	lddsp	r8,sp[0x50]
8000cc78:	58 08       	cp.w	r8,0
8000cc7a:	c1 b0       	breq	8000ccb0 <_dtoa_r+0x9c4>
8000cc7c:	04 9b       	mov	r11,r2
8000cc7e:	06 9c       	mov	r12,r3
8000cc80:	f0 1f 00 c0 	mcall	8000cf80 <_dtoa_r+0xc94>
8000cc84:	c1 64       	brge	8000ccb0 <_dtoa_r+0x9c4>
8000cc86:	06 9b       	mov	r11,r3
8000cc88:	30 09       	mov	r9,0
8000cc8a:	30 aa       	mov	r10,10
8000cc8c:	0e 9c       	mov	r12,r7
8000cc8e:	f0 1f 00 be 	mcall	8000cf84 <_dtoa_r+0xc98>
8000cc92:	20 16       	sub	r6,1
8000cc94:	18 93       	mov	r3,r12
8000cc96:	40 dc       	lddsp	r12,sp[0x34]
8000cc98:	58 0c       	cp.w	r12,0
8000cc9a:	c0 31       	brne	8000cca0 <_dtoa_r+0x9b4>
8000cc9c:	40 91       	lddsp	r1,sp[0x24]
8000cc9e:	c0 98       	rjmp	8000ccb0 <_dtoa_r+0x9c4>
8000cca0:	08 9b       	mov	r11,r4
8000cca2:	40 91       	lddsp	r1,sp[0x24]
8000cca4:	30 09       	mov	r9,0
8000cca6:	30 aa       	mov	r10,10
8000cca8:	0e 9c       	mov	r12,r7
8000ccaa:	f0 1f 00 b7 	mcall	8000cf84 <_dtoa_r+0xc98>
8000ccae:	18 94       	mov	r4,r12
8000ccb0:	58 01       	cp.w	r1,0
8000ccb2:	5f a9       	srle	r9
8000ccb4:	40 cb       	lddsp	r11,sp[0x30]
8000ccb6:	58 2b       	cp.w	r11,2
8000ccb8:	5f 98       	srgt	r8
8000ccba:	f3 e8 00 08 	and	r8,r9,r8
8000ccbe:	c2 50       	breq	8000cd08 <_dtoa_r+0xa1c>
8000ccc0:	58 01       	cp.w	r1,0
8000ccc2:	c1 11       	brne	8000cce4 <_dtoa_r+0x9f8>
8000ccc4:	04 9b       	mov	r11,r2
8000ccc6:	02 99       	mov	r9,r1
8000ccc8:	30 5a       	mov	r10,5
8000ccca:	0e 9c       	mov	r12,r7
8000cccc:	f0 1f 00 ae 	mcall	8000cf84 <_dtoa_r+0xc98>
8000ccd0:	18 92       	mov	r2,r12
8000ccd2:	18 9b       	mov	r11,r12
8000ccd4:	06 9c       	mov	r12,r3
8000ccd6:	f0 1f 00 ab 	mcall	8000cf80 <_dtoa_r+0xc94>
8000ccda:	e0 89 00 0f 	brgt	8000ccf8 <_dtoa_r+0xa0c>
8000ccde:	c0 38       	rjmp	8000cce4 <_dtoa_r+0x9f8>
8000cce0:	30 02       	mov	r2,0
8000cce2:	04 94       	mov	r4,r2
8000cce4:	40 ea       	lddsp	r10,sp[0x38]
8000cce6:	30 09       	mov	r9,0
8000cce8:	5c da       	com	r10
8000ccea:	40 85       	lddsp	r5,sp[0x20]
8000ccec:	50 6a       	stdsp	sp[0x18],r10
8000ccee:	50 49       	stdsp	sp[0x10],r9
8000ccf0:	c1 39       	rjmp	8000cf16 <_dtoa_r+0xc2a>
8000ccf2:	08 92       	mov	r2,r4
8000ccf4:	40 66       	lddsp	r6,sp[0x18]
8000ccf6:	04 94       	mov	r4,r2
8000ccf8:	2f f6       	sub	r6,-1
8000ccfa:	50 66       	stdsp	sp[0x18],r6
8000ccfc:	33 18       	mov	r8,49
8000ccfe:	40 85       	lddsp	r5,sp[0x20]
8000cd00:	0a c8       	st.b	r5++,r8
8000cd02:	30 08       	mov	r8,0
8000cd04:	50 48       	stdsp	sp[0x10],r8
8000cd06:	c0 89       	rjmp	8000cf16 <_dtoa_r+0xc2a>
8000cd08:	40 dc       	lddsp	r12,sp[0x34]
8000cd0a:	58 0c       	cp.w	r12,0
8000cd0c:	e0 80 00 b9 	breq	8000ce7e <_dtoa_r+0xb92>
8000cd10:	58 05       	cp.w	r5,0
8000cd12:	e0 8a 00 08 	brle	8000cd22 <_dtoa_r+0xa36>
8000cd16:	08 9b       	mov	r11,r4
8000cd18:	0a 9a       	mov	r10,r5
8000cd1a:	0e 9c       	mov	r12,r7
8000cd1c:	f0 1f 00 98 	mcall	8000cf7c <_dtoa_r+0xc90>
8000cd20:	18 94       	mov	r4,r12
8000cd22:	40 6b       	lddsp	r11,sp[0x18]
8000cd24:	58 0b       	cp.w	r11,0
8000cd26:	c0 31       	brne	8000cd2c <_dtoa_r+0xa40>
8000cd28:	08 9c       	mov	r12,r4
8000cd2a:	c1 38       	rjmp	8000cd50 <_dtoa_r+0xa64>
8000cd2c:	68 1b       	ld.w	r11,r4[0x4]
8000cd2e:	0e 9c       	mov	r12,r7
8000cd30:	f0 1f 00 96 	mcall	8000cf88 <_dtoa_r+0xc9c>
8000cd34:	68 4a       	ld.w	r10,r4[0x10]
8000cd36:	18 95       	mov	r5,r12
8000cd38:	e8 cb ff f4 	sub	r11,r4,-12
8000cd3c:	2f ea       	sub	r10,-2
8000cd3e:	2f 4c       	sub	r12,-12
8000cd40:	a3 6a       	lsl	r10,0x2
8000cd42:	f0 1f 00 93 	mcall	8000cf8c <_dtoa_r+0xca0>
8000cd46:	0a 9b       	mov	r11,r5
8000cd48:	30 1a       	mov	r10,1
8000cd4a:	0e 9c       	mov	r12,r7
8000cd4c:	f0 1f 00 8c 	mcall	8000cf7c <_dtoa_r+0xc90>
8000cd50:	50 44       	stdsp	sp[0x10],r4
8000cd52:	40 3a       	lddsp	r10,sp[0xc]
8000cd54:	30 19       	mov	r9,1
8000cd56:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000cd5a:	18 94       	mov	r4,r12
8000cd5c:	50 da       	stdsp	sp[0x34],r10
8000cd5e:	40 85       	lddsp	r5,sp[0x20]
8000cd60:	50 69       	stdsp	sp[0x18],r9
8000cd62:	50 26       	stdsp	sp[0x8],r6
8000cd64:	50 e1       	stdsp	sp[0x38],r1
8000cd66:	04 9b       	mov	r11,r2
8000cd68:	06 9c       	mov	r12,r3
8000cd6a:	f0 1f 00 8a 	mcall	8000cf90 <_dtoa_r+0xca4>
8000cd6e:	40 4b       	lddsp	r11,sp[0x10]
8000cd70:	f8 c0 ff d0 	sub	r0,r12,-48
8000cd74:	06 9c       	mov	r12,r3
8000cd76:	f0 1f 00 83 	mcall	8000cf80 <_dtoa_r+0xc94>
8000cd7a:	08 9a       	mov	r10,r4
8000cd7c:	50 9c       	stdsp	sp[0x24],r12
8000cd7e:	04 9b       	mov	r11,r2
8000cd80:	0e 9c       	mov	r12,r7
8000cd82:	f0 1f 00 85 	mcall	8000cf94 <_dtoa_r+0xca8>
8000cd86:	18 91       	mov	r1,r12
8000cd88:	78 38       	ld.w	r8,r12[0xc]
8000cd8a:	58 08       	cp.w	r8,0
8000cd8c:	c0 30       	breq	8000cd92 <_dtoa_r+0xaa6>
8000cd8e:	30 16       	mov	r6,1
8000cd90:	c0 68       	rjmp	8000cd9c <_dtoa_r+0xab0>
8000cd92:	18 9b       	mov	r11,r12
8000cd94:	06 9c       	mov	r12,r3
8000cd96:	f0 1f 00 7b 	mcall	8000cf80 <_dtoa_r+0xc94>
8000cd9a:	18 96       	mov	r6,r12
8000cd9c:	0e 9c       	mov	r12,r7
8000cd9e:	02 9b       	mov	r11,r1
8000cda0:	f0 1f 00 75 	mcall	8000cf74 <_dtoa_r+0xc88>
8000cda4:	40 cc       	lddsp	r12,sp[0x30]
8000cda6:	ed ec 10 08 	or	r8,r6,r12
8000cdaa:	c1 11       	brne	8000cdcc <_dtoa_r+0xae0>
8000cdac:	40 db       	lddsp	r11,sp[0x34]
8000cdae:	58 0b       	cp.w	r11,0
8000cdb0:	c0 e1       	brne	8000cdcc <_dtoa_r+0xae0>
8000cdb2:	40 26       	lddsp	r6,sp[0x8]
8000cdb4:	e0 40 00 39 	cp.w	r0,57
8000cdb8:	c3 40       	breq	8000ce20 <_dtoa_r+0xb34>
8000cdba:	50 66       	stdsp	sp[0x18],r6
8000cdbc:	40 9a       	lddsp	r10,sp[0x24]
8000cdbe:	e0 c8 ff ff 	sub	r8,r0,-1
8000cdc2:	58 0a       	cp.w	r10,0
8000cdc4:	f0 00 17 90 	movgt	r0,r8
8000cdc8:	0a c0       	st.b	r5++,r0
8000cdca:	ca 68       	rjmp	8000cf16 <_dtoa_r+0xc2a>
8000cdcc:	40 99       	lddsp	r9,sp[0x24]
8000cdce:	58 09       	cp.w	r9,0
8000cdd0:	c0 85       	brlt	8000cde0 <_dtoa_r+0xaf4>
8000cdd2:	12 98       	mov	r8,r9
8000cdd4:	40 cc       	lddsp	r12,sp[0x30]
8000cdd6:	18 48       	or	r8,r12
8000cdd8:	c1 d1       	brne	8000ce12 <_dtoa_r+0xb26>
8000cdda:	40 db       	lddsp	r11,sp[0x34]
8000cddc:	58 0b       	cp.w	r11,0
8000cdde:	c1 a1       	brne	8000ce12 <_dtoa_r+0xb26>
8000cde0:	0c 99       	mov	r9,r6
8000cde2:	40 26       	lddsp	r6,sp[0x8]
8000cde4:	58 09       	cp.w	r9,0
8000cde6:	e0 8a 00 21 	brle	8000ce28 <_dtoa_r+0xb3c>
8000cdea:	06 9b       	mov	r11,r3
8000cdec:	30 1a       	mov	r10,1
8000cdee:	0e 9c       	mov	r12,r7
8000cdf0:	f0 1f 00 63 	mcall	8000cf7c <_dtoa_r+0xc90>
8000cdf4:	04 9b       	mov	r11,r2
8000cdf6:	18 93       	mov	r3,r12
8000cdf8:	f0 1f 00 62 	mcall	8000cf80 <_dtoa_r+0xc94>
8000cdfc:	e0 89 00 06 	brgt	8000ce08 <_dtoa_r+0xb1c>
8000ce00:	c1 41       	brne	8000ce28 <_dtoa_r+0xb3c>
8000ce02:	ed b0 00 00 	bld	r0,0x0
8000ce06:	c1 11       	brne	8000ce28 <_dtoa_r+0xb3c>
8000ce08:	e0 40 00 39 	cp.w	r0,57
8000ce0c:	c0 a0       	breq	8000ce20 <_dtoa_r+0xb34>
8000ce0e:	2f f0       	sub	r0,-1
8000ce10:	c0 c8       	rjmp	8000ce28 <_dtoa_r+0xb3c>
8000ce12:	58 06       	cp.w	r6,0
8000ce14:	e0 8a 00 0c 	brle	8000ce2c <_dtoa_r+0xb40>
8000ce18:	40 26       	lddsp	r6,sp[0x8]
8000ce1a:	e0 40 00 39 	cp.w	r0,57
8000ce1e:	c0 41       	brne	8000ce26 <_dtoa_r+0xb3a>
8000ce20:	33 98       	mov	r8,57
8000ce22:	0a c8       	st.b	r5++,r8
8000ce24:	c6 78       	rjmp	8000cef2 <_dtoa_r+0xc06>
8000ce26:	2f f0       	sub	r0,-1
8000ce28:	0a c0       	st.b	r5++,r0
8000ce2a:	c7 58       	rjmp	8000cf14 <_dtoa_r+0xc28>
8000ce2c:	0a c0       	st.b	r5++,r0
8000ce2e:	40 6a       	lddsp	r10,sp[0x18]
8000ce30:	40 e9       	lddsp	r9,sp[0x38]
8000ce32:	12 3a       	cp.w	r10,r9
8000ce34:	c4 30       	breq	8000ceba <_dtoa_r+0xbce>
8000ce36:	06 9b       	mov	r11,r3
8000ce38:	30 09       	mov	r9,0
8000ce3a:	30 aa       	mov	r10,10
8000ce3c:	0e 9c       	mov	r12,r7
8000ce3e:	f0 1f 00 52 	mcall	8000cf84 <_dtoa_r+0xc98>
8000ce42:	40 48       	lddsp	r8,sp[0x10]
8000ce44:	18 93       	mov	r3,r12
8000ce46:	08 38       	cp.w	r8,r4
8000ce48:	c0 91       	brne	8000ce5a <_dtoa_r+0xb6e>
8000ce4a:	10 9b       	mov	r11,r8
8000ce4c:	30 09       	mov	r9,0
8000ce4e:	30 aa       	mov	r10,10
8000ce50:	0e 9c       	mov	r12,r7
8000ce52:	f0 1f 00 4d 	mcall	8000cf84 <_dtoa_r+0xc98>
8000ce56:	50 4c       	stdsp	sp[0x10],r12
8000ce58:	c0 e8       	rjmp	8000ce74 <_dtoa_r+0xb88>
8000ce5a:	40 4b       	lddsp	r11,sp[0x10]
8000ce5c:	30 09       	mov	r9,0
8000ce5e:	30 aa       	mov	r10,10
8000ce60:	0e 9c       	mov	r12,r7
8000ce62:	f0 1f 00 49 	mcall	8000cf84 <_dtoa_r+0xc98>
8000ce66:	08 9b       	mov	r11,r4
8000ce68:	50 4c       	stdsp	sp[0x10],r12
8000ce6a:	30 09       	mov	r9,0
8000ce6c:	30 aa       	mov	r10,10
8000ce6e:	0e 9c       	mov	r12,r7
8000ce70:	f0 1f 00 45 	mcall	8000cf84 <_dtoa_r+0xc98>
8000ce74:	18 94       	mov	r4,r12
8000ce76:	40 6c       	lddsp	r12,sp[0x18]
8000ce78:	2f fc       	sub	r12,-1
8000ce7a:	50 6c       	stdsp	sp[0x18],r12
8000ce7c:	c7 5b       	rjmp	8000cd66 <_dtoa_r+0xa7a>
8000ce7e:	30 18       	mov	r8,1
8000ce80:	06 90       	mov	r0,r3
8000ce82:	40 85       	lddsp	r5,sp[0x20]
8000ce84:	08 93       	mov	r3,r4
8000ce86:	0c 94       	mov	r4,r6
8000ce88:	10 96       	mov	r6,r8
8000ce8a:	04 9b       	mov	r11,r2
8000ce8c:	00 9c       	mov	r12,r0
8000ce8e:	f0 1f 00 41 	mcall	8000cf90 <_dtoa_r+0xca4>
8000ce92:	2d 0c       	sub	r12,-48
8000ce94:	0a cc       	st.b	r5++,r12
8000ce96:	02 36       	cp.w	r6,r1
8000ce98:	c0 a4       	brge	8000ceac <_dtoa_r+0xbc0>
8000ce9a:	00 9b       	mov	r11,r0
8000ce9c:	30 09       	mov	r9,0
8000ce9e:	30 aa       	mov	r10,10
8000cea0:	0e 9c       	mov	r12,r7
8000cea2:	2f f6       	sub	r6,-1
8000cea4:	f0 1f 00 38 	mcall	8000cf84 <_dtoa_r+0xc98>
8000cea8:	18 90       	mov	r0,r12
8000ceaa:	cf 0b       	rjmp	8000ce8a <_dtoa_r+0xb9e>
8000ceac:	08 96       	mov	r6,r4
8000ceae:	30 0b       	mov	r11,0
8000ceb0:	06 94       	mov	r4,r3
8000ceb2:	50 4b       	stdsp	sp[0x10],r11
8000ceb4:	00 93       	mov	r3,r0
8000ceb6:	18 90       	mov	r0,r12
8000ceb8:	c0 28       	rjmp	8000cebc <_dtoa_r+0xbd0>
8000ceba:	40 26       	lddsp	r6,sp[0x8]
8000cebc:	06 9b       	mov	r11,r3
8000cebe:	30 1a       	mov	r10,1
8000cec0:	0e 9c       	mov	r12,r7
8000cec2:	f0 1f 00 2f 	mcall	8000cf7c <_dtoa_r+0xc90>
8000cec6:	04 9b       	mov	r11,r2
8000cec8:	18 93       	mov	r3,r12
8000ceca:	f0 1f 00 2e 	mcall	8000cf80 <_dtoa_r+0xc94>
8000cece:	e0 89 00 12 	brgt	8000cef2 <_dtoa_r+0xc06>
8000ced2:	c1 b1       	brne	8000cf08 <_dtoa_r+0xc1c>
8000ced4:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
8000ced8:	c0 d1       	brne	8000cef2 <_dtoa_r+0xc06>
8000ceda:	c1 78       	rjmp	8000cf08 <_dtoa_r+0xc1c>
8000cedc:	40 89       	lddsp	r9,sp[0x20]
8000cede:	12 38       	cp.w	r8,r9
8000cee0:	c0 30       	breq	8000cee6 <_dtoa_r+0xbfa>
8000cee2:	10 95       	mov	r5,r8
8000cee4:	c0 88       	rjmp	8000cef4 <_dtoa_r+0xc08>
8000cee6:	2f f6       	sub	r6,-1
8000cee8:	50 66       	stdsp	sp[0x18],r6
8000ceea:	33 18       	mov	r8,49
8000ceec:	40 8c       	lddsp	r12,sp[0x20]
8000ceee:	b8 88       	st.b	r12[0x0],r8
8000cef0:	c1 38       	rjmp	8000cf16 <_dtoa_r+0xc2a>
8000cef2:	33 9a       	mov	r10,57
8000cef4:	0a 98       	mov	r8,r5
8000cef6:	11 79       	ld.ub	r9,--r8
8000cef8:	f4 09 18 00 	cp.b	r9,r10
8000cefc:	cf 00       	breq	8000cedc <_dtoa_r+0xbf0>
8000cefe:	2f f9       	sub	r9,-1
8000cf00:	b0 89       	st.b	r8[0x0],r9
8000cf02:	c0 98       	rjmp	8000cf14 <_dtoa_r+0xc28>
8000cf04:	10 95       	mov	r5,r8
8000cf06:	c0 28       	rjmp	8000cf0a <_dtoa_r+0xc1e>
8000cf08:	33 09       	mov	r9,48
8000cf0a:	0a 98       	mov	r8,r5
8000cf0c:	11 7a       	ld.ub	r10,--r8
8000cf0e:	f2 0a 18 00 	cp.b	r10,r9
8000cf12:	cf 90       	breq	8000cf04 <_dtoa_r+0xc18>
8000cf14:	50 66       	stdsp	sp[0x18],r6
8000cf16:	04 9b       	mov	r11,r2
8000cf18:	0e 9c       	mov	r12,r7
8000cf1a:	f0 1f 00 17 	mcall	8000cf74 <_dtoa_r+0xc88>
8000cf1e:	58 04       	cp.w	r4,0
8000cf20:	c1 20       	breq	8000cf44 <_dtoa_r+0xc58>
8000cf22:	40 4b       	lddsp	r11,sp[0x10]
8000cf24:	08 3b       	cp.w	r11,r4
8000cf26:	5f 19       	srne	r9
8000cf28:	58 0b       	cp.w	r11,0
8000cf2a:	5f 18       	srne	r8
8000cf2c:	f3 e8 00 08 	and	r8,r9,r8
8000cf30:	c0 40       	breq	8000cf38 <_dtoa_r+0xc4c>
8000cf32:	0e 9c       	mov	r12,r7
8000cf34:	f0 1f 00 10 	mcall	8000cf74 <_dtoa_r+0xc88>
8000cf38:	08 9b       	mov	r11,r4
8000cf3a:	0e 9c       	mov	r12,r7
8000cf3c:	f0 1f 00 0e 	mcall	8000cf74 <_dtoa_r+0xc88>
8000cf40:	c0 28       	rjmp	8000cf44 <_dtoa_r+0xc58>
8000cf42:	50 66       	stdsp	sp[0x18],r6
8000cf44:	06 9b       	mov	r11,r3
8000cf46:	0e 9c       	mov	r12,r7
8000cf48:	f0 1f 00 0b 	mcall	8000cf74 <_dtoa_r+0xc88>
8000cf4c:	30 08       	mov	r8,0
8000cf4e:	aa 88       	st.b	r5[0x0],r8
8000cf50:	40 68       	lddsp	r8,sp[0x18]
8000cf52:	41 5a       	lddsp	r10,sp[0x54]
8000cf54:	2f f8       	sub	r8,-1
8000cf56:	95 08       	st.w	r10[0x0],r8
8000cf58:	41 29       	lddsp	r9,sp[0x48]
8000cf5a:	58 09       	cp.w	r9,0
8000cf5c:	c0 30       	breq	8000cf62 <_dtoa_r+0xc76>
8000cf5e:	41 28       	lddsp	r8,sp[0x48]
8000cf60:	91 05       	st.w	r8[0x0],r5
8000cf62:	40 8c       	lddsp	r12,sp[0x20]
8000cf64:	2e 6d       	sub	sp,-104
8000cf66:	d8 32       	popm	r0-r7,pc
8000cf68:	80 00       	ld.sh	r0,r0[0x0]
8000cf6a:	da a4       	*unknown*
8000cf6c:	80 00       	ld.sh	r0,r0[0x0]
8000cf6e:	db 44       	*unknown*
8000cf70:	80 00       	ld.sh	r0,r0[0x0]
8000cf72:	d9 a0       	acall	0x9a
8000cf74:	80 00       	ld.sh	r0,r0[0x0]
8000cf76:	d6 d0       	acall	0x6d
8000cf78:	80 00       	ld.sh	r0,r0[0x0]
8000cf7a:	d5 98       	*unknown*
8000cf7c:	80 00       	ld.sh	r0,r0[0x0]
8000cf7e:	d9 0c       	*unknown*
8000cf80:	80 00       	ld.sh	r0,r0[0x0]
8000cf82:	d6 9c       	*unknown*
8000cf84:	80 00       	ld.sh	r0,r0[0x0]
8000cf86:	da bc       	*unknown*
8000cf88:	80 00       	ld.sh	r0,r0[0x0]
8000cf8a:	d7 08       	*unknown*
8000cf8c:	80 00       	ld.sh	r0,r0[0x0]
8000cf8e:	94 c8       	ld.uh	r8,r10[0x8]
8000cf90:	80 00       	ld.sh	r0,r0[0x0]
8000cf92:	c1 c8       	rjmp	8000cfca <_fflush_r+0x26>
8000cf94:	80 00       	ld.sh	r0,r0[0x0]
8000cf96:	d8 34       	*unknown*

8000cf98 <__errno>:
8000cf98:	48 28       	lddpc	r8,8000cfa0 <__errno+0x8>
8000cf9a:	70 0c       	ld.w	r12,r8[0x0]
8000cf9c:	2f 4c       	sub	r12,-12
8000cf9e:	5e fc       	retal	r12
8000cfa0:	00 00       	add	r0,r0
8000cfa2:	01 f8       	ld.ub	r8,r0[0x7]

8000cfa4 <_fflush_r>:
8000cfa4:	d4 21       	pushm	r4-r7,lr
8000cfa6:	16 97       	mov	r7,r11
8000cfa8:	18 96       	mov	r6,r12
8000cfaa:	76 48       	ld.w	r8,r11[0x10]
8000cfac:	58 08       	cp.w	r8,0
8000cfae:	c7 b0       	breq	8000d0a4 <_fflush_r+0x100>
8000cfb0:	58 0c       	cp.w	r12,0
8000cfb2:	c0 60       	breq	8000cfbe <_fflush_r+0x1a>
8000cfb4:	78 68       	ld.w	r8,r12[0x18]
8000cfb6:	58 08       	cp.w	r8,0
8000cfb8:	c0 31       	brne	8000cfbe <_fflush_r+0x1a>
8000cfba:	f0 1f 00 3c 	mcall	8000d0a8 <_fflush_r+0x104>
8000cfbe:	4b c8       	lddpc	r8,8000d0ac <_fflush_r+0x108>
8000cfc0:	10 37       	cp.w	r7,r8
8000cfc2:	c0 31       	brne	8000cfc8 <_fflush_r+0x24>
8000cfc4:	6c 07       	ld.w	r7,r6[0x0]
8000cfc6:	c0 a8       	rjmp	8000cfda <_fflush_r+0x36>
8000cfc8:	4b a8       	lddpc	r8,8000d0b0 <_fflush_r+0x10c>
8000cfca:	10 37       	cp.w	r7,r8
8000cfcc:	c0 31       	brne	8000cfd2 <_fflush_r+0x2e>
8000cfce:	6c 17       	ld.w	r7,r6[0x4]
8000cfd0:	c0 58       	rjmp	8000cfda <_fflush_r+0x36>
8000cfd2:	4b 98       	lddpc	r8,8000d0b4 <_fflush_r+0x110>
8000cfd4:	10 37       	cp.w	r7,r8
8000cfd6:	c0 21       	brne	8000cfda <_fflush_r+0x36>
8000cfd8:	6c 27       	ld.w	r7,r6[0x8]
8000cfda:	8e 6a       	ld.sh	r10,r7[0xc]
8000cfdc:	ed ba 00 03 	bld	r10,0x3
8000cfe0:	c4 10       	breq	8000d062 <_fflush_r+0xbe>
8000cfe2:	ab ba       	sbr	r10,0xb
8000cfe4:	ae 6a       	st.h	r7[0xc],r10
8000cfe6:	6e 18       	ld.w	r8,r7[0x4]
8000cfe8:	58 08       	cp.w	r8,0
8000cfea:	e0 89 00 06 	brgt	8000cff6 <_fflush_r+0x52>
8000cfee:	6f 08       	ld.w	r8,r7[0x40]
8000cff0:	58 08       	cp.w	r8,0
8000cff2:	e0 8a 00 59 	brle	8000d0a4 <_fflush_r+0x100>
8000cff6:	6e b8       	ld.w	r8,r7[0x2c]
8000cff8:	58 08       	cp.w	r8,0
8000cffa:	c5 50       	breq	8000d0a4 <_fflush_r+0x100>
8000cffc:	e2 1a 10 00 	andl	r10,0x1000,COH
8000d000:	c0 30       	breq	8000d006 <_fflush_r+0x62>
8000d002:	6f 55       	ld.w	r5,r7[0x54]
8000d004:	c0 f8       	rjmp	8000d022 <_fflush_r+0x7e>
8000d006:	30 19       	mov	r9,1
8000d008:	6e 8b       	ld.w	r11,r7[0x20]
8000d00a:	0c 9c       	mov	r12,r6
8000d00c:	5d 18       	icall	r8
8000d00e:	18 95       	mov	r5,r12
8000d010:	5b fc       	cp.w	r12,-1
8000d012:	c0 81       	brne	8000d022 <_fflush_r+0x7e>
8000d014:	6c 38       	ld.w	r8,r6[0xc]
8000d016:	59 d8       	cp.w	r8,29
8000d018:	c4 60       	breq	8000d0a4 <_fflush_r+0x100>
8000d01a:	8e 68       	ld.sh	r8,r7[0xc]
8000d01c:	a7 a8       	sbr	r8,0x6
8000d01e:	ae 68       	st.h	r7[0xc],r8
8000d020:	d8 22       	popm	r4-r7,pc
8000d022:	8e 68       	ld.sh	r8,r7[0xc]
8000d024:	ed b8 00 02 	bld	r8,0x2
8000d028:	c0 81       	brne	8000d038 <_fflush_r+0x94>
8000d02a:	6e 18       	ld.w	r8,r7[0x4]
8000d02c:	10 15       	sub	r5,r8
8000d02e:	6e d8       	ld.w	r8,r7[0x34]
8000d030:	58 08       	cp.w	r8,0
8000d032:	c0 30       	breq	8000d038 <_fflush_r+0x94>
8000d034:	6f 08       	ld.w	r8,r7[0x40]
8000d036:	10 15       	sub	r5,r8
8000d038:	6e b8       	ld.w	r8,r7[0x2c]
8000d03a:	0c 9c       	mov	r12,r6
8000d03c:	30 09       	mov	r9,0
8000d03e:	0a 9a       	mov	r10,r5
8000d040:	6e 8b       	ld.w	r11,r7[0x20]
8000d042:	5d 18       	icall	r8
8000d044:	8e 68       	ld.sh	r8,r7[0xc]
8000d046:	0a 3c       	cp.w	r12,r5
8000d048:	c2 61       	brne	8000d094 <_fflush_r+0xf0>
8000d04a:	ab d8       	cbr	r8,0xb
8000d04c:	30 0c       	mov	r12,0
8000d04e:	6e 49       	ld.w	r9,r7[0x10]
8000d050:	ae 68       	st.h	r7[0xc],r8
8000d052:	8f 1c       	st.w	r7[0x4],r12
8000d054:	8f 09       	st.w	r7[0x0],r9
8000d056:	ed b8 00 0c 	bld	r8,0xc
8000d05a:	c2 51       	brne	8000d0a4 <_fflush_r+0x100>
8000d05c:	ef 45 00 54 	st.w	r7[84],r5
8000d060:	d8 22       	popm	r4-r7,pc
8000d062:	6e 45       	ld.w	r5,r7[0x10]
8000d064:	58 05       	cp.w	r5,0
8000d066:	c1 f0       	breq	8000d0a4 <_fflush_r+0x100>
8000d068:	6e 04       	ld.w	r4,r7[0x0]
8000d06a:	8f 05       	st.w	r7[0x0],r5
8000d06c:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000d070:	c0 30       	breq	8000d076 <_fflush_r+0xd2>
8000d072:	30 08       	mov	r8,0
8000d074:	c0 28       	rjmp	8000d078 <_fflush_r+0xd4>
8000d076:	6e 58       	ld.w	r8,r7[0x14]
8000d078:	8f 28       	st.w	r7[0x8],r8
8000d07a:	0a 14       	sub	r4,r5
8000d07c:	c1 18       	rjmp	8000d09e <_fflush_r+0xfa>
8000d07e:	08 99       	mov	r9,r4
8000d080:	0a 9a       	mov	r10,r5
8000d082:	6e a8       	ld.w	r8,r7[0x28]
8000d084:	6e 8b       	ld.w	r11,r7[0x20]
8000d086:	0c 9c       	mov	r12,r6
8000d088:	5d 18       	icall	r8
8000d08a:	18 14       	sub	r4,r12
8000d08c:	58 0c       	cp.w	r12,0
8000d08e:	e0 89 00 07 	brgt	8000d09c <_fflush_r+0xf8>
8000d092:	8e 68       	ld.sh	r8,r7[0xc]
8000d094:	a7 a8       	sbr	r8,0x6
8000d096:	3f fc       	mov	r12,-1
8000d098:	ae 68       	st.h	r7[0xc],r8
8000d09a:	d8 22       	popm	r4-r7,pc
8000d09c:	18 05       	add	r5,r12
8000d09e:	58 04       	cp.w	r4,0
8000d0a0:	fe 99 ff ef 	brgt	8000d07e <_fflush_r+0xda>
8000d0a4:	d8 2a       	popm	r4-r7,pc,r12=0
8000d0a6:	00 00       	add	r0,r0
8000d0a8:	80 00       	ld.sh	r0,r0[0x0]
8000d0aa:	d1 7c       	*unknown*
8000d0ac:	80 00       	ld.sh	r0,r0[0x0]
8000d0ae:	f5 64 80 00 	st.b	r10[-32768],r4
8000d0b2:	f5 84       	*unknown*
8000d0b4:	80 00       	ld.sh	r0,r0[0x0]
8000d0b6:	f5 a4 5e fc 	stc0.w	r4[0x17f0],cr14

8000d0b8 <__sfp_lock_acquire>:
8000d0b8:	5e fc       	retal	r12

8000d0ba <__sfp_lock_release>:
8000d0ba:	5e fc       	retal	r12

8000d0bc <_cleanup_r>:
8000d0bc:	d4 01       	pushm	lr
8000d0be:	48 3b       	lddpc	r11,8000d0c8 <_cleanup_r+0xc>
8000d0c0:	f0 1f 00 03 	mcall	8000d0cc <_cleanup_r+0x10>
8000d0c4:	d8 02       	popm	pc
8000d0c6:	00 00       	add	r0,r0
8000d0c8:	80 00       	ld.sh	r0,r0[0x0]
8000d0ca:	de 50       	acall	0xe5
8000d0cc:	80 00       	ld.sh	r0,r0[0x0]
8000d0ce:	d4 70       	acall	0x47

8000d0d0 <__sfmoreglue>:
8000d0d0:	d4 21       	pushm	r4-r7,lr
8000d0d2:	16 95       	mov	r5,r11
8000d0d4:	f6 06 10 5c 	mul	r6,r11,92
8000d0d8:	ec cb ff f4 	sub	r11,r6,-12
8000d0dc:	f0 1f 00 07 	mcall	8000d0f8 <__sfmoreglue+0x28>
8000d0e0:	18 97       	mov	r7,r12
8000d0e2:	c0 90       	breq	8000d0f4 <__sfmoreglue+0x24>
8000d0e4:	99 15       	st.w	r12[0x4],r5
8000d0e6:	30 0b       	mov	r11,0
8000d0e8:	2f 4c       	sub	r12,-12
8000d0ea:	0c 9a       	mov	r10,r6
8000d0ec:	8f 2c       	st.w	r7[0x8],r12
8000d0ee:	8f 0b       	st.w	r7[0x0],r11
8000d0f0:	f0 1f 00 03 	mcall	8000d0fc <__sfmoreglue+0x2c>
8000d0f4:	0e 9c       	mov	r12,r7
8000d0f6:	d8 22       	popm	r4-r7,pc
8000d0f8:	80 00       	ld.sh	r0,r0[0x0]
8000d0fa:	90 40       	ld.sh	r0,r8[0x8]
8000d0fc:	80 00       	ld.sh	r0,r0[0x0]
8000d0fe:	96 4e       	ld.sh	lr,r11[0x8]

8000d100 <__sfp>:
8000d100:	d4 21       	pushm	r4-r7,lr
8000d102:	49 c8       	lddpc	r8,8000d170 <__sfp+0x70>
8000d104:	18 96       	mov	r6,r12
8000d106:	70 07       	ld.w	r7,r8[0x0]
8000d108:	6e 68       	ld.w	r8,r7[0x18]
8000d10a:	58 08       	cp.w	r8,0
8000d10c:	c0 41       	brne	8000d114 <__sfp+0x14>
8000d10e:	0e 9c       	mov	r12,r7
8000d110:	f0 1f 00 19 	mcall	8000d174 <__sfp+0x74>
8000d114:	ee c7 ff 28 	sub	r7,r7,-216
8000d118:	30 05       	mov	r5,0
8000d11a:	6e 2c       	ld.w	r12,r7[0x8]
8000d11c:	6e 18       	ld.w	r8,r7[0x4]
8000d11e:	c0 68       	rjmp	8000d12a <__sfp+0x2a>
8000d120:	98 69       	ld.sh	r9,r12[0xc]
8000d122:	ea 09 19 00 	cp.h	r9,r5
8000d126:	c1 20       	breq	8000d14a <__sfp+0x4a>
8000d128:	2a 4c       	sub	r12,-92
8000d12a:	20 18       	sub	r8,1
8000d12c:	cf a7       	brpl	8000d120 <__sfp+0x20>
8000d12e:	6e 08       	ld.w	r8,r7[0x0]
8000d130:	58 08       	cp.w	r8,0
8000d132:	c0 71       	brne	8000d140 <__sfp+0x40>
8000d134:	30 4b       	mov	r11,4
8000d136:	0c 9c       	mov	r12,r6
8000d138:	f0 1f 00 10 	mcall	8000d178 <__sfp+0x78>
8000d13c:	8f 0c       	st.w	r7[0x0],r12
8000d13e:	c0 30       	breq	8000d144 <__sfp+0x44>
8000d140:	6e 07       	ld.w	r7,r7[0x0]
8000d142:	ce cb       	rjmp	8000d11a <__sfp+0x1a>
8000d144:	30 c8       	mov	r8,12
8000d146:	8d 38       	st.w	r6[0xc],r8
8000d148:	d8 22       	popm	r4-r7,pc
8000d14a:	30 08       	mov	r8,0
8000d14c:	f9 48 00 4c 	st.w	r12[76],r8
8000d150:	99 08       	st.w	r12[0x0],r8
8000d152:	99 28       	st.w	r12[0x8],r8
8000d154:	99 18       	st.w	r12[0x4],r8
8000d156:	99 48       	st.w	r12[0x10],r8
8000d158:	99 58       	st.w	r12[0x14],r8
8000d15a:	99 68       	st.w	r12[0x18],r8
8000d15c:	99 d8       	st.w	r12[0x34],r8
8000d15e:	99 e8       	st.w	r12[0x38],r8
8000d160:	f9 48 00 48 	st.w	r12[72],r8
8000d164:	3f f8       	mov	r8,-1
8000d166:	b8 78       	st.h	r12[0xe],r8
8000d168:	30 18       	mov	r8,1
8000d16a:	b8 68       	st.h	r12[0xc],r8
8000d16c:	d8 22       	popm	r4-r7,pc
8000d16e:	00 00       	add	r0,r0
8000d170:	80 00       	ld.sh	r0,r0[0x0]
8000d172:	f1 7c 80 00 	stcond	r8[-32768],r12
8000d176:	d1 7c       	*unknown*
8000d178:	80 00       	ld.sh	r0,r0[0x0]
8000d17a:	d0 d0       	acall	0xd

8000d17c <__sinit>:
8000d17c:	d4 21       	pushm	r4-r7,lr
8000d17e:	18 96       	mov	r6,r12
8000d180:	78 67       	ld.w	r7,r12[0x18]
8000d182:	58 07       	cp.w	r7,0
8000d184:	c4 71       	brne	8000d212 <__sinit+0x96>
8000d186:	4a 48       	lddpc	r8,8000d214 <__sinit+0x98>
8000d188:	30 15       	mov	r5,1
8000d18a:	99 a8       	st.w	r12[0x28],r8
8000d18c:	f9 47 00 d8 	st.w	r12[216],r7
8000d190:	f9 47 00 dc 	st.w	r12[220],r7
8000d194:	f9 47 00 e0 	st.w	r12[224],r7
8000d198:	99 65       	st.w	r12[0x18],r5
8000d19a:	f0 1f 00 20 	mcall	8000d218 <__sinit+0x9c>
8000d19e:	8d 0c       	st.w	r6[0x0],r12
8000d1a0:	0c 9c       	mov	r12,r6
8000d1a2:	f0 1f 00 1e 	mcall	8000d218 <__sinit+0x9c>
8000d1a6:	8d 1c       	st.w	r6[0x4],r12
8000d1a8:	0c 9c       	mov	r12,r6
8000d1aa:	f0 1f 00 1c 	mcall	8000d218 <__sinit+0x9c>
8000d1ae:	6c 09       	ld.w	r9,r6[0x0]
8000d1b0:	30 48       	mov	r8,4
8000d1b2:	93 07       	st.w	r9[0x0],r7
8000d1b4:	b2 68       	st.h	r9[0xc],r8
8000d1b6:	93 17       	st.w	r9[0x4],r7
8000d1b8:	93 27       	st.w	r9[0x8],r7
8000d1ba:	6c 18       	ld.w	r8,r6[0x4]
8000d1bc:	b2 77       	st.h	r9[0xe],r7
8000d1be:	93 47       	st.w	r9[0x10],r7
8000d1c0:	93 57       	st.w	r9[0x14],r7
8000d1c2:	93 67       	st.w	r9[0x18],r7
8000d1c4:	93 89       	st.w	r9[0x20],r9
8000d1c6:	91 07       	st.w	r8[0x0],r7
8000d1c8:	91 17       	st.w	r8[0x4],r7
8000d1ca:	91 27       	st.w	r8[0x8],r7
8000d1cc:	49 4e       	lddpc	lr,8000d21c <__sinit+0xa0>
8000d1ce:	49 5b       	lddpc	r11,8000d220 <__sinit+0xa4>
8000d1d0:	93 9e       	st.w	r9[0x24],lr
8000d1d2:	93 ab       	st.w	r9[0x28],r11
8000d1d4:	49 4a       	lddpc	r10,8000d224 <__sinit+0xa8>
8000d1d6:	49 54       	lddpc	r4,8000d228 <__sinit+0xac>
8000d1d8:	93 ba       	st.w	r9[0x2c],r10
8000d1da:	93 c4       	st.w	r9[0x30],r4
8000d1dc:	30 99       	mov	r9,9
8000d1de:	b0 69       	st.h	r8[0xc],r9
8000d1e0:	b0 75       	st.h	r8[0xe],r5
8000d1e2:	91 c4       	st.w	r8[0x30],r4
8000d1e4:	91 47       	st.w	r8[0x10],r7
8000d1e6:	91 57       	st.w	r8[0x14],r7
8000d1e8:	91 67       	st.w	r8[0x18],r7
8000d1ea:	91 88       	st.w	r8[0x20],r8
8000d1ec:	91 9e       	st.w	r8[0x24],lr
8000d1ee:	91 ab       	st.w	r8[0x28],r11
8000d1f0:	91 ba       	st.w	r8[0x2c],r10
8000d1f2:	8d 2c       	st.w	r6[0x8],r12
8000d1f4:	31 28       	mov	r8,18
8000d1f6:	99 07       	st.w	r12[0x0],r7
8000d1f8:	b8 68       	st.h	r12[0xc],r8
8000d1fa:	99 17       	st.w	r12[0x4],r7
8000d1fc:	99 27       	st.w	r12[0x8],r7
8000d1fe:	30 28       	mov	r8,2
8000d200:	b8 78       	st.h	r12[0xe],r8
8000d202:	99 c4       	st.w	r12[0x30],r4
8000d204:	99 67       	st.w	r12[0x18],r7
8000d206:	99 9e       	st.w	r12[0x24],lr
8000d208:	99 ab       	st.w	r12[0x28],r11
8000d20a:	99 ba       	st.w	r12[0x2c],r10
8000d20c:	99 47       	st.w	r12[0x10],r7
8000d20e:	99 57       	st.w	r12[0x14],r7
8000d210:	99 8c       	st.w	r12[0x20],r12
8000d212:	d8 22       	popm	r4-r7,pc
8000d214:	80 00       	ld.sh	r0,r0[0x0]
8000d216:	d0 bc       	*unknown*
8000d218:	80 00       	ld.sh	r0,r0[0x0]
8000d21a:	d1 00       	acall	0x10
8000d21c:	80 00       	ld.sh	r0,r0[0x0]
8000d21e:	dc a8       	*unknown*
8000d220:	80 00       	ld.sh	r0,r0[0x0]
8000d222:	dc 70       	acall	0xc7
8000d224:	80 00       	ld.sh	r0,r0[0x0]
8000d226:	dc 4c       	*unknown*
8000d228:	80 00       	ld.sh	r0,r0[0x0]
8000d22a:	dc 3c       	*unknown*

8000d22c <_malloc_trim_r>:
8000d22c:	d4 21       	pushm	r4-r7,lr
8000d22e:	16 95       	mov	r5,r11
8000d230:	18 97       	mov	r7,r12
8000d232:	f0 1f 00 23 	mcall	8000d2bc <_malloc_trim_r+0x90>
8000d236:	4a 34       	lddpc	r4,8000d2c0 <_malloc_trim_r+0x94>
8000d238:	68 28       	ld.w	r8,r4[0x8]
8000d23a:	70 16       	ld.w	r6,r8[0x4]
8000d23c:	e0 16 ff fc 	andl	r6,0xfffc
8000d240:	ec c8 ff 91 	sub	r8,r6,-111
8000d244:	f0 05 01 05 	sub	r5,r8,r5
8000d248:	e0 15 ff 80 	andl	r5,0xff80
8000d24c:	ea c5 00 80 	sub	r5,r5,128
8000d250:	e0 45 00 7f 	cp.w	r5,127
8000d254:	e0 8a 00 23 	brle	8000d29a <_malloc_trim_r+0x6e>
8000d258:	30 0b       	mov	r11,0
8000d25a:	0e 9c       	mov	r12,r7
8000d25c:	f0 1f 00 1a 	mcall	8000d2c4 <_malloc_trim_r+0x98>
8000d260:	68 28       	ld.w	r8,r4[0x8]
8000d262:	0c 08       	add	r8,r6
8000d264:	10 3c       	cp.w	r12,r8
8000d266:	c1 a1       	brne	8000d29a <_malloc_trim_r+0x6e>
8000d268:	ea 0b 11 00 	rsub	r11,r5,0
8000d26c:	0e 9c       	mov	r12,r7
8000d26e:	f0 1f 00 16 	mcall	8000d2c4 <_malloc_trim_r+0x98>
8000d272:	5b fc       	cp.w	r12,-1
8000d274:	c1 71       	brne	8000d2a2 <_malloc_trim_r+0x76>
8000d276:	30 0b       	mov	r11,0
8000d278:	0e 9c       	mov	r12,r7
8000d27a:	f0 1f 00 13 	mcall	8000d2c4 <_malloc_trim_r+0x98>
8000d27e:	68 28       	ld.w	r8,r4[0x8]
8000d280:	f8 08 01 09 	sub	r9,r12,r8
8000d284:	58 f9       	cp.w	r9,15
8000d286:	e0 8a 00 0a 	brle	8000d29a <_malloc_trim_r+0x6e>
8000d28a:	a1 a9       	sbr	r9,0x0
8000d28c:	91 19       	st.w	r8[0x4],r9
8000d28e:	48 f8       	lddpc	r8,8000d2c8 <_malloc_trim_r+0x9c>
8000d290:	70 09       	ld.w	r9,r8[0x0]
8000d292:	48 f8       	lddpc	r8,8000d2cc <_malloc_trim_r+0xa0>
8000d294:	f8 09 01 09 	sub	r9,r12,r9
8000d298:	91 09       	st.w	r8[0x0],r9
8000d29a:	0e 9c       	mov	r12,r7
8000d29c:	f0 1f 00 0d 	mcall	8000d2d0 <_malloc_trim_r+0xa4>
8000d2a0:	d8 2a       	popm	r4-r7,pc,r12=0
8000d2a2:	68 28       	ld.w	r8,r4[0x8]
8000d2a4:	0a 16       	sub	r6,r5
8000d2a6:	a1 a6       	sbr	r6,0x0
8000d2a8:	91 16       	st.w	r8[0x4],r6
8000d2aa:	48 98       	lddpc	r8,8000d2cc <_malloc_trim_r+0xa0>
8000d2ac:	70 09       	ld.w	r9,r8[0x0]
8000d2ae:	0a 19       	sub	r9,r5
8000d2b0:	0e 9c       	mov	r12,r7
8000d2b2:	91 09       	st.w	r8[0x0],r9
8000d2b4:	f0 1f 00 07 	mcall	8000d2d0 <_malloc_trim_r+0xa4>
8000d2b8:	da 2a       	popm	r4-r7,pc,r12=1
8000d2ba:	00 00       	add	r0,r0
8000d2bc:	80 00       	ld.sh	r0,r0[0x0]
8000d2be:	96 5c       	ld.sh	r12,r11[0xa]
8000d2c0:	00 00       	add	r0,r0
8000d2c2:	01 fc       	ld.ub	r12,r0[0x7]
8000d2c4:	80 00       	ld.sh	r0,r0[0x0]
8000d2c6:	99 e4       	st.w	r12[0x38],r4
8000d2c8:	00 00       	add	r0,r0
8000d2ca:	06 08       	add	r8,r3
8000d2cc:	00 00       	add	r0,r0
8000d2ce:	0f 90       	ld.ub	r0,r7[0x1]
8000d2d0:	80 00       	ld.sh	r0,r0[0x0]
8000d2d2:	96 5e       	ld.sh	lr,r11[0xa]

8000d2d4 <_free_r>:
8000d2d4:	d4 21       	pushm	r4-r7,lr
8000d2d6:	16 96       	mov	r6,r11
8000d2d8:	18 97       	mov	r7,r12
8000d2da:	58 0b       	cp.w	r11,0
8000d2dc:	e0 80 00 c6 	breq	8000d468 <_free_r+0x194>
8000d2e0:	f0 1f 00 4b 	mcall	8000d40c <_free_r+0x138>
8000d2e4:	20 86       	sub	r6,8
8000d2e6:	4c ba       	lddpc	r10,8000d410 <_free_r+0x13c>
8000d2e8:	6c 18       	ld.w	r8,r6[0x4]
8000d2ea:	74 2e       	ld.w	lr,r10[0x8]
8000d2ec:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000d2f0:	a1 c8       	cbr	r8,0x0
8000d2f2:	ec 08 00 09 	add	r9,r6,r8
8000d2f6:	72 1b       	ld.w	r11,r9[0x4]
8000d2f8:	e0 1b ff fc 	andl	r11,0xfffc
8000d2fc:	1c 39       	cp.w	r9,lr
8000d2fe:	c1 d1       	brne	8000d338 <_free_r+0x64>
8000d300:	f6 08 00 08 	add	r8,r11,r8
8000d304:	58 0c       	cp.w	r12,0
8000d306:	c0 81       	brne	8000d316 <_free_r+0x42>
8000d308:	6c 09       	ld.w	r9,r6[0x0]
8000d30a:	12 16       	sub	r6,r9
8000d30c:	12 08       	add	r8,r9
8000d30e:	6c 3b       	ld.w	r11,r6[0xc]
8000d310:	6c 29       	ld.w	r9,r6[0x8]
8000d312:	97 29       	st.w	r11[0x8],r9
8000d314:	93 3b       	st.w	r9[0xc],r11
8000d316:	10 99       	mov	r9,r8
8000d318:	95 26       	st.w	r10[0x8],r6
8000d31a:	a1 a9       	sbr	r9,0x0
8000d31c:	8d 19       	st.w	r6[0x4],r9
8000d31e:	4b e9       	lddpc	r9,8000d414 <_free_r+0x140>
8000d320:	72 09       	ld.w	r9,r9[0x0]
8000d322:	12 38       	cp.w	r8,r9
8000d324:	c0 63       	brcs	8000d330 <_free_r+0x5c>
8000d326:	4b d8       	lddpc	r8,8000d418 <_free_r+0x144>
8000d328:	0e 9c       	mov	r12,r7
8000d32a:	70 0b       	ld.w	r11,r8[0x0]
8000d32c:	f0 1f 00 3c 	mcall	8000d41c <_free_r+0x148>
8000d330:	0e 9c       	mov	r12,r7
8000d332:	f0 1f 00 3c 	mcall	8000d420 <_free_r+0x14c>
8000d336:	d8 22       	popm	r4-r7,pc
8000d338:	93 1b       	st.w	r9[0x4],r11
8000d33a:	58 0c       	cp.w	r12,0
8000d33c:	c0 30       	breq	8000d342 <_free_r+0x6e>
8000d33e:	30 0c       	mov	r12,0
8000d340:	c0 e8       	rjmp	8000d35c <_free_r+0x88>
8000d342:	6c 0e       	ld.w	lr,r6[0x0]
8000d344:	f4 c5 ff f8 	sub	r5,r10,-8
8000d348:	1c 08       	add	r8,lr
8000d34a:	1c 16       	sub	r6,lr
8000d34c:	6c 2e       	ld.w	lr,r6[0x8]
8000d34e:	0a 3e       	cp.w	lr,r5
8000d350:	c0 31       	brne	8000d356 <_free_r+0x82>
8000d352:	30 1c       	mov	r12,1
8000d354:	c0 48       	rjmp	8000d35c <_free_r+0x88>
8000d356:	6c 35       	ld.w	r5,r6[0xc]
8000d358:	8b 2e       	st.w	r5[0x8],lr
8000d35a:	9d 35       	st.w	lr[0xc],r5
8000d35c:	f2 0b 00 0e 	add	lr,r9,r11
8000d360:	7c 1e       	ld.w	lr,lr[0x4]
8000d362:	ed be 00 00 	bld	lr,0x0
8000d366:	c1 30       	breq	8000d38c <_free_r+0xb8>
8000d368:	16 08       	add	r8,r11
8000d36a:	58 0c       	cp.w	r12,0
8000d36c:	c0 c1       	brne	8000d384 <_free_r+0xb0>
8000d36e:	4a 9e       	lddpc	lr,8000d410 <_free_r+0x13c>
8000d370:	72 2b       	ld.w	r11,r9[0x8]
8000d372:	2f 8e       	sub	lr,-8
8000d374:	1c 3b       	cp.w	r11,lr
8000d376:	c0 71       	brne	8000d384 <_free_r+0xb0>
8000d378:	97 36       	st.w	r11[0xc],r6
8000d37a:	97 26       	st.w	r11[0x8],r6
8000d37c:	8d 2b       	st.w	r6[0x8],r11
8000d37e:	8d 3b       	st.w	r6[0xc],r11
8000d380:	30 1c       	mov	r12,1
8000d382:	c0 58       	rjmp	8000d38c <_free_r+0xb8>
8000d384:	72 2b       	ld.w	r11,r9[0x8]
8000d386:	72 39       	ld.w	r9,r9[0xc]
8000d388:	93 2b       	st.w	r9[0x8],r11
8000d38a:	97 39       	st.w	r11[0xc],r9
8000d38c:	10 99       	mov	r9,r8
8000d38e:	ec 08 09 08 	st.w	r6[r8],r8
8000d392:	a1 a9       	sbr	r9,0x0
8000d394:	8d 19       	st.w	r6[0x4],r9
8000d396:	58 0c       	cp.w	r12,0
8000d398:	c6 51       	brne	8000d462 <_free_r+0x18e>
8000d39a:	e0 48 01 ff 	cp.w	r8,511
8000d39e:	e0 8b 00 13 	brhi	8000d3c4 <_free_r+0xf0>
8000d3a2:	a3 98       	lsr	r8,0x3
8000d3a4:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000d3a8:	72 2b       	ld.w	r11,r9[0x8]
8000d3aa:	8d 39       	st.w	r6[0xc],r9
8000d3ac:	8d 2b       	st.w	r6[0x8],r11
8000d3ae:	97 36       	st.w	r11[0xc],r6
8000d3b0:	93 26       	st.w	r9[0x8],r6
8000d3b2:	a3 48       	asr	r8,0x2
8000d3b4:	74 19       	ld.w	r9,r10[0x4]
8000d3b6:	30 1b       	mov	r11,1
8000d3b8:	f6 08 09 48 	lsl	r8,r11,r8
8000d3bc:	f3 e8 10 08 	or	r8,r9,r8
8000d3c0:	95 18       	st.w	r10[0x4],r8
8000d3c2:	c5 08       	rjmp	8000d462 <_free_r+0x18e>
8000d3c4:	f0 0b 16 09 	lsr	r11,r8,0x9
8000d3c8:	58 4b       	cp.w	r11,4
8000d3ca:	e0 8b 00 06 	brhi	8000d3d6 <_free_r+0x102>
8000d3ce:	f0 0b 16 06 	lsr	r11,r8,0x6
8000d3d2:	2c 8b       	sub	r11,-56
8000d3d4:	c2 b8       	rjmp	8000d42a <_free_r+0x156>
8000d3d6:	59 4b       	cp.w	r11,20
8000d3d8:	e0 8b 00 04 	brhi	8000d3e0 <_free_r+0x10c>
8000d3dc:	2a 5b       	sub	r11,-91
8000d3de:	c2 68       	rjmp	8000d42a <_free_r+0x156>
8000d3e0:	e0 4b 00 54 	cp.w	r11,84
8000d3e4:	e0 8b 00 06 	brhi	8000d3f0 <_free_r+0x11c>
8000d3e8:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000d3ec:	29 2b       	sub	r11,-110
8000d3ee:	c1 e8       	rjmp	8000d42a <_free_r+0x156>
8000d3f0:	e0 4b 01 54 	cp.w	r11,340
8000d3f4:	e0 8b 00 06 	brhi	8000d400 <_free_r+0x12c>
8000d3f8:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000d3fc:	28 9b       	sub	r11,-119
8000d3fe:	c1 68       	rjmp	8000d42a <_free_r+0x156>
8000d400:	e0 4b 05 54 	cp.w	r11,1364
8000d404:	e0 88 00 10 	brls	8000d424 <_free_r+0x150>
8000d408:	37 eb       	mov	r11,126
8000d40a:	c1 08       	rjmp	8000d42a <_free_r+0x156>
8000d40c:	80 00       	ld.sh	r0,r0[0x0]
8000d40e:	96 5c       	ld.sh	r12,r11[0xa]
8000d410:	00 00       	add	r0,r0
8000d412:	01 fc       	ld.ub	r12,r0[0x7]
8000d414:	00 00       	add	r0,r0
8000d416:	06 04       	add	r4,r3
8000d418:	00 00       	add	r0,r0
8000d41a:	0f 8c       	ld.ub	r12,r7[0x0]
8000d41c:	80 00       	ld.sh	r0,r0[0x0]
8000d41e:	d2 2c       	*unknown*
8000d420:	80 00       	ld.sh	r0,r0[0x0]
8000d422:	96 5e       	ld.sh	lr,r11[0xa]
8000d424:	f0 0b 16 12 	lsr	r11,r8,0x12
8000d428:	28 4b       	sub	r11,-124
8000d42a:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000d42e:	78 29       	ld.w	r9,r12[0x8]
8000d430:	18 39       	cp.w	r9,r12
8000d432:	c0 e1       	brne	8000d44e <_free_r+0x17a>
8000d434:	74 18       	ld.w	r8,r10[0x4]
8000d436:	a3 4b       	asr	r11,0x2
8000d438:	30 1c       	mov	r12,1
8000d43a:	f8 0b 09 4b 	lsl	r11,r12,r11
8000d43e:	f1 eb 10 0b 	or	r11,r8,r11
8000d442:	12 98       	mov	r8,r9
8000d444:	95 1b       	st.w	r10[0x4],r11
8000d446:	c0 a8       	rjmp	8000d45a <_free_r+0x186>
8000d448:	72 29       	ld.w	r9,r9[0x8]
8000d44a:	18 39       	cp.w	r9,r12
8000d44c:	c0 60       	breq	8000d458 <_free_r+0x184>
8000d44e:	72 1a       	ld.w	r10,r9[0x4]
8000d450:	e0 1a ff fc 	andl	r10,0xfffc
8000d454:	14 38       	cp.w	r8,r10
8000d456:	cf 93       	brcs	8000d448 <_free_r+0x174>
8000d458:	72 38       	ld.w	r8,r9[0xc]
8000d45a:	8d 38       	st.w	r6[0xc],r8
8000d45c:	8d 29       	st.w	r6[0x8],r9
8000d45e:	93 36       	st.w	r9[0xc],r6
8000d460:	91 26       	st.w	r8[0x8],r6
8000d462:	0e 9c       	mov	r12,r7
8000d464:	f0 1f 00 02 	mcall	8000d46c <_free_r+0x198>
8000d468:	d8 22       	popm	r4-r7,pc
8000d46a:	00 00       	add	r0,r0
8000d46c:	80 00       	ld.sh	r0,r0[0x0]
8000d46e:	96 5e       	ld.sh	lr,r11[0xa]

8000d470 <_fwalk>:
8000d470:	d4 31       	pushm	r0-r7,lr
8000d472:	30 05       	mov	r5,0
8000d474:	16 91       	mov	r1,r11
8000d476:	f8 c7 ff 28 	sub	r7,r12,-216
8000d47a:	0a 92       	mov	r2,r5
8000d47c:	f0 1f 00 10 	mcall	8000d4bc <_fwalk+0x4c>
8000d480:	3f f3       	mov	r3,-1
8000d482:	c1 68       	rjmp	8000d4ae <_fwalk+0x3e>
8000d484:	6e 26       	ld.w	r6,r7[0x8]
8000d486:	6e 14       	ld.w	r4,r7[0x4]
8000d488:	2f 46       	sub	r6,-12
8000d48a:	c0 c8       	rjmp	8000d4a2 <_fwalk+0x32>
8000d48c:	8c 08       	ld.sh	r8,r6[0x0]
8000d48e:	e4 08 19 00 	cp.h	r8,r2
8000d492:	c0 70       	breq	8000d4a0 <_fwalk+0x30>
8000d494:	8c 18       	ld.sh	r8,r6[0x2]
8000d496:	e6 08 19 00 	cp.h	r8,r3
8000d49a:	c0 30       	breq	8000d4a0 <_fwalk+0x30>
8000d49c:	5d 11       	icall	r1
8000d49e:	18 45       	or	r5,r12
8000d4a0:	2a 46       	sub	r6,-92
8000d4a2:	20 14       	sub	r4,1
8000d4a4:	ec cc 00 0c 	sub	r12,r6,12
8000d4a8:	58 04       	cp.w	r4,0
8000d4aa:	cf 14       	brge	8000d48c <_fwalk+0x1c>
8000d4ac:	6e 07       	ld.w	r7,r7[0x0]
8000d4ae:	58 07       	cp.w	r7,0
8000d4b0:	ce a1       	brne	8000d484 <_fwalk+0x14>
8000d4b2:	f0 1f 00 04 	mcall	8000d4c0 <_fwalk+0x50>
8000d4b6:	0a 9c       	mov	r12,r5
8000d4b8:	d8 32       	popm	r0-r7,pc
8000d4ba:	00 00       	add	r0,r0
8000d4bc:	80 00       	ld.sh	r0,r0[0x0]
8000d4be:	d0 b8       	*unknown*
8000d4c0:	80 00       	ld.sh	r0,r0[0x0]
8000d4c2:	d0 ba       	popm	r0-r7,r10

8000d4c4 <_localeconv_r>:
8000d4c4:	48 1c       	lddpc	r12,8000d4c8 <_localeconv_r+0x4>
8000d4c6:	5e fc       	retal	r12
8000d4c8:	80 00       	ld.sh	r0,r0[0x0]
8000d4ca:	f5 c4       	*unknown*

8000d4cc <__smakebuf_r>:
8000d4cc:	d4 21       	pushm	r4-r7,lr
8000d4ce:	20 fd       	sub	sp,60
8000d4d0:	96 68       	ld.sh	r8,r11[0xc]
8000d4d2:	16 97       	mov	r7,r11
8000d4d4:	18 96       	mov	r6,r12
8000d4d6:	e2 18 00 02 	andl	r8,0x2,COH
8000d4da:	c3 c1       	brne	8000d552 <__smakebuf_r+0x86>
8000d4dc:	96 7b       	ld.sh	r11,r11[0xe]
8000d4de:	f0 0b 19 00 	cp.h	r11,r8
8000d4e2:	c0 55       	brlt	8000d4ec <__smakebuf_r+0x20>
8000d4e4:	1a 9a       	mov	r10,sp
8000d4e6:	f0 1f 00 28 	mcall	8000d584 <__smakebuf_r+0xb8>
8000d4ea:	c0 f4       	brge	8000d508 <__smakebuf_r+0x3c>
8000d4ec:	8e 65       	ld.sh	r5,r7[0xc]
8000d4ee:	0a 98       	mov	r8,r5
8000d4f0:	ab b8       	sbr	r8,0xb
8000d4f2:	e2 15 00 80 	andl	r5,0x80,COH
8000d4f6:	ae 68       	st.h	r7[0xc],r8
8000d4f8:	30 04       	mov	r4,0
8000d4fa:	e0 68 04 00 	mov	r8,1024
8000d4fe:	f9 b5 01 40 	movne	r5,64
8000d502:	f0 05 17 00 	moveq	r5,r8
8000d506:	c1 b8       	rjmp	8000d53c <__smakebuf_r+0x70>
8000d508:	40 18       	lddsp	r8,sp[0x4]
8000d50a:	e2 18 f0 00 	andl	r8,0xf000,COH
8000d50e:	e0 48 20 00 	cp.w	r8,8192
8000d512:	5f 04       	sreq	r4
8000d514:	e0 48 80 00 	cp.w	r8,32768
8000d518:	c0 d1       	brne	8000d532 <__smakebuf_r+0x66>
8000d51a:	6e b9       	ld.w	r9,r7[0x2c]
8000d51c:	49 b8       	lddpc	r8,8000d588 <__smakebuf_r+0xbc>
8000d51e:	10 39       	cp.w	r9,r8
8000d520:	c0 91       	brne	8000d532 <__smakebuf_r+0x66>
8000d522:	8e 68       	ld.sh	r8,r7[0xc]
8000d524:	e0 65 04 00 	mov	r5,1024
8000d528:	ab a8       	sbr	r8,0xa
8000d52a:	ef 45 00 50 	st.w	r7[80],r5
8000d52e:	ae 68       	st.h	r7[0xc],r8
8000d530:	c0 68       	rjmp	8000d53c <__smakebuf_r+0x70>
8000d532:	8e 68       	ld.sh	r8,r7[0xc]
8000d534:	e0 65 04 00 	mov	r5,1024
8000d538:	ab b8       	sbr	r8,0xb
8000d53a:	ae 68       	st.h	r7[0xc],r8
8000d53c:	0a 9b       	mov	r11,r5
8000d53e:	0c 9c       	mov	r12,r6
8000d540:	f0 1f 00 13 	mcall	8000d58c <__smakebuf_r+0xc0>
8000d544:	8e 68       	ld.sh	r8,r7[0xc]
8000d546:	c0 d1       	brne	8000d560 <__smakebuf_r+0x94>
8000d548:	ed b8 00 09 	bld	r8,0x9
8000d54c:	c1 a0       	breq	8000d580 <__smakebuf_r+0xb4>
8000d54e:	a1 b8       	sbr	r8,0x1
8000d550:	ae 68       	st.h	r7[0xc],r8
8000d552:	ee c8 ff b9 	sub	r8,r7,-71
8000d556:	8f 48       	st.w	r7[0x10],r8
8000d558:	8f 08       	st.w	r7[0x0],r8
8000d55a:	30 18       	mov	r8,1
8000d55c:	8f 58       	st.w	r7[0x14],r8
8000d55e:	c1 18       	rjmp	8000d580 <__smakebuf_r+0xb4>
8000d560:	a7 b8       	sbr	r8,0x7
8000d562:	8f 4c       	st.w	r7[0x10],r12
8000d564:	ae 68       	st.h	r7[0xc],r8
8000d566:	8f 55       	st.w	r7[0x14],r5
8000d568:	48 a8       	lddpc	r8,8000d590 <__smakebuf_r+0xc4>
8000d56a:	8f 0c       	st.w	r7[0x0],r12
8000d56c:	8d a8       	st.w	r6[0x28],r8
8000d56e:	58 04       	cp.w	r4,0
8000d570:	c0 80       	breq	8000d580 <__smakebuf_r+0xb4>
8000d572:	8e 7c       	ld.sh	r12,r7[0xe]
8000d574:	f0 1f 00 08 	mcall	8000d594 <__smakebuf_r+0xc8>
8000d578:	c0 40       	breq	8000d580 <__smakebuf_r+0xb4>
8000d57a:	8e 68       	ld.sh	r8,r7[0xc]
8000d57c:	a1 a8       	sbr	r8,0x0
8000d57e:	ae 68       	st.h	r7[0xc],r8
8000d580:	2f 1d       	sub	sp,-60
8000d582:	d8 22       	popm	r4-r7,pc
8000d584:	80 00       	ld.sh	r0,r0[0x0]
8000d586:	de 68       	*unknown*
8000d588:	80 00       	ld.sh	r0,r0[0x0]
8000d58a:	dc 4c       	*unknown*
8000d58c:	80 00       	ld.sh	r0,r0[0x0]
8000d58e:	90 40       	ld.sh	r0,r8[0x8]
8000d590:	80 00       	ld.sh	r0,r0[0x0]
8000d592:	d0 bc       	*unknown*
8000d594:	80 00       	ld.sh	r0,r0[0x0]
8000d596:	9c 78       	ld.sh	r8,lr[0xe]

8000d598 <__hi0bits>:
8000d598:	18 98       	mov	r8,r12
8000d59a:	f0 0a 15 10 	lsl	r10,r8,0x10
8000d59e:	18 99       	mov	r9,r12
8000d5a0:	e0 19 00 00 	andl	r9,0x0
8000d5a4:	f4 08 17 00 	moveq	r8,r10
8000d5a8:	f9 bc 00 10 	moveq	r12,16
8000d5ac:	f9 bc 01 00 	movne	r12,0
8000d5b0:	f8 ca ff f8 	sub	r10,r12,-8
8000d5b4:	10 99       	mov	r9,r8
8000d5b6:	e6 19 ff 00 	andh	r9,0xff00,COH
8000d5ba:	f4 0c 17 00 	moveq	r12,r10
8000d5be:	f0 0a 15 08 	lsl	r10,r8,0x8
8000d5c2:	58 09       	cp.w	r9,0
8000d5c4:	f4 08 17 00 	moveq	r8,r10
8000d5c8:	f8 ca ff fc 	sub	r10,r12,-4
8000d5cc:	10 99       	mov	r9,r8
8000d5ce:	e6 19 f0 00 	andh	r9,0xf000,COH
8000d5d2:	f4 0c 17 00 	moveq	r12,r10
8000d5d6:	f0 0a 15 04 	lsl	r10,r8,0x4
8000d5da:	58 09       	cp.w	r9,0
8000d5dc:	f4 08 17 00 	moveq	r8,r10
8000d5e0:	f8 ca ff fe 	sub	r10,r12,-2
8000d5e4:	10 99       	mov	r9,r8
8000d5e6:	e6 19 c0 00 	andh	r9,0xc000,COH
8000d5ea:	f4 0c 17 00 	moveq	r12,r10
8000d5ee:	f0 0a 15 02 	lsl	r10,r8,0x2
8000d5f2:	58 09       	cp.w	r9,0
8000d5f4:	f4 08 17 00 	moveq	r8,r10
8000d5f8:	58 08       	cp.w	r8,0
8000d5fa:	5e 5c       	retlt	r12
8000d5fc:	e6 18 40 00 	andh	r8,0x4000,COH
8000d600:	2f fc       	sub	r12,-1
8000d602:	58 08       	cp.w	r8,0
8000d604:	f8 0c 17 10 	movne	r12,r12
8000d608:	f9 bc 00 20 	moveq	r12,32
8000d60c:	5e fc       	retal	r12

8000d60e <__lo0bits>:
8000d60e:	18 99       	mov	r9,r12
8000d610:	78 08       	ld.w	r8,r12[0x0]
8000d612:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000d616:	c1 00       	breq	8000d636 <__lo0bits+0x28>
8000d618:	ed b8 00 00 	bld	r8,0x0
8000d61c:	c0 21       	brne	8000d620 <__lo0bits+0x12>
8000d61e:	5e fd       	retal	0
8000d620:	ed b8 00 01 	bld	r8,0x1
8000d624:	c0 51       	brne	8000d62e <__lo0bits+0x20>
8000d626:	a1 98       	lsr	r8,0x1
8000d628:	30 1c       	mov	r12,1
8000d62a:	93 08       	st.w	r9[0x0],r8
8000d62c:	5e fc       	retal	r12
8000d62e:	a3 88       	lsr	r8,0x2
8000d630:	30 2c       	mov	r12,2
8000d632:	93 08       	st.w	r9[0x0],r8
8000d634:	5e fc       	retal	r12
8000d636:	f0 0b 16 10 	lsr	r11,r8,0x10
8000d63a:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000d63e:	f6 08 17 00 	moveq	r8,r11
8000d642:	f9 bc 00 10 	moveq	r12,16
8000d646:	f8 cb ff f8 	sub	r11,r12,-8
8000d64a:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
8000d64e:	f6 0c 17 00 	moveq	r12,r11
8000d652:	f0 0b 16 08 	lsr	r11,r8,0x8
8000d656:	58 0a       	cp.w	r10,0
8000d658:	f6 08 17 00 	moveq	r8,r11
8000d65c:	f8 cb ff fc 	sub	r11,r12,-4
8000d660:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
8000d664:	f6 0c 17 00 	moveq	r12,r11
8000d668:	f0 0b 16 04 	lsr	r11,r8,0x4
8000d66c:	58 0a       	cp.w	r10,0
8000d66e:	f6 08 17 00 	moveq	r8,r11
8000d672:	f8 cb ff fe 	sub	r11,r12,-2
8000d676:	f5 d8 c0 02 	bfextu	r10,r8,0x0,0x2
8000d67a:	f6 0c 17 00 	moveq	r12,r11
8000d67e:	f0 0b 16 02 	lsr	r11,r8,0x2
8000d682:	58 0a       	cp.w	r10,0
8000d684:	f6 08 17 00 	moveq	r8,r11
8000d688:	ed b8 00 00 	bld	r8,0x0
8000d68c:	c0 60       	breq	8000d698 <__lo0bits+0x8a>
8000d68e:	a1 98       	lsr	r8,0x1
8000d690:	c0 31       	brne	8000d696 <__lo0bits+0x88>
8000d692:	32 0c       	mov	r12,32
8000d694:	5e fc       	retal	r12
8000d696:	2f fc       	sub	r12,-1
8000d698:	93 08       	st.w	r9[0x0],r8
8000d69a:	5e fc       	retal	r12

8000d69c <__mcmp>:
8000d69c:	d4 01       	pushm	lr
8000d69e:	18 98       	mov	r8,r12
8000d6a0:	76 49       	ld.w	r9,r11[0x10]
8000d6a2:	78 4c       	ld.w	r12,r12[0x10]
8000d6a4:	12 1c       	sub	r12,r9
8000d6a6:	c1 31       	brne	8000d6cc <__mcmp+0x30>
8000d6a8:	2f b9       	sub	r9,-5
8000d6aa:	a3 69       	lsl	r9,0x2
8000d6ac:	12 0b       	add	r11,r9
8000d6ae:	f0 09 00 09 	add	r9,r8,r9
8000d6b2:	2e c8       	sub	r8,-20
8000d6b4:	13 4e       	ld.w	lr,--r9
8000d6b6:	17 4a       	ld.w	r10,--r11
8000d6b8:	14 3e       	cp.w	lr,r10
8000d6ba:	c0 60       	breq	8000d6c6 <__mcmp+0x2a>
8000d6bc:	f9 bc 03 ff 	movlo	r12,-1
8000d6c0:	f9 bc 02 01 	movhs	r12,1
8000d6c4:	d8 02       	popm	pc
8000d6c6:	10 39       	cp.w	r9,r8
8000d6c8:	fe 9b ff f6 	brhi	8000d6b4 <__mcmp+0x18>
8000d6cc:	d8 02       	popm	pc
8000d6ce:	d7 03       	nop

8000d6d0 <_Bfree>:
8000d6d0:	d4 21       	pushm	r4-r7,lr
8000d6d2:	18 97       	mov	r7,r12
8000d6d4:	16 95       	mov	r5,r11
8000d6d6:	78 96       	ld.w	r6,r12[0x24]
8000d6d8:	58 06       	cp.w	r6,0
8000d6da:	c0 91       	brne	8000d6ec <_Bfree+0x1c>
8000d6dc:	31 0c       	mov	r12,16
8000d6de:	f0 1f 00 0a 	mcall	8000d704 <_Bfree+0x34>
8000d6e2:	99 36       	st.w	r12[0xc],r6
8000d6e4:	8f 9c       	st.w	r7[0x24],r12
8000d6e6:	99 16       	st.w	r12[0x4],r6
8000d6e8:	99 26       	st.w	r12[0x8],r6
8000d6ea:	99 06       	st.w	r12[0x0],r6
8000d6ec:	58 05       	cp.w	r5,0
8000d6ee:	c0 90       	breq	8000d700 <_Bfree+0x30>
8000d6f0:	6a 19       	ld.w	r9,r5[0x4]
8000d6f2:	6e 98       	ld.w	r8,r7[0x24]
8000d6f4:	70 38       	ld.w	r8,r8[0xc]
8000d6f6:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000d6fa:	8b 0a       	st.w	r5[0x0],r10
8000d6fc:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
8000d700:	d8 22       	popm	r4-r7,pc
8000d702:	00 00       	add	r0,r0
8000d704:	80 00       	ld.sh	r0,r0[0x0]
8000d706:	90 28       	ld.sh	r8,r8[0x4]

8000d708 <_Balloc>:
8000d708:	d4 21       	pushm	r4-r7,lr
8000d70a:	18 97       	mov	r7,r12
8000d70c:	16 96       	mov	r6,r11
8000d70e:	78 95       	ld.w	r5,r12[0x24]
8000d710:	58 05       	cp.w	r5,0
8000d712:	c0 91       	brne	8000d724 <_Balloc+0x1c>
8000d714:	31 0c       	mov	r12,16
8000d716:	f0 1f 00 19 	mcall	8000d778 <_Balloc+0x70>
8000d71a:	99 35       	st.w	r12[0xc],r5
8000d71c:	8f 9c       	st.w	r7[0x24],r12
8000d71e:	99 15       	st.w	r12[0x4],r5
8000d720:	99 25       	st.w	r12[0x8],r5
8000d722:	99 05       	st.w	r12[0x0],r5
8000d724:	6e 95       	ld.w	r5,r7[0x24]
8000d726:	6a 38       	ld.w	r8,r5[0xc]
8000d728:	58 08       	cp.w	r8,0
8000d72a:	c0 b1       	brne	8000d740 <_Balloc+0x38>
8000d72c:	31 0a       	mov	r10,16
8000d72e:	30 4b       	mov	r11,4
8000d730:	0e 9c       	mov	r12,r7
8000d732:	f0 1f 00 13 	mcall	8000d77c <_Balloc+0x74>
8000d736:	8b 3c       	st.w	r5[0xc],r12
8000d738:	6e 98       	ld.w	r8,r7[0x24]
8000d73a:	70 3c       	ld.w	r12,r8[0xc]
8000d73c:	58 0c       	cp.w	r12,0
8000d73e:	c1 b0       	breq	8000d774 <_Balloc+0x6c>
8000d740:	6e 98       	ld.w	r8,r7[0x24]
8000d742:	70 38       	ld.w	r8,r8[0xc]
8000d744:	f0 06 00 28 	add	r8,r8,r6<<0x2
8000d748:	70 0c       	ld.w	r12,r8[0x0]
8000d74a:	58 0c       	cp.w	r12,0
8000d74c:	c0 40       	breq	8000d754 <_Balloc+0x4c>
8000d74e:	78 09       	ld.w	r9,r12[0x0]
8000d750:	91 09       	st.w	r8[0x0],r9
8000d752:	c0 e8       	rjmp	8000d76e <_Balloc+0x66>
8000d754:	0e 9c       	mov	r12,r7
8000d756:	30 17       	mov	r7,1
8000d758:	0e 9b       	mov	r11,r7
8000d75a:	ee 06 09 47 	lsl	r7,r7,r6
8000d75e:	ee ca ff fb 	sub	r10,r7,-5
8000d762:	a3 6a       	lsl	r10,0x2
8000d764:	f0 1f 00 06 	mcall	8000d77c <_Balloc+0x74>
8000d768:	c0 60       	breq	8000d774 <_Balloc+0x6c>
8000d76a:	99 16       	st.w	r12[0x4],r6
8000d76c:	99 27       	st.w	r12[0x8],r7
8000d76e:	30 08       	mov	r8,0
8000d770:	99 38       	st.w	r12[0xc],r8
8000d772:	99 48       	st.w	r12[0x10],r8
8000d774:	d8 22       	popm	r4-r7,pc
8000d776:	00 00       	add	r0,r0
8000d778:	80 00       	ld.sh	r0,r0[0x0]
8000d77a:	90 28       	ld.sh	r8,r8[0x4]
8000d77c:	80 00       	ld.sh	r0,r0[0x0]
8000d77e:	dc f8       	*unknown*

8000d780 <__d2b>:
8000d780:	d4 31       	pushm	r0-r7,lr
8000d782:	20 2d       	sub	sp,8
8000d784:	16 93       	mov	r3,r11
8000d786:	12 96       	mov	r6,r9
8000d788:	10 95       	mov	r5,r8
8000d78a:	14 92       	mov	r2,r10
8000d78c:	30 1b       	mov	r11,1
8000d78e:	f0 1f 00 27 	mcall	8000d828 <__d2b+0xa8>
8000d792:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000d796:	50 09       	stdsp	sp[0x0],r9
8000d798:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
8000d79c:	18 94       	mov	r4,r12
8000d79e:	f0 01 16 14 	lsr	r1,r8,0x14
8000d7a2:	c0 30       	breq	8000d7a8 <__d2b+0x28>
8000d7a4:	b5 a9       	sbr	r9,0x14
8000d7a6:	50 09       	stdsp	sp[0x0],r9
8000d7a8:	58 02       	cp.w	r2,0
8000d7aa:	c1 e0       	breq	8000d7e6 <__d2b+0x66>
8000d7ac:	fa cc ff f8 	sub	r12,sp,-8
8000d7b0:	18 d2       	st.w	--r12,r2
8000d7b2:	f0 1f 00 1f 	mcall	8000d82c <__d2b+0xac>
8000d7b6:	40 18       	lddsp	r8,sp[0x4]
8000d7b8:	c0 d0       	breq	8000d7d2 <__d2b+0x52>
8000d7ba:	40 09       	lddsp	r9,sp[0x0]
8000d7bc:	f8 0a 11 20 	rsub	r10,r12,32
8000d7c0:	f2 0a 09 4a 	lsl	r10,r9,r10
8000d7c4:	f5 e8 10 08 	or	r8,r10,r8
8000d7c8:	89 58       	st.w	r4[0x14],r8
8000d7ca:	f2 0c 0a 49 	lsr	r9,r9,r12
8000d7ce:	50 09       	stdsp	sp[0x0],r9
8000d7d0:	c0 28       	rjmp	8000d7d4 <__d2b+0x54>
8000d7d2:	89 58       	st.w	r4[0x14],r8
8000d7d4:	40 08       	lddsp	r8,sp[0x0]
8000d7d6:	58 08       	cp.w	r8,0
8000d7d8:	f9 b3 01 02 	movne	r3,2
8000d7dc:	f9 b3 00 01 	moveq	r3,1
8000d7e0:	89 68       	st.w	r4[0x18],r8
8000d7e2:	89 43       	st.w	r4[0x10],r3
8000d7e4:	c0 98       	rjmp	8000d7f6 <__d2b+0x76>
8000d7e6:	1a 9c       	mov	r12,sp
8000d7e8:	f0 1f 00 11 	mcall	8000d82c <__d2b+0xac>
8000d7ec:	30 13       	mov	r3,1
8000d7ee:	40 08       	lddsp	r8,sp[0x0]
8000d7f0:	2e 0c       	sub	r12,-32
8000d7f2:	89 43       	st.w	r4[0x10],r3
8000d7f4:	89 58       	st.w	r4[0x14],r8
8000d7f6:	58 01       	cp.w	r1,0
8000d7f8:	c0 90       	breq	8000d80a <__d2b+0x8a>
8000d7fa:	e2 c1 04 33 	sub	r1,r1,1075
8000d7fe:	18 01       	add	r1,r12
8000d800:	8d 01       	st.w	r6[0x0],r1
8000d802:	f8 0c 11 35 	rsub	r12,r12,53
8000d806:	8b 0c       	st.w	r5[0x0],r12
8000d808:	c0 d8       	rjmp	8000d822 <__d2b+0xa2>
8000d80a:	e6 c8 ff fc 	sub	r8,r3,-4
8000d80e:	f8 cc 04 32 	sub	r12,r12,1074
8000d812:	a5 73       	lsl	r3,0x5
8000d814:	8d 0c       	st.w	r6[0x0],r12
8000d816:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
8000d81a:	f0 1f 00 06 	mcall	8000d830 <__d2b+0xb0>
8000d81e:	18 13       	sub	r3,r12
8000d820:	8b 03       	st.w	r5[0x0],r3
8000d822:	08 9c       	mov	r12,r4
8000d824:	2f ed       	sub	sp,-8
8000d826:	d8 32       	popm	r0-r7,pc
8000d828:	80 00       	ld.sh	r0,r0[0x0]
8000d82a:	d7 08       	*unknown*
8000d82c:	80 00       	ld.sh	r0,r0[0x0]
8000d82e:	d6 0e       	*unknown*
8000d830:	80 00       	ld.sh	r0,r0[0x0]
8000d832:	d5 98       	*unknown*

8000d834 <__mdiff>:
8000d834:	d4 31       	pushm	r0-r7,lr
8000d836:	74 48       	ld.w	r8,r10[0x10]
8000d838:	76 45       	ld.w	r5,r11[0x10]
8000d83a:	16 97       	mov	r7,r11
8000d83c:	14 96       	mov	r6,r10
8000d83e:	10 15       	sub	r5,r8
8000d840:	c1 31       	brne	8000d866 <__mdiff+0x32>
8000d842:	2f b8       	sub	r8,-5
8000d844:	ee ce ff ec 	sub	lr,r7,-20
8000d848:	a3 68       	lsl	r8,0x2
8000d84a:	f4 08 00 0b 	add	r11,r10,r8
8000d84e:	ee 08 00 08 	add	r8,r7,r8
8000d852:	11 4a       	ld.w	r10,--r8
8000d854:	17 49       	ld.w	r9,--r11
8000d856:	12 3a       	cp.w	r10,r9
8000d858:	c0 30       	breq	8000d85e <__mdiff+0x2a>
8000d85a:	c0 e2       	brcc	8000d876 <__mdiff+0x42>
8000d85c:	c0 78       	rjmp	8000d86a <__mdiff+0x36>
8000d85e:	1c 38       	cp.w	r8,lr
8000d860:	fe 9b ff f9 	brhi	8000d852 <__mdiff+0x1e>
8000d864:	c4 a8       	rjmp	8000d8f8 <__mdiff+0xc4>
8000d866:	58 05       	cp.w	r5,0
8000d868:	c0 64       	brge	8000d874 <__mdiff+0x40>
8000d86a:	0e 98       	mov	r8,r7
8000d86c:	30 15       	mov	r5,1
8000d86e:	0c 97       	mov	r7,r6
8000d870:	10 96       	mov	r6,r8
8000d872:	c0 28       	rjmp	8000d876 <__mdiff+0x42>
8000d874:	30 05       	mov	r5,0
8000d876:	6e 1b       	ld.w	r11,r7[0x4]
8000d878:	f0 1f 00 24 	mcall	8000d908 <__mdiff+0xd4>
8000d87c:	6e 49       	ld.w	r9,r7[0x10]
8000d87e:	6c 44       	ld.w	r4,r6[0x10]
8000d880:	99 35       	st.w	r12[0xc],r5
8000d882:	2f b4       	sub	r4,-5
8000d884:	f2 c5 ff fb 	sub	r5,r9,-5
8000d888:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000d88c:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000d890:	2e c6       	sub	r6,-20
8000d892:	2e c7       	sub	r7,-20
8000d894:	f8 c8 ff ec 	sub	r8,r12,-20
8000d898:	30 0a       	mov	r10,0
8000d89a:	0f 0e       	ld.w	lr,r7++
8000d89c:	0d 0b       	ld.w	r11,r6++
8000d89e:	fc 02 16 10 	lsr	r2,lr,0x10
8000d8a2:	f6 03 16 10 	lsr	r3,r11,0x10
8000d8a6:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000d8aa:	e4 03 01 03 	sub	r3,r2,r3
8000d8ae:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000d8b2:	fc 0b 01 0b 	sub	r11,lr,r11
8000d8b6:	f6 0a 00 0a 	add	r10,r11,r10
8000d8ba:	b0 1a       	st.h	r8[0x2],r10
8000d8bc:	b1 4a       	asr	r10,0x10
8000d8be:	e6 0a 00 0a 	add	r10,r3,r10
8000d8c2:	b0 0a       	st.h	r8[0x0],r10
8000d8c4:	2f c8       	sub	r8,-4
8000d8c6:	b1 4a       	asr	r10,0x10
8000d8c8:	08 36       	cp.w	r6,r4
8000d8ca:	ce 83       	brcs	8000d89a <__mdiff+0x66>
8000d8cc:	c0 d8       	rjmp	8000d8e6 <__mdiff+0xb2>
8000d8ce:	0f 0b       	ld.w	r11,r7++
8000d8d0:	f6 0e 16 10 	lsr	lr,r11,0x10
8000d8d4:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000d8d8:	16 0a       	add	r10,r11
8000d8da:	b0 1a       	st.h	r8[0x2],r10
8000d8dc:	b1 4a       	asr	r10,0x10
8000d8de:	1c 0a       	add	r10,lr
8000d8e0:	b0 0a       	st.h	r8[0x0],r10
8000d8e2:	2f c8       	sub	r8,-4
8000d8e4:	b1 4a       	asr	r10,0x10
8000d8e6:	0a 37       	cp.w	r7,r5
8000d8e8:	cf 33       	brcs	8000d8ce <__mdiff+0x9a>
8000d8ea:	c0 28       	rjmp	8000d8ee <__mdiff+0xba>
8000d8ec:	20 19       	sub	r9,1
8000d8ee:	11 4a       	ld.w	r10,--r8
8000d8f0:	58 0a       	cp.w	r10,0
8000d8f2:	cf d0       	breq	8000d8ec <__mdiff+0xb8>
8000d8f4:	99 49       	st.w	r12[0x10],r9
8000d8f6:	d8 32       	popm	r0-r7,pc
8000d8f8:	30 0b       	mov	r11,0
8000d8fa:	f0 1f 00 04 	mcall	8000d908 <__mdiff+0xd4>
8000d8fe:	30 18       	mov	r8,1
8000d900:	99 48       	st.w	r12[0x10],r8
8000d902:	30 08       	mov	r8,0
8000d904:	99 58       	st.w	r12[0x14],r8
8000d906:	d8 32       	popm	r0-r7,pc
8000d908:	80 00       	ld.sh	r0,r0[0x0]
8000d90a:	d7 08       	*unknown*

8000d90c <__lshift>:
8000d90c:	d4 31       	pushm	r0-r7,lr
8000d90e:	16 97       	mov	r7,r11
8000d910:	76 46       	ld.w	r6,r11[0x10]
8000d912:	f4 02 14 05 	asr	r2,r10,0x5
8000d916:	2f f6       	sub	r6,-1
8000d918:	14 93       	mov	r3,r10
8000d91a:	18 94       	mov	r4,r12
8000d91c:	04 06       	add	r6,r2
8000d91e:	76 1b       	ld.w	r11,r11[0x4]
8000d920:	6e 28       	ld.w	r8,r7[0x8]
8000d922:	c0 38       	rjmp	8000d928 <__lshift+0x1c>
8000d924:	2f fb       	sub	r11,-1
8000d926:	a1 78       	lsl	r8,0x1
8000d928:	10 36       	cp.w	r6,r8
8000d92a:	fe 99 ff fd 	brgt	8000d924 <__lshift+0x18>
8000d92e:	08 9c       	mov	r12,r4
8000d930:	f0 1f 00 1a 	mcall	8000d998 <__lshift+0x8c>
8000d934:	30 09       	mov	r9,0
8000d936:	18 95       	mov	r5,r12
8000d938:	f8 c8 ff ec 	sub	r8,r12,-20
8000d93c:	12 9a       	mov	r10,r9
8000d93e:	c0 38       	rjmp	8000d944 <__lshift+0x38>
8000d940:	10 aa       	st.w	r8++,r10
8000d942:	2f f9       	sub	r9,-1
8000d944:	04 39       	cp.w	r9,r2
8000d946:	cf d5       	brlt	8000d940 <__lshift+0x34>
8000d948:	6e 4b       	ld.w	r11,r7[0x10]
8000d94a:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
8000d94e:	2f bb       	sub	r11,-5
8000d950:	ee c9 ff ec 	sub	r9,r7,-20
8000d954:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8000d958:	58 03       	cp.w	r3,0
8000d95a:	c1 30       	breq	8000d980 <__lshift+0x74>
8000d95c:	e6 0c 11 20 	rsub	r12,r3,32
8000d960:	30 0a       	mov	r10,0
8000d962:	72 02       	ld.w	r2,r9[0x0]
8000d964:	e4 03 09 42 	lsl	r2,r2,r3
8000d968:	04 4a       	or	r10,r2
8000d96a:	10 aa       	st.w	r8++,r10
8000d96c:	13 0a       	ld.w	r10,r9++
8000d96e:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000d972:	16 39       	cp.w	r9,r11
8000d974:	cf 73       	brcs	8000d962 <__lshift+0x56>
8000d976:	91 0a       	st.w	r8[0x0],r10
8000d978:	58 0a       	cp.w	r10,0
8000d97a:	c0 70       	breq	8000d988 <__lshift+0x7c>
8000d97c:	2f f6       	sub	r6,-1
8000d97e:	c0 58       	rjmp	8000d988 <__lshift+0x7c>
8000d980:	13 0a       	ld.w	r10,r9++
8000d982:	10 aa       	st.w	r8++,r10
8000d984:	16 39       	cp.w	r9,r11
8000d986:	cf d3       	brcs	8000d980 <__lshift+0x74>
8000d988:	08 9c       	mov	r12,r4
8000d98a:	20 16       	sub	r6,1
8000d98c:	0e 9b       	mov	r11,r7
8000d98e:	8b 46       	st.w	r5[0x10],r6
8000d990:	f0 1f 00 03 	mcall	8000d99c <__lshift+0x90>
8000d994:	0a 9c       	mov	r12,r5
8000d996:	d8 32       	popm	r0-r7,pc
8000d998:	80 00       	ld.sh	r0,r0[0x0]
8000d99a:	d7 08       	*unknown*
8000d99c:	80 00       	ld.sh	r0,r0[0x0]
8000d99e:	d6 d0       	acall	0x6d

8000d9a0 <__multiply>:
8000d9a0:	d4 31       	pushm	r0-r7,lr
8000d9a2:	20 2d       	sub	sp,8
8000d9a4:	16 96       	mov	r6,r11
8000d9a6:	14 95       	mov	r5,r10
8000d9a8:	76 49       	ld.w	r9,r11[0x10]
8000d9aa:	74 48       	ld.w	r8,r10[0x10]
8000d9ac:	10 39       	cp.w	r9,r8
8000d9ae:	c0 34       	brge	8000d9b4 <__multiply+0x14>
8000d9b0:	14 96       	mov	r6,r10
8000d9b2:	16 95       	mov	r5,r11
8000d9b4:	6c 1b       	ld.w	r11,r6[0x4]
8000d9b6:	6c 28       	ld.w	r8,r6[0x8]
8000d9b8:	f6 c9 ff ff 	sub	r9,r11,-1
8000d9bc:	6c 43       	ld.w	r3,r6[0x10]
8000d9be:	6a 42       	ld.w	r2,r5[0x10]
8000d9c0:	e4 03 00 07 	add	r7,r2,r3
8000d9c4:	10 37       	cp.w	r7,r8
8000d9c6:	f2 0b 17 90 	movgt	r11,r9
8000d9ca:	f0 1f 00 36 	mcall	8000daa0 <__multiply+0x100>
8000d9ce:	ee c4 ff fb 	sub	r4,r7,-5
8000d9d2:	f8 c9 ff ec 	sub	r9,r12,-20
8000d9d6:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000d9da:	30 0a       	mov	r10,0
8000d9dc:	12 98       	mov	r8,r9
8000d9de:	c0 28       	rjmp	8000d9e2 <__multiply+0x42>
8000d9e0:	10 aa       	st.w	r8++,r10
8000d9e2:	08 38       	cp.w	r8,r4
8000d9e4:	cf e3       	brcs	8000d9e0 <__multiply+0x40>
8000d9e6:	2f b3       	sub	r3,-5
8000d9e8:	2f b2       	sub	r2,-5
8000d9ea:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000d9ee:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000d9f2:	ec cb ff ec 	sub	r11,r6,-20
8000d9f6:	50 12       	stdsp	sp[0x4],r2
8000d9f8:	ea ca ff ec 	sub	r10,r5,-20
8000d9fc:	c4 48       	rjmp	8000da84 <__multiply+0xe4>
8000d9fe:	94 95       	ld.uh	r5,r10[0x2]
8000da00:	58 05       	cp.w	r5,0
8000da02:	c2 00       	breq	8000da42 <__multiply+0xa2>
8000da04:	12 98       	mov	r8,r9
8000da06:	16 96       	mov	r6,r11
8000da08:	30 0e       	mov	lr,0
8000da0a:	50 09       	stdsp	sp[0x0],r9
8000da0c:	0d 02       	ld.w	r2,r6++
8000da0e:	e4 00 16 10 	lsr	r0,r2,0x10
8000da12:	70 01       	ld.w	r1,r8[0x0]
8000da14:	70 09       	ld.w	r9,r8[0x0]
8000da16:	b1 81       	lsr	r1,0x10
8000da18:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000da1c:	e0 05 03 41 	mac	r1,r0,r5
8000da20:	ab 32       	mul	r2,r5
8000da22:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000da26:	00 02       	add	r2,r0
8000da28:	e4 0e 00 0e 	add	lr,r2,lr
8000da2c:	b0 1e       	st.h	r8[0x2],lr
8000da2e:	b1 8e       	lsr	lr,0x10
8000da30:	1c 01       	add	r1,lr
8000da32:	b0 01       	st.h	r8[0x0],r1
8000da34:	e2 0e 16 10 	lsr	lr,r1,0x10
8000da38:	2f c8       	sub	r8,-4
8000da3a:	06 36       	cp.w	r6,r3
8000da3c:	ce 83       	brcs	8000da0c <__multiply+0x6c>
8000da3e:	40 09       	lddsp	r9,sp[0x0]
8000da40:	91 0e       	st.w	r8[0x0],lr
8000da42:	94 86       	ld.uh	r6,r10[0x0]
8000da44:	58 06       	cp.w	r6,0
8000da46:	c1 d0       	breq	8000da80 <__multiply+0xe0>
8000da48:	72 02       	ld.w	r2,r9[0x0]
8000da4a:	12 98       	mov	r8,r9
8000da4c:	16 9e       	mov	lr,r11
8000da4e:	30 05       	mov	r5,0
8000da50:	b0 12       	st.h	r8[0x2],r2
8000da52:	1d 01       	ld.w	r1,lr++
8000da54:	90 82       	ld.uh	r2,r8[0x0]
8000da56:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
8000da5a:	ad 30       	mul	r0,r6
8000da5c:	e0 02 00 02 	add	r2,r0,r2
8000da60:	e4 05 00 05 	add	r5,r2,r5
8000da64:	b0 05       	st.h	r8[0x0],r5
8000da66:	b1 85       	lsr	r5,0x10
8000da68:	b1 81       	lsr	r1,0x10
8000da6a:	2f c8       	sub	r8,-4
8000da6c:	ad 31       	mul	r1,r6
8000da6e:	90 92       	ld.uh	r2,r8[0x2]
8000da70:	e2 02 00 02 	add	r2,r1,r2
8000da74:	0a 02       	add	r2,r5
8000da76:	e4 05 16 10 	lsr	r5,r2,0x10
8000da7a:	06 3e       	cp.w	lr,r3
8000da7c:	ce a3       	brcs	8000da50 <__multiply+0xb0>
8000da7e:	91 02       	st.w	r8[0x0],r2
8000da80:	2f ca       	sub	r10,-4
8000da82:	2f c9       	sub	r9,-4
8000da84:	40 18       	lddsp	r8,sp[0x4]
8000da86:	10 3a       	cp.w	r10,r8
8000da88:	cb b3       	brcs	8000d9fe <__multiply+0x5e>
8000da8a:	c0 28       	rjmp	8000da8e <__multiply+0xee>
8000da8c:	20 17       	sub	r7,1
8000da8e:	58 07       	cp.w	r7,0
8000da90:	e0 8a 00 05 	brle	8000da9a <__multiply+0xfa>
8000da94:	09 48       	ld.w	r8,--r4
8000da96:	58 08       	cp.w	r8,0
8000da98:	cf a0       	breq	8000da8c <__multiply+0xec>
8000da9a:	99 47       	st.w	r12[0x10],r7
8000da9c:	2f ed       	sub	sp,-8
8000da9e:	d8 32       	popm	r0-r7,pc
8000daa0:	80 00       	ld.sh	r0,r0[0x0]
8000daa2:	d7 08       	*unknown*

8000daa4 <__i2b>:
8000daa4:	d4 21       	pushm	r4-r7,lr
8000daa6:	16 97       	mov	r7,r11
8000daa8:	30 1b       	mov	r11,1
8000daaa:	f0 1f 00 04 	mcall	8000dab8 <__i2b+0x14>
8000daae:	30 19       	mov	r9,1
8000dab0:	99 57       	st.w	r12[0x14],r7
8000dab2:	99 49       	st.w	r12[0x10],r9
8000dab4:	d8 22       	popm	r4-r7,pc
8000dab6:	00 00       	add	r0,r0
8000dab8:	80 00       	ld.sh	r0,r0[0x0]
8000daba:	d7 08       	*unknown*

8000dabc <__multadd>:
8000dabc:	d4 31       	pushm	r0-r7,lr
8000dabe:	30 08       	mov	r8,0
8000dac0:	12 95       	mov	r5,r9
8000dac2:	16 97       	mov	r7,r11
8000dac4:	18 96       	mov	r6,r12
8000dac6:	76 44       	ld.w	r4,r11[0x10]
8000dac8:	f6 c9 ff ec 	sub	r9,r11,-20
8000dacc:	72 0b       	ld.w	r11,r9[0x0]
8000dace:	f6 0c 16 10 	lsr	r12,r11,0x10
8000dad2:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000dad6:	f4 0c 02 4c 	mul	r12,r10,r12
8000dada:	f4 0b 03 45 	mac	r5,r10,r11
8000dade:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000dae2:	b1 85       	lsr	r5,0x10
8000dae4:	18 05       	add	r5,r12
8000dae6:	ea 0c 15 10 	lsl	r12,r5,0x10
8000daea:	f8 0b 00 0b 	add	r11,r12,r11
8000daee:	12 ab       	st.w	r9++,r11
8000daf0:	2f f8       	sub	r8,-1
8000daf2:	b1 85       	lsr	r5,0x10
8000daf4:	08 38       	cp.w	r8,r4
8000daf6:	ce b5       	brlt	8000dacc <__multadd+0x10>
8000daf8:	58 05       	cp.w	r5,0
8000dafa:	c1 d0       	breq	8000db34 <__multadd+0x78>
8000dafc:	6e 28       	ld.w	r8,r7[0x8]
8000dafe:	10 34       	cp.w	r4,r8
8000db00:	c1 45       	brlt	8000db28 <__multadd+0x6c>
8000db02:	6e 1b       	ld.w	r11,r7[0x4]
8000db04:	0c 9c       	mov	r12,r6
8000db06:	2f fb       	sub	r11,-1
8000db08:	f0 1f 00 0c 	mcall	8000db38 <__multadd+0x7c>
8000db0c:	6e 4a       	ld.w	r10,r7[0x10]
8000db0e:	ee cb ff f4 	sub	r11,r7,-12
8000db12:	18 93       	mov	r3,r12
8000db14:	2f ea       	sub	r10,-2
8000db16:	2f 4c       	sub	r12,-12
8000db18:	a3 6a       	lsl	r10,0x2
8000db1a:	f0 1f 00 09 	mcall	8000db3c <__multadd+0x80>
8000db1e:	0e 9b       	mov	r11,r7
8000db20:	0c 9c       	mov	r12,r6
8000db22:	f0 1f 00 08 	mcall	8000db40 <__multadd+0x84>
8000db26:	06 97       	mov	r7,r3
8000db28:	e8 c8 ff ff 	sub	r8,r4,-1
8000db2c:	2f b4       	sub	r4,-5
8000db2e:	8f 48       	st.w	r7[0x10],r8
8000db30:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000db34:	0e 9c       	mov	r12,r7
8000db36:	d8 32       	popm	r0-r7,pc
8000db38:	80 00       	ld.sh	r0,r0[0x0]
8000db3a:	d7 08       	*unknown*
8000db3c:	80 00       	ld.sh	r0,r0[0x0]
8000db3e:	94 c8       	ld.uh	r8,r10[0x8]
8000db40:	80 00       	ld.sh	r0,r0[0x0]
8000db42:	d6 d0       	acall	0x6d

8000db44 <__pow5mult>:
8000db44:	d4 31       	pushm	r0-r7,lr
8000db46:	14 96       	mov	r6,r10
8000db48:	18 97       	mov	r7,r12
8000db4a:	16 94       	mov	r4,r11
8000db4c:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000db50:	c0 90       	breq	8000db62 <__pow5mult+0x1e>
8000db52:	20 18       	sub	r8,1
8000db54:	4a 19       	lddpc	r9,8000dbd8 <__pow5mult+0x94>
8000db56:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
8000db5a:	30 09       	mov	r9,0
8000db5c:	f0 1f 00 20 	mcall	8000dbdc <__pow5mult+0x98>
8000db60:	18 94       	mov	r4,r12
8000db62:	a3 46       	asr	r6,0x2
8000db64:	c3 70       	breq	8000dbd2 <__pow5mult+0x8e>
8000db66:	6e 95       	ld.w	r5,r7[0x24]
8000db68:	58 05       	cp.w	r5,0
8000db6a:	c0 91       	brne	8000db7c <__pow5mult+0x38>
8000db6c:	31 0c       	mov	r12,16
8000db6e:	f0 1f 00 1d 	mcall	8000dbe0 <__pow5mult+0x9c>
8000db72:	99 35       	st.w	r12[0xc],r5
8000db74:	8f 9c       	st.w	r7[0x24],r12
8000db76:	99 15       	st.w	r12[0x4],r5
8000db78:	99 25       	st.w	r12[0x8],r5
8000db7a:	99 05       	st.w	r12[0x0],r5
8000db7c:	6e 93       	ld.w	r3,r7[0x24]
8000db7e:	66 25       	ld.w	r5,r3[0x8]
8000db80:	58 05       	cp.w	r5,0
8000db82:	c0 d1       	brne	8000db9c <__pow5mult+0x58>
8000db84:	e0 6b 02 71 	mov	r11,625
8000db88:	0e 9c       	mov	r12,r7
8000db8a:	f0 1f 00 17 	mcall	8000dbe4 <__pow5mult+0xa0>
8000db8e:	87 2c       	st.w	r3[0x8],r12
8000db90:	30 08       	mov	r8,0
8000db92:	18 95       	mov	r5,r12
8000db94:	99 08       	st.w	r12[0x0],r8
8000db96:	c0 38       	rjmp	8000db9c <__pow5mult+0x58>
8000db98:	06 9c       	mov	r12,r3
8000db9a:	18 95       	mov	r5,r12
8000db9c:	ed b6 00 00 	bld	r6,0x0
8000dba0:	c0 c1       	brne	8000dbb8 <__pow5mult+0x74>
8000dba2:	08 9b       	mov	r11,r4
8000dba4:	0a 9a       	mov	r10,r5
8000dba6:	0e 9c       	mov	r12,r7
8000dba8:	f0 1f 00 10 	mcall	8000dbe8 <__pow5mult+0xa4>
8000dbac:	08 9b       	mov	r11,r4
8000dbae:	18 93       	mov	r3,r12
8000dbb0:	0e 9c       	mov	r12,r7
8000dbb2:	06 94       	mov	r4,r3
8000dbb4:	f0 1f 00 0e 	mcall	8000dbec <__pow5mult+0xa8>
8000dbb8:	a1 56       	asr	r6,0x1
8000dbba:	c0 c0       	breq	8000dbd2 <__pow5mult+0x8e>
8000dbbc:	6a 03       	ld.w	r3,r5[0x0]
8000dbbe:	58 03       	cp.w	r3,0
8000dbc0:	ce c1       	brne	8000db98 <__pow5mult+0x54>
8000dbc2:	0a 9a       	mov	r10,r5
8000dbc4:	0a 9b       	mov	r11,r5
8000dbc6:	0e 9c       	mov	r12,r7
8000dbc8:	f0 1f 00 08 	mcall	8000dbe8 <__pow5mult+0xa4>
8000dbcc:	8b 0c       	st.w	r5[0x0],r12
8000dbce:	99 03       	st.w	r12[0x0],r3
8000dbd0:	ce 5b       	rjmp	8000db9a <__pow5mult+0x56>
8000dbd2:	08 9c       	mov	r12,r4
8000dbd4:	d8 32       	popm	r0-r7,pc
8000dbd6:	00 00       	add	r0,r0
8000dbd8:	80 00       	ld.sh	r0,r0[0x0]
8000dbda:	f6 00       	*unknown*
8000dbdc:	80 00       	ld.sh	r0,r0[0x0]
8000dbde:	da bc       	*unknown*
8000dbe0:	80 00       	ld.sh	r0,r0[0x0]
8000dbe2:	90 28       	ld.sh	r8,r8[0x4]
8000dbe4:	80 00       	ld.sh	r0,r0[0x0]
8000dbe6:	da a4       	*unknown*
8000dbe8:	80 00       	ld.sh	r0,r0[0x0]
8000dbea:	d9 a0       	acall	0x9a
8000dbec:	80 00       	ld.sh	r0,r0[0x0]
8000dbee:	d6 d0       	acall	0x6d

8000dbf0 <__isinfd>:
8000dbf0:	14 98       	mov	r8,r10
8000dbf2:	30 09       	mov	r9,0
8000dbf4:	ea 19 7f f0 	orh	r9,0x7ff0
8000dbf8:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000dbfc:	f0 0b 11 00 	rsub	r11,r8,0
8000dc00:	f7 e8 10 08 	or	r8,r11,r8
8000dc04:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000dc08:	f2 08 01 08 	sub	r8,r9,r8
8000dc0c:	f0 0c 11 00 	rsub	r12,r8,0
8000dc10:	f9 e8 10 08 	or	r8,r12,r8
8000dc14:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000dc18:	2f fc       	sub	r12,-1
8000dc1a:	5e fc       	retal	r12

8000dc1c <__isnand>:
8000dc1c:	14 98       	mov	r8,r10
8000dc1e:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000dc22:	f0 0c 11 00 	rsub	r12,r8,0
8000dc26:	10 4c       	or	r12,r8
8000dc28:	30 08       	mov	r8,0
8000dc2a:	ea 18 7f f0 	orh	r8,0x7ff0
8000dc2e:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000dc32:	f0 0c 01 0c 	sub	r12,r8,r12
8000dc36:	bf 9c       	lsr	r12,0x1f
8000dc38:	5e fc       	retal	r12
8000dc3a:	d7 03       	nop

8000dc3c <__sclose>:
8000dc3c:	d4 01       	pushm	lr
8000dc3e:	96 7b       	ld.sh	r11,r11[0xe]
8000dc40:	f0 1f 00 02 	mcall	8000dc48 <__sclose+0xc>
8000dc44:	d8 02       	popm	pc
8000dc46:	00 00       	add	r0,r0
8000dc48:	80 00       	ld.sh	r0,r0[0x0]
8000dc4a:	dd 58       	*unknown*

8000dc4c <__sseek>:
8000dc4c:	d4 21       	pushm	r4-r7,lr
8000dc4e:	16 97       	mov	r7,r11
8000dc50:	96 7b       	ld.sh	r11,r11[0xe]
8000dc52:	f0 1f 00 07 	mcall	8000dc6c <__sseek+0x20>
8000dc56:	8e 68       	ld.sh	r8,r7[0xc]
8000dc58:	5b fc       	cp.w	r12,-1
8000dc5a:	c0 41       	brne	8000dc62 <__sseek+0x16>
8000dc5c:	ad c8       	cbr	r8,0xc
8000dc5e:	ae 68       	st.h	r7[0xc],r8
8000dc60:	d8 22       	popm	r4-r7,pc
8000dc62:	ad a8       	sbr	r8,0xc
8000dc64:	ef 4c 00 54 	st.w	r7[84],r12
8000dc68:	ae 68       	st.h	r7[0xc],r8
8000dc6a:	d8 22       	popm	r4-r7,pc
8000dc6c:	80 00       	ld.sh	r0,r0[0x0]
8000dc6e:	de 94       	*unknown*

8000dc70 <__swrite>:
8000dc70:	d4 21       	pushm	r4-r7,lr
8000dc72:	96 68       	ld.sh	r8,r11[0xc]
8000dc74:	16 97       	mov	r7,r11
8000dc76:	14 95       	mov	r5,r10
8000dc78:	12 94       	mov	r4,r9
8000dc7a:	e2 18 01 00 	andl	r8,0x100,COH
8000dc7e:	18 96       	mov	r6,r12
8000dc80:	c0 60       	breq	8000dc8c <__swrite+0x1c>
8000dc82:	30 29       	mov	r9,2
8000dc84:	30 0a       	mov	r10,0
8000dc86:	96 7b       	ld.sh	r11,r11[0xe]
8000dc88:	f0 1f 00 06 	mcall	8000dca0 <__swrite+0x30>
8000dc8c:	8e 68       	ld.sh	r8,r7[0xc]
8000dc8e:	ad c8       	cbr	r8,0xc
8000dc90:	08 99       	mov	r9,r4
8000dc92:	0a 9a       	mov	r10,r5
8000dc94:	8e 7b       	ld.sh	r11,r7[0xe]
8000dc96:	0c 9c       	mov	r12,r6
8000dc98:	ae 68       	st.h	r7[0xc],r8
8000dc9a:	f0 1f 00 03 	mcall	8000dca4 <__swrite+0x34>
8000dc9e:	d8 22       	popm	r4-r7,pc
8000dca0:	80 00       	ld.sh	r0,r0[0x0]
8000dca2:	de 94       	*unknown*
8000dca4:	80 00       	ld.sh	r0,r0[0x0]
8000dca6:	dc cc       	*unknown*

8000dca8 <__sread>:
8000dca8:	d4 21       	pushm	r4-r7,lr
8000dcaa:	16 97       	mov	r7,r11
8000dcac:	96 7b       	ld.sh	r11,r11[0xe]
8000dcae:	f0 1f 00 07 	mcall	8000dcc8 <__sread+0x20>
8000dcb2:	c0 65       	brlt	8000dcbe <__sread+0x16>
8000dcb4:	6f 58       	ld.w	r8,r7[0x54]
8000dcb6:	18 08       	add	r8,r12
8000dcb8:	ef 48 00 54 	st.w	r7[84],r8
8000dcbc:	d8 22       	popm	r4-r7,pc
8000dcbe:	8e 68       	ld.sh	r8,r7[0xc]
8000dcc0:	ad c8       	cbr	r8,0xc
8000dcc2:	ae 68       	st.h	r7[0xc],r8
8000dcc4:	d8 22       	popm	r4-r7,pc
8000dcc6:	00 00       	add	r0,r0
8000dcc8:	80 00       	ld.sh	r0,r0[0x0]
8000dcca:	de c0       	acall	0xec

8000dccc <_write_r>:
8000dccc:	d4 21       	pushm	r4-r7,lr
8000dcce:	16 98       	mov	r8,r11
8000dcd0:	18 97       	mov	r7,r12
8000dcd2:	10 9c       	mov	r12,r8
8000dcd4:	30 08       	mov	r8,0
8000dcd6:	14 9b       	mov	r11,r10
8000dcd8:	48 66       	lddpc	r6,8000dcf0 <_write_r+0x24>
8000dcda:	12 9a       	mov	r10,r9
8000dcdc:	8d 08       	st.w	r6[0x0],r8
8000dcde:	f0 1f 00 06 	mcall	8000dcf4 <_write_r+0x28>
8000dce2:	5b fc       	cp.w	r12,-1
8000dce4:	c0 51       	brne	8000dcee <_write_r+0x22>
8000dce6:	6c 08       	ld.w	r8,r6[0x0]
8000dce8:	58 08       	cp.w	r8,0
8000dcea:	c0 20       	breq	8000dcee <_write_r+0x22>
8000dcec:	8f 38       	st.w	r7[0xc],r8
8000dcee:	d8 22       	popm	r4-r7,pc
8000dcf0:	00 00       	add	r0,r0
8000dcf2:	0f bc       	ld.ub	r12,r7[0x3]
8000dcf4:	80 00       	ld.sh	r0,r0[0x0]
8000dcf6:	9c 60       	ld.sh	r0,lr[0xc]

8000dcf8 <_calloc_r>:
8000dcf8:	d4 21       	pushm	r4-r7,lr
8000dcfa:	f4 0b 02 4b 	mul	r11,r10,r11
8000dcfe:	f0 1f 00 15 	mcall	8000dd50 <_calloc_r+0x58>
8000dd02:	18 97       	mov	r7,r12
8000dd04:	c2 30       	breq	8000dd4a <_calloc_r+0x52>
8000dd06:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000dd0a:	e0 1a ff fc 	andl	r10,0xfffc
8000dd0e:	20 4a       	sub	r10,4
8000dd10:	e0 4a 00 24 	cp.w	r10,36
8000dd14:	e0 8b 00 18 	brhi	8000dd44 <_calloc_r+0x4c>
8000dd18:	18 98       	mov	r8,r12
8000dd1a:	59 3a       	cp.w	r10,19
8000dd1c:	e0 88 00 0f 	brls	8000dd3a <_calloc_r+0x42>
8000dd20:	30 09       	mov	r9,0
8000dd22:	10 a9       	st.w	r8++,r9
8000dd24:	10 a9       	st.w	r8++,r9
8000dd26:	59 ba       	cp.w	r10,27
8000dd28:	e0 88 00 09 	brls	8000dd3a <_calloc_r+0x42>
8000dd2c:	10 a9       	st.w	r8++,r9
8000dd2e:	10 a9       	st.w	r8++,r9
8000dd30:	e0 4a 00 24 	cp.w	r10,36
8000dd34:	c0 31       	brne	8000dd3a <_calloc_r+0x42>
8000dd36:	10 a9       	st.w	r8++,r9
8000dd38:	10 a9       	st.w	r8++,r9
8000dd3a:	30 09       	mov	r9,0
8000dd3c:	10 a9       	st.w	r8++,r9
8000dd3e:	91 19       	st.w	r8[0x4],r9
8000dd40:	91 09       	st.w	r8[0x0],r9
8000dd42:	c0 48       	rjmp	8000dd4a <_calloc_r+0x52>
8000dd44:	30 0b       	mov	r11,0
8000dd46:	f0 1f 00 04 	mcall	8000dd54 <_calloc_r+0x5c>
8000dd4a:	0e 9c       	mov	r12,r7
8000dd4c:	d8 22       	popm	r4-r7,pc
8000dd4e:	00 00       	add	r0,r0
8000dd50:	80 00       	ld.sh	r0,r0[0x0]
8000dd52:	90 40       	ld.sh	r0,r8[0x8]
8000dd54:	80 00       	ld.sh	r0,r0[0x0]
8000dd56:	96 4e       	ld.sh	lr,r11[0x8]

8000dd58 <_close_r>:
8000dd58:	d4 21       	pushm	r4-r7,lr
8000dd5a:	30 08       	mov	r8,0
8000dd5c:	18 97       	mov	r7,r12
8000dd5e:	48 76       	lddpc	r6,8000dd78 <_close_r+0x20>
8000dd60:	16 9c       	mov	r12,r11
8000dd62:	8d 08       	st.w	r6[0x0],r8
8000dd64:	f0 1f 00 06 	mcall	8000dd7c <_close_r+0x24>
8000dd68:	5b fc       	cp.w	r12,-1
8000dd6a:	c0 51       	brne	8000dd74 <_close_r+0x1c>
8000dd6c:	6c 08       	ld.w	r8,r6[0x0]
8000dd6e:	58 08       	cp.w	r8,0
8000dd70:	c0 20       	breq	8000dd74 <_close_r+0x1c>
8000dd72:	8f 38       	st.w	r7[0xc],r8
8000dd74:	d8 22       	popm	r4-r7,pc
8000dd76:	00 00       	add	r0,r0
8000dd78:	00 00       	add	r0,r0
8000dd7a:	0f bc       	ld.ub	r12,r7[0x3]
8000dd7c:	80 00       	ld.sh	r0,r0[0x0]
8000dd7e:	9c 18       	ld.sh	r8,lr[0x2]

8000dd80 <_fclose_r>:
8000dd80:	d4 21       	pushm	r4-r7,lr
8000dd82:	18 96       	mov	r6,r12
8000dd84:	16 97       	mov	r7,r11
8000dd86:	58 0b       	cp.w	r11,0
8000dd88:	c0 31       	brne	8000dd8e <_fclose_r+0xe>
8000dd8a:	16 95       	mov	r5,r11
8000dd8c:	c5 08       	rjmp	8000de2c <_fclose_r+0xac>
8000dd8e:	f0 1f 00 29 	mcall	8000de30 <_fclose_r+0xb0>
8000dd92:	58 06       	cp.w	r6,0
8000dd94:	c0 70       	breq	8000dda2 <_fclose_r+0x22>
8000dd96:	6c 68       	ld.w	r8,r6[0x18]
8000dd98:	58 08       	cp.w	r8,0
8000dd9a:	c0 41       	brne	8000dda2 <_fclose_r+0x22>
8000dd9c:	0c 9c       	mov	r12,r6
8000dd9e:	f0 1f 00 26 	mcall	8000de34 <_fclose_r+0xb4>
8000dda2:	4a 68       	lddpc	r8,8000de38 <_fclose_r+0xb8>
8000dda4:	10 37       	cp.w	r7,r8
8000dda6:	c0 31       	brne	8000ddac <_fclose_r+0x2c>
8000dda8:	6c 07       	ld.w	r7,r6[0x0]
8000ddaa:	c0 a8       	rjmp	8000ddbe <_fclose_r+0x3e>
8000ddac:	4a 48       	lddpc	r8,8000de3c <_fclose_r+0xbc>
8000ddae:	10 37       	cp.w	r7,r8
8000ddb0:	c0 31       	brne	8000ddb6 <_fclose_r+0x36>
8000ddb2:	6c 17       	ld.w	r7,r6[0x4]
8000ddb4:	c0 58       	rjmp	8000ddbe <_fclose_r+0x3e>
8000ddb6:	4a 38       	lddpc	r8,8000de40 <_fclose_r+0xc0>
8000ddb8:	10 37       	cp.w	r7,r8
8000ddba:	c0 21       	brne	8000ddbe <_fclose_r+0x3e>
8000ddbc:	6c 27       	ld.w	r7,r6[0x8]
8000ddbe:	8e 69       	ld.sh	r9,r7[0xc]
8000ddc0:	30 08       	mov	r8,0
8000ddc2:	f0 09 19 00 	cp.h	r9,r8
8000ddc6:	c0 51       	brne	8000ddd0 <_fclose_r+0x50>
8000ddc8:	f0 1f 00 1f 	mcall	8000de44 <_fclose_r+0xc4>
8000ddcc:	30 05       	mov	r5,0
8000ddce:	c2 f8       	rjmp	8000de2c <_fclose_r+0xac>
8000ddd0:	0e 9b       	mov	r11,r7
8000ddd2:	0c 9c       	mov	r12,r6
8000ddd4:	f0 1f 00 1d 	mcall	8000de48 <_fclose_r+0xc8>
8000ddd8:	6e c8       	ld.w	r8,r7[0x30]
8000ddda:	18 95       	mov	r5,r12
8000dddc:	58 08       	cp.w	r8,0
8000ddde:	c0 60       	breq	8000ddea <_fclose_r+0x6a>
8000dde0:	6e 8b       	ld.w	r11,r7[0x20]
8000dde2:	0c 9c       	mov	r12,r6
8000dde4:	5d 18       	icall	r8
8000dde6:	f9 b5 05 ff 	movlt	r5,-1
8000ddea:	8e 68       	ld.sh	r8,r7[0xc]
8000ddec:	ed b8 00 07 	bld	r8,0x7
8000ddf0:	c0 51       	brne	8000ddfa <_fclose_r+0x7a>
8000ddf2:	6e 4b       	ld.w	r11,r7[0x10]
8000ddf4:	0c 9c       	mov	r12,r6
8000ddf6:	f0 1f 00 16 	mcall	8000de4c <_fclose_r+0xcc>
8000ddfa:	6e db       	ld.w	r11,r7[0x34]
8000ddfc:	58 0b       	cp.w	r11,0
8000ddfe:	c0 a0       	breq	8000de12 <_fclose_r+0x92>
8000de00:	ee c8 ff bc 	sub	r8,r7,-68
8000de04:	10 3b       	cp.w	r11,r8
8000de06:	c0 40       	breq	8000de0e <_fclose_r+0x8e>
8000de08:	0c 9c       	mov	r12,r6
8000de0a:	f0 1f 00 11 	mcall	8000de4c <_fclose_r+0xcc>
8000de0e:	30 08       	mov	r8,0
8000de10:	8f d8       	st.w	r7[0x34],r8
8000de12:	6f 2b       	ld.w	r11,r7[0x48]
8000de14:	58 0b       	cp.w	r11,0
8000de16:	c0 70       	breq	8000de24 <_fclose_r+0xa4>
8000de18:	0c 9c       	mov	r12,r6
8000de1a:	f0 1f 00 0d 	mcall	8000de4c <_fclose_r+0xcc>
8000de1e:	30 08       	mov	r8,0
8000de20:	ef 48 00 48 	st.w	r7[72],r8
8000de24:	30 08       	mov	r8,0
8000de26:	ae 68       	st.h	r7[0xc],r8
8000de28:	f0 1f 00 07 	mcall	8000de44 <_fclose_r+0xc4>
8000de2c:	0a 9c       	mov	r12,r5
8000de2e:	d8 22       	popm	r4-r7,pc
8000de30:	80 00       	ld.sh	r0,r0[0x0]
8000de32:	d0 b8       	*unknown*
8000de34:	80 00       	ld.sh	r0,r0[0x0]
8000de36:	d1 7c       	*unknown*
8000de38:	80 00       	ld.sh	r0,r0[0x0]
8000de3a:	f5 64 80 00 	st.b	r10[-32768],r4
8000de3e:	f5 84       	*unknown*
8000de40:	80 00       	ld.sh	r0,r0[0x0]
8000de42:	f5 a4 80 00 	stc0.w	r4[0x2000],cr0
8000de46:	d0 ba       	popm	r0-r7,r10
8000de48:	80 00       	ld.sh	r0,r0[0x0]
8000de4a:	cf a4       	brge	8000de3e <_fclose_r+0xbe>
8000de4c:	80 00       	ld.sh	r0,r0[0x0]
8000de4e:	d2 d4       	*unknown*

8000de50 <fclose>:
8000de50:	d4 01       	pushm	lr
8000de52:	48 48       	lddpc	r8,8000de60 <fclose+0x10>
8000de54:	18 9b       	mov	r11,r12
8000de56:	70 0c       	ld.w	r12,r8[0x0]
8000de58:	f0 1f 00 03 	mcall	8000de64 <fclose+0x14>
8000de5c:	d8 02       	popm	pc
8000de5e:	00 00       	add	r0,r0
8000de60:	00 00       	add	r0,r0
8000de62:	01 f8       	ld.ub	r8,r0[0x7]
8000de64:	80 00       	ld.sh	r0,r0[0x0]
8000de66:	dd 80       	acall	0xd8

8000de68 <_fstat_r>:
8000de68:	d4 21       	pushm	r4-r7,lr
8000de6a:	16 98       	mov	r8,r11
8000de6c:	18 97       	mov	r7,r12
8000de6e:	10 9c       	mov	r12,r8
8000de70:	30 08       	mov	r8,0
8000de72:	48 76       	lddpc	r6,8000de8c <_fstat_r+0x24>
8000de74:	14 9b       	mov	r11,r10
8000de76:	8d 08       	st.w	r6[0x0],r8
8000de78:	f0 1f 00 06 	mcall	8000de90 <_fstat_r+0x28>
8000de7c:	5b fc       	cp.w	r12,-1
8000de7e:	c0 51       	brne	8000de88 <_fstat_r+0x20>
8000de80:	6c 08       	ld.w	r8,r6[0x0]
8000de82:	58 08       	cp.w	r8,0
8000de84:	c0 20       	breq	8000de88 <_fstat_r+0x20>
8000de86:	8f 38       	st.w	r7[0xc],r8
8000de88:	d8 22       	popm	r4-r7,pc
8000de8a:	00 00       	add	r0,r0
8000de8c:	00 00       	add	r0,r0
8000de8e:	0f bc       	ld.ub	r12,r7[0x3]
8000de90:	80 00       	ld.sh	r0,r0[0x0]
8000de92:	9c a8       	ld.uh	r8,lr[0x4]

8000de94 <_lseek_r>:
8000de94:	d4 21       	pushm	r4-r7,lr
8000de96:	16 98       	mov	r8,r11
8000de98:	18 97       	mov	r7,r12
8000de9a:	10 9c       	mov	r12,r8
8000de9c:	30 08       	mov	r8,0
8000de9e:	14 9b       	mov	r11,r10
8000dea0:	48 66       	lddpc	r6,8000deb8 <_lseek_r+0x24>
8000dea2:	12 9a       	mov	r10,r9
8000dea4:	8d 08       	st.w	r6[0x0],r8
8000dea6:	f0 1f 00 06 	mcall	8000debc <_lseek_r+0x28>
8000deaa:	5b fc       	cp.w	r12,-1
8000deac:	c0 51       	brne	8000deb6 <_lseek_r+0x22>
8000deae:	6c 08       	ld.w	r8,r6[0x0]
8000deb0:	58 08       	cp.w	r8,0
8000deb2:	c0 20       	breq	8000deb6 <_lseek_r+0x22>
8000deb4:	8f 38       	st.w	r7[0xc],r8
8000deb6:	d8 22       	popm	r4-r7,pc
8000deb8:	00 00       	add	r0,r0
8000deba:	0f bc       	ld.ub	r12,r7[0x3]
8000debc:	80 00       	ld.sh	r0,r0[0x0]
8000debe:	9c 30       	ld.sh	r0,lr[0x6]

8000dec0 <_read_r>:
8000dec0:	d4 21       	pushm	r4-r7,lr
8000dec2:	16 98       	mov	r8,r11
8000dec4:	18 97       	mov	r7,r12
8000dec6:	10 9c       	mov	r12,r8
8000dec8:	30 08       	mov	r8,0
8000deca:	14 9b       	mov	r11,r10
8000decc:	48 66       	lddpc	r6,8000dee4 <_read_r+0x24>
8000dece:	12 9a       	mov	r10,r9
8000ded0:	8d 08       	st.w	r6[0x0],r8
8000ded2:	f0 1f 00 06 	mcall	8000dee8 <_read_r+0x28>
8000ded6:	5b fc       	cp.w	r12,-1
8000ded8:	c0 51       	brne	8000dee2 <_read_r+0x22>
8000deda:	6c 08       	ld.w	r8,r6[0x0]
8000dedc:	58 08       	cp.w	r8,0
8000dede:	c0 20       	breq	8000dee2 <_read_r+0x22>
8000dee0:	8f 38       	st.w	r7[0xc],r8
8000dee2:	d8 22       	popm	r4-r7,pc
8000dee4:	00 00       	add	r0,r0
8000dee6:	0f bc       	ld.ub	r12,r7[0x3]
8000dee8:	80 00       	ld.sh	r0,r0[0x0]
8000deea:	9c 48       	ld.sh	r8,lr[0x8]

8000deec <__avr32_u32_to_f64>:
8000deec:	f8 cb 00 00 	sub	r11,r12,0
8000def0:	30 0c       	mov	r12,0
8000def2:	c0 38       	rjmp	8000def8 <__avr32_s32_to_f64+0x4>

8000def4 <__avr32_s32_to_f64>:
8000def4:	18 9b       	mov	r11,r12
8000def6:	5c 4b       	abs	r11
8000def8:	30 0a       	mov	r10,0
8000defa:	5e 0b       	reteq	r11
8000defc:	d4 01       	pushm	lr
8000defe:	e0 69 04 1e 	mov	r9,1054
8000df02:	f6 08 12 00 	clz	r8,r11
8000df06:	c1 70       	breq	8000df34 <__avr32_s32_to_f64+0x40>
8000df08:	c0 c3       	brcs	8000df20 <__avr32_s32_to_f64+0x2c>
8000df0a:	f0 0e 11 20 	rsub	lr,r8,32
8000df0e:	f6 08 09 4b 	lsl	r11,r11,r8
8000df12:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000df16:	1c 4b       	or	r11,lr
8000df18:	f4 08 09 4a 	lsl	r10,r10,r8
8000df1c:	10 19       	sub	r9,r8
8000df1e:	c0 b8       	rjmp	8000df34 <__avr32_s32_to_f64+0x40>
8000df20:	f4 08 12 00 	clz	r8,r10
8000df24:	f9 b8 03 00 	movlo	r8,0
8000df28:	f7 b8 02 e0 	subhs	r8,-32
8000df2c:	f4 08 09 4b 	lsl	r11,r10,r8
8000df30:	30 0a       	mov	r10,0
8000df32:	10 19       	sub	r9,r8
8000df34:	58 09       	cp.w	r9,0
8000df36:	e0 89 00 30 	brgt	8000df96 <__avr32_s32_to_f64+0xa2>
8000df3a:	5c 39       	neg	r9
8000df3c:	2f f9       	sub	r9,-1
8000df3e:	e0 49 00 36 	cp.w	r9,54
8000df42:	c0 43       	brcs	8000df4a <__avr32_s32_to_f64+0x56>
8000df44:	30 0b       	mov	r11,0
8000df46:	30 0a       	mov	r10,0
8000df48:	c2 68       	rjmp	8000df94 <__avr32_s32_to_f64+0xa0>
8000df4a:	2f 69       	sub	r9,-10
8000df4c:	f2 08 11 20 	rsub	r8,r9,32
8000df50:	e0 49 00 20 	cp.w	r9,32
8000df54:	c0 b2       	brcc	8000df6a <__avr32_s32_to_f64+0x76>
8000df56:	f4 08 09 4e 	lsl	lr,r10,r8
8000df5a:	f6 08 09 48 	lsl	r8,r11,r8
8000df5e:	f4 09 0a 4a 	lsr	r10,r10,r9
8000df62:	f6 09 0a 4b 	lsr	r11,r11,r9
8000df66:	10 4b       	or	r11,r8
8000df68:	c0 88       	rjmp	8000df78 <__avr32_s32_to_f64+0x84>
8000df6a:	f6 08 09 4e 	lsl	lr,r11,r8
8000df6e:	14 4e       	or	lr,r10
8000df70:	16 9a       	mov	r10,r11
8000df72:	30 0b       	mov	r11,0
8000df74:	f4 09 0a 4a 	lsr	r10,r10,r9
8000df78:	ed ba 00 00 	bld	r10,0x0
8000df7c:	c0 92       	brcc	8000df8e <__avr32_s32_to_f64+0x9a>
8000df7e:	1c 7e       	tst	lr,lr
8000df80:	c0 41       	brne	8000df88 <__avr32_s32_to_f64+0x94>
8000df82:	ed ba 00 01 	bld	r10,0x1
8000df86:	c0 42       	brcc	8000df8e <__avr32_s32_to_f64+0x9a>
8000df88:	2f fa       	sub	r10,-1
8000df8a:	f7 bb 02 ff 	subhs	r11,-1
8000df8e:	5c fc       	rol	r12
8000df90:	5d 0b       	ror	r11
8000df92:	5d 0a       	ror	r10
8000df94:	d8 02       	popm	pc
8000df96:	e0 68 03 ff 	mov	r8,1023
8000df9a:	ed ba 00 0b 	bld	r10,0xb
8000df9e:	f7 b8 00 ff 	subeq	r8,-1
8000dfa2:	10 0a       	add	r10,r8
8000dfa4:	5c 0b       	acr	r11
8000dfa6:	f7 b9 03 fe 	sublo	r9,-2
8000dfaa:	e0 49 07 ff 	cp.w	r9,2047
8000dfae:	c0 65       	brlt	8000dfba <__avr32_s32_to_f64+0xc6>
8000dfb0:	30 0a       	mov	r10,0
8000dfb2:	30 0b       	mov	r11,0
8000dfb4:	ea 1b ff e0 	orh	r11,0xffe0
8000dfb8:	c0 c8       	rjmp	8000dfd0 <__floatsidf_return_op1>
8000dfba:	ed bb 00 1f 	bld	r11,0x1f
8000dfbe:	f7 b9 01 01 	subne	r9,1
8000dfc2:	ab 9a       	lsr	r10,0xb
8000dfc4:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000dfc8:	a1 7b       	lsl	r11,0x1
8000dfca:	ab 9b       	lsr	r11,0xb
8000dfcc:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000dfd0 <__floatsidf_return_op1>:
8000dfd0:	a1 7c       	lsl	r12,0x1
8000dfd2:	5d 0b       	ror	r11
8000dfd4:	d8 02       	popm	pc

8000dfd6 <__avr32_f64_cmp_eq>:
8000dfd6:	10 3a       	cp.w	r10,r8
8000dfd8:	f2 0b 13 00 	cpc	r11,r9
8000dfdc:	c0 80       	breq	8000dfec <__avr32_f64_cmp_eq+0x16>
8000dfde:	a1 7b       	lsl	r11,0x1
8000dfe0:	a1 79       	lsl	r9,0x1
8000dfe2:	14 4b       	or	r11,r10
8000dfe4:	12 4b       	or	r11,r9
8000dfe6:	10 4b       	or	r11,r8
8000dfe8:	5e 0f       	reteq	1
8000dfea:	5e fd       	retal	0
8000dfec:	a1 7b       	lsl	r11,0x1
8000dfee:	30 0c       	mov	r12,0
8000dff0:	ea 1c ff e0 	orh	r12,0xffe0
8000dff4:	58 0a       	cp.w	r10,0
8000dff6:	f8 0b 13 00 	cpc	r11,r12
8000dffa:	5e 8f       	retls	1
8000dffc:	5e fd       	retal	0

8000dffe <__avr32_f64_cmp_ge>:
8000dffe:	1a de       	st.w	--sp,lr
8000e000:	1a d7       	st.w	--sp,r7
8000e002:	a1 7b       	lsl	r11,0x1
8000e004:	5f 3c       	srlo	r12
8000e006:	a1 79       	lsl	r9,0x1
8000e008:	5f 37       	srlo	r7
8000e00a:	5c fc       	rol	r12
8000e00c:	30 0e       	mov	lr,0
8000e00e:	ea 1e ff e0 	orh	lr,0xffe0
8000e012:	58 0a       	cp.w	r10,0
8000e014:	fc 0b 13 00 	cpc	r11,lr
8000e018:	e0 8b 00 1d 	brhi	8000e052 <__avr32_f64_cmp_ge+0x54>
8000e01c:	58 08       	cp.w	r8,0
8000e01e:	fc 09 13 00 	cpc	r9,lr
8000e022:	e0 8b 00 18 	brhi	8000e052 <__avr32_f64_cmp_ge+0x54>
8000e026:	58 0b       	cp.w	r11,0
8000e028:	f5 ba 00 00 	subfeq	r10,0
8000e02c:	c1 50       	breq	8000e056 <__avr32_f64_cmp_ge+0x58>
8000e02e:	1b 07       	ld.w	r7,sp++
8000e030:	1b 0e       	ld.w	lr,sp++
8000e032:	58 3c       	cp.w	r12,3
8000e034:	c0 a0       	breq	8000e048 <__avr32_f64_cmp_ge+0x4a>
8000e036:	58 1c       	cp.w	r12,1
8000e038:	c0 33       	brcs	8000e03e <__avr32_f64_cmp_ge+0x40>
8000e03a:	5e 0f       	reteq	1
8000e03c:	5e 1d       	retne	0
8000e03e:	10 3a       	cp.w	r10,r8
8000e040:	f2 0b 13 00 	cpc	r11,r9
8000e044:	5e 2f       	reths	1
8000e046:	5e 3d       	retlo	0
8000e048:	14 38       	cp.w	r8,r10
8000e04a:	f6 09 13 00 	cpc	r9,r11
8000e04e:	5e 2f       	reths	1
8000e050:	5e 3d       	retlo	0
8000e052:	1b 07       	ld.w	r7,sp++
8000e054:	d8 0a       	popm	pc,r12=0
8000e056:	58 17       	cp.w	r7,1
8000e058:	5f 0c       	sreq	r12
8000e05a:	58 09       	cp.w	r9,0
8000e05c:	f5 b8 00 00 	subfeq	r8,0
8000e060:	1b 07       	ld.w	r7,sp++
8000e062:	1b 0e       	ld.w	lr,sp++
8000e064:	5e 0f       	reteq	1
8000e066:	5e fc       	retal	r12

8000e068 <__avr32_f64_cmp_lt>:
8000e068:	1a de       	st.w	--sp,lr
8000e06a:	1a d7       	st.w	--sp,r7
8000e06c:	a1 7b       	lsl	r11,0x1
8000e06e:	5f 3c       	srlo	r12
8000e070:	a1 79       	lsl	r9,0x1
8000e072:	5f 37       	srlo	r7
8000e074:	5c fc       	rol	r12
8000e076:	30 0e       	mov	lr,0
8000e078:	ea 1e ff e0 	orh	lr,0xffe0
8000e07c:	58 0a       	cp.w	r10,0
8000e07e:	fc 0b 13 00 	cpc	r11,lr
8000e082:	e0 8b 00 1d 	brhi	8000e0bc <__avr32_f64_cmp_lt+0x54>
8000e086:	58 08       	cp.w	r8,0
8000e088:	fc 09 13 00 	cpc	r9,lr
8000e08c:	e0 8b 00 18 	brhi	8000e0bc <__avr32_f64_cmp_lt+0x54>
8000e090:	58 0b       	cp.w	r11,0
8000e092:	f5 ba 00 00 	subfeq	r10,0
8000e096:	c1 50       	breq	8000e0c0 <__avr32_f64_cmp_lt+0x58>
8000e098:	1b 07       	ld.w	r7,sp++
8000e09a:	1b 0e       	ld.w	lr,sp++
8000e09c:	58 3c       	cp.w	r12,3
8000e09e:	c0 a0       	breq	8000e0b2 <__avr32_f64_cmp_lt+0x4a>
8000e0a0:	58 1c       	cp.w	r12,1
8000e0a2:	c0 33       	brcs	8000e0a8 <__avr32_f64_cmp_lt+0x40>
8000e0a4:	5e 0d       	reteq	0
8000e0a6:	5e 1f       	retne	1
8000e0a8:	10 3a       	cp.w	r10,r8
8000e0aa:	f2 0b 13 00 	cpc	r11,r9
8000e0ae:	5e 2d       	reths	0
8000e0b0:	5e 3f       	retlo	1
8000e0b2:	14 38       	cp.w	r8,r10
8000e0b4:	f6 09 13 00 	cpc	r9,r11
8000e0b8:	5e 2d       	reths	0
8000e0ba:	5e 3f       	retlo	1
8000e0bc:	1b 07       	ld.w	r7,sp++
8000e0be:	d8 0a       	popm	pc,r12=0
8000e0c0:	58 17       	cp.w	r7,1
8000e0c2:	5f 1c       	srne	r12
8000e0c4:	58 09       	cp.w	r9,0
8000e0c6:	f5 b8 00 00 	subfeq	r8,0
8000e0ca:	1b 07       	ld.w	r7,sp++
8000e0cc:	1b 0e       	ld.w	lr,sp++
8000e0ce:	5e 0d       	reteq	0
8000e0d0:	5e fc       	retal	r12

8000e0d2 <__avr32_udiv64>:
8000e0d2:	d4 31       	pushm	r0-r7,lr
8000e0d4:	1a 97       	mov	r7,sp
8000e0d6:	20 2d       	sub	sp,8
8000e0d8:	10 9c       	mov	r12,r8
8000e0da:	12 9e       	mov	lr,r9
8000e0dc:	14 93       	mov	r3,r10
8000e0de:	58 09       	cp.w	r9,0
8000e0e0:	e0 81 00 cd 	brne	8000e27a <__avr32_udiv64+0x1a8>
8000e0e4:	16 38       	cp.w	r8,r11
8000e0e6:	e0 88 00 45 	brls	8000e170 <__avr32_udiv64+0x9e>
8000e0ea:	f0 08 12 00 	clz	r8,r8
8000e0ee:	c0 d0       	breq	8000e108 <__avr32_udiv64+0x36>
8000e0f0:	f6 08 09 4b 	lsl	r11,r11,r8
8000e0f4:	f0 09 11 20 	rsub	r9,r8,32
8000e0f8:	f8 08 09 4c 	lsl	r12,r12,r8
8000e0fc:	f4 09 0a 49 	lsr	r9,r10,r9
8000e100:	f4 08 09 43 	lsl	r3,r10,r8
8000e104:	f3 eb 10 0b 	or	r11,r9,r11
8000e108:	f8 0e 16 10 	lsr	lr,r12,0x10
8000e10c:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000e110:	f6 0e 0d 00 	divu	r0,r11,lr
8000e114:	e6 0b 16 10 	lsr	r11,r3,0x10
8000e118:	00 99       	mov	r9,r0
8000e11a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000e11e:	e0 0a 02 48 	mul	r8,r0,r10
8000e122:	10 3b       	cp.w	r11,r8
8000e124:	c0 d2       	brcc	8000e13e <__avr32_udiv64+0x6c>
8000e126:	20 19       	sub	r9,1
8000e128:	18 0b       	add	r11,r12
8000e12a:	18 3b       	cp.w	r11,r12
8000e12c:	c0 93       	brcs	8000e13e <__avr32_udiv64+0x6c>
8000e12e:	f2 c5 00 01 	sub	r5,r9,1
8000e132:	f6 0c 00 06 	add	r6,r11,r12
8000e136:	10 3b       	cp.w	r11,r8
8000e138:	c0 32       	brcc	8000e13e <__avr32_udiv64+0x6c>
8000e13a:	0a 99       	mov	r9,r5
8000e13c:	0c 9b       	mov	r11,r6
8000e13e:	f6 08 01 01 	sub	r1,r11,r8
8000e142:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000e146:	e2 0e 0d 00 	divu	r0,r1,lr
8000e14a:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000e14e:	00 98       	mov	r8,r0
8000e150:	e0 0a 02 4a 	mul	r10,r0,r10
8000e154:	14 33       	cp.w	r3,r10
8000e156:	c0 a2       	brcc	8000e16a <__avr32_udiv64+0x98>
8000e158:	20 18       	sub	r8,1
8000e15a:	18 03       	add	r3,r12
8000e15c:	18 33       	cp.w	r3,r12
8000e15e:	c0 63       	brcs	8000e16a <__avr32_udiv64+0x98>
8000e160:	f0 cb 00 01 	sub	r11,r8,1
8000e164:	14 33       	cp.w	r3,r10
8000e166:	f6 08 17 30 	movlo	r8,r11
8000e16a:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000e16e:	ce c8       	rjmp	8000e346 <__avr32_udiv64+0x274>
8000e170:	58 08       	cp.w	r8,0
8000e172:	c0 51       	brne	8000e17c <__avr32_udiv64+0xaa>
8000e174:	30 19       	mov	r9,1
8000e176:	f2 08 0d 08 	divu	r8,r9,r8
8000e17a:	10 9c       	mov	r12,r8
8000e17c:	f8 06 12 00 	clz	r6,r12
8000e180:	c0 41       	brne	8000e188 <__avr32_udiv64+0xb6>
8000e182:	18 1b       	sub	r11,r12
8000e184:	30 19       	mov	r9,1
8000e186:	c4 68       	rjmp	8000e212 <__avr32_udiv64+0x140>
8000e188:	ec 01 11 20 	rsub	r1,r6,32
8000e18c:	f4 01 0a 49 	lsr	r9,r10,r1
8000e190:	f8 06 09 4c 	lsl	r12,r12,r6
8000e194:	f6 06 09 48 	lsl	r8,r11,r6
8000e198:	f6 01 0a 41 	lsr	r1,r11,r1
8000e19c:	f3 e8 10 08 	or	r8,r9,r8
8000e1a0:	f8 03 16 10 	lsr	r3,r12,0x10
8000e1a4:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000e1a8:	e2 03 0d 00 	divu	r0,r1,r3
8000e1ac:	f0 0b 16 10 	lsr	r11,r8,0x10
8000e1b0:	00 9e       	mov	lr,r0
8000e1b2:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000e1b6:	e0 05 02 49 	mul	r9,r0,r5
8000e1ba:	12 3b       	cp.w	r11,r9
8000e1bc:	c0 d2       	brcc	8000e1d6 <__avr32_udiv64+0x104>
8000e1be:	20 1e       	sub	lr,1
8000e1c0:	18 0b       	add	r11,r12
8000e1c2:	18 3b       	cp.w	r11,r12
8000e1c4:	c0 93       	brcs	8000e1d6 <__avr32_udiv64+0x104>
8000e1c6:	fc c1 00 01 	sub	r1,lr,1
8000e1ca:	f6 0c 00 02 	add	r2,r11,r12
8000e1ce:	12 3b       	cp.w	r11,r9
8000e1d0:	c0 32       	brcc	8000e1d6 <__avr32_udiv64+0x104>
8000e1d2:	02 9e       	mov	lr,r1
8000e1d4:	04 9b       	mov	r11,r2
8000e1d6:	12 1b       	sub	r11,r9
8000e1d8:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000e1dc:	f6 03 0d 02 	divu	r2,r11,r3
8000e1e0:	f1 e3 11 08 	or	r8,r8,r3<<0x10
8000e1e4:	04 99       	mov	r9,r2
8000e1e6:	e4 05 02 4b 	mul	r11,r2,r5
8000e1ea:	16 38       	cp.w	r8,r11
8000e1ec:	c0 d2       	brcc	8000e206 <__avr32_udiv64+0x134>
8000e1ee:	20 19       	sub	r9,1
8000e1f0:	18 08       	add	r8,r12
8000e1f2:	18 38       	cp.w	r8,r12
8000e1f4:	c0 93       	brcs	8000e206 <__avr32_udiv64+0x134>
8000e1f6:	f2 c3 00 01 	sub	r3,r9,1
8000e1fa:	f0 0c 00 05 	add	r5,r8,r12
8000e1fe:	16 38       	cp.w	r8,r11
8000e200:	c0 32       	brcc	8000e206 <__avr32_udiv64+0x134>
8000e202:	06 99       	mov	r9,r3
8000e204:	0a 98       	mov	r8,r5
8000e206:	f4 06 09 43 	lsl	r3,r10,r6
8000e20a:	f0 0b 01 0b 	sub	r11,r8,r11
8000e20e:	f3 ee 11 09 	or	r9,r9,lr<<0x10
8000e212:	f8 06 16 10 	lsr	r6,r12,0x10
8000e216:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000e21a:	f6 06 0d 00 	divu	r0,r11,r6
8000e21e:	e6 0b 16 10 	lsr	r11,r3,0x10
8000e222:	00 9a       	mov	r10,r0
8000e224:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000e228:	e0 0e 02 48 	mul	r8,r0,lr
8000e22c:	10 3b       	cp.w	r11,r8
8000e22e:	c0 d2       	brcc	8000e248 <__avr32_udiv64+0x176>
8000e230:	20 1a       	sub	r10,1
8000e232:	18 0b       	add	r11,r12
8000e234:	18 3b       	cp.w	r11,r12
8000e236:	c0 93       	brcs	8000e248 <__avr32_udiv64+0x176>
8000e238:	f4 c2 00 01 	sub	r2,r10,1
8000e23c:	f6 0c 00 05 	add	r5,r11,r12
8000e240:	10 3b       	cp.w	r11,r8
8000e242:	c0 32       	brcc	8000e248 <__avr32_udiv64+0x176>
8000e244:	04 9a       	mov	r10,r2
8000e246:	0a 9b       	mov	r11,r5
8000e248:	f6 08 01 01 	sub	r1,r11,r8
8000e24c:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000e250:	e2 06 0d 00 	divu	r0,r1,r6
8000e254:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000e258:	00 98       	mov	r8,r0
8000e25a:	e0 0e 02 4b 	mul	r11,r0,lr
8000e25e:	16 33       	cp.w	r3,r11
8000e260:	c0 a2       	brcc	8000e274 <__avr32_udiv64+0x1a2>
8000e262:	20 18       	sub	r8,1
8000e264:	18 03       	add	r3,r12
8000e266:	18 33       	cp.w	r3,r12
8000e268:	c0 63       	brcs	8000e274 <__avr32_udiv64+0x1a2>
8000e26a:	f0 cc 00 01 	sub	r12,r8,1
8000e26e:	16 33       	cp.w	r3,r11
8000e270:	f8 08 17 30 	movlo	r8,r12
8000e274:	f1 ea 11 08 	or	r8,r8,r10<<0x10
8000e278:	c6 b8       	rjmp	8000e34e <__avr32_udiv64+0x27c>
8000e27a:	16 39       	cp.w	r9,r11
8000e27c:	e0 8b 00 67 	brhi	8000e34a <__avr32_udiv64+0x278>
8000e280:	f2 09 12 00 	clz	r9,r9
8000e284:	c0 b1       	brne	8000e29a <__avr32_udiv64+0x1c8>
8000e286:	10 3a       	cp.w	r10,r8
8000e288:	5f 2a       	srhs	r10
8000e28a:	1c 3b       	cp.w	r11,lr
8000e28c:	5f b8       	srhi	r8
8000e28e:	10 4a       	or	r10,r8
8000e290:	f2 0a 18 00 	cp.b	r10,r9
8000e294:	c5 b0       	breq	8000e34a <__avr32_udiv64+0x278>
8000e296:	30 18       	mov	r8,1
8000e298:	c5 b8       	rjmp	8000e34e <__avr32_udiv64+0x27c>
8000e29a:	f2 03 11 20 	rsub	r3,r9,32
8000e29e:	fc 09 09 4e 	lsl	lr,lr,r9
8000e2a2:	f6 09 09 4c 	lsl	r12,r11,r9
8000e2a6:	f4 03 0a 42 	lsr	r2,r10,r3
8000e2aa:	f0 09 09 46 	lsl	r6,r8,r9
8000e2ae:	f0 03 0a 48 	lsr	r8,r8,r3
8000e2b2:	f6 03 0a 43 	lsr	r3,r11,r3
8000e2b6:	18 42       	or	r2,r12
8000e2b8:	f1 ee 10 0c 	or	r12,r8,lr
8000e2bc:	f8 01 16 10 	lsr	r1,r12,0x10
8000e2c0:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000e2c4:	e6 01 0d 04 	divu	r4,r3,r1
8000e2c8:	e4 03 16 10 	lsr	r3,r2,0x10
8000e2cc:	08 98       	mov	r8,r4
8000e2ce:	e7 e5 11 03 	or	r3,r3,r5<<0x10
8000e2d2:	e8 0e 02 45 	mul	r5,r4,lr
8000e2d6:	0a 33       	cp.w	r3,r5
8000e2d8:	c0 d2       	brcc	8000e2f2 <__avr32_udiv64+0x220>
8000e2da:	20 18       	sub	r8,1
8000e2dc:	18 03       	add	r3,r12
8000e2de:	18 33       	cp.w	r3,r12
8000e2e0:	c0 93       	brcs	8000e2f2 <__avr32_udiv64+0x220>
8000e2e2:	f0 c0 00 01 	sub	r0,r8,1
8000e2e6:	e6 0c 00 0b 	add	r11,r3,r12
8000e2ea:	0a 33       	cp.w	r3,r5
8000e2ec:	c0 32       	brcc	8000e2f2 <__avr32_udiv64+0x220>
8000e2ee:	00 98       	mov	r8,r0
8000e2f0:	16 93       	mov	r3,r11
8000e2f2:	0a 13       	sub	r3,r5
8000e2f4:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
8000e2f8:	e6 01 0d 00 	divu	r0,r3,r1
8000e2fc:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000e300:	00 93       	mov	r3,r0
8000e302:	e0 0e 02 4e 	mul	lr,r0,lr
8000e306:	1c 3b       	cp.w	r11,lr
8000e308:	c0 d2       	brcc	8000e322 <__avr32_udiv64+0x250>
8000e30a:	20 13       	sub	r3,1
8000e30c:	18 0b       	add	r11,r12
8000e30e:	18 3b       	cp.w	r11,r12
8000e310:	c0 93       	brcs	8000e322 <__avr32_udiv64+0x250>
8000e312:	f6 0c 00 0c 	add	r12,r11,r12
8000e316:	e6 c5 00 01 	sub	r5,r3,1
8000e31a:	1c 3b       	cp.w	r11,lr
8000e31c:	c0 32       	brcc	8000e322 <__avr32_udiv64+0x250>
8000e31e:	0a 93       	mov	r3,r5
8000e320:	18 9b       	mov	r11,r12
8000e322:	e7 e8 11 08 	or	r8,r3,r8<<0x10
8000e326:	1c 1b       	sub	r11,lr
8000e328:	f0 06 06 42 	mulu.d	r2,r8,r6
8000e32c:	06 96       	mov	r6,r3
8000e32e:	16 36       	cp.w	r6,r11
8000e330:	e0 8b 00 0a 	brhi	8000e344 <__avr32_udiv64+0x272>
8000e334:	5f 0b       	sreq	r11
8000e336:	f4 09 09 49 	lsl	r9,r10,r9
8000e33a:	12 32       	cp.w	r2,r9
8000e33c:	5f b9       	srhi	r9
8000e33e:	f7 e9 00 09 	and	r9,r11,r9
8000e342:	c0 60       	breq	8000e34e <__avr32_udiv64+0x27c>
8000e344:	20 18       	sub	r8,1
8000e346:	30 09       	mov	r9,0
8000e348:	c0 38       	rjmp	8000e34e <__avr32_udiv64+0x27c>
8000e34a:	30 09       	mov	r9,0
8000e34c:	12 98       	mov	r8,r9
8000e34e:	10 9a       	mov	r10,r8
8000e350:	12 93       	mov	r3,r9
8000e352:	10 92       	mov	r2,r8
8000e354:	12 9b       	mov	r11,r9
8000e356:	2f ed       	sub	sp,-8
8000e358:	d8 32       	popm	r0-r7,pc

8000e35a <__avr32_umod64>:
8000e35a:	d4 31       	pushm	r0-r7,lr
8000e35c:	1a 97       	mov	r7,sp
8000e35e:	20 2d       	sub	sp,8
8000e360:	10 96       	mov	r6,r8
8000e362:	12 9e       	mov	lr,r9
8000e364:	14 9c       	mov	r12,r10
8000e366:	16 93       	mov	r3,r11
8000e368:	16 95       	mov	r5,r11
8000e36a:	58 09       	cp.w	r9,0
8000e36c:	e0 81 00 89 	brne	8000e47e <__avr32_umod64+0x124>
8000e370:	16 38       	cp.w	r8,r11
8000e372:	e0 88 00 12 	brls	8000e396 <__avr32_umod64+0x3c>
8000e376:	f0 08 12 00 	clz	r8,r8
8000e37a:	c5 20       	breq	8000e41e <__avr32_umod64+0xc4>
8000e37c:	f6 08 09 45 	lsl	r5,r11,r8
8000e380:	ec 08 09 46 	lsl	r6,r6,r8
8000e384:	f0 0b 11 20 	rsub	r11,r8,32
8000e388:	f4 08 09 4c 	lsl	r12,r10,r8
8000e38c:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000e390:	f7 e5 10 05 	or	r5,r11,r5
8000e394:	c4 58       	rjmp	8000e41e <__avr32_umod64+0xc4>
8000e396:	58 08       	cp.w	r8,0
8000e398:	c0 51       	brne	8000e3a2 <__avr32_umod64+0x48>
8000e39a:	30 19       	mov	r9,1
8000e39c:	f2 08 0d 08 	divu	r8,r9,r8
8000e3a0:	10 96       	mov	r6,r8
8000e3a2:	ec 08 12 00 	clz	r8,r6
8000e3a6:	c0 31       	brne	8000e3ac <__avr32_umod64+0x52>
8000e3a8:	0c 15       	sub	r5,r6
8000e3aa:	c3 a8       	rjmp	8000e41e <__avr32_umod64+0xc4>
8000e3ac:	f0 03 11 20 	rsub	r3,r8,32
8000e3b0:	f4 03 0a 4b 	lsr	r11,r10,r3
8000e3b4:	ec 08 09 46 	lsl	r6,r6,r8
8000e3b8:	ea 08 09 49 	lsl	r9,r5,r8
8000e3bc:	ea 03 0a 43 	lsr	r3,r5,r3
8000e3c0:	f7 e9 10 09 	or	r9,r11,r9
8000e3c4:	ec 0e 16 10 	lsr	lr,r6,0x10
8000e3c8:	eb d6 c0 10 	bfextu	r5,r6,0x0,0x10
8000e3cc:	e6 0e 0d 02 	divu	r2,r3,lr
8000e3d0:	f2 0c 16 10 	lsr	r12,r9,0x10
8000e3d4:	ea 02 02 4b 	mul	r11,r5,r2
8000e3d8:	f9 e3 11 0c 	or	r12,r12,r3<<0x10
8000e3dc:	16 3c       	cp.w	r12,r11
8000e3de:	c0 92       	brcc	8000e3f0 <__avr32_umod64+0x96>
8000e3e0:	0c 0c       	add	r12,r6
8000e3e2:	0c 3c       	cp.w	r12,r6
8000e3e4:	c0 63       	brcs	8000e3f0 <__avr32_umod64+0x96>
8000e3e6:	f8 06 00 03 	add	r3,r12,r6
8000e3ea:	16 3c       	cp.w	r12,r11
8000e3ec:	e6 0c 17 30 	movlo	r12,r3
8000e3f0:	f8 0b 01 03 	sub	r3,r12,r11
8000e3f4:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000e3f8:	e6 0e 0d 02 	divu	r2,r3,lr
8000e3fc:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000e400:	a5 35       	mul	r5,r2
8000e402:	0a 39       	cp.w	r9,r5
8000e404:	c0 92       	brcc	8000e416 <__avr32_umod64+0xbc>
8000e406:	0c 09       	add	r9,r6
8000e408:	0c 39       	cp.w	r9,r6
8000e40a:	c0 63       	brcs	8000e416 <__avr32_umod64+0xbc>
8000e40c:	f2 06 00 0b 	add	r11,r9,r6
8000e410:	0a 39       	cp.w	r9,r5
8000e412:	f6 09 17 30 	movlo	r9,r11
8000e416:	f2 05 01 05 	sub	r5,r9,r5
8000e41a:	f4 08 09 4c 	lsl	r12,r10,r8
8000e41e:	ec 0a 16 10 	lsr	r10,r6,0x10
8000e422:	fd d6 c0 10 	bfextu	lr,r6,0x0,0x10
8000e426:	ea 0a 0d 02 	divu	r2,r5,r10
8000e42a:	f8 09 16 10 	lsr	r9,r12,0x10
8000e42e:	fc 02 02 4b 	mul	r11,lr,r2
8000e432:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000e436:	16 39       	cp.w	r9,r11
8000e438:	c0 92       	brcc	8000e44a <__avr32_umod64+0xf0>
8000e43a:	0c 09       	add	r9,r6
8000e43c:	0c 39       	cp.w	r9,r6
8000e43e:	c0 63       	brcs	8000e44a <__avr32_umod64+0xf0>
8000e440:	f2 06 00 05 	add	r5,r9,r6
8000e444:	16 39       	cp.w	r9,r11
8000e446:	ea 09 17 30 	movlo	r9,r5
8000e44a:	f2 0b 01 0b 	sub	r11,r9,r11
8000e44e:	f9 dc c0 10 	bfextu	r12,r12,0x0,0x10
8000e452:	f6 0a 0d 0a 	divu	r10,r11,r10
8000e456:	f9 eb 11 0c 	or	r12,r12,r11<<0x10
8000e45a:	fc 0a 02 4a 	mul	r10,lr,r10
8000e45e:	14 3c       	cp.w	r12,r10
8000e460:	c0 92       	brcc	8000e472 <__avr32_umod64+0x118>
8000e462:	0c 0c       	add	r12,r6
8000e464:	0c 3c       	cp.w	r12,r6
8000e466:	c0 63       	brcs	8000e472 <__avr32_umod64+0x118>
8000e468:	f8 06 00 06 	add	r6,r12,r6
8000e46c:	14 3c       	cp.w	r12,r10
8000e46e:	ec 0c 17 30 	movlo	r12,r6
8000e472:	f8 0a 01 0a 	sub	r10,r12,r10
8000e476:	30 0b       	mov	r11,0
8000e478:	f4 08 0a 4a 	lsr	r10,r10,r8
8000e47c:	c8 38       	rjmp	8000e582 <__avr32_umod64+0x228>
8000e47e:	16 39       	cp.w	r9,r11
8000e480:	e0 8b 00 81 	brhi	8000e582 <__avr32_umod64+0x228>
8000e484:	f2 09 12 00 	clz	r9,r9
8000e488:	c1 21       	brne	8000e4ac <__avr32_umod64+0x152>
8000e48a:	10 3a       	cp.w	r10,r8
8000e48c:	5f 2b       	srhs	r11
8000e48e:	1c 33       	cp.w	r3,lr
8000e490:	5f ba       	srhi	r10
8000e492:	f7 ea 10 0a 	or	r10,r11,r10
8000e496:	f2 0a 18 00 	cp.b	r10,r9
8000e49a:	c0 60       	breq	8000e4a6 <__avr32_umod64+0x14c>
8000e49c:	f8 08 01 0b 	sub	r11,r12,r8
8000e4a0:	e6 0e 01 45 	sbc	r5,r3,lr
8000e4a4:	16 9c       	mov	r12,r11
8000e4a6:	0a 9b       	mov	r11,r5
8000e4a8:	18 9a       	mov	r10,r12
8000e4aa:	c6 c8       	rjmp	8000e582 <__avr32_umod64+0x228>
8000e4ac:	fc 09 09 45 	lsl	r5,lr,r9
8000e4b0:	f6 09 09 4b 	lsl	r11,r11,r9
8000e4b4:	f2 0c 11 20 	rsub	r12,r9,32
8000e4b8:	f0 09 09 46 	lsl	r6,r8,r9
8000e4bc:	e6 0c 0a 43 	lsr	r3,r3,r12
8000e4c0:	f4 0c 0a 42 	lsr	r2,r10,r12
8000e4c4:	f4 09 09 4e 	lsl	lr,r10,r9
8000e4c8:	16 42       	or	r2,r11
8000e4ca:	f0 0c 0a 48 	lsr	r8,r8,r12
8000e4ce:	0a 48       	or	r8,r5
8000e4d0:	f0 01 16 10 	lsr	r1,r8,0x10
8000e4d4:	e6 01 0d 0a 	divu	r10,r3,r1
8000e4d8:	ee eb ff f8 	st.d	r7[-8],r10
8000e4dc:	ee f5 ff f8 	ld.w	r5,r7[-8]
8000e4e0:	14 9b       	mov	r11,r10
8000e4e2:	e7 d8 c0 10 	bfextu	r3,r8,0x0,0x10
8000e4e6:	e4 0a 16 10 	lsr	r10,r2,0x10
8000e4ea:	f5 e5 11 0a 	or	r10,r10,r5<<0x10
8000e4ee:	f6 03 02 45 	mul	r5,r11,r3
8000e4f2:	0a 3a       	cp.w	r10,r5
8000e4f4:	c1 02       	brcc	8000e514 <__avr32_umod64+0x1ba>
8000e4f6:	20 1b       	sub	r11,1
8000e4f8:	10 0a       	add	r10,r8
8000e4fa:	10 3a       	cp.w	r10,r8
8000e4fc:	c0 c3       	brcs	8000e514 <__avr32_umod64+0x1ba>
8000e4fe:	f6 c0 00 01 	sub	r0,r11,1
8000e502:	ef 40 ff f8 	st.w	r7[-8],r0
8000e506:	f4 08 00 00 	add	r0,r10,r8
8000e50a:	0a 3a       	cp.w	r10,r5
8000e50c:	c0 42       	brcc	8000e514 <__avr32_umod64+0x1ba>
8000e50e:	ee fb ff f8 	ld.w	r11,r7[-8]
8000e512:	00 9a       	mov	r10,r0
8000e514:	0a 1a       	sub	r10,r5
8000e516:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000e51a:	f4 01 0d 00 	divu	r0,r10,r1
8000e51e:	e5 e1 11 02 	or	r2,r2,r1<<0x10
8000e522:	e0 03 02 43 	mul	r3,r0,r3
8000e526:	00 91       	mov	r1,r0
8000e528:	06 32       	cp.w	r2,r3
8000e52a:	c0 d2       	brcc	8000e544 <__avr32_umod64+0x1ea>
8000e52c:	20 11       	sub	r1,1
8000e52e:	10 02       	add	r2,r8
8000e530:	10 32       	cp.w	r2,r8
8000e532:	c0 93       	brcs	8000e544 <__avr32_umod64+0x1ea>
8000e534:	e2 c5 00 01 	sub	r5,r1,1
8000e538:	e4 08 00 0a 	add	r10,r2,r8
8000e53c:	06 32       	cp.w	r2,r3
8000e53e:	c0 32       	brcc	8000e544 <__avr32_umod64+0x1ea>
8000e540:	0a 91       	mov	r1,r5
8000e542:	14 92       	mov	r2,r10
8000e544:	e3 eb 11 0b 	or	r11,r1,r11<<0x10
8000e548:	06 12       	sub	r2,r3
8000e54a:	f6 06 06 4a 	mulu.d	r10,r11,r6
8000e54e:	14 95       	mov	r5,r10
8000e550:	04 3b       	cp.w	r11,r2
8000e552:	e0 8b 00 08 	brhi	8000e562 <__avr32_umod64+0x208>
8000e556:	5f 03       	sreq	r3
8000e558:	1c 3a       	cp.w	r10,lr
8000e55a:	5f ba       	srhi	r10
8000e55c:	e7 ea 00 0a 	and	r10,r3,r10
8000e560:	c0 60       	breq	8000e56c <__avr32_umod64+0x212>
8000e562:	ea 06 01 0a 	sub	r10,r5,r6
8000e566:	f6 08 01 4b 	sbc	r11,r11,r8
8000e56a:	14 95       	mov	r5,r10
8000e56c:	fc 05 01 0a 	sub	r10,lr,r5
8000e570:	e4 0b 01 42 	sbc	r2,r2,r11
8000e574:	e4 09 0a 4b 	lsr	r11,r2,r9
8000e578:	f4 09 0a 4a 	lsr	r10,r10,r9
8000e57c:	e4 0c 09 42 	lsl	r2,r2,r12
8000e580:	04 4a       	or	r10,r2
8000e582:	2f ed       	sub	sp,-8
8000e584:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000e600 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000e600:	c0 08       	rjmp	8000e600 <_evba>
	...

8000e604 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000e604:	c0 08       	rjmp	8000e604 <_handle_TLB_Multiple_Hit>
	...

8000e608 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000e608:	c0 08       	rjmp	8000e608 <_handle_Bus_Error_Data_Fetch>
	...

8000e60c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000e60c:	c0 08       	rjmp	8000e60c <_handle_Bus_Error_Instruction_Fetch>
	...

8000e610 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000e610:	c0 08       	rjmp	8000e610 <_handle_NMI>
	...

8000e614 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000e614:	c0 08       	rjmp	8000e614 <_handle_Instruction_Address>
	...

8000e618 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000e618:	c0 08       	rjmp	8000e618 <_handle_ITLB_Protection>
	...

8000e61c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000e61c:	c0 08       	rjmp	8000e61c <_handle_Breakpoint>
	...

8000e620 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000e620:	c0 08       	rjmp	8000e620 <_handle_Illegal_Opcode>
	...

8000e624 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000e624:	c0 08       	rjmp	8000e624 <_handle_Unimplemented_Instruction>
	...

8000e628 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000e628:	c0 08       	rjmp	8000e628 <_handle_Privilege_Violation>
	...

8000e62c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000e62c:	c0 08       	rjmp	8000e62c <_handle_Floating_Point>
	...

8000e630 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000e630:	c0 08       	rjmp	8000e630 <_handle_Coprocessor_Absent>
	...

8000e634 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000e634:	c0 08       	rjmp	8000e634 <_handle_Data_Address_Read>
	...

8000e638 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000e638:	c0 08       	rjmp	8000e638 <_handle_Data_Address_Write>
	...

8000e63c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000e63c:	c0 08       	rjmp	8000e63c <_handle_DTLB_Protection_Read>
	...

8000e640 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000e640:	c0 08       	rjmp	8000e640 <_handle_DTLB_Protection_Write>
	...

8000e644 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000e644:	c0 08       	rjmp	8000e644 <_handle_DTLB_Modified>
	...

8000e650 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000e650:	c0 08       	rjmp	8000e650 <_handle_ITLB_Miss>
	...

8000e660 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000e660:	c0 08       	rjmp	8000e660 <_handle_DTLB_Miss_Read>
	...

8000e670 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000e670:	c0 08       	rjmp	8000e670 <_handle_DTLB_Miss_Write>
	...

8000e700 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000e700:	c0 08       	rjmp	8000e700 <_handle_Supervisor_Call>
	...

8000e704 <_int0>:
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
	rete
.endr
8000e704:	d7 c1       	pushm	r8-r12,lr
8000e706:	30 0c       	mov	r12,0
8000e708:	f0 1f 00 17 	mcall	8000e764 <spint3+0x4>
8000e70c:	58 0c       	cp.w	r12,0
8000e70e:	f8 0f 17 10 	movne	pc,r12
8000e712:	c0 30       	breq	8000e718 <spint0>
8000e714:	1a dc       	st.w	--sp,r12
8000e716:	df c2       	popm	r8-r12,lr-pc

8000e718 <spint0>:
8000e718:	d7 c2       	popm	r8-r12,lr
8000e71a:	d6 03       	rete

8000e71c <_int1>:
8000e71c:	d7 c1       	pushm	r8-r12,lr
8000e71e:	30 1c       	mov	r12,1
8000e720:	f0 1f 00 11 	mcall	8000e764 <spint3+0x4>
8000e724:	58 0c       	cp.w	r12,0
8000e726:	f8 0f 17 10 	movne	pc,r12
8000e72a:	c0 30       	breq	8000e730 <spint1>
8000e72c:	1a dc       	st.w	--sp,r12
8000e72e:	df c2       	popm	r8-r12,lr-pc

8000e730 <spint1>:
8000e730:	d7 c2       	popm	r8-r12,lr
8000e732:	d6 03       	rete

8000e734 <_int2>:
8000e734:	d7 c1       	pushm	r8-r12,lr
8000e736:	30 2c       	mov	r12,2
8000e738:	f0 1f 00 0b 	mcall	8000e764 <spint3+0x4>
8000e73c:	58 0c       	cp.w	r12,0
8000e73e:	f8 0f 17 10 	movne	pc,r12
8000e742:	c0 30       	breq	8000e748 <spint2>
8000e744:	1a dc       	st.w	--sp,r12
8000e746:	df c2       	popm	r8-r12,lr-pc

8000e748 <spint2>:
8000e748:	d7 c2       	popm	r8-r12,lr
8000e74a:	d6 03       	rete

8000e74c <_int3>:
8000e74c:	d7 c1       	pushm	r8-r12,lr
8000e74e:	30 3c       	mov	r12,3
8000e750:	f0 1f 00 05 	mcall	8000e764 <spint3+0x4>
8000e754:	58 0c       	cp.w	r12,0
8000e756:	f8 0f 17 10 	movne	pc,r12
8000e75a:	c0 30       	breq	8000e760 <spint3>
8000e75c:	1a dc       	st.w	--sp,r12
8000e75e:	df c2       	popm	r8-r12,lr-pc

8000e760 <spint3>:
8000e760:	d7 c2       	popm	r8-r12,lr
8000e762:	d6 03       	rete
8000e764:	80 00       	ld.sh	r0,r0[0x0]
8000e766:	20 cc       	sub	r12,12
	...
