# system info pixel_xform_system on 2019.11.24.20:51:07
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1574657447
#
#
# Files generated for pixel_xform_system on 2019.11.24.20:51:07
files:
filepath,kind,attributes,module,is_top
simulation/pixel_xform_system.v,VERILOG,,pixel_xform_system,true
simulation/submodules/pixel_xform_system_LEDs.v,VERILOG,,pixel_xform_system_LEDs,false
simulation/submodules/pixel_xform_system_jtag_uart_0.v,VERILOG,,pixel_xform_system_jtag_uart_0,false
simulation/submodules/pixel_xform_system_nios2_gen2_0.v,VERILOG,,pixel_xform_system_nios2_gen2_0,false
simulation/submodules/pixel_xform_system_onchip_memory2_0.hex,HEX,,pixel_xform_system_onchip_memory2_0,false
simulation/submodules/pixel_xform_system_onchip_memory2_0.v,VERILOG,,pixel_xform_system_onchip_memory2_0,false
simulation/submodules/pixel_xform_system_switches.v,VERILOG,,pixel_xform_system_switches,false
simulation/submodules/pixel_xform_system_mm_interconnect_0.v,VERILOG,,pixel_xform_system_mm_interconnect_0,false
simulation/submodules/pixel_xform_system_irq_mapper.sv,SYSTEM_VERILOG,,pixel_xform_system_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu.sdc,SDC,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu.v,VERILOG,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/pixel_xform_system_nios2_gen2_0_cpu_test_bench.v,VERILOG,,pixel_xform_system_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_router,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_router_001,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_router_002,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_router_003,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,pixel_xform_system_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/pixel_xform_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,pixel_xform_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
pixel_xform_system.LEDs,pixel_xform_system_LEDs
pixel_xform_system.jtag_uart_0,pixel_xform_system_jtag_uart_0
pixel_xform_system.nios2_gen2_0,pixel_xform_system_nios2_gen2_0
pixel_xform_system.nios2_gen2_0.cpu,pixel_xform_system_nios2_gen2_0_cpu
pixel_xform_system.onchip_memory2_0,pixel_xform_system_onchip_memory2_0
pixel_xform_system.switches,pixel_xform_system_switches
pixel_xform_system.mm_interconnect_0,pixel_xform_system_mm_interconnect_0
pixel_xform_system.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
pixel_xform_system.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
pixel_xform_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
pixel_xform_system.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
pixel_xform_system.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
pixel_xform_system.mm_interconnect_0.switches_s1_translator,altera_merlin_slave_translator
pixel_xform_system.mm_interconnect_0.LEDs_s1_translator,altera_merlin_slave_translator
pixel_xform_system.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
pixel_xform_system.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
pixel_xform_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
pixel_xform_system.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
pixel_xform_system.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
pixel_xform_system.mm_interconnect_0.switches_s1_agent,altera_merlin_slave_agent
pixel_xform_system.mm_interconnect_0.LEDs_s1_agent,altera_merlin_slave_agent
pixel_xform_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
pixel_xform_system.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
pixel_xform_system.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
pixel_xform_system.mm_interconnect_0.switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
pixel_xform_system.mm_interconnect_0.LEDs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
pixel_xform_system.mm_interconnect_0.router,pixel_xform_system_mm_interconnect_0_router
pixel_xform_system.mm_interconnect_0.router_001,pixel_xform_system_mm_interconnect_0_router_001
pixel_xform_system.mm_interconnect_0.router_002,pixel_xform_system_mm_interconnect_0_router_002
pixel_xform_system.mm_interconnect_0.router_005,pixel_xform_system_mm_interconnect_0_router_002
pixel_xform_system.mm_interconnect_0.router_006,pixel_xform_system_mm_interconnect_0_router_002
pixel_xform_system.mm_interconnect_0.router_003,pixel_xform_system_mm_interconnect_0_router_003
pixel_xform_system.mm_interconnect_0.router_004,pixel_xform_system_mm_interconnect_0_router_003
pixel_xform_system.mm_interconnect_0.cmd_demux,pixel_xform_system_mm_interconnect_0_cmd_demux
pixel_xform_system.mm_interconnect_0.cmd_demux_001,pixel_xform_system_mm_interconnect_0_cmd_demux_001
pixel_xform_system.mm_interconnect_0.rsp_demux_001,pixel_xform_system_mm_interconnect_0_cmd_demux_001
pixel_xform_system.mm_interconnect_0.rsp_demux_002,pixel_xform_system_mm_interconnect_0_cmd_demux_001
pixel_xform_system.mm_interconnect_0.cmd_mux,pixel_xform_system_mm_interconnect_0_cmd_mux
pixel_xform_system.mm_interconnect_0.cmd_mux_003,pixel_xform_system_mm_interconnect_0_cmd_mux
pixel_xform_system.mm_interconnect_0.cmd_mux_004,pixel_xform_system_mm_interconnect_0_cmd_mux
pixel_xform_system.mm_interconnect_0.cmd_mux_001,pixel_xform_system_mm_interconnect_0_cmd_mux_001
pixel_xform_system.mm_interconnect_0.cmd_mux_002,pixel_xform_system_mm_interconnect_0_cmd_mux_001
pixel_xform_system.mm_interconnect_0.rsp_demux,pixel_xform_system_mm_interconnect_0_rsp_demux
pixel_xform_system.mm_interconnect_0.rsp_demux_003,pixel_xform_system_mm_interconnect_0_rsp_demux
pixel_xform_system.mm_interconnect_0.rsp_demux_004,pixel_xform_system_mm_interconnect_0_rsp_demux
pixel_xform_system.mm_interconnect_0.rsp_mux,pixel_xform_system_mm_interconnect_0_rsp_mux
pixel_xform_system.mm_interconnect_0.rsp_mux_001,pixel_xform_system_mm_interconnect_0_rsp_mux_001
pixel_xform_system.mm_interconnect_0.avalon_st_adapter,pixel_xform_system_mm_interconnect_0_avalon_st_adapter
pixel_xform_system.mm_interconnect_0.avalon_st_adapter.error_adapter_0,pixel_xform_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pixel_xform_system.mm_interconnect_0.avalon_st_adapter_001,pixel_xform_system_mm_interconnect_0_avalon_st_adapter
pixel_xform_system.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,pixel_xform_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pixel_xform_system.mm_interconnect_0.avalon_st_adapter_002,pixel_xform_system_mm_interconnect_0_avalon_st_adapter
pixel_xform_system.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,pixel_xform_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pixel_xform_system.mm_interconnect_0.avalon_st_adapter_003,pixel_xform_system_mm_interconnect_0_avalon_st_adapter
pixel_xform_system.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,pixel_xform_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pixel_xform_system.mm_interconnect_0.avalon_st_adapter_004,pixel_xform_system_mm_interconnect_0_avalon_st_adapter
pixel_xform_system.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,pixel_xform_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
pixel_xform_system.irq_mapper,pixel_xform_system_irq_mapper
pixel_xform_system.rst_controller,altera_reset_controller
