m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/21.1
T_opt
!s110 1679575556
V@V2d@gmilGRG^eLgSN6Xj2
04 8 4 work t_mux4x1 fast 0
=1-902e1627e939-641c4a04-1f5-6f84
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.2;73
vpart3
Z2 !s110 1679575554
!i10b 1
!s100 ZNQPAR8T6jdAz6k3^?lKA3
IgooSHNc<YfU`l<zjazGG;3
Z3 dC:/Users/oars0/Documents/School/Design_and_synthesis/Test2
w1679574001
8C:/Users/oars0/Documents/School/Design_and_synthesis/Test2/part3.v
FC:/Users/oars0/Documents/School/Design_and_synthesis/Test2/part3.v
!i122 9
L0 5 27
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2021.2;73
r1
!s85 0
31
Z6 !s108 1679575554.000000
!s107 C:/Users/oars0/Documents/School/Design_and_synthesis/Test2/part3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/oars0/Documents/School/Design_and_synthesis/Test2/part3.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vt_mux4x1
R2
!i10b 1
!s100 B90=3nOBW=NodJUK`CYWc3
IoUgSO<n?0WQ_=YdQmbEoE0
R3
w1679575545
8C:/Users/oars0/Documents/School/Design_and_synthesis/Test2/Test2pt2q1.v
FC:/Users/oars0/Documents/School/Design_and_synthesis/Test2/Test2pt2q1.v
!i122 10
L0 3 28
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/oars0/Documents/School/Design_and_synthesis/Test2/Test2pt2q1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/oars0/Documents/School/Design_and_synthesis/Test2/Test2pt2q1.v|
!i113 0
R7
R1
