// Generated by CIRCT unknown git version
module mig_7series_0(	// file.cleaned.mlir:2:3
  inout  [15:0]  ddr3_dq,	// file.cleaned.mlir:2:34
  inout  [1:0]   ddr3_dqs_n,	// file.cleaned.mlir:2:56
                 ddr3_dqs_p,	// file.cleaned.mlir:2:80
  input          sys_clk_i,	// file.cleaned.mlir:2:101
                 clk_ref_i,	// file.cleaned.mlir:2:121
  input  [27:0]  app_addr,	// file.cleaned.mlir:2:141
  input  [2:0]   app_cmd,	// file.cleaned.mlir:2:161
  input          app_en,	// file.cleaned.mlir:2:179
  input  [127:0] app_wdf_data,	// file.cleaned.mlir:2:196
  input          app_wdf_end,	// file.cleaned.mlir:2:221
  input  [15:0]  app_wdf_mask,	// file.cleaned.mlir:2:243
  input          app_wdf_wren,	// file.cleaned.mlir:2:267
                 app_sr_req,	// file.cleaned.mlir:2:290
                 app_ref_req,	// file.cleaned.mlir:2:311
                 app_zq_req,	// file.cleaned.mlir:2:333
                 sys_rst,	// file.cleaned.mlir:2:354
  output [13:0]  ddr3_addr,	// file.cleaned.mlir:2:373
  output [2:0]   ddr3_ba,	// file.cleaned.mlir:2:394
  output         ddr3_ras_n,	// file.cleaned.mlir:2:412
                 ddr3_cas_n,	// file.cleaned.mlir:2:433
                 ddr3_we_n,	// file.cleaned.mlir:2:454
                 ddr3_reset_n,	// file.cleaned.mlir:2:474
                 ddr3_ck_p,	// file.cleaned.mlir:2:497
                 ddr3_ck_n,	// file.cleaned.mlir:2:517
                 ddr3_cke,	// file.cleaned.mlir:2:537
                 ddr3_cs_n,	// file.cleaned.mlir:2:556
  output [1:0]   ddr3_dm,	// file.cleaned.mlir:2:576
  output         ddr3_odt,	// file.cleaned.mlir:2:594
  output [127:0] app_rd_data,	// file.cleaned.mlir:2:613
  output         app_rd_data_end,	// file.cleaned.mlir:2:637
                 app_rd_data_valid,	// file.cleaned.mlir:2:663
                 app_rdy,	// file.cleaned.mlir:2:691
                 app_wdf_rdy,	// file.cleaned.mlir:2:709
                 app_sr_active,	// file.cleaned.mlir:2:731
                 app_ref_ack,	// file.cleaned.mlir:2:755
                 app_zq_ack,	// file.cleaned.mlir:2:777
                 ui_clk,	// file.cleaned.mlir:2:798
                 ui_clk_sync_rst,	// file.cleaned.mlir:2:815
                 init_calib_complete,	// file.cleaned.mlir:2:841
  output [11:0]  device_temp	// file.cleaned.mlir:2:871
);

  assign ddr3_addr = 14'h0;	// file.cleaned.mlir:8:15, :9:5
  assign ddr3_ba = 3'h0;	// file.cleaned.mlir:7:14, :9:5
  assign ddr3_ras_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_cas_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_we_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_reset_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_ck_p = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_ck_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_cke = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_cs_n = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ddr3_dm = 2'h0;	// file.cleaned.mlir:5:14, :9:5
  assign ddr3_odt = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_rd_data = 128'h0;	// file.cleaned.mlir:4:16, :9:5
  assign app_rd_data_end = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_rd_data_valid = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_rdy = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_wdf_rdy = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_sr_active = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_ref_ack = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign app_zq_ack = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ui_clk = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign ui_clk_sync_rst = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign init_calib_complete = 1'h0;	// file.cleaned.mlir:6:14, :9:5
  assign device_temp = 12'h0;	// file.cleaned.mlir:3:15, :9:5
endmodule

