<stg><name>dpu_keygen_Pipeline_VITIS_LOOP_95_19</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
newFuncRoot:2 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %dpu_pMem

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %idxprom2_i49_cast_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idxprom2_i49_cast

]]></Node>
<StgValue><ssdm name="idxprom2_i49_cast_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:4 %this_pMem_load_6_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_pMem_load_6

]]></Node>
<StgValue><ssdm name="this_pMem_load_6_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:5 %idxprom2_i49_cast_cast = sext i5 %idxprom2_i49_cast_read

]]></Node>
<StgValue><ssdm name="idxprom2_i49_cast_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="6">
<![CDATA[
newFuncRoot:6 %idxprom2_i49_cast_cast_cast = zext i6 %idxprom2_i49_cast_cast

]]></Node>
<StgValue><ssdm name="idxprom2_i49_cast_cast_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %dpu_pMem, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i8192 %this_pMem_load_6_read, i8192 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i9 0, i9 %i_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc.i56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i56:0 %i = load i9 %i_12

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i56:1 %dpu_pMem_addr = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i49_cast_cast_cast

]]></Node>
<StgValue><ssdm name="dpu_pMem_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i56:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i56:3 %icmp_ln95 = icmp_eq  i9 %i, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i56:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i56:5 %add_ln95 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i56:6 %br_ln95 = br i1 %icmp_ln95, void %for.inc.i56.split, void %_ZN3DPU9write_MemEPih.exit58.exitStub

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i56.split:1 %i_12_cast31 = zext i9 %i

]]></Node>
<StgValue><ssdm name="i_12_cast31"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i56.split:3 %tmp3_addr = getelementptr i4 %tmp3, i64 0, i64 %i_12_cast31

]]></Node>
<StgValue><ssdm name="tmp3_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8">
<![CDATA[
for.inc.i56.split:4 %empty_120 = load i8 %tmp3_addr

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="9">
<![CDATA[
for.inc.i56.split:6 %trunc_ln95 = trunc i9 %i

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i56.split:15 %ifzero = icmp_eq  i9 %add_ln95, i9 256

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i56.split:16 %br_ln95 = br i1 %ifzero, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:1 %store_ln95 = store i9 %add_ln95, i9 %i_12

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
_ZN3DPU9write_MemEPih.exit58.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc.i56.split:0 %p_load = load i8192 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i56.split:2 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8">
<![CDATA[
for.inc.i56.split:4 %empty_120 = load i8 %tmp3_addr

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i56.split:5 %sext_ln95 = sext i4 %empty_120

]]></Node>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc.i56.split:7 %shl_ln95_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln95, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln95_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8192" op_0_bw="13">
<![CDATA[
for.inc.i56.split:8 %zext_ln95 = zext i13 %shl_ln95_1

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.i56.split:9 %shl_ln95 = shl i8192 4294967295, i8192 %zext_ln95

]]></Node>
<StgValue><ssdm name="shl_ln95"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.i56.split:10 %xor_ln95 = xor i8192 %shl_ln95, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln95"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.i56.split:11 %and_ln95 = and i8192 %p_load, i8192 %xor_ln95

]]></Node>
<StgValue><ssdm name="and_ln95"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8192" op_0_bw="32">
<![CDATA[
for.inc.i56.split:12 %zext_ln95_1 = zext i32 %sext_ln95

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.i56.split:13 %shl_ln95_2 = shl i8192 %zext_ln95_1, i8192 %zext_ln95

]]></Node>
<StgValue><ssdm name="shl_ln95_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc.i56.split:14 %or_ln95 = or i8192 %and_ln95, i8192 %shl_ln95_2

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024">
<![CDATA[
ifTrue:0 %store_ln95 = store void @_ssdm_op_Write.bram.i8192, i8 %dpu_pMem_addr, i8192 %or_ln95, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:1 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:0 %store_ln95 = store i8192 %or_ln95, i8192 %empty

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:2 %br_ln0 = br void %for.inc.i56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="this_pMem_load_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="this_pMem_load_6"/></StgValue>
</port>
<port id="58" name="dpu_pMem" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="dpu_pMem"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="idxprom2_i49_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="idxprom2_i49_cast"/></StgValue>
</port>
<port id="60" name="tmp3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="i_12" fromId="61" toId="5">
</dataflow>
<dataflow id="63" from="StgValue_61" to="empty" fromId="61" toId="6">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="dpu_pMem" to="specbramwithbyteenable_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.i5" to="idxprom2_i49_cast_read" fromId="67" toId="8">
</dataflow>
<dataflow id="69" from="idxprom2_i49_cast" to="idxprom2_i49_cast_read" fromId="59" toId="8">
</dataflow>
<dataflow id="71" from="_ssdm_op_Read.ap_auto.i8192" to="this_pMem_load_6_read" fromId="70" toId="9">
</dataflow>
<dataflow id="72" from="this_pMem_load_6" to="this_pMem_load_6_read" fromId="57" toId="9">
</dataflow>
<dataflow id="73" from="idxprom2_i49_cast_read" to="idxprom2_i49_cast_cast" fromId="8" toId="10">
</dataflow>
<dataflow id="74" from="idxprom2_i49_cast_cast" to="idxprom2_i49_cast_cast_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="77" from="dpu_pMem" to="specmemcore_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="this_pMem_load_6_read" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="85" from="empty" to="store_ln0" fromId="6" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="88" from="i_12" to="store_ln0" fromId="5" toId="14">
</dataflow>
<dataflow id="89" from="i_12" to="i" fromId="5" toId="16">
</dataflow>
<dataflow id="90" from="dpu_pMem" to="dpu_pMem_addr" fromId="58" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_91" to="dpu_pMem_addr" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="idxprom2_i49_cast_cast_cast" to="dpu_pMem_addr" fromId="11" toId="17">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="94" toId="18">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specpipeline_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="18">
</dataflow>
<dataflow id="101" from="StgValue_98" to="specpipeline_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="103" from="p_str" to="specpipeline_ln0" fromId="102" toId="18">
</dataflow>
<dataflow id="104" from="i" to="icmp_ln95" fromId="16" toId="19">
</dataflow>
<dataflow id="106" from="StgValue_105" to="icmp_ln95" fromId="105" toId="19">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="107" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_109" to="speclooptripcount_ln0" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="StgValue_109" to="speclooptripcount_ln0" fromId="109" toId="20">
</dataflow>
<dataflow id="112" from="StgValue_109" to="speclooptripcount_ln0" fromId="109" toId="20">
</dataflow>
<dataflow id="113" from="i" to="add_ln95" fromId="16" toId="21">
</dataflow>
<dataflow id="115" from="StgValue_114" to="add_ln95" fromId="114" toId="21">
</dataflow>
<dataflow id="116" from="icmp_ln95" to="br_ln95" fromId="19" toId="22">
</dataflow>
<dataflow id="117" from="i" to="i_12_cast31" fromId="16" toId="23">
</dataflow>
<dataflow id="118" from="tmp3" to="tmp3_addr" fromId="60" toId="24">
</dataflow>
<dataflow id="119" from="StgValue_91" to="tmp3_addr" fromId="91" toId="24">
</dataflow>
<dataflow id="120" from="i_12_cast31" to="tmp3_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="121" from="tmp3_addr" to="empty_120" fromId="24" toId="25">
</dataflow>
<dataflow id="122" from="i" to="trunc_ln95" fromId="16" toId="26">
</dataflow>
<dataflow id="123" from="add_ln95" to="ifzero" fromId="21" toId="27">
</dataflow>
<dataflow id="124" from="StgValue_105" to="ifzero" fromId="105" toId="27">
</dataflow>
<dataflow id="125" from="ifzero" to="br_ln95" fromId="27" toId="28">
</dataflow>
<dataflow id="126" from="add_ln95" to="store_ln95" fromId="21" toId="29">
</dataflow>
<dataflow id="127" from="i_12" to="store_ln95" fromId="5" toId="29">
</dataflow>
<dataflow id="128" from="empty" to="p_load" fromId="6" toId="30">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopName" to="specloopname_ln95" fromId="129" toId="31">
</dataflow>
<dataflow id="132" from="empty_1" to="specloopname_ln95" fromId="131" toId="31">
</dataflow>
<dataflow id="133" from="tmp3_addr" to="empty_120" fromId="24" toId="32">
</dataflow>
<dataflow id="134" from="empty_120" to="sext_ln95" fromId="32" toId="33">
</dataflow>
<dataflow id="136" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="shl_ln95_1" fromId="135" toId="34">
</dataflow>
<dataflow id="137" from="trunc_ln95" to="shl_ln95_1" fromId="26" toId="34">
</dataflow>
<dataflow id="139" from="StgValue_138" to="shl_ln95_1" fromId="138" toId="34">
</dataflow>
<dataflow id="140" from="shl_ln95_1" to="zext_ln95" fromId="34" toId="35">
</dataflow>
<dataflow id="142" from="StgValue_141" to="shl_ln95" fromId="141" toId="36">
</dataflow>
<dataflow id="143" from="zext_ln95" to="shl_ln95" fromId="35" toId="36">
</dataflow>
<dataflow id="144" from="shl_ln95" to="xor_ln95" fromId="36" toId="37">
</dataflow>
<dataflow id="146" from="StgValue_145" to="xor_ln95" fromId="145" toId="37">
</dataflow>
<dataflow id="147" from="p_load" to="and_ln95" fromId="30" toId="38">
</dataflow>
<dataflow id="148" from="xor_ln95" to="and_ln95" fromId="37" toId="38">
</dataflow>
<dataflow id="149" from="sext_ln95" to="zext_ln95_1" fromId="33" toId="39">
</dataflow>
<dataflow id="150" from="zext_ln95_1" to="shl_ln95_2" fromId="39" toId="40">
</dataflow>
<dataflow id="151" from="zext_ln95" to="shl_ln95_2" fromId="35" toId="40">
</dataflow>
<dataflow id="152" from="and_ln95" to="or_ln95" fromId="38" toId="41">
</dataflow>
<dataflow id="153" from="shl_ln95_2" to="or_ln95" fromId="40" toId="41">
</dataflow>
<dataflow id="155" from="_ssdm_op_Write.bram.i8192" to="store_ln95" fromId="154" toId="42">
</dataflow>
<dataflow id="156" from="dpu_pMem_addr" to="store_ln95" fromId="17" toId="42">
</dataflow>
<dataflow id="157" from="or_ln95" to="store_ln95" fromId="41" toId="42">
</dataflow>
<dataflow id="159" from="StgValue_158" to="store_ln95" fromId="158" toId="42">
</dataflow>
<dataflow id="160" from="or_ln95" to="store_ln95" fromId="41" toId="44">
</dataflow>
<dataflow id="161" from="empty" to="store_ln95" fromId="6" toId="44">
</dataflow>
<dataflow id="162" from="icmp_ln95" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="163" from="ifzero" to="StgValue_3" fromId="27" toId="3">
</dataflow>
</dataflows>


</stg>
