============================================================
   Tang Dynasty, V4.6.13941
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.1/bin/td.exe
   Built at =   17:07:14 Aug 27 2019
   Run by =     zhang
   Run Date =   Fri Oct 18 15:08:23 2019

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project cam.al"
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db cam_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.13941.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=40,CLKC2_DIV=120,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=39,CLKC2_CPHASE=119,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(194)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4140/127 useful/useless nets, 3949/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 954 distributor mux.
SYN-1016 : Merged 3347 instances.
SYN-1015 : Optimize round 1, 4603 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4517/230 useful/useless nets, 4329/2155 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2236 better
SYN-1014 : Optimize round 3
SYN-1032 : 4516/0 useful/useless nets, 4328/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.036306s wall, 0.984375s user + 0.062500s system = 1.046875s CPU (101.0%)

RUN-1004 : used memory is 195 MB, reserved memory is 175 MB, peak memory is 210 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3532
  #and               1930
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3316   |215    |262    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5151/8 useful/useless nets, 4707/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4935/0 useful/useless nets, 4491/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7262/0 useful/useless nets, 6827/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5309/0 useful/useless nets, 4874/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 7614/12 useful/useless nets, 7179/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1514 (3.27), #lev = 30 (4.12)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6521 instances into 995 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2069/0 useful/useless nets, 1634/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2066/0 useful/useless nets, 1631/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 13 carry chain into lslice
SYN-4007 : Packing 148 adder to BLE ...
SYN-4008 : Packed 148 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 990 LUT to BLE ...
SYN-4008 : Packed 990 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 40 SEQ (1107 nodes)...
SYN-4005 : Packed 40 SEQ with LUT/SLICE
SYN-4006 : 850 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1060/1295 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1236   out of  19600    6.31%
#reg                  218   out of  19600    1.11%
#le                  1306
  #lut only          1088   out of   1306   83.31%
  #reg only            70   out of   1306    5.36%
  #lut&reg            148   out of   1306   11.33%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1306  |1236  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.412763s wall, 5.296875s user + 0.062500s system = 5.359375s CPU (99.0%)

RUN-1004 : used memory is 231 MB, reserved memory is 208 MB, peak memory is 233 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (86 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 772 instances
RUN-1001 : 328 mslices, 329 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1776 nets
RUN-1001 : 1357 nets have 2 pins
RUN-1001 : 221 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 770 instances, 657 slices, 23 macros(123 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8195, tnet num: 1774, tinst num: 770, tnode num: 8939, tedge num: 13767.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1774 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 516 clock pins, and constraint 742 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.157959s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (108.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 530474
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 433914, overlap = 139.5
PHY-3002 : Step(2): len = 364501, overlap = 139.5
PHY-3002 : Step(3): len = 344846, overlap = 137.25
PHY-3002 : Step(4): len = 334183, overlap = 139.5
PHY-3002 : Step(5): len = 324332, overlap = 137.25
PHY-3002 : Step(6): len = 313813, overlap = 139.5
PHY-3002 : Step(7): len = 305354, overlap = 137.25
PHY-3002 : Step(8): len = 253884, overlap = 139.5
PHY-3002 : Step(9): len = 224211, overlap = 137.25
PHY-3002 : Step(10): len = 217491, overlap = 135
PHY-3002 : Step(11): len = 210655, overlap = 137.25
PHY-3002 : Step(12): len = 206641, overlap = 135
PHY-3002 : Step(13): len = 201384, overlap = 137.25
PHY-3002 : Step(14): len = 195325, overlap = 135
PHY-3002 : Step(15): len = 190302, overlap = 137.5
PHY-3002 : Step(16): len = 186448, overlap = 136.5
PHY-3002 : Step(17): len = 180626, overlap = 138.75
PHY-3002 : Step(18): len = 174373, overlap = 137.25
PHY-3002 : Step(19): len = 170355, overlap = 140
PHY-3002 : Step(20): len = 166564, overlap = 140
PHY-3002 : Step(21): len = 162140, overlap = 142.5
PHY-3002 : Step(22): len = 157722, overlap = 141.25
PHY-3002 : Step(23): len = 153396, overlap = 144.75
PHY-3002 : Step(24): len = 148997, overlap = 145.25
PHY-3002 : Step(25): len = 145310, overlap = 149
PHY-3002 : Step(26): len = 141683, overlap = 148.75
PHY-3002 : Step(27): len = 137531, overlap = 152.75
PHY-3002 : Step(28): len = 132473, overlap = 151.75
PHY-3002 : Step(29): len = 129326, overlap = 155
PHY-3002 : Step(30): len = 126004, overlap = 153
PHY-3002 : Step(31): len = 117705, overlap = 158.25
PHY-3002 : Step(32): len = 113874, overlap = 157.25
PHY-3002 : Step(33): len = 111815, overlap = 160.5
PHY-3002 : Step(34): len = 103651, overlap = 160.5
PHY-3002 : Step(35): len = 97655.5, overlap = 163.75
PHY-3002 : Step(36): len = 95670.4, overlap = 162.25
PHY-3002 : Step(37): len = 92192.3, overlap = 166.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.45148e-06
PHY-3002 : Step(38): len = 91954.2, overlap = 167.25
PHY-3002 : Step(39): len = 94490.1, overlap = 149.5
PHY-3002 : Step(40): len = 93388.9, overlap = 154.25
PHY-3002 : Step(41): len = 92717.4, overlap = 154.25
PHY-3002 : Step(42): len = 91479.5, overlap = 155
PHY-3002 : Step(43): len = 89650.3, overlap = 157.75
PHY-3002 : Step(44): len = 87925.7, overlap = 156.25
PHY-3002 : Step(45): len = 84956.3, overlap = 159
PHY-3002 : Step(46): len = 81807.5, overlap = 157.75
PHY-3002 : Step(47): len = 79895.9, overlap = 160.75
PHY-3002 : Step(48): len = 76874.6, overlap = 159.5
PHY-3002 : Step(49): len = 72191.1, overlap = 163.75
PHY-3002 : Step(50): len = 70067.4, overlap = 161.5
PHY-3002 : Step(51): len = 68660.2, overlap = 164.25
PHY-3002 : Step(52): len = 62207.2, overlap = 160.5
PHY-3002 : Step(53): len = 59634.8, overlap = 164.5
PHY-3002 : Step(54): len = 58258.7, overlap = 162
PHY-3002 : Step(55): len = 54660.5, overlap = 169.5
PHY-3002 : Step(56): len = 53015.9, overlap = 167.25
PHY-3002 : Step(57): len = 51720.7, overlap = 172.75
PHY-3002 : Step(58): len = 50084.4, overlap = 176
PHY-3002 : Step(59): len = 48950.3, overlap = 176.75
PHY-3002 : Step(60): len = 43867.6, overlap = 180.5
PHY-3002 : Step(61): len = 42594.5, overlap = 182.25
PHY-3002 : Step(62): len = 41843.3, overlap = 179.75
PHY-3002 : Step(63): len = 41166.6, overlap = 179.25
PHY-3002 : Step(64): len = 40340.1, overlap = 178.75
PHY-3002 : Step(65): len = 39371.2, overlap = 170.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.90297e-06
PHY-3002 : Step(66): len = 41639.7, overlap = 172
PHY-3002 : Step(67): len = 41829.4, overlap = 164.5
PHY-3002 : Step(68): len = 44047.5, overlap = 165.5
PHY-3002 : Step(69): len = 44904.8, overlap = 168.75
PHY-3002 : Step(70): len = 45067.1, overlap = 172.25
PHY-3002 : Step(71): len = 45306.2, overlap = 174
PHY-3002 : Step(72): len = 45119, overlap = 172
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.80594e-06
PHY-3002 : Step(73): len = 51986, overlap = 174.5
PHY-3002 : Step(74): len = 53304.9, overlap = 160.75
PHY-3002 : Step(75): len = 54012.2, overlap = 155.5
PHY-3002 : Step(76): len = 54204.8, overlap = 157
PHY-3002 : Step(77): len = 54354.5, overlap = 159.75
PHY-3002 : Step(78): len = 54585.8, overlap = 153.25
PHY-3002 : Step(79): len = 54624, overlap = 159.25
PHY-3002 : Step(80): len = 54712.8, overlap = 153.75
PHY-3002 : Step(81): len = 55217.2, overlap = 149.75
PHY-3002 : Step(82): len = 55201, overlap = 147
PHY-3002 : Step(83): len = 54791.8, overlap = 148.5
PHY-3002 : Step(84): len = 54312.5, overlap = 141
PHY-3002 : Step(85): len = 54229.5, overlap = 142.25
PHY-3002 : Step(86): len = 54000.7, overlap = 134.5
PHY-3002 : Step(87): len = 53394.7, overlap = 141.25
PHY-3002 : Step(88): len = 52919.5, overlap = 139.25
PHY-3002 : Step(89): len = 51894, overlap = 140.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.94621e-05
PHY-3002 : Step(90): len = 56785.6, overlap = 147
PHY-3002 : Step(91): len = 57446.4, overlap = 149
PHY-3002 : Step(92): len = 58470.1, overlap = 144.5
PHY-3002 : Step(93): len = 59759.9, overlap = 142.5
PHY-3002 : Step(94): len = 60818.7, overlap = 142.75
PHY-3002 : Step(95): len = 61618.3, overlap = 141.5
PHY-3002 : Step(96): len = 61445.8, overlap = 139.75
PHY-3002 : Step(97): len = 60946.6, overlap = 143.25
PHY-3002 : Step(98): len = 60775, overlap = 143
PHY-3002 : Step(99): len = 60746.9, overlap = 133.25
PHY-3002 : Step(100): len = 60716.2, overlap = 133.25
PHY-3002 : Step(101): len = 60552.8, overlap = 138.25
PHY-3002 : Step(102): len = 60166.3, overlap = 138
PHY-3002 : Step(103): len = 59648.9, overlap = 138
PHY-3002 : Step(104): len = 59290.7, overlap = 138
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.89241e-05
PHY-3002 : Step(105): len = 62395.7, overlap = 138
PHY-3002 : Step(106): len = 63490.4, overlap = 122.25
PHY-3002 : Step(107): len = 65279.4, overlap = 129.5
PHY-3002 : Step(108): len = 66080.2, overlap = 127.25
PHY-3002 : Step(109): len = 66669.5, overlap = 127
PHY-3002 : Step(110): len = 67390.9, overlap = 122.75
PHY-3002 : Step(111): len = 67150.7, overlap = 122.75
PHY-3002 : Step(112): len = 67146.4, overlap = 125.25
PHY-3002 : Step(113): len = 67757.6, overlap = 116
PHY-3002 : Step(114): len = 67645.1, overlap = 118.25
PHY-3002 : Step(115): len = 67369, overlap = 120.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.78483e-05
PHY-3002 : Step(116): len = 69721.9, overlap = 123
PHY-3002 : Step(117): len = 71188.4, overlap = 129.5
PHY-3002 : Step(118): len = 72318.9, overlap = 127.5
PHY-3002 : Step(119): len = 73668.6, overlap = 128
PHY-3002 : Step(120): len = 73741.9, overlap = 126.75
PHY-3002 : Step(121): len = 73876, overlap = 125.25
PHY-3002 : Step(122): len = 74143.5, overlap = 125.25
PHY-3002 : Step(123): len = 74786.7, overlap = 123.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000150594
PHY-3002 : Step(124): len = 76248, overlap = 125.5
PHY-3002 : Step(125): len = 77285.5, overlap = 125.5
PHY-3002 : Step(126): len = 78262.2, overlap = 120.75
PHY-3002 : Step(127): len = 78780.3, overlap = 112.25
PHY-3002 : Step(128): len = 79459.8, overlap = 112.25
PHY-3002 : Step(129): len = 80738.6, overlap = 103.25
PHY-3002 : Step(130): len = 81229, overlap = 103.25
PHY-3002 : Step(131): len = 81688.4, overlap = 105.5
PHY-3002 : Step(132): len = 81837, overlap = 103.25
PHY-3002 : Step(133): len = 81851.3, overlap = 117
PHY-3002 : Step(134): len = 81945.7, overlap = 117.25
PHY-3002 : Step(135): len = 82019.9, overlap = 119.75
PHY-3002 : Step(136): len = 82399.7, overlap = 122.75
PHY-3002 : Step(137): len = 82473.3, overlap = 119.25
PHY-3002 : Step(138): len = 82460, overlap = 119.25
PHY-3002 : Step(139): len = 82377.1, overlap = 125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000270117
PHY-3002 : Step(140): len = 82854.4, overlap = 125.5
PHY-3002 : Step(141): len = 83384.9, overlap = 125.25
PHY-3002 : Step(142): len = 84037.5, overlap = 125.25
PHY-3002 : Step(143): len = 84523, overlap = 123.5
PHY-3002 : Step(144): len = 84774.9, overlap = 123.25
PHY-3002 : Step(145): len = 84840.1, overlap = 123.5
PHY-3002 : Step(146): len = 84864.8, overlap = 125.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000498147
PHY-3002 : Step(147): len = 85273.9, overlap = 125.75
PHY-3002 : Step(148): len = 85604.2, overlap = 126
PHY-3002 : Step(149): len = 85904.1, overlap = 126
PHY-3002 : Step(150): len = 86406, overlap = 123.5
PHY-3002 : Step(151): len = 86615.9, overlap = 130.25
PHY-3002 : Step(152): len = 86733.9, overlap = 130.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000697811
PHY-3002 : Step(153): len = 86865.9, overlap = 132.5
PHY-3002 : Step(154): len = 87500, overlap = 134.75
PHY-3002 : Step(155): len = 88285.7, overlap = 127.75
PHY-3002 : Step(156): len = 88284, overlap = 125.5
PHY-3002 : Step(157): len = 88285.3, overlap = 125.5
PHY-3002 : Step(158): len = 88333.6, overlap = 125.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000789767
PHY-3002 : Step(159): len = 88422.4, overlap = 125.5
PHY-3002 : Step(160): len = 88979.8, overlap = 127.5
PHY-3002 : Step(161): len = 89545.7, overlap = 125.25
PHY-3002 : Step(162): len = 89488.9, overlap = 125.25
PHY-3002 : Step(163): len = 89427.5, overlap = 129.75
PHY-3002 : Step(164): len = 89403, overlap = 129.75
PHY-3002 : Step(165): len = 89482.4, overlap = 129.75
PHY-3002 : Step(166): len = 89568.5, overlap = 129.75
PHY-3002 : Step(167): len = 89652.1, overlap = 129.75
PHY-3002 : Step(168): len = 89754.8, overlap = 127.5
PHY-3002 : Step(169): len = 89982.8, overlap = 129.5
PHY-3002 : Step(170): len = 90058.3, overlap = 128.75
PHY-3002 : Step(171): len = 90120.3, overlap = 128.75
PHY-3002 : Step(172): len = 90149.2, overlap = 128.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00106572
PHY-3002 : Step(173): len = 90247, overlap = 128.75
PHY-3002 : Step(174): len = 90514.2, overlap = 128.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00138408
PHY-3002 : Step(175): len = 90581, overlap = 130.75
PHY-3002 : Step(176): len = 90763.1, overlap = 126.25
PHY-3002 : Step(177): len = 90994.5, overlap = 123.5
PHY-3002 : Step(178): len = 91056.9, overlap = 125.75
PHY-3002 : Step(179): len = 91163.8, overlap = 125.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015301s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.44228e-06
PHY-3002 : Step(180): len = 113246, overlap = 50
PHY-3002 : Step(181): len = 111484, overlap = 50.75
PHY-3002 : Step(182): len = 110030, overlap = 50.25
PHY-3002 : Step(183): len = 109168, overlap = 49.5
PHY-3002 : Step(184): len = 106321, overlap = 49.25
PHY-3002 : Step(185): len = 104411, overlap = 49.5
PHY-3002 : Step(186): len = 103401, overlap = 48.5
PHY-3002 : Step(187): len = 101560, overlap = 48.5
PHY-3002 : Step(188): len = 99329.5, overlap = 46.75
PHY-3002 : Step(189): len = 98415.9, overlap = 47.75
PHY-3002 : Step(190): len = 97756.4, overlap = 48.5
PHY-3002 : Step(191): len = 97192.4, overlap = 48
PHY-3002 : Step(192): len = 96008.6, overlap = 47.5
PHY-3002 : Step(193): len = 95172.6, overlap = 48.75
PHY-3002 : Step(194): len = 94782.3, overlap = 48.75
PHY-3002 : Step(195): len = 94297.5, overlap = 49.25
PHY-3002 : Step(196): len = 94096.4, overlap = 49.25
PHY-3002 : Step(197): len = 93562.5, overlap = 50
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.88456e-06
PHY-3002 : Step(198): len = 93387.2, overlap = 50.25
PHY-3002 : Step(199): len = 93243.8, overlap = 50.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.37691e-05
PHY-3002 : Step(200): len = 93155.6, overlap = 50.5
PHY-3002 : Step(201): len = 93155.6, overlap = 50.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.75382e-05
PHY-3002 : Step(202): len = 93317.6, overlap = 49.75
PHY-3002 : Step(203): len = 93714.5, overlap = 48.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.50765e-05
PHY-3002 : Step(204): len = 93573.9, overlap = 48.5
PHY-3002 : Step(205): len = 96788, overlap = 45.25
PHY-3002 : Step(206): len = 97115.8, overlap = 44.75
PHY-3002 : Step(207): len = 96925.2, overlap = 44.5
PHY-3002 : Step(208): len = 96722.7, overlap = 43
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000110153
PHY-3002 : Step(209): len = 96625, overlap = 42.25
PHY-3002 : Step(210): len = 97179, overlap = 43.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00020759
PHY-3002 : Step(211): len = 98154.6, overlap = 42.25
PHY-3002 : Step(212): len = 100442, overlap = 40.5
PHY-3002 : Step(213): len = 101657, overlap = 37.25
PHY-3002 : Step(214): len = 102737, overlap = 33.25
PHY-3002 : Step(215): len = 103503, overlap = 30.75
PHY-3002 : Step(216): len = 103431, overlap = 26
PHY-3002 : Step(217): len = 103080, overlap = 21.25
PHY-3002 : Step(218): len = 102724, overlap = 22
PHY-3002 : Step(219): len = 102242, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00041518
PHY-3002 : Step(220): len = 103023, overlap = 19.75
PHY-3002 : Step(221): len = 103184, overlap = 20.5
PHY-3002 : Step(222): len = 103503, overlap = 18.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00083036
PHY-3002 : Step(223): len = 103728, overlap = 17.25
PHY-3002 : Step(224): len = 103950, overlap = 16
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.98004e-05
PHY-3002 : Step(225): len = 103800, overlap = 38.25
PHY-3002 : Step(226): len = 103761, overlap = 35.25
PHY-3002 : Step(227): len = 103287, overlap = 34.5
PHY-3002 : Step(228): len = 102981, overlap = 33
PHY-3002 : Step(229): len = 102873, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000119601
PHY-3002 : Step(230): len = 104305, overlap = 31.75
PHY-3002 : Step(231): len = 104612, overlap = 31.5
PHY-3002 : Step(232): len = 105048, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000239202
PHY-3002 : Step(233): len = 106306, overlap = 29.75
PHY-3002 : Step(234): len = 107059, overlap = 28.5
PHY-3002 : Step(235): len = 107146, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.139527s wall, 0.140625s user + 0.203125s system = 0.343750s CPU (246.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000494654
PHY-3002 : Step(236): len = 112899, overlap = 11.75
PHY-3002 : Step(237): len = 111523, overlap = 14.25
PHY-3002 : Step(238): len = 110709, overlap = 18.75
PHY-3002 : Step(239): len = 110340, overlap = 21.25
PHY-3002 : Step(240): len = 109784, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000989307
PHY-3002 : Step(241): len = 110269, overlap = 22.75
PHY-3002 : Step(242): len = 110434, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00197861
PHY-3002 : Step(243): len = 110712, overlap = 20.5
PHY-3002 : Step(244): len = 110855, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008340s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 113576, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 113652, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 413264, over cnt = 36(0%), over = 49, worst = 3
PHY-1002 : len = 413344, over cnt = 26(0%), over = 36, worst = 3
PHY-1002 : len = 413392, over cnt = 20(0%), over = 25, worst = 2
PHY-1002 : len = 413464, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 398576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093008s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (151.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 709 has valid locations, 47 needs to be replaced
PHY-3001 : design contains 807 instances, 694 slices, 23 macros(123 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8431, tnet num: 1811, tinst num: 807, tnode num: 9318, tedge num: 14138.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1811 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 590 clock pins, and constraint 885 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165962s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (113.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 122789
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(245): len = 122529, overlap = 0
PHY-3002 : Step(246): len = 122528, overlap = 0
PHY-3002 : Step(247): len = 122397, overlap = 0
PHY-3002 : Step(248): len = 122397, overlap = 0
PHY-3002 : Step(249): len = 122322, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003716s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000144611
PHY-3002 : Step(250): len = 122256, overlap = 1.25
PHY-3002 : Step(251): len = 122256, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.47093e-05
PHY-3002 : Step(252): len = 122182, overlap = 4.25
PHY-3002 : Step(253): len = 122182, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027972s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (335.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00101052
PHY-3002 : Step(254): len = 122282, overlap = 1
PHY-3002 : Step(255): len = 122277, overlap = 1
PHY-3002 : Step(256): len = 122268, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005531s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 122361, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 122415, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  6.910417s wall, 16.328125s user + 5.609375s system = 21.937500s CPU (317.5%)

RUN-1004 : used memory is 272 MB, reserved memory is 254 MB, peak memory is 301 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 555 to 418
PHY-1001 : Pin misalignment score is improved from 418 to 413
PHY-1001 : Pin misalignment score is improved from 413 to 414
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 809 instances
RUN-1001 : 353 mslices, 341 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1813 nets
RUN-1001 : 1336 nets have 2 pins
RUN-1001 : 234 nets have [3 - 5] pins
RUN-1001 : 103 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 379464, over cnt = 53(0%), over = 69, worst = 3
PHY-1002 : len = 379648, over cnt = 37(0%), over = 47, worst = 3
PHY-1002 : len = 379648, over cnt = 33(0%), over = 40, worst = 2
PHY-1002 : len = 379632, over cnt = 28(0%), over = 35, worst = 2
PHY-1002 : len = 367720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093191s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (150.9%)

PHY-1001 : End global routing;  0.238019s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (118.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.361138s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 564392, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End Routed; 6.346924s wall, 7.093750s user + 0.234375s system = 7.328125s CPU (115.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 562944, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.082865s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 562800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 562800
PHY-1001 : End DR Iter 2; 0.021083s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (148.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.158031s wall, 12.578125s user + 0.593750s system = 13.171875s CPU (108.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.606975s wall, 13.078125s user + 0.625000s system = 13.703125s CPU (108.7%)

RUN-1004 : used memory is 376 MB, reserved memory is 370 MB, peak memory is 793 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1274   out of  19600    6.50%
#reg                  255   out of  19600    1.30%
#le                  1362
  #lut only          1107   out of   1362   81.28%
  #reg only            88   out of   1362    6.46%
  #lut&reg            167   out of   1362   12.26%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 809
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1813, pip num: 26523
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1623 valid insts, and 66328 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.875234s wall, 23.437500s user + 0.015625s system = 23.453125s CPU (605.2%)

RUN-1004 : used memory is 377 MB, reserved memory is 365 MB, peak memory is 793 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.431130s wall, 1.359375s user + 0.046875s system = 1.406250s CPU (98.3%)

RUN-1004 : used memory is 514 MB, reserved memory is 499 MB, peak memory is 793 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.299680s wall, 0.359375s user + 0.484375s system = 0.843750s CPU (7.5%)

RUN-1004 : used memory is 543 MB, reserved memory is 529 MB, peak memory is 793 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.916914s wall, 1.859375s user + 0.593750s system = 2.453125s CPU (17.6%)

RUN-1004 : used memory is 402 MB, reserved memory is 382 MB, peak memory is 793 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: syntax error near '&&' in ../RTL/test_camera.v(163)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/test_camera.v(207)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=40,CLKC2_DIV=120,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=39,CLKC2_CPHASE=119,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(195)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4149/127 useful/useless nets, 3958/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 955 distributor mux.
SYN-1016 : Merged 3349 instances.
SYN-1015 : Optimize round 1, 4606 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4524/232 useful/useless nets, 4336/2157 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2239 better
SYN-1014 : Optimize round 3
SYN-1032 : 4523/0 useful/useless nets, 4335/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.062408s wall, 1.031250s user + 0.062500s system = 1.093750s CPU (103.0%)

RUN-1004 : used memory is 358 MB, reserved memory is 336 MB, peak memory is 793 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3535
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3319   |215    |266    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5160/8 useful/useless nets, 4716/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4944/0 useful/useless nets, 4500/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7270/0 useful/useless nets, 6835/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3782 better
SYN-2501 : Optimize round 2
SYN-1032 : 5317/0 useful/useless nets, 4882/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 27 macro adder
SYN-1032 : 7674/12 useful/useless nets, 7239/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1513 (3.26), #lev = 30 (4.18)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6525 instances into 1030 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2160/0 useful/useless nets, 1725/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2157/0 useful/useless nets, 1722/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 13 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1025 LUT to BLE ...
SYN-4008 : Packed 1025 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 37 SEQ (1150 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 888 single LUT's are left
SYN-4006 : 73 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1098/1361 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1327   out of  19600    6.77%
#reg                  218   out of  19600    1.11%
#le                  1400
  #lut only          1182   out of   1400   84.43%
  #reg only            73   out of   1400    5.21%
  #lut&reg            145   out of   1400   10.36%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1400  |1327  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.638675s wall, 5.625000s user + 0.078125s system = 5.703125s CPU (101.1%)

RUN-1004 : used memory is 376 MB, reserved memory is 355 MB, peak memory is 793 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (86 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 818 instances
RUN-1001 : 352 mslices, 351 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1840 nets
RUN-1001 : 1378 nets have 2 pins
RUN-1001 : 270 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 816 instances, 703 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8456, tnet num: 1838, tinst num: 816, tnode num: 9202, tedge num: 14159.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 518 clock pins, and constraint 744 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.154216s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (111.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 575191
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(257): len = 437889, overlap = 139.5
PHY-3002 : Step(258): len = 357192, overlap = 139.5
PHY-3002 : Step(259): len = 332401, overlap = 137.25
PHY-3002 : Step(260): len = 290884, overlap = 139.5
PHY-3002 : Step(261): len = 260421, overlap = 139.5
PHY-3002 : Step(262): len = 252463, overlap = 139.5
PHY-3002 : Step(263): len = 246500, overlap = 139.5
PHY-3002 : Step(264): len = 239588, overlap = 137.25
PHY-3002 : Step(265): len = 232166, overlap = 137.25
PHY-3002 : Step(266): len = 226564, overlap = 135
PHY-3002 : Step(267): len = 220570, overlap = 137.25
PHY-3002 : Step(268): len = 213392, overlap = 135
PHY-3002 : Step(269): len = 207924, overlap = 138.25
PHY-3002 : Step(270): len = 201962, overlap = 138.75
PHY-3002 : Step(271): len = 195721, overlap = 142.75
PHY-3002 : Step(272): len = 190350, overlap = 141
PHY-3002 : Step(273): len = 185134, overlap = 144.25
PHY-3002 : Step(274): len = 179025, overlap = 143
PHY-3002 : Step(275): len = 174239, overlap = 143.75
PHY-3002 : Step(276): len = 169297, overlap = 144
PHY-3002 : Step(277): len = 162141, overlap = 148.75
PHY-3002 : Step(278): len = 157609, overlap = 147
PHY-3002 : Step(279): len = 153156, overlap = 147.75
PHY-3002 : Step(280): len = 148005, overlap = 149
PHY-3002 : Step(281): len = 143375, overlap = 150.25
PHY-3002 : Step(282): len = 139241, overlap = 152.25
PHY-3002 : Step(283): len = 132485, overlap = 159
PHY-3002 : Step(284): len = 127853, overlap = 158.25
PHY-3002 : Step(285): len = 124828, overlap = 160.75
PHY-3002 : Step(286): len = 118398, overlap = 166.75
PHY-3002 : Step(287): len = 111480, overlap = 168.75
PHY-3002 : Step(288): len = 108501, overlap = 170.25
PHY-3002 : Step(289): len = 105281, overlap = 173.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.62165e-06
PHY-3002 : Step(290): len = 109140, overlap = 174.25
PHY-3002 : Step(291): len = 111975, overlap = 172.75
PHY-3002 : Step(292): len = 107104, overlap = 167.25
PHY-3002 : Step(293): len = 105630, overlap = 167.75
PHY-3002 : Step(294): len = 103307, overlap = 172.25
PHY-3002 : Step(295): len = 101129, overlap = 171.75
PHY-3002 : Step(296): len = 98860.8, overlap = 172.5
PHY-3002 : Step(297): len = 95876.8, overlap = 177.75
PHY-3002 : Step(298): len = 92998.6, overlap = 181.5
PHY-3002 : Step(299): len = 90067.4, overlap = 183.25
PHY-3002 : Step(300): len = 86645.9, overlap = 183.5
PHY-3002 : Step(301): len = 83395.7, overlap = 183.75
PHY-3002 : Step(302): len = 80972.4, overlap = 185.5
PHY-3002 : Step(303): len = 78161.1, overlap = 186.75
PHY-3002 : Step(304): len = 74714.9, overlap = 186.5
PHY-3002 : Step(305): len = 72036.2, overlap = 187
PHY-3002 : Step(306): len = 70047, overlap = 189
PHY-3002 : Step(307): len = 65538, overlap = 192
PHY-3002 : Step(308): len = 62010.1, overlap = 192
PHY-3002 : Step(309): len = 60966.8, overlap = 192.5
PHY-3002 : Step(310): len = 58031.8, overlap = 193
PHY-3002 : Step(311): len = 52956.9, overlap = 191.75
PHY-3002 : Step(312): len = 52048.9, overlap = 191.75
PHY-3002 : Step(313): len = 49884.1, overlap = 193.75
PHY-3002 : Step(314): len = 49814.3, overlap = 193.75
PHY-3002 : Step(315): len = 49836.3, overlap = 193
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.24329e-06
PHY-3002 : Step(316): len = 53974.9, overlap = 193.25
PHY-3002 : Step(317): len = 54520.7, overlap = 193
PHY-3002 : Step(318): len = 55826, overlap = 197
PHY-3002 : Step(319): len = 56185.6, overlap = 200.75
PHY-3002 : Step(320): len = 54527.7, overlap = 199
PHY-3002 : Step(321): len = 53647.4, overlap = 174.25
PHY-3002 : Step(322): len = 53312.5, overlap = 172.5
PHY-3002 : Step(323): len = 53359.1, overlap = 173.25
PHY-3002 : Step(324): len = 53455, overlap = 172.5
PHY-3002 : Step(325): len = 53373, overlap = 161.25
PHY-3002 : Step(326): len = 53149.6, overlap = 158.5
PHY-3002 : Step(327): len = 52286.1, overlap = 159.5
PHY-3002 : Step(328): len = 51654.4, overlap = 157.5
PHY-3002 : Step(329): len = 51398.4, overlap = 163.25
PHY-3002 : Step(330): len = 51439, overlap = 165.75
PHY-3002 : Step(331): len = 51657.8, overlap = 168
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.44866e-05
PHY-3002 : Step(332): len = 57020.2, overlap = 152.5
PHY-3002 : Step(333): len = 59082.7, overlap = 150
PHY-3002 : Step(334): len = 60265.7, overlap = 154
PHY-3002 : Step(335): len = 61758.2, overlap = 151.75
PHY-3002 : Step(336): len = 62297.6, overlap = 146.5
PHY-3002 : Step(337): len = 62060.9, overlap = 147.25
PHY-3002 : Step(338): len = 61522.3, overlap = 146.75
PHY-3002 : Step(339): len = 60856, overlap = 150.5
PHY-3002 : Step(340): len = 60636.3, overlap = 151.25
PHY-3002 : Step(341): len = 60441.9, overlap = 149.5
PHY-3002 : Step(342): len = 60233.5, overlap = 151.5
PHY-3002 : Step(343): len = 59716.2, overlap = 151.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.89732e-05
PHY-3002 : Step(344): len = 62985.5, overlap = 151.5
PHY-3002 : Step(345): len = 64111.8, overlap = 151.5
PHY-3002 : Step(346): len = 69264.7, overlap = 142.75
PHY-3002 : Step(347): len = 71881.4, overlap = 142.5
PHY-3002 : Step(348): len = 71015.1, overlap = 144.75
PHY-3002 : Step(349): len = 70698.4, overlap = 142.25
PHY-3002 : Step(350): len = 70275.3, overlap = 149
PHY-3002 : Step(351): len = 69913.7, overlap = 151.5
PHY-3002 : Step(352): len = 69731.8, overlap = 144.75
PHY-3002 : Step(353): len = 69648.7, overlap = 146.75
PHY-3002 : Step(354): len = 69416, overlap = 144.25
PHY-3002 : Step(355): len = 69246, overlap = 148.5
PHY-3002 : Step(356): len = 68508.9, overlap = 146.5
PHY-3002 : Step(357): len = 67810.2, overlap = 143.75
PHY-3002 : Step(358): len = 68098.4, overlap = 140.5
PHY-3002 : Step(359): len = 68491.2, overlap = 137.5
PHY-3002 : Step(360): len = 68783.7, overlap = 133.25
PHY-3002 : Step(361): len = 68473.1, overlap = 133
PHY-3002 : Step(362): len = 67680.6, overlap = 130.25
PHY-3002 : Step(363): len = 67166.3, overlap = 134.75
PHY-3002 : Step(364): len = 67895.4, overlap = 134
PHY-3002 : Step(365): len = 68102.7, overlap = 135.75
PHY-3002 : Step(366): len = 67899, overlap = 138
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.79464e-05
PHY-3002 : Step(367): len = 70360.5, overlap = 129.25
PHY-3002 : Step(368): len = 71455.8, overlap = 133.75
PHY-3002 : Step(369): len = 72995.5, overlap = 135.75
PHY-3002 : Step(370): len = 74400.2, overlap = 135.5
PHY-3002 : Step(371): len = 74053.2, overlap = 136.75
PHY-3002 : Step(372): len = 74027.8, overlap = 141
PHY-3002 : Step(373): len = 74267, overlap = 140.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000115893
PHY-3002 : Step(374): len = 75637.2, overlap = 134
PHY-3002 : Step(375): len = 76300.1, overlap = 131.75
PHY-3002 : Step(376): len = 77374.3, overlap = 131.75
PHY-3002 : Step(377): len = 78906.8, overlap = 127.25
PHY-3002 : Step(378): len = 78794, overlap = 129.25
PHY-3002 : Step(379): len = 78952.2, overlap = 127
PHY-3002 : Step(380): len = 79165.4, overlap = 129.5
PHY-3002 : Step(381): len = 79733.3, overlap = 125.5
PHY-3002 : Step(382): len = 79839.9, overlap = 121.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000231785
PHY-3002 : Step(383): len = 81313.4, overlap = 126
PHY-3002 : Step(384): len = 81897.8, overlap = 124
PHY-3002 : Step(385): len = 82935.7, overlap = 117.25
PHY-3002 : Step(386): len = 82968.8, overlap = 119.5
PHY-3002 : Step(387): len = 83341.5, overlap = 119.75
PHY-3002 : Step(388): len = 83843.7, overlap = 119.75
PHY-3002 : Step(389): len = 84194.7, overlap = 119.75
PHY-3002 : Step(390): len = 84359, overlap = 113
PHY-3002 : Step(391): len = 84836.5, overlap = 117.75
PHY-3002 : Step(392): len = 84799, overlap = 113.25
PHY-3002 : Step(393): len = 85136.9, overlap = 111.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000449112
PHY-3002 : Step(394): len = 85645.4, overlap = 111
PHY-3002 : Step(395): len = 86468.7, overlap = 108.75
PHY-3002 : Step(396): len = 86877.7, overlap = 109
PHY-3002 : Step(397): len = 87479.2, overlap = 109.5
PHY-3002 : Step(398): len = 87539.6, overlap = 109
PHY-3002 : Step(399): len = 88152.7, overlap = 110.75
PHY-3002 : Step(400): len = 88212.7, overlap = 110.5
PHY-3002 : Step(401): len = 88607.4, overlap = 110
PHY-3002 : Step(402): len = 88966.3, overlap = 109.75
PHY-3002 : Step(403): len = 89218.2, overlap = 107.25
PHY-3002 : Step(404): len = 89233.4, overlap = 107.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000771734
PHY-3002 : Step(405): len = 89602.9, overlap = 106.75
PHY-3002 : Step(406): len = 89927.6, overlap = 106.75
PHY-3002 : Step(407): len = 90383.1, overlap = 106.75
PHY-3002 : Step(408): len = 90379.2, overlap = 106.75
PHY-3002 : Step(409): len = 90591.1, overlap = 107.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00115574
PHY-3002 : Step(410): len = 90726.6, overlap = 109.25
PHY-3002 : Step(411): len = 91129.6, overlap = 106.5
PHY-3002 : Step(412): len = 91258, overlap = 108.75
PHY-3002 : Step(413): len = 91486.6, overlap = 108.25
PHY-3002 : Step(414): len = 91543.4, overlap = 107.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013891s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.16268e-06
PHY-3002 : Step(415): len = 109300, overlap = 47.75
PHY-3002 : Step(416): len = 106891, overlap = 49
PHY-3002 : Step(417): len = 104632, overlap = 50
PHY-3002 : Step(418): len = 103177, overlap = 51.5
PHY-3002 : Step(419): len = 102020, overlap = 51.25
PHY-3002 : Step(420): len = 99877.4, overlap = 52.25
PHY-3002 : Step(421): len = 98676.7, overlap = 52
PHY-3002 : Step(422): len = 98069.6, overlap = 51.5
PHY-3002 : Step(423): len = 97415.7, overlap = 50.75
PHY-3002 : Step(424): len = 96930.7, overlap = 50.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03254e-05
PHY-3002 : Step(425): len = 96646.1, overlap = 50.25
PHY-3002 : Step(426): len = 96401.8, overlap = 50.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.06507e-05
PHY-3002 : Step(427): len = 96294.6, overlap = 50.25
PHY-3002 : Step(428): len = 96334.2, overlap = 50
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.13014e-05
PHY-3002 : Step(429): len = 96344.6, overlap = 49.75
PHY-3002 : Step(430): len = 96894.4, overlap = 49
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.38787e-05
PHY-3002 : Step(431): len = 96721.3, overlap = 48.5
PHY-3002 : Step(432): len = 98829.9, overlap = 49.75
PHY-3002 : Step(433): len = 99296, overlap = 50.25
PHY-3002 : Step(434): len = 99540.5, overlap = 50.25
PHY-3002 : Step(435): len = 100318, overlap = 49.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000147757
PHY-3002 : Step(436): len = 100801, overlap = 48.5
PHY-3002 : Step(437): len = 102877, overlap = 47.25
PHY-3002 : Step(438): len = 105948, overlap = 44.25
PHY-3002 : Step(439): len = 106163, overlap = 43.25
PHY-3002 : Step(440): len = 106253, overlap = 37.25
PHY-3002 : Step(441): len = 106461, overlap = 34.75
PHY-3002 : Step(442): len = 106267, overlap = 30.75
PHY-3002 : Step(443): len = 105976, overlap = 29.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000295515
PHY-3002 : Step(444): len = 106954, overlap = 28
PHY-3002 : Step(445): len = 107380, overlap = 26
PHY-3002 : Step(446): len = 107721, overlap = 25.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00059103
PHY-3002 : Step(447): len = 107923, overlap = 24.25
PHY-3002 : Step(448): len = 108337, overlap = 23
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.2818e-05
PHY-3002 : Step(449): len = 108198, overlap = 42.75
PHY-3002 : Step(450): len = 107966, overlap = 39
PHY-3002 : Step(451): len = 107722, overlap = 36.5
PHY-3002 : Step(452): len = 107655, overlap = 34.25
PHY-3002 : Step(453): len = 107692, overlap = 34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000125636
PHY-3002 : Step(454): len = 110044, overlap = 28.5
PHY-3002 : Step(455): len = 110406, overlap = 27.5
PHY-3002 : Step(456): len = 110920, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000251272
PHY-3002 : Step(457): len = 112356, overlap = 22.25
PHY-3002 : Step(458): len = 113015, overlap = 19.75
PHY-3002 : Step(459): len = 113316, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.164500s wall, 0.203125s user + 0.171875s system = 0.375000s CPU (228.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000503841
PHY-3002 : Step(460): len = 118380, overlap = 10.5
PHY-3002 : Step(461): len = 117148, overlap = 11.5
PHY-3002 : Step(462): len = 116466, overlap = 12.75
PHY-3002 : Step(463): len = 116138, overlap = 15.25
PHY-3002 : Step(464): len = 115654, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100768
PHY-3002 : Step(465): len = 116227, overlap = 15.25
PHY-3002 : Step(466): len = 116458, overlap = 16
PHY-3002 : Step(467): len = 116520, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00201536
PHY-3002 : Step(468): len = 116677, overlap = 14.5
PHY-3002 : Step(469): len = 116838, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008498s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (183.9%)

PHY-3001 : Legalized: Len = 119531, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 119583, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 419656, over cnt = 46(0%), over = 53, worst = 2
PHY-1002 : len = 419784, over cnt = 32(0%), over = 34, worst = 2
PHY-1002 : len = 419872, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 419872, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 400632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.095384s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 755 has valid locations, 47 needs to be replaced
PHY-3001 : design contains 853 instances, 740 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8704, tnet num: 1875, tinst num: 853, tnode num: 9593, tedge num: 14539.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1875 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 592 clock pins, and constraint 887 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169202s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (120.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 128898
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(470): len = 128280, overlap = 0
PHY-3002 : Step(471): len = 128175, overlap = 0
PHY-3002 : Step(472): len = 128159, overlap = 0
PHY-3002 : Step(473): len = 128024, overlap = 0
PHY-3002 : Step(474): len = 127951, overlap = 0
PHY-3002 : Step(475): len = 127951, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003616s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.75113e-05
PHY-3002 : Step(476): len = 127944, overlap = 2
PHY-3002 : Step(477): len = 127944, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000195023
PHY-3002 : Step(478): len = 127907, overlap = 1.75
PHY-3002 : Step(479): len = 127907, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000390045
PHY-3002 : Step(480): len = 127901, overlap = 1.75
PHY-3002 : Step(481): len = 127906, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000100186
PHY-3002 : Step(482): len = 127876, overlap = 5
PHY-3002 : Step(483): len = 127876, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018532s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (84.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000707588
PHY-3002 : Step(484): len = 128079, overlap = 2
PHY-3002 : Step(485): len = 128072, overlap = 2.5
PHY-3002 : Step(486): len = 128071, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006136s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (254.7%)

PHY-3001 : Legalized: Len = 128140, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 128132, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  6.111374s wall, 13.125000s user + 3.859375s system = 16.984375s CPU (277.9%)

RUN-1004 : used memory is 410 MB, reserved memory is 389 MB, peak memory is 793 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 637 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 456
PHY-1001 : Pin misalignment score is improved from 456 to 456
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 855 instances
RUN-1001 : 364 mslices, 376 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1877 nets
RUN-1001 : 1356 nets have 2 pins
RUN-1001 : 283 nets have [3 - 5] pins
RUN-1001 : 96 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 402032, over cnt = 88(0%), over = 109, worst = 3
PHY-1002 : len = 402168, over cnt = 77(0%), over = 93, worst = 3
PHY-1002 : len = 402280, over cnt = 58(0%), over = 72, worst = 3
PHY-1002 : len = 402232, over cnt = 50(0%), over = 64, worst = 3
PHY-1002 : len = 366960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.102218s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (214.0%)

PHY-1001 : End global routing;  0.214204s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (153.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.762380s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 35400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.041084s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 577616, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End Routed; 7.436614s wall, 8.609375s user + 0.250000s system = 8.859375s CPU (119.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 575976, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.074306s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 575920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 575920
PHY-1001 : End DR Iter 2; 0.022253s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.267581s wall, 11.203125s user + 0.500000s system = 11.703125s CPU (114.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.718784s wall, 11.734375s user + 0.578125s system = 12.312500s CPU (114.9%)

RUN-1004 : used memory is 427 MB, reserved memory is 413 MB, peak memory is 836 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1365   out of  19600    6.96%
#reg                  255   out of  19600    1.30%
#le                  1456
  #lut only          1201   out of   1456   82.49%
  #reg only            91   out of   1456    6.25%
  #lut&reg            164   out of   1456   11.26%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 855
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1877, pip num: 27501
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1665 valid insts, and 69239 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.019818s wall, 24.390625s user + 0.093750s system = 24.484375s CPU (609.1%)

RUN-1004 : used memory is 419 MB, reserved memory is 394 MB, peak memory is 836 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.417818s wall, 1.375000s user + 0.109375s system = 1.484375s CPU (104.7%)

RUN-1004 : used memory is 548 MB, reserved memory is 532 MB, peak memory is 836 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.290794s wall, 0.281250s user + 0.484375s system = 0.765625s CPU (6.8%)

RUN-1004 : used memory is 577 MB, reserved memory is 562 MB, peak memory is 836 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.891927s wall, 1.765625s user + 0.640625s system = 2.406250s CPU (17.3%)

RUN-1004 : used memory is 441 MB, reserved memory is 416 MB, peak memory is 836 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=40,CLKC2_DIV=120,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=39,CLKC2_CPHASE=119,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(202)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4164/127 useful/useless nets, 3973/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 971 distributor mux.
SYN-1016 : Merged 3363 instances.
SYN-1015 : Optimize round 1, 4636 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4526/231 useful/useless nets, 4338/2172 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2253 better
SYN-1014 : Optimize round 3
SYN-1032 : 4525/0 useful/useless nets, 4337/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.056073s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (100.6%)

RUN-1004 : used memory is 390 MB, reserved memory is 368 MB, peak memory is 836 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3537
  #and               1935
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3321   |215    |266    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5160/8 useful/useless nets, 4716/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4944/0 useful/useless nets, 4500/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7271/0 useful/useless nets, 6836/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5318/0 useful/useless nets, 4883/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 27 macro adder
SYN-1032 : 7675/12 useful/useless nets, 7240/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1520 (3.25), #lev = 28 (4.07)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6526 instances into 1028 LUTs, name keeping = 26%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2158/0 useful/useless nets, 1723/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2155/0 useful/useless nets, 1720/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 13 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1023 LUT to BLE ...
SYN-4008 : Packed 1023 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 39 SEQ (1118 nodes)...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 884 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1094/1357 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1325   out of  19600    6.76%
#reg                  218   out of  19600    1.11%
#le                  1396
  #lut only          1178   out of   1396   84.38%
  #reg only            71   out of   1396    5.09%
  #lut&reg            147   out of   1396   10.53%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1396  |1325  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.683314s wall, 5.671875s user + 0.046875s system = 5.718750s CPU (100.6%)

RUN-1004 : used memory is 411 MB, reserved memory is 389 MB, peak memory is 836 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (85 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 817 instances
RUN-1001 : 351 mslices, 351 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1840 nets
RUN-1001 : 1377 nets have 2 pins
RUN-1001 : 274 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 815 instances, 702 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8454, tnet num: 1838, tinst num: 815, tnode num: 9204, tedge num: 14162.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 520 clock pins, and constraint 748 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160725s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 560661
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(487): len = 443680, overlap = 139.5
PHY-3002 : Step(488): len = 365267, overlap = 139.5
PHY-3002 : Step(489): len = 334033, overlap = 139.5
PHY-3002 : Step(490): len = 271337, overlap = 139.5
PHY-3002 : Step(491): len = 246094, overlap = 139.5
PHY-3002 : Step(492): len = 230315, overlap = 135
PHY-3002 : Step(493): len = 222406, overlap = 137.25
PHY-3002 : Step(494): len = 193564, overlap = 140.25
PHY-3002 : Step(495): len = 176929, overlap = 147
PHY-3002 : Step(496): len = 169931, overlap = 149
PHY-3002 : Step(497): len = 166630, overlap = 147.25
PHY-3002 : Step(498): len = 164016, overlap = 148.75
PHY-3002 : Step(499): len = 157786, overlap = 153.25
PHY-3002 : Step(500): len = 150597, overlap = 155.5
PHY-3002 : Step(501): len = 147189, overlap = 153.25
PHY-3002 : Step(502): len = 142166, overlap = 157
PHY-3002 : Step(503): len = 137158, overlap = 160.25
PHY-3002 : Step(504): len = 132734, overlap = 160.5
PHY-3002 : Step(505): len = 129289, overlap = 163
PHY-3002 : Step(506): len = 124439, overlap = 168
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.86779e-06
PHY-3002 : Step(507): len = 123637, overlap = 163.5
PHY-3002 : Step(508): len = 119460, overlap = 156
PHY-3002 : Step(509): len = 117313, overlap = 154.25
PHY-3002 : Step(510): len = 116532, overlap = 154.75
PHY-3002 : Step(511): len = 115180, overlap = 155.25
PHY-3002 : Step(512): len = 113145, overlap = 155.5
PHY-3002 : Step(513): len = 110006, overlap = 158.25
PHY-3002 : Step(514): len = 107034, overlap = 153.75
PHY-3002 : Step(515): len = 103220, overlap = 161.25
PHY-3002 : Step(516): len = 98013.2, overlap = 160
PHY-3002 : Step(517): len = 95052.6, overlap = 161
PHY-3002 : Step(518): len = 92209.4, overlap = 161.5
PHY-3002 : Step(519): len = 87784.7, overlap = 161.5
PHY-3002 : Step(520): len = 84511.5, overlap = 161.75
PHY-3002 : Step(521): len = 81904, overlap = 159.5
PHY-3002 : Step(522): len = 77005.3, overlap = 157.75
PHY-3002 : Step(523): len = 72276.8, overlap = 158.5
PHY-3002 : Step(524): len = 70551.8, overlap = 158.25
PHY-3002 : Step(525): len = 68352, overlap = 159
PHY-3002 : Step(526): len = 57925.1, overlap = 163.75
PHY-3002 : Step(527): len = 53928.2, overlap = 165.5
PHY-3002 : Step(528): len = 52236.9, overlap = 165.25
PHY-3002 : Step(529): len = 51359.3, overlap = 166
PHY-3002 : Step(530): len = 50620.2, overlap = 165
PHY-3002 : Step(531): len = 49116, overlap = 164.75
PHY-3002 : Step(532): len = 47314.3, overlap = 165.5
PHY-3002 : Step(533): len = 47203.5, overlap = 165.75
PHY-3002 : Step(534): len = 47210.9, overlap = 165
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.73558e-06
PHY-3002 : Step(535): len = 50589.5, overlap = 164.5
PHY-3002 : Step(536): len = 51106.4, overlap = 164.5
PHY-3002 : Step(537): len = 52571.4, overlap = 159.75
PHY-3002 : Step(538): len = 52464.9, overlap = 153
PHY-3002 : Step(539): len = 51608.4, overlap = 153
PHY-3002 : Step(540): len = 51254, overlap = 148.75
PHY-3002 : Step(541): len = 51088.4, overlap = 149
PHY-3002 : Step(542): len = 50790.2, overlap = 148.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.54712e-05
PHY-3002 : Step(543): len = 57277.5, overlap = 146.5
PHY-3002 : Step(544): len = 57844.9, overlap = 144.25
PHY-3002 : Step(545): len = 58706.3, overlap = 140.25
PHY-3002 : Step(546): len = 58680.2, overlap = 140.5
PHY-3002 : Step(547): len = 58940.7, overlap = 138.25
PHY-3002 : Step(548): len = 59256.2, overlap = 138.75
PHY-3002 : Step(549): len = 59263.9, overlap = 139
PHY-3002 : Step(550): len = 58964.7, overlap = 148.5
PHY-3002 : Step(551): len = 58360.1, overlap = 148.25
PHY-3002 : Step(552): len = 58164.5, overlap = 141.75
PHY-3002 : Step(553): len = 58081.6, overlap = 143.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.09423e-05
PHY-3002 : Step(554): len = 61706.3, overlap = 148
PHY-3002 : Step(555): len = 62464.2, overlap = 143.25
PHY-3002 : Step(556): len = 63731.6, overlap = 137.75
PHY-3002 : Step(557): len = 65236.2, overlap = 147.5
PHY-3002 : Step(558): len = 65937.7, overlap = 146.5
PHY-3002 : Step(559): len = 66834.7, overlap = 150.75
PHY-3002 : Step(560): len = 66853.2, overlap = 151
PHY-3002 : Step(561): len = 67306.6, overlap = 150.5
PHY-3002 : Step(562): len = 67638.1, overlap = 145.75
PHY-3002 : Step(563): len = 67175.8, overlap = 147.75
PHY-3002 : Step(564): len = 66823.3, overlap = 143.25
PHY-3002 : Step(565): len = 66705.9, overlap = 143.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.18846e-05
PHY-3002 : Step(566): len = 69074, overlap = 134.25
PHY-3002 : Step(567): len = 70155.4, overlap = 136.5
PHY-3002 : Step(568): len = 71377.6, overlap = 136.5
PHY-3002 : Step(569): len = 72459.2, overlap = 134
PHY-3002 : Step(570): len = 72906.5, overlap = 134
PHY-3002 : Step(571): len = 73314.1, overlap = 127.25
PHY-3002 : Step(572): len = 73470.6, overlap = 122.75
PHY-3002 : Step(573): len = 73673.6, overlap = 127.25
PHY-3002 : Step(574): len = 74124.2, overlap = 131.25
PHY-3002 : Step(575): len = 74183.5, overlap = 129.25
PHY-3002 : Step(576): len = 74294.2, overlap = 130.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000123769
PHY-3002 : Step(577): len = 75710.7, overlap = 130.5
PHY-3002 : Step(578): len = 76541.6, overlap = 126
PHY-3002 : Step(579): len = 77492, overlap = 126
PHY-3002 : Step(580): len = 78594.8, overlap = 130.25
PHY-3002 : Step(581): len = 79066.4, overlap = 128
PHY-3002 : Step(582): len = 79517.9, overlap = 127.75
PHY-3002 : Step(583): len = 79851.7, overlap = 127.75
PHY-3002 : Step(584): len = 80215.3, overlap = 132.25
PHY-3002 : Step(585): len = 81392.2, overlap = 124.5
PHY-3002 : Step(586): len = 82092.7, overlap = 124.75
PHY-3002 : Step(587): len = 82107, overlap = 124.5
PHY-3002 : Step(588): len = 81945.4, overlap = 125.75
PHY-3002 : Step(589): len = 81754.8, overlap = 127.25
PHY-3002 : Step(590): len = 81860.5, overlap = 122.5
PHY-3002 : Step(591): len = 82074.8, overlap = 120.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000247539
PHY-3002 : Step(592): len = 83034.2, overlap = 120
PHY-3002 : Step(593): len = 83722.8, overlap = 113.5
PHY-3002 : Step(594): len = 84435.1, overlap = 113.5
PHY-3002 : Step(595): len = 85002.1, overlap = 109
PHY-3002 : Step(596): len = 85457.4, overlap = 109
PHY-3002 : Step(597): len = 85891.1, overlap = 106.75
PHY-3002 : Step(598): len = 86230.7, overlap = 102.5
PHY-3002 : Step(599): len = 86396.7, overlap = 102.5
PHY-3002 : Step(600): len = 86700.3, overlap = 104.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000383849
PHY-3002 : Step(601): len = 86940, overlap = 104.75
PHY-3002 : Step(602): len = 87453.9, overlap = 105
PHY-3002 : Step(603): len = 87907.6, overlap = 105
PHY-3002 : Step(604): len = 88196.7, overlap = 105
PHY-3002 : Step(605): len = 88367.8, overlap = 104.75
PHY-3002 : Step(606): len = 88647.4, overlap = 106.75
PHY-3002 : Step(607): len = 88942.1, overlap = 106.75
PHY-3002 : Step(608): len = 89209.4, overlap = 109
PHY-3002 : Step(609): len = 89348.4, overlap = 109
PHY-3002 : Step(610): len = 89548.2, overlap = 108.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000560487
PHY-3002 : Step(611): len = 89684.4, overlap = 109
PHY-3002 : Step(612): len = 90286, overlap = 108.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000710658
PHY-3002 : Step(613): len = 90348.4, overlap = 108.75
PHY-3002 : Step(614): len = 90930.1, overlap = 108
PHY-3002 : Step(615): len = 91991.6, overlap = 106.25
PHY-3002 : Step(616): len = 92199.7, overlap = 106.25
PHY-3002 : Step(617): len = 92351.9, overlap = 105.75
PHY-3002 : Step(618): len = 92590.9, overlap = 108.25
PHY-3002 : Step(619): len = 92778.8, overlap = 108
PHY-3002 : Step(620): len = 93031.7, overlap = 107.75
PHY-3002 : Step(621): len = 93267.8, overlap = 107.75
PHY-3002 : Step(622): len = 93451.5, overlap = 110
PHY-3002 : Step(623): len = 93615, overlap = 109.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000892277
PHY-3002 : Step(624): len = 93734.8, overlap = 109.75
PHY-3002 : Step(625): len = 94157.3, overlap = 107.25
PHY-3002 : Step(626): len = 94551.8, overlap = 109.25
PHY-3002 : Step(627): len = 94583.6, overlap = 109
PHY-3002 : Step(628): len = 94682, overlap = 111.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00109735
PHY-3002 : Step(629): len = 94757.2, overlap = 111.25
PHY-3002 : Step(630): len = 95153.1, overlap = 108.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00125523
PHY-3002 : Step(631): len = 95188.7, overlap = 108.75
PHY-3002 : Step(632): len = 95490.5, overlap = 108.75
PHY-3002 : Step(633): len = 95936.4, overlap = 112.5
PHY-3002 : Step(634): len = 96029.8, overlap = 112.5
PHY-3002 : Step(635): len = 96189.1, overlap = 111.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014631s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.89394e-06
PHY-3002 : Step(636): len = 114465, overlap = 46
PHY-3002 : Step(637): len = 111628, overlap = 44
PHY-3002 : Step(638): len = 109424, overlap = 43.5
PHY-3002 : Step(639): len = 108135, overlap = 44
PHY-3002 : Step(640): len = 104862, overlap = 47.75
PHY-3002 : Step(641): len = 102611, overlap = 52
PHY-3002 : Step(642): len = 101290, overlap = 53.5
PHY-3002 : Step(643): len = 100110, overlap = 54.25
PHY-3002 : Step(644): len = 98956.5, overlap = 54.25
PHY-3002 : Step(645): len = 97346.9, overlap = 54
PHY-3002 : Step(646): len = 96308.7, overlap = 53.75
PHY-3002 : Step(647): len = 95647.2, overlap = 53.75
PHY-3002 : Step(648): len = 95112.1, overlap = 54
PHY-3002 : Step(649): len = 94598.5, overlap = 54.25
PHY-3002 : Step(650): len = 94106.1, overlap = 54.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.37879e-05
PHY-3002 : Step(651): len = 94036.3, overlap = 54.25
PHY-3002 : Step(652): len = 94059.7, overlap = 54.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.75758e-05
PHY-3002 : Step(653): len = 94072.2, overlap = 54.25
PHY-3002 : Step(654): len = 94315.7, overlap = 54
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.62702e-05
PHY-3002 : Step(655): len = 94494.3, overlap = 54
PHY-3002 : Step(656): len = 96282.3, overlap = 53.5
PHY-3002 : Step(657): len = 97182.9, overlap = 53
PHY-3002 : Step(658): len = 96998.5, overlap = 52.75
PHY-3002 : Step(659): len = 97009.5, overlap = 52.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.25403e-05
PHY-3002 : Step(660): len = 97431.7, overlap = 52.75
PHY-3002 : Step(661): len = 98795, overlap = 52.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000185081
PHY-3002 : Step(662): len = 99856.5, overlap = 52
PHY-3002 : Step(663): len = 103359, overlap = 50.75
PHY-3002 : Step(664): len = 105373, overlap = 45.5
PHY-3002 : Step(665): len = 106262, overlap = 42.5
PHY-3002 : Step(666): len = 106998, overlap = 36.25
PHY-3002 : Step(667): len = 107284, overlap = 32.25
PHY-3002 : Step(668): len = 107717, overlap = 26.75
PHY-3002 : Step(669): len = 107464, overlap = 26
PHY-3002 : Step(670): len = 106848, overlap = 25.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000370161
PHY-3002 : Step(671): len = 107863, overlap = 23.5
PHY-3002 : Step(672): len = 108180, overlap = 22.25
PHY-3002 : Step(673): len = 108697, overlap = 21.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000740323
PHY-3002 : Step(674): len = 109358, overlap = 20.5
PHY-3002 : Step(675): len = 109659, overlap = 20.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.20352e-05
PHY-3002 : Step(676): len = 108480, overlap = 36
PHY-3002 : Step(677): len = 108067, overlap = 36.75
PHY-3002 : Step(678): len = 107975, overlap = 38.5
PHY-3002 : Step(679): len = 108049, overlap = 37.75
PHY-3002 : Step(680): len = 107958, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00016407
PHY-3002 : Step(681): len = 109601, overlap = 33.75
PHY-3002 : Step(682): len = 110188, overlap = 29.25
PHY-3002 : Step(683): len = 110886, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000328141
PHY-3002 : Step(684): len = 111866, overlap = 26.25
PHY-3002 : Step(685): len = 112635, overlap = 24
PHY-3002 : Step(686): len = 112697, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.150182s wall, 0.171875s user + 0.156250s system = 0.328125s CPU (218.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000474663
PHY-3002 : Step(687): len = 118373, overlap = 9.75
PHY-3002 : Step(688): len = 116724, overlap = 15
PHY-3002 : Step(689): len = 115690, overlap = 16.5
PHY-3002 : Step(690): len = 115419, overlap = 18.25
PHY-3002 : Step(691): len = 115221, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000949327
PHY-3002 : Step(692): len = 115684, overlap = 18.25
PHY-3002 : Step(693): len = 115714, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00189865
PHY-3002 : Step(694): len = 116035, overlap = 18.25
PHY-3002 : Step(695): len = 116142, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007788s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (200.6%)

PHY-3001 : Legalized: Len = 118151, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 118255, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 440912, over cnt = 41(0%), over = 50, worst = 3
PHY-1002 : len = 441072, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 441088, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 441088, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 441104, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 421736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.101229s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (169.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 755 has valid locations, 46 needs to be replaced
PHY-3001 : design contains 852 instances, 739 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8699, tnet num: 1875, tinst num: 852, tnode num: 9598, tedge num: 14554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1875 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 594 clock pins, and constraint 897 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166913s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (131.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 127898
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(696): len = 127442, overlap = 0
PHY-3002 : Step(697): len = 127430, overlap = 0
PHY-3002 : Step(698): len = 127337, overlap = 0
PHY-3002 : Step(699): len = 127017, overlap = 0
PHY-3002 : Step(700): len = 127017, overlap = 0
PHY-3002 : Step(701): len = 126880, overlap = 0.25
PHY-3002 : Step(702): len = 126880, overlap = 0.25
PHY-3002 : Step(703): len = 126855, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003963s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (394.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00192666
PHY-3002 : Step(704): len = 126796, overlap = 4
PHY-3002 : Step(705): len = 126796, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00385332
PHY-3002 : Step(706): len = 126778, overlap = 4
PHY-3002 : Step(707): len = 126789, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00770665
PHY-3002 : Step(708): len = 126741, overlap = 3.5
PHY-3002 : Step(709): len = 126741, overlap = 3.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000124659
PHY-3002 : Step(710): len = 126733, overlap = 5
PHY-3002 : Step(711): len = 126733, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000249317
PHY-3002 : Step(712): len = 126696, overlap = 5.25
PHY-3002 : Step(713): len = 126696, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000498634
PHY-3002 : Step(714): len = 126735, overlap = 3.5
PHY-3002 : Step(715): len = 126735, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022992s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (203.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00140433
PHY-3002 : Step(716): len = 126826, overlap = 2
PHY-3002 : Step(717): len = 126870, overlap = 2.25
PHY-3002 : Step(718): len = 126870, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005505s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (283.8%)

PHY-3001 : Legalized: Len = 127100, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 127146, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  6.246631s wall, 13.203125s user + 4.140625s system = 17.343750s CPU (277.6%)

RUN-1004 : used memory is 458 MB, reserved memory is 437 MB, peak memory is 836 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 634 to 471
PHY-1001 : Pin misalignment score is improved from 471 to 460
PHY-1001 : Pin misalignment score is improved from 460 to 459
PHY-1001 : Pin misalignment score is improved from 459 to 459
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 854 instances
RUN-1001 : 372 mslices, 367 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1877 nets
RUN-1001 : 1356 nets have 2 pins
RUN-1001 : 282 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 77 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 424304, over cnt = 55(0%), over = 65, worst = 2
PHY-1002 : len = 424496, over cnt = 33(0%), over = 38, worst = 2
PHY-1002 : len = 424480, over cnt = 24(0%), over = 28, worst = 2
PHY-1002 : len = 424472, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 410456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.088619s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (141.1%)

PHY-1001 : End global routing;  0.195802s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (119.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.383115s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 608312, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End Routed; 6.969650s wall, 8.140625s user + 0.203125s system = 8.343750s CPU (119.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 606072, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.084531s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (147.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 606032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 606032
PHY-1001 : End DR Iter 2; 0.026979s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.360012s wall, 10.296875s user + 0.500000s system = 10.796875s CPU (115.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.804608s wall, 10.765625s user + 0.562500s system = 11.328125s CPU (115.5%)

RUN-1004 : used memory is 469 MB, reserved memory is 449 MB, peak memory is 865 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1363   out of  19600    6.95%
#reg                  255   out of  19600    1.30%
#le                  1452
  #lut only          1197   out of   1452   82.44%
  #reg only            89   out of   1452    6.13%
  #lut&reg            166   out of   1452   11.43%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 854
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1877, pip num: 27965
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1669 valid insts, and 69962 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.785078s wall, 24.234375s user + 0.046875s system = 24.281250s CPU (641.5%)

RUN-1004 : used memory is 483 MB, reserved memory is 464 MB, peak memory is 865 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.401096s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (101.5%)

RUN-1004 : used memory is 590 MB, reserved memory is 573 MB, peak memory is 865 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.329820s wall, 0.328125s user + 0.593750s system = 0.921875s CPU (8.1%)

RUN-1004 : used memory is 619 MB, reserved memory is 604 MB, peak memory is 865 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.899474s wall, 1.812500s user + 0.687500s system = 2.500000s CPU (18.0%)

RUN-1004 : used memory is 513 MB, reserved memory is 493 MB, peak memory is 865 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
