#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr  8 12:30:22 2020
# Process ID: 8460
# Current directory: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_16
# Command line: vivado.exe -log fir8_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fir8_test.tcl -notrace
# Log file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_16/fir8_test.vdi
# Journal file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_16\vivado.jou
#-----------------------------------------------------------
source fir8_test.tcl -notrace
Command: link_design -top fir8_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 565.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
Finished Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 687.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 691.445 ; gain = 390.914
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 707.418 ; gain = 15.973

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 133deaecc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1243.027 ; gain = 535.609

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 140a4d23b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1437.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 182a3d540

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.370 . Memory (MB): peak = 1437.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 68 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11c04b233

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.504 . Memory (MB): peak = 1437.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 14 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 11c04b233

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.560 . Memory (MB): peak = 1437.570 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11c04b233

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 1437.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11c04b233

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.647 . Memory (MB): peak = 1437.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              0  |
|  Constant propagation         |               8  |              68  |                                              0  |
|  Sweep                        |              14  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1437.570 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15a727663

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.841 . Memory (MB): peak = 1437.570 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.433 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 15a727663

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1580.898 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15a727663

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1580.898 ; gain = 143.328

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15a727663

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.898 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15a727663

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1580.898 ; gain = 889.453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_16/fir8_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
Command: report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_16/fir8_test_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1580.898 ; gain = 0.000
Command: place_design -directive SSI_HighUtilSLRs
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep__4_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'SSI_HighUtilSLRs' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c150e5bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1580.898 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c6192ee2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bc7c2ae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bc7c2ae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bc7c2ae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ac730c35

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 115f0ae31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1e57eca7b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e57eca7b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ceb9ff7a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1834a0699

Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22e6f6c2c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a481786a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1beb347ec

Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 181f537fb

Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b265aeaa

Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 129c7c274

Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1dcde3c46

Time (s): cpu = 00:00:19 ; elapsed = 00:01:13 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1dcde3c46

Time (s): cpu = 00:00:19 ; elapsed = 00:01:13 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d7c36a99

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d7c36a99

Time (s): cpu = 00:00:19 ; elapsed = 00:01:14 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.004. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b714c0c6

Time (s): cpu = 00:01:03 ; elapsed = 00:02:06 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b714c0c6

Time (s): cpu = 00:01:03 ; elapsed = 00:02:06 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b714c0c6

Time (s): cpu = 00:01:03 ; elapsed = 00:02:06 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b714c0c6

Time (s): cpu = 00:01:03 ; elapsed = 00:02:06 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1c0a48cba

Time (s): cpu = 00:01:03 ; elapsed = 00:02:06 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0a48cba

Time (s): cpu = 00:01:03 ; elapsed = 00:02:06 . Memory (MB): peak = 1580.898 ; gain = 0.000
Ending Placer Task | Checksum: 15e732cd7

Time (s): cpu = 00:01:03 ; elapsed = 00:02:06 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:02:08 . Memory (MB): peak = 1580.898 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_16/fir8_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fir8_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fir8_test_utilization_placed.rpt -pb fir8_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fir8_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1580.898 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.169 | TNS=-0.266 |
Phase 1 Physical Synthesis Initialization | Checksum: dc9fc796

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: dc9fc796

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.169 | TNS=-0.266 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-0.118 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 1b74585b0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 89 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep_n_0_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_rep_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_7__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_7__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___25_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___31_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_4_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_8__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_8__2
INFO: [Physopt 32-663] Processed net fir_filter_i4/i___17_i_5__3_n_0.  Re-placed instance fir_filter_i4/i___17_i_5__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___30_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_6__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_6__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_2__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_2__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___30_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_2_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][4].  Did not re-place instance fir_filter_i4/p_data_reg[2][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_5__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_5__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___29_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___29_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_6__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_6__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_1_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][2].  Did not re-place instance fir_filter_i4/p_data_reg[2][2]
INFO: [Physopt 32-663] Processed net fir_filter_i4/i___22_i_4__2_n_0.  Re-placed instance fir_filter_i4/i___22_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_5_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_2__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_2__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][1].  Re-placed instance fir_filter_i4/p_data_reg[2][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___25_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___26_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___26_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___22_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_7__2_n_0.  Did not re-place instance fir_filter_i4/i___19_i_7__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_rep__0_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_7_n_0.  Did not re-place instance fir_filter_i4/i___18_i_7
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_4_n_0.  Did not re-place instance fir_filter_i4/i___25_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___31_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___31_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][5].  Did not re-place instance fir_filter_i4/p_data_reg[2][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_8_n_0.  Did not re-place instance fir_filter_i4/i___18_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_8__2_n_0.  Did not re-place instance fir_filter_i4/i___19_i_8__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_5__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_5__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___22_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___30_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_1_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][7].  Did not re-place instance fir_filter_i4/p_data_reg[2][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___19_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_4_n_0.  Did not re-place instance fir_filter_i4/i___17_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___18_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_6_n_0.  Did not re-place instance fir_filter_i4/i___17_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___25_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][3].  Did not re-place instance fir_filter_i4/p_data_reg[2][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___19_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___18_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_2__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_2__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_2__3_n_0.  Did not re-place instance fir_filter_i4/i___19_i_2__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_4_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___25_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___31_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___21_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___21_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__25_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__25_i_3
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][9].  Re-placed instance fir_filter_i4/p_data_reg[2][9]
INFO: [Physopt 32-663] Processed net fir_filter_i4/i___24_i_4__2_n_0.  Re-placed instance fir_filter_i4/i___24_i_4__2
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[5][4].  Re-placed instance fir_filter_i4/p_data_reg[5][4]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][8].  Re-placed instance fir_filter_i4/p_data_reg[2][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_1__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_1__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___25_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_4__4_n_0.  Did not re-place instance fir_filter_i4/i___24_i_4__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_2_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[5][2].  Did not re-place instance fir_filter_i4/p_data_reg[5][2]
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 7 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-0.118 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 182483a07

Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 85 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep_n_0_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_rep_replica/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 1f95c8611

Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 6 Rewire | Checksum: 1f95c8611

Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 10 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep_n_0_repN. Net driver fir_filter_i4/r_coeff_reg[4][3]_rep_replica was replaced.
INFO: [Physopt 32-571] Net fir_filter_i4/p_data_reg[2][4] was not replicated.
INFO: [Physopt 32-571] Net fir_filter_i4/p_data_reg[2][2] was not replicated.
INFO: [Physopt 32-571] Net fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0_repN was not replicated.
INFO: [Physopt 32-571] Net fir_filter_i4/p_data_reg[2][7] was not replicated.
INFO: [Physopt 32-571] Net fir_filter_i4/p_data_reg[2][3] was not replicated.
INFO: [Physopt 32-571] Net fir_filter_i4/p_data_reg[2][1] was not replicated.
INFO: [Physopt 32-571] Net fir_filter_i4/p_data_reg[5][4] was not replicated.
INFO: [Physopt 32-571] Net fir_filter_i4/p_data_reg[5][2] was not replicated.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.100 | TNS=-0.100 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 18a6c7810

Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 18a6c7810

Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 82 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep_n_0_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_rep_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___25_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___30_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___31_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_4_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_6__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_6__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___30_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_5__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_5__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_7__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_7__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][4].  Did not re-place instance fir_filter_i4/p_data_reg[2][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_8__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_8__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_2_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][2].  Did not re-place instance fir_filter_i4/p_data_reg[2][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_6__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_6__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_1_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_2__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_2__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_5_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_2__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_2__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___29_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___29_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_5__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_5__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___22_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_7__2_n_0.  Did not re-place instance fir_filter_i4/i___19_i_7__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___25_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_rep__0_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_7_n_0.  Did not re-place instance fir_filter_i4/i___18_i_7
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_4_n_0.  Did not re-place instance fir_filter_i4/i___25_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___31_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___26_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___26_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][5].  Did not re-place instance fir_filter_i4/p_data_reg[2][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_8_n_0.  Did not re-place instance fir_filter_i4/i___18_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___31_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_5__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_5__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_8__2_n_0.  Did not re-place instance fir_filter_i4/i___19_i_8__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___22_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_4__1_n_0.  Did not re-place instance fir_filter_i4/i___24_i_4__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___30_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][7].  Did not re-place instance fir_filter_i4/p_data_reg[2][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___19_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_4_n_0.  Did not re-place instance fir_filter_i4/i___17_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_1_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___18_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_6_n_0.  Did not re-place instance fir_filter_i4/i___17_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___25_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][3].  Did not re-place instance fir_filter_i4/p_data_reg[2][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___19_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___18_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_2__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_2__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___31_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___25_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][1].  Did not re-place instance fir_filter_i4/p_data_reg[2][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___22_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[5][4].  Did not re-place instance fir_filter_i4/p_data_reg[5][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_4_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___21_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___21_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__25_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__25_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[5][2].  Did not re-place instance fir_filter_i4/p_data_reg[5][2]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 195185d16

Time (s): cpu = 00:00:40 ; elapsed = 00:02:31 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 82 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep_n_0_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_rep_replica/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:00:43 ; elapsed = 00:02:41 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 11 Rewire | Checksum: 15fbfee89

Time (s): cpu = 00:00:43 ; elapsed = 00:02:41 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Critical Cell Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:00:43 ; elapsed = 00:02:41 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:00:43 ; elapsed = 00:02:41 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:00:43 ; elapsed = 00:02:41 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 82 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep_n_0_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_rep_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___25_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___30_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___31_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_4_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_6__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_6__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___30_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_5__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_5__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_7__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_7__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][4].  Did not re-place instance fir_filter_i4/p_data_reg[2][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_8__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_8__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_2_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][2].  Did not re-place instance fir_filter_i4/p_data_reg[2][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_6__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_6__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_1_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_2__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_2__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_5_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_2__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_2__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___29_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___29_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_5__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_5__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___22_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_7__2_n_0.  Did not re-place instance fir_filter_i4/i___19_i_7__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___25_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_rep__0_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_7_n_0.  Did not re-place instance fir_filter_i4/i___18_i_7
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_4_n_0.  Did not re-place instance fir_filter_i4/i___25_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___31_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___26_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___26_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][5].  Did not re-place instance fir_filter_i4/p_data_reg[2][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_8_n_0.  Did not re-place instance fir_filter_i4/i___18_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___31_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_5__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_5__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_8__2_n_0.  Did not re-place instance fir_filter_i4/i___19_i_8__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___22_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_4__1_n_0.  Did not re-place instance fir_filter_i4/i___24_i_4__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___30_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][7].  Did not re-place instance fir_filter_i4/p_data_reg[2][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___19_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_4_n_0.  Did not re-place instance fir_filter_i4/i___17_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_1_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___18_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_6_n_0.  Did not re-place instance fir_filter_i4/i___17_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___25_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][3].  Did not re-place instance fir_filter_i4/p_data_reg[2][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___19_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___18_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_2__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_2__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___31_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___25_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[2][1].  Did not re-place instance fir_filter_i4/p_data_reg[2][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___22_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[5][4].  Did not re-place instance fir_filter_i4/p_data_reg[5][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_4_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___21_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___21_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__25_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__25_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[5][2].  Did not re-place instance fir_filter_i4/p_data_reg[5][2]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 195185d16

Time (s): cpu = 00:00:57 ; elapsed = 00:03:28 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 82 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep_n_0_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_rep_replica/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 17 Rewire | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 59 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 23 nets.  Swapped 364 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 364 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.175 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.175 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.175 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.175 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.056  |          0.445  |            2  |              0  |                     2  |           0  |           3  |  00:00:02  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     7  |           0  |           3  |  00:02:39  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:51  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.013  |          0.017  |            0  |              0  |                     1  |           0  |           3  |  00:00:01  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.276  |          0.100  |            0  |              0  |                    23  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.345  |          0.563  |            2  |              0  |                    33  |           0  |          29  |  00:03:32  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1580.898 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 15fbfee89

Time (s): cpu = 00:01:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
440 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:03:37 . Memory (MB): peak = 1580.898 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.287 . Memory (MB): peak = 1580.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_16/fir8_test_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1679a35b ConstDB: 0 ShapeSum: 28a96e01 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17e87eb13

Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 1580.898 ; gain = 0.000
Post Restoration Checksum: NetGraph: d6622033 NumContArr: a825cae0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17e87eb13

Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17e87eb13

Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 1580.898 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17e87eb13

Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 1580.898 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 967a6c4f

Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 1585.273 ; gain = 4.375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.177  | TNS=0.000  | WHS=-1.550 | THS=-168.416|

Phase 2 Router Initialization | Checksum: a414c640

Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 1585.273 ; gain = 4.375

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 839
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 839
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2438b2cfd

Time (s): cpu = 00:00:53 ; elapsed = 00:01:20 . Memory (MB): peak = 1585.293 ; gain = 4.395

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 382
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.040 | TNS=-0.040 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dc28cfc7

Time (s): cpu = 00:00:58 ; elapsed = 00:01:27 . Memory (MB): peak = 1585.301 ; gain = 4.402

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.024 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15ce5a321

Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 1585.301 ; gain = 4.402

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.079  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d8d97756

Time (s): cpu = 00:01:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1585.301 ; gain = 4.402
Phase 4 Rip-up And Reroute | Checksum: 1d8d97756

Time (s): cpu = 00:01:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1585.301 ; gain = 4.402

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d8d97756

Time (s): cpu = 00:01:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1585.301 ; gain = 4.402

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d8d97756

Time (s): cpu = 00:01:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1585.301 ; gain = 4.402
Phase 5 Delay and Skew Optimization | Checksum: 1d8d97756

Time (s): cpu = 00:01:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1585.301 ; gain = 4.402

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d4a26698

Time (s): cpu = 00:01:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1585.309 ; gain = 4.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.158  | TNS=0.000  | WHS=0.178  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d4a26698

Time (s): cpu = 00:01:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1585.309 ; gain = 4.410
Phase 6 Post Hold Fix | Checksum: 1d4a26698

Time (s): cpu = 00:01:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1585.309 ; gain = 4.410

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.262776 %
  Global Horizontal Routing Utilization  = 0.277069 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 151855d07

Time (s): cpu = 00:01:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1585.309 ; gain = 4.410

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 151855d07

Time (s): cpu = 00:01:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1587.320 ; gain = 6.422

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 180fdd401

Time (s): cpu = 00:01:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1587.320 ; gain = 6.422

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.158  | TNS=0.000  | WHS=0.178  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 12745209b

Time (s): cpu = 00:01:04 ; elapsed = 00:01:33 . Memory (MB): peak = 1587.320 ; gain = 6.422
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 1587.320 ; gain = 6.422

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
460 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:37 . Memory (MB): peak = 1587.320 ; gain = 6.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.320 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.287 . Memory (MB): peak = 1587.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_16/fir8_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
Command: report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_16/fir8_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
Command: report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_16/fir8_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
Command: report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
474 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fir8_test_route_status.rpt -pb fir8_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fir8_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fir8_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fir8_test_bus_skew_routed.rpt -pb fir8_test_bus_skew_routed.pb -rpx fir8_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 12:39:05 2020...
