-- ed_sim_pll_ref_clk_source.vhd

-- Generated using ACDS version 22.2 94

library IEEE;
library altera_avalon_clock_source_191;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ed_sim_pll_ref_clk_source is
	generic (
		CLOCK_RATE : positive := 33333000;
		CLOCK_UNIT : positive := 1
	);
	port (
		clk : out std_logic   -- clk.clk
	);
end entity ed_sim_pll_ref_clk_source;

architecture rtl of ed_sim_pll_ref_clk_source is
	component altera_avalon_clock_source_cmp is
		generic (
			CLOCK_RATE : positive := 10;
			CLOCK_UNIT : positive := 1000000
		);
		port (
			clk : out std_logic   -- clk
		);
	end component altera_avalon_clock_source_cmp;

	for pll_ref_clk_source : altera_avalon_clock_source_cmp
		use entity altera_avalon_clock_source_191.altera_avalon_clock_source;
begin

	pll_ref_clk_source : component altera_avalon_clock_source_cmp
		generic map (
			CLOCK_RATE => CLOCK_RATE,
			CLOCK_UNIT => CLOCK_UNIT
		)
		port map (
			clk => clk  -- clk.clk
		);

end architecture rtl; -- of ed_sim_pll_ref_clk_source
