#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Wed Dec 17 03:19:01 2025
# Process ID         : 24916
# Current directory  : D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.runs/synth_1
# Command line       : vivado.exe -log display_demo_dvi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_demo_dvi.tcl
# Log file           : D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.runs/synth_1/display_demo_dvi.vds
# Journal file       : D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.runs/synth_1\vivado.jou
# Running On         : Koson-i9
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i9-14900KF
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 68498 MB
# Swap memory        : 4294 MB
# Total Virtual      : 72793 MB
# Available Virtual  : 21760 MB
#-----------------------------------------------------------
source display_demo_dvi.tcl -notrace
Command: synth_design -top display_demo_dvi -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 60480
ERROR: [Synth 8-9263] cannot open include file 'video_defines.vh' [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1368.629 ; gain = 538.520
---------------------------------------------------------------------------------
ERROR: [Synth 8-9263] cannot open include file 'video_defines.vh' [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:1]
ERROR: [Synth 8-10157] use of undefined macro 'SVO_DECLS' [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:49]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tx_cec', assumed default net type 'wire' [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:152]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tx_rsda', assumed default net type 'wire' [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:153]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tx_rscl', assumed default net type 'wire' [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:154]
ERROR: [Synth 8-36] 'SVO_HOR_PIXELS' is not declared [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:51]
ERROR: [Synth 8-36] 'SVO_VER_PIXELS' is not declared [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:52]
ERROR: [Synth 8-36] 'SVO_HOR_FRONT_PORCH' is not declared [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:53]
ERROR: [Synth 8-36] 'SVO_HOR_SYNC' is not declared [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:54]
ERROR: [Synth 8-36] 'SVO_HOR_BACK_PORCH' is not declared [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:55]
ERROR: [Synth 8-36] 'SVO_VER_FRONT_PORCH' is not declared [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:56]
ERROR: [Synth 8-36] 'SVO_VER_SYNC' is not declared [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:57]
ERROR: [Synth 8-36] 'SVO_VER_BACK_PORCH' is not declared [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:58]
ERROR: [Synth 8-36] 'SVO_HOR_PIXELS' is not declared [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:102]
ERROR: [Synth 8-36] 'SVO_VER_PIXELS' is not declared [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:103]
INFO: [Synth 8-10285] module 'display_demo_dvi' is ignored due to previous errors [D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v:155]
INFO: [Synth 8-9084] Verilog file 'D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v' ignored due to errors
ERROR: [Synth 8-12188] Failed to read verilog 'D:/GitHubRepos/__AES/__Electronics_Project/Component_Tester_V2026/Ref_Repos/Microphase-Z7-Lite/Tutorial/part1/10.hdmi_simple/10.hdmi_simple.srcs/sources_1/new/display_demo_dvi.v'
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1480.637 ; gain = 650.527
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 15 Errors encountered.
synth_design failed
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1480.637 ; gain = 888.375
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec 17 03:19:13 2025...
