// Seed: 458238352
`celldefine
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  reg id_5;
  initial begin
    id_5 <= id_4;
  end
  logic id_6;
endmodule
