<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ATV: reg_file Entity Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ATV
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">reg_file Entity Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for reg_file:</div>
<div class="dyncontent">
 <div class="center">
  <img src="../../d8/d6f/classreg__file.png" usemap="#reg_5Ffile_map" alt=""/>
  <map id="reg_5Ffile_map" name="reg_5Ffile_map">
<area href="../../d1/df2/classregister__d.html" alt="register_d" shape="rect" coords="0,0,101,24"/>
<area href="../../d7/d8a/classfifo.html" alt="fifo" shape="rect" coords="0,112,101,136"/>
<area href="../../d8/dd4/classuart.html" alt="uart" shape="rect" coords="0,168,101,192"/>
<area href="../../d5/d3c/classcomm__interface.html" alt="comm_interface" shape="rect" coords="0,224,101,248"/>
<area href="../../d4/dc4/classmain.html" alt="main" shape="rect" coords="0,280,101,304"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html">reg_file.structural</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256" id="r_a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb" id="r_acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e" id="r_a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:acb415f2e3abd505b8338da5b5bf9e2fb" id="r_acb415f2e3abd505b8338da5b5bf9e2fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#acb415f2e3abd505b8338da5b5bf9e2fb">math_real</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:ab7bf2871224935c0416631ce6ea79f7b" id="r_ab7bf2871224935c0416631ce6ea79f7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#ab7bf2871224935c0416631ce6ea79f7b">DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ab7bf2871224935c0416631ce6ea79f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the data bus.  <a href="#ab7bf2871224935c0416631ce6ea79f7b"></a><br /></td></tr>
<tr class="memitem:aa743b3ca5c40506bdf726a9631d3717a" id="r_aa743b3ca5c40506bdf726a9631d3717a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#aa743b3ca5c40506bdf726a9631d3717a">ADDR_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aa743b3ca5c40506bdf726a9631d3717a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the address bus.  <a href="#aa743b3ca5c40506bdf726a9631d3717a"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:ac7d2714e799fc3b1af36d5ebbc3c3564" id="r_ac7d2714e799fc3b1af36d5ebbc3c3564"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#ac7d2714e799fc3b1af36d5ebbc3c3564">clock</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac7d2714e799fc3b1af36d5ebbc3c3564"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock input.  <a href="#ac7d2714e799fc3b1af36d5ebbc3c3564"></a><br /></td></tr>
<tr class="memitem:a108f6801ba4104063b9d5f9286194302" id="r_a108f6801ba4104063b9d5f9286194302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#a108f6801ba4104063b9d5f9286194302">reset</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a108f6801ba4104063b9d5f9286194302"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset input.  <a href="#a108f6801ba4104063b9d5f9286194302"></a><br /></td></tr>
<tr class="memitem:a07d9a840995098cb1ed2ed0140e196da" id="r_a07d9a840995098cb1ed2ed0140e196da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#a07d9a840995098cb1ed2ed0140e196da">wr_en</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a07d9a840995098cb1ed2ed0140e196da"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Write enable input.  <a href="#a07d9a840995098cb1ed2ed0140e196da"></a><br /></td></tr>
<tr class="memitem:a9b5d95b4491397b8c57d4fa28c3c6261" id="r_a9b5d95b4491397b8c57d4fa28c3c6261"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#a9b5d95b4491397b8c57d4fa28c3c6261">w_addr</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#aa743b3ca5c40506bdf726a9631d3717a">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9b5d95b4491397b8c57d4fa28c3c6261"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Write address input.  <a href="#a9b5d95b4491397b8c57d4fa28c3c6261"></a><br /></td></tr>
<tr class="memitem:a9289afd2abf791c1c4b3cbc8d9590636" id="r_a9289afd2abf791c1c4b3cbc8d9590636"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#a9289afd2abf791c1c4b3cbc8d9590636">r_addr</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#aa743b3ca5c40506bdf726a9631d3717a">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9289afd2abf791c1c4b3cbc8d9590636"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Read address input.  <a href="#a9289afd2abf791c1c4b3cbc8d9590636"></a><br /></td></tr>
<tr class="memitem:a80014221018ffd51234fb72048cc7fc6" id="r_a80014221018ffd51234fb72048cc7fc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#a80014221018ffd51234fb72048cc7fc6">w_data</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#ab7bf2871224935c0416631ce6ea79f7b">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a80014221018ffd51234fb72048cc7fc6"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Data input for writing.  <a href="#a80014221018ffd51234fb72048cc7fc6"></a><br /></td></tr>
<tr class="memitem:a36d8aa71ffe3ac859b8553aaf2542c20" id="r_a36d8aa71ffe3ac859b8553aaf2542c20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d6f/classreg__file.html#a36d8aa71ffe3ac859b8553aaf2542c20">r_data</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#ab7bf2871224935c0416631ce6ea79f7b">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a36d8aa71ffe3ac859b8553aaf2542c20"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Data output for reading.  <a href="#a36d8aa71ffe3ac859b8553aaf2542c20"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Register File Entity</p>
<p>The register file entity provides a set of registers that can be read and written. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="aa743b3ca5c40506bdf726a9631d3717a" name="aa743b3ca5c40506bdf726a9631d3717a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa743b3ca5c40506bdf726a9631d3717a">&#9670;&#160;</a></span>ADDR_WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#aa743b3ca5c40506bdf726a9631d3717a">ADDR_WIDTH</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Width of the address bus. </p>

</div>
</div>
<a id="ac7d2714e799fc3b1af36d5ebbc3c3564" name="ac7d2714e799fc3b1af36d5ebbc3c3564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d2714e799fc3b1af36d5ebbc3c3564">&#9670;&#160;</a></span>clock</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#ac7d2714e799fc3b1af36d5ebbc3c3564">clock</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock input. </p>

</div>
</div>
<a id="ab7bf2871224935c0416631ce6ea79f7b" name="ab7bf2871224935c0416631ce6ea79f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7bf2871224935c0416631ce6ea79f7b">&#9670;&#160;</a></span>DATA_WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#ab7bf2871224935c0416631ce6ea79f7b">DATA_WIDTH</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Width of the data bus. </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256" name="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&#160;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acb415f2e3abd505b8338da5b5bf9e2fb" name="acb415f2e3abd505b8338da5b5bf9e2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb415f2e3abd505b8338da5b5bf9e2fb">&#9670;&#160;</a></span>math_real</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#acb415f2e3abd505b8338da5b5bf9e2fb">math_real</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edc34402b573437d5f25fa90ba4013e">&#9670;&#160;</a></span>numeric_std</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9289afd2abf791c1c4b3cbc8d9590636" name="a9289afd2abf791c1c4b3cbc8d9590636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9289afd2abf791c1c4b3cbc8d9590636">&#9670;&#160;</a></span>r_addr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#a9289afd2abf791c1c4b3cbc8d9590636">r_addr</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#aa743b3ca5c40506bdf726a9631d3717a">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read address input. </p>

</div>
</div>
<a id="a36d8aa71ffe3ac859b8553aaf2542c20" name="a36d8aa71ffe3ac859b8553aaf2542c20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d8aa71ffe3ac859b8553aaf2542c20">&#9670;&#160;</a></span>r_data</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#a36d8aa71ffe3ac859b8553aaf2542c20">r_data</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#ab7bf2871224935c0416631ce6ea79f7b">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data output for reading. </p>

</div>
</div>
<a id="a108f6801ba4104063b9d5f9286194302" name="a108f6801ba4104063b9d5f9286194302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108f6801ba4104063b9d5f9286194302">&#9670;&#160;</a></span>reset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#a108f6801ba4104063b9d5f9286194302">reset</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reset input. </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&#160;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b5d95b4491397b8c57d4fa28c3c6261" name="a9b5d95b4491397b8c57d4fa28c3c6261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b5d95b4491397b8c57d4fa28c3c6261">&#9670;&#160;</a></span>w_addr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#a9b5d95b4491397b8c57d4fa28c3c6261">w_addr</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#aa743b3ca5c40506bdf726a9631d3717a">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write address input. </p>

</div>
</div>
<a id="a80014221018ffd51234fb72048cc7fc6" name="a80014221018ffd51234fb72048cc7fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80014221018ffd51234fb72048cc7fc6">&#9670;&#160;</a></span>w_data</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#a80014221018ffd51234fb72048cc7fc6">w_data</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#ab7bf2871224935c0416631ce6ea79f7b">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data input for writing. </p>

</div>
</div>
<a id="a07d9a840995098cb1ed2ed0140e196da" name="a07d9a840995098cb1ed2ed0140e196da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d9a840995098cb1ed2ed0140e196da">&#9670;&#160;</a></span>wr_en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d6f/classreg__file.html#a07d9a840995098cb1ed2ed0140e196da">wr_en</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write enable input. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>components/fifo/<a class="el" href="../../d4/ddf/reg__file_8vhdl.html">reg_file.vhdl</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
