// Seed: 3073821732
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3
);
  wire id_5;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wand id_5,
    output uwire id_6,
    input supply1 id_7,
    output wire id_8,
    output tri id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_7,
      id_7
  );
  id_12 :
  assert property (@(posedge 1'h0 - -1'd0) -1)
  else;
  assign id_4 = -1'b0;
  wire id_13;
endmodule
