{
  "module_name": "tegra186-clock.h",
  "hash_id": "d78cdf8d0a9fa6ac031063716ac4c5d02900686bce40c7c599b4a99514dbf30c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/tegra186-clock.h",
  "human_readable_source": " \n \n\n#ifndef _MACH_T186_CLK_T186_H\n#define _MACH_T186_CLK_T186_H\n\n \n\n \n#define TEGRA186_CLK_FUSE 0\n \n#define TEGRA186_CLK_GPU 1\n \n#define TEGRA186_CLK_PCIE 3\n \n#define TEGRA186_CLK_AFI 4\n \n#define TEGRA186_CLK_PCIE2_IOBIST 5\n \n#define TEGRA186_CLK_PCIERX0 6\n \n#define TEGRA186_CLK_PCIERX1 7\n \n#define TEGRA186_CLK_PCIERX2 8\n \n#define TEGRA186_CLK_PCIERX3 9\n \n#define TEGRA186_CLK_PCIERX4 10\n \n#define TEGRA186_CLK_PLLC_OUT_ISP 11\n \n#define TEGRA186_CLK_PLLC_OUT_VE 12\n \n#define TEGRA186_CLK_PLLC_OUT_AON 13\n \n#define TEGRA186_CLK_SOR_SAFE 39\n \n#define TEGRA186_CLK_I2S2 42\n \n#define TEGRA186_CLK_I2S3 43\n \n#define TEGRA186_CLK_SPDIF_IN 44\n \n#define TEGRA186_CLK_SPDIF_DOUBLER 45\n \n#define TEGRA186_CLK_SPI3 46\n \n#define TEGRA186_CLK_I2C1 47\n \n#define TEGRA186_CLK_I2C5 48\n \n#define TEGRA186_CLK_SPI1 49\n \n#define TEGRA186_CLK_ISP 50\n \n#define TEGRA186_CLK_VI 51\n \n#define TEGRA186_CLK_SDMMC1 52\n \n#define TEGRA186_CLK_SDMMC2 53\n \n#define TEGRA186_CLK_SDMMC4 54\n \n#define TEGRA186_CLK_UARTA 55\n \n#define TEGRA186_CLK_UARTB 56\n \n#define TEGRA186_CLK_HOST1X 57\n \n#define TEGRA186_CLK_EMC 58\n \n#define TEGRA186_CLK_EXTPERIPH4 73\n \n#define TEGRA186_CLK_SPI4 74\n \n#define TEGRA186_CLK_I2C3 75\n \n#define TEGRA186_CLK_SDMMC3 76\n \n#define TEGRA186_CLK_UARTD 77\n \n#define TEGRA186_CLK_I2S1 79\n \n#define TEGRA186_CLK_DTV 80\n \n#define TEGRA186_CLK_TSEC 81\n \n#define TEGRA186_CLK_DP2 82\n \n#define TEGRA186_CLK_I2S4 84\n \n#define TEGRA186_CLK_I2S5 85\n \n#define TEGRA186_CLK_I2C4 86\n \n#define TEGRA186_CLK_AHUB 87\n \n#define TEGRA186_CLK_HDA2CODEC_2X 88\n \n#define TEGRA186_CLK_EXTPERIPH1 89\n \n#define TEGRA186_CLK_EXTPERIPH2 90\n \n#define TEGRA186_CLK_EXTPERIPH3 91\n \n#define TEGRA186_CLK_I2C_SLOW 92\n \n#define TEGRA186_CLK_SOR1 93\n \n#define TEGRA186_CLK_CEC 94\n \n#define TEGRA186_CLK_DPAUX1 95\n \n#define TEGRA186_CLK_DPAUX 96\n \n#define TEGRA186_CLK_SOR0 97\n \n#define TEGRA186_CLK_HDA2HDMICODEC 98\n \n#define TEGRA186_CLK_SATA 99\n \n#define TEGRA186_CLK_SATA_OOB 100\n \n#define TEGRA186_CLK_SATA_IOBIST 101\n \n#define TEGRA186_CLK_HDA 102\n \n#define TEGRA186_CLK_SE 103\n \n#define TEGRA186_CLK_APB2APE 104\n \n#define TEGRA186_CLK_APE 105\n \n#define TEGRA186_CLK_IQC1 106\n \n#define TEGRA186_CLK_IQC2 107\n \n#define TEGRA186_CLK_PLLREFE_OUT 108\n \n#define TEGRA186_CLK_PLLREFE_PLL_REF 109\n \n#define TEGRA186_CLK_PLLC4_OUT 110\n \n#define TEGRA186_CLK_XUSB 111\n \n#define TEGRA186_CLK_XUSB_DEV 112\n \n#define TEGRA186_CLK_XUSB_HOST 113\n \n#define TEGRA186_CLK_XUSB_SS 114\n \n#define TEGRA186_CLK_DSI 115\n \n#define TEGRA186_CLK_MIPI_CAL 116\n \n#define TEGRA186_CLK_DSIA_LP 117\n \n#define TEGRA186_CLK_DSIB 118\n \n#define TEGRA186_CLK_DSIB_LP 119\n \n#define TEGRA186_CLK_DMIC1 122\n \n#define TEGRA186_CLK_DMIC2 123\n \n#define TEGRA186_CLK_AUD_MCLK 124\n \n#define TEGRA186_CLK_I2C6 125\n \n#define TEGRA186_CLK_UART_FST_MIPI_CAL 126\n \n#define TEGRA186_CLK_VIC 127\n \n#define TEGRA186_CLK_SDMMC_LEGACY_TM 128\n \n#define TEGRA186_CLK_NVDEC 129\n \n#define TEGRA186_CLK_NVJPG 130\n \n#define TEGRA186_CLK_NVENC 131\n \n#define TEGRA186_CLK_QSPI 132\n \n#define TEGRA186_CLK_VI_I2C 133\n \n#define TEGRA186_CLK_HSIC_TRK 134\n \n#define TEGRA186_CLK_USB2_TRK 135\n \n#define TEGRA186_CLK_MAUD 136\n \n#define TEGRA186_CLK_TSECB 137\n \n#define TEGRA186_CLK_ADSP 138\n \n#define TEGRA186_CLK_ADSPNEON 139\n \n#define TEGRA186_CLK_MPHY_L0_RX_SYMB 140\n \n#define TEGRA186_CLK_MPHY_L0_RX_LS_BIT 141\n \n#define TEGRA186_CLK_MPHY_L0_TX_SYMB 142\n \n#define TEGRA186_CLK_MPHY_L0_TX_LS_3XBIT 143\n \n#define TEGRA186_CLK_MPHY_L0_RX_ANA 144\n \n#define TEGRA186_CLK_MPHY_L1_RX_ANA 145\n \n#define TEGRA186_CLK_MPHY_IOBIST 146\n \n#define TEGRA186_CLK_MPHY_TX_1MHZ_REF 147\n \n#define TEGRA186_CLK_MPHY_CORE_PLL_FIXED 148\n \n#define TEGRA186_CLK_AXI_CBB 149\n \n#define TEGRA186_CLK_DMIC3 150\n \n#define TEGRA186_CLK_DMIC4 151\n \n#define TEGRA186_CLK_DSPK1 152\n \n#define TEGRA186_CLK_DSPK2 153\n \n#define TEGRA186_CLK_I2S6 154\n \n#define TEGRA186_CLK_NVDISPLAY_P0 155\n \n#define TEGRA186_CLK_NVDISPLAY_DISP 156\n \n#define TEGRA186_CLK_NVDISPLAY_DSC 157\n \n#define TEGRA186_CLK_NVDISPLAYHUB 158\n \n#define TEGRA186_CLK_NVDISPLAY_P1 159\n \n#define TEGRA186_CLK_NVDISPLAY_P2 160\n \n#define TEGRA186_CLK_TACH 166\n \n#define TEGRA186_CLK_EQOS_AXI 167\n \n#define TEGRA186_CLK_EQOS_RX 168\n \n#define TEGRA186_CLK_UFSHC 178\n \n#define TEGRA186_CLK_UFSDEV_REF 179\n \n#define TEGRA186_CLK_NVCSI 180\n \n#define TEGRA186_CLK_NVCSILP 181\n \n#define TEGRA186_CLK_I2C7 182\n \n#define TEGRA186_CLK_I2C9 183\n \n#define TEGRA186_CLK_I2C12 184\n \n#define TEGRA186_CLK_I2C13 185\n \n#define TEGRA186_CLK_I2C14 186\n \n#define TEGRA186_CLK_PWM1 187\n \n#define TEGRA186_CLK_PWM2 188\n \n#define TEGRA186_CLK_PWM3 189\n \n#define TEGRA186_CLK_PWM5 190\n \n#define TEGRA186_CLK_PWM6 191\n \n#define TEGRA186_CLK_PWM7 192\n \n#define TEGRA186_CLK_PWM8 193\n \n#define TEGRA186_CLK_UARTE 194\n \n#define TEGRA186_CLK_UARTF 195\n \n#define TEGRA186_CLK_DBGAPB 196\n \n#define TEGRA186_CLK_BPMP_CPU_NIC 197\n \n#define TEGRA186_CLK_BPMP_APB 199\n \n#define TEGRA186_CLK_ACTMON 201\n \n#define TEGRA186_CLK_AON_CPU_NIC 208\n \n#define TEGRA186_CLK_CAN1 210\n \n#define TEGRA186_CLK_CAN1_HOST 211\n \n#define TEGRA186_CLK_CAN2 212\n \n#define TEGRA186_CLK_CAN2_HOST 213\n \n#define TEGRA186_CLK_AON_APB 214\n \n#define TEGRA186_CLK_UARTC 215\n \n#define TEGRA186_CLK_UARTG 216\n \n#define TEGRA186_CLK_AON_UART_FST_MIPI_CAL 217\n \n#define TEGRA186_CLK_I2C2 218\n \n#define TEGRA186_CLK_I2C8 219\n \n#define TEGRA186_CLK_I2C10 220\n \n#define TEGRA186_CLK_AON_I2C_SLOW 221\n \n#define TEGRA186_CLK_SPI2 222\n \n#define TEGRA186_CLK_DMIC5 223\n \n#define TEGRA186_CLK_AON_TOUCH 224\n \n#define TEGRA186_CLK_PWM4 225\n \n#define TEGRA186_CLK_TSC 226\n \n#define TEGRA186_CLK_MSS_ENCRYPT 227\n \n#define TEGRA186_CLK_SCE_CPU_NIC 228\n \n#define TEGRA186_CLK_SCE_APB 230\n \n#define TEGRA186_CLK_DSIC 231\n \n#define TEGRA186_CLK_DSIC_LP 232\n \n#define TEGRA186_CLK_DSID 233\n \n#define TEGRA186_CLK_DSID_LP 234\n \n#define TEGRA186_CLK_PEX_SATA_USB_RX_BYP 236\n \n#define TEGRA186_CLK_SPDIF_OUT 238\n \n#define TEGRA186_CLK_EQOS_PTP_REF 239\n \n#define TEGRA186_CLK_EQOS_TX 240\n \n#define TEGRA186_CLK_USB2_HSIC_TRK 241\n \n#define TEGRA186_CLK_XUSB_CORE_SS 242\n \n#define TEGRA186_CLK_XUSB_CORE_DEV 243\n \n#define TEGRA186_CLK_XUSB_FALCON 244\n \n#define TEGRA186_CLK_XUSB_FS 245\n \n#define TEGRA186_CLK_PLL_A_OUT0 246\n \n#define TEGRA186_CLK_SYNC_I2S1 247\n \n#define TEGRA186_CLK_SYNC_I2S2 248\n \n#define TEGRA186_CLK_SYNC_I2S3 249\n \n#define TEGRA186_CLK_SYNC_I2S4 250\n \n#define TEGRA186_CLK_SYNC_I2S5 251\n \n#define TEGRA186_CLK_SYNC_I2S6 252\n \n#define TEGRA186_CLK_SYNC_DSPK1 253\n \n#define TEGRA186_CLK_SYNC_DSPK2 254\n \n#define TEGRA186_CLK_SYNC_DMIC1 255\n \n#define TEGRA186_CLK_SYNC_DMIC2 256\n \n#define TEGRA186_CLK_SYNC_DMIC3 257\n \n#define TEGRA186_CLK_SYNC_DMIC4 259\n \n#define TEGRA186_CLK_SYNC_SPDIF 260\n \n#define TEGRA186_CLK_PLLREFE_OUT_GATED 261\n \n#define TEGRA186_CLK_PLLREFE_OUT1 262\n#define TEGRA186_CLK_PLLD_OUT1 267\n \n#define TEGRA186_CLK_PLLP_OUT0 269\n \n#define TEGRA186_CLK_PLLP_OUT5 270\n \n#define TEGRA186_CLK_PLLA 271\n \n#define TEGRA186_CLK_ACLK 273\n \n#define TEGRA186_CLK_PLL_U_48M 274\n \n#define TEGRA186_CLK_PLL_U_480M 275\n \n#define TEGRA186_CLK_PLLC4_OUT0 276\n \n#define TEGRA186_CLK_PLLC4_OUT1 277\n \n#define TEGRA186_CLK_PLLC4_OUT2 278\n \n#define TEGRA186_CLK_PLLC4_OUT_MUX 279\n \n#define TEGRA186_CLK_DFLLDISP_DIV 284\n \n#define TEGRA186_CLK_PLLDISPHUB_DIV 285\n \n#define TEGRA186_CLK_PLLP_DIV8 286\n \n#define TEGRA186_CLK_BPMP_NIC 287\n \n#define TEGRA186_CLK_PLL_A_OUT1 288\n \n#define TEGRA186_CLK_GPC2CLK 289\n \n#define TEGRA186_CLK_KFUSE 293\n \n#define TEGRA186_CLK_PLLE_PWRSEQ 294\n \n#define TEGRA186_CLK_PLLREFE_REF 295\n \n#define TEGRA186_CLK_SOR0_OUT 296\n \n#define TEGRA186_CLK_SOR1_OUT 297\n \n#define TEGRA186_CLK_PLLREFE_OUT1_DIV5 298\n \n#define TEGRA186_CLK_UTMIP_PLL_PWRSEQ 301\n \n#define TEGRA186_CLK_PEX_USB_PAD0_MGMT 302\n \n#define TEGRA186_CLK_PEX_USB_PAD1_MGMT 303\n \n#define TEGRA186_CLK_UPHY_PLL0_PWRSEQ 304\n \n#define TEGRA186_CLK_UPHY_PLL1_PWRSEQ 305\n \n#define TEGRA186_CLK_PLLREFE_PLLE_PASSTHROUGH 306\n \n#define TEGRA186_CLK_PLLREFE_PEX 307\n \n#define TEGRA186_CLK_PLLREFE_IDDQ 308\n \n#define TEGRA186_CLK_QSPI_OUT 309\n \n#define TEGRA186_CLK_GPCCLK 310\n \n#define TEGRA186_CLK_AON_NIC 450\n \n#define TEGRA186_CLK_SCE_NIC 451\n \n#define TEGRA186_CLK_PLLE 512\n \n#define TEGRA186_CLK_PLLC 513\n \n#define TEGRA186_CLK_PLLP 516\n \n#define TEGRA186_CLK_PLL_P TEGRA186_CLK_PLLP\n \n#define TEGRA186_CLK_PLLD 518\n \n#define TEGRA186_CLK_PLLD2 519\n \n#define TEGRA186_CLK_PLLREFE_VCO 520\n \n#define TEGRA186_CLK_PLLC2 521\n \n#define TEGRA186_CLK_PLLC3 522\n \n#define TEGRA186_CLK_PLLDP 523\n \n#define TEGRA186_CLK_PLLC4_VCO 524\n \n#define TEGRA186_CLK_PLLA1 525\n \n#define TEGRA186_CLK_PLLNVCSI 526\n \n#define TEGRA186_CLK_PLLDISPHUB 527\n \n#define TEGRA186_CLK_PLLD3 528\n \n#define TEGRA186_CLK_PLLBPMPCAM 531\n \n#define TEGRA186_CLK_PLLAON 532\n \n#define TEGRA186_CLK_PLLU 533\n \n#define TEGRA186_CLK_PLLC4_VCO_DIV2 535\n \n#define TEGRA186_CLK_NAFLL_AXI_CBB 564\n \n#define TEGRA186_CLK_NAFLL_BPMP 565\n \n#define TEGRA186_CLK_NAFLL_ISP 566\n \n#define TEGRA186_CLK_NAFLL_NVDEC 567\n \n#define TEGRA186_CLK_NAFLL_NVENC 568\n \n#define TEGRA186_CLK_NAFLL_NVJPG 569\n \n#define TEGRA186_CLK_NAFLL_SCE 570\n \n#define TEGRA186_CLK_NAFLL_SE 571\n \n#define TEGRA186_CLK_NAFLL_TSEC 572\n \n#define TEGRA186_CLK_NAFLL_TSECB 573\n \n#define TEGRA186_CLK_NAFLL_VI 574\n \n#define TEGRA186_CLK_NAFLL_VIC 575\n \n#define TEGRA186_CLK_NAFLL_DISP 576\n \n#define TEGRA186_CLK_NAFLL_GPU 577\n \n#define TEGRA186_CLK_NAFLL_MCPU 578\n \n#define TEGRA186_CLK_NAFLL_BCPU 579\n \n#define TEGRA186_CLK_CLK_32K 608\n \n#define TEGRA186_CLK_CLK_M 609\n \n#define TEGRA186_CLK_PLL_REF 610\n \n#define TEGRA186_CLK_OSC 612\n \n#define TEGRA186_CLK_EQOS_RX_INPUT 613\n \n#define TEGRA186_CLK_DTV_INPUT 614\n \n#define TEGRA186_CLK_SOR0_PAD_CLKOUT 615\n \n#define TEGRA186_CLK_SOR1_PAD_CLKOUT 616\n \n#define TEGRA186_CLK_I2S1_SYNC_INPUT 617\n \n#define TEGRA186_CLK_I2S2_SYNC_INPUT 618\n \n#define TEGRA186_CLK_I2S3_SYNC_INPUT 619\n \n#define TEGRA186_CLK_I2S4_SYNC_INPUT 620\n \n#define TEGRA186_CLK_I2S5_SYNC_INPUT 621\n \n#define TEGRA186_CLK_I2S6_SYNC_INPUT 622\n \n#define TEGRA186_CLK_SPDIFIN_SYNC_INPUT 623\n\n \n#define TEGRA186_CLK_CLK_MAX 624\n\n \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}