sun6i_pll6_clk_setup	,	F_62
of_clk_add_provider	,	F_33
sunxi_divider_clk_setup	,	F_41
parent	,	V_60
mult	,	V_90
freq_mhz	,	V_8
DIV_ROUND_UP	,	F_6
"Could not map registers for mux-clk: %pOF\n"	,	L_2
shift	,	V_41
clk_onecell_data	,	V_58
"Could not map registers for divs-clk: %pOF\n"	,	L_8
sun6i_a31_pll6_divs_data	,	V_99
sun4i_apb0_clk_setup	,	F_47
hw	,	V_87
clk_lock	,	V_24
sun6i_display_setup	,	F_64
of_clk_src_simple_get	,	V_43
sun4i_cpu_clk_setup	,	F_36
calcm	,	V_14
clk_parent	,	V_48
lock	,	V_86
sun6i_get_ahb1_factors	,	F_10
divs_data	,	V_57
calcp	,	V_13
clk_fixed_factor_ops	,	V_91
sun4i_axi_clk_setup	,	F_48
SUNXI_DIVISOR_WIDTH	,	V_92
clk	,	V_17
sun4i_apb1_clk_setup	,	F_25
SUNXI_MAX_PARENTS	,	V_36
round_freq_6	,	V_11
sun4i_apb0_data	,	V_54
sun4i_ahb_clk_setup	,	F_46
sun6i_a31_get_pll6_factors	,	F_7
clk_fixed_factor	,	V_70
__clk_get_name	,	F_53
node	,	V_19
of_clk_get_parent_name	,	F_42
sun8i_a23_axi_data	,	V_56
__func__	,	V_38
pr_err	,	F_17
sun5i_a13_get_ahb_factors	,	F_8
sun4i_pll1_clk_setup	,	F_19
GFP_KERNEL	,	V_82
"clock-output-names"	,	L_3
clkflags	,	V_79
kstrndup	,	F_52
sun8i_axi_clk_setup	,	F_49
sun7i_a20_pll4_data	,	V_28
sun7i_out_clk_setup	,	F_26
kfree	,	F_54
sun6i_a31_pll1_data	,	V_26
SUNXI_MUX_GATE_WIDTH	,	V_42
flags	,	V_78
device_node	,	V_18
sun6i_pll1_clk_setup	,	F_20
ndivs	,	V_76
factors_request	,	V_1
sunxi_mux_clk_setup	,	F_27
rate_hw	,	V_65
"%s: could not read clock-output-names from \"%pOF\"\n"	,	L_4
bit_idx	,	V_85
"%s: failed to register divider clock %s: %ld\n"	,	L_7
of_clk_parent_fill	,	F_28
out_unmap	,	V_39
round_freq_16	,	V_12
sun4i_pll1_data	,	V_25
fix_factor	,	V_71
sun6i_display_factors	,	F_63
order_base_2	,	F_9
clk_prepare_enable	,	F_38
table	,	V_51
clk_hw	,	V_63
u8	,	T_1
sun6i_ahb1_clk_setup	,	F_24
sun4i_get_apb1_factors	,	F_13
"%s: failed to add clock provider for %s\n"	,	L_6
i	,	V_37
kcalloc	,	F_56
k	,	V_5
m	,	V_4
n	,	V_7
p	,	V_6
of_clk_del_provider	,	F_45
clk_ops	,	V_66
clk_gate_ops	,	V_94
CLK_SET_RATE_PARENT	,	V_40
sun8i_ahb2_clk_setup	,	F_40
free_clkdata	,	V_83
sun4i_pll6_clk_setup	,	F_61
__init	,	T_3
of_iomap	,	F_16
width	,	V_49
self	,	V_80
derived_name	,	V_75
of_clk_src_onecell_get	,	V_96
SUN6I_AHB1_PARENT_PLL6	,	V_16
sun6i_ahb1_data	,	V_30
__clk_get	,	F_37
clk_register_divider_table	,	F_43
data	,	V_21
sunxi_factors_register	,	F_18
pclk	,	V_62
__iomem	,	T_4
parent_freq_mhz	,	V_9
sun6i_ahb1_mux_clk_setup	,	F_39
CLK_DIVIDER_POWER_OF_TWO	,	V_50
sun4i_pll5_clk_setup	,	F_60
clk_num	,	V_95
sun4i_axi_data	,	V_55
clk_data	,	V_59
pll6_divs_data	,	V_98
u32	,	T_2
reg	,	V_22
clk_register_clkdev	,	F_44
free_gate	,	V_89
sun4i_ahb_data	,	V_53
clk_divider	,	V_72
req	,	V_2
"Could not get registers for factors-clk: %s\n"	,	L_1
clk_register_composite	,	F_58
sun8i_a23_pll1_data	,	V_27
sun7i_pll4_clk_setup	,	F_22
sun8i_a23_get_pll1_factors	,	F_4
free_clks	,	V_84
sunxi_factors_clk_setup	,	F_15
factors_data	,	V_20
PTR_ERR	,	F_32
SUNXI_DIVS_MAX_QTY	,	V_77
div_data	,	V_47
clk_name	,	V_34
of_property_read_string_index	,	F_51
clk_register_mux	,	F_30
name	,	V_23
"%s: failed to register mux clock %s: %ld\n"	,	L_5
sun6i_a31_ahb1_mux_data	,	V_45
of_property_read_string	,	F_29
gate_hw	,	V_64
fixed	,	V_88
sun5i_ahb_clk_setup	,	F_23
parents	,	V_35
clks	,	V_61
sun6i_a31_get_pll1_factors	,	F_2
iounmap	,	F_35
parent_index	,	V_15
sun6i_ahb1_recalc	,	F_12
clk_unregister_divider	,	F_34
parent_rate	,	V_10
rate	,	V_3
divider	,	V_73
kzalloc	,	F_57
sunxi_divs_clk_setup	,	F_50
kmalloc	,	F_55
endp	,	V_81
sun8i_h3_ahb2_mux_data	,	V_46
clk_divider_ops	,	V_93
rate_ops	,	V_67
sun4i_get_pll5_factors	,	F_5
sun8i_pll1_clk_setup	,	F_21
WARN_ON	,	F_59
sun4i_get_pll1_factors	,	F_1
sun4i_cpu_mux_data	,	V_44
factors	,	V_74
__roundup_pow_of_two	,	F_11
sun6i_display_data	,	V_100
mux_data	,	V_33
sun7i_a20_out_data	,	V_32
out_unregister	,	V_52
round_down	,	F_3
sun4i_apb1_data	,	V_31
"pll5"	,	L_9
pll5_divs_data	,	V_97
sun7i_a20_get_out_factors	,	F_14
gate	,	V_69
sun5i_a13_ahb_data	,	V_29
clk_gate	,	V_68
IS_ERR	,	F_31
