##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_24MHz
		4.3::Critical Path Report for Clock_PWM_A
		4.4::Critical Path Report for Clock_PWM_B
		4.5::Critical Path Report for CyBUS_CLK
		4.6::Critical Path Report for UART_BT_IntClock
		4.7::Critical Path Report for UART_PC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_24MHz:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_BT_IntClock:R)
		5.4::Critical Path Report for (Clock_24MHz:R vs. Clock_24MHz:R)
		5.5::Critical Path Report for (UART_PC_IntClock:R vs. UART_PC_IntClock:R)
		5.6::Critical Path Report for (UART_BT_IntClock:R vs. UART_BT_IntClock:R)
		5.7::Critical Path Report for (Clock_PWM_B:R vs. Clock_PWM_B:R)
		5.8::Critical Path Report for (Clock_PWM_A:R vs. Clock_PWM_A:R)
		5.9::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_1                     | Frequency: 77.18 MHz  | Target: 0.00 MHz   | 
Clock: Clock_24MHz                 | Frequency: 45.01 MHz  | Target: 24.00 MHz  | 
Clock: Clock_5kHz                  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_5kHz(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_PWM_A                 | Frequency: 80.58 MHz  | Target: 0.02 MHz   | 
Clock: Clock_PWM_B                 | Frequency: 60.65 MHz  | Target: 0.02 MHz   | 
Clock: CyBUS_CLK                   | Frequency: 48.13 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                       | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                       | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                   | N/A                   | Target: 24.00 MHz  | 
Clock: UART_BT_IntClock            | Frequency: 57.04 MHz  | Target: 0.08 MHz   | 
Clock: UART_PC_IntClock            | Frequency: 50.20 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1           Clock_1           5e+008           499987043   N/A              N/A         N/A              N/A         N/A              N/A         
Clock_24MHz       Clock_24MHz       41666.7          19451       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_PWM_A       Clock_PWM_A       6.6625e+007      66612591    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_PWM_B       Clock_PWM_B       6.6625e+007      66608512    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         Clock_24MHz       41666.7          20888       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         UART_BT_IntClock  41666.7          24197       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         UART_PC_IntClock  41666.7          22847       N/A              N/A         N/A              N/A         N/A              N/A         
UART_BT_IntClock  UART_BT_IntClock  1.30417e+007     13024135    N/A              N/A         N/A              N/A         N/A              N/A         
UART_PC_IntClock  UART_PC_IntClock  2.16667e+006     2146746     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
Echo(0)_PAD  23965         Clock_24MHz:R     


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase    
------------  ------------  ------------------  
IN1(0)_PAD    24131         Clock_PWM_A:R       
IN2(0)_PAD    22372         Clock_PWM_A:R       
IN3(0)_PAD    24771         Clock_PWM_B:R       
IN4(0)_PAD    24721         Clock_PWM_B:R       
Tx_BT(0)_PAD  33911         UART_BT_IntClock:R  
Tx_PC(0)_PAD  31123         UART_PC_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 77.18 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Stepper:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_Stepper:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Stepper:TimerUDB:rstSts:stsreg\/clock
Path slack     : 499987043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                 499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12457
-------------------------------------   ----- 
End-of-path arrival time (ps)           12457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell11   2290   2290  499987043  RISE       1
\Timer_Stepper:TimerUDB:status_tc\/main_1        macrocell24      3908   6198  499987043  RISE       1
\Timer_Stepper:TimerUDB:status_tc\/q             macrocell24      3350   9548  499987043  RISE       1
\Timer_Stepper:TimerUDB:rstSts:stsreg\/status_0  statusicell8     2909  12457  499987043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:rstSts:stsreg\/clock               statusicell8        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_24MHz
*****************************************
Clock: Clock_24MHz
Frequency: 45.01 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19451p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17985
-------------------------------------   ----- 
End-of-path arrival time (ps)           17985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  19451  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell20      2608   6118  19451  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   9468  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    3388  12855  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  17985  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  17985  19451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_PWM_A
*****************************************
Clock: Clock_PWM_A
Frequency: 80.58 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66612591p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11909
-------------------------------------   ----- 
End-of-path arrival time (ps)           11909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  66612591  RISE       1
\PWM_A:PWMUDB:status_2\/main_1          macrocell10     3967   6257  66612591  RISE       1
\PWM_A:PWMUDB:status_2\/q               macrocell10     3350   9607  66612591  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2303  11909  66612591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_PWM_B
*****************************************
Clock: Clock_PWM_B
Frequency: 60.65 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66608512p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15988
-------------------------------------   ----- 
End-of-path arrival time (ps)           15988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  66608512  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell9      8045  10335  66608512  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell9      3350  13685  66608512  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2303  15988  66608512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 48.13 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20888p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16548
-------------------------------------   ----- 
End-of-path arrival time (ps)           16548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050  20888  RISE       1
\Counter:CounterUDB:reload\/main_0                macrocell20      2631   4681  20888  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   8031  20888  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    3388  11418  20888  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  16548  20888  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  16548  20888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_BT_IntClock
**********************************************
Clock: UART_BT_IntClock
Frequency: 57.04 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024135p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11341
-------------------------------------   ----- 
End-of-path arrival time (ps)           11341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q                      macrocell58     1250   1250  13024135  RISE       1
\UART_BT:BUART:counter_load_not\/main_1           macrocell12     4447   5697  13024135  RISE       1
\UART_BT:BUART:counter_load_not\/q                macrocell12     3350   9047  13024135  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2294  11341  13024135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_PC_IntClock
**********************************************
Clock: UART_PC_IntClock
Frequency: 50.20 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146746p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q     macrocell31   1250   1250  2146746  RISE       1
\UART_PC:BUART:rx_counter_load\/main_0  macrocell5    7693   8943  2146746  RISE       1
\UART_PC:BUART:rx_counter_load\/q       macrocell5    3350  12293  2146746  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/load   count7cell    2268  14561  2146746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_24MHz:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20888p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16548
-------------------------------------   ----- 
End-of-path arrival time (ps)           16548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0           controlcell4     2050   2050  20888  RISE       1
\Counter:CounterUDB:reload\/main_0                macrocell20      2631   4681  20888  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   8031  20888  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    3388  11418  20888  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  16548  20888  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  16548  20888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PC_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22847p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15350
-------------------------------------   ----- 
End-of-path arrival time (ps)           15350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                                iocell1         2009   2009  22847  RISE       1
\UART_PC:BUART:rx_postpoll\/main_0         macrocell6      7666   9675  22847  RISE       1
\UART_PC:BUART:rx_postpoll\/q              macrocell6      3350  13025  22847  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2325  15350  22847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_BT_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24197p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13999
-------------------------------------   ----- 
End-of-path arrival time (ps)           13999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                                iocell6         2183   2183  24197  RISE       1
\UART_BT:BUART:rx_postpoll\/main_1         macrocell16     6162   8345  24197  RISE       1
\UART_BT:BUART:rx_postpoll\/q              macrocell16     3350  11695  24197  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2305  13999  24197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (Clock_24MHz:R vs. Clock_24MHz:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19451p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17985
-------------------------------------   ----- 
End-of-path arrival time (ps)           17985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  19451  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell20      2608   6118  19451  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   9468  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    3388  12855  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  17985  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  17985  19451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1


5.5::Critical Path Report for (UART_PC_IntClock:R vs. UART_PC_IntClock:R)
*************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146746p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q     macrocell31   1250   1250  2146746  RISE       1
\UART_PC:BUART:rx_counter_load\/main_0  macrocell5    7693   8943  2146746  RISE       1
\UART_PC:BUART:rx_counter_load\/q       macrocell5    3350  12293  2146746  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/load   count7cell    2268  14561  2146746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


5.6::Critical Path Report for (UART_BT_IntClock:R vs. UART_BT_IntClock:R)
*************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024135p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11341
-------------------------------------   ----- 
End-of-path arrival time (ps)           11341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q                      macrocell58     1250   1250  13024135  RISE       1
\UART_BT:BUART:counter_load_not\/main_1           macrocell12     4447   5697  13024135  RISE       1
\UART_BT:BUART:counter_load_not\/q                macrocell12     3350   9047  13024135  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2294  11341  13024135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1


5.7::Critical Path Report for (Clock_PWM_B:R vs. Clock_PWM_B:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66608512p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15988
-------------------------------------   ----- 
End-of-path arrival time (ps)           15988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  66608512  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell9      8045  10335  66608512  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell9      3350  13685  66608512  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2303  15988  66608512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1


5.8::Critical Path Report for (Clock_PWM_A:R vs. Clock_PWM_A:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66612591p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11909
-------------------------------------   ----- 
End-of-path arrival time (ps)           11909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  66612591  RISE       1
\PWM_A:PWMUDB:status_2\/main_1          macrocell10     3967   6257  66612591  RISE       1
\PWM_A:PWMUDB:status_2\/q               macrocell10     3350   9607  66612591  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2303  11909  66612591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1


5.9::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Stepper:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_Stepper:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Stepper:TimerUDB:rstSts:stsreg\/clock
Path slack     : 499987043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                 499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12457
-------------------------------------   ----- 
End-of-path arrival time (ps)           12457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell11   2290   2290  499987043  RISE       1
\Timer_Stepper:TimerUDB:status_tc\/main_1        macrocell24      3908   6198  499987043  RISE       1
\Timer_Stepper:TimerUDB:status_tc\/q             macrocell24      3350   9548  499987043  RISE       1
\Timer_Stepper:TimerUDB:rstSts:stsreg\/status_0  statusicell8     2909  12457  499987043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:rstSts:stsreg\/clock               statusicell8        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19451p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17985
-------------------------------------   ----- 
End-of-path arrival time (ps)           17985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  19451  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell20      2608   6118  19451  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   9468  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    3388  12855  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  17985  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  17985  19451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22621p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12855
-------------------------------------   ----- 
End-of-path arrival time (ps)           12855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  19451  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell20      2608   6118  19451  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   9468  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    3388  12855  22621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22847p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15350
-------------------------------------   ----- 
End-of-path arrival time (ps)           15350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                                iocell1         2009   2009  22847  RISE       1
\UART_PC:BUART:rx_postpoll\/main_0         macrocell6      7666   9675  22847  RISE       1
\UART_PC:BUART:rx_postpoll\/q              macrocell6      3350  13025  22847  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2325  15350  22847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23383p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell9    1240   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell10      0   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell10   2270   3510  19451  RISE       1
\Counter:CounterUDB:reload\/main_1                macrocell20      2608   6118  19451  RISE       1
\Counter:CounterUDB:reload\/q                     macrocell20      3350   9468  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell10   2626  12094  23383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_274/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23897p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11579
-------------------------------------   ----- 
End-of-path arrival time (ps)           11579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell77         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_274/q                                         macrocell77     1250   1250  20727  RISE       1
\Counter:CounterUDB:count_enable\/main_3          macrocell23     3131   4381  20727  RISE       1
\Counter:CounterUDB:count_enable\/q               macrocell23     3350   7731  20727  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell9   3848  11579  23897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24197p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13999
-------------------------------------   ----- 
End-of-path arrival time (ps)           13999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                                iocell6         2183   2183  24197  RISE       1
\UART_BT:BUART:rx_postpoll\/main_1         macrocell16     6162   8345  24197  RISE       1
\UART_BT:BUART:rx_postpoll\/q              macrocell16     3350  11695  24197  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2305  13999  24197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_274/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24816p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10661
-------------------------------------   ----- 
End-of-path arrival time (ps)           10661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell77         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_274/q                                         macrocell77      1250   1250  20727  RISE       1
\Counter:CounterUDB:count_enable\/main_3          macrocell23      3131   4381  20727  RISE       1
\Counter:CounterUDB:count_enable\/q               macrocell23      3350   7731  20727  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell10   2930  10661  24816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:prevCapture\/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 26617p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11919
-------------------------------------   ----- 
End-of-path arrival time (ps)           11919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:prevCapture\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:prevCapture\/q              macrocell72     1250   1250  26617  RISE       1
\Counter:CounterUDB:hwCapture\/main_1           macrocell19     2295   3545  26617  RISE       1
\Counter:CounterUDB:hwCapture\/q                macrocell19     3350   6895  26617  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell9   5025  11919  26617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27382p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13785
-------------------------------------   ----- 
End-of-path arrival time (ps)           13785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell9    1370   1370  27382  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell10      0   1370  27382  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell10   2260   3630  27382  RISE       1
\Counter:CounterUDB:status_0\/main_0             macrocell21      2306   5936  27382  RISE       1
\Counter:CounterUDB:status_0\/q                  macrocell21      3350   9286  27382  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     4500  13785  27382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell7        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:prevCapture\/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 27535p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11001
-------------------------------------   ----- 
End-of-path arrival time (ps)           11001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:prevCapture\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:prevCapture\/q              macrocell72      1250   1250  26617  RISE       1
\Counter:CounterUDB:hwCapture\/main_1           macrocell19      2295   3545  26617  RISE       1
\Counter:CounterUDB:hwCapture\/q                macrocell19      3350   6895  26617  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell10   4107  11001  27535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:prevCapture\/q
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28137p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13030
-------------------------------------   ----- 
End-of-path arrival time (ps)           13030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:prevCapture\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:prevCapture\/q            macrocell72    1250   1250  26617  RISE       1
\Counter:CounterUDB:hwCapture\/main_1         macrocell19    2295   3545  26617  RISE       1
\Counter:CounterUDB:hwCapture\/q              macrocell19    3350   6895  26617  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell7   6135  13030  28137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell7        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 28482p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9675
-------------------------------------   ---- 
End-of-path arrival time (ps)           9675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb      iocell1       2009   2009  22847  RISE       1
MODIN1_1/main_2  macrocell38   7666   9675  28482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 28482p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9675
-------------------------------------   ---- 
End-of-path arrival time (ps)           9675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb      iocell1       2009   2009  22847  RISE       1
MODIN1_0/main_2  macrocell39   7666   9675  28482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28573p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell9    1240   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell10      0   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell10   2270   3510  19451  RISE       1
\Counter:CounterUDB:overflow_status\/main_0      macrocell22      3419   6929  28573  RISE       1
\Counter:CounterUDB:overflow_status\/q           macrocell22      3350  10279  28573  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell7     2315  12594  28573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell7        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 29303p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8853
-------------------------------------   ---- 
End-of-path arrival time (ps)           8853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                        iocell1       2009   2009  22847  RISE       1
\UART_PC:BUART:rx_state_2\/main_5  macrocell35   6844   8853  29303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 29333p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8824
-------------------------------------   ---- 
End-of-path arrival time (ps)           8824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                        iocell1       2009   2009  22847  RISE       1
\UART_PC:BUART:rx_state_0\/main_5  macrocell32   6815   8824  29333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 29333p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8824
-------------------------------------   ---- 
End-of-path arrival time (ps)           8824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                         iocell1       2009   2009  22847  RISE       1
\UART_PC:BUART:rx_status_3\/main_5  macrocell40   6815   8824  29333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:pollcount_1\/main_3
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 29812p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                         iocell6       2183   2183  24197  RISE       1
\UART_BT:BUART:pollcount_1\/main_3  macrocell68   6162   8345  29812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:pollcount_0\/main_2
Capture Clock  : \UART_BT:BUART:pollcount_0\/clock_0
Path slack     : 29812p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                         iocell6       2183   2183  24197  RISE       1
\UART_BT:BUART:pollcount_0\/main_2  macrocell69   6162   8345  29812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:rx_state_0\/main_9
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 30710p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                        iocell6       2183   2183  24197  RISE       1
\UART_BT:BUART:rx_state_0\/main_9  macrocell62   5263   7446  30710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:rx_status_3\/main_6
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 30710p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                         iocell6       2183   2183  24197  RISE       1
\UART_BT:BUART:rx_status_3\/main_6  macrocell70   5263   7446  30710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:rx_state_2\/main_8
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 30725p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                        iocell6       2183   2183  24197  RISE       1
\UART_BT:BUART:rx_state_2\/main_8  macrocell65   5248   7431  30725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BT(0)/fb
Path End       : \UART_BT:BUART:rx_last\/main_0
Capture Clock  : \UART_BT:BUART:rx_last\/clock_0
Path slack     : 30725p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_BT_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BT(0)/fb                     iocell6       2183   2183  24197  RISE       1
\UART_BT:BUART:rx_last\/main_0  macrocell71   5248   7431  30725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_last\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \UART_PC:BUART:rx_last\/main_0
Capture Clock  : \UART_PC:BUART:rx_last\/clock_0
Path slack     : 30990p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                     iocell1       2009   2009  22847  RISE       1
\UART_PC:BUART:rx_last\/main_0  macrocell41   5158   7167  30990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_last\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 31228p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell9    1240   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell10      0   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell10   2270   3510  19451  RISE       1
\Counter:CounterUDB:disable_run_i\/main_2        macrocell73      3419   6929  31228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:disable_run_i\/clock_0                 macrocell73         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31228p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell9    1240   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell10      0   1240  19451  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell10   2270   3510  19451  RISE       1
\Counter:CounterUDB:overflow_reg_i\/main_0       macrocell74      3419   6929  31228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:overflow_reg_i\/clock_0                macrocell74         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : Net_274/main_1
Capture Clock  : Net_274/clock_0
Path slack     : 31682p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  20888  RISE       1
Net_274/main_1                           macrocell77    4425   6475  31682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \FreqDiv:not_last_reset\/main_1
Capture Clock  : \FreqDiv:not_last_reset\/clock_0
Path slack     : 31682p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  20888  RISE       1
\FreqDiv:not_last_reset\/main_1          macrocell78    4425   6475  31682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \FreqDiv:count_0\/main_1
Capture Clock  : \FreqDiv:count_0\/clock_0
Path slack     : 31682p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  20888  RISE       1
\FreqDiv:count_0\/main_1                 macrocell79    4425   6475  31682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell79         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 32221p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell9    1370   1370  27382  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell10      0   1370  27382  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell10   2260   3630  27382  RISE       1
\Counter:CounterUDB:prevCompare\/main_0          macrocell75      2306   5936  32221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:prevCompare\/clock_0                   macrocell75         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 32693p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0    controlcell4   2050   2050  20888  RISE       1
\Counter:CounterUDB:disable_run_i\/main_0  macrocell73    3414   5464  32693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:disable_run_i\/clock_0                 macrocell73         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33184p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  33184  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  33184  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  33184  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     4483   7983  33184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell7        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:disable_run_i\/q
Path End       : \Counter:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:disable_run_i\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter:CounterUDB:disable_run_i\/q       macrocell73   1250   1250  21555  RISE       1
\Counter:CounterUDB:disable_run_i\/main_1  macrocell73   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:disable_run_i\/clock_0                 macrocell73         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:overflow_reg_i\/q
Path End       : \Counter:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:overflow_reg_i\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter:CounterUDB:overflow_reg_i\/q      macrocell74   1250   1250  31959  RISE       1
\Counter:CounterUDB:disable_run_i\/main_3  macrocell73   2292   3542  34614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:disable_run_i\/clock_0                 macrocell73         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:count_0\/q
Path End       : Net_274/main_4
Capture Clock  : Net_274/clock_0
Path slack     : 34653p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell79         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv:count_0\/q  macrocell79   1250   1250  34653  RISE       1
Net_274/main_4       macrocell77   2253   3503  34653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:count_0\/q
Path End       : \FreqDiv:count_0\/main_3
Capture Clock  : \FreqDiv:count_0\/clock_0
Path slack     : 34653p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell79         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv:count_0\/q       macrocell79   1250   1250  34653  RISE       1
\FreqDiv:count_0\/main_3  macrocell79   2253   3503  34653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell79         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:not_last_reset\/q
Path End       : Net_274/main_3
Capture Clock  : Net_274/clock_0
Path slack     : 34671p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv:not_last_reset\/q  macrocell78   1250   1250  34671  RISE       1
Net_274/main_3              macrocell77   2235   3485  34671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:not_last_reset\/q
Path End       : \FreqDiv:not_last_reset\/main_2
Capture Clock  : \FreqDiv:not_last_reset\/clock_0
Path slack     : 34671p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv:not_last_reset\/q       macrocell78   1250   1250  34671  RISE       1
\FreqDiv:not_last_reset\/main_2  macrocell78   2235   3485  34671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv:not_last_reset\/q
Path End       : \FreqDiv:count_0\/main_2
Capture Clock  : \FreqDiv:count_0\/clock_0
Path slack     : 34671p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:not_last_reset\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv:not_last_reset\/q  macrocell78   1250   1250  34671  RISE       1
\FreqDiv:count_0\/main_2    macrocell79   2235   3485  34671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\FreqDiv:count_0\/clock_0                                  macrocell79         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_274/q
Path End       : \Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 34679p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell77         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_274/q                                   macrocell77   1250   1250  20727  RISE       1
\Counter:CounterUDB:count_stored_i\/main_0  macrocell76   2228   3478  34679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:count_stored_i\/clock_0                macrocell76         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_274/q
Path End       : Net_274/main_2
Capture Clock  : Net_274/clock_0
Path slack     : 34679p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_24MHz:R#1 vs. Clock_24MHz:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell77         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_274/q       macrocell77   1250   1250  20727  RISE       1
Net_274/main_2  macrocell77   2228   3478  34679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36095p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_24MHz:R#2)   41667
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0    controlcell4   2050   2050  20888  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/reset  statusicell7   3522   5572  36095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell7        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146746p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q     macrocell31   1250   1250  2146746  RISE       1
\UART_PC:BUART:rx_counter_load\/main_0  macrocell5    7693   8943  2146746  RISE       1
\UART_PC:BUART:rx_counter_load\/q       macrocell5    3350  12293  2146746  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/load   count7cell    2268  14561  2146746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_load_fifo\/q
Path End       : \UART_PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PC:BUART:sRX:RxSts\/clock
Path slack     : 2149051p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17115
-------------------------------------   ----- 
End-of-path arrival time (ps)           17115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_load_fifo\/q      macrocell33    1250   1250  2149051  RISE       1
\UART_PC:BUART:rx_status_4\/main_0  macrocell7     5577   6827  2149051  RISE       1
\UART_PC:BUART:rx_status_4\/q       macrocell7     3350  10177  2149051  RISE       1
\UART_PC:BUART:sRX:RxSts\/status_4  statusicell2   6939  17115  2149051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10545
-------------------------------------   ----- 
End-of-path arrival time (ps)           10545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q                      macrocell28     1250   1250  2149932  RISE       1
\UART_PC:BUART:counter_load_not\/main_1           macrocell2      3628   4878  2149932  RISE       1
\UART_PC:BUART:counter_load_not\/q                macrocell2      3350   8228  2149932  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2317  10545  2149932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152440p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8217
-------------------------------------   ---- 
End-of-path arrival time (ps)           8217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q         macrocell31     1250   1250  2146746  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6967   8217  2152440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_PC:BUART:sTX:TxSts\/clock
Path slack     : 2152656p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13511
-------------------------------------   ----- 
End-of-path arrival time (ps)           13511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q        macrocell28    1250   1250  2149932  RISE       1
\UART_PC:BUART:tx_status_0\/main_1  macrocell3     6603   7853  2152656  RISE       1
\UART_PC:BUART:tx_status_0\/q       macrocell3     3350  11203  2152656  RISE       1
\UART_PC:BUART:sTX:TxSts\/status_0  statusicell1   2308  13511  2152656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153350p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q                macrocell28     1250   1250  2149932  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6057   7307  2153350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_load_fifo\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153425p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10111
-------------------------------------   ----- 
End-of-path arrival time (ps)           10111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_load_fifo\/q            macrocell33     1250   1250  2149051  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   8861  10111  2153425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2153478p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9679
-------------------------------------   ---- 
End-of-path arrival time (ps)           9679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q        macrocell31   1250   1250  2146746  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_0  macrocell37   8429   9679  2153478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PC:BUART:tx_state_0\/main_3
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2153650p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153027  RISE       1
\UART_PC:BUART:tx_state_0\/main_3                  macrocell28     5926   9506  2153650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2154213p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2146746  RISE       1
\UART_PC:BUART:rx_state_0\/main_0    macrocell32   7693   8943  2154213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2154213p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2146746  RISE       1
\UART_PC:BUART:rx_state_3\/main_0    macrocell34   7693   8943  2154213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2154213p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2146746  RISE       1
\UART_PC:BUART:rx_status_3\/main_0   macrocell40   7693   8943  2154213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2154220p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8937
-------------------------------------   ---- 
End-of-path arrival time (ps)           8937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2146746  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_0  macrocell33   7687   8937  2154220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2154220p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8937
-------------------------------------   ---- 
End-of-path arrival time (ps)           8937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2146746  RISE       1
\UART_PC:BUART:rx_state_2\/main_0    macrocell35   7687   8937  2154220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:txn\/main_2
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2155303p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q  macrocell28   1250   1250  2149932  RISE       1
\UART_PC:BUART:txn\/main_2    macrocell26   6603   7853  2155303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell26         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152017  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4986   5176  2155481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155509p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7648
-------------------------------------   ---- 
End-of-path arrival time (ps)           7648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q               macrocell34   1250   1250  2150964  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_2  macrocell37   6398   7648  2155509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155736p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q                macrocell27     1250   1250  2150980  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3671   4921  2155736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_last\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2155742p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_last\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_last\/q          macrocell41   1250   1250  2155742  RISE       1
\UART_PC:BUART:rx_state_2\/main_6  macrocell35   6165   7415  2155742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155786p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q                macrocell32     1250   1250  2151748  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3620   4870  2155786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155805p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q               macrocell35   1250   1250  2151114  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_3  macrocell37   6102   7352  2155805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_PC:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2156481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                         macrocell39   1250   1250  2153972  RISE       1
\UART_PC:BUART:rx_state_0\/main_7  macrocell32   5426   6676  2156481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_PC:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2156481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell39   1250   1250  2153972  RISE       1
\UART_PC:BUART:rx_status_3\/main_7  macrocell40   5426   6676  2156481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_PC:BUART:txn\/main_3
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2156486p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156486  RISE       1
\UART_PC:BUART:txn\/main_3                macrocell26     2301   6671  2156486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell26         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156641p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q               macrocell32   1250   1250  2151748  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_1  macrocell37   5266   6516  2156641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157094p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q          macrocell36     1250   1250  2157094  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2312   3562  2157094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2157288p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2157094  RISE       1
\UART_PC:BUART:rx_state_0\/main_2   macrocell32   4619   5869  2157288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2157288p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2157094  RISE       1
\UART_PC:BUART:rx_state_3\/main_2   macrocell34   4619   5869  2157288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2157288p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2157094  RISE       1
\UART_PC:BUART:rx_status_3\/main_2  macrocell40   4619   5869  2157288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_PC:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2157444p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                         macrocell38   1250   1250  2153107  RISE       1
\UART_PC:BUART:rx_state_0\/main_6  macrocell32   4463   5713  2157444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_PC:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2157444p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell38   1250   1250  2153107  RISE       1
\UART_PC:BUART:rx_status_3\/main_6  macrocell40   4463   5713  2157444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_5
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2157447p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_bitclk\/q        macrocell30   1250   1250  2157447  RISE       1
\UART_PC:BUART:tx_state_0\/main_5  macrocell28   4459   5709  2157447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:txn\/main_6
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2157511p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_bitclk\/q  macrocell30   1250   1250  2157447  RISE       1
\UART_PC:BUART:txn\/main_6   macrocell26   4396   5646  2157511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_1
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2157711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q       macrocell28   1250   1250  2149932  RISE       1
\UART_PC:BUART:tx_state_1\/main_1  macrocell27   4196   5446  2157711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_1
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2157711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q       macrocell28   1250   1250  2149932  RISE       1
\UART_PC:BUART:tx_state_2\/main_1  macrocell29   4196   5446  2157711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2157818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q   macrocell36   1250   1250  2157094  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_2  macrocell33   4089   5339  2157818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2157818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2157094  RISE       1
\UART_PC:BUART:rx_state_2\/main_2   macrocell35   4089   5339  2157818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2157887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q         macrocell34   1250   1250  2150964  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_3  macrocell33   4019   5269  2157887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2157887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q       macrocell34   1250   1250  2150964  RISE       1
\UART_PC:BUART:rx_state_2\/main_3  macrocell35   4019   5269  2157887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:txn\/main_1
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2158242p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q  macrocell27   1250   1250  2150980  RISE       1
\UART_PC:BUART:txn\/main_1    macrocell26   3665   4915  2158242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell26         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_1
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2158279p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q       macrocell28   1250   1250  2149932  RISE       1
\UART_PC:BUART:tx_state_0\/main_1  macrocell28   3628   4878  2158279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 2158279p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_0\/q      macrocell28   1250   1250  2149932  RISE       1
\UART_PC:BUART:tx_bitclk\/main_1  macrocell30   3628   4878  2158279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158383p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158383  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/main_1   macrocell36   2833   4773  2158383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158383p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158383  RISE       1
MODIN1_1/main_1                           macrocell38   2833   4773  2158383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158383p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158383  RISE       1
MODIN1_0/main_1                           macrocell39   2833   4773  2158383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158383p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158383  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/main_2   macrocell36   2833   4773  2158383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/main_0   macrocell36   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
MODIN1_1/main_0                           macrocell38   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
MODIN1_0/main_0                           macrocell39   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:txn\/main_4
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2158401p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_2\/q  macrocell29   1250   1250  2150973  RISE       1
\UART_PC:BUART:txn\/main_4    macrocell26   3506   4756  2158401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell26         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_5
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2158432p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_bitclk\/q        macrocell30   1250   1250  2157447  RISE       1
\UART_PC:BUART:tx_state_1\/main_5  macrocell27   3475   4725  2158432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_5
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2158432p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_bitclk\/q        macrocell30   1250   1250  2157447  RISE       1
\UART_PC:BUART:tx_state_2\/main_5  macrocell29   3475   4725  2158432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2158432p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q       macrocell34   1250   1250  2150964  RISE       1
\UART_PC:BUART:rx_state_0\/main_3  macrocell32   3474   4724  2158432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2158432p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q       macrocell34   1250   1250  2150964  RISE       1
\UART_PC:BUART:rx_state_3\/main_3  macrocell34   3474   4724  2158432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2158432p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_3\/q        macrocell34   1250   1250  2150964  RISE       1
\UART_PC:BUART:rx_status_3\/main_3  macrocell40   3474   4724  2158432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_6       macrocell33   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_PC:BUART:rx_state_2\/main_8         macrocell35   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_5       macrocell33   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_PC:BUART:rx_state_2\/main_7         macrocell35   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2158524p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_PC:BUART:rx_state_0\/main_9         macrocell32   2692   4632  2158524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2158524p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_PC:BUART:rx_state_3\/main_6         macrocell34   2692   4632  2158524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2158528p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_PC:BUART:rx_state_0\/main_8         macrocell32   2689   4629  2158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2158528p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_PC:BUART:rx_state_3\/main_5         macrocell34   2689   4629  2158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2158581p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q       macrocell35   1250   1250  2151114  RISE       1
\UART_PC:BUART:rx_state_0\/main_4  macrocell32   3325   4575  2158581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2158581p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q       macrocell35   1250   1250  2151114  RISE       1
\UART_PC:BUART:rx_state_3\/main_4  macrocell34   3325   4575  2158581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2158581p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q        macrocell35   1250   1250  2151114  RISE       1
\UART_PC:BUART:rx_status_3\/main_4  macrocell40   3325   4575  2158581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_7       macrocell33   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\UART_PC:BUART:rx_state_2\/main_9         macrocell35   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2158663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\UART_PC:BUART:rx_state_0\/main_10        macrocell32   2554   4494  2158663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2158663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\UART_PC:BUART:rx_state_3\/main_7         macrocell34   2554   4494  2158663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158742p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell38   1250   1250  2153107  RISE       1
MODIN1_1/main_3  macrocell38   3165   4415  2158742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2158840p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q         macrocell35   1250   1250  2151114  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_4  macrocell33   3067   4317  2158840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2158840p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_2\/q       macrocell35   1250   1250  2151114  RISE       1
\UART_PC:BUART:rx_state_2\/main_4  macrocell35   3067   4317  2158840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 2159206p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q         macrocell32   1250   1250  2151748  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_1  macrocell33   2700   3950  2159206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 2159206p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q       macrocell32   1250   1250  2151748  RISE       1
\UART_PC:BUART:rx_state_2\/main_1  macrocell35   2700   3950  2159206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q       macrocell32   1250   1250  2151748  RISE       1
\UART_PC:BUART:rx_state_0\/main_1  macrocell32   2691   3941  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q       macrocell32   1250   1250  2151748  RISE       1
\UART_PC:BUART:rx_state_3\/main_1  macrocell34   2691   3941  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_state_0\/q        macrocell32   1250   1250  2151748  RISE       1
\UART_PC:BUART:rx_status_3\/main_1  macrocell40   2691   3941  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_3
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2159317p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_2\/q       macrocell29   1250   1250  2150973  RISE       1
\UART_PC:BUART:tx_state_1\/main_3  macrocell27   2590   3840  2159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_3
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2159317p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_2\/q       macrocell29   1250   1250  2150973  RISE       1
\UART_PC:BUART:tx_state_2\/main_3  macrocell29   2590   3840  2159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_4
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2159319p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_2\/q       macrocell29   1250   1250  2150973  RISE       1
\UART_PC:BUART:tx_state_0\/main_4  macrocell28   2588   3838  2159319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 2159319p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_2\/q      macrocell29   1250   1250  2150973  RISE       1
\UART_PC:BUART:tx_bitclk\/main_3  macrocell30   2588   3838  2159319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_0
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2159326p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q       macrocell27   1250   1250  2150980  RISE       1
\UART_PC:BUART:tx_state_1\/main_0  macrocell27   2581   3831  2159326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_0
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2159326p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q       macrocell27   1250   1250  2150980  RISE       1
\UART_PC:BUART:tx_state_2\/main_0  macrocell29   2581   3831  2159326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_0
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2159327p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q       macrocell27   1250   1250  2150980  RISE       1
\UART_PC:BUART:tx_state_0\/main_0  macrocell28   2580   3830  2159327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 2159327p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:tx_state_1\/q      macrocell27   1250   1250  2150980  RISE       1
\UART_PC:BUART:tx_bitclk\/main_0  macrocell30   2580   3830  2159327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PC:BUART:txn\/main_5
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2159590p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159590  RISE       1
\UART_PC:BUART:txn\/main_5                      macrocell26     3376   3566  2159590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell26         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  2153972  RISE       1
MODIN1_1/main_4  macrocell38   2300   3550  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  2153972  RISE       1
MODIN1_0/main_3  macrocell39   2300   3550  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:txn\/q
Path End       : \UART_PC:BUART:txn\/main_0
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 2159609p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_PC:BUART:txn\/q       macrocell26   1250   1250  2159609  RISE       1
\UART_PC:BUART:txn\/main_0  macrocell26   2298   3548  2159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell26         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PC:BUART:tx_state_1\/main_4
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2160344p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2812
-------------------------------------   ---- 
End-of-path arrival time (ps)           2812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159590  RISE       1
\UART_PC:BUART:tx_state_1\/main_4               macrocell27     2622   2812  2160344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PC:BUART:tx_state_2\/main_4
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2160344p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2812
-------------------------------------   ---- 
End-of-path arrival time (ps)           2812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159590  RISE       1
\UART_PC:BUART:tx_state_2\/main_4               macrocell29     2622   2812  2160344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_state_0\/main_2
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 2160364p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2793
-------------------------------------   ---- 
End-of-path arrival time (ps)           2793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152017  RISE       1
\UART_PC:BUART:tx_state_0\/main_2               macrocell28     2603   2793  2160364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 2160364p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2793
-------------------------------------   ---- 
End-of-path arrival time (ps)           2793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152017  RISE       1
\UART_PC:BUART:tx_bitclk\/main_2                macrocell30     2603   2793  2160364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_state_1\/main_2
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 2160378p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2779
-------------------------------------   ---- 
End-of-path arrival time (ps)           2779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152017  RISE       1
\UART_PC:BUART:tx_state_1\/main_2               macrocell27     2589   2779  2160378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_state_2\/main_2
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 2160378p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2779
-------------------------------------   ---- 
End-of-path arrival time (ps)           2779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152017  RISE       1
\UART_PC:BUART:tx_state_2\/main_2               macrocell29     2589   2779  2160378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_status_3\/q
Path End       : \UART_PC:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PC:BUART:sRX:RxSts\/clock
Path slack     : 2161299p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PC:BUART:rx_status_3\/q       macrocell40    1250   1250  2161299  RISE       1
\UART_PC:BUART:sRX:RxSts\/status_3  statusicell2   3618   4868  2161299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024135p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11341
-------------------------------------   ----- 
End-of-path arrival time (ps)           11341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q                      macrocell58     1250   1250  13024135  RISE       1
\UART_BT:BUART:counter_load_not\/main_1           macrocell12     4447   5697  13024135  RISE       1
\UART_BT:BUART:counter_load_not\/q                macrocell12     3350   9047  13024135  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2294  11341  13024135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_BT:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025238p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11068
-------------------------------------   ----- 
End-of-path arrival time (ps)           11068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q     macrocell61   1250   1250  13025238  RISE       1
\UART_BT:BUART:rx_counter_load\/main_0  macrocell15   4156   5406  13025238  RISE       1
\UART_BT:BUART:rx_counter_load\/q       macrocell15   3350   8756  13025238  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/load   count7cell    2312  11068  13025238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BT:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_BT:BUART:sTX:TxSts\/clock
Path slack     : 13028137p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13029
-------------------------------------   ----- 
End-of-path arrival time (ps)           13029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13028137  RISE       1
\UART_BT:BUART:tx_status_0\/main_3                 macrocell13     3198   6778  13028137  RISE       1
\UART_BT:BUART:tx_status_0\/q                      macrocell13     3350  10128  13028137  RISE       1
\UART_BT:BUART:sTX:TxSts\/status_0                 statusicell5    2902  13029  13028137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxSts\/clock                            statusicell5        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029104p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q                macrocell62     1250   1250  13025417  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   5303   6553  13029104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BT:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_BT:BUART:sRX:RxSts\/clock
Path slack     : 13029610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11557
-------------------------------------   ----- 
End-of-path arrival time (ps)           11557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13029610  RISE       1
\UART_BT:BUART:rx_status_4\/main_1                 macrocell17     2326   5906  13029610  RISE       1
\UART_BT:BUART:rx_status_4\/q                      macrocell17     3350   9256  13029610  RISE       1
\UART_BT:BUART:sRX:RxSts\/status_4                 statusicell6    2300  11557  13029610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxSts\/clock                            statusicell6        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_BT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029620p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q                macrocell58     1250   1250  13024135  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   4787   6037  13029620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_BT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030545p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q                macrocell57     1250   1250  13026293  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   3862   5112  13030545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13030916p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  13030916  RISE       1
\UART_BT:BUART:rx_state_0\/main_2   macrocell62   5991   7241  13030916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13030916p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  13030916  RISE       1
\UART_BT:BUART:rx_state_3\/main_2   macrocell64   5991   7241  13030916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_2
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13030916p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  13030916  RISE       1
\UART_BT:BUART:rx_status_3\/main_2  macrocell70   5991   7241  13030916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031170p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q         macrocell61     1250   1250  13025238  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   3237   4487  13031170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031203p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q          macrocell66     1250   1250  13030916  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   3203   4453  13031203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BT:BUART:tx_state_0\/main_3
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13031379p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13028137  RISE       1
\UART_BT:BUART:tx_state_0\/main_3                  macrocell58     3198   6778  13031379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13031473p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q   macrocell66   1250   1250  13030916  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_2  macrocell63   5434   6684  13031473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13031473p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_bitclk_enable\/q  macrocell66   1250   1250  13030916  RISE       1
\UART_BT:BUART:rx_state_2\/main_2   macrocell65   5434   6684  13031473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_BT:BUART:txn\/main_3
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13031497p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   4370   4370  13031497  RISE       1
\UART_BT:BUART:txn\/main_3                macrocell56     2290   6660  13031497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_BT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031903p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13027016  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell6   3563   3753  13031903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:TxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_state_0\/main_7
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13031969p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031969  RISE       1
\UART_BT:BUART:rx_state_0\/main_7         macrocell62   4248   6188  13031969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_state_3\/main_7
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13031969p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031969  RISE       1
\UART_BT:BUART:rx_state_3\/main_7         macrocell64   4248   6188  13031969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:txn\/main_1
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13032093p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q  macrocell57   1250   1250  13026293  RISE       1
\UART_BT:BUART:txn\/main_1    macrocell56   4814   6064  13032093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 13032093p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q      macrocell57   1250   1250  13026293  RISE       1
\UART_BT:BUART:tx_bitclk\/main_0  macrocell60   4814   6064  13032093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:txn\/main_2
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13032125p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6031
-------------------------------------   ---- 
End-of-path arrival time (ps)           6031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q  macrocell58   1250   1250  13024135  RISE       1
\UART_BT:BUART:txn\/main_2    macrocell56   4781   6031  13032125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 13032125p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6031
-------------------------------------   ---- 
End-of-path arrival time (ps)           6031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q      macrocell58   1250   1250  13024135  RISE       1
\UART_BT:BUART:tx_bitclk\/main_1  macrocell60   4781   6031  13032125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_1
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13032460p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q       macrocell58   1250   1250  13024135  RISE       1
\UART_BT:BUART:tx_state_1\/main_1  macrocell57   4447   5697  13032460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_1
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13032460p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q       macrocell58   1250   1250  13024135  RISE       1
\UART_BT:BUART:tx_state_2\/main_1  macrocell59   4447   5697  13032460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13032550p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031969  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_7       macrocell63   3667   5607  13032550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BT:BUART:rx_state_2\/main_7
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13032550p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031969  RISE       1
\UART_BT:BUART:rx_state_2\/main_7         macrocell65   3667   5607  13032550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_0
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13032662p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q       macrocell57   1250   1250  13026293  RISE       1
\UART_BT:BUART:tx_state_0\/main_0  macrocell58   4245   5495  13032662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:txn\/main_6
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13032706p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_bitclk\/q  macrocell60   1250   1250  13032706  RISE       1
\UART_BT:BUART:txn\/main_6   macrocell56   4201   5451  13032706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_5
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13032748p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_bitclk\/q        macrocell60   1250   1250  13032706  RISE       1
\UART_BT:BUART:tx_state_1\/main_5  macrocell57   4158   5408  13032748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_5
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13032748p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_bitclk\/q        macrocell60   1250   1250  13032706  RISE       1
\UART_BT:BUART:tx_state_2\/main_5  macrocell59   4158   5408  13032748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13032750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13025238  RISE       1
\UART_BT:BUART:rx_state_0\/main_0    macrocell62   4156   5406  13032750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13032750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13025238  RISE       1
\UART_BT:BUART:rx_state_3\/main_0    macrocell64   4156   5406  13032750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_0
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13032750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13025238  RISE       1
\UART_BT:BUART:rx_status_3\/main_0   macrocell70   4156   5406  13032750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032769p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q        macrocell61   1250   1250  13025238  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_0  macrocell67   4138   5388  13032769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13032781p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5376
-------------------------------------   ---- 
End-of-path arrival time (ps)           5376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13025238  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_0  macrocell63   4126   5376  13032781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_0
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13032781p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5376
-------------------------------------   ---- 
End-of-path arrival time (ps)           5376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13025238  RISE       1
\UART_BT:BUART:rx_state_2\/main_0    macrocell65   4126   5376  13032781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_0\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_1
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13032843p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_0\/q       macrocell58   1250   1250  13024135  RISE       1
\UART_BT:BUART:tx_state_0\/main_1  macrocell58   4064   5314  13032843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13032929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q       macrocell62   1250   1250  13025417  RISE       1
\UART_BT:BUART:rx_state_0\/main_1  macrocell62   3978   5228  13032929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13032929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q       macrocell62   1250   1250  13025417  RISE       1
\UART_BT:BUART:rx_state_3\/main_1  macrocell64   3978   5228  13032929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_1
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13032929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q        macrocell62   1250   1250  13025417  RISE       1
\UART_BT:BUART:rx_status_3\/main_1  macrocell70   3978   5228  13032929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033221p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q               macrocell62   1250   1250  13025417  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_1  macrocell67   3686   4936  13033221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_BT:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_BT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033261p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033261  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/main_2   macrocell66   2955   4895  13033261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_bitclk\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_5
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13033267p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_bitclk\/q        macrocell60   1250   1250  13032706  RISE       1
\UART_BT:BUART:tx_state_0\/main_5  macrocell58   3640   4890  13033267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BT:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_BT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033272  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/main_0   macrocell66   2945   4885  13033272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BT:BUART:pollcount_1\/main_0
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 13033272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033272  RISE       1
\UART_BT:BUART:pollcount_1\/main_0        macrocell68   2945   4885  13033272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BT:BUART:pollcount_0\/main_0
Capture Clock  : \UART_BT:BUART:pollcount_0\/clock_0
Path slack     : 13033272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033272  RISE       1
\UART_BT:BUART:pollcount_0\/main_0        macrocell69   2945   4885  13033272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BT:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_BT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033275  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/main_1   macrocell66   2942   4882  13033275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_bitclk_enable\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BT:BUART:pollcount_1\/main_1
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 13033275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033275  RISE       1
\UART_BT:BUART:pollcount_1\/main_1        macrocell68   2942   4882  13033275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BT:BUART:pollcount_0\/main_1
Capture Clock  : \UART_BT:BUART:pollcount_0\/clock_0
Path slack     : 13033275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033275  RISE       1
\UART_BT:BUART:pollcount_0\/main_1        macrocell69   2942   4882  13033275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_10
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13033503p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell69   1250   1250  13028668  RISE       1
\UART_BT:BUART:rx_state_0\/main_10  macrocell62   3403   4653  13033503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_7
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13033503p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell69   1250   1250  13028668  RISE       1
\UART_BT:BUART:rx_status_3\/main_7  macrocell70   3403   4653  13033503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_8
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13033520p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_1\/q      macrocell68   1250   1250  13028676  RISE       1
\UART_BT:BUART:rx_state_0\/main_8  macrocell62   3387   4637  13033520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_5
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13033520p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_1\/q       macrocell68   1250   1250  13028676  RISE       1
\UART_BT:BUART:rx_status_3\/main_5  macrocell70   3387   4637  13033520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:txn\/main_4
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13033523p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_2\/q  macrocell59   1250   1250  13026277  RISE       1
\UART_BT:BUART:txn\/main_4    macrocell56   3384   4634  13033523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 13033523p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_2\/q      macrocell59   1250   1250  13026277  RISE       1
\UART_BT:BUART:tx_bitclk\/main_3  macrocell60   3384   4634  13033523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_state_0\/main_4
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13033539p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_2\/q       macrocell59   1250   1250  13026277  RISE       1
\UART_BT:BUART:tx_state_0\/main_4  macrocell58   3368   4618  13033539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_6       macrocell63   2621   4561  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_state_2\/main_6
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_BT:BUART:rx_state_2\/main_6         macrocell65   2621   4561  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033598  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_5       macrocell63   2619   4559  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_state_2\/main_5
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033598  RISE       1
\UART_BT:BUART:rx_state_2\/main_5         macrocell65   2619   4559  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_state_0\/main_6
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_BT:BUART:rx_state_0\/main_6         macrocell62   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BT:BUART:rx_state_3\/main_6
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_BT:BUART:rx_state_3\/main_6         macrocell64   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_state_0\/main_5
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033598  RISE       1
\UART_BT:BUART:rx_state_0\/main_5         macrocell62   2610   4550  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BT:BUART:rx_state_3\/main_5
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033598  RISE       1
\UART_BT:BUART:rx_state_3\/main_5         macrocell64   2610   4550  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033629p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q               macrocell64   1250   1250  13026126  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_2  macrocell67   3278   4528  13033629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13033638p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q       macrocell64   1250   1250  13026126  RISE       1
\UART_BT:BUART:rx_state_0\/main_3  macrocell62   3269   4519  13033638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13033638p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q       macrocell64   1250   1250  13026126  RISE       1
\UART_BT:BUART:rx_state_3\/main_3  macrocell64   3269   4519  13033638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_3
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13033638p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q        macrocell64   1250   1250  13026126  RISE       1
\UART_BT:BUART:rx_status_3\/main_3  macrocell70   3269   4519  13033638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13033652p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q         macrocell62   1250   1250  13025417  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_1  macrocell63   3255   4505  13033652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_0\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_1
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13033652p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_0\/q       macrocell62   1250   1250  13025417  RISE       1
\UART_BT:BUART:rx_state_2\/main_1  macrocell65   3255   4505  13033652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13033661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q         macrocell64   1250   1250  13026126  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_3  macrocell63   3245   4495  13033661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_3\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13033661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_3\/q       macrocell64   1250   1250  13026126  RISE       1
\UART_BT:BUART:rx_state_2\/main_3  macrocell65   3245   4495  13033661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_0\/main_4
Capture Clock  : \UART_BT:BUART:rx_state_0\/clock_0
Path slack     : 13033834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q       macrocell65   1250   1250  13026322  RISE       1
\UART_BT:BUART:rx_state_0\/main_4  macrocell62   3073   4323  13033834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_0\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_3\/main_4
Capture Clock  : \UART_BT:BUART:rx_state_3\/clock_0
Path slack     : 13033834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q       macrocell65   1250   1250  13026322  RISE       1
\UART_BT:BUART:rx_state_3\/main_4  macrocell64   3073   4323  13033834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_3\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_status_3\/main_4
Capture Clock  : \UART_BT:BUART:rx_status_3\/clock_0
Path slack     : 13033834p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q        macrocell65   1250   1250  13026322  RISE       1
\UART_BT:BUART:rx_status_3\/main_4  macrocell70   3073   4323  13033834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_BT:BUART:rx_load_fifo\/clock_0
Path slack     : 13033836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q         macrocell65   1250   1250  13026322  RISE       1
\UART_BT:BUART:rx_load_fifo\/main_4  macrocell63   3070   4320  13033836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_4
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13033836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q       macrocell65   1250   1250  13026322  RISE       1
\UART_BT:BUART:rx_state_2\/main_4  macrocell65   3070   4320  13033836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_state_2\/q
Path End       : \UART_BT:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_BT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033973p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_state_2\/q               macrocell65   1250   1250  13026322  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/main_3  macrocell67   2934   4184  13033973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_stop1_reg\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_load_fifo\/q
Path End       : \UART_BT:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_BT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034216p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_load_fifo\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_load_fifo\/q            macrocell63     1250   1250  13031177  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   3070   4320  13034216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:pollcount_1\/main_4
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 13034283p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell69   1250   1250  13028668  RISE       1
\UART_BT:BUART:pollcount_1\/main_4  macrocell68   2624   3874  13034283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_0\/q
Path End       : \UART_BT:BUART:pollcount_0\/main_3
Capture Clock  : \UART_BT:BUART:pollcount_0\/clock_0
Path slack     : 13034283p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_0\/q       macrocell69   1250   1250  13028668  RISE       1
\UART_BT:BUART:pollcount_0\/main_3  macrocell69   2624   3874  13034283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_0\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:pollcount_1\/q
Path End       : \UART_BT:BUART:pollcount_1\/main_2
Capture Clock  : \UART_BT:BUART:pollcount_1\/clock_0
Path slack     : 13034290p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:pollcount_1\/q       macrocell68   1250   1250  13028676  RISE       1
\UART_BT:BUART:pollcount_1\/main_2  macrocell68   2616   3866  13034290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:pollcount_1\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_BT:BUART:tx_bitclk\/clock_0
Path slack     : 13034406p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3751
-------------------------------------   ---- 
End-of-path arrival time (ps)           3751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13027016  RISE       1
\UART_BT:BUART:tx_bitclk\/main_2                macrocell60     3561   3751  13034406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_state_0\/main_2
Capture Clock  : \UART_BT:BUART:tx_state_0\/clock_0
Path slack     : 13034463p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3694
-------------------------------------   ---- 
End-of-path arrival time (ps)           3694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13027016  RISE       1
\UART_BT:BUART:tx_state_0\/main_2               macrocell58     3504   3694  13034463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_3
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_2\/q       macrocell59   1250   1250  13026277  RISE       1
\UART_BT:BUART:tx_state_1\/main_3  macrocell57   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_2\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_3
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_2\/q       macrocell59   1250   1250  13026277  RISE       1
\UART_BT:BUART:tx_state_2\/main_3  macrocell59   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_last\/q
Path End       : \UART_BT:BUART:rx_state_2\/main_9
Capture Clock  : \UART_BT:BUART:rx_state_2\/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_last\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_last\/q          macrocell71   1250   1250  13034603  RISE       1
\UART_BT:BUART:rx_state_2\/main_9  macrocell65   2304   3554  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:txn\/q
Path End       : \UART_BT:BUART:txn\/main_0
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:txn\/q       macrocell56   1250   1250  13034605  RISE       1
\UART_BT:BUART:txn\/main_0  macrocell56   2302   3552  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_state_1\/main_0
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q       macrocell57   1250   1250  13026293  RISE       1
\UART_BT:BUART:tx_state_1\/main_0  macrocell57   2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:tx_state_1\/q
Path End       : \UART_BT:BUART:tx_state_2\/main_0
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_BT:BUART:tx_state_1\/q       macrocell57   1250   1250  13026293  RISE       1
\UART_BT:BUART:tx_state_2\/main_0  macrocell59   2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BT:BUART:txn\/main_5
Capture Clock  : \UART_BT:BUART:txn\/clock_0
Path slack     : 13034774p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3382
-------------------------------------   ---- 
End-of-path arrival time (ps)           3382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  13034774  RISE       1
\UART_BT:BUART:txn\/main_5                      macrocell56     3192   3382  13034774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_state_1\/main_2
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13035340p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13027016  RISE       1
\UART_BT:BUART:tx_state_1\/main_2               macrocell57     2626   2816  13035340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BT:BUART:tx_state_2\/main_2
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13035340p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13027016  RISE       1
\UART_BT:BUART:tx_state_2\/main_2               macrocell59     2626   2816  13035340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BT:BUART:tx_state_1\/main_4
Capture Clock  : \UART_BT:BUART:tx_state_1\/clock_0
Path slack     : 13035665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  13034774  RISE       1
\UART_BT:BUART:tx_state_1\/main_4               macrocell57     2302   2492  13035665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BT:BUART:tx_state_2\/main_4
Capture Clock  : \UART_BT:BUART:tx_state_2\/clock_0
Path slack     : 13035665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  13034774  RISE       1
\UART_BT:BUART:tx_state_2\/main_4               macrocell59     2302   2492  13035665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BT:BUART:rx_status_3\/q
Path End       : \UART_BT:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_BT:BUART:sRX:RxSts\/clock
Path slack     : 13037020p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_BT_IntClock:R#1 vs. UART_BT_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:rx_status_3\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_BT:BUART:rx_status_3\/q       macrocell70    1250   1250  13037020  RISE       1
\UART_BT:BUART:sRX:RxSts\/status_3  statusicell6   2896   4146  13037020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_BT:BUART:sRX:RxSts\/clock                            statusicell6        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66608512p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15988
-------------------------------------   ----- 
End-of-path arrival time (ps)           15988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  66608512  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell9      8045  10335  66608512  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell9      3350  13685  66608512  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2303  15988  66608512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66611041p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  66608512  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   5609   7899  66611041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66612591p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11909
-------------------------------------   ----- 
End-of-path arrival time (ps)           11909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  66612591  RISE       1
\PWM_A:PWMUDB:status_2\/main_1          macrocell10     3967   6257  66612591  RISE       1
\PWM_A:PWMUDB:status_2\/q               macrocell10     3350   9607  66612591  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2303  11909  66612591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 66613935p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  66613935  RISE       1
\PWM_B:PWMUDB:runmode_enable\/main_0      macrocell42    6345   7555  66613935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66613951p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell42     1250   1250  66610151  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   3739   4989  66613951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66614271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q        macrocell49     1250   1250  66614073  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   3419   4669  66614271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66614355p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  66612591  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2295   4585  66614355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_423/main_0
Capture Clock  : Net_423/clock_0
Path slack     : 66615206p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell42   1250   1250  66610151  RISE       1
Net_423/main_0                   macrocell48   5034   6284  66615206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_100/main_0
Capture Clock  : Net_100/clock_0
Path slack     : 66615797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell49   1250   1250  66614073  RISE       1
Net_100/main_0                   macrocell55   4443   5693  66615797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_A:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 66616046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  66616046  RISE       1
\PWM_A:PWMUDB:prevCompare1\/main_0    macrocell50     2934   5444  66616046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_A:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 66616046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  66616046  RISE       1
\PWM_A:PWMUDB:status_0\/main_1        macrocell52     2934   5444  66616046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_72/main_1
Capture Clock  : Net_72/clock_0
Path slack     : 66616046p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  66616046  RISE       1
Net_72/main_1                         macrocell54     2934   5444  66616046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_72/clock_0                                             macrocell54         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:status_0\/q
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66616333p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8167
-------------------------------------   ---- 
End-of-path arrival time (ps)           8167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:status_0\/q               macrocell45    1250   1250  66616333  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_0  statusicell3   6917   8167  66616333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_422/main_0
Capture Clock  : Net_422/clock_0
Path slack     : 66616509p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell42   1250   1250  66610151  RISE       1
Net_422/main_0                   macrocell47   3731   4981  66616509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_422/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_B:PWMUDB:prevCompare1\/clock_0
Path slack     : 66616650p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  66616650  RISE       1
\PWM_B:PWMUDB:prevCompare1\/main_0    macrocell43     2330   4840  66616650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 66616650p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  66616650  RISE       1
\PWM_B:PWMUDB:status_0\/main_1        macrocell45     2330   4840  66616650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_422/main_1
Capture Clock  : Net_422/clock_0
Path slack     : 66616650p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  66616650  RISE       1
Net_422/main_1                        macrocell47     2330   4840  66616650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_422/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:status_1\/q
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66616994p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7506
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:status_1\/q               macrocell46    1250   1250  66616994  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_1  statusicell3   6256   7506  66616994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_72/main_0
Capture Clock  : Net_72/clock_0
Path slack     : 66617626p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell49   1250   1250  66614073  RISE       1
Net_72/main_0                    macrocell54   2614   3864  66617626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_72/clock_0                                             macrocell54         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_1\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66617821p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:status_1\/q               macrocell53    1250   1250  66617821  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_1  statusicell4   5429   6679  66617821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:prevCompare1\/q
Path End       : \PWM_A:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 66617933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:prevCompare1\/q   macrocell50   1250   1250  66617933  RISE       1
\PWM_A:PWMUDB:status_0\/main_0  macrocell52   2307   3557  66617933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:prevCompare1\/q
Path End       : \PWM_B:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 66617935p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:prevCompare1\/q   macrocell43   1250   1250  66617935  RISE       1
\PWM_B:PWMUDB:status_0\/main_0  macrocell45   2305   3555  66617935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:prevCompare2\/q
Path End       : \PWM_A:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 66617943p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:prevCompare2\/q   macrocell51   1250   1250  66617943  RISE       1
\PWM_A:PWMUDB:status_1\/main_0  macrocell53   2297   3547  66617943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:prevCompare2\/q
Path End       : \PWM_B:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_B:PWMUDB:status_1\/clock_0
Path slack     : 66617945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_B:R#1 vs. Clock_PWM_B:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare2\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_B:PWMUDB:prevCompare2\/q   macrocell44   1250   1250  66617945  RISE       1
\PWM_B:PWMUDB:status_1\/main_0  macrocell46   2295   3545  66617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_A:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 66617951p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  66617951  RISE       1
\PWM_A:PWMUDB:runmode_enable\/main_0      macrocell49    2329   3539  66617951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_0\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66620359p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Clock_PWM_A:R#1 vs. Clock_PWM_A:R#2)   66625000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         66624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_A:PWMUDB:status_0\/q               macrocell52    1250   1250  66620359  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2891   4141  66620359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Stepper:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_Stepper:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Stepper:TimerUDB:rstSts:stsreg\/clock
Path slack     : 499987043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                 499999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12457
-------------------------------------   ----- 
End-of-path arrival time (ps)           12457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell11   2290   2290  499987043  RISE       1
\Timer_Stepper:TimerUDB:status_tc\/main_1        macrocell24      3908   6198  499987043  RISE       1
\Timer_Stepper:TimerUDB:status_tc\/q             macrocell24      3350   9548  499987043  RISE       1
\Timer_Stepper:TimerUDB:rstSts:stsreg\/status_0  statusicell8     2909  12457  499987043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:rstSts:stsreg\/clock               statusicell8        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Stepper:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Stepper:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Stepper:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 499987242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                 499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6698
-------------------------------------   ---- 
End-of-path arrival time (ps)           6698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell5        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT      slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_Stepper:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  499987242  RISE       1
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell11   5488   6698  499987242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/clock              datapathcell11      0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Stepper:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_176/main_1
Capture Clock  : Net_176/clock_0
Path slack     : 499989378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7112
-------------------------------------   ---- 
End-of-path arrival time (ps)           7112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell11   2290   2290  499987043  RISE       1
Net_176/main_1                                   macrocell80      4822   7112  499989378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_176/clock_0                                            macrocell80         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Stepper:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_Stepper:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Stepper:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 499989392p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                 499993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT      slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell11   2290   2290  499987043  RISE       1
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell11   2258   4548  499989392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:sT8:timerdp:u0\/clock              datapathcell11      0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Stepper:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_176/main_0
Capture Clock  : Net_176/clock_0
Path slack     : 499992337p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Stepper:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell5        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT      slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Timer_Stepper:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  499987242  RISE       1
Net_176/main_0                                               macrocell80    2943   4153  499992337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_176/clock_0                                            macrocell80         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

