<def f='llvm/llvm/include/llvm/ADT/Optional.h' l='360' ll='362' type='bool llvm::operator&gt;=(const Optional&lt;T&gt; &amp; X, const Optional&lt;U&gt; &amp; Y)'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc' l='107' u='c' c='_ZN12_GLOBAL__N_125getRuleRangeForIdentifierEN4llvm9StringRefE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc' l='108' u='c' c='_ZN12_GLOBAL__N_125getRuleRangeForIdentifierEN4llvm9StringRefE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc' l='390' u='c' c='_ZN12_GLOBAL__N_125getRuleRangeForIdentifierEN4llvm9StringRefE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc' l='398' u='c' c='_ZN12_GLOBAL__N_125getRuleRangeForIdentifierEN4llvm9StringRefE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPreLegalizeGICombiner.inc' l='382' u='c' c='_ZN12_GLOBAL__N_125getRuleRangeForIdentifierEN4llvm9StringRefE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegBankGICombiner.inc' l='59' u='c' c='_ZN12_GLOBAL__N_125getRuleRangeForIdentifierEN4llvm9StringRefE'/>
