P. Avouris, Z. Chen, and V. Perebeinos. 2007. Carbon-based electronics. Nature Nanotech. 605--615.
Shashikanth Bobba , Jie Zhang , Antonio Pullini , David Atienza , Giovanni De Micheli, Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
C. Chu, FLUTE: fast lookup table based wirelength estimation technique, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.696-701, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382665]
Synopsys Design Compiler, 2012. http://www.synopsys.com.
J. Deng, N. Patil, K. Ryu, A. Badmaev, C. Zhou, S. Mitra, and H.-S. P. Wong. 2007. Carbon nanotube transistor circuits: circuit-level performance benchmarking and design options for living with imperfections. In Proceedings of the IEEE International Solid-State Circuits Conference. 70--588.
J. Deng and H. S. Wong. 2007a. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 12, 3186--3194.
J. Deng and H. S. Wong. 2007b. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54, 12, 3195--3205.
Encounter Library Characterizer. 2011. www.cadence.com.
A. D. Franklin, M. Luisier, S. J. Han, G. Tulevski, C. M. Breslin, L. Gignac, … and Haensch, W. 2012. Sub-10 nm carbon nanotube transistor. Nano Lett. 12, 2, 758--762.
S. J. Kang, C. Kocabas, T. Ozel, M. Shim, N. Pimparkar, M. A. Alam, S. V. Rotkin, and J. A. Rogers. 2007. High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes. Nature Nanotech. 2, 230--236.
A. Lin, N. Patil, W. Wei, S. Mitra, and H.-S. P. Wong. 2009. ACCNT: A metallic-CNT-tolerant design methodology for carbon-nanotube VLSI: Concepts and experimental demonstration. IEEE Trans. Electron Devices 56, 2969--2978.
Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979
Nangate. 2009. http://www.nangate.com.
OpenCores. 2009. http://www.opencores.org.
PTM. Predictive technology model: http://ptm.asu.edu/.
N. Patil , Jie Deng , A. Lin , H. -S.P. Wong , S. Mitra, Design Methods for Misaligned and Mispositioned Carbon-Nanotube Immune Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1725-1736, October 2008[doi>10.1109/TCAD.2008.2003278]
Nishant Patil , Albert Lin , Jie Zhang , H.-S. Philip Wong , Subhasish Mitra, Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629995]
N. Patil , A. Lin , E. R. Myers , Koungmin Ryu , A. Badmaev , Chongwu Zhou , H. -S.P. Wong , S. Mitra, Wafer-Scale Growth and Transfer of Aligned Single-Walled Carbon Nanotubes, IEEE Transactions on Nanotechnology, v.8 n.4, p.498-504, July 2009[doi>10.1109/TNANO.2009.2016562]
N. Patil, A. Lin, J. Zhang, H. Wei, K. Anderson, H. S. Wong, and S. Mitra. 2009c. VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using carbon nanotube FETs. In Proceedings of the IEEE International Electron Devices Meeting. 1--4.
J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic. 2002. Digital Integrated Circuits, Vol. 2, Prentice Hall, Englewood Cliffs, NJ.
J. A. Roy , I. L. Markov, Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.4, p.632-644, April 2007[doi>10.1109/TCAD.2006.888260]
N. Srivastava , K. Banerjee, Performance analysis of carbon nanotube interconnects for VLSI applications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.383-390, November 06-10, 2005, San Jose, CA
Stanford. CNFET Model: http://nano.stanford.edu/.
Takao Uehara , William M. vanCleemput, Optimal layout of CMOS functional arrays, Proceedings of the 16th Design Automation Conference, p.287-289, June 25-27, 1979, San Diego, CA, USA
H. Wei, N. Patil, A. Lin, H. S. Wong, and S. Mitra. 2009a. Monolithic threedimensional integrated circuits using carbon nanotube FETs and interconnects. In Proceedings of the IEEE International Electron Devices Meeting. 1--4.
L. Wei, D. J. Frank, L. Chang, and H.-S. P. Wong. 2009b. A non-iterative compact model for carbon nanotube fets incorporating source exhaustion effects. In Proceedings of the IEEE International Electron Devices Meeting. 577--580.
H. S. Wong, S. Mitra, D. Akinwande, C. Beasley, Y. Chai, H. Y. Chen, and J. Zhang. 2011. Carbon nanotube electronics: -Materials, devices, circuits, design, modeling, and performance projection. In Proceedings of the IEEE International Electron Devices Meeting.
Jie Zhang , Nishant Patil , Arash Hazeghi , Subhasish Mitra, Carbon nanotube circuits in the presence of carbon nanotube density variations, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629933]
Jie Zhang , Nishant P. Patil , Subhasish Mitra, Probabilistic analysis and design of metallic-carbon-nanotube-tolerant digital logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.9, p.1307-1320, September 2009[doi>10.1109/TCAD.2009.2023197]
Jie Zhang , Shashikanth Bobba , Nishant Patil , Albert Lin , H.-S. Philip Wong , Giovanni De Micheli , Subhasish Mitra, Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837497]
J. Zhang, A. Lin, N. Patil, H. Wei, L. Wei, H. S. Wong, and S. Mitra. 2012. Carbon nanotube robust digital VLSI. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31, 4, 453--471.
