{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598252135213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598252135213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 14:55:35 2020 " "Processing started: Mon Aug 24 14:55:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598252135213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1598252135213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chip_top -c chip_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off chip_top -c chip_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1598252135213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1598252135506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1598252135506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/spm/spm.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/spm/spm.v" { { "Info" "ISGN_ENTITY_NAME" "1 spm " "Found entity 1: spm" {  } { { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252142994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252142994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_rom_1 " "Found entity 1: ip_rom_1" {  } { { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252142996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252142996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/gpio/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../gpio/gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252142999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252142999 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(64) " "Verilog HDL information at timer.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "../timer/timer.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1598252143002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/timer/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/timer/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../timer/timer.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl " "Found entity 1: mem_ctrl" {  } { { "../cpu/memu/mem_ctrl/mem_ctrl.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_reg " "Found entity 1: mem_reg" {  } { { "../cpu/memu/mem_reg/mem_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/memu_top/memu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 memu_top " "Found entity 1: memu_top" {  } { { "../cpu/memu/memu_top/memu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_if " "Found entity 1: bus_if" {  } { { "../cpu/ifu/bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_reg " "Found entity 1: if_reg" {  } { { "../cpu/ifu/if_reg/if_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_top " "Found entity 1: ifu_top" {  } { { "../cpu/ifu/ifu_top/ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/decoder/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/decoder/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../cpu/idu/decoder/decoder.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/id_reg/id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/id_reg/id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_reg " "Found entity 1: id_reg" {  } { { "../cpu/idu/id_reg/id_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/idu_top/idu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 idu_top " "Found entity 1: idu_top" {  } { { "../cpu/idu/idu_top/idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/gpr/gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/gpr/gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpr " "Found entity 1: gpr" {  } { { "../cpu/gpr/gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/exu/exu_top/exu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 exu_top " "Found entity 1: exu_top" {  } { { "../cpu/exu/exu_top/exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_reg " "Found entity 1: ex_reg" {  } { { "../cpu/exu/ex_reg/ex_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/exu/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/exu/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../cpu/exu/alu/alu.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/cpu_top/cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/cpu_top/cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ctrl " "Found entity 1: cpu_ctrl" {  } { { "../cpu/cpu_ctrl/cpu_ctrl.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_addr_dec " "Found entity 1: bus_addr_dec" {  } { { "../bus/bus_addr_dec/bus_addr_dec.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_arbiter " "Found entity 1: bus_arbiter" {  } { { "../bus/bus_arbiter/bus_arbiter.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_master_mux " "Found entity 1: bus_master_mux" {  } { { "../bus/bus_master_mux/bus_master_mux.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_slave_mux " "Found entity 1: bus_slave_mux" {  } { { "../bus/bus_slave_mux/bus_slave_mux.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/top/bus_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/top/bus_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_top " "Found entity 1: bus_top" {  } { { "../bus/top/bus_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file chip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 chip_top " "Found entity 1: chip_top" {  } { { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chip_top " "Elaborating entity \"chip_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1598252143163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_top cpu_top:cpu_top_0 " "Elaborating entity \"cpu_top\" for hierarchy \"cpu_top:cpu_top_0\"" {  } { { "chip_top.v" "cpu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_top cpu_top:cpu_top_0\|ifu_top:ifu_top_0 " "Elaborating entity \"ifu_top\" for hierarchy \"cpu_top:cpu_top_0\|ifu_top:ifu_top_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "ifu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_if cpu_top:cpu_top_0\|ifu_top:ifu_top_0\|bus_if:bus_if_0 " "Elaborating entity \"bus_if\" for hierarchy \"cpu_top:cpu_top_0\|ifu_top:ifu_top_0\|bus_if:bus_if_0\"" {  } { { "../cpu/ifu/ifu_top/ifu_top.v" "bus_if_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143200 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus_if.v(126) " "Verilog HDL Case Statement information at bus_if.v(126): all case item expressions in this case statement are onehot" {  } { { "../cpu/ifu/bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598252143202 "|chip_top|cpu_top:cpu_top_0|ifu_top:ifu_top_0|bus_if:bus_if_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_reg cpu_top:cpu_top_0\|ifu_top:ifu_top_0\|if_reg:if_reg_0 " "Elaborating entity \"if_reg\" for hierarchy \"cpu_top:cpu_top_0\|ifu_top:ifu_top_0\|if_reg:if_reg_0\"" {  } { { "../cpu/ifu/ifu_top/ifu_top.v" "if_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idu_top cpu_top:cpu_top_0\|idu_top:idu_top_0 " "Elaborating entity \"idu_top\" for hierarchy \"cpu_top:cpu_top_0\|idu_top:idu_top_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "idu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu_top:cpu_top_0\|idu_top:idu_top_0\|decoder:decode_0 " "Elaborating entity \"decoder\" for hierarchy \"cpu_top:cpu_top_0\|idu_top:idu_top_0\|decoder:decode_0\"" {  } { { "../cpu/idu/idu_top/idu_top.v" "decode_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_reg cpu_top:cpu_top_0\|idu_top:idu_top_0\|id_reg:id_reg_0 " "Elaborating entity \"id_reg\" for hierarchy \"cpu_top:cpu_top_0\|idu_top:idu_top_0\|id_reg:id_reg_0\"" {  } { { "../cpu/idu/idu_top/idu_top.v" "id_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spm cpu_top:cpu_top_0\|spm:spm_0 " "Elaborating entity \"spm\" for hierarchy \"cpu_top:cpu_top_0\|spm:spm_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "spm_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm " "Elaborating entity \"dual_port_ram\" for hierarchy \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\"" {  } { { "../cpu/spm/spm.v" "spm" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\"" {  } { { "../cpu/cpu_top/spm/dual_port_ram.v" "altsyncram_component" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\"" {  } { { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143265 ""}  } { { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1598252143265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mlg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mlg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mlg2 " "Found entity 1: altsyncram_mlg2" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mlg2 cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated " "Elaborating entity \"altsyncram_mlg2\" for hierarchy \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu_top cpu_top:cpu_top_0\|exu_top:exu_top_0 " "Elaborating entity \"exu_top\" for hierarchy \"cpu_top:cpu_top_0\|exu_top:exu_top_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "exu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_reg cpu_top:cpu_top_0\|exu_top:exu_top_0\|ex_reg:ex_reg_0 " "Elaborating entity \"ex_reg\" for hierarchy \"cpu_top:cpu_top_0\|exu_top:exu_top_0\|ex_reg:ex_reg_0\"" {  } { { "../cpu/exu/exu_top/exu_top.v" "ex_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_top:cpu_top_0\|exu_top:exu_top_0\|alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"cpu_top:cpu_top_0\|exu_top:exu_top_0\|alu:alu_0\"" {  } { { "../cpu/exu/exu_top/exu_top.v" "alu_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpr cpu_top:cpu_top_0\|gpr:gpr_0 " "Elaborating entity \"gpr\" for hierarchy \"cpu_top:cpu_top_0\|gpr:gpr_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "gpr_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143325 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i gpr.v(49) " "Verilog HDL Always Construct warning at gpr.v(49): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu/gpr/gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598252143330 "|chip_top|cpu_top:cpu_top_0|gpr:gpr_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memu_top cpu_top:cpu_top_0\|memu_top:memu_top_0 " "Elaborating entity \"memu_top\" for hierarchy \"cpu_top:cpu_top_0\|memu_top:memu_top_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "memu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl cpu_top:cpu_top_0\|memu_top:memu_top_0\|mem_ctrl:mem_ctrl_0 " "Elaborating entity \"mem_ctrl\" for hierarchy \"cpu_top:cpu_top_0\|memu_top:memu_top_0\|mem_ctrl:mem_ctrl_0\"" {  } { { "../cpu/memu/memu_top/memu_top.v" "mem_ctrl_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143337 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_ctrl.v(71) " "Verilog HDL Case Statement information at mem_ctrl.v(71): all case item expressions in this case statement are onehot" {  } { { "../cpu/memu/mem_ctrl/mem_ctrl.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598252143338 "|chip_top|cpu_top:cpu_top_0|memu_top:memu_top_0|mem_ctrl:mem_ctrl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_reg cpu_top:cpu_top_0\|memu_top:memu_top_0\|mem_reg:mem_reg_0 " "Elaborating entity \"mem_reg\" for hierarchy \"cpu_top:cpu_top_0\|memu_top:memu_top_0\|mem_reg:mem_reg_0\"" {  } { { "../cpu/memu/memu_top/memu_top.v" "mem_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ctrl cpu_top:cpu_top_0\|cpu_ctrl:cpu_ctrl_0 " "Elaborating entity \"cpu_ctrl\" for hierarchy \"cpu_top:cpu_top_0\|cpu_ctrl:cpu_ctrl_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "cpu_ctrl_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_top bus_top:bus_top_0 " "Elaborating entity \"bus_top\" for hierarchy \"bus_top:bus_top_0\"" {  } { { "chip_top.v" "bus_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_arbiter bus_top:bus_top_0\|bus_arbiter:bus_arbiter_ " "Elaborating entity \"bus_arbiter\" for hierarchy \"bus_top:bus_top_0\|bus_arbiter:bus_arbiter_\"" {  } { { "../bus/top/bus_top.v" "bus_arbiter_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_master_mux bus_top:bus_top_0\|bus_master_mux:bus_master_mux_ " "Elaborating entity \"bus_master_mux\" for hierarchy \"bus_top:bus_top_0\|bus_master_mux:bus_master_mux_\"" {  } { { "../bus/top/bus_top.v" "bus_master_mux_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_slave_mux bus_top:bus_top_0\|bus_slave_mux:bus_slave_mux_ " "Elaborating entity \"bus_slave_mux\" for hierarchy \"bus_top:bus_top_0\|bus_slave_mux:bus_slave_mux_\"" {  } { { "../bus/top/bus_top.v" "bus_slave_mux_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_addr_dec bus_top:bus_top_0\|bus_addr_dec:bus_addr_dec_ " "Elaborating entity \"bus_addr_dec\" for hierarchy \"bus_top:bus_top_0\|bus_addr_dec:bus_addr_dec_\"" {  } { { "../bus/top/bus_top.v" "bus_addr_dec_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_0 " "Elaborating entity \"rom\" for hierarchy \"rom:rom_0\"" {  } { { "chip_top.v" "rom_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_rom_1 rom:rom_0\|ip_rom_1:xSoc_rom " "Elaborating entity \"ip_rom_1\" for hierarchy \"rom:rom_0\|ip_rom_1:xSoc_rom\"" {  } { { "../rom/rom.v" "xSoc_rom" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\"" {  } { { "../rom/ip_core/rom/ip_rom_1.v" "altsyncram_component" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\"" {  } { { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/output.mif " "Parameter \"init_file\" = \"./mif/output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143410 ""}  } { { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1598252143410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7s91 " "Found entity 1: altsyncram_7s91" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598252143451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598252143451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7s91 rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated " "Elaborating entity \"altsyncram_7s91\" for hierarchy \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio_0 " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio_0\"" {  } { { "chip_top.v" "gpio_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143466 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "gpio.v(92) " "Verilog HDL Case Statement warning at gpio.v(92): case item expression covers a value already covered by a previous case item" {  } { { "../gpio/gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 92 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1598252143467 "|chip_top|gpio:gpio_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "gpio.v(87) " "Verilog HDL Case Statement information at gpio.v(87): all case item expressions in this case statement are onehot" {  } { { "../gpio/gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598252143467 "|chip_top|gpio:gpio_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "gpio.v(107) " "Verilog HDL Case Statement warning at gpio.v(107): case item expression covers a value already covered by a previous case item" {  } { { "../gpio/gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 107 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1598252143467 "|chip_top|gpio:gpio_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "gpio.v(102) " "Verilog HDL Case Statement information at gpio.v(102): all case item expressions in this case statement are onehot" {  } { { "../gpio/gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598252143467 "|chip_top|gpio:gpio_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_0 " "Elaborating entity \"timer\" for hierarchy \"timer:timer_0\"" {  } { { "chip_top.v" "timer_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1598252143469 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1598252143861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/code/xSoc/chip_top/chip/chip_top/output_files/chip_top.map.smsg " "Generated suppressed messages file E:/FPGA/code/xSoc/chip_top/chip/chip_top/output_files/chip_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1598252143909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598252143935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 14:55:43 2020 " "Processing ended: Mon Aug 24 14:55:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598252143935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598252143935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598252143935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1598252143935 ""}
