
003_Timer3_LED_Pulse_Using_PWM_Timer_Channel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003598  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08003728  08003728  00004728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037bc  080037bc  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080037bc  080037bc  000047bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080037c4  080037c4  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037c4  080037c4  000047c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080037c8  080037c8  000047c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080037cc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005068  2**0
                  CONTENTS
 10 .bss          000001b8  20000068  20000068  00005068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000220  20000220  00005068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008d87  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000180a  00000000  00000000  0000de1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a38  00000000  00000000  0000f630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007d5  00000000  00000000  00010068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000215b7  00000000  00000000  0001083d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000acf4  00000000  00000000  00031df4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca78b  00000000  00000000  0003cae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00107273  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003210  00000000  00000000  001072b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  0010a4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003710 	.word	0x08003710

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003710 	.word	0x08003710

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005a8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005ac:	f003 0301 	and.w	r3, r3, #1
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d013      	beq.n	80005dc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005bc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d00b      	beq.n	80005dc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005c4:	e000      	b.n	80005c8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005c6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005c8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d0f9      	beq.n	80005c6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005d2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005dc:	687b      	ldr	r3, [r7, #4]
}
 80005de:	4618      	mov	r0, r3
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Debugging Printf
int _write(int file, char *ptr, int len) {
 80005ea:	b580      	push	{r7, lr}
 80005ec:	b086      	sub	sp, #24
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	60f8      	str	r0, [r7, #12]
 80005f2:	60b9      	str	r1, [r7, #8]
 80005f4:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < len; i++) {
 80005f6:	2300      	movs	r3, #0
 80005f8:	617b      	str	r3, [r7, #20]
 80005fa:	e009      	b.n	8000610 <_write+0x26>
    ITM_SendChar(*ptr++);
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	1c5a      	adds	r2, r3, #1
 8000600:	60ba      	str	r2, [r7, #8]
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	4618      	mov	r0, r3
 8000606:	f7ff ffc9 	bl	800059c <ITM_SendChar>
  for (int i = 0; i < len; i++) {
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	3301      	adds	r3, #1
 800060e:	617b      	str	r3, [r7, #20]
 8000610:	697a      	ldr	r2, [r7, #20]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	429a      	cmp	r2, r3
 8000616:	dbf1      	blt.n	80005fc <_write+0x12>
  }
  return len;
 8000618:	687b      	ldr	r3, [r7, #4]
}
 800061a:	4618      	mov	r0, r3
 800061c:	3718      	adds	r7, #24
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b086      	sub	sp, #24
 8000628:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062a:	f000 fb03 	bl	8000c34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062e:	f000 f85f 	bl	80006f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000632:	f000 f93f 	bl	80008b4 <MX_GPIO_Init>
  MX_TIM4_Init();
 8000636:	f000 f8c5 	bl	80007c4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  printf("\n\n\n\n...........\nStarting pwm1\n");
 800063a:	4827      	ldr	r0, [pc, #156]	@ (80006d8 <main+0xb4>)
 800063c:	f002 fa08 	bl	8002a50 <puts>

  printf("Starting timer channel\n");
 8000640:	4826      	ldr	r0, [pc, #152]	@ (80006dc <main+0xb8>)
 8000642:	f002 fa05 	bl	8002a50 <puts>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000646:	2100      	movs	r1, #0
 8000648:	4825      	ldr	r0, [pc, #148]	@ (80006e0 <main+0xbc>)
 800064a:	f001 faf3 	bl	8001c34 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t now = 0, loop_count = 0, next_tick = 1000, next_change = 0;
 800064e:	2300      	movs	r3, #0
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	2300      	movs	r3, #0
 8000654:	617b      	str	r3, [r7, #20]
 8000656:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800065a:	613b      	str	r3, [r7, #16]
 800065c:	2300      	movs	r3, #0
 800065e:	60fb      	str	r3, [r7, #12]

  uint16_t pwm_value = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	817b      	strh	r3, [r7, #10]
  int8_t pwm_change = 1;
 8000664:	2301      	movs	r3, #1
 8000666:	727b      	strb	r3, [r7, #9]

  while (1)
  {
    now = uwTick;
 8000668:	4b1e      	ldr	r3, [pc, #120]	@ (80006e4 <main+0xc0>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	607b      	str	r3, [r7, #4]

    if (now >= next_tick) {
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	693b      	ldr	r3, [r7, #16]
 8000672:	429a      	cmp	r2, r3
 8000674:	d30f      	bcc.n	8000696 <main+0x72>
      printf("Tick %lu (loop %lu)\n", now / 1000, loop_count);
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	4a1b      	ldr	r2, [pc, #108]	@ (80006e8 <main+0xc4>)
 800067a:	fba2 2303 	umull	r2, r3, r2, r3
 800067e:	099b      	lsrs	r3, r3, #6
 8000680:	697a      	ldr	r2, [r7, #20]
 8000682:	4619      	mov	r1, r3
 8000684:	4819      	ldr	r0, [pc, #100]	@ (80006ec <main+0xc8>)
 8000686:	f002 f97b 	bl	8002980 <iprintf>

      loop_count = 0;
 800068a:	2300      	movs	r3, #0
 800068c:	617b      	str	r3, [r7, #20]
      next_tick = now + 1000;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000694:	613b      	str	r3, [r7, #16]
    }

    if (now >= next_change) {
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	429a      	cmp	r2, r3
 800069c:	d317      	bcc.n	80006ce <main+0xaa>

      __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pwm_value);
 800069e:	4b10      	ldr	r3, [pc, #64]	@ (80006e0 <main+0xbc>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	897a      	ldrh	r2, [r7, #10]
 80006a4:	635a      	str	r2, [r3, #52]	@ 0x34
      pwm_value += pwm_change;
 80006a6:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80006aa:	b29a      	uxth	r2, r3
 80006ac:	897b      	ldrh	r3, [r7, #10]
 80006ae:	4413      	add	r3, r2
 80006b0:	817b      	strh	r3, [r7, #10]

      if (pwm_value == 0) pwm_change = 1;
 80006b2:	897b      	ldrh	r3, [r7, #10]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d101      	bne.n	80006bc <main+0x98>
 80006b8:	2301      	movs	r3, #1
 80006ba:	727b      	strb	r3, [r7, #9]
      if (pwm_value == 1000) pwm_change = -1;
 80006bc:	897b      	ldrh	r3, [r7, #10]
 80006be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80006c2:	d101      	bne.n	80006c8 <main+0xa4>
 80006c4:	23ff      	movs	r3, #255	@ 0xff
 80006c6:	727b      	strb	r3, [r7, #9]

      next_change = now + 2;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	3302      	adds	r3, #2
 80006cc:	60fb      	str	r3, [r7, #12]
    }

    ++loop_count;
 80006ce:	697b      	ldr	r3, [r7, #20]
 80006d0:	3301      	adds	r3, #1
 80006d2:	617b      	str	r3, [r7, #20]
    now = uwTick;
 80006d4:	e7c8      	b.n	8000668 <main+0x44>
 80006d6:	bf00      	nop
 80006d8:	08003728 	.word	0x08003728
 80006dc:	08003748 	.word	0x08003748
 80006e0:	20000084 	.word	0x20000084
 80006e4:	200000d0 	.word	0x200000d0
 80006e8:	10624dd3 	.word	0x10624dd3
 80006ec:	08003760 	.word	0x08003760

080006f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b094      	sub	sp, #80	@ 0x50
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	f107 0320 	add.w	r3, r7, #32
 80006fa:	2230      	movs	r2, #48	@ 0x30
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f002 f9ae 	bl	8002a60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000704:	f107 030c 	add.w	r3, r7, #12
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000714:	2300      	movs	r3, #0
 8000716:	60bb      	str	r3, [r7, #8]
 8000718:	4b28      	ldr	r3, [pc, #160]	@ (80007bc <SystemClock_Config+0xcc>)
 800071a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800071c:	4a27      	ldr	r2, [pc, #156]	@ (80007bc <SystemClock_Config+0xcc>)
 800071e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000722:	6413      	str	r3, [r2, #64]	@ 0x40
 8000724:	4b25      	ldr	r3, [pc, #148]	@ (80007bc <SystemClock_Config+0xcc>)
 8000726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800072c:	60bb      	str	r3, [r7, #8]
 800072e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000730:	2300      	movs	r3, #0
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	4b22      	ldr	r3, [pc, #136]	@ (80007c0 <SystemClock_Config+0xd0>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a21      	ldr	r2, [pc, #132]	@ (80007c0 <SystemClock_Config+0xd0>)
 800073a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800073e:	6013      	str	r3, [r2, #0]
 8000740:	4b1f      	ldr	r3, [pc, #124]	@ (80007c0 <SystemClock_Config+0xd0>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800074c:	2301      	movs	r3, #1
 800074e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000750:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000754:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000756:	2302      	movs	r3, #2
 8000758:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800075a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800075e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000760:	2304      	movs	r3, #4
 8000762:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000764:	23a8      	movs	r3, #168	@ 0xa8
 8000766:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000768:	2302      	movs	r3, #2
 800076a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800076c:	2304      	movs	r3, #4
 800076e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000770:	f107 0320 	add.w	r3, r7, #32
 8000774:	4618      	mov	r0, r3
 8000776:	f000 fd51 	bl	800121c <HAL_RCC_OscConfig>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000780:	f000 f8dc 	bl	800093c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000784:	230f      	movs	r3, #15
 8000786:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000788:	2302      	movs	r3, #2
 800078a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000790:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000794:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000796:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800079a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800079c:	f107 030c 	add.w	r3, r7, #12
 80007a0:	2105      	movs	r1, #5
 80007a2:	4618      	mov	r0, r3
 80007a4:	f000 ffb2 	bl	800170c <HAL_RCC_ClockConfig>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007ae:	f000 f8c5 	bl	800093c <Error_Handler>
  }
}
 80007b2:	bf00      	nop
 80007b4:	3750      	adds	r7, #80	@ 0x50
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	40023800 	.word	0x40023800
 80007c0:	40007000 	.word	0x40007000

080007c4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b08e      	sub	sp, #56	@ 0x38
 80007c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]
 80007d4:	609a      	str	r2, [r3, #8]
 80007d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007d8:	f107 0320 	add.w	r3, r7, #32
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
 80007e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	605a      	str	r2, [r3, #4]
 80007ea:	609a      	str	r2, [r3, #8]
 80007ec:	60da      	str	r2, [r3, #12]
 80007ee:	611a      	str	r2, [r3, #16]
 80007f0:	615a      	str	r2, [r3, #20]
 80007f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80007f4:	4b2d      	ldr	r3, [pc, #180]	@ (80008ac <MX_TIM4_Init+0xe8>)
 80007f6:	4a2e      	ldr	r2, [pc, #184]	@ (80008b0 <MX_TIM4_Init+0xec>)
 80007f8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 839;
 80007fa:	4b2c      	ldr	r3, [pc, #176]	@ (80008ac <MX_TIM4_Init+0xe8>)
 80007fc:	f240 3247 	movw	r2, #839	@ 0x347
 8000800:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000802:	4b2a      	ldr	r3, [pc, #168]	@ (80008ac <MX_TIM4_Init+0xe8>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8000808:	4b28      	ldr	r3, [pc, #160]	@ (80008ac <MX_TIM4_Init+0xe8>)
 800080a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800080e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000810:	4b26      	ldr	r3, [pc, #152]	@ (80008ac <MX_TIM4_Init+0xe8>)
 8000812:	2200      	movs	r2, #0
 8000814:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000816:	4b25      	ldr	r3, [pc, #148]	@ (80008ac <MX_TIM4_Init+0xe8>)
 8000818:	2200      	movs	r2, #0
 800081a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800081c:	4823      	ldr	r0, [pc, #140]	@ (80008ac <MX_TIM4_Init+0xe8>)
 800081e:	f001 f961 	bl	8001ae4 <HAL_TIM_Base_Init>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000828:	f000 f888 	bl	800093c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800082c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000830:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000832:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000836:	4619      	mov	r1, r3
 8000838:	481c      	ldr	r0, [pc, #112]	@ (80008ac <MX_TIM4_Init+0xe8>)
 800083a:	f001 fb85 	bl	8001f48 <HAL_TIM_ConfigClockSource>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8000844:	f000 f87a 	bl	800093c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000848:	4818      	ldr	r0, [pc, #96]	@ (80008ac <MX_TIM4_Init+0xe8>)
 800084a:	f001 f99a 	bl	8001b82 <HAL_TIM_PWM_Init>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8000854:	f000 f872 	bl	800093c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000858:	2300      	movs	r3, #0
 800085a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800085c:	2300      	movs	r3, #0
 800085e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000860:	f107 0320 	add.w	r3, r7, #32
 8000864:	4619      	mov	r1, r3
 8000866:	4811      	ldr	r0, [pc, #68]	@ (80008ac <MX_TIM4_Init+0xe8>)
 8000868:	f001 ff4c 	bl	8002704 <HAL_TIMEx_MasterConfigSynchronization>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000872:	f000 f863 	bl	800093c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000876:	2360      	movs	r3, #96	@ 0x60
 8000878:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800087e:	2300      	movs	r3, #0
 8000880:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000882:	2300      	movs	r3, #0
 8000884:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000886:	1d3b      	adds	r3, r7, #4
 8000888:	2200      	movs	r2, #0
 800088a:	4619      	mov	r1, r3
 800088c:	4807      	ldr	r0, [pc, #28]	@ (80008ac <MX_TIM4_Init+0xe8>)
 800088e:	f001 fa99 	bl	8001dc4 <HAL_TIM_PWM_ConfigChannel>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8000898:	f000 f850 	bl	800093c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800089c:	4803      	ldr	r0, [pc, #12]	@ (80008ac <MX_TIM4_Init+0xe8>)
 800089e:	f000 f89d 	bl	80009dc <HAL_TIM_MspPostInit>

}
 80008a2:	bf00      	nop
 80008a4:	3738      	adds	r7, #56	@ 0x38
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000084 	.word	0x20000084
 80008b0:	40000800 	.word	0x40000800

080008b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b085      	sub	sp, #20
 80008b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	4b1e      	ldr	r3, [pc, #120]	@ (8000938 <MX_GPIO_Init+0x84>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	4a1d      	ldr	r2, [pc, #116]	@ (8000938 <MX_GPIO_Init+0x84>)
 80008c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ca:	4b1b      	ldr	r3, [pc, #108]	@ (8000938 <MX_GPIO_Init+0x84>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	60bb      	str	r3, [r7, #8]
 80008da:	4b17      	ldr	r3, [pc, #92]	@ (8000938 <MX_GPIO_Init+0x84>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	4a16      	ldr	r2, [pc, #88]	@ (8000938 <MX_GPIO_Init+0x84>)
 80008e0:	f043 0308 	orr.w	r3, r3, #8
 80008e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e6:	4b14      	ldr	r3, [pc, #80]	@ (8000938 <MX_GPIO_Init+0x84>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	f003 0308 	and.w	r3, r3, #8
 80008ee:	60bb      	str	r3, [r7, #8]
 80008f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	607b      	str	r3, [r7, #4]
 80008f6:	4b10      	ldr	r3, [pc, #64]	@ (8000938 <MX_GPIO_Init+0x84>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	4a0f      	ldr	r2, [pc, #60]	@ (8000938 <MX_GPIO_Init+0x84>)
 80008fc:	f043 0301 	orr.w	r3, r3, #1
 8000900:	6313      	str	r3, [r2, #48]	@ 0x30
 8000902:	4b0d      	ldr	r3, [pc, #52]	@ (8000938 <MX_GPIO_Init+0x84>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	f003 0301 	and.w	r3, r3, #1
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	603b      	str	r3, [r7, #0]
 8000912:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <MX_GPIO_Init+0x84>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	4a08      	ldr	r2, [pc, #32]	@ (8000938 <MX_GPIO_Init+0x84>)
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	6313      	str	r3, [r2, #48]	@ 0x30
 800091e:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <MX_GPIO_Init+0x84>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	603b      	str	r3, [r7, #0]
 8000928:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800092a:	bf00      	nop
 800092c:	3714      	adds	r7, #20
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	40023800 	.word	0x40023800

0800093c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000940:	b672      	cpsid	i
}
 8000942:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000944:	bf00      	nop
 8000946:	e7fd      	b.n	8000944 <Error_Handler+0x8>

08000948 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	607b      	str	r3, [r7, #4]
 8000952:	4b10      	ldr	r3, [pc, #64]	@ (8000994 <HAL_MspInit+0x4c>)
 8000954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000956:	4a0f      	ldr	r2, [pc, #60]	@ (8000994 <HAL_MspInit+0x4c>)
 8000958:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800095c:	6453      	str	r3, [r2, #68]	@ 0x44
 800095e:	4b0d      	ldr	r3, [pc, #52]	@ (8000994 <HAL_MspInit+0x4c>)
 8000960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000962:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	603b      	str	r3, [r7, #0]
 800096e:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <HAL_MspInit+0x4c>)
 8000970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000972:	4a08      	ldr	r2, [pc, #32]	@ (8000994 <HAL_MspInit+0x4c>)
 8000974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000978:	6413      	str	r3, [r2, #64]	@ 0x40
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <HAL_MspInit+0x4c>)
 800097c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000982:	603b      	str	r3, [r7, #0]
 8000984:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800

08000998 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000998:	b480      	push	{r7}
 800099a:	b085      	sub	sp, #20
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a0b      	ldr	r2, [pc, #44]	@ (80009d4 <HAL_TIM_Base_MspInit+0x3c>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d10d      	bne.n	80009c6 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	4b0a      	ldr	r3, [pc, #40]	@ (80009d8 <HAL_TIM_Base_MspInit+0x40>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b2:	4a09      	ldr	r2, [pc, #36]	@ (80009d8 <HAL_TIM_Base_MspInit+0x40>)
 80009b4:	f043 0304 	orr.w	r3, r3, #4
 80009b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ba:	4b07      	ldr	r3, [pc, #28]	@ (80009d8 <HAL_TIM_Base_MspInit+0x40>)
 80009bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009be:	f003 0304 	and.w	r3, r3, #4
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 80009c6:	bf00      	nop
 80009c8:	3714      	adds	r7, #20
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	40000800 	.word	0x40000800
 80009d8:	40023800 	.word	0x40023800

080009dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b088      	sub	sp, #32
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	2200      	movs	r2, #0
 80009ea:	601a      	str	r2, [r3, #0]
 80009ec:	605a      	str	r2, [r3, #4]
 80009ee:	609a      	str	r2, [r3, #8]
 80009f0:	60da      	str	r2, [r3, #12]
 80009f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a12      	ldr	r2, [pc, #72]	@ (8000a44 <HAL_TIM_MspPostInit+0x68>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d11e      	bne.n	8000a3c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	60bb      	str	r3, [r7, #8]
 8000a02:	4b11      	ldr	r3, [pc, #68]	@ (8000a48 <HAL_TIM_MspPostInit+0x6c>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a06:	4a10      	ldr	r2, [pc, #64]	@ (8000a48 <HAL_TIM_MspPostInit+0x6c>)
 8000a08:	f043 0308 	orr.w	r3, r3, #8
 8000a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a48 <HAL_TIM_MspPostInit+0x6c>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a12:	f003 0308 	and.w	r3, r3, #8
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a20:	2302      	movs	r3, #2
 8000a22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a30:	f107 030c 	add.w	r3, r7, #12
 8000a34:	4619      	mov	r1, r3
 8000a36:	4805      	ldr	r0, [pc, #20]	@ (8000a4c <HAL_TIM_MspPostInit+0x70>)
 8000a38:	f000 fa54 	bl	8000ee4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000a3c:	bf00      	nop
 8000a3e:	3720      	adds	r7, #32
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40000800 	.word	0x40000800
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	40020c00 	.word	0x40020c00

08000a50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a54:	bf00      	nop
 8000a56:	e7fd      	b.n	8000a54 <NMI_Handler+0x4>

08000a58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a5c:	bf00      	nop
 8000a5e:	e7fd      	b.n	8000a5c <HardFault_Handler+0x4>

08000a60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <MemManage_Handler+0x4>

08000a68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <BusFault_Handler+0x4>

08000a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a74:	bf00      	nop
 8000a76:	e7fd      	b.n	8000a74 <UsageFault_Handler+0x4>

08000a78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr

08000a86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a86:	b480      	push	{r7}
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr

08000aa2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aa6:	f000 f917 	bl	8000cd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}

08000aae <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b086      	sub	sp, #24
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	60f8      	str	r0, [r7, #12]
 8000ab6:	60b9      	str	r1, [r7, #8]
 8000ab8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]
 8000abe:	e00a      	b.n	8000ad6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ac0:	f3af 8000 	nop.w
 8000ac4:	4601      	mov	r1, r0
 8000ac6:	68bb      	ldr	r3, [r7, #8]
 8000ac8:	1c5a      	adds	r2, r3, #1
 8000aca:	60ba      	str	r2, [r7, #8]
 8000acc:	b2ca      	uxtb	r2, r1
 8000ace:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	617b      	str	r3, [r7, #20]
 8000ad6:	697a      	ldr	r2, [r7, #20]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	dbf0      	blt.n	8000ac0 <_read+0x12>
  }

  return len;
 8000ade:	687b      	ldr	r3, [r7, #4]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3718      	adds	r7, #24
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000af0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr

08000b00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b10:	605a      	str	r2, [r3, #4]
  return 0;
 8000b12:	2300      	movs	r3, #0
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	370c      	adds	r7, #12
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr

08000b20 <_isatty>:

int _isatty(int file)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b28:	2301      	movs	r3, #1
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr

08000b36 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b36:	b480      	push	{r7}
 8000b38:	b085      	sub	sp, #20
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	60f8      	str	r0, [r7, #12]
 8000b3e:	60b9      	str	r1, [r7, #8]
 8000b40:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b42:	2300      	movs	r3, #0
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3714      	adds	r7, #20
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr

08000b50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b086      	sub	sp, #24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b58:	4a14      	ldr	r2, [pc, #80]	@ (8000bac <_sbrk+0x5c>)
 8000b5a:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <_sbrk+0x60>)
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b64:	4b13      	ldr	r3, [pc, #76]	@ (8000bb4 <_sbrk+0x64>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d102      	bne.n	8000b72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b6c:	4b11      	ldr	r3, [pc, #68]	@ (8000bb4 <_sbrk+0x64>)
 8000b6e:	4a12      	ldr	r2, [pc, #72]	@ (8000bb8 <_sbrk+0x68>)
 8000b70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b72:	4b10      	ldr	r3, [pc, #64]	@ (8000bb4 <_sbrk+0x64>)
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4413      	add	r3, r2
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	d207      	bcs.n	8000b90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b80:	f001 ff76 	bl	8002a70 <__errno>
 8000b84:	4603      	mov	r3, r0
 8000b86:	220c      	movs	r2, #12
 8000b88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b8e:	e009      	b.n	8000ba4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b90:	4b08      	ldr	r3, [pc, #32]	@ (8000bb4 <_sbrk+0x64>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b96:	4b07      	ldr	r3, [pc, #28]	@ (8000bb4 <_sbrk+0x64>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	4a05      	ldr	r2, [pc, #20]	@ (8000bb4 <_sbrk+0x64>)
 8000ba0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3718      	adds	r7, #24
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20020000 	.word	0x20020000
 8000bb0:	00000400 	.word	0x00000400
 8000bb4:	200000cc 	.word	0x200000cc
 8000bb8:	20000220 	.word	0x20000220

08000bbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <SystemInit+0x20>)
 8000bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bc6:	4a05      	ldr	r2, [pc, #20]	@ (8000bdc <SystemInit+0x20>)
 8000bc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bcc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	e000ed00 	.word	0xe000ed00

08000be0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000be0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c18 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000be4:	f7ff ffea 	bl	8000bbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000be8:	480c      	ldr	r0, [pc, #48]	@ (8000c1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bea:	490d      	ldr	r1, [pc, #52]	@ (8000c20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bec:	4a0d      	ldr	r2, [pc, #52]	@ (8000c24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bf0:	e002      	b.n	8000bf8 <LoopCopyDataInit>

08000bf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bf6:	3304      	adds	r3, #4

08000bf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bfc:	d3f9      	bcc.n	8000bf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000c28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c00:	4c0a      	ldr	r4, [pc, #40]	@ (8000c2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c04:	e001      	b.n	8000c0a <LoopFillZerobss>

08000c06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c08:	3204      	adds	r2, #4

08000c0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c0c:	d3fb      	bcc.n	8000c06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c0e:	f001 ff35 	bl	8002a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c12:	f7ff fd07 	bl	8000624 <main>
  bx  lr    
 8000c16:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c20:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c24:	080037cc 	.word	0x080037cc
  ldr r2, =_sbss
 8000c28:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c2c:	20000220 	.word	0x20000220

08000c30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c30:	e7fe      	b.n	8000c30 <ADC_IRQHandler>
	...

08000c34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c38:	4b0e      	ldr	r3, [pc, #56]	@ (8000c74 <HAL_Init+0x40>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c74 <HAL_Init+0x40>)
 8000c3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c44:	4b0b      	ldr	r3, [pc, #44]	@ (8000c74 <HAL_Init+0x40>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a0a      	ldr	r2, [pc, #40]	@ (8000c74 <HAL_Init+0x40>)
 8000c4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c50:	4b08      	ldr	r3, [pc, #32]	@ (8000c74 <HAL_Init+0x40>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a07      	ldr	r2, [pc, #28]	@ (8000c74 <HAL_Init+0x40>)
 8000c56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c5c:	2003      	movs	r0, #3
 8000c5e:	f000 f90d 	bl	8000e7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c62:	200f      	movs	r0, #15
 8000c64:	f000 f808 	bl	8000c78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c68:	f7ff fe6e 	bl	8000948 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40023c00 	.word	0x40023c00

08000c78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c80:	4b12      	ldr	r3, [pc, #72]	@ (8000ccc <HAL_InitTick+0x54>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	4b12      	ldr	r3, [pc, #72]	@ (8000cd0 <HAL_InitTick+0x58>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	4619      	mov	r1, r3
 8000c8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 f917 	bl	8000eca <HAL_SYSTICK_Config>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e00e      	b.n	8000cc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2b0f      	cmp	r3, #15
 8000caa:	d80a      	bhi.n	8000cc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cac:	2200      	movs	r2, #0
 8000cae:	6879      	ldr	r1, [r7, #4]
 8000cb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000cb4:	f000 f8ed 	bl	8000e92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cb8:	4a06      	ldr	r2, [pc, #24]	@ (8000cd4 <HAL_InitTick+0x5c>)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	e000      	b.n	8000cc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000000 	.word	0x20000000
 8000cd0:	20000008 	.word	0x20000008
 8000cd4:	20000004 	.word	0x20000004

08000cd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cdc:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <HAL_IncTick+0x20>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <HAL_IncTick+0x24>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	4a04      	ldr	r2, [pc, #16]	@ (8000cfc <HAL_IncTick+0x24>)
 8000cea:	6013      	str	r3, [r2, #0]
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	20000008 	.word	0x20000008
 8000cfc:	200000d0 	.word	0x200000d0

08000d00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  return uwTick;
 8000d04:	4b03      	ldr	r3, [pc, #12]	@ (8000d14 <HAL_GetTick+0x14>)
 8000d06:	681b      	ldr	r3, [r3, #0]
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	200000d0 	.word	0x200000d0

08000d18 <__NVIC_SetPriorityGrouping>:
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b085      	sub	sp, #20
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d28:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__NVIC_SetPriorityGrouping+0x44>)
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d2e:	68ba      	ldr	r2, [r7, #8]
 8000d30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d34:	4013      	ands	r3, r2
 8000d36:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d4a:	4a04      	ldr	r2, [pc, #16]	@ (8000d5c <__NVIC_SetPriorityGrouping+0x44>)
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	60d3      	str	r3, [r2, #12]
}
 8000d50:	bf00      	nop
 8000d52:	3714      	adds	r7, #20
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	e000ed00 	.word	0xe000ed00

08000d60 <__NVIC_GetPriorityGrouping>:
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d64:	4b04      	ldr	r3, [pc, #16]	@ (8000d78 <__NVIC_GetPriorityGrouping+0x18>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	0a1b      	lsrs	r3, r3, #8
 8000d6a:	f003 0307 	and.w	r3, r3, #7
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	e000ed00 	.word	0xe000ed00

08000d7c <__NVIC_SetPriority>:
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	6039      	str	r1, [r7, #0]
 8000d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	db0a      	blt.n	8000da6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	b2da      	uxtb	r2, r3
 8000d94:	490c      	ldr	r1, [pc, #48]	@ (8000dc8 <__NVIC_SetPriority+0x4c>)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	0112      	lsls	r2, r2, #4
 8000d9c:	b2d2      	uxtb	r2, r2
 8000d9e:	440b      	add	r3, r1
 8000da0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000da4:	e00a      	b.n	8000dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4908      	ldr	r1, [pc, #32]	@ (8000dcc <__NVIC_SetPriority+0x50>)
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	f003 030f 	and.w	r3, r3, #15
 8000db2:	3b04      	subs	r3, #4
 8000db4:	0112      	lsls	r2, r2, #4
 8000db6:	b2d2      	uxtb	r2, r2
 8000db8:	440b      	add	r3, r1
 8000dba:	761a      	strb	r2, [r3, #24]
}
 8000dbc:	bf00      	nop
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000e100 	.word	0xe000e100
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <NVIC_EncodePriority>:
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b089      	sub	sp, #36	@ 0x24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de4:	69fb      	ldr	r3, [r7, #28]
 8000de6:	f1c3 0307 	rsb	r3, r3, #7
 8000dea:	2b04      	cmp	r3, #4
 8000dec:	bf28      	it	cs
 8000dee:	2304      	movcs	r3, #4
 8000df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	3304      	adds	r3, #4
 8000df6:	2b06      	cmp	r3, #6
 8000df8:	d902      	bls.n	8000e00 <NVIC_EncodePriority+0x30>
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	3b03      	subs	r3, #3
 8000dfe:	e000      	b.n	8000e02 <NVIC_EncodePriority+0x32>
 8000e00:	2300      	movs	r3, #0
 8000e02:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e08:	69bb      	ldr	r3, [r7, #24]
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	43da      	mvns	r2, r3
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	401a      	ands	r2, r3
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e22:	43d9      	mvns	r1, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e28:	4313      	orrs	r3, r2
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3724      	adds	r7, #36	@ 0x24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
	...

08000e38 <SysTick_Config>:
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3b01      	subs	r3, #1
 8000e44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e48:	d301      	bcc.n	8000e4e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e00f      	b.n	8000e6e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e78 <SysTick_Config+0x40>)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	3b01      	subs	r3, #1
 8000e54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e56:	210f      	movs	r1, #15
 8000e58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e5c:	f7ff ff8e 	bl	8000d7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e60:	4b05      	ldr	r3, [pc, #20]	@ (8000e78 <SysTick_Config+0x40>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e66:	4b04      	ldr	r3, [pc, #16]	@ (8000e78 <SysTick_Config+0x40>)
 8000e68:	2207      	movs	r2, #7
 8000e6a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	e000e010 	.word	0xe000e010

08000e7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f7ff ff47 	bl	8000d18 <__NVIC_SetPriorityGrouping>
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b086      	sub	sp, #24
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	4603      	mov	r3, r0
 8000e9a:	60b9      	str	r1, [r7, #8]
 8000e9c:	607a      	str	r2, [r7, #4]
 8000e9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ea4:	f7ff ff5c 	bl	8000d60 <__NVIC_GetPriorityGrouping>
 8000ea8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	68b9      	ldr	r1, [r7, #8]
 8000eae:	6978      	ldr	r0, [r7, #20]
 8000eb0:	f7ff ff8e 	bl	8000dd0 <NVIC_EncodePriority>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eba:	4611      	mov	r1, r2
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff ff5d 	bl	8000d7c <__NVIC_SetPriority>
}
 8000ec2:	bf00      	nop
 8000ec4:	3718      	adds	r7, #24
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b082      	sub	sp, #8
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f7ff ffb0 	bl	8000e38 <SysTick_Config>
 8000ed8:	4603      	mov	r3, r0
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
	...

08000ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b089      	sub	sp, #36	@ 0x24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000efa:	2300      	movs	r3, #0
 8000efc:	61fb      	str	r3, [r7, #28]
 8000efe:	e16b      	b.n	80011d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f00:	2201      	movs	r2, #1
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	697a      	ldr	r2, [r7, #20]
 8000f10:	4013      	ands	r3, r2
 8000f12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	f040 815a 	bne.w	80011d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f003 0303 	and.w	r3, r3, #3
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d005      	beq.n	8000f36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d130      	bne.n	8000f98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	2203      	movs	r2, #3
 8000f42:	fa02 f303 	lsl.w	r3, r2, r3
 8000f46:	43db      	mvns	r3, r3
 8000f48:	69ba      	ldr	r2, [r7, #24]
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	68da      	ldr	r2, [r3, #12]
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	69ba      	ldr	r2, [r7, #24]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	43db      	mvns	r3, r3
 8000f76:	69ba      	ldr	r2, [r7, #24]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	091b      	lsrs	r3, r3, #4
 8000f82:	f003 0201 	and.w	r2, r3, #1
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f003 0303 	and.w	r3, r3, #3
 8000fa0:	2b03      	cmp	r3, #3
 8000fa2:	d017      	beq.n	8000fd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	2203      	movs	r2, #3
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	689a      	ldr	r2, [r3, #8]
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f003 0303 	and.w	r3, r3, #3
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	d123      	bne.n	8001028 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fe0:	69fb      	ldr	r3, [r7, #28]
 8000fe2:	08da      	lsrs	r2, r3, #3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	3208      	adds	r2, #8
 8000fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	f003 0307 	and.w	r3, r3, #7
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	220f      	movs	r2, #15
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4013      	ands	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	691a      	ldr	r2, [r3, #16]
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	f003 0307 	and.w	r3, r3, #7
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	4313      	orrs	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	08da      	lsrs	r2, r3, #3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	3208      	adds	r2, #8
 8001022:	69b9      	ldr	r1, [r7, #24]
 8001024:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	2203      	movs	r2, #3
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	43db      	mvns	r3, r3
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	4013      	ands	r3, r2
 800103e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 0203 	and.w	r2, r3, #3
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	4313      	orrs	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001064:	2b00      	cmp	r3, #0
 8001066:	f000 80b4 	beq.w	80011d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	60fb      	str	r3, [r7, #12]
 800106e:	4b60      	ldr	r3, [pc, #384]	@ (80011f0 <HAL_GPIO_Init+0x30c>)
 8001070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001072:	4a5f      	ldr	r2, [pc, #380]	@ (80011f0 <HAL_GPIO_Init+0x30c>)
 8001074:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001078:	6453      	str	r3, [r2, #68]	@ 0x44
 800107a:	4b5d      	ldr	r3, [pc, #372]	@ (80011f0 <HAL_GPIO_Init+0x30c>)
 800107c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800107e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001086:	4a5b      	ldr	r2, [pc, #364]	@ (80011f4 <HAL_GPIO_Init+0x310>)
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	089b      	lsrs	r3, r3, #2
 800108c:	3302      	adds	r3, #2
 800108e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001092:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	f003 0303 	and.w	r3, r3, #3
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	220f      	movs	r2, #15
 800109e:	fa02 f303 	lsl.w	r3, r2, r3
 80010a2:	43db      	mvns	r3, r3
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	4013      	ands	r3, r2
 80010a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a52      	ldr	r2, [pc, #328]	@ (80011f8 <HAL_GPIO_Init+0x314>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d02b      	beq.n	800110a <HAL_GPIO_Init+0x226>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a51      	ldr	r2, [pc, #324]	@ (80011fc <HAL_GPIO_Init+0x318>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d025      	beq.n	8001106 <HAL_GPIO_Init+0x222>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a50      	ldr	r2, [pc, #320]	@ (8001200 <HAL_GPIO_Init+0x31c>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d01f      	beq.n	8001102 <HAL_GPIO_Init+0x21e>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a4f      	ldr	r2, [pc, #316]	@ (8001204 <HAL_GPIO_Init+0x320>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d019      	beq.n	80010fe <HAL_GPIO_Init+0x21a>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a4e      	ldr	r2, [pc, #312]	@ (8001208 <HAL_GPIO_Init+0x324>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d013      	beq.n	80010fa <HAL_GPIO_Init+0x216>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a4d      	ldr	r2, [pc, #308]	@ (800120c <HAL_GPIO_Init+0x328>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d00d      	beq.n	80010f6 <HAL_GPIO_Init+0x212>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a4c      	ldr	r2, [pc, #304]	@ (8001210 <HAL_GPIO_Init+0x32c>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d007      	beq.n	80010f2 <HAL_GPIO_Init+0x20e>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a4b      	ldr	r2, [pc, #300]	@ (8001214 <HAL_GPIO_Init+0x330>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d101      	bne.n	80010ee <HAL_GPIO_Init+0x20a>
 80010ea:	2307      	movs	r3, #7
 80010ec:	e00e      	b.n	800110c <HAL_GPIO_Init+0x228>
 80010ee:	2308      	movs	r3, #8
 80010f0:	e00c      	b.n	800110c <HAL_GPIO_Init+0x228>
 80010f2:	2306      	movs	r3, #6
 80010f4:	e00a      	b.n	800110c <HAL_GPIO_Init+0x228>
 80010f6:	2305      	movs	r3, #5
 80010f8:	e008      	b.n	800110c <HAL_GPIO_Init+0x228>
 80010fa:	2304      	movs	r3, #4
 80010fc:	e006      	b.n	800110c <HAL_GPIO_Init+0x228>
 80010fe:	2303      	movs	r3, #3
 8001100:	e004      	b.n	800110c <HAL_GPIO_Init+0x228>
 8001102:	2302      	movs	r3, #2
 8001104:	e002      	b.n	800110c <HAL_GPIO_Init+0x228>
 8001106:	2301      	movs	r3, #1
 8001108:	e000      	b.n	800110c <HAL_GPIO_Init+0x228>
 800110a:	2300      	movs	r3, #0
 800110c:	69fa      	ldr	r2, [r7, #28]
 800110e:	f002 0203 	and.w	r2, r2, #3
 8001112:	0092      	lsls	r2, r2, #2
 8001114:	4093      	lsls	r3, r2
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4313      	orrs	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800111c:	4935      	ldr	r1, [pc, #212]	@ (80011f4 <HAL_GPIO_Init+0x310>)
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	089b      	lsrs	r3, r3, #2
 8001122:	3302      	adds	r3, #2
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800112a:	4b3b      	ldr	r3, [pc, #236]	@ (8001218 <HAL_GPIO_Init+0x334>)
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	43db      	mvns	r3, r3
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	4013      	ands	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d003      	beq.n	800114e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	4313      	orrs	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800114e:	4a32      	ldr	r2, [pc, #200]	@ (8001218 <HAL_GPIO_Init+0x334>)
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001154:	4b30      	ldr	r3, [pc, #192]	@ (8001218 <HAL_GPIO_Init+0x334>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	43db      	mvns	r3, r3
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	4013      	ands	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800116c:	2b00      	cmp	r3, #0
 800116e:	d003      	beq.n	8001178 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001178:	4a27      	ldr	r2, [pc, #156]	@ (8001218 <HAL_GPIO_Init+0x334>)
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800117e:	4b26      	ldr	r3, [pc, #152]	@ (8001218 <HAL_GPIO_Init+0x334>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	43db      	mvns	r3, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4013      	ands	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d003      	beq.n	80011a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	4313      	orrs	r3, r2
 80011a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001218 <HAL_GPIO_Init+0x334>)
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001218 <HAL_GPIO_Init+0x334>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	43db      	mvns	r3, r3
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4013      	ands	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d003      	beq.n	80011cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011cc:	4a12      	ldr	r2, [pc, #72]	@ (8001218 <HAL_GPIO_Init+0x334>)
 80011ce:	69bb      	ldr	r3, [r7, #24]
 80011d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	3301      	adds	r3, #1
 80011d6:	61fb      	str	r3, [r7, #28]
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	2b0f      	cmp	r3, #15
 80011dc:	f67f ae90 	bls.w	8000f00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011e0:	bf00      	nop
 80011e2:	bf00      	nop
 80011e4:	3724      	adds	r7, #36	@ 0x24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40023800 	.word	0x40023800
 80011f4:	40013800 	.word	0x40013800
 80011f8:	40020000 	.word	0x40020000
 80011fc:	40020400 	.word	0x40020400
 8001200:	40020800 	.word	0x40020800
 8001204:	40020c00 	.word	0x40020c00
 8001208:	40021000 	.word	0x40021000
 800120c:	40021400 	.word	0x40021400
 8001210:	40021800 	.word	0x40021800
 8001214:	40021c00 	.word	0x40021c00
 8001218:	40013c00 	.word	0x40013c00

0800121c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d101      	bne.n	800122e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e267      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	2b00      	cmp	r3, #0
 8001238:	d075      	beq.n	8001326 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800123a:	4b88      	ldr	r3, [pc, #544]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f003 030c 	and.w	r3, r3, #12
 8001242:	2b04      	cmp	r3, #4
 8001244:	d00c      	beq.n	8001260 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001246:	4b85      	ldr	r3, [pc, #532]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800124e:	2b08      	cmp	r3, #8
 8001250:	d112      	bne.n	8001278 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001252:	4b82      	ldr	r3, [pc, #520]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800125a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800125e:	d10b      	bne.n	8001278 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001260:	4b7e      	ldr	r3, [pc, #504]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d05b      	beq.n	8001324 <HAL_RCC_OscConfig+0x108>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d157      	bne.n	8001324 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e242      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001280:	d106      	bne.n	8001290 <HAL_RCC_OscConfig+0x74>
 8001282:	4b76      	ldr	r3, [pc, #472]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a75      	ldr	r2, [pc, #468]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 8001288:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800128c:	6013      	str	r3, [r2, #0]
 800128e:	e01d      	b.n	80012cc <HAL_RCC_OscConfig+0xb0>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001298:	d10c      	bne.n	80012b4 <HAL_RCC_OscConfig+0x98>
 800129a:	4b70      	ldr	r3, [pc, #448]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a6f      	ldr	r2, [pc, #444]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80012a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012a4:	6013      	str	r3, [r2, #0]
 80012a6:	4b6d      	ldr	r3, [pc, #436]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a6c      	ldr	r2, [pc, #432]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80012ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012b0:	6013      	str	r3, [r2, #0]
 80012b2:	e00b      	b.n	80012cc <HAL_RCC_OscConfig+0xb0>
 80012b4:	4b69      	ldr	r3, [pc, #420]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a68      	ldr	r2, [pc, #416]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80012ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	4b66      	ldr	r3, [pc, #408]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a65      	ldr	r2, [pc, #404]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80012c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d013      	beq.n	80012fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d4:	f7ff fd14 	bl	8000d00 <HAL_GetTick>
 80012d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012da:	e008      	b.n	80012ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012dc:	f7ff fd10 	bl	8000d00 <HAL_GetTick>
 80012e0:	4602      	mov	r2, r0
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	2b64      	cmp	r3, #100	@ 0x64
 80012e8:	d901      	bls.n	80012ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012ea:	2303      	movs	r3, #3
 80012ec:	e207      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ee:	4b5b      	ldr	r3, [pc, #364]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d0f0      	beq.n	80012dc <HAL_RCC_OscConfig+0xc0>
 80012fa:	e014      	b.n	8001326 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012fc:	f7ff fd00 	bl	8000d00 <HAL_GetTick>
 8001300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001302:	e008      	b.n	8001316 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001304:	f7ff fcfc 	bl	8000d00 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	2b64      	cmp	r3, #100	@ 0x64
 8001310:	d901      	bls.n	8001316 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001312:	2303      	movs	r3, #3
 8001314:	e1f3      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001316:	4b51      	ldr	r3, [pc, #324]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d1f0      	bne.n	8001304 <HAL_RCC_OscConfig+0xe8>
 8001322:	e000      	b.n	8001326 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001324:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d063      	beq.n	80013fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001332:	4b4a      	ldr	r3, [pc, #296]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	f003 030c 	and.w	r3, r3, #12
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00b      	beq.n	8001356 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800133e:	4b47      	ldr	r3, [pc, #284]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001346:	2b08      	cmp	r3, #8
 8001348:	d11c      	bne.n	8001384 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800134a:	4b44      	ldr	r3, [pc, #272]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d116      	bne.n	8001384 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001356:	4b41      	ldr	r3, [pc, #260]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	2b00      	cmp	r3, #0
 8001360:	d005      	beq.n	800136e <HAL_RCC_OscConfig+0x152>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d001      	beq.n	800136e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e1c7      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800136e:	4b3b      	ldr	r3, [pc, #236]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	691b      	ldr	r3, [r3, #16]
 800137a:	00db      	lsls	r3, r3, #3
 800137c:	4937      	ldr	r1, [pc, #220]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 800137e:	4313      	orrs	r3, r2
 8001380:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001382:	e03a      	b.n	80013fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d020      	beq.n	80013ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800138c:	4b34      	ldr	r3, [pc, #208]	@ (8001460 <HAL_RCC_OscConfig+0x244>)
 800138e:	2201      	movs	r2, #1
 8001390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001392:	f7ff fcb5 	bl	8000d00 <HAL_GetTick>
 8001396:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001398:	e008      	b.n	80013ac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800139a:	f7ff fcb1 	bl	8000d00 <HAL_GetTick>
 800139e:	4602      	mov	r2, r0
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e1a8      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ac:	4b2b      	ldr	r3, [pc, #172]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0302 	and.w	r3, r3, #2
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0f0      	beq.n	800139a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013b8:	4b28      	ldr	r3, [pc, #160]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	691b      	ldr	r3, [r3, #16]
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	4925      	ldr	r1, [pc, #148]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80013c8:	4313      	orrs	r3, r2
 80013ca:	600b      	str	r3, [r1, #0]
 80013cc:	e015      	b.n	80013fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013ce:	4b24      	ldr	r3, [pc, #144]	@ (8001460 <HAL_RCC_OscConfig+0x244>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013d4:	f7ff fc94 	bl	8000d00 <HAL_GetTick>
 80013d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013da:	e008      	b.n	80013ee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013dc:	f7ff fc90 	bl	8000d00 <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d901      	bls.n	80013ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e187      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ee:	4b1b      	ldr	r3, [pc, #108]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1f0      	bne.n	80013dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0308 	and.w	r3, r3, #8
 8001402:	2b00      	cmp	r3, #0
 8001404:	d036      	beq.n	8001474 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d016      	beq.n	800143c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800140e:	4b15      	ldr	r3, [pc, #84]	@ (8001464 <HAL_RCC_OscConfig+0x248>)
 8001410:	2201      	movs	r2, #1
 8001412:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001414:	f7ff fc74 	bl	8000d00 <HAL_GetTick>
 8001418:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800141c:	f7ff fc70 	bl	8000d00 <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e167      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800142e:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <HAL_RCC_OscConfig+0x240>)
 8001430:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	2b00      	cmp	r3, #0
 8001438:	d0f0      	beq.n	800141c <HAL_RCC_OscConfig+0x200>
 800143a:	e01b      	b.n	8001474 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800143c:	4b09      	ldr	r3, [pc, #36]	@ (8001464 <HAL_RCC_OscConfig+0x248>)
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001442:	f7ff fc5d 	bl	8000d00 <HAL_GetTick>
 8001446:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001448:	e00e      	b.n	8001468 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800144a:	f7ff fc59 	bl	8000d00 <HAL_GetTick>
 800144e:	4602      	mov	r2, r0
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	2b02      	cmp	r3, #2
 8001456:	d907      	bls.n	8001468 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001458:	2303      	movs	r3, #3
 800145a:	e150      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
 800145c:	40023800 	.word	0x40023800
 8001460:	42470000 	.word	0x42470000
 8001464:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001468:	4b88      	ldr	r3, [pc, #544]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 800146a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800146c:	f003 0302 	and.w	r3, r3, #2
 8001470:	2b00      	cmp	r3, #0
 8001472:	d1ea      	bne.n	800144a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0304 	and.w	r3, r3, #4
 800147c:	2b00      	cmp	r3, #0
 800147e:	f000 8097 	beq.w	80015b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001482:	2300      	movs	r3, #0
 8001484:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001486:	4b81      	ldr	r3, [pc, #516]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d10f      	bne.n	80014b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	60bb      	str	r3, [r7, #8]
 8001496:	4b7d      	ldr	r3, [pc, #500]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149a:	4a7c      	ldr	r2, [pc, #496]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 800149c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a2:	4b7a      	ldr	r3, [pc, #488]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014ae:	2301      	movs	r3, #1
 80014b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014b2:	4b77      	ldr	r3, [pc, #476]	@ (8001690 <HAL_RCC_OscConfig+0x474>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d118      	bne.n	80014f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014be:	4b74      	ldr	r3, [pc, #464]	@ (8001690 <HAL_RCC_OscConfig+0x474>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a73      	ldr	r2, [pc, #460]	@ (8001690 <HAL_RCC_OscConfig+0x474>)
 80014c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ca:	f7ff fc19 	bl	8000d00 <HAL_GetTick>
 80014ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d0:	e008      	b.n	80014e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014d2:	f7ff fc15 	bl	8000d00 <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d901      	bls.n	80014e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80014e0:	2303      	movs	r3, #3
 80014e2:	e10c      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e4:	4b6a      	ldr	r3, [pc, #424]	@ (8001690 <HAL_RCC_OscConfig+0x474>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d0f0      	beq.n	80014d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d106      	bne.n	8001506 <HAL_RCC_OscConfig+0x2ea>
 80014f8:	4b64      	ldr	r3, [pc, #400]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 80014fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014fc:	4a63      	ldr	r2, [pc, #396]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 80014fe:	f043 0301 	orr.w	r3, r3, #1
 8001502:	6713      	str	r3, [r2, #112]	@ 0x70
 8001504:	e01c      	b.n	8001540 <HAL_RCC_OscConfig+0x324>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	2b05      	cmp	r3, #5
 800150c:	d10c      	bne.n	8001528 <HAL_RCC_OscConfig+0x30c>
 800150e:	4b5f      	ldr	r3, [pc, #380]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 8001510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001512:	4a5e      	ldr	r2, [pc, #376]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	6713      	str	r3, [r2, #112]	@ 0x70
 800151a:	4b5c      	ldr	r3, [pc, #368]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 800151c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800151e:	4a5b      	ldr	r2, [pc, #364]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6713      	str	r3, [r2, #112]	@ 0x70
 8001526:	e00b      	b.n	8001540 <HAL_RCC_OscConfig+0x324>
 8001528:	4b58      	ldr	r3, [pc, #352]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 800152a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800152c:	4a57      	ldr	r2, [pc, #348]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 800152e:	f023 0301 	bic.w	r3, r3, #1
 8001532:	6713      	str	r3, [r2, #112]	@ 0x70
 8001534:	4b55      	ldr	r3, [pc, #340]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 8001536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001538:	4a54      	ldr	r2, [pc, #336]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 800153a:	f023 0304 	bic.w	r3, r3, #4
 800153e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d015      	beq.n	8001574 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001548:	f7ff fbda 	bl	8000d00 <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800154e:	e00a      	b.n	8001566 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001550:	f7ff fbd6 	bl	8000d00 <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800155e:	4293      	cmp	r3, r2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e0cb      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001566:	4b49      	ldr	r3, [pc, #292]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 8001568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0ee      	beq.n	8001550 <HAL_RCC_OscConfig+0x334>
 8001572:	e014      	b.n	800159e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001574:	f7ff fbc4 	bl	8000d00 <HAL_GetTick>
 8001578:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800157a:	e00a      	b.n	8001592 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800157c:	f7ff fbc0 	bl	8000d00 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	f241 3288 	movw	r2, #5000	@ 0x1388
 800158a:	4293      	cmp	r3, r2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e0b5      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001592:	4b3e      	ldr	r3, [pc, #248]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 8001594:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1ee      	bne.n	800157c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800159e:	7dfb      	ldrb	r3, [r7, #23]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d105      	bne.n	80015b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015a4:	4b39      	ldr	r3, [pc, #228]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 80015a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a8:	4a38      	ldr	r2, [pc, #224]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 80015aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	f000 80a1 	beq.w	80016fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015ba:	4b34      	ldr	r3, [pc, #208]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 030c 	and.w	r3, r3, #12
 80015c2:	2b08      	cmp	r3, #8
 80015c4:	d05c      	beq.n	8001680 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	699b      	ldr	r3, [r3, #24]
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d141      	bne.n	8001652 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ce:	4b31      	ldr	r3, [pc, #196]	@ (8001694 <HAL_RCC_OscConfig+0x478>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d4:	f7ff fb94 	bl	8000d00 <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015dc:	f7ff fb90 	bl	8000d00 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e087      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ee:	4b27      	ldr	r3, [pc, #156]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f0      	bne.n	80015dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	69da      	ldr	r2, [r3, #28]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a1b      	ldr	r3, [r3, #32]
 8001602:	431a      	orrs	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001608:	019b      	lsls	r3, r3, #6
 800160a:	431a      	orrs	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001610:	085b      	lsrs	r3, r3, #1
 8001612:	3b01      	subs	r3, #1
 8001614:	041b      	lsls	r3, r3, #16
 8001616:	431a      	orrs	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800161c:	061b      	lsls	r3, r3, #24
 800161e:	491b      	ldr	r1, [pc, #108]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 8001620:	4313      	orrs	r3, r2
 8001622:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001624:	4b1b      	ldr	r3, [pc, #108]	@ (8001694 <HAL_RCC_OscConfig+0x478>)
 8001626:	2201      	movs	r2, #1
 8001628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162a:	f7ff fb69 	bl	8000d00 <HAL_GetTick>
 800162e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001630:	e008      	b.n	8001644 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001632:	f7ff fb65 	bl	8000d00 <HAL_GetTick>
 8001636:	4602      	mov	r2, r0
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d901      	bls.n	8001644 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e05c      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001644:	4b11      	ldr	r3, [pc, #68]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800164c:	2b00      	cmp	r3, #0
 800164e:	d0f0      	beq.n	8001632 <HAL_RCC_OscConfig+0x416>
 8001650:	e054      	b.n	80016fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001652:	4b10      	ldr	r3, [pc, #64]	@ (8001694 <HAL_RCC_OscConfig+0x478>)
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001658:	f7ff fb52 	bl	8000d00 <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001660:	f7ff fb4e 	bl	8000d00 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e045      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001672:	4b06      	ldr	r3, [pc, #24]	@ (800168c <HAL_RCC_OscConfig+0x470>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f0      	bne.n	8001660 <HAL_RCC_OscConfig+0x444>
 800167e:	e03d      	b.n	80016fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d107      	bne.n	8001698 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e038      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
 800168c:	40023800 	.word	0x40023800
 8001690:	40007000 	.word	0x40007000
 8001694:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001698:	4b1b      	ldr	r3, [pc, #108]	@ (8001708 <HAL_RCC_OscConfig+0x4ec>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d028      	beq.n	80016f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d121      	bne.n	80016f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016be:	429a      	cmp	r2, r3
 80016c0:	d11a      	bne.n	80016f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80016c8:	4013      	ands	r3, r2
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80016ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d111      	bne.n	80016f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016de:	085b      	lsrs	r3, r3, #1
 80016e0:	3b01      	subs	r3, #1
 80016e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d107      	bne.n	80016f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d001      	beq.n	80016fc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e000      	b.n	80016fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3718      	adds	r7, #24
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40023800 	.word	0x40023800

0800170c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d101      	bne.n	8001720 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e0cc      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001720:	4b68      	ldr	r3, [pc, #416]	@ (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0307 	and.w	r3, r3, #7
 8001728:	683a      	ldr	r2, [r7, #0]
 800172a:	429a      	cmp	r2, r3
 800172c:	d90c      	bls.n	8001748 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800172e:	4b65      	ldr	r3, [pc, #404]	@ (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001730:	683a      	ldr	r2, [r7, #0]
 8001732:	b2d2      	uxtb	r2, r2
 8001734:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001736:	4b63      	ldr	r3, [pc, #396]	@ (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0307 	and.w	r3, r3, #7
 800173e:	683a      	ldr	r2, [r7, #0]
 8001740:	429a      	cmp	r2, r3
 8001742:	d001      	beq.n	8001748 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e0b8      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0302 	and.w	r3, r3, #2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d020      	beq.n	8001796 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 0304 	and.w	r3, r3, #4
 800175c:	2b00      	cmp	r3, #0
 800175e:	d005      	beq.n	800176c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001760:	4b59      	ldr	r3, [pc, #356]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	4a58      	ldr	r2, [pc, #352]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001766:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800176a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0308 	and.w	r3, r3, #8
 8001774:	2b00      	cmp	r3, #0
 8001776:	d005      	beq.n	8001784 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001778:	4b53      	ldr	r3, [pc, #332]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	4a52      	ldr	r2, [pc, #328]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800177e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001782:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001784:	4b50      	ldr	r3, [pc, #320]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	494d      	ldr	r1, [pc, #308]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001792:	4313      	orrs	r3, r2
 8001794:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d044      	beq.n	800182c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d107      	bne.n	80017ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017aa:	4b47      	ldr	r3, [pc, #284]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d119      	bne.n	80017ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e07f      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d003      	beq.n	80017ca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d107      	bne.n	80017da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ca:	4b3f      	ldr	r3, [pc, #252]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d109      	bne.n	80017ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e06f      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017da:	4b3b      	ldr	r3, [pc, #236]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0302 	and.w	r3, r3, #2
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d101      	bne.n	80017ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e067      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017ea:	4b37      	ldr	r3, [pc, #220]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	f023 0203 	bic.w	r2, r3, #3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	4934      	ldr	r1, [pc, #208]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017fc:	f7ff fa80 	bl	8000d00 <HAL_GetTick>
 8001800:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001802:	e00a      	b.n	800181a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001804:	f7ff fa7c 	bl	8000d00 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001812:	4293      	cmp	r3, r2
 8001814:	d901      	bls.n	800181a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e04f      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800181a:	4b2b      	ldr	r3, [pc, #172]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f003 020c 	and.w	r2, r3, #12
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	429a      	cmp	r2, r3
 800182a:	d1eb      	bne.n	8001804 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800182c:	4b25      	ldr	r3, [pc, #148]	@ (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0307 	and.w	r3, r3, #7
 8001834:	683a      	ldr	r2, [r7, #0]
 8001836:	429a      	cmp	r2, r3
 8001838:	d20c      	bcs.n	8001854 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800183a:	4b22      	ldr	r3, [pc, #136]	@ (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001842:	4b20      	ldr	r3, [pc, #128]	@ (80018c4 <HAL_RCC_ClockConfig+0x1b8>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	429a      	cmp	r2, r3
 800184e:	d001      	beq.n	8001854 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e032      	b.n	80018ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0304 	and.w	r3, r3, #4
 800185c:	2b00      	cmp	r3, #0
 800185e:	d008      	beq.n	8001872 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001860:	4b19      	ldr	r3, [pc, #100]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	4916      	ldr	r1, [pc, #88]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800186e:	4313      	orrs	r3, r2
 8001870:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0308 	and.w	r3, r3, #8
 800187a:	2b00      	cmp	r3, #0
 800187c:	d009      	beq.n	8001892 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800187e:	4b12      	ldr	r3, [pc, #72]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	691b      	ldr	r3, [r3, #16]
 800188a:	00db      	lsls	r3, r3, #3
 800188c:	490e      	ldr	r1, [pc, #56]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	4313      	orrs	r3, r2
 8001890:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001892:	f000 f821 	bl	80018d8 <HAL_RCC_GetSysClockFreq>
 8001896:	4602      	mov	r2, r0
 8001898:	4b0b      	ldr	r3, [pc, #44]	@ (80018c8 <HAL_RCC_ClockConfig+0x1bc>)
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	091b      	lsrs	r3, r3, #4
 800189e:	f003 030f 	and.w	r3, r3, #15
 80018a2:	490a      	ldr	r1, [pc, #40]	@ (80018cc <HAL_RCC_ClockConfig+0x1c0>)
 80018a4:	5ccb      	ldrb	r3, [r1, r3]
 80018a6:	fa22 f303 	lsr.w	r3, r2, r3
 80018aa:	4a09      	ldr	r2, [pc, #36]	@ (80018d0 <HAL_RCC_ClockConfig+0x1c4>)
 80018ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80018ae:	4b09      	ldr	r3, [pc, #36]	@ (80018d4 <HAL_RCC_ClockConfig+0x1c8>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7ff f9e0 	bl	8000c78 <HAL_InitTick>

  return HAL_OK;
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40023c00 	.word	0x40023c00
 80018c8:	40023800 	.word	0x40023800
 80018cc:	08003778 	.word	0x08003778
 80018d0:	20000000 	.word	0x20000000
 80018d4:	20000004 	.word	0x20000004

080018d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018dc:	b094      	sub	sp, #80	@ 0x50
 80018de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80018e4:	2300      	movs	r3, #0
 80018e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80018ec:	2300      	movs	r3, #0
 80018ee:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018f0:	4b79      	ldr	r3, [pc, #484]	@ (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 030c 	and.w	r3, r3, #12
 80018f8:	2b08      	cmp	r3, #8
 80018fa:	d00d      	beq.n	8001918 <HAL_RCC_GetSysClockFreq+0x40>
 80018fc:	2b08      	cmp	r3, #8
 80018fe:	f200 80e1 	bhi.w	8001ac4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001902:	2b00      	cmp	r3, #0
 8001904:	d002      	beq.n	800190c <HAL_RCC_GetSysClockFreq+0x34>
 8001906:	2b04      	cmp	r3, #4
 8001908:	d003      	beq.n	8001912 <HAL_RCC_GetSysClockFreq+0x3a>
 800190a:	e0db      	b.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800190c:	4b73      	ldr	r3, [pc, #460]	@ (8001adc <HAL_RCC_GetSysClockFreq+0x204>)
 800190e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001910:	e0db      	b.n	8001aca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001912:	4b73      	ldr	r3, [pc, #460]	@ (8001ae0 <HAL_RCC_GetSysClockFreq+0x208>)
 8001914:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001916:	e0d8      	b.n	8001aca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001918:	4b6f      	ldr	r3, [pc, #444]	@ (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001920:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001922:	4b6d      	ldr	r3, [pc, #436]	@ (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d063      	beq.n	80019f6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800192e:	4b6a      	ldr	r3, [pc, #424]	@ (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	099b      	lsrs	r3, r3, #6
 8001934:	2200      	movs	r2, #0
 8001936:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001938:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800193a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800193c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001940:	633b      	str	r3, [r7, #48]	@ 0x30
 8001942:	2300      	movs	r3, #0
 8001944:	637b      	str	r3, [r7, #52]	@ 0x34
 8001946:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800194a:	4622      	mov	r2, r4
 800194c:	462b      	mov	r3, r5
 800194e:	f04f 0000 	mov.w	r0, #0
 8001952:	f04f 0100 	mov.w	r1, #0
 8001956:	0159      	lsls	r1, r3, #5
 8001958:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800195c:	0150      	lsls	r0, r2, #5
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4621      	mov	r1, r4
 8001964:	1a51      	subs	r1, r2, r1
 8001966:	6139      	str	r1, [r7, #16]
 8001968:	4629      	mov	r1, r5
 800196a:	eb63 0301 	sbc.w	r3, r3, r1
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	f04f 0200 	mov.w	r2, #0
 8001974:	f04f 0300 	mov.w	r3, #0
 8001978:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800197c:	4659      	mov	r1, fp
 800197e:	018b      	lsls	r3, r1, #6
 8001980:	4651      	mov	r1, sl
 8001982:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001986:	4651      	mov	r1, sl
 8001988:	018a      	lsls	r2, r1, #6
 800198a:	4651      	mov	r1, sl
 800198c:	ebb2 0801 	subs.w	r8, r2, r1
 8001990:	4659      	mov	r1, fp
 8001992:	eb63 0901 	sbc.w	r9, r3, r1
 8001996:	f04f 0200 	mov.w	r2, #0
 800199a:	f04f 0300 	mov.w	r3, #0
 800199e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019aa:	4690      	mov	r8, r2
 80019ac:	4699      	mov	r9, r3
 80019ae:	4623      	mov	r3, r4
 80019b0:	eb18 0303 	adds.w	r3, r8, r3
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	462b      	mov	r3, r5
 80019b8:	eb49 0303 	adc.w	r3, r9, r3
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	f04f 0200 	mov.w	r2, #0
 80019c2:	f04f 0300 	mov.w	r3, #0
 80019c6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80019ca:	4629      	mov	r1, r5
 80019cc:	024b      	lsls	r3, r1, #9
 80019ce:	4621      	mov	r1, r4
 80019d0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019d4:	4621      	mov	r1, r4
 80019d6:	024a      	lsls	r2, r1, #9
 80019d8:	4610      	mov	r0, r2
 80019da:	4619      	mov	r1, r3
 80019dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019de:	2200      	movs	r2, #0
 80019e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80019e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80019e8:	f7fe fc42 	bl	8000270 <__aeabi_uldivmod>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4613      	mov	r3, r2
 80019f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019f4:	e058      	b.n	8001aa8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019f6:	4b38      	ldr	r3, [pc, #224]	@ (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	099b      	lsrs	r3, r3, #6
 80019fc:	2200      	movs	r2, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	4611      	mov	r1, r2
 8001a02:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a06:	623b      	str	r3, [r7, #32]
 8001a08:	2300      	movs	r3, #0
 8001a0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a0c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a10:	4642      	mov	r2, r8
 8001a12:	464b      	mov	r3, r9
 8001a14:	f04f 0000 	mov.w	r0, #0
 8001a18:	f04f 0100 	mov.w	r1, #0
 8001a1c:	0159      	lsls	r1, r3, #5
 8001a1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a22:	0150      	lsls	r0, r2, #5
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4641      	mov	r1, r8
 8001a2a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a2e:	4649      	mov	r1, r9
 8001a30:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a34:	f04f 0200 	mov.w	r2, #0
 8001a38:	f04f 0300 	mov.w	r3, #0
 8001a3c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a40:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a44:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a48:	ebb2 040a 	subs.w	r4, r2, sl
 8001a4c:	eb63 050b 	sbc.w	r5, r3, fp
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	f04f 0300 	mov.w	r3, #0
 8001a58:	00eb      	lsls	r3, r5, #3
 8001a5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a5e:	00e2      	lsls	r2, r4, #3
 8001a60:	4614      	mov	r4, r2
 8001a62:	461d      	mov	r5, r3
 8001a64:	4643      	mov	r3, r8
 8001a66:	18e3      	adds	r3, r4, r3
 8001a68:	603b      	str	r3, [r7, #0]
 8001a6a:	464b      	mov	r3, r9
 8001a6c:	eb45 0303 	adc.w	r3, r5, r3
 8001a70:	607b      	str	r3, [r7, #4]
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a7e:	4629      	mov	r1, r5
 8001a80:	028b      	lsls	r3, r1, #10
 8001a82:	4621      	mov	r1, r4
 8001a84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a88:	4621      	mov	r1, r4
 8001a8a:	028a      	lsls	r2, r1, #10
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4619      	mov	r1, r3
 8001a90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a92:	2200      	movs	r2, #0
 8001a94:	61bb      	str	r3, [r7, #24]
 8001a96:	61fa      	str	r2, [r7, #28]
 8001a98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a9c:	f7fe fbe8 	bl	8000270 <__aeabi_uldivmod>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	0c1b      	lsrs	r3, r3, #16
 8001aae:	f003 0303 	and.w	r3, r3, #3
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001ab8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001aba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ac2:	e002      	b.n	8001aca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ac4:	4b05      	ldr	r3, [pc, #20]	@ (8001adc <HAL_RCC_GetSysClockFreq+0x204>)
 8001ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ac8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3750      	adds	r7, #80	@ 0x50
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	00f42400 	.word	0x00f42400
 8001ae0:	007a1200 	.word	0x007a1200

08001ae4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e041      	b.n	8001b7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d106      	bne.n	8001b10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7fe ff44 	bl	8000998 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2202      	movs	r2, #2
 8001b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3304      	adds	r3, #4
 8001b20:	4619      	mov	r1, r3
 8001b22:	4610      	mov	r0, r2
 8001b24:	f000 fad8 	bl	80020d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2201      	movs	r2, #1
 8001b64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2201      	movs	r2, #1
 8001b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d101      	bne.n	8001b94 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e041      	b.n	8001c18 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d106      	bne.n	8001bae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f000 f839 	bl	8001c20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4610      	mov	r0, r2
 8001bc2:	f000 fa89 	bl	80020d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2201      	movs	r2, #1
 8001be2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2201      	movs	r2, #1
 8001c02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2201      	movs	r2, #1
 8001c12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d109      	bne.n	8001c58 <HAL_TIM_PWM_Start+0x24>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	bf14      	ite	ne
 8001c50:	2301      	movne	r3, #1
 8001c52:	2300      	moveq	r3, #0
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	e022      	b.n	8001c9e <HAL_TIM_PWM_Start+0x6a>
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	2b04      	cmp	r3, #4
 8001c5c:	d109      	bne.n	8001c72 <HAL_TIM_PWM_Start+0x3e>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	bf14      	ite	ne
 8001c6a:	2301      	movne	r3, #1
 8001c6c:	2300      	moveq	r3, #0
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	e015      	b.n	8001c9e <HAL_TIM_PWM_Start+0x6a>
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	2b08      	cmp	r3, #8
 8001c76:	d109      	bne.n	8001c8c <HAL_TIM_PWM_Start+0x58>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	bf14      	ite	ne
 8001c84:	2301      	movne	r3, #1
 8001c86:	2300      	moveq	r3, #0
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	e008      	b.n	8001c9e <HAL_TIM_PWM_Start+0x6a>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	bf14      	ite	ne
 8001c98:	2301      	movne	r3, #1
 8001c9a:	2300      	moveq	r3, #0
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e07c      	b.n	8001da0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d104      	bne.n	8001cb6 <HAL_TIM_PWM_Start+0x82>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2202      	movs	r2, #2
 8001cb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cb4:	e013      	b.n	8001cde <HAL_TIM_PWM_Start+0xaa>
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	2b04      	cmp	r3, #4
 8001cba:	d104      	bne.n	8001cc6 <HAL_TIM_PWM_Start+0x92>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2202      	movs	r2, #2
 8001cc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cc4:	e00b      	b.n	8001cde <HAL_TIM_PWM_Start+0xaa>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	2b08      	cmp	r3, #8
 8001cca:	d104      	bne.n	8001cd6 <HAL_TIM_PWM_Start+0xa2>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2202      	movs	r2, #2
 8001cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cd4:	e003      	b.n	8001cde <HAL_TIM_PWM_Start+0xaa>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2202      	movs	r2, #2
 8001cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	6839      	ldr	r1, [r7, #0]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f000 fce6 	bl	80026b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a2d      	ldr	r2, [pc, #180]	@ (8001da8 <HAL_TIM_PWM_Start+0x174>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d004      	beq.n	8001d00 <HAL_TIM_PWM_Start+0xcc>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a2c      	ldr	r2, [pc, #176]	@ (8001dac <HAL_TIM_PWM_Start+0x178>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d101      	bne.n	8001d04 <HAL_TIM_PWM_Start+0xd0>
 8001d00:	2301      	movs	r3, #1
 8001d02:	e000      	b.n	8001d06 <HAL_TIM_PWM_Start+0xd2>
 8001d04:	2300      	movs	r3, #0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d007      	beq.n	8001d1a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d18:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a22      	ldr	r2, [pc, #136]	@ (8001da8 <HAL_TIM_PWM_Start+0x174>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d022      	beq.n	8001d6a <HAL_TIM_PWM_Start+0x136>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d2c:	d01d      	beq.n	8001d6a <HAL_TIM_PWM_Start+0x136>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a1f      	ldr	r2, [pc, #124]	@ (8001db0 <HAL_TIM_PWM_Start+0x17c>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d018      	beq.n	8001d6a <HAL_TIM_PWM_Start+0x136>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a1d      	ldr	r2, [pc, #116]	@ (8001db4 <HAL_TIM_PWM_Start+0x180>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d013      	beq.n	8001d6a <HAL_TIM_PWM_Start+0x136>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a1c      	ldr	r2, [pc, #112]	@ (8001db8 <HAL_TIM_PWM_Start+0x184>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d00e      	beq.n	8001d6a <HAL_TIM_PWM_Start+0x136>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a16      	ldr	r2, [pc, #88]	@ (8001dac <HAL_TIM_PWM_Start+0x178>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d009      	beq.n	8001d6a <HAL_TIM_PWM_Start+0x136>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a18      	ldr	r2, [pc, #96]	@ (8001dbc <HAL_TIM_PWM_Start+0x188>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d004      	beq.n	8001d6a <HAL_TIM_PWM_Start+0x136>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a16      	ldr	r2, [pc, #88]	@ (8001dc0 <HAL_TIM_PWM_Start+0x18c>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d111      	bne.n	8001d8e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f003 0307 	and.w	r3, r3, #7
 8001d74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2b06      	cmp	r3, #6
 8001d7a:	d010      	beq.n	8001d9e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f042 0201 	orr.w	r2, r2, #1
 8001d8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d8c:	e007      	b.n	8001d9e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f042 0201 	orr.w	r2, r2, #1
 8001d9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d9e:	2300      	movs	r3, #0
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3710      	adds	r7, #16
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40010000 	.word	0x40010000
 8001dac:	40010400 	.word	0x40010400
 8001db0:	40000400 	.word	0x40000400
 8001db4:	40000800 	.word	0x40000800
 8001db8:	40000c00 	.word	0x40000c00
 8001dbc:	40014000 	.word	0x40014000
 8001dc0:	40001800 	.word	0x40001800

08001dc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d101      	bne.n	8001de2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001dde:	2302      	movs	r3, #2
 8001de0:	e0ae      	b.n	8001f40 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2201      	movs	r2, #1
 8001de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2b0c      	cmp	r3, #12
 8001dee:	f200 809f 	bhi.w	8001f30 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001df2:	a201      	add	r2, pc, #4	@ (adr r2, 8001df8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001df8:	08001e2d 	.word	0x08001e2d
 8001dfc:	08001f31 	.word	0x08001f31
 8001e00:	08001f31 	.word	0x08001f31
 8001e04:	08001f31 	.word	0x08001f31
 8001e08:	08001e6d 	.word	0x08001e6d
 8001e0c:	08001f31 	.word	0x08001f31
 8001e10:	08001f31 	.word	0x08001f31
 8001e14:	08001f31 	.word	0x08001f31
 8001e18:	08001eaf 	.word	0x08001eaf
 8001e1c:	08001f31 	.word	0x08001f31
 8001e20:	08001f31 	.word	0x08001f31
 8001e24:	08001f31 	.word	0x08001f31
 8001e28:	08001eef 	.word	0x08001eef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68b9      	ldr	r1, [r7, #8]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 f9f6 	bl	8002224 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	699a      	ldr	r2, [r3, #24]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f042 0208 	orr.w	r2, r2, #8
 8001e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	699a      	ldr	r2, [r3, #24]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f022 0204 	bic.w	r2, r2, #4
 8001e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6999      	ldr	r1, [r3, #24]
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	691a      	ldr	r2, [r3, #16]
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	430a      	orrs	r2, r1
 8001e68:	619a      	str	r2, [r3, #24]
      break;
 8001e6a:	e064      	b.n	8001f36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68b9      	ldr	r1, [r7, #8]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f000 fa46 	bl	8002304 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	699a      	ldr	r2, [r3, #24]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	699a      	ldr	r2, [r3, #24]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	6999      	ldr	r1, [r3, #24]
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	021a      	lsls	r2, r3, #8
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	619a      	str	r2, [r3, #24]
      break;
 8001eac:	e043      	b.n	8001f36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68b9      	ldr	r1, [r7, #8]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f000 fa9b 	bl	80023f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	69da      	ldr	r2, [r3, #28]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f042 0208 	orr.w	r2, r2, #8
 8001ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	69da      	ldr	r2, [r3, #28]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0204 	bic.w	r2, r2, #4
 8001ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	69d9      	ldr	r1, [r3, #28]
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	691a      	ldr	r2, [r3, #16]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	61da      	str	r2, [r3, #28]
      break;
 8001eec:	e023      	b.n	8001f36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	68b9      	ldr	r1, [r7, #8]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f000 faef 	bl	80024d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	69da      	ldr	r2, [r3, #28]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	69da      	ldr	r2, [r3, #28]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	69d9      	ldr	r1, [r3, #28]
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	021a      	lsls	r2, r3, #8
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	61da      	str	r2, [r3, #28]
      break;
 8001f2e:	e002      	b.n	8001f36 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	75fb      	strb	r3, [r7, #23]
      break;
 8001f34:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001f3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f52:	2300      	movs	r3, #0
 8001f54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d101      	bne.n	8001f64 <HAL_TIM_ConfigClockSource+0x1c>
 8001f60:	2302      	movs	r3, #2
 8001f62:	e0b4      	b.n	80020ce <HAL_TIM_ConfigClockSource+0x186>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2202      	movs	r2, #2
 8001f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001f82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001f8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	68ba      	ldr	r2, [r7, #8]
 8001f92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f9c:	d03e      	beq.n	800201c <HAL_TIM_ConfigClockSource+0xd4>
 8001f9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001fa2:	f200 8087 	bhi.w	80020b4 <HAL_TIM_ConfigClockSource+0x16c>
 8001fa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001faa:	f000 8086 	beq.w	80020ba <HAL_TIM_ConfigClockSource+0x172>
 8001fae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fb2:	d87f      	bhi.n	80020b4 <HAL_TIM_ConfigClockSource+0x16c>
 8001fb4:	2b70      	cmp	r3, #112	@ 0x70
 8001fb6:	d01a      	beq.n	8001fee <HAL_TIM_ConfigClockSource+0xa6>
 8001fb8:	2b70      	cmp	r3, #112	@ 0x70
 8001fba:	d87b      	bhi.n	80020b4 <HAL_TIM_ConfigClockSource+0x16c>
 8001fbc:	2b60      	cmp	r3, #96	@ 0x60
 8001fbe:	d050      	beq.n	8002062 <HAL_TIM_ConfigClockSource+0x11a>
 8001fc0:	2b60      	cmp	r3, #96	@ 0x60
 8001fc2:	d877      	bhi.n	80020b4 <HAL_TIM_ConfigClockSource+0x16c>
 8001fc4:	2b50      	cmp	r3, #80	@ 0x50
 8001fc6:	d03c      	beq.n	8002042 <HAL_TIM_ConfigClockSource+0xfa>
 8001fc8:	2b50      	cmp	r3, #80	@ 0x50
 8001fca:	d873      	bhi.n	80020b4 <HAL_TIM_ConfigClockSource+0x16c>
 8001fcc:	2b40      	cmp	r3, #64	@ 0x40
 8001fce:	d058      	beq.n	8002082 <HAL_TIM_ConfigClockSource+0x13a>
 8001fd0:	2b40      	cmp	r3, #64	@ 0x40
 8001fd2:	d86f      	bhi.n	80020b4 <HAL_TIM_ConfigClockSource+0x16c>
 8001fd4:	2b30      	cmp	r3, #48	@ 0x30
 8001fd6:	d064      	beq.n	80020a2 <HAL_TIM_ConfigClockSource+0x15a>
 8001fd8:	2b30      	cmp	r3, #48	@ 0x30
 8001fda:	d86b      	bhi.n	80020b4 <HAL_TIM_ConfigClockSource+0x16c>
 8001fdc:	2b20      	cmp	r3, #32
 8001fde:	d060      	beq.n	80020a2 <HAL_TIM_ConfigClockSource+0x15a>
 8001fe0:	2b20      	cmp	r3, #32
 8001fe2:	d867      	bhi.n	80020b4 <HAL_TIM_ConfigClockSource+0x16c>
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d05c      	beq.n	80020a2 <HAL_TIM_ConfigClockSource+0x15a>
 8001fe8:	2b10      	cmp	r3, #16
 8001fea:	d05a      	beq.n	80020a2 <HAL_TIM_ConfigClockSource+0x15a>
 8001fec:	e062      	b.n	80020b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001ffe:	f000 fb3b 	bl	8002678 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002010:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	609a      	str	r2, [r3, #8]
      break;
 800201a:	e04f      	b.n	80020bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800202c:	f000 fb24 	bl	8002678 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	689a      	ldr	r2, [r3, #8]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800203e:	609a      	str	r2, [r3, #8]
      break;
 8002040:	e03c      	b.n	80020bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800204e:	461a      	mov	r2, r3
 8002050:	f000 fa98 	bl	8002584 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2150      	movs	r1, #80	@ 0x50
 800205a:	4618      	mov	r0, r3
 800205c:	f000 faf1 	bl	8002642 <TIM_ITRx_SetConfig>
      break;
 8002060:	e02c      	b.n	80020bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800206e:	461a      	mov	r2, r3
 8002070:	f000 fab7 	bl	80025e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2160      	movs	r1, #96	@ 0x60
 800207a:	4618      	mov	r0, r3
 800207c:	f000 fae1 	bl	8002642 <TIM_ITRx_SetConfig>
      break;
 8002080:	e01c      	b.n	80020bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800208e:	461a      	mov	r2, r3
 8002090:	f000 fa78 	bl	8002584 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2140      	movs	r1, #64	@ 0x40
 800209a:	4618      	mov	r0, r3
 800209c:	f000 fad1 	bl	8002642 <TIM_ITRx_SetConfig>
      break;
 80020a0:	e00c      	b.n	80020bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4619      	mov	r1, r3
 80020ac:	4610      	mov	r0, r2
 80020ae:	f000 fac8 	bl	8002642 <TIM_ITRx_SetConfig>
      break;
 80020b2:	e003      	b.n	80020bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	73fb      	strb	r3, [r7, #15]
      break;
 80020b8:	e000      	b.n	80020bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80020ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80020cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3710      	adds	r7, #16
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80020d8:	b480      	push	{r7}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a43      	ldr	r2, [pc, #268]	@ (80021f8 <TIM_Base_SetConfig+0x120>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d013      	beq.n	8002118 <TIM_Base_SetConfig+0x40>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020f6:	d00f      	beq.n	8002118 <TIM_Base_SetConfig+0x40>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a40      	ldr	r2, [pc, #256]	@ (80021fc <TIM_Base_SetConfig+0x124>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d00b      	beq.n	8002118 <TIM_Base_SetConfig+0x40>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a3f      	ldr	r2, [pc, #252]	@ (8002200 <TIM_Base_SetConfig+0x128>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d007      	beq.n	8002118 <TIM_Base_SetConfig+0x40>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a3e      	ldr	r2, [pc, #248]	@ (8002204 <TIM_Base_SetConfig+0x12c>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d003      	beq.n	8002118 <TIM_Base_SetConfig+0x40>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a3d      	ldr	r2, [pc, #244]	@ (8002208 <TIM_Base_SetConfig+0x130>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d108      	bne.n	800212a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800211e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	68fa      	ldr	r2, [r7, #12]
 8002126:	4313      	orrs	r3, r2
 8002128:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a32      	ldr	r2, [pc, #200]	@ (80021f8 <TIM_Base_SetConfig+0x120>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d02b      	beq.n	800218a <TIM_Base_SetConfig+0xb2>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002138:	d027      	beq.n	800218a <TIM_Base_SetConfig+0xb2>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a2f      	ldr	r2, [pc, #188]	@ (80021fc <TIM_Base_SetConfig+0x124>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d023      	beq.n	800218a <TIM_Base_SetConfig+0xb2>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a2e      	ldr	r2, [pc, #184]	@ (8002200 <TIM_Base_SetConfig+0x128>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d01f      	beq.n	800218a <TIM_Base_SetConfig+0xb2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a2d      	ldr	r2, [pc, #180]	@ (8002204 <TIM_Base_SetConfig+0x12c>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d01b      	beq.n	800218a <TIM_Base_SetConfig+0xb2>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a2c      	ldr	r2, [pc, #176]	@ (8002208 <TIM_Base_SetConfig+0x130>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d017      	beq.n	800218a <TIM_Base_SetConfig+0xb2>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a2b      	ldr	r2, [pc, #172]	@ (800220c <TIM_Base_SetConfig+0x134>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d013      	beq.n	800218a <TIM_Base_SetConfig+0xb2>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a2a      	ldr	r2, [pc, #168]	@ (8002210 <TIM_Base_SetConfig+0x138>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d00f      	beq.n	800218a <TIM_Base_SetConfig+0xb2>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a29      	ldr	r2, [pc, #164]	@ (8002214 <TIM_Base_SetConfig+0x13c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d00b      	beq.n	800218a <TIM_Base_SetConfig+0xb2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a28      	ldr	r2, [pc, #160]	@ (8002218 <TIM_Base_SetConfig+0x140>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d007      	beq.n	800218a <TIM_Base_SetConfig+0xb2>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a27      	ldr	r2, [pc, #156]	@ (800221c <TIM_Base_SetConfig+0x144>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d003      	beq.n	800218a <TIM_Base_SetConfig+0xb2>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a26      	ldr	r2, [pc, #152]	@ (8002220 <TIM_Base_SetConfig+0x148>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d108      	bne.n	800219c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002190:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	68fa      	ldr	r2, [r7, #12]
 8002198:	4313      	orrs	r3, r2
 800219a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	689a      	ldr	r2, [r3, #8]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a0e      	ldr	r2, [pc, #56]	@ (80021f8 <TIM_Base_SetConfig+0x120>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d003      	beq.n	80021ca <TIM_Base_SetConfig+0xf2>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a10      	ldr	r2, [pc, #64]	@ (8002208 <TIM_Base_SetConfig+0x130>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d103      	bne.n	80021d2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	691a      	ldr	r2, [r3, #16]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f043 0204 	orr.w	r2, r3, #4
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2201      	movs	r2, #1
 80021e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	601a      	str	r2, [r3, #0]
}
 80021ea:	bf00      	nop
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	40010000 	.word	0x40010000
 80021fc:	40000400 	.word	0x40000400
 8002200:	40000800 	.word	0x40000800
 8002204:	40000c00 	.word	0x40000c00
 8002208:	40010400 	.word	0x40010400
 800220c:	40014000 	.word	0x40014000
 8002210:	40014400 	.word	0x40014400
 8002214:	40014800 	.word	0x40014800
 8002218:	40001800 	.word	0x40001800
 800221c:	40001c00 	.word	0x40001c00
 8002220:	40002000 	.word	0x40002000

08002224 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002224:	b480      	push	{r7}
 8002226:	b087      	sub	sp, #28
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6a1b      	ldr	r3, [r3, #32]
 8002232:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	f023 0201 	bic.w	r2, r3, #1
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f023 0303 	bic.w	r3, r3, #3
 800225a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68fa      	ldr	r2, [r7, #12]
 8002262:	4313      	orrs	r3, r2
 8002264:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	f023 0302 	bic.w	r3, r3, #2
 800226c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	697a      	ldr	r2, [r7, #20]
 8002274:	4313      	orrs	r3, r2
 8002276:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a20      	ldr	r2, [pc, #128]	@ (80022fc <TIM_OC1_SetConfig+0xd8>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d003      	beq.n	8002288 <TIM_OC1_SetConfig+0x64>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a1f      	ldr	r2, [pc, #124]	@ (8002300 <TIM_OC1_SetConfig+0xdc>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d10c      	bne.n	80022a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	f023 0308 	bic.w	r3, r3, #8
 800228e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	697a      	ldr	r2, [r7, #20]
 8002296:	4313      	orrs	r3, r2
 8002298:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	f023 0304 	bic.w	r3, r3, #4
 80022a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a15      	ldr	r2, [pc, #84]	@ (80022fc <TIM_OC1_SetConfig+0xd8>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d003      	beq.n	80022b2 <TIM_OC1_SetConfig+0x8e>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a14      	ldr	r2, [pc, #80]	@ (8002300 <TIM_OC1_SetConfig+0xdc>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d111      	bne.n	80022d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80022c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	695b      	ldr	r3, [r3, #20]
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	693a      	ldr	r2, [r7, #16]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	697a      	ldr	r2, [r7, #20]
 80022ee:	621a      	str	r2, [r3, #32]
}
 80022f0:	bf00      	nop
 80022f2:	371c      	adds	r7, #28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	40010000 	.word	0x40010000
 8002300:	40010400 	.word	0x40010400

08002304 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002304:	b480      	push	{r7}
 8002306:	b087      	sub	sp, #28
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a1b      	ldr	r3, [r3, #32]
 8002312:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a1b      	ldr	r3, [r3, #32]
 8002318:	f023 0210 	bic.w	r2, r3, #16
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	699b      	ldr	r3, [r3, #24]
 800232a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002332:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800233a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	021b      	lsls	r3, r3, #8
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	4313      	orrs	r3, r2
 8002346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	f023 0320 	bic.w	r3, r3, #32
 800234e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	011b      	lsls	r3, r3, #4
 8002356:	697a      	ldr	r2, [r7, #20]
 8002358:	4313      	orrs	r3, r2
 800235a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4a22      	ldr	r2, [pc, #136]	@ (80023e8 <TIM_OC2_SetConfig+0xe4>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d003      	beq.n	800236c <TIM_OC2_SetConfig+0x68>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4a21      	ldr	r2, [pc, #132]	@ (80023ec <TIM_OC2_SetConfig+0xe8>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d10d      	bne.n	8002388 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002372:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	697a      	ldr	r2, [r7, #20]
 800237c:	4313      	orrs	r3, r2
 800237e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002386:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a17      	ldr	r2, [pc, #92]	@ (80023e8 <TIM_OC2_SetConfig+0xe4>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d003      	beq.n	8002398 <TIM_OC2_SetConfig+0x94>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a16      	ldr	r2, [pc, #88]	@ (80023ec <TIM_OC2_SetConfig+0xe8>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d113      	bne.n	80023c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800239e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80023a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	697a      	ldr	r2, [r7, #20]
 80023d8:	621a      	str	r2, [r3, #32]
}
 80023da:	bf00      	nop
 80023dc:	371c      	adds	r7, #28
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	40010000 	.word	0x40010000
 80023ec:	40010400 	.word	0x40010400

080023f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b087      	sub	sp, #28
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a1b      	ldr	r3, [r3, #32]
 80023fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800241e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f023 0303 	bic.w	r3, r3, #3
 8002426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	4313      	orrs	r3, r2
 8002430:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002438:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	021b      	lsls	r3, r3, #8
 8002440:	697a      	ldr	r2, [r7, #20]
 8002442:	4313      	orrs	r3, r2
 8002444:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a21      	ldr	r2, [pc, #132]	@ (80024d0 <TIM_OC3_SetConfig+0xe0>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d003      	beq.n	8002456 <TIM_OC3_SetConfig+0x66>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a20      	ldr	r2, [pc, #128]	@ (80024d4 <TIM_OC3_SetConfig+0xe4>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d10d      	bne.n	8002472 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800245c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	021b      	lsls	r3, r3, #8
 8002464:	697a      	ldr	r2, [r7, #20]
 8002466:	4313      	orrs	r3, r2
 8002468:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002470:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a16      	ldr	r2, [pc, #88]	@ (80024d0 <TIM_OC3_SetConfig+0xe0>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d003      	beq.n	8002482 <TIM_OC3_SetConfig+0x92>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a15      	ldr	r2, [pc, #84]	@ (80024d4 <TIM_OC3_SetConfig+0xe4>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d113      	bne.n	80024aa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002488:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002490:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	011b      	lsls	r3, r3, #4
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	4313      	orrs	r3, r2
 800249c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	011b      	lsls	r3, r3, #4
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	693a      	ldr	r2, [r7, #16]
 80024ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685a      	ldr	r2, [r3, #4]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	621a      	str	r2, [r3, #32]
}
 80024c4:	bf00      	nop
 80024c6:	371c      	adds	r7, #28
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	40010000 	.word	0x40010000
 80024d4:	40010400 	.word	0x40010400

080024d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80024d8:	b480      	push	{r7}
 80024da:	b087      	sub	sp, #28
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a1b      	ldr	r3, [r3, #32]
 80024e6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69db      	ldr	r3, [r3, #28]
 80024fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800250e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	021b      	lsls	r3, r3, #8
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	4313      	orrs	r3, r2
 800251a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002522:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	031b      	lsls	r3, r3, #12
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	4313      	orrs	r3, r2
 800252e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a12      	ldr	r2, [pc, #72]	@ (800257c <TIM_OC4_SetConfig+0xa4>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d003      	beq.n	8002540 <TIM_OC4_SetConfig+0x68>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a11      	ldr	r2, [pc, #68]	@ (8002580 <TIM_OC4_SetConfig+0xa8>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d109      	bne.n	8002554 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002546:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	695b      	ldr	r3, [r3, #20]
 800254c:	019b      	lsls	r3, r3, #6
 800254e:	697a      	ldr	r2, [r7, #20]
 8002550:	4313      	orrs	r3, r2
 8002552:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68fa      	ldr	r2, [r7, #12]
 800255e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	621a      	str	r2, [r3, #32]
}
 800256e:	bf00      	nop
 8002570:	371c      	adds	r7, #28
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	40010000 	.word	0x40010000
 8002580:	40010400 	.word	0x40010400

08002584 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002584:	b480      	push	{r7}
 8002586:	b087      	sub	sp, #28
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	6a1b      	ldr	r3, [r3, #32]
 800259a:	f023 0201 	bic.w	r2, r3, #1
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	011b      	lsls	r3, r3, #4
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	f023 030a 	bic.w	r3, r3, #10
 80025c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	621a      	str	r2, [r3, #32]
}
 80025d6:	bf00      	nop
 80025d8:	371c      	adds	r7, #28
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b087      	sub	sp, #28
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	60f8      	str	r0, [r7, #12]
 80025ea:	60b9      	str	r1, [r7, #8]
 80025ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	f023 0210 	bic.w	r2, r3, #16
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800260c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	031b      	lsls	r3, r3, #12
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	4313      	orrs	r3, r2
 8002616:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800261e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	011b      	lsls	r3, r3, #4
 8002624:	697a      	ldr	r2, [r7, #20]
 8002626:	4313      	orrs	r3, r2
 8002628:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	621a      	str	r2, [r3, #32]
}
 8002636:	bf00      	nop
 8002638:	371c      	adds	r7, #28
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002642:	b480      	push	{r7}
 8002644:	b085      	sub	sp, #20
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
 800264a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002658:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800265a:	683a      	ldr	r2, [r7, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	4313      	orrs	r3, r2
 8002660:	f043 0307 	orr.w	r3, r3, #7
 8002664:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68fa      	ldr	r2, [r7, #12]
 800266a:	609a      	str	r2, [r3, #8]
}
 800266c:	bf00      	nop
 800266e:	3714      	adds	r7, #20
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002678:	b480      	push	{r7}
 800267a:	b087      	sub	sp, #28
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
 8002684:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002692:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	021a      	lsls	r2, r3, #8
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	431a      	orrs	r2, r3
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	4313      	orrs	r3, r2
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	609a      	str	r2, [r3, #8]
}
 80026ac:	bf00      	nop
 80026ae:	371c      	adds	r7, #28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	f003 031f 	and.w	r3, r3, #31
 80026ca:	2201      	movs	r2, #1
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6a1a      	ldr	r2, [r3, #32]
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	43db      	mvns	r3, r3
 80026da:	401a      	ands	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6a1a      	ldr	r2, [r3, #32]
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	f003 031f 	and.w	r3, r3, #31
 80026ea:	6879      	ldr	r1, [r7, #4]
 80026ec:	fa01 f303 	lsl.w	r3, r1, r3
 80026f0:	431a      	orrs	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	621a      	str	r2, [r3, #32]
}
 80026f6:	bf00      	nop
 80026f8:	371c      	adds	r7, #28
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
	...

08002704 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002714:	2b01      	cmp	r3, #1
 8002716:	d101      	bne.n	800271c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002718:	2302      	movs	r3, #2
 800271a:	e05a      	b.n	80027d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2202      	movs	r2, #2
 8002728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002742:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68fa      	ldr	r2, [r7, #12]
 800274a:	4313      	orrs	r3, r2
 800274c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a21      	ldr	r2, [pc, #132]	@ (80027e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d022      	beq.n	80027a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002768:	d01d      	beq.n	80027a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a1d      	ldr	r2, [pc, #116]	@ (80027e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d018      	beq.n	80027a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a1b      	ldr	r2, [pc, #108]	@ (80027e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d013      	beq.n	80027a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a1a      	ldr	r2, [pc, #104]	@ (80027ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d00e      	beq.n	80027a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a18      	ldr	r2, [pc, #96]	@ (80027f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d009      	beq.n	80027a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a17      	ldr	r2, [pc, #92]	@ (80027f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d004      	beq.n	80027a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a15      	ldr	r2, [pc, #84]	@ (80027f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d10c      	bne.n	80027c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68ba      	ldr	r2, [r7, #8]
 80027be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	40010000 	.word	0x40010000
 80027e4:	40000400 	.word	0x40000400
 80027e8:	40000800 	.word	0x40000800
 80027ec:	40000c00 	.word	0x40000c00
 80027f0:	40010400 	.word	0x40010400
 80027f4:	40014000 	.word	0x40014000
 80027f8:	40001800 	.word	0x40001800

080027fc <std>:
 80027fc:	2300      	movs	r3, #0
 80027fe:	b510      	push	{r4, lr}
 8002800:	4604      	mov	r4, r0
 8002802:	e9c0 3300 	strd	r3, r3, [r0]
 8002806:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800280a:	6083      	str	r3, [r0, #8]
 800280c:	8181      	strh	r1, [r0, #12]
 800280e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002810:	81c2      	strh	r2, [r0, #14]
 8002812:	6183      	str	r3, [r0, #24]
 8002814:	4619      	mov	r1, r3
 8002816:	2208      	movs	r2, #8
 8002818:	305c      	adds	r0, #92	@ 0x5c
 800281a:	f000 f921 	bl	8002a60 <memset>
 800281e:	4b0d      	ldr	r3, [pc, #52]	@ (8002854 <std+0x58>)
 8002820:	6263      	str	r3, [r4, #36]	@ 0x24
 8002822:	4b0d      	ldr	r3, [pc, #52]	@ (8002858 <std+0x5c>)
 8002824:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002826:	4b0d      	ldr	r3, [pc, #52]	@ (800285c <std+0x60>)
 8002828:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800282a:	4b0d      	ldr	r3, [pc, #52]	@ (8002860 <std+0x64>)
 800282c:	6323      	str	r3, [r4, #48]	@ 0x30
 800282e:	4b0d      	ldr	r3, [pc, #52]	@ (8002864 <std+0x68>)
 8002830:	6224      	str	r4, [r4, #32]
 8002832:	429c      	cmp	r4, r3
 8002834:	d006      	beq.n	8002844 <std+0x48>
 8002836:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800283a:	4294      	cmp	r4, r2
 800283c:	d002      	beq.n	8002844 <std+0x48>
 800283e:	33d0      	adds	r3, #208	@ 0xd0
 8002840:	429c      	cmp	r4, r3
 8002842:	d105      	bne.n	8002850 <std+0x54>
 8002844:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800284c:	f000 b93a 	b.w	8002ac4 <__retarget_lock_init_recursive>
 8002850:	bd10      	pop	{r4, pc}
 8002852:	bf00      	nop
 8002854:	08003319 	.word	0x08003319
 8002858:	0800333b 	.word	0x0800333b
 800285c:	08003373 	.word	0x08003373
 8002860:	08003397 	.word	0x08003397
 8002864:	200000d4 	.word	0x200000d4

08002868 <stdio_exit_handler>:
 8002868:	4a02      	ldr	r2, [pc, #8]	@ (8002874 <stdio_exit_handler+0xc>)
 800286a:	4903      	ldr	r1, [pc, #12]	@ (8002878 <stdio_exit_handler+0x10>)
 800286c:	4803      	ldr	r0, [pc, #12]	@ (800287c <stdio_exit_handler+0x14>)
 800286e:	f000 b869 	b.w	8002944 <_fwalk_sglue>
 8002872:	bf00      	nop
 8002874:	2000000c 	.word	0x2000000c
 8002878:	080032b1 	.word	0x080032b1
 800287c:	2000001c 	.word	0x2000001c

08002880 <cleanup_stdio>:
 8002880:	6841      	ldr	r1, [r0, #4]
 8002882:	4b0c      	ldr	r3, [pc, #48]	@ (80028b4 <cleanup_stdio+0x34>)
 8002884:	4299      	cmp	r1, r3
 8002886:	b510      	push	{r4, lr}
 8002888:	4604      	mov	r4, r0
 800288a:	d001      	beq.n	8002890 <cleanup_stdio+0x10>
 800288c:	f000 fd10 	bl	80032b0 <_fflush_r>
 8002890:	68a1      	ldr	r1, [r4, #8]
 8002892:	4b09      	ldr	r3, [pc, #36]	@ (80028b8 <cleanup_stdio+0x38>)
 8002894:	4299      	cmp	r1, r3
 8002896:	d002      	beq.n	800289e <cleanup_stdio+0x1e>
 8002898:	4620      	mov	r0, r4
 800289a:	f000 fd09 	bl	80032b0 <_fflush_r>
 800289e:	68e1      	ldr	r1, [r4, #12]
 80028a0:	4b06      	ldr	r3, [pc, #24]	@ (80028bc <cleanup_stdio+0x3c>)
 80028a2:	4299      	cmp	r1, r3
 80028a4:	d004      	beq.n	80028b0 <cleanup_stdio+0x30>
 80028a6:	4620      	mov	r0, r4
 80028a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028ac:	f000 bd00 	b.w	80032b0 <_fflush_r>
 80028b0:	bd10      	pop	{r4, pc}
 80028b2:	bf00      	nop
 80028b4:	200000d4 	.word	0x200000d4
 80028b8:	2000013c 	.word	0x2000013c
 80028bc:	200001a4 	.word	0x200001a4

080028c0 <global_stdio_init.part.0>:
 80028c0:	b510      	push	{r4, lr}
 80028c2:	4b0b      	ldr	r3, [pc, #44]	@ (80028f0 <global_stdio_init.part.0+0x30>)
 80028c4:	4c0b      	ldr	r4, [pc, #44]	@ (80028f4 <global_stdio_init.part.0+0x34>)
 80028c6:	4a0c      	ldr	r2, [pc, #48]	@ (80028f8 <global_stdio_init.part.0+0x38>)
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	4620      	mov	r0, r4
 80028cc:	2200      	movs	r2, #0
 80028ce:	2104      	movs	r1, #4
 80028d0:	f7ff ff94 	bl	80027fc <std>
 80028d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80028d8:	2201      	movs	r2, #1
 80028da:	2109      	movs	r1, #9
 80028dc:	f7ff ff8e 	bl	80027fc <std>
 80028e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80028e4:	2202      	movs	r2, #2
 80028e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028ea:	2112      	movs	r1, #18
 80028ec:	f7ff bf86 	b.w	80027fc <std>
 80028f0:	2000020c 	.word	0x2000020c
 80028f4:	200000d4 	.word	0x200000d4
 80028f8:	08002869 	.word	0x08002869

080028fc <__sfp_lock_acquire>:
 80028fc:	4801      	ldr	r0, [pc, #4]	@ (8002904 <__sfp_lock_acquire+0x8>)
 80028fe:	f000 b8e2 	b.w	8002ac6 <__retarget_lock_acquire_recursive>
 8002902:	bf00      	nop
 8002904:	20000211 	.word	0x20000211

08002908 <__sfp_lock_release>:
 8002908:	4801      	ldr	r0, [pc, #4]	@ (8002910 <__sfp_lock_release+0x8>)
 800290a:	f000 b8dd 	b.w	8002ac8 <__retarget_lock_release_recursive>
 800290e:	bf00      	nop
 8002910:	20000211 	.word	0x20000211

08002914 <__sinit>:
 8002914:	b510      	push	{r4, lr}
 8002916:	4604      	mov	r4, r0
 8002918:	f7ff fff0 	bl	80028fc <__sfp_lock_acquire>
 800291c:	6a23      	ldr	r3, [r4, #32]
 800291e:	b11b      	cbz	r3, 8002928 <__sinit+0x14>
 8002920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002924:	f7ff bff0 	b.w	8002908 <__sfp_lock_release>
 8002928:	4b04      	ldr	r3, [pc, #16]	@ (800293c <__sinit+0x28>)
 800292a:	6223      	str	r3, [r4, #32]
 800292c:	4b04      	ldr	r3, [pc, #16]	@ (8002940 <__sinit+0x2c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1f5      	bne.n	8002920 <__sinit+0xc>
 8002934:	f7ff ffc4 	bl	80028c0 <global_stdio_init.part.0>
 8002938:	e7f2      	b.n	8002920 <__sinit+0xc>
 800293a:	bf00      	nop
 800293c:	08002881 	.word	0x08002881
 8002940:	2000020c 	.word	0x2000020c

08002944 <_fwalk_sglue>:
 8002944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002948:	4607      	mov	r7, r0
 800294a:	4688      	mov	r8, r1
 800294c:	4614      	mov	r4, r2
 800294e:	2600      	movs	r6, #0
 8002950:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002954:	f1b9 0901 	subs.w	r9, r9, #1
 8002958:	d505      	bpl.n	8002966 <_fwalk_sglue+0x22>
 800295a:	6824      	ldr	r4, [r4, #0]
 800295c:	2c00      	cmp	r4, #0
 800295e:	d1f7      	bne.n	8002950 <_fwalk_sglue+0xc>
 8002960:	4630      	mov	r0, r6
 8002962:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002966:	89ab      	ldrh	r3, [r5, #12]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d907      	bls.n	800297c <_fwalk_sglue+0x38>
 800296c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002970:	3301      	adds	r3, #1
 8002972:	d003      	beq.n	800297c <_fwalk_sglue+0x38>
 8002974:	4629      	mov	r1, r5
 8002976:	4638      	mov	r0, r7
 8002978:	47c0      	blx	r8
 800297a:	4306      	orrs	r6, r0
 800297c:	3568      	adds	r5, #104	@ 0x68
 800297e:	e7e9      	b.n	8002954 <_fwalk_sglue+0x10>

08002980 <iprintf>:
 8002980:	b40f      	push	{r0, r1, r2, r3}
 8002982:	b507      	push	{r0, r1, r2, lr}
 8002984:	4906      	ldr	r1, [pc, #24]	@ (80029a0 <iprintf+0x20>)
 8002986:	ab04      	add	r3, sp, #16
 8002988:	6808      	ldr	r0, [r1, #0]
 800298a:	f853 2b04 	ldr.w	r2, [r3], #4
 800298e:	6881      	ldr	r1, [r0, #8]
 8002990:	9301      	str	r3, [sp, #4]
 8002992:	f000 f8c3 	bl	8002b1c <_vfiprintf_r>
 8002996:	b003      	add	sp, #12
 8002998:	f85d eb04 	ldr.w	lr, [sp], #4
 800299c:	b004      	add	sp, #16
 800299e:	4770      	bx	lr
 80029a0:	20000018 	.word	0x20000018

080029a4 <_puts_r>:
 80029a4:	6a03      	ldr	r3, [r0, #32]
 80029a6:	b570      	push	{r4, r5, r6, lr}
 80029a8:	6884      	ldr	r4, [r0, #8]
 80029aa:	4605      	mov	r5, r0
 80029ac:	460e      	mov	r6, r1
 80029ae:	b90b      	cbnz	r3, 80029b4 <_puts_r+0x10>
 80029b0:	f7ff ffb0 	bl	8002914 <__sinit>
 80029b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80029b6:	07db      	lsls	r3, r3, #31
 80029b8:	d405      	bmi.n	80029c6 <_puts_r+0x22>
 80029ba:	89a3      	ldrh	r3, [r4, #12]
 80029bc:	0598      	lsls	r0, r3, #22
 80029be:	d402      	bmi.n	80029c6 <_puts_r+0x22>
 80029c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80029c2:	f000 f880 	bl	8002ac6 <__retarget_lock_acquire_recursive>
 80029c6:	89a3      	ldrh	r3, [r4, #12]
 80029c8:	0719      	lsls	r1, r3, #28
 80029ca:	d502      	bpl.n	80029d2 <_puts_r+0x2e>
 80029cc:	6923      	ldr	r3, [r4, #16]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d135      	bne.n	8002a3e <_puts_r+0x9a>
 80029d2:	4621      	mov	r1, r4
 80029d4:	4628      	mov	r0, r5
 80029d6:	f000 fd21 	bl	800341c <__swsetup_r>
 80029da:	b380      	cbz	r0, 8002a3e <_puts_r+0x9a>
 80029dc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80029e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80029e2:	07da      	lsls	r2, r3, #31
 80029e4:	d405      	bmi.n	80029f2 <_puts_r+0x4e>
 80029e6:	89a3      	ldrh	r3, [r4, #12]
 80029e8:	059b      	lsls	r3, r3, #22
 80029ea:	d402      	bmi.n	80029f2 <_puts_r+0x4e>
 80029ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80029ee:	f000 f86b 	bl	8002ac8 <__retarget_lock_release_recursive>
 80029f2:	4628      	mov	r0, r5
 80029f4:	bd70      	pop	{r4, r5, r6, pc}
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	da04      	bge.n	8002a04 <_puts_r+0x60>
 80029fa:	69a2      	ldr	r2, [r4, #24]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	dc17      	bgt.n	8002a30 <_puts_r+0x8c>
 8002a00:	290a      	cmp	r1, #10
 8002a02:	d015      	beq.n	8002a30 <_puts_r+0x8c>
 8002a04:	6823      	ldr	r3, [r4, #0]
 8002a06:	1c5a      	adds	r2, r3, #1
 8002a08:	6022      	str	r2, [r4, #0]
 8002a0a:	7019      	strb	r1, [r3, #0]
 8002a0c:	68a3      	ldr	r3, [r4, #8]
 8002a0e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002a12:	3b01      	subs	r3, #1
 8002a14:	60a3      	str	r3, [r4, #8]
 8002a16:	2900      	cmp	r1, #0
 8002a18:	d1ed      	bne.n	80029f6 <_puts_r+0x52>
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	da11      	bge.n	8002a42 <_puts_r+0x9e>
 8002a1e:	4622      	mov	r2, r4
 8002a20:	210a      	movs	r1, #10
 8002a22:	4628      	mov	r0, r5
 8002a24:	f000 fcbb 	bl	800339e <__swbuf_r>
 8002a28:	3001      	adds	r0, #1
 8002a2a:	d0d7      	beq.n	80029dc <_puts_r+0x38>
 8002a2c:	250a      	movs	r5, #10
 8002a2e:	e7d7      	b.n	80029e0 <_puts_r+0x3c>
 8002a30:	4622      	mov	r2, r4
 8002a32:	4628      	mov	r0, r5
 8002a34:	f000 fcb3 	bl	800339e <__swbuf_r>
 8002a38:	3001      	adds	r0, #1
 8002a3a:	d1e7      	bne.n	8002a0c <_puts_r+0x68>
 8002a3c:	e7ce      	b.n	80029dc <_puts_r+0x38>
 8002a3e:	3e01      	subs	r6, #1
 8002a40:	e7e4      	b.n	8002a0c <_puts_r+0x68>
 8002a42:	6823      	ldr	r3, [r4, #0]
 8002a44:	1c5a      	adds	r2, r3, #1
 8002a46:	6022      	str	r2, [r4, #0]
 8002a48:	220a      	movs	r2, #10
 8002a4a:	701a      	strb	r2, [r3, #0]
 8002a4c:	e7ee      	b.n	8002a2c <_puts_r+0x88>
	...

08002a50 <puts>:
 8002a50:	4b02      	ldr	r3, [pc, #8]	@ (8002a5c <puts+0xc>)
 8002a52:	4601      	mov	r1, r0
 8002a54:	6818      	ldr	r0, [r3, #0]
 8002a56:	f7ff bfa5 	b.w	80029a4 <_puts_r>
 8002a5a:	bf00      	nop
 8002a5c:	20000018 	.word	0x20000018

08002a60 <memset>:
 8002a60:	4402      	add	r2, r0
 8002a62:	4603      	mov	r3, r0
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d100      	bne.n	8002a6a <memset+0xa>
 8002a68:	4770      	bx	lr
 8002a6a:	f803 1b01 	strb.w	r1, [r3], #1
 8002a6e:	e7f9      	b.n	8002a64 <memset+0x4>

08002a70 <__errno>:
 8002a70:	4b01      	ldr	r3, [pc, #4]	@ (8002a78 <__errno+0x8>)
 8002a72:	6818      	ldr	r0, [r3, #0]
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	20000018 	.word	0x20000018

08002a7c <__libc_init_array>:
 8002a7c:	b570      	push	{r4, r5, r6, lr}
 8002a7e:	4d0d      	ldr	r5, [pc, #52]	@ (8002ab4 <__libc_init_array+0x38>)
 8002a80:	4c0d      	ldr	r4, [pc, #52]	@ (8002ab8 <__libc_init_array+0x3c>)
 8002a82:	1b64      	subs	r4, r4, r5
 8002a84:	10a4      	asrs	r4, r4, #2
 8002a86:	2600      	movs	r6, #0
 8002a88:	42a6      	cmp	r6, r4
 8002a8a:	d109      	bne.n	8002aa0 <__libc_init_array+0x24>
 8002a8c:	4d0b      	ldr	r5, [pc, #44]	@ (8002abc <__libc_init_array+0x40>)
 8002a8e:	4c0c      	ldr	r4, [pc, #48]	@ (8002ac0 <__libc_init_array+0x44>)
 8002a90:	f000 fe3e 	bl	8003710 <_init>
 8002a94:	1b64      	subs	r4, r4, r5
 8002a96:	10a4      	asrs	r4, r4, #2
 8002a98:	2600      	movs	r6, #0
 8002a9a:	42a6      	cmp	r6, r4
 8002a9c:	d105      	bne.n	8002aaa <__libc_init_array+0x2e>
 8002a9e:	bd70      	pop	{r4, r5, r6, pc}
 8002aa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aa4:	4798      	blx	r3
 8002aa6:	3601      	adds	r6, #1
 8002aa8:	e7ee      	b.n	8002a88 <__libc_init_array+0xc>
 8002aaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aae:	4798      	blx	r3
 8002ab0:	3601      	adds	r6, #1
 8002ab2:	e7f2      	b.n	8002a9a <__libc_init_array+0x1e>
 8002ab4:	080037c4 	.word	0x080037c4
 8002ab8:	080037c4 	.word	0x080037c4
 8002abc:	080037c4 	.word	0x080037c4
 8002ac0:	080037c8 	.word	0x080037c8

08002ac4 <__retarget_lock_init_recursive>:
 8002ac4:	4770      	bx	lr

08002ac6 <__retarget_lock_acquire_recursive>:
 8002ac6:	4770      	bx	lr

08002ac8 <__retarget_lock_release_recursive>:
 8002ac8:	4770      	bx	lr

08002aca <__sfputc_r>:
 8002aca:	6893      	ldr	r3, [r2, #8]
 8002acc:	3b01      	subs	r3, #1
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	b410      	push	{r4}
 8002ad2:	6093      	str	r3, [r2, #8]
 8002ad4:	da08      	bge.n	8002ae8 <__sfputc_r+0x1e>
 8002ad6:	6994      	ldr	r4, [r2, #24]
 8002ad8:	42a3      	cmp	r3, r4
 8002ada:	db01      	blt.n	8002ae0 <__sfputc_r+0x16>
 8002adc:	290a      	cmp	r1, #10
 8002ade:	d103      	bne.n	8002ae8 <__sfputc_r+0x1e>
 8002ae0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ae4:	f000 bc5b 	b.w	800339e <__swbuf_r>
 8002ae8:	6813      	ldr	r3, [r2, #0]
 8002aea:	1c58      	adds	r0, r3, #1
 8002aec:	6010      	str	r0, [r2, #0]
 8002aee:	7019      	strb	r1, [r3, #0]
 8002af0:	4608      	mov	r0, r1
 8002af2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <__sfputs_r>:
 8002af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002afa:	4606      	mov	r6, r0
 8002afc:	460f      	mov	r7, r1
 8002afe:	4614      	mov	r4, r2
 8002b00:	18d5      	adds	r5, r2, r3
 8002b02:	42ac      	cmp	r4, r5
 8002b04:	d101      	bne.n	8002b0a <__sfputs_r+0x12>
 8002b06:	2000      	movs	r0, #0
 8002b08:	e007      	b.n	8002b1a <__sfputs_r+0x22>
 8002b0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b0e:	463a      	mov	r2, r7
 8002b10:	4630      	mov	r0, r6
 8002b12:	f7ff ffda 	bl	8002aca <__sfputc_r>
 8002b16:	1c43      	adds	r3, r0, #1
 8002b18:	d1f3      	bne.n	8002b02 <__sfputs_r+0xa>
 8002b1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002b1c <_vfiprintf_r>:
 8002b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b20:	460d      	mov	r5, r1
 8002b22:	b09d      	sub	sp, #116	@ 0x74
 8002b24:	4614      	mov	r4, r2
 8002b26:	4698      	mov	r8, r3
 8002b28:	4606      	mov	r6, r0
 8002b2a:	b118      	cbz	r0, 8002b34 <_vfiprintf_r+0x18>
 8002b2c:	6a03      	ldr	r3, [r0, #32]
 8002b2e:	b90b      	cbnz	r3, 8002b34 <_vfiprintf_r+0x18>
 8002b30:	f7ff fef0 	bl	8002914 <__sinit>
 8002b34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002b36:	07d9      	lsls	r1, r3, #31
 8002b38:	d405      	bmi.n	8002b46 <_vfiprintf_r+0x2a>
 8002b3a:	89ab      	ldrh	r3, [r5, #12]
 8002b3c:	059a      	lsls	r2, r3, #22
 8002b3e:	d402      	bmi.n	8002b46 <_vfiprintf_r+0x2a>
 8002b40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002b42:	f7ff ffc0 	bl	8002ac6 <__retarget_lock_acquire_recursive>
 8002b46:	89ab      	ldrh	r3, [r5, #12]
 8002b48:	071b      	lsls	r3, r3, #28
 8002b4a:	d501      	bpl.n	8002b50 <_vfiprintf_r+0x34>
 8002b4c:	692b      	ldr	r3, [r5, #16]
 8002b4e:	b99b      	cbnz	r3, 8002b78 <_vfiprintf_r+0x5c>
 8002b50:	4629      	mov	r1, r5
 8002b52:	4630      	mov	r0, r6
 8002b54:	f000 fc62 	bl	800341c <__swsetup_r>
 8002b58:	b170      	cbz	r0, 8002b78 <_vfiprintf_r+0x5c>
 8002b5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002b5c:	07dc      	lsls	r4, r3, #31
 8002b5e:	d504      	bpl.n	8002b6a <_vfiprintf_r+0x4e>
 8002b60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b64:	b01d      	add	sp, #116	@ 0x74
 8002b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b6a:	89ab      	ldrh	r3, [r5, #12]
 8002b6c:	0598      	lsls	r0, r3, #22
 8002b6e:	d4f7      	bmi.n	8002b60 <_vfiprintf_r+0x44>
 8002b70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002b72:	f7ff ffa9 	bl	8002ac8 <__retarget_lock_release_recursive>
 8002b76:	e7f3      	b.n	8002b60 <_vfiprintf_r+0x44>
 8002b78:	2300      	movs	r3, #0
 8002b7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8002b7c:	2320      	movs	r3, #32
 8002b7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002b82:	f8cd 800c 	str.w	r8, [sp, #12]
 8002b86:	2330      	movs	r3, #48	@ 0x30
 8002b88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002d38 <_vfiprintf_r+0x21c>
 8002b8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002b90:	f04f 0901 	mov.w	r9, #1
 8002b94:	4623      	mov	r3, r4
 8002b96:	469a      	mov	sl, r3
 8002b98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002b9c:	b10a      	cbz	r2, 8002ba2 <_vfiprintf_r+0x86>
 8002b9e:	2a25      	cmp	r2, #37	@ 0x25
 8002ba0:	d1f9      	bne.n	8002b96 <_vfiprintf_r+0x7a>
 8002ba2:	ebba 0b04 	subs.w	fp, sl, r4
 8002ba6:	d00b      	beq.n	8002bc0 <_vfiprintf_r+0xa4>
 8002ba8:	465b      	mov	r3, fp
 8002baa:	4622      	mov	r2, r4
 8002bac:	4629      	mov	r1, r5
 8002bae:	4630      	mov	r0, r6
 8002bb0:	f7ff ffa2 	bl	8002af8 <__sfputs_r>
 8002bb4:	3001      	adds	r0, #1
 8002bb6:	f000 80a7 	beq.w	8002d08 <_vfiprintf_r+0x1ec>
 8002bba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002bbc:	445a      	add	r2, fp
 8002bbe:	9209      	str	r2, [sp, #36]	@ 0x24
 8002bc0:	f89a 3000 	ldrb.w	r3, [sl]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 809f 	beq.w	8002d08 <_vfiprintf_r+0x1ec>
 8002bca:	2300      	movs	r3, #0
 8002bcc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002bd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002bd4:	f10a 0a01 	add.w	sl, sl, #1
 8002bd8:	9304      	str	r3, [sp, #16]
 8002bda:	9307      	str	r3, [sp, #28]
 8002bdc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002be0:	931a      	str	r3, [sp, #104]	@ 0x68
 8002be2:	4654      	mov	r4, sl
 8002be4:	2205      	movs	r2, #5
 8002be6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002bea:	4853      	ldr	r0, [pc, #332]	@ (8002d38 <_vfiprintf_r+0x21c>)
 8002bec:	f7fd faf0 	bl	80001d0 <memchr>
 8002bf0:	9a04      	ldr	r2, [sp, #16]
 8002bf2:	b9d8      	cbnz	r0, 8002c2c <_vfiprintf_r+0x110>
 8002bf4:	06d1      	lsls	r1, r2, #27
 8002bf6:	bf44      	itt	mi
 8002bf8:	2320      	movmi	r3, #32
 8002bfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002bfe:	0713      	lsls	r3, r2, #28
 8002c00:	bf44      	itt	mi
 8002c02:	232b      	movmi	r3, #43	@ 0x2b
 8002c04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002c08:	f89a 3000 	ldrb.w	r3, [sl]
 8002c0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c0e:	d015      	beq.n	8002c3c <_vfiprintf_r+0x120>
 8002c10:	9a07      	ldr	r2, [sp, #28]
 8002c12:	4654      	mov	r4, sl
 8002c14:	2000      	movs	r0, #0
 8002c16:	f04f 0c0a 	mov.w	ip, #10
 8002c1a:	4621      	mov	r1, r4
 8002c1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c20:	3b30      	subs	r3, #48	@ 0x30
 8002c22:	2b09      	cmp	r3, #9
 8002c24:	d94b      	bls.n	8002cbe <_vfiprintf_r+0x1a2>
 8002c26:	b1b0      	cbz	r0, 8002c56 <_vfiprintf_r+0x13a>
 8002c28:	9207      	str	r2, [sp, #28]
 8002c2a:	e014      	b.n	8002c56 <_vfiprintf_r+0x13a>
 8002c2c:	eba0 0308 	sub.w	r3, r0, r8
 8002c30:	fa09 f303 	lsl.w	r3, r9, r3
 8002c34:	4313      	orrs	r3, r2
 8002c36:	9304      	str	r3, [sp, #16]
 8002c38:	46a2      	mov	sl, r4
 8002c3a:	e7d2      	b.n	8002be2 <_vfiprintf_r+0xc6>
 8002c3c:	9b03      	ldr	r3, [sp, #12]
 8002c3e:	1d19      	adds	r1, r3, #4
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	9103      	str	r1, [sp, #12]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	bfbb      	ittet	lt
 8002c48:	425b      	neglt	r3, r3
 8002c4a:	f042 0202 	orrlt.w	r2, r2, #2
 8002c4e:	9307      	strge	r3, [sp, #28]
 8002c50:	9307      	strlt	r3, [sp, #28]
 8002c52:	bfb8      	it	lt
 8002c54:	9204      	strlt	r2, [sp, #16]
 8002c56:	7823      	ldrb	r3, [r4, #0]
 8002c58:	2b2e      	cmp	r3, #46	@ 0x2e
 8002c5a:	d10a      	bne.n	8002c72 <_vfiprintf_r+0x156>
 8002c5c:	7863      	ldrb	r3, [r4, #1]
 8002c5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c60:	d132      	bne.n	8002cc8 <_vfiprintf_r+0x1ac>
 8002c62:	9b03      	ldr	r3, [sp, #12]
 8002c64:	1d1a      	adds	r2, r3, #4
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	9203      	str	r2, [sp, #12]
 8002c6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002c6e:	3402      	adds	r4, #2
 8002c70:	9305      	str	r3, [sp, #20]
 8002c72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002d48 <_vfiprintf_r+0x22c>
 8002c76:	7821      	ldrb	r1, [r4, #0]
 8002c78:	2203      	movs	r2, #3
 8002c7a:	4650      	mov	r0, sl
 8002c7c:	f7fd faa8 	bl	80001d0 <memchr>
 8002c80:	b138      	cbz	r0, 8002c92 <_vfiprintf_r+0x176>
 8002c82:	9b04      	ldr	r3, [sp, #16]
 8002c84:	eba0 000a 	sub.w	r0, r0, sl
 8002c88:	2240      	movs	r2, #64	@ 0x40
 8002c8a:	4082      	lsls	r2, r0
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	3401      	adds	r4, #1
 8002c90:	9304      	str	r3, [sp, #16]
 8002c92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c96:	4829      	ldr	r0, [pc, #164]	@ (8002d3c <_vfiprintf_r+0x220>)
 8002c98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002c9c:	2206      	movs	r2, #6
 8002c9e:	f7fd fa97 	bl	80001d0 <memchr>
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	d03f      	beq.n	8002d26 <_vfiprintf_r+0x20a>
 8002ca6:	4b26      	ldr	r3, [pc, #152]	@ (8002d40 <_vfiprintf_r+0x224>)
 8002ca8:	bb1b      	cbnz	r3, 8002cf2 <_vfiprintf_r+0x1d6>
 8002caa:	9b03      	ldr	r3, [sp, #12]
 8002cac:	3307      	adds	r3, #7
 8002cae:	f023 0307 	bic.w	r3, r3, #7
 8002cb2:	3308      	adds	r3, #8
 8002cb4:	9303      	str	r3, [sp, #12]
 8002cb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002cb8:	443b      	add	r3, r7
 8002cba:	9309      	str	r3, [sp, #36]	@ 0x24
 8002cbc:	e76a      	b.n	8002b94 <_vfiprintf_r+0x78>
 8002cbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8002cc2:	460c      	mov	r4, r1
 8002cc4:	2001      	movs	r0, #1
 8002cc6:	e7a8      	b.n	8002c1a <_vfiprintf_r+0xfe>
 8002cc8:	2300      	movs	r3, #0
 8002cca:	3401      	adds	r4, #1
 8002ccc:	9305      	str	r3, [sp, #20]
 8002cce:	4619      	mov	r1, r3
 8002cd0:	f04f 0c0a 	mov.w	ip, #10
 8002cd4:	4620      	mov	r0, r4
 8002cd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002cda:	3a30      	subs	r2, #48	@ 0x30
 8002cdc:	2a09      	cmp	r2, #9
 8002cde:	d903      	bls.n	8002ce8 <_vfiprintf_r+0x1cc>
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d0c6      	beq.n	8002c72 <_vfiprintf_r+0x156>
 8002ce4:	9105      	str	r1, [sp, #20]
 8002ce6:	e7c4      	b.n	8002c72 <_vfiprintf_r+0x156>
 8002ce8:	fb0c 2101 	mla	r1, ip, r1, r2
 8002cec:	4604      	mov	r4, r0
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e7f0      	b.n	8002cd4 <_vfiprintf_r+0x1b8>
 8002cf2:	ab03      	add	r3, sp, #12
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	462a      	mov	r2, r5
 8002cf8:	4b12      	ldr	r3, [pc, #72]	@ (8002d44 <_vfiprintf_r+0x228>)
 8002cfa:	a904      	add	r1, sp, #16
 8002cfc:	4630      	mov	r0, r6
 8002cfe:	f3af 8000 	nop.w
 8002d02:	4607      	mov	r7, r0
 8002d04:	1c78      	adds	r0, r7, #1
 8002d06:	d1d6      	bne.n	8002cb6 <_vfiprintf_r+0x19a>
 8002d08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002d0a:	07d9      	lsls	r1, r3, #31
 8002d0c:	d405      	bmi.n	8002d1a <_vfiprintf_r+0x1fe>
 8002d0e:	89ab      	ldrh	r3, [r5, #12]
 8002d10:	059a      	lsls	r2, r3, #22
 8002d12:	d402      	bmi.n	8002d1a <_vfiprintf_r+0x1fe>
 8002d14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002d16:	f7ff fed7 	bl	8002ac8 <__retarget_lock_release_recursive>
 8002d1a:	89ab      	ldrh	r3, [r5, #12]
 8002d1c:	065b      	lsls	r3, r3, #25
 8002d1e:	f53f af1f 	bmi.w	8002b60 <_vfiprintf_r+0x44>
 8002d22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002d24:	e71e      	b.n	8002b64 <_vfiprintf_r+0x48>
 8002d26:	ab03      	add	r3, sp, #12
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	462a      	mov	r2, r5
 8002d2c:	4b05      	ldr	r3, [pc, #20]	@ (8002d44 <_vfiprintf_r+0x228>)
 8002d2e:	a904      	add	r1, sp, #16
 8002d30:	4630      	mov	r0, r6
 8002d32:	f000 f91b 	bl	8002f6c <_printf_i>
 8002d36:	e7e4      	b.n	8002d02 <_vfiprintf_r+0x1e6>
 8002d38:	08003788 	.word	0x08003788
 8002d3c:	08003792 	.word	0x08003792
 8002d40:	00000000 	.word	0x00000000
 8002d44:	08002af9 	.word	0x08002af9
 8002d48:	0800378e 	.word	0x0800378e

08002d4c <sbrk_aligned>:
 8002d4c:	b570      	push	{r4, r5, r6, lr}
 8002d4e:	4e0f      	ldr	r6, [pc, #60]	@ (8002d8c <sbrk_aligned+0x40>)
 8002d50:	460c      	mov	r4, r1
 8002d52:	6831      	ldr	r1, [r6, #0]
 8002d54:	4605      	mov	r5, r0
 8002d56:	b911      	cbnz	r1, 8002d5e <sbrk_aligned+0x12>
 8002d58:	f000 fc4c 	bl	80035f4 <_sbrk_r>
 8002d5c:	6030      	str	r0, [r6, #0]
 8002d5e:	4621      	mov	r1, r4
 8002d60:	4628      	mov	r0, r5
 8002d62:	f000 fc47 	bl	80035f4 <_sbrk_r>
 8002d66:	1c43      	adds	r3, r0, #1
 8002d68:	d103      	bne.n	8002d72 <sbrk_aligned+0x26>
 8002d6a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002d6e:	4620      	mov	r0, r4
 8002d70:	bd70      	pop	{r4, r5, r6, pc}
 8002d72:	1cc4      	adds	r4, r0, #3
 8002d74:	f024 0403 	bic.w	r4, r4, #3
 8002d78:	42a0      	cmp	r0, r4
 8002d7a:	d0f8      	beq.n	8002d6e <sbrk_aligned+0x22>
 8002d7c:	1a21      	subs	r1, r4, r0
 8002d7e:	4628      	mov	r0, r5
 8002d80:	f000 fc38 	bl	80035f4 <_sbrk_r>
 8002d84:	3001      	adds	r0, #1
 8002d86:	d1f2      	bne.n	8002d6e <sbrk_aligned+0x22>
 8002d88:	e7ef      	b.n	8002d6a <sbrk_aligned+0x1e>
 8002d8a:	bf00      	nop
 8002d8c:	20000214 	.word	0x20000214

08002d90 <_malloc_r>:
 8002d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d94:	1ccd      	adds	r5, r1, #3
 8002d96:	f025 0503 	bic.w	r5, r5, #3
 8002d9a:	3508      	adds	r5, #8
 8002d9c:	2d0c      	cmp	r5, #12
 8002d9e:	bf38      	it	cc
 8002da0:	250c      	movcc	r5, #12
 8002da2:	2d00      	cmp	r5, #0
 8002da4:	4606      	mov	r6, r0
 8002da6:	db01      	blt.n	8002dac <_malloc_r+0x1c>
 8002da8:	42a9      	cmp	r1, r5
 8002daa:	d904      	bls.n	8002db6 <_malloc_r+0x26>
 8002dac:	230c      	movs	r3, #12
 8002dae:	6033      	str	r3, [r6, #0]
 8002db0:	2000      	movs	r0, #0
 8002db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002db6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002e8c <_malloc_r+0xfc>
 8002dba:	f000 faa1 	bl	8003300 <__malloc_lock>
 8002dbe:	f8d8 3000 	ldr.w	r3, [r8]
 8002dc2:	461c      	mov	r4, r3
 8002dc4:	bb44      	cbnz	r4, 8002e18 <_malloc_r+0x88>
 8002dc6:	4629      	mov	r1, r5
 8002dc8:	4630      	mov	r0, r6
 8002dca:	f7ff ffbf 	bl	8002d4c <sbrk_aligned>
 8002dce:	1c43      	adds	r3, r0, #1
 8002dd0:	4604      	mov	r4, r0
 8002dd2:	d158      	bne.n	8002e86 <_malloc_r+0xf6>
 8002dd4:	f8d8 4000 	ldr.w	r4, [r8]
 8002dd8:	4627      	mov	r7, r4
 8002dda:	2f00      	cmp	r7, #0
 8002ddc:	d143      	bne.n	8002e66 <_malloc_r+0xd6>
 8002dde:	2c00      	cmp	r4, #0
 8002de0:	d04b      	beq.n	8002e7a <_malloc_r+0xea>
 8002de2:	6823      	ldr	r3, [r4, #0]
 8002de4:	4639      	mov	r1, r7
 8002de6:	4630      	mov	r0, r6
 8002de8:	eb04 0903 	add.w	r9, r4, r3
 8002dec:	f000 fc02 	bl	80035f4 <_sbrk_r>
 8002df0:	4581      	cmp	r9, r0
 8002df2:	d142      	bne.n	8002e7a <_malloc_r+0xea>
 8002df4:	6821      	ldr	r1, [r4, #0]
 8002df6:	1a6d      	subs	r5, r5, r1
 8002df8:	4629      	mov	r1, r5
 8002dfa:	4630      	mov	r0, r6
 8002dfc:	f7ff ffa6 	bl	8002d4c <sbrk_aligned>
 8002e00:	3001      	adds	r0, #1
 8002e02:	d03a      	beq.n	8002e7a <_malloc_r+0xea>
 8002e04:	6823      	ldr	r3, [r4, #0]
 8002e06:	442b      	add	r3, r5
 8002e08:	6023      	str	r3, [r4, #0]
 8002e0a:	f8d8 3000 	ldr.w	r3, [r8]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	bb62      	cbnz	r2, 8002e6c <_malloc_r+0xdc>
 8002e12:	f8c8 7000 	str.w	r7, [r8]
 8002e16:	e00f      	b.n	8002e38 <_malloc_r+0xa8>
 8002e18:	6822      	ldr	r2, [r4, #0]
 8002e1a:	1b52      	subs	r2, r2, r5
 8002e1c:	d420      	bmi.n	8002e60 <_malloc_r+0xd0>
 8002e1e:	2a0b      	cmp	r2, #11
 8002e20:	d917      	bls.n	8002e52 <_malloc_r+0xc2>
 8002e22:	1961      	adds	r1, r4, r5
 8002e24:	42a3      	cmp	r3, r4
 8002e26:	6025      	str	r5, [r4, #0]
 8002e28:	bf18      	it	ne
 8002e2a:	6059      	strne	r1, [r3, #4]
 8002e2c:	6863      	ldr	r3, [r4, #4]
 8002e2e:	bf08      	it	eq
 8002e30:	f8c8 1000 	streq.w	r1, [r8]
 8002e34:	5162      	str	r2, [r4, r5]
 8002e36:	604b      	str	r3, [r1, #4]
 8002e38:	4630      	mov	r0, r6
 8002e3a:	f000 fa67 	bl	800330c <__malloc_unlock>
 8002e3e:	f104 000b 	add.w	r0, r4, #11
 8002e42:	1d23      	adds	r3, r4, #4
 8002e44:	f020 0007 	bic.w	r0, r0, #7
 8002e48:	1ac2      	subs	r2, r0, r3
 8002e4a:	bf1c      	itt	ne
 8002e4c:	1a1b      	subne	r3, r3, r0
 8002e4e:	50a3      	strne	r3, [r4, r2]
 8002e50:	e7af      	b.n	8002db2 <_malloc_r+0x22>
 8002e52:	6862      	ldr	r2, [r4, #4]
 8002e54:	42a3      	cmp	r3, r4
 8002e56:	bf0c      	ite	eq
 8002e58:	f8c8 2000 	streq.w	r2, [r8]
 8002e5c:	605a      	strne	r2, [r3, #4]
 8002e5e:	e7eb      	b.n	8002e38 <_malloc_r+0xa8>
 8002e60:	4623      	mov	r3, r4
 8002e62:	6864      	ldr	r4, [r4, #4]
 8002e64:	e7ae      	b.n	8002dc4 <_malloc_r+0x34>
 8002e66:	463c      	mov	r4, r7
 8002e68:	687f      	ldr	r7, [r7, #4]
 8002e6a:	e7b6      	b.n	8002dda <_malloc_r+0x4a>
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	42a3      	cmp	r3, r4
 8002e72:	d1fb      	bne.n	8002e6c <_malloc_r+0xdc>
 8002e74:	2300      	movs	r3, #0
 8002e76:	6053      	str	r3, [r2, #4]
 8002e78:	e7de      	b.n	8002e38 <_malloc_r+0xa8>
 8002e7a:	230c      	movs	r3, #12
 8002e7c:	6033      	str	r3, [r6, #0]
 8002e7e:	4630      	mov	r0, r6
 8002e80:	f000 fa44 	bl	800330c <__malloc_unlock>
 8002e84:	e794      	b.n	8002db0 <_malloc_r+0x20>
 8002e86:	6005      	str	r5, [r0, #0]
 8002e88:	e7d6      	b.n	8002e38 <_malloc_r+0xa8>
 8002e8a:	bf00      	nop
 8002e8c:	20000218 	.word	0x20000218

08002e90 <_printf_common>:
 8002e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e94:	4616      	mov	r6, r2
 8002e96:	4698      	mov	r8, r3
 8002e98:	688a      	ldr	r2, [r1, #8]
 8002e9a:	690b      	ldr	r3, [r1, #16]
 8002e9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	bfb8      	it	lt
 8002ea4:	4613      	movlt	r3, r2
 8002ea6:	6033      	str	r3, [r6, #0]
 8002ea8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002eac:	4607      	mov	r7, r0
 8002eae:	460c      	mov	r4, r1
 8002eb0:	b10a      	cbz	r2, 8002eb6 <_printf_common+0x26>
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	6033      	str	r3, [r6, #0]
 8002eb6:	6823      	ldr	r3, [r4, #0]
 8002eb8:	0699      	lsls	r1, r3, #26
 8002eba:	bf42      	ittt	mi
 8002ebc:	6833      	ldrmi	r3, [r6, #0]
 8002ebe:	3302      	addmi	r3, #2
 8002ec0:	6033      	strmi	r3, [r6, #0]
 8002ec2:	6825      	ldr	r5, [r4, #0]
 8002ec4:	f015 0506 	ands.w	r5, r5, #6
 8002ec8:	d106      	bne.n	8002ed8 <_printf_common+0x48>
 8002eca:	f104 0a19 	add.w	sl, r4, #25
 8002ece:	68e3      	ldr	r3, [r4, #12]
 8002ed0:	6832      	ldr	r2, [r6, #0]
 8002ed2:	1a9b      	subs	r3, r3, r2
 8002ed4:	42ab      	cmp	r3, r5
 8002ed6:	dc26      	bgt.n	8002f26 <_printf_common+0x96>
 8002ed8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002edc:	6822      	ldr	r2, [r4, #0]
 8002ede:	3b00      	subs	r3, #0
 8002ee0:	bf18      	it	ne
 8002ee2:	2301      	movne	r3, #1
 8002ee4:	0692      	lsls	r2, r2, #26
 8002ee6:	d42b      	bmi.n	8002f40 <_printf_common+0xb0>
 8002ee8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002eec:	4641      	mov	r1, r8
 8002eee:	4638      	mov	r0, r7
 8002ef0:	47c8      	blx	r9
 8002ef2:	3001      	adds	r0, #1
 8002ef4:	d01e      	beq.n	8002f34 <_printf_common+0xa4>
 8002ef6:	6823      	ldr	r3, [r4, #0]
 8002ef8:	6922      	ldr	r2, [r4, #16]
 8002efa:	f003 0306 	and.w	r3, r3, #6
 8002efe:	2b04      	cmp	r3, #4
 8002f00:	bf02      	ittt	eq
 8002f02:	68e5      	ldreq	r5, [r4, #12]
 8002f04:	6833      	ldreq	r3, [r6, #0]
 8002f06:	1aed      	subeq	r5, r5, r3
 8002f08:	68a3      	ldr	r3, [r4, #8]
 8002f0a:	bf0c      	ite	eq
 8002f0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f10:	2500      	movne	r5, #0
 8002f12:	4293      	cmp	r3, r2
 8002f14:	bfc4      	itt	gt
 8002f16:	1a9b      	subgt	r3, r3, r2
 8002f18:	18ed      	addgt	r5, r5, r3
 8002f1a:	2600      	movs	r6, #0
 8002f1c:	341a      	adds	r4, #26
 8002f1e:	42b5      	cmp	r5, r6
 8002f20:	d11a      	bne.n	8002f58 <_printf_common+0xc8>
 8002f22:	2000      	movs	r0, #0
 8002f24:	e008      	b.n	8002f38 <_printf_common+0xa8>
 8002f26:	2301      	movs	r3, #1
 8002f28:	4652      	mov	r2, sl
 8002f2a:	4641      	mov	r1, r8
 8002f2c:	4638      	mov	r0, r7
 8002f2e:	47c8      	blx	r9
 8002f30:	3001      	adds	r0, #1
 8002f32:	d103      	bne.n	8002f3c <_printf_common+0xac>
 8002f34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f3c:	3501      	adds	r5, #1
 8002f3e:	e7c6      	b.n	8002ece <_printf_common+0x3e>
 8002f40:	18e1      	adds	r1, r4, r3
 8002f42:	1c5a      	adds	r2, r3, #1
 8002f44:	2030      	movs	r0, #48	@ 0x30
 8002f46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002f4a:	4422      	add	r2, r4
 8002f4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002f50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002f54:	3302      	adds	r3, #2
 8002f56:	e7c7      	b.n	8002ee8 <_printf_common+0x58>
 8002f58:	2301      	movs	r3, #1
 8002f5a:	4622      	mov	r2, r4
 8002f5c:	4641      	mov	r1, r8
 8002f5e:	4638      	mov	r0, r7
 8002f60:	47c8      	blx	r9
 8002f62:	3001      	adds	r0, #1
 8002f64:	d0e6      	beq.n	8002f34 <_printf_common+0xa4>
 8002f66:	3601      	adds	r6, #1
 8002f68:	e7d9      	b.n	8002f1e <_printf_common+0x8e>
	...

08002f6c <_printf_i>:
 8002f6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f70:	7e0f      	ldrb	r7, [r1, #24]
 8002f72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002f74:	2f78      	cmp	r7, #120	@ 0x78
 8002f76:	4691      	mov	r9, r2
 8002f78:	4680      	mov	r8, r0
 8002f7a:	460c      	mov	r4, r1
 8002f7c:	469a      	mov	sl, r3
 8002f7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002f82:	d807      	bhi.n	8002f94 <_printf_i+0x28>
 8002f84:	2f62      	cmp	r7, #98	@ 0x62
 8002f86:	d80a      	bhi.n	8002f9e <_printf_i+0x32>
 8002f88:	2f00      	cmp	r7, #0
 8002f8a:	f000 80d1 	beq.w	8003130 <_printf_i+0x1c4>
 8002f8e:	2f58      	cmp	r7, #88	@ 0x58
 8002f90:	f000 80b8 	beq.w	8003104 <_printf_i+0x198>
 8002f94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002f9c:	e03a      	b.n	8003014 <_printf_i+0xa8>
 8002f9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002fa2:	2b15      	cmp	r3, #21
 8002fa4:	d8f6      	bhi.n	8002f94 <_printf_i+0x28>
 8002fa6:	a101      	add	r1, pc, #4	@ (adr r1, 8002fac <_printf_i+0x40>)
 8002fa8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002fac:	08003005 	.word	0x08003005
 8002fb0:	08003019 	.word	0x08003019
 8002fb4:	08002f95 	.word	0x08002f95
 8002fb8:	08002f95 	.word	0x08002f95
 8002fbc:	08002f95 	.word	0x08002f95
 8002fc0:	08002f95 	.word	0x08002f95
 8002fc4:	08003019 	.word	0x08003019
 8002fc8:	08002f95 	.word	0x08002f95
 8002fcc:	08002f95 	.word	0x08002f95
 8002fd0:	08002f95 	.word	0x08002f95
 8002fd4:	08002f95 	.word	0x08002f95
 8002fd8:	08003117 	.word	0x08003117
 8002fdc:	08003043 	.word	0x08003043
 8002fe0:	080030d1 	.word	0x080030d1
 8002fe4:	08002f95 	.word	0x08002f95
 8002fe8:	08002f95 	.word	0x08002f95
 8002fec:	08003139 	.word	0x08003139
 8002ff0:	08002f95 	.word	0x08002f95
 8002ff4:	08003043 	.word	0x08003043
 8002ff8:	08002f95 	.word	0x08002f95
 8002ffc:	08002f95 	.word	0x08002f95
 8003000:	080030d9 	.word	0x080030d9
 8003004:	6833      	ldr	r3, [r6, #0]
 8003006:	1d1a      	adds	r2, r3, #4
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6032      	str	r2, [r6, #0]
 800300c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003010:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003014:	2301      	movs	r3, #1
 8003016:	e09c      	b.n	8003152 <_printf_i+0x1e6>
 8003018:	6833      	ldr	r3, [r6, #0]
 800301a:	6820      	ldr	r0, [r4, #0]
 800301c:	1d19      	adds	r1, r3, #4
 800301e:	6031      	str	r1, [r6, #0]
 8003020:	0606      	lsls	r6, r0, #24
 8003022:	d501      	bpl.n	8003028 <_printf_i+0xbc>
 8003024:	681d      	ldr	r5, [r3, #0]
 8003026:	e003      	b.n	8003030 <_printf_i+0xc4>
 8003028:	0645      	lsls	r5, r0, #25
 800302a:	d5fb      	bpl.n	8003024 <_printf_i+0xb8>
 800302c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003030:	2d00      	cmp	r5, #0
 8003032:	da03      	bge.n	800303c <_printf_i+0xd0>
 8003034:	232d      	movs	r3, #45	@ 0x2d
 8003036:	426d      	negs	r5, r5
 8003038:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800303c:	4858      	ldr	r0, [pc, #352]	@ (80031a0 <_printf_i+0x234>)
 800303e:	230a      	movs	r3, #10
 8003040:	e011      	b.n	8003066 <_printf_i+0xfa>
 8003042:	6821      	ldr	r1, [r4, #0]
 8003044:	6833      	ldr	r3, [r6, #0]
 8003046:	0608      	lsls	r0, r1, #24
 8003048:	f853 5b04 	ldr.w	r5, [r3], #4
 800304c:	d402      	bmi.n	8003054 <_printf_i+0xe8>
 800304e:	0649      	lsls	r1, r1, #25
 8003050:	bf48      	it	mi
 8003052:	b2ad      	uxthmi	r5, r5
 8003054:	2f6f      	cmp	r7, #111	@ 0x6f
 8003056:	4852      	ldr	r0, [pc, #328]	@ (80031a0 <_printf_i+0x234>)
 8003058:	6033      	str	r3, [r6, #0]
 800305a:	bf14      	ite	ne
 800305c:	230a      	movne	r3, #10
 800305e:	2308      	moveq	r3, #8
 8003060:	2100      	movs	r1, #0
 8003062:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003066:	6866      	ldr	r6, [r4, #4]
 8003068:	60a6      	str	r6, [r4, #8]
 800306a:	2e00      	cmp	r6, #0
 800306c:	db05      	blt.n	800307a <_printf_i+0x10e>
 800306e:	6821      	ldr	r1, [r4, #0]
 8003070:	432e      	orrs	r6, r5
 8003072:	f021 0104 	bic.w	r1, r1, #4
 8003076:	6021      	str	r1, [r4, #0]
 8003078:	d04b      	beq.n	8003112 <_printf_i+0x1a6>
 800307a:	4616      	mov	r6, r2
 800307c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003080:	fb03 5711 	mls	r7, r3, r1, r5
 8003084:	5dc7      	ldrb	r7, [r0, r7]
 8003086:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800308a:	462f      	mov	r7, r5
 800308c:	42bb      	cmp	r3, r7
 800308e:	460d      	mov	r5, r1
 8003090:	d9f4      	bls.n	800307c <_printf_i+0x110>
 8003092:	2b08      	cmp	r3, #8
 8003094:	d10b      	bne.n	80030ae <_printf_i+0x142>
 8003096:	6823      	ldr	r3, [r4, #0]
 8003098:	07df      	lsls	r7, r3, #31
 800309a:	d508      	bpl.n	80030ae <_printf_i+0x142>
 800309c:	6923      	ldr	r3, [r4, #16]
 800309e:	6861      	ldr	r1, [r4, #4]
 80030a0:	4299      	cmp	r1, r3
 80030a2:	bfde      	ittt	le
 80030a4:	2330      	movle	r3, #48	@ 0x30
 80030a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80030aa:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80030ae:	1b92      	subs	r2, r2, r6
 80030b0:	6122      	str	r2, [r4, #16]
 80030b2:	f8cd a000 	str.w	sl, [sp]
 80030b6:	464b      	mov	r3, r9
 80030b8:	aa03      	add	r2, sp, #12
 80030ba:	4621      	mov	r1, r4
 80030bc:	4640      	mov	r0, r8
 80030be:	f7ff fee7 	bl	8002e90 <_printf_common>
 80030c2:	3001      	adds	r0, #1
 80030c4:	d14a      	bne.n	800315c <_printf_i+0x1f0>
 80030c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030ca:	b004      	add	sp, #16
 80030cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030d0:	6823      	ldr	r3, [r4, #0]
 80030d2:	f043 0320 	orr.w	r3, r3, #32
 80030d6:	6023      	str	r3, [r4, #0]
 80030d8:	4832      	ldr	r0, [pc, #200]	@ (80031a4 <_printf_i+0x238>)
 80030da:	2778      	movs	r7, #120	@ 0x78
 80030dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80030e0:	6823      	ldr	r3, [r4, #0]
 80030e2:	6831      	ldr	r1, [r6, #0]
 80030e4:	061f      	lsls	r7, r3, #24
 80030e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80030ea:	d402      	bmi.n	80030f2 <_printf_i+0x186>
 80030ec:	065f      	lsls	r7, r3, #25
 80030ee:	bf48      	it	mi
 80030f0:	b2ad      	uxthmi	r5, r5
 80030f2:	6031      	str	r1, [r6, #0]
 80030f4:	07d9      	lsls	r1, r3, #31
 80030f6:	bf44      	itt	mi
 80030f8:	f043 0320 	orrmi.w	r3, r3, #32
 80030fc:	6023      	strmi	r3, [r4, #0]
 80030fe:	b11d      	cbz	r5, 8003108 <_printf_i+0x19c>
 8003100:	2310      	movs	r3, #16
 8003102:	e7ad      	b.n	8003060 <_printf_i+0xf4>
 8003104:	4826      	ldr	r0, [pc, #152]	@ (80031a0 <_printf_i+0x234>)
 8003106:	e7e9      	b.n	80030dc <_printf_i+0x170>
 8003108:	6823      	ldr	r3, [r4, #0]
 800310a:	f023 0320 	bic.w	r3, r3, #32
 800310e:	6023      	str	r3, [r4, #0]
 8003110:	e7f6      	b.n	8003100 <_printf_i+0x194>
 8003112:	4616      	mov	r6, r2
 8003114:	e7bd      	b.n	8003092 <_printf_i+0x126>
 8003116:	6833      	ldr	r3, [r6, #0]
 8003118:	6825      	ldr	r5, [r4, #0]
 800311a:	6961      	ldr	r1, [r4, #20]
 800311c:	1d18      	adds	r0, r3, #4
 800311e:	6030      	str	r0, [r6, #0]
 8003120:	062e      	lsls	r6, r5, #24
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	d501      	bpl.n	800312a <_printf_i+0x1be>
 8003126:	6019      	str	r1, [r3, #0]
 8003128:	e002      	b.n	8003130 <_printf_i+0x1c4>
 800312a:	0668      	lsls	r0, r5, #25
 800312c:	d5fb      	bpl.n	8003126 <_printf_i+0x1ba>
 800312e:	8019      	strh	r1, [r3, #0]
 8003130:	2300      	movs	r3, #0
 8003132:	6123      	str	r3, [r4, #16]
 8003134:	4616      	mov	r6, r2
 8003136:	e7bc      	b.n	80030b2 <_printf_i+0x146>
 8003138:	6833      	ldr	r3, [r6, #0]
 800313a:	1d1a      	adds	r2, r3, #4
 800313c:	6032      	str	r2, [r6, #0]
 800313e:	681e      	ldr	r6, [r3, #0]
 8003140:	6862      	ldr	r2, [r4, #4]
 8003142:	2100      	movs	r1, #0
 8003144:	4630      	mov	r0, r6
 8003146:	f7fd f843 	bl	80001d0 <memchr>
 800314a:	b108      	cbz	r0, 8003150 <_printf_i+0x1e4>
 800314c:	1b80      	subs	r0, r0, r6
 800314e:	6060      	str	r0, [r4, #4]
 8003150:	6863      	ldr	r3, [r4, #4]
 8003152:	6123      	str	r3, [r4, #16]
 8003154:	2300      	movs	r3, #0
 8003156:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800315a:	e7aa      	b.n	80030b2 <_printf_i+0x146>
 800315c:	6923      	ldr	r3, [r4, #16]
 800315e:	4632      	mov	r2, r6
 8003160:	4649      	mov	r1, r9
 8003162:	4640      	mov	r0, r8
 8003164:	47d0      	blx	sl
 8003166:	3001      	adds	r0, #1
 8003168:	d0ad      	beq.n	80030c6 <_printf_i+0x15a>
 800316a:	6823      	ldr	r3, [r4, #0]
 800316c:	079b      	lsls	r3, r3, #30
 800316e:	d413      	bmi.n	8003198 <_printf_i+0x22c>
 8003170:	68e0      	ldr	r0, [r4, #12]
 8003172:	9b03      	ldr	r3, [sp, #12]
 8003174:	4298      	cmp	r0, r3
 8003176:	bfb8      	it	lt
 8003178:	4618      	movlt	r0, r3
 800317a:	e7a6      	b.n	80030ca <_printf_i+0x15e>
 800317c:	2301      	movs	r3, #1
 800317e:	4632      	mov	r2, r6
 8003180:	4649      	mov	r1, r9
 8003182:	4640      	mov	r0, r8
 8003184:	47d0      	blx	sl
 8003186:	3001      	adds	r0, #1
 8003188:	d09d      	beq.n	80030c6 <_printf_i+0x15a>
 800318a:	3501      	adds	r5, #1
 800318c:	68e3      	ldr	r3, [r4, #12]
 800318e:	9903      	ldr	r1, [sp, #12]
 8003190:	1a5b      	subs	r3, r3, r1
 8003192:	42ab      	cmp	r3, r5
 8003194:	dcf2      	bgt.n	800317c <_printf_i+0x210>
 8003196:	e7eb      	b.n	8003170 <_printf_i+0x204>
 8003198:	2500      	movs	r5, #0
 800319a:	f104 0619 	add.w	r6, r4, #25
 800319e:	e7f5      	b.n	800318c <_printf_i+0x220>
 80031a0:	08003799 	.word	0x08003799
 80031a4:	080037aa 	.word	0x080037aa

080031a8 <__sflush_r>:
 80031a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80031ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031b0:	0716      	lsls	r6, r2, #28
 80031b2:	4605      	mov	r5, r0
 80031b4:	460c      	mov	r4, r1
 80031b6:	d454      	bmi.n	8003262 <__sflush_r+0xba>
 80031b8:	684b      	ldr	r3, [r1, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	dc02      	bgt.n	80031c4 <__sflush_r+0x1c>
 80031be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	dd48      	ble.n	8003256 <__sflush_r+0xae>
 80031c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80031c6:	2e00      	cmp	r6, #0
 80031c8:	d045      	beq.n	8003256 <__sflush_r+0xae>
 80031ca:	2300      	movs	r3, #0
 80031cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80031d0:	682f      	ldr	r7, [r5, #0]
 80031d2:	6a21      	ldr	r1, [r4, #32]
 80031d4:	602b      	str	r3, [r5, #0]
 80031d6:	d030      	beq.n	800323a <__sflush_r+0x92>
 80031d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80031da:	89a3      	ldrh	r3, [r4, #12]
 80031dc:	0759      	lsls	r1, r3, #29
 80031de:	d505      	bpl.n	80031ec <__sflush_r+0x44>
 80031e0:	6863      	ldr	r3, [r4, #4]
 80031e2:	1ad2      	subs	r2, r2, r3
 80031e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80031e6:	b10b      	cbz	r3, 80031ec <__sflush_r+0x44>
 80031e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80031ea:	1ad2      	subs	r2, r2, r3
 80031ec:	2300      	movs	r3, #0
 80031ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80031f0:	6a21      	ldr	r1, [r4, #32]
 80031f2:	4628      	mov	r0, r5
 80031f4:	47b0      	blx	r6
 80031f6:	1c43      	adds	r3, r0, #1
 80031f8:	89a3      	ldrh	r3, [r4, #12]
 80031fa:	d106      	bne.n	800320a <__sflush_r+0x62>
 80031fc:	6829      	ldr	r1, [r5, #0]
 80031fe:	291d      	cmp	r1, #29
 8003200:	d82b      	bhi.n	800325a <__sflush_r+0xb2>
 8003202:	4a2a      	ldr	r2, [pc, #168]	@ (80032ac <__sflush_r+0x104>)
 8003204:	40ca      	lsrs	r2, r1
 8003206:	07d6      	lsls	r6, r2, #31
 8003208:	d527      	bpl.n	800325a <__sflush_r+0xb2>
 800320a:	2200      	movs	r2, #0
 800320c:	6062      	str	r2, [r4, #4]
 800320e:	04d9      	lsls	r1, r3, #19
 8003210:	6922      	ldr	r2, [r4, #16]
 8003212:	6022      	str	r2, [r4, #0]
 8003214:	d504      	bpl.n	8003220 <__sflush_r+0x78>
 8003216:	1c42      	adds	r2, r0, #1
 8003218:	d101      	bne.n	800321e <__sflush_r+0x76>
 800321a:	682b      	ldr	r3, [r5, #0]
 800321c:	b903      	cbnz	r3, 8003220 <__sflush_r+0x78>
 800321e:	6560      	str	r0, [r4, #84]	@ 0x54
 8003220:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003222:	602f      	str	r7, [r5, #0]
 8003224:	b1b9      	cbz	r1, 8003256 <__sflush_r+0xae>
 8003226:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800322a:	4299      	cmp	r1, r3
 800322c:	d002      	beq.n	8003234 <__sflush_r+0x8c>
 800322e:	4628      	mov	r0, r5
 8003230:	f000 fa24 	bl	800367c <_free_r>
 8003234:	2300      	movs	r3, #0
 8003236:	6363      	str	r3, [r4, #52]	@ 0x34
 8003238:	e00d      	b.n	8003256 <__sflush_r+0xae>
 800323a:	2301      	movs	r3, #1
 800323c:	4628      	mov	r0, r5
 800323e:	47b0      	blx	r6
 8003240:	4602      	mov	r2, r0
 8003242:	1c50      	adds	r0, r2, #1
 8003244:	d1c9      	bne.n	80031da <__sflush_r+0x32>
 8003246:	682b      	ldr	r3, [r5, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0c6      	beq.n	80031da <__sflush_r+0x32>
 800324c:	2b1d      	cmp	r3, #29
 800324e:	d001      	beq.n	8003254 <__sflush_r+0xac>
 8003250:	2b16      	cmp	r3, #22
 8003252:	d11e      	bne.n	8003292 <__sflush_r+0xea>
 8003254:	602f      	str	r7, [r5, #0]
 8003256:	2000      	movs	r0, #0
 8003258:	e022      	b.n	80032a0 <__sflush_r+0xf8>
 800325a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800325e:	b21b      	sxth	r3, r3
 8003260:	e01b      	b.n	800329a <__sflush_r+0xf2>
 8003262:	690f      	ldr	r7, [r1, #16]
 8003264:	2f00      	cmp	r7, #0
 8003266:	d0f6      	beq.n	8003256 <__sflush_r+0xae>
 8003268:	0793      	lsls	r3, r2, #30
 800326a:	680e      	ldr	r6, [r1, #0]
 800326c:	bf08      	it	eq
 800326e:	694b      	ldreq	r3, [r1, #20]
 8003270:	600f      	str	r7, [r1, #0]
 8003272:	bf18      	it	ne
 8003274:	2300      	movne	r3, #0
 8003276:	eba6 0807 	sub.w	r8, r6, r7
 800327a:	608b      	str	r3, [r1, #8]
 800327c:	f1b8 0f00 	cmp.w	r8, #0
 8003280:	dde9      	ble.n	8003256 <__sflush_r+0xae>
 8003282:	6a21      	ldr	r1, [r4, #32]
 8003284:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003286:	4643      	mov	r3, r8
 8003288:	463a      	mov	r2, r7
 800328a:	4628      	mov	r0, r5
 800328c:	47b0      	blx	r6
 800328e:	2800      	cmp	r0, #0
 8003290:	dc08      	bgt.n	80032a4 <__sflush_r+0xfc>
 8003292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800329a:	81a3      	strh	r3, [r4, #12]
 800329c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032a4:	4407      	add	r7, r0
 80032a6:	eba8 0800 	sub.w	r8, r8, r0
 80032aa:	e7e7      	b.n	800327c <__sflush_r+0xd4>
 80032ac:	20400001 	.word	0x20400001

080032b0 <_fflush_r>:
 80032b0:	b538      	push	{r3, r4, r5, lr}
 80032b2:	690b      	ldr	r3, [r1, #16]
 80032b4:	4605      	mov	r5, r0
 80032b6:	460c      	mov	r4, r1
 80032b8:	b913      	cbnz	r3, 80032c0 <_fflush_r+0x10>
 80032ba:	2500      	movs	r5, #0
 80032bc:	4628      	mov	r0, r5
 80032be:	bd38      	pop	{r3, r4, r5, pc}
 80032c0:	b118      	cbz	r0, 80032ca <_fflush_r+0x1a>
 80032c2:	6a03      	ldr	r3, [r0, #32]
 80032c4:	b90b      	cbnz	r3, 80032ca <_fflush_r+0x1a>
 80032c6:	f7ff fb25 	bl	8002914 <__sinit>
 80032ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d0f3      	beq.n	80032ba <_fflush_r+0xa>
 80032d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80032d4:	07d0      	lsls	r0, r2, #31
 80032d6:	d404      	bmi.n	80032e2 <_fflush_r+0x32>
 80032d8:	0599      	lsls	r1, r3, #22
 80032da:	d402      	bmi.n	80032e2 <_fflush_r+0x32>
 80032dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032de:	f7ff fbf2 	bl	8002ac6 <__retarget_lock_acquire_recursive>
 80032e2:	4628      	mov	r0, r5
 80032e4:	4621      	mov	r1, r4
 80032e6:	f7ff ff5f 	bl	80031a8 <__sflush_r>
 80032ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80032ec:	07da      	lsls	r2, r3, #31
 80032ee:	4605      	mov	r5, r0
 80032f0:	d4e4      	bmi.n	80032bc <_fflush_r+0xc>
 80032f2:	89a3      	ldrh	r3, [r4, #12]
 80032f4:	059b      	lsls	r3, r3, #22
 80032f6:	d4e1      	bmi.n	80032bc <_fflush_r+0xc>
 80032f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032fa:	f7ff fbe5 	bl	8002ac8 <__retarget_lock_release_recursive>
 80032fe:	e7dd      	b.n	80032bc <_fflush_r+0xc>

08003300 <__malloc_lock>:
 8003300:	4801      	ldr	r0, [pc, #4]	@ (8003308 <__malloc_lock+0x8>)
 8003302:	f7ff bbe0 	b.w	8002ac6 <__retarget_lock_acquire_recursive>
 8003306:	bf00      	nop
 8003308:	20000210 	.word	0x20000210

0800330c <__malloc_unlock>:
 800330c:	4801      	ldr	r0, [pc, #4]	@ (8003314 <__malloc_unlock+0x8>)
 800330e:	f7ff bbdb 	b.w	8002ac8 <__retarget_lock_release_recursive>
 8003312:	bf00      	nop
 8003314:	20000210 	.word	0x20000210

08003318 <__sread>:
 8003318:	b510      	push	{r4, lr}
 800331a:	460c      	mov	r4, r1
 800331c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003320:	f000 f956 	bl	80035d0 <_read_r>
 8003324:	2800      	cmp	r0, #0
 8003326:	bfab      	itete	ge
 8003328:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800332a:	89a3      	ldrhlt	r3, [r4, #12]
 800332c:	181b      	addge	r3, r3, r0
 800332e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003332:	bfac      	ite	ge
 8003334:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003336:	81a3      	strhlt	r3, [r4, #12]
 8003338:	bd10      	pop	{r4, pc}

0800333a <__swrite>:
 800333a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800333e:	461f      	mov	r7, r3
 8003340:	898b      	ldrh	r3, [r1, #12]
 8003342:	05db      	lsls	r3, r3, #23
 8003344:	4605      	mov	r5, r0
 8003346:	460c      	mov	r4, r1
 8003348:	4616      	mov	r6, r2
 800334a:	d505      	bpl.n	8003358 <__swrite+0x1e>
 800334c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003350:	2302      	movs	r3, #2
 8003352:	2200      	movs	r2, #0
 8003354:	f000 f92a 	bl	80035ac <_lseek_r>
 8003358:	89a3      	ldrh	r3, [r4, #12]
 800335a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800335e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003362:	81a3      	strh	r3, [r4, #12]
 8003364:	4632      	mov	r2, r6
 8003366:	463b      	mov	r3, r7
 8003368:	4628      	mov	r0, r5
 800336a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800336e:	f000 b951 	b.w	8003614 <_write_r>

08003372 <__sseek>:
 8003372:	b510      	push	{r4, lr}
 8003374:	460c      	mov	r4, r1
 8003376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800337a:	f000 f917 	bl	80035ac <_lseek_r>
 800337e:	1c43      	adds	r3, r0, #1
 8003380:	89a3      	ldrh	r3, [r4, #12]
 8003382:	bf15      	itete	ne
 8003384:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003386:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800338a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800338e:	81a3      	strheq	r3, [r4, #12]
 8003390:	bf18      	it	ne
 8003392:	81a3      	strhne	r3, [r4, #12]
 8003394:	bd10      	pop	{r4, pc}

08003396 <__sclose>:
 8003396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800339a:	f000 b94d 	b.w	8003638 <_close_r>

0800339e <__swbuf_r>:
 800339e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033a0:	460e      	mov	r6, r1
 80033a2:	4614      	mov	r4, r2
 80033a4:	4605      	mov	r5, r0
 80033a6:	b118      	cbz	r0, 80033b0 <__swbuf_r+0x12>
 80033a8:	6a03      	ldr	r3, [r0, #32]
 80033aa:	b90b      	cbnz	r3, 80033b0 <__swbuf_r+0x12>
 80033ac:	f7ff fab2 	bl	8002914 <__sinit>
 80033b0:	69a3      	ldr	r3, [r4, #24]
 80033b2:	60a3      	str	r3, [r4, #8]
 80033b4:	89a3      	ldrh	r3, [r4, #12]
 80033b6:	071a      	lsls	r2, r3, #28
 80033b8:	d501      	bpl.n	80033be <__swbuf_r+0x20>
 80033ba:	6923      	ldr	r3, [r4, #16]
 80033bc:	b943      	cbnz	r3, 80033d0 <__swbuf_r+0x32>
 80033be:	4621      	mov	r1, r4
 80033c0:	4628      	mov	r0, r5
 80033c2:	f000 f82b 	bl	800341c <__swsetup_r>
 80033c6:	b118      	cbz	r0, 80033d0 <__swbuf_r+0x32>
 80033c8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80033cc:	4638      	mov	r0, r7
 80033ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033d0:	6823      	ldr	r3, [r4, #0]
 80033d2:	6922      	ldr	r2, [r4, #16]
 80033d4:	1a98      	subs	r0, r3, r2
 80033d6:	6963      	ldr	r3, [r4, #20]
 80033d8:	b2f6      	uxtb	r6, r6
 80033da:	4283      	cmp	r3, r0
 80033dc:	4637      	mov	r7, r6
 80033de:	dc05      	bgt.n	80033ec <__swbuf_r+0x4e>
 80033e0:	4621      	mov	r1, r4
 80033e2:	4628      	mov	r0, r5
 80033e4:	f7ff ff64 	bl	80032b0 <_fflush_r>
 80033e8:	2800      	cmp	r0, #0
 80033ea:	d1ed      	bne.n	80033c8 <__swbuf_r+0x2a>
 80033ec:	68a3      	ldr	r3, [r4, #8]
 80033ee:	3b01      	subs	r3, #1
 80033f0:	60a3      	str	r3, [r4, #8]
 80033f2:	6823      	ldr	r3, [r4, #0]
 80033f4:	1c5a      	adds	r2, r3, #1
 80033f6:	6022      	str	r2, [r4, #0]
 80033f8:	701e      	strb	r6, [r3, #0]
 80033fa:	6962      	ldr	r2, [r4, #20]
 80033fc:	1c43      	adds	r3, r0, #1
 80033fe:	429a      	cmp	r2, r3
 8003400:	d004      	beq.n	800340c <__swbuf_r+0x6e>
 8003402:	89a3      	ldrh	r3, [r4, #12]
 8003404:	07db      	lsls	r3, r3, #31
 8003406:	d5e1      	bpl.n	80033cc <__swbuf_r+0x2e>
 8003408:	2e0a      	cmp	r6, #10
 800340a:	d1df      	bne.n	80033cc <__swbuf_r+0x2e>
 800340c:	4621      	mov	r1, r4
 800340e:	4628      	mov	r0, r5
 8003410:	f7ff ff4e 	bl	80032b0 <_fflush_r>
 8003414:	2800      	cmp	r0, #0
 8003416:	d0d9      	beq.n	80033cc <__swbuf_r+0x2e>
 8003418:	e7d6      	b.n	80033c8 <__swbuf_r+0x2a>
	...

0800341c <__swsetup_r>:
 800341c:	b538      	push	{r3, r4, r5, lr}
 800341e:	4b29      	ldr	r3, [pc, #164]	@ (80034c4 <__swsetup_r+0xa8>)
 8003420:	4605      	mov	r5, r0
 8003422:	6818      	ldr	r0, [r3, #0]
 8003424:	460c      	mov	r4, r1
 8003426:	b118      	cbz	r0, 8003430 <__swsetup_r+0x14>
 8003428:	6a03      	ldr	r3, [r0, #32]
 800342a:	b90b      	cbnz	r3, 8003430 <__swsetup_r+0x14>
 800342c:	f7ff fa72 	bl	8002914 <__sinit>
 8003430:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003434:	0719      	lsls	r1, r3, #28
 8003436:	d422      	bmi.n	800347e <__swsetup_r+0x62>
 8003438:	06da      	lsls	r2, r3, #27
 800343a:	d407      	bmi.n	800344c <__swsetup_r+0x30>
 800343c:	2209      	movs	r2, #9
 800343e:	602a      	str	r2, [r5, #0]
 8003440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003444:	81a3      	strh	r3, [r4, #12]
 8003446:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800344a:	e033      	b.n	80034b4 <__swsetup_r+0x98>
 800344c:	0758      	lsls	r0, r3, #29
 800344e:	d512      	bpl.n	8003476 <__swsetup_r+0x5a>
 8003450:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003452:	b141      	cbz	r1, 8003466 <__swsetup_r+0x4a>
 8003454:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003458:	4299      	cmp	r1, r3
 800345a:	d002      	beq.n	8003462 <__swsetup_r+0x46>
 800345c:	4628      	mov	r0, r5
 800345e:	f000 f90d 	bl	800367c <_free_r>
 8003462:	2300      	movs	r3, #0
 8003464:	6363      	str	r3, [r4, #52]	@ 0x34
 8003466:	89a3      	ldrh	r3, [r4, #12]
 8003468:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800346c:	81a3      	strh	r3, [r4, #12]
 800346e:	2300      	movs	r3, #0
 8003470:	6063      	str	r3, [r4, #4]
 8003472:	6923      	ldr	r3, [r4, #16]
 8003474:	6023      	str	r3, [r4, #0]
 8003476:	89a3      	ldrh	r3, [r4, #12]
 8003478:	f043 0308 	orr.w	r3, r3, #8
 800347c:	81a3      	strh	r3, [r4, #12]
 800347e:	6923      	ldr	r3, [r4, #16]
 8003480:	b94b      	cbnz	r3, 8003496 <__swsetup_r+0x7a>
 8003482:	89a3      	ldrh	r3, [r4, #12]
 8003484:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003488:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800348c:	d003      	beq.n	8003496 <__swsetup_r+0x7a>
 800348e:	4621      	mov	r1, r4
 8003490:	4628      	mov	r0, r5
 8003492:	f000 f83f 	bl	8003514 <__smakebuf_r>
 8003496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800349a:	f013 0201 	ands.w	r2, r3, #1
 800349e:	d00a      	beq.n	80034b6 <__swsetup_r+0x9a>
 80034a0:	2200      	movs	r2, #0
 80034a2:	60a2      	str	r2, [r4, #8]
 80034a4:	6962      	ldr	r2, [r4, #20]
 80034a6:	4252      	negs	r2, r2
 80034a8:	61a2      	str	r2, [r4, #24]
 80034aa:	6922      	ldr	r2, [r4, #16]
 80034ac:	b942      	cbnz	r2, 80034c0 <__swsetup_r+0xa4>
 80034ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80034b2:	d1c5      	bne.n	8003440 <__swsetup_r+0x24>
 80034b4:	bd38      	pop	{r3, r4, r5, pc}
 80034b6:	0799      	lsls	r1, r3, #30
 80034b8:	bf58      	it	pl
 80034ba:	6962      	ldrpl	r2, [r4, #20]
 80034bc:	60a2      	str	r2, [r4, #8]
 80034be:	e7f4      	b.n	80034aa <__swsetup_r+0x8e>
 80034c0:	2000      	movs	r0, #0
 80034c2:	e7f7      	b.n	80034b4 <__swsetup_r+0x98>
 80034c4:	20000018 	.word	0x20000018

080034c8 <__swhatbuf_r>:
 80034c8:	b570      	push	{r4, r5, r6, lr}
 80034ca:	460c      	mov	r4, r1
 80034cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034d0:	2900      	cmp	r1, #0
 80034d2:	b096      	sub	sp, #88	@ 0x58
 80034d4:	4615      	mov	r5, r2
 80034d6:	461e      	mov	r6, r3
 80034d8:	da0d      	bge.n	80034f6 <__swhatbuf_r+0x2e>
 80034da:	89a3      	ldrh	r3, [r4, #12]
 80034dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80034e0:	f04f 0100 	mov.w	r1, #0
 80034e4:	bf14      	ite	ne
 80034e6:	2340      	movne	r3, #64	@ 0x40
 80034e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80034ec:	2000      	movs	r0, #0
 80034ee:	6031      	str	r1, [r6, #0]
 80034f0:	602b      	str	r3, [r5, #0]
 80034f2:	b016      	add	sp, #88	@ 0x58
 80034f4:	bd70      	pop	{r4, r5, r6, pc}
 80034f6:	466a      	mov	r2, sp
 80034f8:	f000 f8ae 	bl	8003658 <_fstat_r>
 80034fc:	2800      	cmp	r0, #0
 80034fe:	dbec      	blt.n	80034da <__swhatbuf_r+0x12>
 8003500:	9901      	ldr	r1, [sp, #4]
 8003502:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003506:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800350a:	4259      	negs	r1, r3
 800350c:	4159      	adcs	r1, r3
 800350e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003512:	e7eb      	b.n	80034ec <__swhatbuf_r+0x24>

08003514 <__smakebuf_r>:
 8003514:	898b      	ldrh	r3, [r1, #12]
 8003516:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003518:	079d      	lsls	r5, r3, #30
 800351a:	4606      	mov	r6, r0
 800351c:	460c      	mov	r4, r1
 800351e:	d507      	bpl.n	8003530 <__smakebuf_r+0x1c>
 8003520:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003524:	6023      	str	r3, [r4, #0]
 8003526:	6123      	str	r3, [r4, #16]
 8003528:	2301      	movs	r3, #1
 800352a:	6163      	str	r3, [r4, #20]
 800352c:	b003      	add	sp, #12
 800352e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003530:	ab01      	add	r3, sp, #4
 8003532:	466a      	mov	r2, sp
 8003534:	f7ff ffc8 	bl	80034c8 <__swhatbuf_r>
 8003538:	9f00      	ldr	r7, [sp, #0]
 800353a:	4605      	mov	r5, r0
 800353c:	4639      	mov	r1, r7
 800353e:	4630      	mov	r0, r6
 8003540:	f7ff fc26 	bl	8002d90 <_malloc_r>
 8003544:	b948      	cbnz	r0, 800355a <__smakebuf_r+0x46>
 8003546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800354a:	059a      	lsls	r2, r3, #22
 800354c:	d4ee      	bmi.n	800352c <__smakebuf_r+0x18>
 800354e:	f023 0303 	bic.w	r3, r3, #3
 8003552:	f043 0302 	orr.w	r3, r3, #2
 8003556:	81a3      	strh	r3, [r4, #12]
 8003558:	e7e2      	b.n	8003520 <__smakebuf_r+0xc>
 800355a:	89a3      	ldrh	r3, [r4, #12]
 800355c:	6020      	str	r0, [r4, #0]
 800355e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003562:	81a3      	strh	r3, [r4, #12]
 8003564:	9b01      	ldr	r3, [sp, #4]
 8003566:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800356a:	b15b      	cbz	r3, 8003584 <__smakebuf_r+0x70>
 800356c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003570:	4630      	mov	r0, r6
 8003572:	f000 f80b 	bl	800358c <_isatty_r>
 8003576:	b128      	cbz	r0, 8003584 <__smakebuf_r+0x70>
 8003578:	89a3      	ldrh	r3, [r4, #12]
 800357a:	f023 0303 	bic.w	r3, r3, #3
 800357e:	f043 0301 	orr.w	r3, r3, #1
 8003582:	81a3      	strh	r3, [r4, #12]
 8003584:	89a3      	ldrh	r3, [r4, #12]
 8003586:	431d      	orrs	r5, r3
 8003588:	81a5      	strh	r5, [r4, #12]
 800358a:	e7cf      	b.n	800352c <__smakebuf_r+0x18>

0800358c <_isatty_r>:
 800358c:	b538      	push	{r3, r4, r5, lr}
 800358e:	4d06      	ldr	r5, [pc, #24]	@ (80035a8 <_isatty_r+0x1c>)
 8003590:	2300      	movs	r3, #0
 8003592:	4604      	mov	r4, r0
 8003594:	4608      	mov	r0, r1
 8003596:	602b      	str	r3, [r5, #0]
 8003598:	f7fd fac2 	bl	8000b20 <_isatty>
 800359c:	1c43      	adds	r3, r0, #1
 800359e:	d102      	bne.n	80035a6 <_isatty_r+0x1a>
 80035a0:	682b      	ldr	r3, [r5, #0]
 80035a2:	b103      	cbz	r3, 80035a6 <_isatty_r+0x1a>
 80035a4:	6023      	str	r3, [r4, #0]
 80035a6:	bd38      	pop	{r3, r4, r5, pc}
 80035a8:	2000021c 	.word	0x2000021c

080035ac <_lseek_r>:
 80035ac:	b538      	push	{r3, r4, r5, lr}
 80035ae:	4d07      	ldr	r5, [pc, #28]	@ (80035cc <_lseek_r+0x20>)
 80035b0:	4604      	mov	r4, r0
 80035b2:	4608      	mov	r0, r1
 80035b4:	4611      	mov	r1, r2
 80035b6:	2200      	movs	r2, #0
 80035b8:	602a      	str	r2, [r5, #0]
 80035ba:	461a      	mov	r2, r3
 80035bc:	f7fd fabb 	bl	8000b36 <_lseek>
 80035c0:	1c43      	adds	r3, r0, #1
 80035c2:	d102      	bne.n	80035ca <_lseek_r+0x1e>
 80035c4:	682b      	ldr	r3, [r5, #0]
 80035c6:	b103      	cbz	r3, 80035ca <_lseek_r+0x1e>
 80035c8:	6023      	str	r3, [r4, #0]
 80035ca:	bd38      	pop	{r3, r4, r5, pc}
 80035cc:	2000021c 	.word	0x2000021c

080035d0 <_read_r>:
 80035d0:	b538      	push	{r3, r4, r5, lr}
 80035d2:	4d07      	ldr	r5, [pc, #28]	@ (80035f0 <_read_r+0x20>)
 80035d4:	4604      	mov	r4, r0
 80035d6:	4608      	mov	r0, r1
 80035d8:	4611      	mov	r1, r2
 80035da:	2200      	movs	r2, #0
 80035dc:	602a      	str	r2, [r5, #0]
 80035de:	461a      	mov	r2, r3
 80035e0:	f7fd fa65 	bl	8000aae <_read>
 80035e4:	1c43      	adds	r3, r0, #1
 80035e6:	d102      	bne.n	80035ee <_read_r+0x1e>
 80035e8:	682b      	ldr	r3, [r5, #0]
 80035ea:	b103      	cbz	r3, 80035ee <_read_r+0x1e>
 80035ec:	6023      	str	r3, [r4, #0]
 80035ee:	bd38      	pop	{r3, r4, r5, pc}
 80035f0:	2000021c 	.word	0x2000021c

080035f4 <_sbrk_r>:
 80035f4:	b538      	push	{r3, r4, r5, lr}
 80035f6:	4d06      	ldr	r5, [pc, #24]	@ (8003610 <_sbrk_r+0x1c>)
 80035f8:	2300      	movs	r3, #0
 80035fa:	4604      	mov	r4, r0
 80035fc:	4608      	mov	r0, r1
 80035fe:	602b      	str	r3, [r5, #0]
 8003600:	f7fd faa6 	bl	8000b50 <_sbrk>
 8003604:	1c43      	adds	r3, r0, #1
 8003606:	d102      	bne.n	800360e <_sbrk_r+0x1a>
 8003608:	682b      	ldr	r3, [r5, #0]
 800360a:	b103      	cbz	r3, 800360e <_sbrk_r+0x1a>
 800360c:	6023      	str	r3, [r4, #0]
 800360e:	bd38      	pop	{r3, r4, r5, pc}
 8003610:	2000021c 	.word	0x2000021c

08003614 <_write_r>:
 8003614:	b538      	push	{r3, r4, r5, lr}
 8003616:	4d07      	ldr	r5, [pc, #28]	@ (8003634 <_write_r+0x20>)
 8003618:	4604      	mov	r4, r0
 800361a:	4608      	mov	r0, r1
 800361c:	4611      	mov	r1, r2
 800361e:	2200      	movs	r2, #0
 8003620:	602a      	str	r2, [r5, #0]
 8003622:	461a      	mov	r2, r3
 8003624:	f7fc ffe1 	bl	80005ea <_write>
 8003628:	1c43      	adds	r3, r0, #1
 800362a:	d102      	bne.n	8003632 <_write_r+0x1e>
 800362c:	682b      	ldr	r3, [r5, #0]
 800362e:	b103      	cbz	r3, 8003632 <_write_r+0x1e>
 8003630:	6023      	str	r3, [r4, #0]
 8003632:	bd38      	pop	{r3, r4, r5, pc}
 8003634:	2000021c 	.word	0x2000021c

08003638 <_close_r>:
 8003638:	b538      	push	{r3, r4, r5, lr}
 800363a:	4d06      	ldr	r5, [pc, #24]	@ (8003654 <_close_r+0x1c>)
 800363c:	2300      	movs	r3, #0
 800363e:	4604      	mov	r4, r0
 8003640:	4608      	mov	r0, r1
 8003642:	602b      	str	r3, [r5, #0]
 8003644:	f7fd fa50 	bl	8000ae8 <_close>
 8003648:	1c43      	adds	r3, r0, #1
 800364a:	d102      	bne.n	8003652 <_close_r+0x1a>
 800364c:	682b      	ldr	r3, [r5, #0]
 800364e:	b103      	cbz	r3, 8003652 <_close_r+0x1a>
 8003650:	6023      	str	r3, [r4, #0]
 8003652:	bd38      	pop	{r3, r4, r5, pc}
 8003654:	2000021c 	.word	0x2000021c

08003658 <_fstat_r>:
 8003658:	b538      	push	{r3, r4, r5, lr}
 800365a:	4d07      	ldr	r5, [pc, #28]	@ (8003678 <_fstat_r+0x20>)
 800365c:	2300      	movs	r3, #0
 800365e:	4604      	mov	r4, r0
 8003660:	4608      	mov	r0, r1
 8003662:	4611      	mov	r1, r2
 8003664:	602b      	str	r3, [r5, #0]
 8003666:	f7fd fa4b 	bl	8000b00 <_fstat>
 800366a:	1c43      	adds	r3, r0, #1
 800366c:	d102      	bne.n	8003674 <_fstat_r+0x1c>
 800366e:	682b      	ldr	r3, [r5, #0]
 8003670:	b103      	cbz	r3, 8003674 <_fstat_r+0x1c>
 8003672:	6023      	str	r3, [r4, #0]
 8003674:	bd38      	pop	{r3, r4, r5, pc}
 8003676:	bf00      	nop
 8003678:	2000021c 	.word	0x2000021c

0800367c <_free_r>:
 800367c:	b538      	push	{r3, r4, r5, lr}
 800367e:	4605      	mov	r5, r0
 8003680:	2900      	cmp	r1, #0
 8003682:	d041      	beq.n	8003708 <_free_r+0x8c>
 8003684:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003688:	1f0c      	subs	r4, r1, #4
 800368a:	2b00      	cmp	r3, #0
 800368c:	bfb8      	it	lt
 800368e:	18e4      	addlt	r4, r4, r3
 8003690:	f7ff fe36 	bl	8003300 <__malloc_lock>
 8003694:	4a1d      	ldr	r2, [pc, #116]	@ (800370c <_free_r+0x90>)
 8003696:	6813      	ldr	r3, [r2, #0]
 8003698:	b933      	cbnz	r3, 80036a8 <_free_r+0x2c>
 800369a:	6063      	str	r3, [r4, #4]
 800369c:	6014      	str	r4, [r2, #0]
 800369e:	4628      	mov	r0, r5
 80036a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80036a4:	f7ff be32 	b.w	800330c <__malloc_unlock>
 80036a8:	42a3      	cmp	r3, r4
 80036aa:	d908      	bls.n	80036be <_free_r+0x42>
 80036ac:	6820      	ldr	r0, [r4, #0]
 80036ae:	1821      	adds	r1, r4, r0
 80036b0:	428b      	cmp	r3, r1
 80036b2:	bf01      	itttt	eq
 80036b4:	6819      	ldreq	r1, [r3, #0]
 80036b6:	685b      	ldreq	r3, [r3, #4]
 80036b8:	1809      	addeq	r1, r1, r0
 80036ba:	6021      	streq	r1, [r4, #0]
 80036bc:	e7ed      	b.n	800369a <_free_r+0x1e>
 80036be:	461a      	mov	r2, r3
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	b10b      	cbz	r3, 80036c8 <_free_r+0x4c>
 80036c4:	42a3      	cmp	r3, r4
 80036c6:	d9fa      	bls.n	80036be <_free_r+0x42>
 80036c8:	6811      	ldr	r1, [r2, #0]
 80036ca:	1850      	adds	r0, r2, r1
 80036cc:	42a0      	cmp	r0, r4
 80036ce:	d10b      	bne.n	80036e8 <_free_r+0x6c>
 80036d0:	6820      	ldr	r0, [r4, #0]
 80036d2:	4401      	add	r1, r0
 80036d4:	1850      	adds	r0, r2, r1
 80036d6:	4283      	cmp	r3, r0
 80036d8:	6011      	str	r1, [r2, #0]
 80036da:	d1e0      	bne.n	800369e <_free_r+0x22>
 80036dc:	6818      	ldr	r0, [r3, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	6053      	str	r3, [r2, #4]
 80036e2:	4408      	add	r0, r1
 80036e4:	6010      	str	r0, [r2, #0]
 80036e6:	e7da      	b.n	800369e <_free_r+0x22>
 80036e8:	d902      	bls.n	80036f0 <_free_r+0x74>
 80036ea:	230c      	movs	r3, #12
 80036ec:	602b      	str	r3, [r5, #0]
 80036ee:	e7d6      	b.n	800369e <_free_r+0x22>
 80036f0:	6820      	ldr	r0, [r4, #0]
 80036f2:	1821      	adds	r1, r4, r0
 80036f4:	428b      	cmp	r3, r1
 80036f6:	bf04      	itt	eq
 80036f8:	6819      	ldreq	r1, [r3, #0]
 80036fa:	685b      	ldreq	r3, [r3, #4]
 80036fc:	6063      	str	r3, [r4, #4]
 80036fe:	bf04      	itt	eq
 8003700:	1809      	addeq	r1, r1, r0
 8003702:	6021      	streq	r1, [r4, #0]
 8003704:	6054      	str	r4, [r2, #4]
 8003706:	e7ca      	b.n	800369e <_free_r+0x22>
 8003708:	bd38      	pop	{r3, r4, r5, pc}
 800370a:	bf00      	nop
 800370c:	20000218 	.word	0x20000218

08003710 <_init>:
 8003710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003712:	bf00      	nop
 8003714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003716:	bc08      	pop	{r3}
 8003718:	469e      	mov	lr, r3
 800371a:	4770      	bx	lr

0800371c <_fini>:
 800371c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800371e:	bf00      	nop
 8003720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003722:	bc08      	pop	{r3}
 8003724:	469e      	mov	lr, r3
 8003726:	4770      	bx	lr
