// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udp_portTable (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        app2portTable_port_rel_V_V_dout,
        app2portTable_port_rel_V_V_empty_n,
        app2portTable_port_rel_V_V_read,
        app2portTable_port_req_V_V_dout,
        app2portTable_port_req_V_V_empty_n,
        app2portTable_port_req_V_V_read,
        rxEng2portTable_check_req_V_V_dout,
        rxEng2portTable_check_req_V_V_empty_n,
        rxEng2portTable_check_req_V_V_read,
        portTable2rxEng_assign_V_din,
        portTable2rxEng_assign_V_full_n,
        portTable2rxEng_assign_V_write,
        portTable2app_port_assign_V_din,
        portTable2app_port_assign_V_full_n,
        portTable2app_port_assign_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st3_fsm2_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_ST_st0_fsm2_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] app2portTable_port_rel_V_V_dout;
input   app2portTable_port_rel_V_V_empty_n;
output   app2portTable_port_rel_V_V_read;
input  [15:0] app2portTable_port_req_V_V_dout;
input   app2portTable_port_req_V_V_empty_n;
output   app2portTable_port_req_V_V_read;
input  [15:0] rxEng2portTable_check_req_V_V_dout;
input   rxEng2portTable_check_req_V_V_empty_n;
output   rxEng2portTable_check_req_V_V_read;
output  [0:0] portTable2rxEng_assign_V_din;
input   portTable2rxEng_assign_V_full_n;
output   portTable2rxEng_assign_V_write;
output   portTable2app_port_assign_V_din;
input   portTable2app_port_assign_V_full_n;
output   portTable2app_port_assign_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg app2portTable_port_rel_V_V_read;
reg app2portTable_port_req_V_V_read;
reg rxEng2portTable_check_req_V_V_read;
reg portTable2rxEng_assign_V_write;
reg portTable2app_port_assign_V_din;
reg portTable2app_port_assign_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_26;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_37;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm2 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm2_0;
reg    ap_sig_bdd_45;
wire   [0:0] tmp_1_nbreadreq_fu_78_p3;
wire   [0:0] brmerge_fu_187_p2;
wire   [0:0] tmp_4_nbreadreq_fu_94_p3;
reg    ap_sig_bdd_93;
reg   [0:0] lock_load_reg_247;
reg   [0:0] tmp_1_reg_251;
reg    ap_sig_bdd_108;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_114;
reg   [0:0] ap_reg_ppstg_lock_load_reg_247_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_251_pp0_it1;
reg   [0:0] brmerge_reg_259;
reg   [0:0] ap_reg_ppstg_brmerge_reg_259_pp0_it1;
reg   [0:0] lock2_load_reg_255;
reg   [0:0] ap_reg_ppstg_lock2_load_reg_255_pp0_it1;
reg   [0:0] portTable_1_load_reg_277;
reg    ap_sig_bdd_145;
reg    ap_sig_cseq_ST_st3_fsm2_1;
reg    ap_sig_bdd_150;
reg   [0:0] lock = 1'b0;
reg   [15:0] portToOpen_V = 16'b0000000000000000;
reg   [15:0] portTable_1_address0;
reg    portTable_1_ce0;
wire   [0:0] portTable_1_q0;
reg   [15:0] portTable_1_address1;
reg    portTable_1_ce1;
reg    portTable_1_we1;
reg   [0:0] portTable_1_d1;
reg   [0:0] lock2 = 1'b0;
wire   [0:0] ap_reg_ppstg_lock2_load_reg_255_pp0_it0;
wire   [0:0] ap_reg_ppstg_brmerge_reg_259_pp0_it0;
wire   [63:0] tmp_6_fu_193_p1;
wire   [63:0] tmp_s_fu_204_p1;
wire   [63:0] tmp_9_fu_227_p1;
wire   [63:0] tmp_fu_242_p1;
wire   [0:0] brmerge_fu_187_p1;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg   [1:0] ap_NS_fsm2;
reg    ap_sig_bdd_240;
reg    ap_sig_bdd_158;
reg    ap_sig_bdd_307;
reg    ap_sig_bdd_310;
reg    ap_sig_bdd_314;
reg    ap_sig_bdd_312;
reg    ap_sig_bdd_67;
reg    ap_sig_bdd_212;


udp_portTable_portTable_1 #(
    .DataWidth( 1 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
portTable_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( portTable_1_address0 ),
    .ce0( portTable_1_ce0 ),
    .q0( portTable_1_q0 ),
    .address1( portTable_1_address1 ),
    .ce1( portTable_1_ce1 ),
    .we1( portTable_1_we1 ),
    .d1( portTable_1_d1 )
);



/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// the current state (ap_CS_fsm2) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm2
    if (ap_rst == 1'b1) begin
        ap_CS_fsm2 <= ap_ST_st0_fsm2_0;
    end else begin
        ap_CS_fsm2 <= ap_NS_fsm2;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_145))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_158) begin
        if (~(lock == ap_const_lv1_0)) begin
            lock <= ap_const_lv1_0;
        end else if (ap_sig_bdd_240) begin
            lock <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_307) begin
        if (~(ap_const_lv1_0 == lock2)) begin
            lock2 <= ap_const_lv1_0;
        end else if ((ap_const_lv1_0 == lock2)) begin
            lock2 <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_108 | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_reg_ppstg_brmerge_reg_259_pp0_it1 <= brmerge_reg_259;
        ap_reg_ppstg_lock2_load_reg_255_pp0_it1 <= lock2_load_reg_255;
        ap_reg_ppstg_lock_load_reg_247_pp0_it1 <= lock_load_reg_247;
        ap_reg_ppstg_tmp_1_reg_251_pp0_it1 <= tmp_1_reg_251;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        brmerge_reg_259 <= brmerge_fu_187_p2;
        lock2_load_reg_255 <= lock2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        lock_load_reg_247 <= lock;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == lock_load_reg_247) & (ap_const_lv1_0 == tmp_1_reg_251) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_108 | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_259_pp0_it0) & (ap_const_lv1_0 == ap_reg_ppstg_lock2_load_reg_255_pp0_it0))) begin
        portTable_1_load_reg_277 <= portTable_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & ~(ap_const_lv1_0 == brmerge_fu_187_p2) & (ap_const_lv1_0 == lock2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        portToOpen_V <= app2portTable_port_req_V_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        tmp_1_reg_251 <= tmp_1_nbreadreq_fu_78_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_145)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0 or ap_sig_cseq_ST_st0_fsm2_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_93 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_37)
begin
    if (ap_sig_bdd_37) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm2_0 assign process. ///
always @ (ap_sig_bdd_45)
begin
    if (ap_sig_bdd_45) begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_26)
begin
    if (ap_sig_bdd_26) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_114)
begin
    if (ap_sig_bdd_114) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm2_1 assign process. ///
always @ (ap_sig_bdd_150)
begin
    if (ap_sig_bdd_150) begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_0;
    end
end

/// app2portTable_port_rel_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_1_nbreadreq_fu_78_p3 or brmerge_fu_187_p2 or tmp_4_nbreadreq_fu_94_p3 or ap_sig_bdd_93 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1 or lock)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & (ap_const_lv1_0 == brmerge_fu_187_p2) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_94_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        app2portTable_port_rel_V_V_read = ap_const_logic_1;
    end else begin
        app2portTable_port_rel_V_V_read = ap_const_logic_0;
    end
end

/// app2portTable_port_req_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_1_nbreadreq_fu_78_p3 or brmerge_fu_187_p2 or ap_sig_bdd_93 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1 or lock or lock2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & ~(ap_const_lv1_0 == brmerge_fu_187_p2) & (ap_const_lv1_0 == lock2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        app2portTable_port_req_V_V_read = ap_const_logic_1;
    end else begin
        app2portTable_port_req_V_V_read = ap_const_logic_0;
    end
end

/// portTable2app_port_assign_V_din assign process. ///
always @ (portTable_1_load_reg_277 or ap_sig_bdd_310)
begin
    if (ap_sig_bdd_310) begin
        if (~(ap_const_lv1_0 == portTable_1_load_reg_277)) begin
            portTable2app_port_assign_V_din = ap_const_lv1_0;
        end else if ((ap_const_lv1_0 == portTable_1_load_reg_277)) begin
            portTable2app_port_assign_V_din = ap_const_lv1_1;
        end else begin
            portTable2app_port_assign_V_din = 'bx;
        end
    end else begin
        portTable2app_port_assign_V_din = 'bx;
    end
end

/// portTable2app_port_assign_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_lock_load_reg_247_pp0_it1 or ap_reg_ppstg_tmp_1_reg_251_pp0_it1 or ap_reg_ppstg_brmerge_reg_259_pp0_it1 or ap_reg_ppstg_lock2_load_reg_255_pp0_it1 or portTable_1_load_reg_277 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_lock_load_reg_247_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_251_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_259_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_lock2_load_reg_255_pp0_it1) & (ap_const_lv1_0 == portTable_1_load_reg_277) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_145)) | ((ap_const_lv1_0 == ap_reg_ppstg_lock_load_reg_247_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_251_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_259_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_lock2_load_reg_255_pp0_it1) & ~(ap_const_lv1_0 == portTable_1_load_reg_277) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_145)))) begin
        portTable2app_port_assign_V_write = ap_const_logic_1;
    end else begin
        portTable2app_port_assign_V_write = ap_const_logic_0;
    end
end

/// portTable2rxEng_assign_V_write assign process. ///
always @ (ap_done_reg or lock_load_reg_247 or tmp_1_reg_251 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_lv1_0 == lock_load_reg_247) & ~(ap_const_lv1_0 == tmp_1_reg_251) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_108 | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        portTable2rxEng_assign_V_write = ap_const_logic_1;
    end else begin
        portTable2rxEng_assign_V_write = ap_const_logic_0;
    end
end

/// portTable_1_address0 assign process. ///
always @ (tmp_1_nbreadreq_fu_78_p3 or tmp_s_fu_204_p1 or tmp_9_fu_227_p1 or ap_sig_bdd_314 or ap_sig_bdd_312)
begin
    if (ap_sig_bdd_312) begin
        if (~(ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3)) begin
            portTable_1_address0 = tmp_9_fu_227_p1;
        end else if (ap_sig_bdd_314) begin
            portTable_1_address0 = tmp_s_fu_204_p1;
        end else begin
            portTable_1_address0 = 'bx;
        end
    end else begin
        portTable_1_address0 = 'bx;
    end
end

/// portTable_1_address1 assign process. ///
always @ (lock or tmp_6_fu_193_p1 or tmp_fu_242_p1 or ap_sig_bdd_67 or ap_sig_bdd_212)
begin
    if (ap_sig_bdd_212) begin
        if (~(lock == ap_const_lv1_0)) begin
            portTable_1_address1 = tmp_fu_242_p1;
        end else if (ap_sig_bdd_67) begin
            portTable_1_address1 = tmp_6_fu_193_p1;
        end else begin
            portTable_1_address1 = 'bx;
        end
    end else begin
        portTable_1_address1 = 'bx;
    end
end

/// portTable_1_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_1_nbreadreq_fu_78_p3 or brmerge_fu_187_p2 or ap_sig_bdd_93 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1 or lock or lock2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & ~(ap_const_lv1_0 == brmerge_fu_187_p2) & (ap_const_lv1_0 == lock2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))))) begin
        portTable_1_ce0 = ap_const_logic_1;
    end else begin
        portTable_1_ce0 = ap_const_logic_0;
    end
end

/// portTable_1_ce1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_1_nbreadreq_fu_78_p3 or brmerge_fu_187_p2 or tmp_4_nbreadreq_fu_94_p3 or ap_sig_bdd_93 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1 or lock)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & (ap_const_lv1_0 == brmerge_fu_187_p2) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_94_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~(lock == ap_const_lv1_0)))) begin
        portTable_1_ce1 = ap_const_logic_1;
    end else begin
        portTable_1_ce1 = ap_const_logic_0;
    end
end

/// portTable_1_d1 assign process. ///
always @ (lock or ap_sig_bdd_67 or ap_sig_bdd_212)
begin
    if (ap_sig_bdd_212) begin
        if (~(lock == ap_const_lv1_0)) begin
            portTable_1_d1 = ap_const_lv1_1;
        end else if (ap_sig_bdd_67) begin
            portTable_1_d1 = ap_const_lv1_0;
        end else begin
            portTable_1_d1 = 'bx;
        end
    end else begin
        portTable_1_d1 = 'bx;
    end
end

/// portTable_1_we1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_1_nbreadreq_fu_78_p3 or brmerge_fu_187_p2 or tmp_4_nbreadreq_fu_94_p3 or ap_sig_bdd_93 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1 or lock)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & (ap_const_lv1_0 == brmerge_fu_187_p2) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_94_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~(lock == ap_const_lv1_0)))) begin
        portTable_1_we1 = ap_const_logic_1;
    end else begin
        portTable_1_we1 = ap_const_logic_0;
    end
end

/// rxEng2portTable_check_req_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_1_nbreadreq_fu_78_p3 or ap_sig_bdd_93 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1 or lock)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        rxEng2portTable_check_req_V_V_read = ap_const_logic_1;
    end else begin
        rxEng2portTable_check_req_V_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm2) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm2 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm2)
        ap_ST_st3_fsm2_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_145) & ~ap_sig_bdd_108)) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_145) & ((ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ~(ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end else begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end
        end
        ap_ST_st0_fsm2_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_108 | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end
        end
        default : 
        begin
            ap_NS_fsm2 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_93 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_108 | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~ap_sig_bdd_93)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_108 | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_93)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_93 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

assign ap_reg_ppstg_brmerge_reg_259_pp0_it0 = brmerge_reg_259;
assign ap_reg_ppstg_lock2_load_reg_255_pp0_it0 = lock2_load_reg_255;

/// ap_sig_bdd_108 assign process. ///
always @ (portTable2rxEng_assign_V_full_n or lock_load_reg_247 or tmp_1_reg_251)
begin
    ap_sig_bdd_108 = ((portTable2rxEng_assign_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == lock_load_reg_247) & ~(ap_const_lv1_0 == tmp_1_reg_251));
end

/// ap_sig_bdd_114 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_114 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end

/// ap_sig_bdd_145 assign process. ///
always @ (portTable2app_port_assign_V_full_n or ap_reg_ppstg_lock_load_reg_247_pp0_it1 or ap_reg_ppstg_tmp_1_reg_251_pp0_it1 or ap_reg_ppstg_brmerge_reg_259_pp0_it1 or ap_reg_ppstg_lock2_load_reg_255_pp0_it1 or portTable_1_load_reg_277)
begin
    ap_sig_bdd_145 = (((portTable2app_port_assign_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_lock_load_reg_247_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_251_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_259_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_lock2_load_reg_255_pp0_it1) & (ap_const_lv1_0 == portTable_1_load_reg_277)) | ((portTable2app_port_assign_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_lock_load_reg_247_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_251_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_259_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_lock2_load_reg_255_pp0_it1) & ~(ap_const_lv1_0 == portTable_1_load_reg_277)));
end

/// ap_sig_bdd_150 assign process. ///
always @ (ap_CS_fsm2)
begin
    ap_sig_bdd_150 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_1]);
end

/// ap_sig_bdd_158 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_93 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    ap_sig_bdd_158 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))));
end

/// ap_sig_bdd_212 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0)
begin
    ap_sig_bdd_212 = ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0));
end

/// ap_sig_bdd_240 assign process. ///
always @ (tmp_1_nbreadreq_fu_78_p3 or brmerge_fu_187_p2 or lock or lock2)
begin
    ap_sig_bdd_240 = ((lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & ~(ap_const_lv1_0 == brmerge_fu_187_p2) & ~(ap_const_lv1_0 == lock2));
end

/// ap_sig_bdd_26 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_26 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_307 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_1_nbreadreq_fu_78_p3 or brmerge_fu_187_p2 or ap_sig_bdd_93 or ap_sig_bdd_108 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1 or lock)
begin
    ap_sig_bdd_307 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & ~(ap_const_lv1_0 == brmerge_fu_187_p2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_93 | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_145 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))));
end

/// ap_sig_bdd_310 assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_lock_load_reg_247_pp0_it1 or ap_reg_ppstg_tmp_1_reg_251_pp0_it1 or ap_reg_ppstg_brmerge_reg_259_pp0_it1 or ap_reg_ppstg_lock2_load_reg_255_pp0_it1 or ap_sig_bdd_145 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    ap_sig_bdd_310 = ((ap_const_lv1_0 == ap_reg_ppstg_lock_load_reg_247_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_251_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_259_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_lock2_load_reg_255_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_145));
end

/// ap_sig_bdd_312 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or lock)
begin
    ap_sig_bdd_312 = ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (lock == ap_const_lv1_0));
end

/// ap_sig_bdd_314 assign process. ///
always @ (tmp_1_nbreadreq_fu_78_p3 or brmerge_fu_187_p2 or lock2)
begin
    ap_sig_bdd_314 = ((ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & ~(ap_const_lv1_0 == brmerge_fu_187_p2) & (ap_const_lv1_0 == lock2));
end

/// ap_sig_bdd_37 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_37 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_45 assign process. ///
always @ (ap_CS_fsm2)
begin
    ap_sig_bdd_45 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_0]);
end

/// ap_sig_bdd_67 assign process. ///
always @ (tmp_1_nbreadreq_fu_78_p3 or brmerge_fu_187_p2 or tmp_4_nbreadreq_fu_94_p3 or lock)
begin
    ap_sig_bdd_67 = ((lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & (ap_const_lv1_0 == brmerge_fu_187_p2) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_94_p3));
end

/// ap_sig_bdd_93 assign process. ///
always @ (ap_start or ap_done_reg or app2portTable_port_rel_V_V_empty_n or tmp_1_nbreadreq_fu_78_p3 or brmerge_fu_187_p2 or tmp_4_nbreadreq_fu_94_p3 or app2portTable_port_req_V_V_empty_n or rxEng2portTable_check_req_V_V_empty_n or lock or lock2)
begin
    ap_sig_bdd_93 = (((app2portTable_port_rel_V_V_empty_n == ap_const_logic_0) & (lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & (ap_const_lv1_0 == brmerge_fu_187_p2) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_94_p3)) | ((lock == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3) & (app2portTable_port_req_V_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == brmerge_fu_187_p2) & (ap_const_lv1_0 == lock2)) | ((lock == ap_const_lv1_0) & (rxEng2portTable_check_req_V_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_1_nbreadreq_fu_78_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign brmerge_fu_187_p1 = app2portTable_port_req_V_V_empty_n;
assign brmerge_fu_187_p2 = (lock2 | brmerge_fu_187_p1);
assign portTable2rxEng_assign_V_din = portTable_1_q0;
assign tmp_1_nbreadreq_fu_78_p3 = rxEng2portTable_check_req_V_V_empty_n;
assign tmp_4_nbreadreq_fu_94_p3 = app2portTable_port_rel_V_V_empty_n;
assign tmp_6_fu_193_p1 = app2portTable_port_rel_V_V_dout;
assign tmp_9_fu_227_p1 = rxEng2portTable_check_req_V_V_dout;
assign tmp_fu_242_p1 = portToOpen_V;
assign tmp_s_fu_204_p1 = app2portTable_port_req_V_V_dout;


endmodule //udp_portTable

