potkonjak
voltage
consumption
scc
unfolding
srivastava
prf
programmable
rabaey
unfolded
sccs
pn
processors
dsp
power
maximally
transformations
soi
minimization
throughput
sub
merging
chandrakasan
temperature
filter
1996
cmos
annealing
nonlinear
1992
compilation
ultra
messerschmitt
sri96
apcm
supply
audio
modem
dd
additions
1994
tiwari
vnew
init
technologies
synthesis
processor
retiming
1v
vstol
sheliga
insulator
ge
multiplications
chemical
dist
capacitance
1995
conquer
dac
platforms
merged
parhi
behavioral
minimizing
life
controller
peephole
portable
parallelism
heuristic
computations
sdf
silicon
delays
isolation
04
58
1991
clock
voltages
iir
pipeline
micheli
cdfg
architectural
iir6
iir12
adcs
kareh
sub part
sub parts
power consumption
of operations
linear computations
3 0
and potkonjak
potkonjak 1996
srivastava and
maximally fast
0 7
low power
and rabaey
times unfolded
programmable processors
5 0
ultra low
processor implementation
supply voltage
1 3
0 3
linear sub
nonlinear operations
rabaey 1992
pn product
of srivastava
minimization of
7 2
of transformations
potkonjak and
fast procedure
power minimization
programmable processor
of processors
chandrakasan et
voltage v
multiple programmable
n prf
prf n
unfolded system
single programmable
audio filter
filter 1
minimizing power
unfolding factor
group j
filter 2
n a
operations for
i times
simulated annealing
et al
initial voltage
space equations
pipeline delays
part merging
life examples
single processor
power reduction
0 1
v dd
the maximally
al 1995
the supply
4 02
the temperature
threshold voltage
voltage for
real life
and messerschmitt
vnew prf
linear computation
ge controller
optimal unfolding
effective switched
merged sub
feedback loops
consumption on
voltage is
the power
on single
the sub
for minimization
the isolation
cost effective
2 65
v init
sccs are
and ultra
a computation
number of operations
3 3 0
srivastava and potkonjak
and potkonjak 1996
3 0 7
0 7 2
1 3 0
3 0 3
5 0 1
0 1 1
1 1 3
of operations for
ultra low power
minimization of the
the number of
0 3 1
and rabaey 1992
i times unfolded
maximally fast procedure
linear sub parts
potkonjak and rabaey
of srivastava and
0 3 0
the power consumption
chandrakasan et al
minimizing power consumption
times unfolded system
sub part is
prf n prf
a sub part
for minimization of
number of processors
of the number
real life examples
the initial voltage
output and state
the sub parts
single processor implementation
sub part merging
the sub part
single programmable processor
each sub part
for sub part
state space equations
the maximally fast
power consumption on
the supply voltage
et al 1995
ordering of transformations
multiple programmable processors
per input sample
technique of srivastava
after the isolation
group j depends
of linear computations
for linear computations
for i times
and ultra low
effective switched capacitance
sub part of
n prf n
every output and
inputs and states
in linear computations
of the approach
et al 1994
the feedback loops
voltage v t
for single processor
threshold voltage v
operations per input
number of delays
et al 1992
of operations is
n a n
closed form formula
of operations by
the minimization of
a n a
in power consumption
power consumption by
of operations in
operations being executed
outperforms or performs
audio filter 2
sub parts which
power reduction factor
the merged sub
sccs are merged
space equations in
