Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType UnitDelay
Name "a"
SID "1"
HasFrameUpgradeWarning on
}
Block {
BlockType Assignment
Name "b"
SID "2"
Ports [2, 1]
DiagnosticForDimensions "Warning"
IndexOptions "Index vector (dialog)"
Indices "1"
OutputSizes "1"
}
Block {
BlockType SubSystem
Name "c"
SID "3"
Ports [2, 2]
RequestExecContextInheritance off
System {
Name "c"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "15"
}
Block {
BlockType Inport
Name "m"
SID "24"
Port "2"
}
Block {
BlockType Inport
Name "b"
SID "25"
Port "3"
}
Block {
BlockType DiscreteFilter
Name "f"
SID "17"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType DiscreteZeroPole
Name "g"
SID "18"
Poles "[0 0.5]"
Gain "1"
}
Block {
BlockType Reference
Name "h"
SID "19"
Ports [1, 1]
SourceBlock "simulink/Math\nOperations/Slider\nGain"
gain 1
low 0
high 2
}
Block {
BlockType Rounding
Name "i"
SID "10"
}
Block {
BlockType Sum
Name "j"
SID "11"
Ports [2, 1]
IconShape "rectangular"
}
Block {
BlockType Outport
Name "l"
SID "6"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "f"
DstPort 2
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "i"
DstPort 2
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "i"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "h"
SID "15"
Ports [3, 2]
RequestExecContextInheritance off
System {
Name "h"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "16"
}
Block {
BlockType Inport
Name "h"
SID "23"
Port "2"
}
Block {
BlockType Inport
Name "i"
SID "24"
Port "3"
}
Block {
BlockType Inport
Name "m"
SID "25"
Port "4"
}
Block {
BlockType Inport
Name "h"
SID "26"
Port "4"
}
Block {
BlockType Delay
Name "c"
SID "20"
Ports [2, 1]
InputPortMap "u0,p1"
DelayLengthSource "Input port"
SampleTime "1"
}
Block {
BlockType Sum
Name "d"
SID "21"
Ports [2, 1]
ShowName off
Inputs "|++"
}
Block {
BlockType Delay
Name "e"
SID "23"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Outport
Name "b"
SID "16"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "j"
SID "25"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "g"
DstPort 1
}
}
}
Block {
BlockType Delay
Name "f"
SID "29"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "i"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "e"
DstPort 2
}
Line {
SrcBlock "h"
SrcPort 2
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "b"
DstPort 2
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "a"
DstPort 1
}
}
}