---
title:  "Directory Layout"
#
my:
  changedate: 2022-07-08
#
  style: |
    .dl {
      border: 0px;
      margin-left: 2em;
    }
    .dl tr,td {
      margin: 0px;
      padding: 0px;
      border: 0px;
    }
    .dl td {
      font-family: monospace;
      white-space: pre;
      padding-left:  1ex;
      padding-right: 1ex;
    }
    .dl tbody>tr:nth-child(odd) {
      background: #ededed;
    }
    .dl tbody>tr:nth-child(even) {
      background: #fdfdfd;
    }

#
  table:
  - ["doc",                          "Documentation"]
  - ["rtl",                          "VHDL sources"]
  - ["rtl/bplib",                    "- board and component support libs"]
  - ["rtl/bplib/arty",               "  - for Digilent Arty A7 board"]
  - ["rtl/bplib/artys7",             "  - for Digilent Arty S7 board"]
  - ["rtl/bplib/atlys",              "  - for Digilent Atlys board"]
  - ["rtl/bplib/basys3",             "  - for Digilent Basys3 board"]
  - ["rtl/bplib/cmoda7",             "  - for Digilent Cmod A7 board"]
  - ["rtl/bplib/fx2lib",             "  - for Cypress FX2 USB interface controller"]
  - ["rtl/bplib/issi",               "  - for ISSI parts"]
  - ["rtl/bplib/micron",             "  - for Micron parts"]
  - ["rtl/bplib/mig",                "  - for Vivado MIG cores"]
  - ["rtl/bplib/basys3",             "  - for Digilent Basys3 board"]
  - ["rtl/bplib/nexys2",             "  - for Digilent Nexys2 board"]
  - ["rtl/bplib/nexys3",             "  - for Digilent Nexys3 board"]
  - ["rtl/bplib/nexys4",             "  - for Digilent Nexys4 board"]
  - ["rtl/bplib/nexys4d",            "  - for Digilent Nexys A7 board"]
  - ["rtl/bplib/nxcramlib",          "  - for Numonix CRAM (on Nexys2,3,4)"]
  - ["rtl/bplib/s3board",            "  - for Digilent S3board"]
  - ["rtl/bplib/sysmon",             "  - for Series-7 XADC"]
  - ["rtl/ibus",                     "- ibus devices (UNIBUS peripherals)"]
  - ["rtl/sys_gen",                  "- top level designs"]
  - ["rtl/sys_gen/tst_mig",          "  - designs for a MIG core tester"]
  - ["rtl/sys_gen/tst_rlink",        "  - designs for a rlink tester"]
  - ["rtl/sys_gen/tst_rlink_cuff",   "  - designs for a rlink over FX2 tester"]
  - ["rtl/sys_gen/tst_serloop",      "  - designs for a serial link tester"]
  - ["rtl/sys_gen/tst_snhumanio",    "  - designs for a human IO tester"]
  - ["rtl/sys_gen/tst_sram",         "  - designs for a sram tester"]
  - ["rtl/sys_gen/w11a",             "  - designs for w11a SoC"]
  - ["rtl/sys_gen/w11a/arty",        "    - w11a SoC for Digilent Arty A7"]
  - ["rtl/sys_gen/w11a/arty_bram",   "    - w11a SoC for Digilent Arty A7 (BRAM only)"]
  - ["rtl/sys_gen/w11a/artys7",      "    - w11a SoC for Digilent Arty
  S7 <i>!only simulated!</i>"]
  - ["rtl/sys_gen/w11a/artys7_bram", "    - w11a SoC for Digilent Arty S7 (BRAM only) <i>!only simulated!</i>"]
  - ["rtl/sys_gen/w11a/basys3",      "    - w11a SoC for Digilent Basys3"]
  - ["rtl/sys_gen/w11a/cmoda7",      "    - w11a SoC for Digilent Cmod A7"]
  - ["rtl/sys_gen/w11a/nexys2",      "    - w11a SoC for Digilent Nexys2"]
  - ["rtl/sys_gen/w11a/nexys3",      "    - w11a SoC for Digilent Nexys3"]
  - ["rtl/sys_gen/w11a/nexys4",      "    - w11a SoC for Digilent Nexys4"]
  - ["rtl/sys_gen/w11a/nexys4d",     "    - w11a SoC for Digilent Nexys A7"]
  - ["rtl/sys_gen/w11a/nexys4d_bram","    - w11a SoC for Digilent Nexys A7 (BRAM only)"]
  - ["rtl/sys_gen/w11a/s3board",     "    - w11a SoC for Digilent S3board"]
  - ["rtl/vlib",                     "- VHDL component libs"]
  - ["rtl/vlib/comlib",              "  - communication"]
  - ["rtl/vlib/genlib",              "  - general"]
  - ["rtl/vlib/memlib",              "  - memory"]
  - ["rtl/vlib/rbus",                "  - remote-register-interface - rbus "]
  - ["rtl/vlib/rlink",               "  - remote-register-interface - rlink"]
  - ["rtl/vlib/serport",             "  - serial port (UART)"]
  - ["rtl/vlib/simlib",              "  - simulation helper lib"]
  - ["rtl/vlib/xlib",                "  - Xilinx specific components"]
  - ["rtl/w11a",                     "- w11a core"]
  - ["tools",                        "helper programs"]
  - ["tools/asm-11",                 "- pdp-11 assembler code"]
  - ["tools/bin",                    "- scripts and binaries"]
  - ["tools/dox",                    "- Doxygen documentation configuration"]
  - ["tools/exptest",                "- configuration files for ostest etc"]
  - ["tools/make",                   "- make includes"]
  - ["tools/fx2",                    "- Firmware for Cypress FX2 USB Interface"]
  - ["tools/fx2/bin",                "  - pre-build firmware images in .ihx format"]
  - ["tools/fx2/src",                "  - C and asm sources"]
  - ["tools/fx2/sys",                "  - udev rules for USB on fpga eval boards"]
  - ["tools/oskit",                  "  - setup files for Operation System kits"]
  - ["tools/src",                    "- C++ sources"]
  - ["tools/src/librlink",           "  - basic rlink interface"]
  - ["tools/src/librlinktpp",        "  - C++ to tcl binding for rlink interface"]
  - ["tools/src/librtcltools",       "  - support classes to implement Tcl bindings"]
  - ["tools/src/librtools",          "  - general support classes and methods"]
  - ["tools/src/librutiltpp",        "  - Tcl support commands implemented in C++"]
  - ["tools/src/librw11",            "  - w11 over rlink interface"]
  - ["tools/src/librwxxtpp",         "  - C++ to tcl binding for w11 over rlink iface"]
  - ["tools/tbench",                 "- w11 test bench, tcl based"]
  - ["tools/tcode",                  "- w11 test bench, mac based"]
  - ["tools/tcl",                    "- Tcl scripts"]
---

<h2 id="h_dir_layout">Directory Structure of the Repository</h2>

<p>
Some conventions used throughout the project:
</p>
<ul>
  <li>test benches are in sub-directories <code>'/tb'</code> under the 
    respective source directory</li>
  <li>synthesizable VHDL code uses the architecture name <code>syn</code> while
        code only used in simulation uses the architecture name 
        <code>sim</code></li>
  <li>the svn 'Id:' headers in the sources reflect the revision in the svn
        repository of the author.</li>
</ul>

<p>
The following list gives only the key directories, inspect the project to see all:
</p>
<table class="dl">
  <tbody>
    {% for r in page.my.table %}
      <tr>
        <td><a href="{{site.my.w11.tree}}/{{r[0]}}">{{r[0]}}</a></td>
        <td>{{r[1]}}</td>
      </tr>
    {% endfor %}
  </tbody>
</table>
