INFO: [VRFC 10-163] Analyzing VHDL file "/home/acg/Desktop/Xilinx Projects/firstProject/firstProject.srcs/sim_1/new/tb_logic_ex2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'logic_ex_tb'
