;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL 12, <60
	SLT -37, 0
	JMZ @5, #100
	JMZ @5, #100
	SPL 11, <69
	ADD @-127, 100
	CMP -207, <-120
	CMP 10, 810
	ADD @72, @961
	JMP 127, 609
	CMP 10, 810
	JMZ -1, @-20
	MOV -1, <-20
	JMN 7, @-96
	MOV -1, <-20
	JMZ @5, #100
	JMP @12, #0
	ADD -37, 9
	SUB @121, 106
	SPL 12, <60
	DJN -1, 2
	SLT @-1, @2
	DAT #0, <-702
	MOV 7, 102
	SLT 41, 163
	SPL @300, 90
	SPL 12, <-60
	JMZ -1, @-20
	CMP @121, 106
	ADD -130, 9
	SPL 7, @-796
	DAT #7, #-96
	SUB 41, 163
	SUB 41, 163
	SPL 12, <60
	JMZ -1, @-20
	JMZ -1, @-20
	JMZ 127, 609
	JMZ -1, @-20
	JMZ -127, 609
	CMP @121, 106
	CMP @12, @-60
	CMP @12, @-60
	CMP -207, <-120
	ADD 210, 30
	ADD 210, 30
