---
COUNT: 1
DESCRIPTION: Erasure Coding CSR spec
INTR:
  FATAL:
    - DESCRIPTION: Multiple bit ECC error is detected on bank3.
      NAME: mem_merr_3
      WIDTH: 1
    - DESCRIPTION: Multiple bit ECC error is detected on bank2.
      NAME: mem_merr_2
      WIDTH: 1
    - DESCRIPTION: Multiple bit ECC error is detected on bank1.
      NAME: mem_merr_1
      WIDTH: 1
    - DESCRIPTION: Multiple bit ECC error is detected on bank0.
      NAME: mem_merr_0
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: Single bit ECC error is detected and corrected on bank3.
      NAME: mem_serr_3
      WIDTH: 1
    - DESCRIPTION: Single bit ECC error is detected and corrected on bank2.
      NAME: mem_serr_2
      WIDTH: 1
    - DESCRIPTION: Single bit ECC error is detected and corrected on bank1.
      NAME: mem_serr_1
      WIDTH: 1
    - DESCRIPTION: Single bit ECC error is detected and corrected on bank0.
      NAME: mem_serr_0
      WIDTH: 1
    - DESCRIPTION: Bytecnt is incorrect on Gather Interface.
      NAME: illegal_bytecnt
      WIDTH: 1
    - DESCRIPTION: EOP is asserted too early.
      NAME: eop_early
      WIDTH: 1
    - DESCRIPTION: EOP is asserted too early for load.
      NAME: load_not_complete
      WIDTH: 1
    - DESCRIPTION: EOP is not asserted for load.
      NAME: load_no_eop
      WIDTH: 1
    - DESCRIPTION: Only control flit received. No payload
      NAME: cmd_only
      WIDTH: 1
    - DESCRIPTION: SOP is not asserted for control flit
      NAME: gth_no_sop
      WIDTH: 1
    - DESCRIPTION: ERR is asserted on gather interface.
      NAME: gth_err
      WIDTH: 1
    - DESCRIPTION: Illegal operate command.
      NAME: cmd
      WIDTH: 1
    - DESCRIPTION: Reserved
      NAME: rsvd
      WIDTH: 1
    - DESCRIPTION: Software generates interrupt.
      NAME: sw
      WIDTH: 1
INTR_PORT_EN: 1
NAME: EC_AN
PARENTNAME: pc_soc_clk_an
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: ec_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: ec_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: ec_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: Multiple bit ECC error is detected on bank3.
        NAME: mem_merr_3
        WIDTH: 1
      - &2
        DESCRIPTION: Multiple bit ECC error is detected on bank2.
        NAME: mem_merr_2
        WIDTH: 1
      - &3
        DESCRIPTION: Multiple bit ECC error is detected on bank1.
        NAME: mem_merr_1
        WIDTH: 1
      - &4
        DESCRIPTION: Multiple bit ECC error is detected on bank0.
        NAME: mem_merr_0
        WIDTH: 1
    NAME: ec_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: ec_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: ec_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: ec_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: ec_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &5
        DESCRIPTION: Single bit ECC error is detected and corrected on bank3.
        NAME: mem_serr_3
        WIDTH: 1
      - &6
        DESCRIPTION: Single bit ECC error is detected and corrected on bank2.
        NAME: mem_serr_2
        WIDTH: 1
      - &7
        DESCRIPTION: Single bit ECC error is detected and corrected on bank1.
        NAME: mem_serr_1
        WIDTH: 1
      - &8
        DESCRIPTION: Single bit ECC error is detected and corrected on bank0.
        NAME: mem_serr_0
        WIDTH: 1
      - &9
        DESCRIPTION: Bytecnt is incorrect on Gather Interface.
        NAME: illegal_bytecnt
        WIDTH: 1
      - &10
        DESCRIPTION: EOP is asserted too early.
        NAME: eop_early
        WIDTH: 1
      - &11
        DESCRIPTION: EOP is asserted too early for load.
        NAME: load_not_complete
        WIDTH: 1
      - &12
        DESCRIPTION: EOP is not asserted for load.
        NAME: load_no_eop
        WIDTH: 1
      - &13
        DESCRIPTION: Only control flit received. No payload
        NAME: cmd_only
        WIDTH: 1
      - &14
        DESCRIPTION: SOP is not asserted for control flit
        NAME: gth_no_sop
        WIDTH: 1
      - &15
        DESCRIPTION: ERR is asserted on gather interface.
        NAME: gth_err
        WIDTH: 1
      - &16
        DESCRIPTION: Illegal operate command.
        NAME: cmd
        WIDTH: 1
      - &17
        DESCRIPTION: Reserved
        NAME: rsvd
        WIDTH: 1
      - &18
        DESCRIPTION: Software generates interrupt.
        NAME: sw
        WIDTH: 1
    NAME: ec_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: ec_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: ec_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: ec_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
    NAME: ec_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Identifier register.
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 0
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: ec_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: ec_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: ec_scratchpad
    WIDTH: 64
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: dbg_probe_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: int_sw
        WIDTH: 1
    NAME: ec_cfg
  - ATTR: 9
    DESCRIPTION: 'Block Information. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Current WU
        NAME: s_wu
        WIDTH: 64
    NAME: ec_state0
  - ATTR: 9
    DESCRIPTION: 'Block Information. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: lcl cnt
        NAME: s_lcnt
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: cof_cnt
        NAME: s_ccnt
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: FSM
        NAME: s_fsm
        WIDTH: 4
    NAME: ec_state1
  - ATTR: 10
    DESCRIPTION: 'Error Debugging Information. A sticky register. Only the first error is logged unitl a software read. A read from software reset the register to 0. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: WU operate command
        NAME: wu_operate_command
        WIDTH: 64
      - DEFAULT: 0
        DESCRIPTION: SOP from dma gather if applicable
        NAME: gtr_sop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: EOP from dma gather if applicable
        NAME: gtr_eop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ERR from dma gather if applicable
        NAME: gtr_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Finite state machine
        NAME: fsm
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: lcl cnt
        NAME: lcnt
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: cof_cnt
        NAME: ccnt
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: Error Codes
        NAME: code
        WIDTH: 4
    NAME: ec_error_info
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                        First SRAM ECC error detected (1-hot)
                                        Set when first error is detected
                                        Reset when corresponding interrupt status bit is cleared
                                        [0]  - bank0_ucerr
                                        [1]  - bank1_ucerr
                                        [2]  - bank2_ucerr
                                        [3]  - bank3_ucerr
                                        [4]  - bank0_cerr
                                        [5]  - bank1_cerr
                                        [6]  - bank2_cerr
                                        [7]  - bank3_cerr
                                       
        NAME: val
        WIDTH: 8
    NAME: ec_sram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                        Syndrome related to ECC error
                                        detected while reading data from SRAM
                                       
        NAME: val
        WIDTH: 9
    NAME: ec_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                        Address related to ECC error
                                        detected while reading data from SRAM
                                       
        NAME: val
        WIDTH: 9
    NAME: ec_sram_log_addr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: coefram_bank3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: coefram_bank2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: coefram_bank1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: coefram_bank0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                           Applied to all memory error injection
                           0 - Uncorrectable error
                           1 - Correctable error  
        NAME: err_type
        WIDTH: 1
    NAME: ec_mem_err_inj_cfg
  - ATTR: 10
    DESCRIPTION: 'Single bit ECC error counters. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Single bit ECC counters. Software writable. No rollover.
        NAME: cnt
        WIDTH: 16
    NAME: ec_cnt_ecc_sb
  - ATTR: 5
    DESCRIPTION: EC FLA Ring Module ID
    FLDLST:
      - DEFAULT: 85
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: fld_val
        WIDTH: 8
    NAME: ec_fla_ring_module_id_cfg
  - ATTR: 10
    ENTRIES: 512
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: data
        NAME: data
        WIDTH: 128
    NAME: ec_coefram_bank0
    TIMEOUT_OK: 1
  - ATTR: 10
    ENTRIES: 512
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: data
        NAME: data
        WIDTH: 128
    NAME: ec_coefram_bank1
    TIMEOUT_OK: 1
  - ATTR: 10
    ENTRIES: 512
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: data
        NAME: data
        WIDTH: 128
    NAME: ec_coefram_bank2
    TIMEOUT_OK: 1
  - ATTR: 10
    ENTRIES: 512
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: data
        NAME: data
        WIDTH: 128
    NAME: ec_coefram_bank3
    TIMEOUT_OK: 1
  - ATTR: 10
    DESCRIPTION: |-
      bit[0] : number of cycles of back pressure from egress fifo
                             bit[1] : number of flits on egress interface
                            
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Counter
        NAME: cnt
        WIDTH: 64
    NAME: ec_cnt_str_intf
  - ATTR: 10
    DESCRIPTION: |-2
       bit[0] : number of cycles of empty igress fifo
                              bit[1] : number of igress flits
                              bit[2] : number of cycles of full igress fifo
                            
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Counter
        NAME: cnt
        WIDTH: 64
    NAME: ec_cnt_gtr_intf
XASIZE: 0
