#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul  1 18:04:23 2021
# Process ID: 9370
# Current directory: /home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.runs/impl_2
# Command line: vivado -log artyz7_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source artyz7_bd_wrapper.tcl -notrace
# Log file: /home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.runs/impl_2/artyz7_bd_wrapper.vdi
# Journal file: /home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source artyz7_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top artyz7_bd_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_dma_0_0/artyz7_bd_axi_dma_0_0.dcp' for cell 'artyz7_bd_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_0_0/artyz7_bd_axi_gpio_0_0.dcp' for cell 'artyz7_bd_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_1_0/artyz7_bd_axi_gpio_1_0.dcp' for cell 'artyz7_bd_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_2_0/artyz7_bd_axi_gpio_2_0.dcp' for cell 'artyz7_bd_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_quad_spi_0_0/artyz7_bd_axi_quad_spi_0_0.dcp' for cell 'artyz7_bd_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axis_data_fifo_0_0/artyz7_bd_axis_data_fifo_0_0.dcp' for cell 'artyz7_bd_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_clk_wiz_0_0/artyz7_bd_clk_wiz_0_0.dcp' for cell 'artyz7_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_processing_system7_0_0/artyz7_bd_processing_system7_0_0.dcp' for cell 'artyz7_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_rst_ps7_0_100M_0/artyz7_bd_rst_ps7_0_100M_0.dcp' for cell 'artyz7_bd_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_system_ila_0_0/artyz7_bd_system_ila_0_0.dcp' for cell 'artyz7_bd_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_xbar_1/artyz7_bd_xbar_1.dcp' for cell 'artyz7_bd_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_auto_pc_1/artyz7_bd_auto_pc_1.dcp' for cell 'artyz7_bd_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_auto_us_0/artyz7_bd_auto_us_0.dcp' for cell 'artyz7_bd_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_auto_us_1/artyz7_bd_auto_us_1.dcp' for cell 'artyz7_bd_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_xbar_0/artyz7_bd_xbar_0.dcp' for cell 'artyz7_bd_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_auto_pc_0/artyz7_bd_auto_pc_0.dcp' for cell 'artyz7_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2451.461 ; gain = 0.000 ; free physical = 13586 ; free virtual = 26603
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: artyz7_bd_i/system_ila_0/inst/ila_lib UUID: ce2506bc-6bbb-50c9-ac44-0f9c7d141bb1 
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_1_0/artyz7_bd_axi_gpio_1_0_board.xdc] for cell 'artyz7_bd_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_1_0/artyz7_bd_axi_gpio_1_0_board.xdc] for cell 'artyz7_bd_i/axi_gpio_1/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_system_ila_0_0/bd_0/ip/ip_3/bd_9e81_slot_1_apcs_0.xdc] for cell 'artyz7_bd_i/system_ila_0/inst/slot_1_apcs/inst'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_system_ila_0_0/bd_0/ip/ip_3/bd_9e81_slot_1_apcs_0.xdc] for cell 'artyz7_bd_i/system_ila_0/inst/slot_1_apcs/inst'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_system_ila_0_0/bd_0/ip/ip_2/bd_9e81_slot_0_apcs_0.xdc] for cell 'artyz7_bd_i/system_ila_0/inst/slot_0_apcs/inst'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_system_ila_0_0/bd_0/ip/ip_2/bd_9e81_slot_0_apcs_0.xdc] for cell 'artyz7_bd_i/system_ila_0/inst/slot_0_apcs/inst'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'artyz7_bd_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'artyz7_bd_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'artyz7_bd_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'artyz7_bd_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_dma_0_0/artyz7_bd_axi_dma_0_0.xdc] for cell 'artyz7_bd_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_dma_0_0/artyz7_bd_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_dma_0_0/artyz7_bd_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_dma_0_0/artyz7_bd_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_dma_0_0/artyz7_bd_axi_dma_0_0.xdc] for cell 'artyz7_bd_i/axi_dma_0/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_2_0/artyz7_bd_axi_gpio_2_0.xdc] for cell 'artyz7_bd_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_2_0/artyz7_bd_axi_gpio_2_0.xdc] for cell 'artyz7_bd_i/axi_gpio_2/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_2_0/artyz7_bd_axi_gpio_2_0_board.xdc] for cell 'artyz7_bd_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_2_0/artyz7_bd_axi_gpio_2_0_board.xdc] for cell 'artyz7_bd_i/axi_gpio_2/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_1_0/artyz7_bd_axi_gpio_1_0.xdc] for cell 'artyz7_bd_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_1_0/artyz7_bd_axi_gpio_1_0.xdc] for cell 'artyz7_bd_i/axi_gpio_1/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_processing_system7_0_0/artyz7_bd_processing_system7_0_0.xdc] for cell 'artyz7_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_processing_system7_0_0/artyz7_bd_processing_system7_0_0.xdc] for cell 'artyz7_bd_i/processing_system7_0/inst'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_quad_spi_0_0/artyz7_bd_axi_quad_spi_0_0.xdc] for cell 'artyz7_bd_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_quad_spi_0_0/artyz7_bd_axi_quad_spi_0_0.xdc] for cell 'artyz7_bd_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_quad_spi_0_0/artyz7_bd_axi_quad_spi_0_0_board.xdc] for cell 'artyz7_bd_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_quad_spi_0_0/artyz7_bd_axi_quad_spi_0_0_board.xdc] for cell 'artyz7_bd_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_rst_ps7_0_100M_0/artyz7_bd_rst_ps7_0_100M_0.xdc] for cell 'artyz7_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_rst_ps7_0_100M_0/artyz7_bd_rst_ps7_0_100M_0.xdc] for cell 'artyz7_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_rst_ps7_0_100M_0/artyz7_bd_rst_ps7_0_100M_0_board.xdc] for cell 'artyz7_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_rst_ps7_0_100M_0/artyz7_bd_rst_ps7_0_100M_0_board.xdc] for cell 'artyz7_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_0_0/artyz7_bd_axi_gpio_0_0.xdc] for cell 'artyz7_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_0_0/artyz7_bd_axi_gpio_0_0.xdc] for cell 'artyz7_bd_i/axi_gpio_0/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_0_0/artyz7_bd_axi_gpio_0_0_board.xdc] for cell 'artyz7_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_gpio_0_0/artyz7_bd_axi_gpio_0_0_board.xdc] for cell 'artyz7_bd_i/axi_gpio_0/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_clk_wiz_0_0/artyz7_bd_clk_wiz_0_0.xdc] for cell 'artyz7_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_clk_wiz_0_0/artyz7_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_clk_wiz_0_0/artyz7_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.230 ; gain = 502.852 ; free physical = 13018 ; free virtual = 26049
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_clk_wiz_0_0/artyz7_bd_clk_wiz_0_0.xdc] for cell 'artyz7_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_clk_wiz_0_0/artyz7_bd_clk_wiz_0_0_board.xdc] for cell 'artyz7_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_clk_wiz_0_0/artyz7_bd_clk_wiz_0_0_board.xdc] for cell 'artyz7_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_quad_spi_0_0/artyz7_bd_axi_quad_spi_0_0_clocks.xdc] for cell 'artyz7_bd_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_quad_spi_0_0/artyz7_bd_axi_quad_spi_0_0_clocks.xdc] for cell 'artyz7_bd_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_dma_0_0/artyz7_bd_axi_dma_0_0_clocks.xdc] for cell 'artyz7_bd_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_axi_dma_0_0/artyz7_bd_axi_dma_0_0_clocks.xdc] for cell 'artyz7_bd_i/axi_dma_0/U0'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_auto_us_0/artyz7_bd_auto_us_0_clocks.xdc] for cell 'artyz7_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_auto_us_0/artyz7_bd_auto_us_0_clocks.xdc] for cell 'artyz7_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_auto_us_1/artyz7_bd_auto_us_1_clocks.xdc] for cell 'artyz7_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.gen/sources_1/bd/artyz7_bd/ip/artyz7_bd_auto_us_1/artyz7_bd_auto_us_1_clocks.xdc] for cell 'artyz7_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12959 ; free virtual = 25995
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 147 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 104 instances
  IOBUF => IOBUF (IBUF, OBUFT): 34 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

30 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3234.340 ; gain = 782.988 ; free physical = 12959 ; free virtual = 25995
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12946 ; free virtual = 25983

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23a3516f8

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12946 ; free virtual = 25982

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12780 ; free virtual = 25821
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17ebb6b54

Time (s): cpu = 00:01:09 ; elapsed = 00:01:25 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12780 ; free virtual = 25821

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 18d369f07

Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12787 ; free virtual = 25829
INFO: [Opt 31-389] Phase Retarget created 65 cells and removed 173 cells
INFO: [Opt 31-1021] In phase Retarget, 176 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
Phase 3 Constant propagation | Checksum: 1542534e8

Time (s): cpu = 00:01:10 ; elapsed = 00:01:26 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12786 ; free virtual = 25828
INFO: [Opt 31-389] Phase Constant propagation created 265 cells and removed 787 cells
INFO: [Opt 31-1021] In phase Constant propagation, 176 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 17c980454

Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12788 ; free virtual = 25830
INFO: [Opt 31-389] Phase Sweep created 10 cells and removed 421 cells
INFO: [Opt 31-1021] In phase Sweep, 1244 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 17c980454

Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12789 ; free virtual = 25830
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 17c980454

Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12789 ; free virtual = 25830
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 164593f8d

Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12789 ; free virtual = 25830
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 142 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              65  |             173  |                                            176  |
|  Constant propagation         |             265  |             787  |                                            176  |
|  Sweep                        |              10  |             421  |                                           1244  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            142  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12788 ; free virtual = 25829
Ending Logic Optimization Task | Checksum: 94bd984c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 12788 ; free virtual = 25829

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: e3fbb455

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12756 ; free virtual = 25801
Ending Power Optimization Task | Checksum: e3fbb455

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3568.957 ; gain = 334.617 ; free physical = 12766 ; free virtual = 25811

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e3fbb455

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12766 ; free virtual = 25811

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12766 ; free virtual = 25811
Ending Netlist Obfuscation Task | Checksum: da9f5ff6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12766 ; free virtual = 25811
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:32 . Memory (MB): peak = 3568.957 ; gain = 334.617 ; free physical = 12766 ; free virtual = 25811
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12752 ; free virtual = 25801
INFO: [Common 17-1381] The checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.runs/impl_2/artyz7_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file artyz7_bd_wrapper_drc_opted.rpt -pb artyz7_bd_wrapper_drc_opted.pb -rpx artyz7_bd_wrapper_drc_opted.rpx
Command: report_drc -file artyz7_bd_wrapper_drc_opted.rpt -pb artyz7_bd_wrapper_drc_opted.pb -rpx artyz7_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.runs/impl_2/artyz7_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12677 ; free virtual = 25729
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d8c2aca4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12677 ; free virtual = 25729
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12677 ; free virtual = 25729

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4e6ed757

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12703 ; free virtual = 25759

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d0365954

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12702 ; free virtual = 25759

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d0365954

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12702 ; free virtual = 25759
Phase 1 Placer Initialization | Checksum: 1d0365954

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12700 ; free virtual = 25757

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ef1b4586

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12688 ; free virtual = 25746

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15d6a3b67

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12687 ; free virtual = 25745

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 553 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 206 nets or cells. Created 0 new cell, deleted 206 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12660 ; free virtual = 25719

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            206  |                   206  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            206  |                   206  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 195434eea

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12658 ; free virtual = 25718
Phase 2.3 Global Placement Core | Checksum: 251b6e5d8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12656 ; free virtual = 25716
Phase 2 Global Placement | Checksum: 251b6e5d8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12661 ; free virtual = 25721

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e724ce6d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12662 ; free virtual = 25722

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2068c0635

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12660 ; free virtual = 25720

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a1aa0034

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12660 ; free virtual = 25720

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e423edc6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12660 ; free virtual = 25720

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22db442ca

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12634 ; free virtual = 25697

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f5a0318a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12633 ; free virtual = 25696

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 297b07cc2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12633 ; free virtual = 25696
Phase 3 Detail Placement | Checksum: 297b07cc2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12634 ; free virtual = 25697

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 187cb211e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.432 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: a9424654

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12624 ; free virtual = 25687
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 172c92bac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12624 ; free virtual = 25687
Phase 4.1.1.1 BUFG Insertion | Checksum: 187cb211e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12624 ; free virtual = 25687
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.360. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12622 ; free virtual = 25685
Phase 4.1 Post Commit Optimization | Checksum: 1836f1096

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12622 ; free virtual = 25685

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1836f1096

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12622 ; free virtual = 25685

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1836f1096

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12623 ; free virtual = 25685
Phase 4.3 Placer Reporting | Checksum: 1836f1096

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12623 ; free virtual = 25685

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12623 ; free virtual = 25685

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12623 ; free virtual = 25685
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16f72abb1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12622 ; free virtual = 25685
Ending Placer Task | Checksum: ae0a4832

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12623 ; free virtual = 25685
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12650 ; free virtual = 25712
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12622 ; free virtual = 25704
INFO: [Common 17-1381] The checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.runs/impl_2/artyz7_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file artyz7_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12635 ; free virtual = 25704
INFO: [runtcl-4] Executing : report_utilization -file artyz7_bd_wrapper_utilization_placed.rpt -pb artyz7_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file artyz7_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12644 ; free virtual = 25713
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12578 ; free virtual = 25667
INFO: [Common 17-1381] The checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.runs/impl_2/artyz7_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 317fc2d9 ConstDB: 0 ShapeSum: 7c8a8559 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a7c15f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12503 ; free virtual = 25576
Post Restoration Checksum: NetGraph: 1c60c32 NumContArr: 18b609c7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a7c15f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12504 ; free virtual = 25578

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a7c15f9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12469 ; free virtual = 25544

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a7c15f9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12469 ; free virtual = 25544
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 254c29072

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12457 ; free virtual = 25532
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.642  | TNS=0.000  | WHS=-0.350 | THS=-243.965|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1fc7d00fc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12456 ; free virtual = 25531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.642  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 18f4be12f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12455 ; free virtual = 25531
Phase 2 Router Initialization | Checksum: 1ee08f7c1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12455 ; free virtual = 25531

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11147
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11147
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ee08f7c1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12449 ; free virtual = 25525
Phase 3 Initial Routing | Checksum: c7c0b09d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12451 ; free virtual = 25527

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 690
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.607  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 85e06379

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12449 ; free virtual = 25525

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.609  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12722b38a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12446 ; free virtual = 25521
Phase 4 Rip-up And Reroute | Checksum: 12722b38a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12446 ; free virtual = 25521

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12722b38a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12446 ; free virtual = 25521

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12722b38a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12446 ; free virtual = 25521
Phase 5 Delay and Skew Optimization | Checksum: 12722b38a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12446 ; free virtual = 25521

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 151c9eadc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12446 ; free virtual = 25521
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.609  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ebc21b3b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12446 ; free virtual = 25521
Phase 6 Post Hold Fix | Checksum: ebc21b3b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12445 ; free virtual = 25521

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.72471 %
  Global Horizontal Routing Utilization  = 2.34948 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ebc21b3b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12445 ; free virtual = 25520

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ebc21b3b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12444 ; free virtual = 25520

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13591cf75

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12445 ; free virtual = 25520

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.609  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13591cf75

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12446 ; free virtual = 25521
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12484 ; free virtual = 25560

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12484 ; free virtual = 25560
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3568.957 ; gain = 0.000 ; free physical = 12451 ; free virtual = 25551
INFO: [Common 17-1381] The checkpoint '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.runs/impl_2/artyz7_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file artyz7_bd_wrapper_drc_routed.rpt -pb artyz7_bd_wrapper_drc_routed.pb -rpx artyz7_bd_wrapper_drc_routed.rpx
Command: report_drc -file artyz7_bd_wrapper_drc_routed.rpt -pb artyz7_bd_wrapper_drc_routed.pb -rpx artyz7_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.runs/impl_2/artyz7_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file artyz7_bd_wrapper_methodology_drc_routed.rpt -pb artyz7_bd_wrapper_methodology_drc_routed.pb -rpx artyz7_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file artyz7_bd_wrapper_methodology_drc_routed.rpt -pb artyz7_bd_wrapper_methodology_drc_routed.pb -rpx artyz7_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.runs/impl_2/artyz7_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file artyz7_bd_wrapper_power_routed.rpt -pb artyz7_bd_wrapper_power_summary_routed.pb -rpx artyz7_bd_wrapper_power_routed.rpx
Command: report_power -file artyz7_bd_wrapper_power_routed.rpt -pb artyz7_bd_wrapper_power_summary_routed.pb -rpx artyz7_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
134 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file artyz7_bd_wrapper_route_status.rpt -pb artyz7_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file artyz7_bd_wrapper_timing_summary_routed.rpt -pb artyz7_bd_wrapper_timing_summary_routed.pb -rpx artyz7_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file artyz7_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file artyz7_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file artyz7_bd_wrapper_bus_skew_routed.rpt -pb artyz7_bd_wrapper_bus_skew_routed.pb -rpx artyz7_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <artyz7_bd_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <artyz7_bd_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the artyz7_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block artyz7_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the artyz7_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <artyz7_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <artyz7_bd_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <artyz7_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <artyz7_bd_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force artyz7_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_ss_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC RTSTAT-10] No routable loads: 58 net(s) have no routable loads. The problem bus(es) and/or net(s) are artyz7_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, artyz7_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, artyz7_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, artyz7_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, artyz7_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, artyz7_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 44 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (artyz7_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (artyz7_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./artyz7_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/parallels/artyz7_dsp_2020-2/artyz7_dsp_2020-2.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jul  1 18:07:48 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3913.191 ; gain = 245.691 ; free physical = 12413 ; free virtual = 25516
INFO: [Common 17-206] Exiting Vivado at Thu Jul  1 18:07:48 2021...
