/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* adc */
.set adc_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000040
.set adc_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set adc_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set adc_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set adc_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set adc_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set adc_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set adc_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set adc_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set adc_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set adc_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set adc_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set adc_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set adc_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set adc_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set adc_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set adc_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set adc_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set adc_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set adc_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set adc_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set adc_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set adc_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set adc_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set adc_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set adc_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set adc_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set adc_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set adc_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set adc_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set adc_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set adc_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set adc_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set adc_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set adc_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set adc_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set adc_cy_psoc4_sar__SAR_NUMBER, 0
.set adc_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set adc_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set adc_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set adc_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set adc_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set adc_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set adc_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set adc_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set adc_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set adc_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set adc_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set adc_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set adc_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set adc_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set adc_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set adc_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set adc_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set adc_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set adc_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set adc_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set adc_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set adc_cy_psoc4_sarmux_8__CH_3_PIN, 3
.set adc_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set adc_cy_psoc4_sarmux_8__CH_4_PIN, 4
.set adc_cy_psoc4_sarmux_8__CH_4_PORT, 0
.set adc_cy_psoc4_sarmux_8__CH_5_PIN, 6
.set adc_cy_psoc4_sarmux_8__CH_5_PORT, 0
.set adc_cy_psoc4_sarmux_8__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set adc_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set adc_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set adc_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set adc_cy_psoc4_sarmux_8__VNEG0, 0
.set adc_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set adc_intClock__DIV_ID, 0x00000040
.set adc_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set adc_intClock__PA_DIV_ID, 0x000000FF
.set adc_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set adc_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set adc_IRQ__INTC_MASK, 0x10000
.set adc_IRQ__INTC_NUMBER, 16
.set adc_IRQ__INTC_PRIOR_MASK, 0xC0
.set adc_IRQ__INTC_PRIOR_NUM, 3
.set adc_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set adc_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set adc_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* uart */
.set uart_rx__0__DR, CYREG_GPIO_PRT6_DR
.set uart_rx__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set uart_rx__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set uart_rx__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set uart_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set uart_rx__0__HSIOM_GPIO, 0
.set uart_rx__0__HSIOM_I2C, 14
.set uart_rx__0__HSIOM_I2C_SCL, 14
.set uart_rx__0__HSIOM_MASK, 0x0000000F
.set uart_rx__0__HSIOM_SHIFT, 0
.set uart_rx__0__HSIOM_SPI, 15
.set uart_rx__0__HSIOM_SPI_MOSI, 15
.set uart_rx__0__HSIOM_UART, 9
.set uart_rx__0__HSIOM_UART_RX, 9
.set uart_rx__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set uart_rx__0__INTR, CYREG_GPIO_PRT6_INTR
.set uart_rx__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set uart_rx__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set uart_rx__0__MASK, 0x01
.set uart_rx__0__PC, CYREG_GPIO_PRT6_PC
.set uart_rx__0__PC2, CYREG_GPIO_PRT6_PC2
.set uart_rx__0__PORT, 6
.set uart_rx__0__PS, CYREG_GPIO_PRT6_PS
.set uart_rx__0__SHIFT, 0
.set uart_rx__DR, CYREG_GPIO_PRT6_DR
.set uart_rx__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set uart_rx__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set uart_rx__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set uart_rx__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set uart_rx__INTR, CYREG_GPIO_PRT6_INTR
.set uart_rx__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set uart_rx__INTSTAT, CYREG_GPIO_PRT6_INTR
.set uart_rx__MASK, 0x01
.set uart_rx__PC, CYREG_GPIO_PRT6_PC
.set uart_rx__PC2, CYREG_GPIO_PRT6_PC2
.set uart_rx__PORT, 6
.set uart_rx__PS, CYREG_GPIO_PRT6_PS
.set uart_rx__SHIFT, 0
.set uart_SCB__CTRL, CYREG_SCB3_CTRL
.set uart_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set uart_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set uart_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set uart_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set uart_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set uart_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set uart_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set uart_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set uart_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set uart_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set uart_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set uart_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set uart_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set uart_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set uart_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set uart_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set uart_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set uart_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set uart_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set uart_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set uart_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set uart_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set uart_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set uart_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set uart_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set uart_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set uart_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set uart_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set uart_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set uart_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set uart_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set uart_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set uart_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set uart_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set uart_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set uart_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set uart_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set uart_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set uart_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set uart_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set uart_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set uart_SCB__INTR_M, CYREG_SCB3_INTR_M
.set uart_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set uart_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set uart_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set uart_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set uart_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set uart_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set uart_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set uart_SCB__INTR_S, CYREG_SCB3_INTR_S
.set uart_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set uart_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set uart_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set uart_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set uart_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set uart_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set uart_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set uart_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set uart_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set uart_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set uart_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set uart_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set uart_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set uart_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set uart_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set uart_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set uart_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set uart_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set uart_SCB__SS0_POSISTION, 0
.set uart_SCB__SS1_POSISTION, 1
.set uart_SCB__SS2_POSISTION, 2
.set uart_SCB__SS3_POSISTION, 3
.set uart_SCB__STATUS, CYREG_SCB3_STATUS
.set uart_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set uart_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set uart_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set uart_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set uart_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set uart_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set uart_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set uart_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set uart_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL
.set uart_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set uart_SCBCLK__DIV_ID, 0x00000041
.set uart_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set uart_SCBCLK__PA_DIV_ID, 0x000000FF
.set uart_tx__0__DR, CYREG_GPIO_PRT6_DR
.set uart_tx__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set uart_tx__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set uart_tx__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set uart_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set uart_tx__0__HSIOM_GPIO, 0
.set uart_tx__0__HSIOM_I2C, 14
.set uart_tx__0__HSIOM_I2C_SDA, 14
.set uart_tx__0__HSIOM_MASK, 0x000000F0
.set uart_tx__0__HSIOM_SHIFT, 4
.set uart_tx__0__HSIOM_SPI, 15
.set uart_tx__0__HSIOM_SPI_MISO, 15
.set uart_tx__0__HSIOM_UART, 9
.set uart_tx__0__HSIOM_UART_TX, 9
.set uart_tx__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set uart_tx__0__INTR, CYREG_GPIO_PRT6_INTR
.set uart_tx__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set uart_tx__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set uart_tx__0__MASK, 0x02
.set uart_tx__0__PC, CYREG_GPIO_PRT6_PC
.set uart_tx__0__PC2, CYREG_GPIO_PRT6_PC2
.set uart_tx__0__PORT, 6
.set uart_tx__0__PS, CYREG_GPIO_PRT6_PS
.set uart_tx__0__SHIFT, 1
.set uart_tx__DR, CYREG_GPIO_PRT6_DR
.set uart_tx__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set uart_tx__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set uart_tx__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set uart_tx__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set uart_tx__INTR, CYREG_GPIO_PRT6_INTR
.set uart_tx__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set uart_tx__INTSTAT, CYREG_GPIO_PRT6_INTR
.set uart_tx__MASK, 0x02
.set uart_tx__PC, CYREG_GPIO_PRT6_PC
.set uart_tx__PC2, CYREG_GPIO_PRT6_PC2
.set uart_tx__PORT, 6
.set uart_tx__PS, CYREG_GPIO_PRT6_PS
.set uart_tx__SHIFT, 1

/* LED_1 */
.set LED_1__0__DR, CYREG_GPIO_PRT4_DR
.set LED_1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set LED_1__0__HSIOM_MASK, 0x000F0000
.set LED_1__0__HSIOM_SHIFT, 16
.set LED_1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_1__0__INTR, CYREG_GPIO_PRT4_INTR
.set LED_1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_1__0__MASK, 0x10
.set LED_1__0__PC, CYREG_GPIO_PRT4_PC
.set LED_1__0__PC2, CYREG_GPIO_PRT4_PC2
.set LED_1__0__PORT, 4
.set LED_1__0__PS, CYREG_GPIO_PRT4_PS
.set LED_1__0__SHIFT, 4
.set LED_1__DR, CYREG_GPIO_PRT4_DR
.set LED_1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_1__INTR, CYREG_GPIO_PRT4_INTR
.set LED_1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_1__MASK, 0x10
.set LED_1__PC, CYREG_GPIO_PRT4_PC
.set LED_1__PC2, CYREG_GPIO_PRT4_PC2
.set LED_1__PORT, 4
.set LED_1__PS, CYREG_GPIO_PRT4_PS
.set LED_1__SHIFT, 4

/* LED_2 */
.set LED_2__0__DR, CYREG_GPIO_PRT4_DR
.set LED_2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set LED_2__0__HSIOM_MASK, 0x00F00000
.set LED_2__0__HSIOM_SHIFT, 20
.set LED_2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_2__0__INTR, CYREG_GPIO_PRT4_INTR
.set LED_2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_2__0__MASK, 0x20
.set LED_2__0__PC, CYREG_GPIO_PRT4_PC
.set LED_2__0__PC2, CYREG_GPIO_PRT4_PC2
.set LED_2__0__PORT, 4
.set LED_2__0__PS, CYREG_GPIO_PRT4_PS
.set LED_2__0__SHIFT, 5
.set LED_2__DR, CYREG_GPIO_PRT4_DR
.set LED_2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_2__INTR, CYREG_GPIO_PRT4_INTR
.set LED_2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_2__MASK, 0x20
.set LED_2__PC, CYREG_GPIO_PRT4_PC
.set LED_2__PC2, CYREG_GPIO_PRT4_PC2
.set LED_2__PORT, 4
.set LED_2__PS, CYREG_GPIO_PRT4_PS
.set LED_2__SHIFT, 5

/* LED_3 */
.set LED_3__0__DR, CYREG_GPIO_PRT4_DR
.set LED_3__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_3__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_3__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_3__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set LED_3__0__HSIOM_MASK, 0x0F000000
.set LED_3__0__HSIOM_SHIFT, 24
.set LED_3__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_3__0__INTR, CYREG_GPIO_PRT4_INTR
.set LED_3__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_3__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_3__0__MASK, 0x40
.set LED_3__0__PC, CYREG_GPIO_PRT4_PC
.set LED_3__0__PC2, CYREG_GPIO_PRT4_PC2
.set LED_3__0__PORT, 4
.set LED_3__0__PS, CYREG_GPIO_PRT4_PS
.set LED_3__0__SHIFT, 6
.set LED_3__DR, CYREG_GPIO_PRT4_DR
.set LED_3__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_3__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_3__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_3__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_3__INTR, CYREG_GPIO_PRT4_INTR
.set LED_3__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_3__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_3__MASK, 0x40
.set LED_3__PC, CYREG_GPIO_PRT4_PC
.set LED_3__PC2, CYREG_GPIO_PRT4_PC2
.set LED_3__PORT, 4
.set LED_3__PS, CYREG_GPIO_PRT4_PS
.set LED_3__SHIFT, 6

/* BUT_UP */
.set BUT_UP__0__DR, CYREG_GPIO_PRT5_DR
.set BUT_UP__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set BUT_UP__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set BUT_UP__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set BUT_UP__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set BUT_UP__0__HSIOM_MASK, 0x0000000F
.set BUT_UP__0__HSIOM_SHIFT, 0
.set BUT_UP__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_UP__0__INTR, CYREG_GPIO_PRT5_INTR
.set BUT_UP__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_UP__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set BUT_UP__0__MASK, 0x01
.set BUT_UP__0__PC, CYREG_GPIO_PRT5_PC
.set BUT_UP__0__PC2, CYREG_GPIO_PRT5_PC2
.set BUT_UP__0__PORT, 5
.set BUT_UP__0__PS, CYREG_GPIO_PRT5_PS
.set BUT_UP__0__SHIFT, 0
.set BUT_UP__DR, CYREG_GPIO_PRT5_DR
.set BUT_UP__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set BUT_UP__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set BUT_UP__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set BUT_UP__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_UP__INTR, CYREG_GPIO_PRT5_INTR
.set BUT_UP__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_UP__INTSTAT, CYREG_GPIO_PRT5_INTR
.set BUT_UP__MASK, 0x01
.set BUT_UP__PC, CYREG_GPIO_PRT5_PC
.set BUT_UP__PC2, CYREG_GPIO_PRT5_PC2
.set BUT_UP__PORT, 5
.set BUT_UP__PS, CYREG_GPIO_PRT5_PS
.set BUT_UP__SHIFT, 0

/* BUZZER */
.set BUZZER__0__DR, CYREG_GPIO_PRT0_DR
.set BUZZER__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set BUZZER__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set BUZZER__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set BUZZER__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BUZZER__0__HSIOM_MASK, 0x0F000000
.set BUZZER__0__HSIOM_SHIFT, 24
.set BUZZER__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set BUZZER__0__INTR, CYREG_GPIO_PRT0_INTR
.set BUZZER__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set BUZZER__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set BUZZER__0__MASK, 0x40
.set BUZZER__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BUZZER__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BUZZER__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BUZZER__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BUZZER__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BUZZER__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BUZZER__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BUZZER__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BUZZER__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BUZZER__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BUZZER__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BUZZER__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BUZZER__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BUZZER__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BUZZER__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BUZZER__0__PC, CYREG_GPIO_PRT0_PC
.set BUZZER__0__PC2, CYREG_GPIO_PRT0_PC2
.set BUZZER__0__PORT, 0
.set BUZZER__0__PS, CYREG_GPIO_PRT0_PS
.set BUZZER__0__SHIFT, 6
.set BUZZER__DR, CYREG_GPIO_PRT0_DR
.set BUZZER__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set BUZZER__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set BUZZER__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set BUZZER__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set BUZZER__INTR, CYREG_GPIO_PRT0_INTR
.set BUZZER__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set BUZZER__INTSTAT, CYREG_GPIO_PRT0_INTR
.set BUZZER__MASK, 0x40
.set BUZZER__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BUZZER__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BUZZER__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BUZZER__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BUZZER__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BUZZER__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BUZZER__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BUZZER__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BUZZER__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BUZZER__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BUZZER__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BUZZER__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BUZZER__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BUZZER__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BUZZER__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BUZZER__PC, CYREG_GPIO_PRT0_PC
.set BUZZER__PC2, CYREG_GPIO_PRT0_PC2
.set BUZZER__PORT, 0
.set BUZZER__PS, CYREG_GPIO_PRT0_PS
.set BUZZER__SHIFT, 6

/* LED_SCK */
.set LED_SCK__0__DR, CYREG_GPIO_PRT3_DR
.set LED_SCK__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_SCK__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_SCK__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_SCK__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_SCK__0__HSIOM_MASK, 0x00F00000
.set LED_SCK__0__HSIOM_SHIFT, 20
.set LED_SCK__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_SCK__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_SCK__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_SCK__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_SCK__0__MASK, 0x20
.set LED_SCK__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_SCK__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_SCK__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_SCK__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_SCK__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_SCK__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_SCK__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_SCK__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_SCK__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_SCK__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_SCK__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_SCK__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_SCK__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_SCK__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_SCK__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_SCK__0__PC, CYREG_GPIO_PRT3_PC
.set LED_SCK__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_SCK__0__PORT, 3
.set LED_SCK__0__PS, CYREG_GPIO_PRT3_PS
.set LED_SCK__0__SHIFT, 5
.set LED_SCK__DR, CYREG_GPIO_PRT3_DR
.set LED_SCK__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_SCK__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_SCK__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_SCK__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_SCK__INTR, CYREG_GPIO_PRT3_INTR
.set LED_SCK__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_SCK__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_SCK__MASK, 0x20
.set LED_SCK__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_SCK__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_SCK__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_SCK__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_SCK__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_SCK__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_SCK__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_SCK__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_SCK__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_SCK__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_SCK__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_SCK__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_SCK__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_SCK__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_SCK__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_SCK__PC, CYREG_GPIO_PRT3_PC
.set LED_SCK__PC2, CYREG_GPIO_PRT3_PC2
.set LED_SCK__PORT, 3
.set LED_SCK__PS, CYREG_GPIO_PRT3_PS
.set LED_SCK__SHIFT, 5

/* LED_SDA */
.set LED_SDA__0__DR, CYREG_GPIO_PRT3_DR
.set LED_SDA__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_SDA__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_SDA__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_SDA__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_SDA__0__HSIOM_MASK, 0x0F000000
.set LED_SDA__0__HSIOM_SHIFT, 24
.set LED_SDA__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_SDA__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_SDA__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_SDA__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_SDA__0__MASK, 0x40
.set LED_SDA__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_SDA__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_SDA__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_SDA__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_SDA__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_SDA__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_SDA__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_SDA__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_SDA__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_SDA__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_SDA__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_SDA__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_SDA__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_SDA__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_SDA__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_SDA__0__PC, CYREG_GPIO_PRT3_PC
.set LED_SDA__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_SDA__0__PORT, 3
.set LED_SDA__0__PS, CYREG_GPIO_PRT3_PS
.set LED_SDA__0__SHIFT, 6
.set LED_SDA__DR, CYREG_GPIO_PRT3_DR
.set LED_SDA__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_SDA__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_SDA__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_SDA__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_SDA__INTR, CYREG_GPIO_PRT3_INTR
.set LED_SDA__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_SDA__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_SDA__MASK, 0x40
.set LED_SDA__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_SDA__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_SDA__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_SDA__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_SDA__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_SDA__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_SDA__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_SDA__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_SDA__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_SDA__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_SDA__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_SDA__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_SDA__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_SDA__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_SDA__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_SDA__PC, CYREG_GPIO_PRT3_PC
.set LED_SDA__PC2, CYREG_GPIO_PRT3_PC2
.set LED_SDA__PORT, 3
.set LED_SDA__PS, CYREG_GPIO_PRT3_PS
.set LED_SDA__SHIFT, 6

/* OUT_M_1 */
.set OUT_M_1__0__DR, CYREG_GPIO_PRT0_DR
.set OUT_M_1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_M_1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_M_1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_M_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set OUT_M_1__0__HSIOM_MASK, 0xF0000000
.set OUT_M_1__0__HSIOM_SHIFT, 28
.set OUT_M_1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_M_1__0__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_M_1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_M_1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_M_1__0__MASK, 0x80
.set OUT_M_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_M_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_M_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_M_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_M_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_M_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_M_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_M_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_M_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_M_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_M_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_M_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_M_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_M_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_M_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_M_1__0__PC, CYREG_GPIO_PRT0_PC
.set OUT_M_1__0__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_M_1__0__PORT, 0
.set OUT_M_1__0__PS, CYREG_GPIO_PRT0_PS
.set OUT_M_1__0__SHIFT, 7
.set OUT_M_1__DR, CYREG_GPIO_PRT0_DR
.set OUT_M_1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_M_1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_M_1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_M_1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_M_1__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_M_1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_M_1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_M_1__MASK, 0x80
.set OUT_M_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_M_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_M_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_M_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_M_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_M_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_M_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_M_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_M_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_M_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_M_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_M_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_M_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_M_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_M_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_M_1__PC, CYREG_GPIO_PRT0_PC
.set OUT_M_1__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_M_1__PORT, 0
.set OUT_M_1__PS, CYREG_GPIO_PRT0_PS
.set OUT_M_1__SHIFT, 7

/* OUT_M_2 */
.set OUT_M_2__0__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set OUT_M_2__0__HSIOM_MASK, 0x000000F0
.set OUT_M_2__0__HSIOM_SHIFT, 4
.set OUT_M_2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_2__0__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_2__0__MASK, 0x02
.set OUT_M_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_2__0__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_2__0__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_2__0__PORT, 1
.set OUT_M_2__0__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_2__0__SHIFT, 1
.set OUT_M_2__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_2__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_2__MASK, 0x02
.set OUT_M_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_2__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_2__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_2__PORT, 1
.set OUT_M_2__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_2__SHIFT, 1

/* OUT_M_3 */
.set OUT_M_3__0__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_3__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_3__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_3__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set OUT_M_3__0__HSIOM_MASK, 0x00000F00
.set OUT_M_3__0__HSIOM_SHIFT, 8
.set OUT_M_3__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_3__0__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_3__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_3__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_3__0__MASK, 0x04
.set OUT_M_3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_3__0__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_3__0__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_3__0__PORT, 1
.set OUT_M_3__0__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_3__0__SHIFT, 2
.set OUT_M_3__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_3__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_3__MASK, 0x04
.set OUT_M_3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_3__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_3__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_3__PORT, 1
.set OUT_M_3__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_3__SHIFT, 2

/* OUT_M_4 */
.set OUT_M_4__0__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_4__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_4__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_4__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set OUT_M_4__0__HSIOM_MASK, 0x0000F000
.set OUT_M_4__0__HSIOM_SHIFT, 12
.set OUT_M_4__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_4__0__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_4__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_4__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_4__0__MASK, 0x08
.set OUT_M_4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_4__0__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_4__0__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_4__0__PORT, 1
.set OUT_M_4__0__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_4__0__SHIFT, 3
.set OUT_M_4__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_4__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_4__MASK, 0x08
.set OUT_M_4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_4__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_4__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_4__PORT, 1
.set OUT_M_4__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_4__SHIFT, 3

/* OUT_M_5 */
.set OUT_M_5__0__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_5__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_5__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_5__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_5__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set OUT_M_5__0__HSIOM_MASK, 0x000F0000
.set OUT_M_5__0__HSIOM_SHIFT, 16
.set OUT_M_5__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_5__0__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_5__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_5__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_5__0__MASK, 0x10
.set OUT_M_5__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_5__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_5__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_5__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_5__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_5__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_5__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_5__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_5__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_5__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_5__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_5__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_5__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_5__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_5__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_5__0__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_5__0__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_5__0__PORT, 1
.set OUT_M_5__0__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_5__0__SHIFT, 4
.set OUT_M_5__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_5__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_5__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_5__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_5__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_5__MASK, 0x10
.set OUT_M_5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_5__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_5__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_5__PORT, 1
.set OUT_M_5__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_5__SHIFT, 4

/* OUT_M_6 */
.set OUT_M_6__0__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_6__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_6__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_6__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_6__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set OUT_M_6__0__HSIOM_MASK, 0x00F00000
.set OUT_M_6__0__HSIOM_SHIFT, 20
.set OUT_M_6__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_6__0__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_6__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_6__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_6__0__MASK, 0x20
.set OUT_M_6__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_6__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_6__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_6__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_6__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_6__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_6__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_6__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_6__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_6__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_6__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_6__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_6__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_6__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_6__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_6__0__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_6__0__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_6__0__PORT, 1
.set OUT_M_6__0__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_6__0__SHIFT, 5
.set OUT_M_6__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_6__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_6__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_6__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_6__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_6__MASK, 0x20
.set OUT_M_6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_6__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_6__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_6__PORT, 1
.set OUT_M_6__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_6__SHIFT, 5

/* OUT_M_7 */
.set OUT_M_7__0__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_7__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_7__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_7__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_7__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set OUT_M_7__0__HSIOM_MASK, 0x0F000000
.set OUT_M_7__0__HSIOM_SHIFT, 24
.set OUT_M_7__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_7__0__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_7__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_7__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_7__0__MASK, 0x40
.set OUT_M_7__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_7__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_7__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_7__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_7__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_7__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_7__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_7__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_7__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_7__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_7__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_7__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_7__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_7__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_7__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_7__0__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_7__0__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_7__0__PORT, 1
.set OUT_M_7__0__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_7__0__SHIFT, 6
.set OUT_M_7__DR, CYREG_GPIO_PRT1_DR
.set OUT_M_7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set OUT_M_7__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set OUT_M_7__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set OUT_M_7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_7__INTR, CYREG_GPIO_PRT1_INTR
.set OUT_M_7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set OUT_M_7__INTSTAT, CYREG_GPIO_PRT1_INTR
.set OUT_M_7__MASK, 0x40
.set OUT_M_7__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OUT_M_7__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OUT_M_7__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OUT_M_7__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OUT_M_7__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OUT_M_7__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OUT_M_7__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OUT_M_7__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OUT_M_7__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OUT_M_7__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OUT_M_7__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OUT_M_7__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OUT_M_7__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OUT_M_7__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OUT_M_7__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OUT_M_7__PC, CYREG_GPIO_PRT1_PC
.set OUT_M_7__PC2, CYREG_GPIO_PRT1_PC2
.set OUT_M_7__PORT, 1
.set OUT_M_7__PS, CYREG_GPIO_PRT1_PS
.set OUT_M_7__SHIFT, 6

/* BUT_DOWN */
.set BUT_DOWN__0__DR, CYREG_GPIO_PRT5_DR
.set BUT_DOWN__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set BUT_DOWN__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set BUT_DOWN__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set BUT_DOWN__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set BUT_DOWN__0__HSIOM_MASK, 0x000000F0
.set BUT_DOWN__0__HSIOM_SHIFT, 4
.set BUT_DOWN__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_DOWN__0__INTR, CYREG_GPIO_PRT5_INTR
.set BUT_DOWN__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_DOWN__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set BUT_DOWN__0__MASK, 0x02
.set BUT_DOWN__0__PC, CYREG_GPIO_PRT5_PC
.set BUT_DOWN__0__PC2, CYREG_GPIO_PRT5_PC2
.set BUT_DOWN__0__PORT, 5
.set BUT_DOWN__0__PS, CYREG_GPIO_PRT5_PS
.set BUT_DOWN__0__SHIFT, 1
.set BUT_DOWN__DR, CYREG_GPIO_PRT5_DR
.set BUT_DOWN__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set BUT_DOWN__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set BUT_DOWN__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set BUT_DOWN__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_DOWN__INTR, CYREG_GPIO_PRT5_INTR
.set BUT_DOWN__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_DOWN__INTSTAT, CYREG_GPIO_PRT5_INTR
.set BUT_DOWN__MASK, 0x02
.set BUT_DOWN__PC, CYREG_GPIO_PRT5_PC
.set BUT_DOWN__PC2, CYREG_GPIO_PRT5_PC2
.set BUT_DOWN__PORT, 5
.set BUT_DOWN__PS, CYREG_GPIO_PRT5_PS
.set BUT_DOWN__SHIFT, 1

/* analog_1 */
.set analog_1__0__DR, CYREG_GPIO_PRT2_DR
.set analog_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set analog_1__0__HSIOM_MASK, 0x0000000F
.set analog_1__0__HSIOM_SHIFT, 0
.set analog_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set analog_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_1__0__MASK, 0x01
.set analog_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_1__0__PC, CYREG_GPIO_PRT2_PC
.set analog_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set analog_1__0__PORT, 2
.set analog_1__0__PS, CYREG_GPIO_PRT2_PS
.set analog_1__0__SHIFT, 0
.set analog_1__DR, CYREG_GPIO_PRT2_DR
.set analog_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_1__INTR, CYREG_GPIO_PRT2_INTR
.set analog_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_1__MASK, 0x01
.set analog_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_1__PC, CYREG_GPIO_PRT2_PC
.set analog_1__PC2, CYREG_GPIO_PRT2_PC2
.set analog_1__PORT, 2
.set analog_1__PS, CYREG_GPIO_PRT2_PS
.set analog_1__SHIFT, 0

/* analog_2 */
.set analog_2__0__DR, CYREG_GPIO_PRT2_DR
.set analog_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set analog_2__0__HSIOM_MASK, 0x000000F0
.set analog_2__0__HSIOM_SHIFT, 4
.set analog_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set analog_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_2__0__MASK, 0x02
.set analog_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_2__0__PC, CYREG_GPIO_PRT2_PC
.set analog_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set analog_2__0__PORT, 2
.set analog_2__0__PS, CYREG_GPIO_PRT2_PS
.set analog_2__0__SHIFT, 1
.set analog_2__DR, CYREG_GPIO_PRT2_DR
.set analog_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_2__INTR, CYREG_GPIO_PRT2_INTR
.set analog_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_2__MASK, 0x02
.set analog_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_2__PC, CYREG_GPIO_PRT2_PC
.set analog_2__PC2, CYREG_GPIO_PRT2_PC2
.set analog_2__PORT, 2
.set analog_2__PS, CYREG_GPIO_PRT2_PS
.set analog_2__SHIFT, 1

/* analog_3 */
.set analog_3__0__DR, CYREG_GPIO_PRT2_DR
.set analog_3__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_3__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_3__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set analog_3__0__HSIOM_MASK, 0x00000F00
.set analog_3__0__HSIOM_SHIFT, 8
.set analog_3__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_3__0__INTR, CYREG_GPIO_PRT2_INTR
.set analog_3__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_3__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_3__0__MASK, 0x04
.set analog_3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_3__0__PC, CYREG_GPIO_PRT2_PC
.set analog_3__0__PC2, CYREG_GPIO_PRT2_PC2
.set analog_3__0__PORT, 2
.set analog_3__0__PS, CYREG_GPIO_PRT2_PS
.set analog_3__0__SHIFT, 2
.set analog_3__DR, CYREG_GPIO_PRT2_DR
.set analog_3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_3__INTR, CYREG_GPIO_PRT2_INTR
.set analog_3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_3__MASK, 0x04
.set analog_3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_3__PC, CYREG_GPIO_PRT2_PC
.set analog_3__PC2, CYREG_GPIO_PRT2_PC2
.set analog_3__PORT, 2
.set analog_3__PS, CYREG_GPIO_PRT2_PS
.set analog_3__SHIFT, 2

/* analog_4 */
.set analog_4__0__DR, CYREG_GPIO_PRT2_DR
.set analog_4__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_4__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_4__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_4__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set analog_4__0__HSIOM_MASK, 0x0000F000
.set analog_4__0__HSIOM_SHIFT, 12
.set analog_4__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_4__0__INTR, CYREG_GPIO_PRT2_INTR
.set analog_4__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_4__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_4__0__MASK, 0x08
.set analog_4__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_4__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_4__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_4__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_4__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_4__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_4__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_4__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_4__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_4__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_4__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_4__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_4__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_4__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_4__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_4__0__PC, CYREG_GPIO_PRT2_PC
.set analog_4__0__PC2, CYREG_GPIO_PRT2_PC2
.set analog_4__0__PORT, 2
.set analog_4__0__PS, CYREG_GPIO_PRT2_PS
.set analog_4__0__SHIFT, 3
.set analog_4__DR, CYREG_GPIO_PRT2_DR
.set analog_4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_4__INTR, CYREG_GPIO_PRT2_INTR
.set analog_4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_4__MASK, 0x08
.set analog_4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_4__PC, CYREG_GPIO_PRT2_PC
.set analog_4__PC2, CYREG_GPIO_PRT2_PC2
.set analog_4__PORT, 2
.set analog_4__PS, CYREG_GPIO_PRT2_PS
.set analog_4__SHIFT, 3

/* analog_5 */
.set analog_5__0__DR, CYREG_GPIO_PRT2_DR
.set analog_5__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_5__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_5__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set analog_5__0__HSIOM_MASK, 0x000F0000
.set analog_5__0__HSIOM_SHIFT, 16
.set analog_5__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_5__0__INTR, CYREG_GPIO_PRT2_INTR
.set analog_5__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_5__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_5__0__MASK, 0x10
.set analog_5__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_5__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_5__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_5__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_5__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_5__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_5__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_5__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_5__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_5__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_5__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_5__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_5__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_5__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_5__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_5__0__PC, CYREG_GPIO_PRT2_PC
.set analog_5__0__PC2, CYREG_GPIO_PRT2_PC2
.set analog_5__0__PORT, 2
.set analog_5__0__PS, CYREG_GPIO_PRT2_PS
.set analog_5__0__SHIFT, 4
.set analog_5__DR, CYREG_GPIO_PRT2_DR
.set analog_5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_5__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_5__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_5__INTR, CYREG_GPIO_PRT2_INTR
.set analog_5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_5__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_5__MASK, 0x10
.set analog_5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_5__PC, CYREG_GPIO_PRT2_PC
.set analog_5__PC2, CYREG_GPIO_PRT2_PC2
.set analog_5__PORT, 2
.set analog_5__PS, CYREG_GPIO_PRT2_PS
.set analog_5__SHIFT, 4

/* analog_6 */
.set analog_6__0__DR, CYREG_GPIO_PRT2_DR
.set analog_6__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_6__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_6__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_6__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set analog_6__0__HSIOM_MASK, 0x0F000000
.set analog_6__0__HSIOM_SHIFT, 24
.set analog_6__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_6__0__INTR, CYREG_GPIO_PRT2_INTR
.set analog_6__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_6__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_6__0__MASK, 0x40
.set analog_6__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_6__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_6__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_6__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_6__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_6__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_6__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_6__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_6__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_6__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_6__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_6__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_6__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_6__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_6__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_6__0__PC, CYREG_GPIO_PRT2_PC
.set analog_6__0__PC2, CYREG_GPIO_PRT2_PC2
.set analog_6__0__PORT, 2
.set analog_6__0__PS, CYREG_GPIO_PRT2_PS
.set analog_6__0__SHIFT, 6
.set analog_6__DR, CYREG_GPIO_PRT2_DR
.set analog_6__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set analog_6__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set analog_6__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set analog_6__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_6__INTR, CYREG_GPIO_PRT2_INTR
.set analog_6__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set analog_6__INTSTAT, CYREG_GPIO_PRT2_INTR
.set analog_6__MASK, 0x40
.set analog_6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set analog_6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set analog_6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set analog_6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set analog_6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set analog_6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set analog_6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set analog_6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set analog_6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set analog_6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set analog_6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set analog_6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set analog_6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set analog_6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set analog_6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set analog_6__PC, CYREG_GPIO_PRT2_PC
.set analog_6__PC2, CYREG_GPIO_PRT2_PC2
.set analog_6__PORT, 2
.set analog_6__PS, CYREG_GPIO_PRT2_PS
.set analog_6__SHIFT, 6

/* BUT_SET_1 */
.set BUT_SET_1__0__DR, CYREG_GPIO_PRT5_DR
.set BUT_SET_1__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set BUT_SET_1__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set BUT_SET_1__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set BUT_SET_1__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set BUT_SET_1__0__HSIOM_MASK, 0x00000F00
.set BUT_SET_1__0__HSIOM_SHIFT, 8
.set BUT_SET_1__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_SET_1__0__INTR, CYREG_GPIO_PRT5_INTR
.set BUT_SET_1__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_SET_1__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set BUT_SET_1__0__MASK, 0x04
.set BUT_SET_1__0__PC, CYREG_GPIO_PRT5_PC
.set BUT_SET_1__0__PC2, CYREG_GPIO_PRT5_PC2
.set BUT_SET_1__0__PORT, 5
.set BUT_SET_1__0__PS, CYREG_GPIO_PRT5_PS
.set BUT_SET_1__0__SHIFT, 2
.set BUT_SET_1__DR, CYREG_GPIO_PRT5_DR
.set BUT_SET_1__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set BUT_SET_1__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set BUT_SET_1__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set BUT_SET_1__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_SET_1__INTR, CYREG_GPIO_PRT5_INTR
.set BUT_SET_1__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_SET_1__INTSTAT, CYREG_GPIO_PRT5_INTR
.set BUT_SET_1__MASK, 0x04
.set BUT_SET_1__PC, CYREG_GPIO_PRT5_PC
.set BUT_SET_1__PC2, CYREG_GPIO_PRT5_PC2
.set BUT_SET_1__PORT, 5
.set BUT_SET_1__PS, CYREG_GPIO_PRT5_PS
.set BUT_SET_1__SHIFT, 2

/* BUT_SET_2 */
.set BUT_SET_2__0__DR, CYREG_GPIO_PRT5_DR
.set BUT_SET_2__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set BUT_SET_2__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set BUT_SET_2__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set BUT_SET_2__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set BUT_SET_2__0__HSIOM_MASK, 0x0000F000
.set BUT_SET_2__0__HSIOM_SHIFT, 12
.set BUT_SET_2__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_SET_2__0__INTR, CYREG_GPIO_PRT5_INTR
.set BUT_SET_2__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_SET_2__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set BUT_SET_2__0__MASK, 0x08
.set BUT_SET_2__0__PC, CYREG_GPIO_PRT5_PC
.set BUT_SET_2__0__PC2, CYREG_GPIO_PRT5_PC2
.set BUT_SET_2__0__PORT, 5
.set BUT_SET_2__0__PS, CYREG_GPIO_PRT5_PS
.set BUT_SET_2__0__SHIFT, 3
.set BUT_SET_2__DR, CYREG_GPIO_PRT5_DR
.set BUT_SET_2__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set BUT_SET_2__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set BUT_SET_2__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set BUT_SET_2__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_SET_2__INTR, CYREG_GPIO_PRT5_INTR
.set BUT_SET_2__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_SET_2__INTSTAT, CYREG_GPIO_PRT5_INTR
.set BUT_SET_2__MASK, 0x08
.set BUT_SET_2__PC, CYREG_GPIO_PRT5_PC
.set BUT_SET_2__PC2, CYREG_GPIO_PRT5_PC2
.set BUT_SET_2__PORT, 5
.set BUT_SET_2__PS, CYREG_GPIO_PRT5_PS
.set BUT_SET_2__SHIFT, 3

/* ENCODER_1 */
.set ENCODER_1__0__DR, CYREG_GPIO_PRT7_DR
.set ENCODER_1__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set ENCODER_1__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set ENCODER_1__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set ENCODER_1__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set ENCODER_1__0__HSIOM_MASK, 0x0000000F
.set ENCODER_1__0__HSIOM_SHIFT, 0
.set ENCODER_1__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set ENCODER_1__0__INTR, CYREG_GPIO_PRT7_INTR
.set ENCODER_1__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set ENCODER_1__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set ENCODER_1__0__MASK, 0x01
.set ENCODER_1__0__PC, CYREG_GPIO_PRT7_PC
.set ENCODER_1__0__PC2, CYREG_GPIO_PRT7_PC2
.set ENCODER_1__0__PORT, 7
.set ENCODER_1__0__PS, CYREG_GPIO_PRT7_PS
.set ENCODER_1__0__SHIFT, 0
.set ENCODER_1__DR, CYREG_GPIO_PRT7_DR
.set ENCODER_1__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set ENCODER_1__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set ENCODER_1__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set ENCODER_1__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set ENCODER_1__INTR, CYREG_GPIO_PRT7_INTR
.set ENCODER_1__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set ENCODER_1__INTSTAT, CYREG_GPIO_PRT7_INTR
.set ENCODER_1__MASK, 0x01
.set ENCODER_1__PC, CYREG_GPIO_PRT7_PC
.set ENCODER_1__PC2, CYREG_GPIO_PRT7_PC2
.set ENCODER_1__PORT, 7
.set ENCODER_1__PS, CYREG_GPIO_PRT7_PS
.set ENCODER_1__SHIFT, 0

/* ENCODER_2 */
.set ENCODER_2__0__DR, CYREG_GPIO_PRT7_DR
.set ENCODER_2__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set ENCODER_2__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set ENCODER_2__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set ENCODER_2__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set ENCODER_2__0__HSIOM_MASK, 0x000000F0
.set ENCODER_2__0__HSIOM_SHIFT, 4
.set ENCODER_2__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set ENCODER_2__0__INTR, CYREG_GPIO_PRT7_INTR
.set ENCODER_2__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set ENCODER_2__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set ENCODER_2__0__MASK, 0x02
.set ENCODER_2__0__PC, CYREG_GPIO_PRT7_PC
.set ENCODER_2__0__PC2, CYREG_GPIO_PRT7_PC2
.set ENCODER_2__0__PORT, 7
.set ENCODER_2__0__PS, CYREG_GPIO_PRT7_PS
.set ENCODER_2__0__SHIFT, 1
.set ENCODER_2__DR, CYREG_GPIO_PRT7_DR
.set ENCODER_2__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set ENCODER_2__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set ENCODER_2__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set ENCODER_2__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set ENCODER_2__INTR, CYREG_GPIO_PRT7_INTR
.set ENCODER_2__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set ENCODER_2__INTSTAT, CYREG_GPIO_PRT7_INTR
.set ENCODER_2__MASK, 0x02
.set ENCODER_2__PC, CYREG_GPIO_PRT7_PC
.set ENCODER_2__PC2, CYREG_GPIO_PRT7_PC2
.set ENCODER_2__PORT, 7
.set ENCODER_2__PS, CYREG_GPIO_PRT7_PS
.set ENCODER_2__SHIFT, 1

/* LED_LATCH */
.set LED_LATCH__0__DR, CYREG_GPIO_PRT3_DR
.set LED_LATCH__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_LATCH__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_LATCH__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_LATCH__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_LATCH__0__HSIOM_MASK, 0xF0000000
.set LED_LATCH__0__HSIOM_SHIFT, 28
.set LED_LATCH__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_LATCH__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_LATCH__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_LATCH__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_LATCH__0__MASK, 0x80
.set LED_LATCH__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_LATCH__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_LATCH__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_LATCH__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_LATCH__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_LATCH__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_LATCH__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_LATCH__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_LATCH__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_LATCH__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_LATCH__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_LATCH__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_LATCH__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_LATCH__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_LATCH__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_LATCH__0__PC, CYREG_GPIO_PRT3_PC
.set LED_LATCH__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_LATCH__0__PORT, 3
.set LED_LATCH__0__PS, CYREG_GPIO_PRT3_PS
.set LED_LATCH__0__SHIFT, 7
.set LED_LATCH__DR, CYREG_GPIO_PRT3_DR
.set LED_LATCH__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_LATCH__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_LATCH__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_LATCH__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_LATCH__INTR, CYREG_GPIO_PRT3_INTR
.set LED_LATCH__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_LATCH__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_LATCH__MASK, 0x80
.set LED_LATCH__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_LATCH__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_LATCH__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_LATCH__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_LATCH__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_LATCH__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_LATCH__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_LATCH__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_LATCH__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_LATCH__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_LATCH__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_LATCH__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_LATCH__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_LATCH__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_LATCH__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_LATCH__PC, CYREG_GPIO_PRT3_PC
.set LED_LATCH__PC2, CYREG_GPIO_PRT3_PC2
.set LED_LATCH__PORT, 3
.set LED_LATCH__PS, CYREG_GPIO_PRT3_PS
.set LED_LATCH__SHIFT, 7

/* LED_SEG_1 */
.set LED_SEG_1__0__DR, CYREG_GPIO_PRT4_DR
.set LED_SEG_1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_SEG_1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_SEG_1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_SEG_1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set LED_SEG_1__0__HSIOM_MASK, 0x0000000F
.set LED_SEG_1__0__HSIOM_SHIFT, 0
.set LED_SEG_1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_1__0__INTR, CYREG_GPIO_PRT4_INTR
.set LED_SEG_1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_SEG_1__0__MASK, 0x01
.set LED_SEG_1__0__PC, CYREG_GPIO_PRT4_PC
.set LED_SEG_1__0__PC2, CYREG_GPIO_PRT4_PC2
.set LED_SEG_1__0__PORT, 4
.set LED_SEG_1__0__PS, CYREG_GPIO_PRT4_PS
.set LED_SEG_1__0__SHIFT, 0
.set LED_SEG_1__DR, CYREG_GPIO_PRT4_DR
.set LED_SEG_1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_SEG_1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_SEG_1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_SEG_1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_1__INTR, CYREG_GPIO_PRT4_INTR
.set LED_SEG_1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_SEG_1__MASK, 0x01
.set LED_SEG_1__PC, CYREG_GPIO_PRT4_PC
.set LED_SEG_1__PC2, CYREG_GPIO_PRT4_PC2
.set LED_SEG_1__PORT, 4
.set LED_SEG_1__PS, CYREG_GPIO_PRT4_PS
.set LED_SEG_1__SHIFT, 0

/* LED_SEG_2 */
.set LED_SEG_2__0__DR, CYREG_GPIO_PRT4_DR
.set LED_SEG_2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_SEG_2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_SEG_2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_SEG_2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set LED_SEG_2__0__HSIOM_MASK, 0x000000F0
.set LED_SEG_2__0__HSIOM_SHIFT, 4
.set LED_SEG_2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_2__0__INTR, CYREG_GPIO_PRT4_INTR
.set LED_SEG_2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_SEG_2__0__MASK, 0x02
.set LED_SEG_2__0__PC, CYREG_GPIO_PRT4_PC
.set LED_SEG_2__0__PC2, CYREG_GPIO_PRT4_PC2
.set LED_SEG_2__0__PORT, 4
.set LED_SEG_2__0__PS, CYREG_GPIO_PRT4_PS
.set LED_SEG_2__0__SHIFT, 1
.set LED_SEG_2__DR, CYREG_GPIO_PRT4_DR
.set LED_SEG_2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_SEG_2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_SEG_2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_SEG_2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_2__INTR, CYREG_GPIO_PRT4_INTR
.set LED_SEG_2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_SEG_2__MASK, 0x02
.set LED_SEG_2__PC, CYREG_GPIO_PRT4_PC
.set LED_SEG_2__PC2, CYREG_GPIO_PRT4_PC2
.set LED_SEG_2__PORT, 4
.set LED_SEG_2__PS, CYREG_GPIO_PRT4_PS
.set LED_SEG_2__SHIFT, 1

/* LED_SEG_3 */
.set LED_SEG_3__0__DR, CYREG_GPIO_PRT4_DR
.set LED_SEG_3__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_SEG_3__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_SEG_3__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_SEG_3__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set LED_SEG_3__0__HSIOM_MASK, 0x00000F00
.set LED_SEG_3__0__HSIOM_SHIFT, 8
.set LED_SEG_3__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_3__0__INTR, CYREG_GPIO_PRT4_INTR
.set LED_SEG_3__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_3__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_SEG_3__0__MASK, 0x04
.set LED_SEG_3__0__PC, CYREG_GPIO_PRT4_PC
.set LED_SEG_3__0__PC2, CYREG_GPIO_PRT4_PC2
.set LED_SEG_3__0__PORT, 4
.set LED_SEG_3__0__PS, CYREG_GPIO_PRT4_PS
.set LED_SEG_3__0__SHIFT, 2
.set LED_SEG_3__DR, CYREG_GPIO_PRT4_DR
.set LED_SEG_3__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_SEG_3__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_SEG_3__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_SEG_3__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_3__INTR, CYREG_GPIO_PRT4_INTR
.set LED_SEG_3__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_3__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_SEG_3__MASK, 0x04
.set LED_SEG_3__PC, CYREG_GPIO_PRT4_PC
.set LED_SEG_3__PC2, CYREG_GPIO_PRT4_PC2
.set LED_SEG_3__PORT, 4
.set LED_SEG_3__PS, CYREG_GPIO_PRT4_PS
.set LED_SEG_3__SHIFT, 2

/* LED_SEG_4 */
.set LED_SEG_4__0__DR, CYREG_GPIO_PRT4_DR
.set LED_SEG_4__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_SEG_4__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_SEG_4__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_SEG_4__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set LED_SEG_4__0__HSIOM_MASK, 0x0000F000
.set LED_SEG_4__0__HSIOM_SHIFT, 12
.set LED_SEG_4__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_4__0__INTR, CYREG_GPIO_PRT4_INTR
.set LED_SEG_4__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_4__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_SEG_4__0__MASK, 0x08
.set LED_SEG_4__0__PC, CYREG_GPIO_PRT4_PC
.set LED_SEG_4__0__PC2, CYREG_GPIO_PRT4_PC2
.set LED_SEG_4__0__PORT, 4
.set LED_SEG_4__0__PS, CYREG_GPIO_PRT4_PS
.set LED_SEG_4__0__SHIFT, 3
.set LED_SEG_4__DR, CYREG_GPIO_PRT4_DR
.set LED_SEG_4__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set LED_SEG_4__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set LED_SEG_4__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set LED_SEG_4__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_4__INTR, CYREG_GPIO_PRT4_INTR
.set LED_SEG_4__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set LED_SEG_4__INTSTAT, CYREG_GPIO_PRT4_INTR
.set LED_SEG_4__MASK, 0x08
.set LED_SEG_4__PC, CYREG_GPIO_PRT4_PC
.set LED_SEG_4__PC2, CYREG_GPIO_PRT4_PC2
.set LED_SEG_4__PORT, 4
.set LED_SEG_4__PS, CYREG_GPIO_PRT4_PS
.set LED_SEG_4__SHIFT, 3

/* OUT_ROLE_1 */
.set OUT_ROLE_1__0__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set OUT_ROLE_1__0__HSIOM_MASK, 0x0000000F
.set OUT_ROLE_1__0__HSIOM_SHIFT, 0
.set OUT_ROLE_1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_1__0__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_1__0__MASK, 0x01
.set OUT_ROLE_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_1__0__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_1__0__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_1__0__PORT, 0
.set OUT_ROLE_1__0__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_1__0__SHIFT, 0
.set OUT_ROLE_1__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_1__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_1__MASK, 0x01
.set OUT_ROLE_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_1__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_1__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_1__PORT, 0
.set OUT_ROLE_1__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_1__SHIFT, 0

/* OUT_ROLE_2 */
.set OUT_ROLE_2__0__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set OUT_ROLE_2__0__HSIOM_MASK, 0x000000F0
.set OUT_ROLE_2__0__HSIOM_SHIFT, 4
.set OUT_ROLE_2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_2__0__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_2__0__MASK, 0x02
.set OUT_ROLE_2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_2__0__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_2__0__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_2__0__PORT, 0
.set OUT_ROLE_2__0__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_2__0__SHIFT, 1
.set OUT_ROLE_2__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_2__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_2__MASK, 0x02
.set OUT_ROLE_2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_2__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_2__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_2__PORT, 0
.set OUT_ROLE_2__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_2__SHIFT, 1

/* OUT_ROLE_3 */
.set OUT_ROLE_3__0__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_3__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_3__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_3__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set OUT_ROLE_3__0__HSIOM_MASK, 0x00000F00
.set OUT_ROLE_3__0__HSIOM_SHIFT, 8
.set OUT_ROLE_3__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_3__0__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_3__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_3__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_3__0__MASK, 0x04
.set OUT_ROLE_3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_3__0__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_3__0__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_3__0__PORT, 0
.set OUT_ROLE_3__0__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_3__0__SHIFT, 2
.set OUT_ROLE_3__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_3__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_3__MASK, 0x04
.set OUT_ROLE_3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_3__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_3__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_3__PORT, 0
.set OUT_ROLE_3__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_3__SHIFT, 2

/* OUT_ROLE_4 */
.set OUT_ROLE_4__0__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_4__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_4__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_4__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set OUT_ROLE_4__0__HSIOM_MASK, 0x0000F000
.set OUT_ROLE_4__0__HSIOM_SHIFT, 12
.set OUT_ROLE_4__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_4__0__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_4__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_4__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_4__0__MASK, 0x08
.set OUT_ROLE_4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_4__0__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_4__0__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_4__0__PORT, 0
.set OUT_ROLE_4__0__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_4__0__SHIFT, 3
.set OUT_ROLE_4__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_4__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_4__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_4__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_4__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_4__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_4__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_4__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_4__MASK, 0x08
.set OUT_ROLE_4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_4__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_4__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_4__PORT, 0
.set OUT_ROLE_4__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_4__SHIFT, 3

/* OUT_ROLE_5 */
.set OUT_ROLE_5__0__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_5__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_5__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_5__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_5__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set OUT_ROLE_5__0__HSIOM_MASK, 0x000F0000
.set OUT_ROLE_5__0__HSIOM_SHIFT, 16
.set OUT_ROLE_5__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_5__0__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_5__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_5__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_5__0__MASK, 0x10
.set OUT_ROLE_5__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_5__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_5__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_5__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_5__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_5__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_5__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_5__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_5__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_5__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_5__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_5__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_5__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_5__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_5__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_5__0__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_5__0__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_5__0__PORT, 0
.set OUT_ROLE_5__0__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_5__0__SHIFT, 4
.set OUT_ROLE_5__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_5__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_5__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_5__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_5__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_5__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_5__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_5__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_5__MASK, 0x10
.set OUT_ROLE_5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_5__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_5__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_5__PORT, 0
.set OUT_ROLE_5__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_5__SHIFT, 4

/* OUT_ROLE_6 */
.set OUT_ROLE_6__0__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_6__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_6__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_6__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_6__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set OUT_ROLE_6__0__HSIOM_MASK, 0x00F00000
.set OUT_ROLE_6__0__HSIOM_SHIFT, 20
.set OUT_ROLE_6__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_6__0__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_6__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_6__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_6__0__MASK, 0x20
.set OUT_ROLE_6__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_6__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_6__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_6__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_6__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_6__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_6__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_6__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_6__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_6__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_6__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_6__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_6__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_6__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_6__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_6__0__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_6__0__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_6__0__PORT, 0
.set OUT_ROLE_6__0__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_6__0__SHIFT, 5
.set OUT_ROLE_6__DR, CYREG_GPIO_PRT0_DR
.set OUT_ROLE_6__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set OUT_ROLE_6__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set OUT_ROLE_6__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set OUT_ROLE_6__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_6__INTR, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_6__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set OUT_ROLE_6__INTSTAT, CYREG_GPIO_PRT0_INTR
.set OUT_ROLE_6__MASK, 0x20
.set OUT_ROLE_6__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OUT_ROLE_6__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OUT_ROLE_6__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OUT_ROLE_6__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OUT_ROLE_6__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OUT_ROLE_6__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OUT_ROLE_6__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OUT_ROLE_6__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OUT_ROLE_6__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OUT_ROLE_6__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OUT_ROLE_6__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OUT_ROLE_6__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OUT_ROLE_6__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OUT_ROLE_6__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OUT_ROLE_6__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OUT_ROLE_6__PC, CYREG_GPIO_PRT0_PC
.set OUT_ROLE_6__PC2, CYREG_GPIO_PRT0_PC2
.set OUT_ROLE_6__PORT, 0
.set OUT_ROLE_6__PS, CYREG_GPIO_PRT0_PS
.set OUT_ROLE_6__SHIFT, 5

/* BUT_TURN_ON */
.set BUT_TURN_ON__0__DR, CYREG_GPIO_PRT1_DR
.set BUT_TURN_ON__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BUT_TURN_ON__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BUT_TURN_ON__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BUT_TURN_ON__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BUT_TURN_ON__0__HSIOM_MASK, 0x0000000F
.set BUT_TURN_ON__0__HSIOM_SHIFT, 0
.set BUT_TURN_ON__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BUT_TURN_ON__0__INTR, CYREG_GPIO_PRT1_INTR
.set BUT_TURN_ON__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BUT_TURN_ON__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BUT_TURN_ON__0__MASK, 0x01
.set BUT_TURN_ON__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BUT_TURN_ON__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BUT_TURN_ON__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BUT_TURN_ON__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BUT_TURN_ON__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BUT_TURN_ON__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BUT_TURN_ON__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BUT_TURN_ON__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BUT_TURN_ON__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BUT_TURN_ON__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BUT_TURN_ON__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BUT_TURN_ON__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BUT_TURN_ON__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BUT_TURN_ON__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BUT_TURN_ON__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BUT_TURN_ON__0__PC, CYREG_GPIO_PRT1_PC
.set BUT_TURN_ON__0__PC2, CYREG_GPIO_PRT1_PC2
.set BUT_TURN_ON__0__PORT, 1
.set BUT_TURN_ON__0__PS, CYREG_GPIO_PRT1_PS
.set BUT_TURN_ON__0__SHIFT, 0
.set BUT_TURN_ON__DR, CYREG_GPIO_PRT1_DR
.set BUT_TURN_ON__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BUT_TURN_ON__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BUT_TURN_ON__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BUT_TURN_ON__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BUT_TURN_ON__INTR, CYREG_GPIO_PRT1_INTR
.set BUT_TURN_ON__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BUT_TURN_ON__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BUT_TURN_ON__MASK, 0x01
.set BUT_TURN_ON__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BUT_TURN_ON__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BUT_TURN_ON__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BUT_TURN_ON__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BUT_TURN_ON__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BUT_TURN_ON__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BUT_TURN_ON__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BUT_TURN_ON__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BUT_TURN_ON__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BUT_TURN_ON__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BUT_TURN_ON__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BUT_TURN_ON__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BUT_TURN_ON__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BUT_TURN_ON__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BUT_TURN_ON__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BUT_TURN_ON__PC, CYREG_GPIO_PRT1_PC
.set BUT_TURN_ON__PC2, CYREG_GPIO_PRT1_PC2
.set BUT_TURN_ON__PORT, 1
.set BUT_TURN_ON__PS, CYREG_GPIO_PRT1_PS
.set BUT_TURN_ON__SHIFT, 0

/* BUT_TURN_OFF */
.set BUT_TURN_OFF__0__DR, CYREG_GPIO_PRT5_DR
.set BUT_TURN_OFF__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set BUT_TURN_OFF__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set BUT_TURN_OFF__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set BUT_TURN_OFF__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set BUT_TURN_OFF__0__HSIOM_MASK, 0x00F00000
.set BUT_TURN_OFF__0__HSIOM_SHIFT, 20
.set BUT_TURN_OFF__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_TURN_OFF__0__INTR, CYREG_GPIO_PRT5_INTR
.set BUT_TURN_OFF__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_TURN_OFF__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set BUT_TURN_OFF__0__MASK, 0x20
.set BUT_TURN_OFF__0__PC, CYREG_GPIO_PRT5_PC
.set BUT_TURN_OFF__0__PC2, CYREG_GPIO_PRT5_PC2
.set BUT_TURN_OFF__0__PORT, 5
.set BUT_TURN_OFF__0__PS, CYREG_GPIO_PRT5_PS
.set BUT_TURN_OFF__0__SHIFT, 5
.set BUT_TURN_OFF__DR, CYREG_GPIO_PRT5_DR
.set BUT_TURN_OFF__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set BUT_TURN_OFF__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set BUT_TURN_OFF__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set BUT_TURN_OFF__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_TURN_OFF__INTR, CYREG_GPIO_PRT5_INTR
.set BUT_TURN_OFF__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set BUT_TURN_OFF__INTSTAT, CYREG_GPIO_PRT5_INTR
.set BUT_TURN_OFF__MASK, 0x20
.set BUT_TURN_OFF__PC, CYREG_GPIO_PRT5_PC
.set BUT_TURN_OFF__PC2, CYREG_GPIO_PRT5_PC2
.set BUT_TURN_OFF__PORT, 5
.set BUT_TURN_OFF__PS, CYREG_GPIO_PRT5_PS
.set BUT_TURN_OFF__SHIFT, 5

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
