==39576== Cachegrind, a cache and branch-prediction profiler
==39576== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39576== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39576== Command: ./sift .
==39576== 
--39576-- warning: L3 cache found, using its data for the LL simulation.
--39576-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39576-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39576== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39576== (see section Limitations in user manual)
==39576== NOTE: further instances of this message will not be shown
==39576== 
==39576== I   refs:      3,167,698,646
==39576== I1  misses:            1,822
==39576== LLi misses:            1,817
==39576== I1  miss rate:          0.00%
==39576== LLi miss rate:          0.00%
==39576== 
==39576== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39576== D1  misses:        3,956,536  (  2,204,132 rd   +   1,752,404 wr)
==39576== LLd misses:        3,897,773  (  2,150,137 rd   +   1,747,636 wr)
==39576== D1  miss rate:           0.4% (        0.3%     +         0.6%  )
==39576== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39576== 
==39576== LL refs:           3,958,358  (  2,205,954 rd   +   1,752,404 wr)
==39576== LL misses:         3,899,590  (  2,151,954 rd   +   1,747,636 wr)
==39576== LL miss rate:            0.1% (        0.1%     +         0.6%  )
