// Seed: 175448670
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[-1] = id_2;
endmodule
module module_1 #(
    parameter id_12 = 32'd20,
    parameter id_21 = 32'd46,
    parameter id_25 = 32'd36,
    parameter id_26 = 32'd58,
    parameter id_9  = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    _id_26
);
  output wire _id_26;
  input wire _id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire _id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  module_0 modCall_1 (
      id_6,
      id_17
  );
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire _id_12;
  input wire id_11;
  output wire id_10;
  input wire _id_9;
  output wire id_8;
  inout wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [id_26 : -1 'b0] id_27;
  wire [-1 : id_9  +  id_25] id_28;
  final begin : LABEL_0
    $signed(48);
    ;
  end
  assign id_6[(id_12==-1) : id_21] = 1'h0;
  parameter id_29 = "";
  assign id_16 = id_25;
  wire id_30;
endmodule
