[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11128       tick       4233191       1583174       1542746       4233191 
      2  11128       tick       6838311       2694876       2674970       6838311 
      3  11128       tick       6857587       2695868       2676666       6857587 
      4  11128       tick       6820953       2689015       2661122       6820953 
      5  11128       tick       6843185       2693886       2675513       6843185 
      6  11128       tick       6817357       2687564       2667661       6817357 
      7  11128       tick       6824089       2692828       2674670       6824089 
      8  11128       tick       6826422       2691393       2672532       6826422 
      9  11128       tick       6826116       2693774       2674945       6826116 
     10  11128       tick       6832903       2692935       2677067       6832903 
     11  11128       tick       6817391       2692773       2676472       6817391 
     12  11128       tick       6819260       2691878       2672044       6819260 
     13  11128       tick       6838526       2694792       2677504       6838526 
     14  11128       tick       6838768       2693751       2676794       6838768 
     15  11128       tick       6819310       2690895       2672797       6819310 
     16  11128       tick       6845382       2694536       2671607       6845382 
     17  11128       tick       6815264       2692026       2673414       6815264 
     18  11128       tick       6843556       2694710       2676521       6843556 
     19  11128       tick       6836481       2692352       2673609       6836481 
     20  11128       exit       3813076       1501818       1487318       3813076 
