

================================================================
== Vivado HLS Report for 'curved_kernel'
================================================================
* Date:           Wed Apr 12 17:47:33 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        curved_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.89|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+------+-----+------+---------+
        |                    |         |   Latency  |  Interval  | Pipeline|
        |      Instance      |  Module | min |  max | min |  max |   Type  |
        +--------------------+---------+-----+------+-----+------+---------+
        |grp_compute_fu_548  |compute  |    1|  2424|    1|  2424|   none  |
        |grp_store_fu_597    |store    |    1|  1302|    1|  1302|   none  |
        |grp_load_fu_612     |load     |    1|  1281|    1|  1281|   none  |
        +--------------------+---------+-----+------+-----+------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    12|    12|         2|          1|          1|    12|    yes   |
        |- Loop 2  |  1152|  1152|       130|          1|          1|  1024|    yes   |
        |- Loop 3  |    12|    12|         2|          1|          1|    12|    yes   |
        |- Loop 4  |  1152|  1152|       130|          1|          1|  1024|    yes   |
        |- Loop 5  |     ?|     ?| 4 ~ 2427 |          -|          -|     ?|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     471|
|FIFO             |        -|      -|       -|       -|
|Instance         |        6|     28|   21324|   15561|
|Memory           |       26|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1457|
|Register         |        -|      -|    2343|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       32|     28|   23667|   17585|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|   ~0  |       2|       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-------+-------+-------+
    |              Instance              |             Module             | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------------------+--------------------------------+---------+-------+-------+-------+
    |grp_compute_fu_548                  |compute                         |        0|     22|  17099|  10527|
    |curved_kernel_control_s_axi_U       |curved_kernel_control_s_axi     |        0|      0|    544|    936|
    |curved_kernel_gmem1_m_axi_U         |curved_kernel_gmem1_m_axi       |        2|      0|    537|    677|
    |curved_kernel_gmem2_m_axi_U         |curved_kernel_gmem2_m_axi       |        2|      0|    537|    677|
    |curved_kernel_gmem3_m_axi_U         |curved_kernel_gmem3_m_axi       |        2|      0|    537|    677|
    |curved_kernel_mul_32s_32s_32_7_U85  |curved_kernel_mul_32s_32s_32_7  |        0|      4|      0|      0|
    |grp_load_fu_612                     |load                            |        0|      0|    799|    914|
    |grp_store_fu_597                    |store                           |        0|      2|   1271|   1153|
    +------------------------------------+--------------------------------+---------+-------+-------+-------+
    |Total                               |                                |        6|     28|  21324|  15561|
    +------------------------------------+--------------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |curve_0_U       |curved_kernel_curve_0       |        1|  0|   0|  1024|    8|     1|         8192|
    |curve_1_U       |curved_kernel_curve_0       |        1|  0|   0|  1024|    8|     1|         8192|
    |curve_2_U       |curved_kernel_curve_0       |        1|  0|   0|  1024|    8|     1|         8192|
    |curve_3_U       |curved_kernel_curve_0       |        1|  0|   0|  1024|    8|     1|         8192|
    |curve_4_U       |curved_kernel_curve_0       |        1|  0|   0|  1024|    8|     1|         8192|
    |curve_5_U       |curved_kernel_curve_0       |        1|  0|   0|  1024|    8|     1|         8192|
    |input_0_0_U     |curved_kernel_input_0_0     |        2|  0|   0|  2048|   16|     1|        32768|
    |input_0_1_U     |curved_kernel_input_0_0     |        2|  0|   0|  2048|   16|     1|        32768|
    |input_1_0_U     |curved_kernel_input_0_0     |        2|  0|   0|  2048|   16|     1|        32768|
    |input_1_1_U     |curved_kernel_input_0_0     |        2|  0|   0|  2048|   16|     1|        32768|
    |output_0_0_0_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    |output_0_0_1_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    |output_0_1_0_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    |output_0_1_1_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    |output_0_2_0_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    |output_0_2_1_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    |output_1_0_0_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    |output_1_0_1_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    |output_1_1_0_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    |output_1_1_1_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    |output_1_2_0_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    |output_1_2_1_U  |curved_kernel_output_0_0_0  |        1|  0|   0|  2048|    8|     1|        16384|
    +----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                            |       26|  0|   0| 38912|  208|    22|       376832|
    +----------------+----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |curve_index_1_1_fu_917_p2           |     +    |      0|  0|  11|          11|           1|
    |curve_index_1_fu_775_p2             |     +    |      0|  0|  11|          11|           1|
    |grp_fu_624_p2                       |     +    |      0|  0|  32|          32|           2|
    |grp_fu_630_p2                       |     +    |      0|  0|  32|          32|           3|
    |matrix_index_1_1_fu_845_p2          |     +    |      0|  0|   4|           4|           1|
    |matrix_index_1_fu_703_p2            |     +    |      0|  0|   4|           4|           1|
    |tile_index_1_fu_1004_p2             |     +    |      0|  0|  31|           1|          31|
    |tmp_fu_981_p2                       |     +    |      0|  0|  32|          32|           2|
    |tmp_s_fu_986_p2                     |     +    |      0|  0|  32|          32|           1|
    |var_curve4_sum1_fu_937_p2           |     +    |      0|  0|  64|          64|          64|
    |var_curve4_sum_fu_795_p2            |     +    |      0|  0|  64|          64|          64|
    |ap_block_state132_io                |    and   |      0|  0|   1|           1|           1|
    |ap_block_state258                   |    and   |      0|  0|   1|           1|           1|
    |ap_block_state391_io                |    and   |      0|  0|   1|           1|           1|
    |ap_block_state517                   |    and   |      0|  0|   1|           1|           1|
    |compute_flag_fu_1026_p2             |    and   |      0|  0|   1|           1|           1|
    |exitcond1_1_fu_839_p2               |   icmp   |      0|  0|   2|           4|           4|
    |exitcond1_fu_697_p2                 |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_1_fu_911_p2                |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_769_p2                  |   icmp   |      0|  0|   5|          11|          12|
    |load_flag_fu_1010_p2                |   icmp   |      0|  0|  11|          32|          32|
    |store_flag_fu_1042_p2               |   icmp   |      0|  0|  10|          30|           1|
    |tmp_3_fu_999_p2                     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_fu_1015_p2                    |   icmp   |      0|  0|  11|          31|           1|
    |tmp_5_fu_1021_p2                    |   icmp   |      0|  0|  11|          32|          32|
    |var_curve_load_fu_822_p2            |   lshr   |      0|  0|  38|          16|          16|
    |var_curve_load_s_fu_964_p2          |   lshr   |      0|  0|  38|          16|          16|
    |ap_block_state523_subcall_not_done  |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0                       |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp1                       |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp2                       |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp3                       |    or    |      0|  0|   1|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 471|         516|         343|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  774|        265|    1|        265|
    |ap_enable_reg_pp1_iter129      |    1|          2|    1|          2|
    |ap_enable_reg_pp3_iter129      |    1|          2|    1|          2|
    |ap_sig_ioackin_gmem3_ARREADY   |    1|          2|    1|          2|
    |curve_0_address0               |   10|          3|   10|         30|
    |curve_0_ce0                    |    1|          3|    1|          3|
    |curve_1_address0               |   10|          3|   10|         30|
    |curve_1_ce0                    |    1|          3|    1|          3|
    |curve_2_address0               |   10|          3|   10|         30|
    |curve_2_ce0                    |    1|          3|    1|          3|
    |curve_3_address0               |   10|          3|   10|         30|
    |curve_3_ce0                    |    1|          3|    1|          3|
    |curve_4_address0               |   10|          3|   10|         30|
    |curve_4_ce0                    |    1|          3|    1|          3|
    |curve_5_address0               |   10|          3|   10|         30|
    |curve_5_ce0                    |    1|          3|    1|          3|
    |curve_index_phi_fu_504_p4      |   11|          2|   11|         22|
    |curve_index_reg_500            |   11|          2|   11|         22|
    |curve_index_s_phi_fu_528_p4    |   11|          2|   11|         22|
    |curve_index_s_reg_524          |   11|          2|   11|         22|
    |gmem1_AWVALID                  |    1|          2|    1|          2|
    |gmem1_BREADY                   |    1|          2|    1|          2|
    |gmem1_WVALID                   |    1|          2|    1|          2|
    |gmem2_ARVALID                  |    1|          2|    1|          2|
    |gmem2_RREADY                   |    1|          2|    1|          2|
    |gmem3_ARADDR                   |   64|          4|   64|        256|
    |gmem3_ARLEN                    |   32|          3|   32|         96|
    |gmem3_blk_n_AR                 |    1|          2|    1|          2|
    |gmem3_blk_n_R                  |    1|          2|    1|          2|
    |grp_compute_fu_548_input_0_q0  |   16|          3|   16|         48|
    |grp_compute_fu_548_input_1_q0  |   16|          3|   16|         48|
    |grp_compute_fu_548_tile_index  |   32|          3|   32|         96|
    |grp_store_fu_597_from_0_0_q0   |    8|          3|    8|         24|
    |grp_store_fu_597_from_0_0_q1   |    8|          3|    8|         24|
    |grp_store_fu_597_from_0_1_q0   |    8|          3|    8|         24|
    |grp_store_fu_597_from_0_1_q1   |    8|          3|    8|         24|
    |grp_store_fu_597_from_1_0_q0   |    8|          3|    8|         24|
    |grp_store_fu_597_from_1_0_q1   |    8|          3|    8|         24|
    |grp_store_fu_597_from_1_1_q0   |    8|          3|    8|         24|
    |grp_store_fu_597_from_1_1_q1   |    8|          3|    8|         24|
    |grp_store_fu_597_from_2_0_q0   |    8|          3|    8|         24|
    |grp_store_fu_597_from_2_0_q1   |    8|          3|    8|         24|
    |grp_store_fu_597_from_2_1_q0   |    8|          3|    8|         24|
    |grp_store_fu_597_from_2_1_q1   |    8|          3|    8|         24|
    |grp_store_fu_597_tile_index    |   32|          3|   32|         96|
    |input_0_0_address0             |   11|          3|   11|         33|
    |input_0_0_ce0                  |    1|          3|    1|          3|
    |input_0_0_ce1                  |    1|          2|    1|          2|
    |input_0_0_we0                  |    1|          2|    1|          2|
    |input_0_0_we1                  |    1|          2|    1|          2|
    |input_0_1_address0             |   11|          3|   11|         33|
    |input_0_1_ce0                  |    1|          3|    1|          3|
    |input_0_1_ce1                  |    1|          2|    1|          2|
    |input_0_1_we0                  |    1|          2|    1|          2|
    |input_0_1_we1                  |    1|          2|    1|          2|
    |input_1_0_address0             |   11|          3|   11|         33|
    |input_1_0_ce0                  |    1|          3|    1|          3|
    |input_1_0_ce1                  |    1|          2|    1|          2|
    |input_1_0_we0                  |    1|          2|    1|          2|
    |input_1_0_we1                  |    1|          2|    1|          2|
    |input_1_1_address0             |   11|          3|   11|         33|
    |input_1_1_ce0                  |    1|          3|    1|          3|
    |input_1_1_ce1                  |    1|          2|    1|          2|
    |input_1_1_we0                  |    1|          2|    1|          2|
    |input_1_1_we1                  |    1|          2|    1|          2|
    |matrix_index_phi_fu_492_p4     |    4|          2|    4|          8|
    |matrix_index_reg_488           |    4|          2|    4|          8|
    |matrix_index_s_phi_fu_516_p4   |    4|          2|    4|          8|
    |matrix_index_s_reg_512         |    4|          2|    4|          8|
    |output_0_0_0_address0          |   11|          3|   11|         33|
    |output_0_0_0_ce0               |    1|          3|    1|          3|
    |output_0_0_0_ce1               |    1|          2|    1|          2|
    |output_0_0_0_we0               |    1|          2|    1|          2|
    |output_0_0_1_address0          |   11|          3|   11|         33|
    |output_0_0_1_ce0               |    1|          3|    1|          3|
    |output_0_0_1_ce1               |    1|          2|    1|          2|
    |output_0_0_1_we0               |    1|          2|    1|          2|
    |output_0_1_0_address0          |   11|          3|   11|         33|
    |output_0_1_0_ce0               |    1|          3|    1|          3|
    |output_0_1_0_ce1               |    1|          2|    1|          2|
    |output_0_1_0_we0               |    1|          2|    1|          2|
    |output_0_1_1_address0          |   11|          3|   11|         33|
    |output_0_1_1_ce0               |    1|          3|    1|          3|
    |output_0_1_1_ce1               |    1|          2|    1|          2|
    |output_0_1_1_we0               |    1|          2|    1|          2|
    |output_0_2_0_address0          |   11|          3|   11|         33|
    |output_0_2_0_ce0               |    1|          3|    1|          3|
    |output_0_2_0_ce1               |    1|          2|    1|          2|
    |output_0_2_0_we0               |    1|          2|    1|          2|
    |output_0_2_1_address0          |   11|          3|   11|         33|
    |output_0_2_1_ce0               |    1|          3|    1|          3|
    |output_0_2_1_ce1               |    1|          2|    1|          2|
    |output_0_2_1_we0               |    1|          2|    1|          2|
    |output_1_0_0_address0          |   11|          3|   11|         33|
    |output_1_0_0_ce0               |    1|          3|    1|          3|
    |output_1_0_0_ce1               |    1|          2|    1|          2|
    |output_1_0_0_we0               |    1|          2|    1|          2|
    |output_1_0_1_address0          |   11|          3|   11|         33|
    |output_1_0_1_ce0               |    1|          3|    1|          3|
    |output_1_0_1_ce1               |    1|          2|    1|          2|
    |output_1_0_1_we0               |    1|          2|    1|          2|
    |output_1_1_0_address0          |   11|          3|   11|         33|
    |output_1_1_0_ce0               |    1|          3|    1|          3|
    |output_1_1_0_ce1               |    1|          2|    1|          2|
    |output_1_1_0_we0               |    1|          2|    1|          2|
    |output_1_1_1_address0          |   11|          3|   11|         33|
    |output_1_1_1_ce0               |    1|          3|    1|          3|
    |output_1_1_1_ce1               |    1|          2|    1|          2|
    |output_1_1_1_we0               |    1|          2|    1|          2|
    |output_1_2_0_address0          |   11|          3|   11|         33|
    |output_1_2_0_ce0               |    1|          3|    1|          3|
    |output_1_2_0_ce1               |    1|          2|    1|          2|
    |output_1_2_0_we0               |    1|          2|    1|          2|
    |output_1_2_1_address0          |   11|          3|   11|         33|
    |output_1_2_1_ce0               |    1|          3|    1|          3|
    |output_1_2_1_ce1               |    1|          2|    1|          2|
    |output_1_2_1_we0               |    1|          2|    1|          2|
    |tile_index_reg_536             |   31|          2|   31|         62|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1457|        562|  684|       2241|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |  264|   0|  264|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter100             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter101             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter102             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter103             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter104             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter105             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter106             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter107             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter108             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter109             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter110             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter111             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter112             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter113             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter114             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter115             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter116             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter117             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter118             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter119             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter120             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter121             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter122             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter123             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter124             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter125             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter126             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter127             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter128             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter129             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter60              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter61              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter62              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter63              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter64              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter65              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter66              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter67              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter68              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter69              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter70              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter71              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter72              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter73              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter74              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter75              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter76              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter77              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter78              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter79              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter80              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter81              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter82              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter83              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter84              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter85              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter86              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter87              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter88              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter89              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter90              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter91              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter92              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter93              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter94              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter95              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter96              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter97              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter98              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter99              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter100             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter101             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter102             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter103             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter104             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter105             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter106             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter107             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter108             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter109             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter110             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter111             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter112             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter113             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter114             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter115             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter116             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter117             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter118             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter119             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter120             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter121             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter122             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter123             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter124             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter125             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter126             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter127             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter128             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter129             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter16              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter17              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter18              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter19              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter20              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter21              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter22              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter23              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter24              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter25              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter26              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter27              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter28              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter29              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter30              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter31              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter32              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter33              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter34              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter35              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter36              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter37              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter38              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter39              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter40              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter41              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter42              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter43              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter44              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter45              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter46              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter47              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter48              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter49              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter50              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter51              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter52              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter53              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter54              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter55              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter56              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter57              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter58              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter59              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter60              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter61              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter62              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter63              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter64              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter65              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter66              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter67              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter68              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter69              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter70              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter71              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter72              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter73              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter74              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter75              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter76              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter77              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter78              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter79              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter80              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter81              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter82              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter83              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter84              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter85              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter86              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter87              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter88              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter89              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter90              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter91              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter92              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter93              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter94              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter95              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter96              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter97              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter98              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter99              |    1|   0|    1|          0|
    |ap_reg_grp_compute_fu_548_ap_start    |    1|   0|    1|          0|
    |ap_reg_grp_load_fu_612_ap_start       |    1|   0|    1|          0|
    |ap_reg_grp_store_fu_597_ap_start      |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem3_ARREADY          |    1|   0|    1|          0|
    |ap_rst_n_inv                          |    1|   0|    1|          0|
    |compute_flag_reg_1424                 |    1|   0|    1|          0|
    |curve_index_1_1_reg_1373              |   11|   0|   11|          0|
    |curve_index_1_reg_1270                |   11|   0|   11|          0|
    |curve_index_reg_500                   |   11|   0|   11|          0|
    |curve_index_s_reg_524                 |   11|   0|   11|          0|
    |exitcond1_1_reg_1360                  |    1|   0|    1|          0|
    |exitcond1_reg_1257                    |    1|   0|    1|          0|
    |exitcond_1_reg_1369                   |    1|   0|    1|          0|
    |exitcond_reg_1266                     |    1|   0|    1|          0|
    |gmem3_addr_1_reg_1275                 |   64|   0|   64|          0|
    |gmem3_addr_2_reg_1378                 |   64|   0|   64|          0|
    |gmem3_addr_reg_1238                   |   63|   0|   64|          1|
    |load_flag_reg_1419                    |    1|   0|    1|          0|
    |matrix_0_11_10_fu_204                 |   16|   0|   16|          0|
    |matrix_0_11_10_load_reg_1544          |   16|   0|   16|          0|
    |matrix_0_11_11_fu_208                 |   16|   0|   16|          0|
    |matrix_0_11_11_load_reg_1549          |   16|   0|   16|          0|
    |matrix_0_11_1_fu_168                  |   16|   0|   16|          0|
    |matrix_0_11_1_load_reg_1499           |   16|   0|   16|          0|
    |matrix_0_11_2_fu_172                  |   16|   0|   16|          0|
    |matrix_0_11_2_load_reg_1504           |   16|   0|   16|          0|
    |matrix_0_11_3_fu_176                  |   16|   0|   16|          0|
    |matrix_0_11_3_load_reg_1509           |   16|   0|   16|          0|
    |matrix_0_11_4_fu_180                  |   16|   0|   16|          0|
    |matrix_0_11_4_load_reg_1514           |   16|   0|   16|          0|
    |matrix_0_11_5_fu_184                  |   16|   0|   16|          0|
    |matrix_0_11_5_load_reg_1519           |   16|   0|   16|          0|
    |matrix_0_11_6_fu_188                  |   16|   0|   16|          0|
    |matrix_0_11_6_load_reg_1524           |   16|   0|   16|          0|
    |matrix_0_11_7_fu_192                  |   16|   0|   16|          0|
    |matrix_0_11_7_load_reg_1529           |   16|   0|   16|          0|
    |matrix_0_11_8_fu_196                  |   16|   0|   16|          0|
    |matrix_0_11_8_load_reg_1534           |   16|   0|   16|          0|
    |matrix_0_11_9_fu_200                  |   16|   0|   16|          0|
    |matrix_0_11_9_load_reg_1539           |   16|   0|   16|          0|
    |matrix_0_11_fu_164                    |   16|   0|   16|          0|
    |matrix_0_11_load_reg_1494             |   16|   0|   16|          0|
    |matrix_1_11_10_fu_340                 |   16|   0|   16|          0|
    |matrix_1_11_10_load_reg_1484          |   16|   0|   16|          0|
    |matrix_1_11_11_fu_344                 |   16|   0|   16|          0|
    |matrix_1_11_11_load_reg_1489          |   16|   0|   16|          0|
    |matrix_1_11_1_fu_304                  |   16|   0|   16|          0|
    |matrix_1_11_1_load_reg_1439           |   16|   0|   16|          0|
    |matrix_1_11_2_fu_308                  |   16|   0|   16|          0|
    |matrix_1_11_2_load_reg_1444           |   16|   0|   16|          0|
    |matrix_1_11_3_fu_312                  |   16|   0|   16|          0|
    |matrix_1_11_3_load_reg_1449           |   16|   0|   16|          0|
    |matrix_1_11_4_fu_316                  |   16|   0|   16|          0|
    |matrix_1_11_4_load_reg_1454           |   16|   0|   16|          0|
    |matrix_1_11_5_fu_320                  |   16|   0|   16|          0|
    |matrix_1_11_5_load_reg_1459           |   16|   0|   16|          0|
    |matrix_1_11_6_fu_324                  |   16|   0|   16|          0|
    |matrix_1_11_6_load_reg_1464           |   16|   0|   16|          0|
    |matrix_1_11_7_fu_328                  |   16|   0|   16|          0|
    |matrix_1_11_7_load_reg_1469           |   16|   0|   16|          0|
    |matrix_1_11_8_fu_332                  |   16|   0|   16|          0|
    |matrix_1_11_8_load_reg_1474           |   16|   0|   16|          0|
    |matrix_1_11_9_fu_336                  |   16|   0|   16|          0|
    |matrix_1_11_9_load_reg_1479           |   16|   0|   16|          0|
    |matrix_1_11_fu_300                    |   16|   0|   16|          0|
    |matrix_1_11_load_reg_1434             |   16|   0|   16|          0|
    |matrix_index_1_1_reg_1364             |    4|   0|    4|          0|
    |matrix_index_1_reg_1261               |    4|   0|    4|          0|
    |matrix_index_reg_488                  |    4|   0|    4|          0|
    |matrix_index_s_reg_512                |    4|   0|    4|          0|
    |reg_636                               |   16|   0|   16|          0|
    |store_flag_reg_1429                   |    1|   0|    1|          0|
    |tile_index_1_reg_1414                 |   31|   0|   31|          0|
    |tile_index_cast_reg_1405              |   31|   0|   32|          1|
    |tile_index_reg_536                    |   31|   0|   31|          0|
    |tile_num_dim0_read_reg_1217           |   32|   0|   32|          0|
    |tile_num_dim1_read_reg_1212           |   32|   0|   32|          0|
    |tmp_10_reg_1564                       |   32|   0|   32|          0|
    |tmp_11_reg_1569                       |   32|   0|   32|          0|
    |tmp_22_reg_1281                       |    8|   0|    8|          0|
    |tmp_27_reg_1384                       |    8|   0|    8|          0|
    |tmp_28_reg_1401                       |    1|   0|    1|          0|
    |tmp_6_reg_1244                        |   63|   0|   64|          1|
    |tmp_8_reg_1554                        |   32|   0|   32|          0|
    |tmp_9_reg_1559                        |   32|   0|   32|          0|
    |tmp_reg_1391                          |   32|   0|   32|          0|
    |tmp_s_reg_1396                        |   32|   0|   32|          0|
    |total_tile_num_reg_1250               |   32|   0|   32|          0|
    |var_curve3_reg_1233                   |   63|   0|   63|          0|
    |var_input_V7_reg_1223                 |   58|   0|   58|          0|
    |var_processed_V5_reg_1228             |   58|   0|   58|          0|
    |var_processed_extent_0_read_reg_1207  |   32|   0|   32|          0|
    |var_processed_extent_1_read_reg_1202  |   32|   0|   32|          0|
    |var_processed_min_0_read_reg_1197     |   32|   0|   32|          0|
    |var_processed_min_1_read_reg_1192     |   32|   0|   32|          0|
    |curve_index_reg_500                   |    0|  44|   11|          0|
    |curve_index_s_reg_524                 |    0|  44|   11|          0|
    |exitcond_1_reg_1369                   |    0|   4|    1|          0|
    |exitcond_reg_1266                     |    0|   4|    1|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 2343|  96| 2370|          3|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |    control    |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control    |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control    |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |    control    |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control    |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control    |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control    |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control    |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | curved_kernel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | curved_kernel | return value |
|interrupt              | out |    1| ap_ctrl_hs | curved_kernel | return value |
|m_axi_gmem3_AWVALID    | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWREADY    |  in |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWADDR     | out |   64|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWID       | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWLEN      | out |    8|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWSIZE     | out |    3|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWBURST    | out |    2|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWLOCK     | out |    2|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWCACHE    | out |    4|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWPROT     | out |    3|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWQOS      | out |    4|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWREGION   | out |    4|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_AWUSER     | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_WVALID     | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_WREADY     |  in |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_WDATA      | out |   32|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_WSTRB      | out |    4|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_WLAST      | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_WID        | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_WUSER      | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARVALID    | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARREADY    |  in |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARADDR     | out |   64|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARID       | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARLEN      | out |    8|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARSIZE     | out |    3|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARBURST    | out |    2|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARLOCK     | out |    2|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARCACHE    | out |    4|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARPROT     | out |    3|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARQOS      | out |    4|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARREGION   | out |    4|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_ARUSER     | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_RVALID     |  in |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_RREADY     | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_RDATA      |  in |   32|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_RLAST      |  in |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_RID        |  in |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_RUSER      |  in |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_RRESP      |  in |    2|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_BVALID     |  in |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_BREADY     | out |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_BRESP      |  in |    2|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_BID        |  in |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem3_BUSER      |  in |    1|    m_axi   |     gmem3     |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |     gmem1     |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWID       | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_WDATA      | out |  512|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_WSTRB      | out |   64|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_WID        | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARID       | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_RDATA      |  in |  512|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_RID        |  in |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_BID        |  in |    1|    m_axi   |     gmem2     |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|    m_axi   |     gmem2     |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

