PPA Report for Pulse Swallow Divider
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 5
IO Count: 8
Cell Count: 38

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 264.83 MHz
Reg-to-Reg Critical Path Delay: 3.076 ns

POWER METRICS:
-------------
Total Power Consumption: 0.724 W
