TimeQuest Timing Analyzer report for g54_Lab3
Wed Feb 22 13:56:02 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'mode[1]'
 13. Slow Model Hold: 'mode[1]'
 14. Slow Model Hold: 'clk'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'mode[1]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'mode[1]'
 30. Fast Model Hold: 'mode[1]'
 31. Fast Model Hold: 'clk'
 32. Fast Model Minimum Pulse Width: 'clk'
 33. Fast Model Minimum Pulse Width: 'mode[1]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; g54_Lab3                                                           ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C20F484C7                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }     ;
; mode[1]    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mode[1] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 159.03 MHz ; 159.03 MHz      ; clk        ;                                                               ;
; 468.38 MHz ; 405.02 MHz      ; mode[1]    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; -6.157 ; -181.053      ;
; mode[1] ; -1.135 ; -5.380        ;
+---------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; mode[1] ; -0.282 ; -1.100        ;
; clk     ; 0.903  ; 0.000         ;
+---------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk     ; -1.814 ; -60.059             ;
; mode[1] ; -1.469 ; -8.801              ;
+---------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.157 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 4.148      ;
; -6.157 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 4.148      ;
; -6.157 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 4.148      ;
; -6.149 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 4.141      ;
; -6.149 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 4.141      ;
; -6.149 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 4.141      ;
; -6.149 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 4.141      ;
; -6.105 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 4.107      ;
; -6.105 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 4.107      ;
; -6.105 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 4.107      ;
; -6.098 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 4.100      ;
; -6.096 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 4.098      ;
; -6.096 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 4.098      ;
; -6.040 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 4.031      ;
; -6.040 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 4.031      ;
; -6.040 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 4.031      ;
; -6.040 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 4.031      ;
; -6.040 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 4.031      ;
; -6.040 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 4.031      ;
; -5.986 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst4|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.970      ;
; -5.986 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.970      ;
; -5.986 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.970      ;
; -5.986 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.970      ;
; -5.986 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst4|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.970      ;
; -5.986 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.970      ;
; -5.955 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.946      ;
; -5.955 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.946      ;
; -5.955 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.946      ;
; -5.948 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 3.940      ;
; -5.948 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 3.940      ;
; -5.948 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 3.940      ;
; -5.948 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 3.940      ;
; -5.935 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.926      ;
; -5.935 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.926      ;
; -5.935 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.926      ;
; -5.927 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 3.919      ;
; -5.927 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 3.919      ;
; -5.927 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 3.919      ;
; -5.927 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 3.919      ;
; -5.903 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.905      ;
; -5.903 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.905      ;
; -5.903 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.905      ;
; -5.896 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.887      ;
; -5.896 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.887      ;
; -5.896 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.887      ;
; -5.896 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.887      ;
; -5.896 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.887      ;
; -5.896 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.887      ;
; -5.895 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.897      ;
; -5.895 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.897      ;
; -5.893 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.895      ;
; -5.883 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.885      ;
; -5.883 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.885      ;
; -5.883 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.885      ;
; -5.876 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.878      ;
; -5.874 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.876      ;
; -5.874 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; mode[1]      ; clk         ; 0.500        ; -2.536     ; 3.876      ;
; -5.845 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst|dffs[5]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.829      ;
; -5.845 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.829      ;
; -5.845 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.829      ;
; -5.845 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.829      ;
; -5.845 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.829      ;
; -5.840 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst4|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.824      ;
; -5.840 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.824      ;
; -5.840 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.824      ;
; -5.840 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.824      ;
; -5.840 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst4|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.824      ;
; -5.840 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.824      ;
; -5.789 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.780      ;
; -5.789 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.780      ;
; -5.789 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.780      ;
; -5.789 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.780      ;
; -5.789 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.780      ;
; -5.789 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.780      ;
; -5.735 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst4|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.719      ;
; -5.735 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.719      ;
; -5.735 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.719      ;
; -5.735 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.719      ;
; -5.735 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst4|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.719      ;
; -5.735 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.719      ;
; -5.640 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst|dffs[5]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.624      ;
; -5.640 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.624      ;
; -5.640 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.624      ;
; -5.640 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.624      ;
; -5.640 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.624      ;
; -5.623 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst|dffs[5]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.607      ;
; -5.623 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.607      ;
; -5.623 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.607      ;
; -5.623 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.607      ;
; -5.623 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; mode[1]      ; clk         ; 0.500        ; -2.554     ; 3.607      ;
; -5.581 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.572      ;
; -5.581 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.572      ;
; -5.581 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.572      ;
; -5.581 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.572      ;
; -5.581 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.572      ;
; -5.581 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.572      ;
; -5.564 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.555      ;
; -5.564 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.555      ;
; -5.564 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -2.547     ; 3.555      ;
; -5.556 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; mode[1]      ; clk         ; 0.500        ; -2.546     ; 3.548      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mode[1]'                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.135 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 2.173      ;
; -1.009 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 2.047      ;
; -0.929 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.967      ;
; -0.914 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.952      ;
; -0.871 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.909      ;
; -0.849 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.887      ;
; -0.834 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.872      ;
; -0.791 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.829      ;
; -0.769 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.807      ;
; -0.754 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.792      ;
; -0.752 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.790      ;
; -0.715 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.753      ;
; -0.711 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.749      ;
; -0.689 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.727      ;
; -0.674 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.712      ;
; -0.672 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.710      ;
; -0.345 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; 0.500        ; 5.406      ; 6.289      ;
; -0.281 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.319      ;
; -0.277 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.315      ;
; -0.242 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.280      ;
; -0.240 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 1.278      ;
; -0.218 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.500        ; 5.406      ; 6.162      ;
; -0.138 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.500        ; 5.406      ; 6.082      ;
; -0.058 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.500        ; 5.406      ; 6.002      ;
; 0.022  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 0.500        ; 5.406      ; 5.922      ;
; 0.084  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 0.500        ; 5.406      ; 5.860      ;
; 0.108  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.930      ;
; 0.155  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; 1.000        ; 5.406      ; 6.289      ;
; 0.282  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 5.406      ; 6.162      ;
; 0.362  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 5.406      ; 6.082      ;
; 0.442  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 1.000        ; 5.406      ; 6.002      ;
; 0.522  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 1.000        ; 5.406      ; 5.922      ;
; 0.584  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 1.000        ; 5.406      ; 5.860      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mode[1]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.282 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.000        ; 5.406      ; 5.410      ;
; -0.281 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 0.000        ; 5.406      ; 5.411      ;
; -0.269 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 5.406      ; 5.423      ;
; -0.268 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 0.000        ; 5.406      ; 5.424      ;
; 0.140  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; 0.000        ; 5.406      ; 5.832      ;
; 0.140  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 5.406      ; 5.832      ;
; 0.218  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; -0.500       ; 5.406      ; 5.410      ;
; 0.219  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; -0.500       ; 5.406      ; 5.411      ;
; 0.231  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; -0.500       ; 5.406      ; 5.423      ;
; 0.232  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; -0.500       ; 5.406      ; 5.424      ;
; 0.640  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; -0.500       ; 5.406      ; 5.832      ;
; 0.640  ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; -0.500       ; 5.406      ; 5.832      ;
; 0.644  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.930      ;
; 0.992  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.278      ;
; 0.994  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.280      ;
; 1.029  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.315      ;
; 1.033  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.319      ;
; 1.424  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.710      ;
; 1.426  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.712      ;
; 1.441  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.727      ;
; 1.463  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.749      ;
; 1.467  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.753      ;
; 1.504  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.790      ;
; 1.506  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.792      ;
; 1.521  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.807      ;
; 1.543  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.829      ;
; 1.586  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.872      ;
; 1.601  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.887      ;
; 1.623  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.909      ;
; 1.666  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.952      ;
; 1.681  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 1.967      ;
; 1.761  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 2.047      ;
; 1.887  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 2.173      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                        ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.903 ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; clk          ; clk         ; 0.000        ; 0.001      ; 1.190      ;
; 1.019 ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; clk          ; clk         ; 0.000        ; 0.001      ; 1.306      ;
; 1.158 ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; clk          ; clk         ; 0.000        ; 0.011      ; 1.455      ;
; 1.181 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; mode[1]      ; clk         ; 0.000        ; 2.852      ; 4.319      ;
; 1.205 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; mode[1]      ; clk         ; 0.000        ; 2.859      ; 4.350      ;
; 1.210 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; mode[1]      ; clk         ; 0.000        ; 2.870      ; 4.366      ;
; 1.233 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; mode[1]      ; clk         ; 0.000        ; 2.870      ; 4.389      ;
; 1.235 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[5]  ; mode[1]      ; clk         ; 0.000        ; 2.852      ; 4.373      ;
; 1.239 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; mode[1]      ; clk         ; 0.000        ; 2.859      ; 4.384      ;
; 1.246 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[5]   ; mode[1]      ; clk         ; 0.000        ; 2.852      ; 4.384      ;
; 1.247 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; mode[1]      ; clk         ; 0.000        ; 2.852      ; 4.385      ;
; 1.255 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; mode[1]      ; clk         ; 0.000        ; 2.852      ; 4.393      ;
; 1.311 ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; clk          ; clk         ; 0.000        ; 0.001      ; 1.598      ;
; 1.340 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; mode[1]      ; clk         ; 0.000        ; 2.859      ; 4.485      ;
; 1.386 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; mode[1]      ; clk         ; 0.000        ; 2.870      ; 4.542      ;
; 1.389 ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; clk          ; clk         ; 0.000        ; 0.011      ; 1.686      ;
; 1.392 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; mode[1]      ; clk         ; 0.000        ; 2.852      ; 4.530      ;
; 1.407 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; mode[1]      ; clk         ; 0.000        ; 2.852      ; 4.545      ;
; 1.410 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; mode[1]      ; clk         ; 0.000        ; 2.852      ; 4.548      ;
; 1.423 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; mode[1]      ; clk         ; 0.000        ; 2.852      ; 4.561      ;
; 1.433 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; mode[1]      ; clk         ; 0.000        ; 2.852      ; 4.571      ;
; 1.454 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[1]  ; mode[1]      ; clk         ; 0.000        ; 2.852      ; 4.592      ;
; 1.462 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; mode[1]      ; clk         ; 0.000        ; 2.870      ; 4.618      ;
; 1.473 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; mode[1]      ; clk         ; 0.000        ; 2.859      ; 4.618      ;
; 1.497 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; mode[1]      ; clk         ; 0.000        ; 2.859      ; 4.642      ;
; 1.519 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; mode[1]      ; clk         ; 0.000        ; 2.859      ; 4.664      ;
; 1.534 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; mode[1]      ; clk         ; 0.000        ; 2.859      ; 4.679      ;
; 1.538 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; mode[1]      ; clk         ; 0.000        ; 2.859      ; 4.683      ;
; 1.547 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; mode[1]      ; clk         ; 0.000        ; 2.859      ; 4.692      ;
; 1.681 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; mode[1]      ; clk         ; -0.500       ; 2.852      ; 4.319      ;
; 1.705 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; mode[1]      ; clk         ; -0.500       ; 2.859      ; 4.350      ;
; 1.707 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; mode[1]      ; clk         ; 0.000        ; 2.870      ; 4.863      ;
; 1.707 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; mode[1]      ; clk         ; 0.000        ; 2.870      ; 4.863      ;
; 1.710 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; mode[1]      ; clk         ; -0.500       ; 2.870      ; 4.366      ;
; 1.719 ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.005      ;
; 1.726 ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.012      ;
; 1.733 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; mode[1]      ; clk         ; -0.500       ; 2.870      ; 4.389      ;
; 1.735 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[5]  ; mode[1]      ; clk         ; -0.500       ; 2.852      ; 4.373      ;
; 1.739 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; mode[1]      ; clk         ; -0.500       ; 2.859      ; 4.384      ;
; 1.746 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[5]   ; mode[1]      ; clk         ; -0.500       ; 2.852      ; 4.384      ;
; 1.747 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; mode[1]      ; clk         ; -0.500       ; 2.852      ; 4.385      ;
; 1.755 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; mode[1]      ; clk         ; -0.500       ; 2.852      ; 4.393      ;
; 1.760 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; mode[1]      ; clk         ; 0.000        ; 2.860      ; 4.906      ;
; 1.760 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; mode[1]      ; clk         ; 0.000        ; 2.860      ; 4.906      ;
; 1.760 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; mode[1]      ; clk         ; 0.000        ; 2.860      ; 4.906      ;
; 1.760 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; mode[1]      ; clk         ; 0.000        ; 2.860      ; 4.906      ;
; 1.802 ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; clk          ; clk         ; 0.000        ; -0.001     ; 2.087      ;
; 1.840 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; mode[1]      ; clk         ; -0.500       ; 2.859      ; 4.485      ;
; 1.886 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; mode[1]      ; clk         ; -0.500       ; 2.870      ; 4.542      ;
; 1.892 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; mode[1]      ; clk         ; -0.500       ; 2.852      ; 4.530      ;
; 1.907 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; mode[1]      ; clk         ; -0.500       ; 2.852      ; 4.545      ;
; 1.910 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; mode[1]      ; clk         ; -0.500       ; 2.852      ; 4.548      ;
; 1.923 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; mode[1]      ; clk         ; -0.500       ; 2.852      ; 4.561      ;
; 1.933 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; mode[1]      ; clk         ; -0.500       ; 2.852      ; 4.571      ;
; 1.954 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[1]  ; mode[1]      ; clk         ; -0.500       ; 2.852      ; 4.592      ;
; 1.962 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; mode[1]      ; clk         ; -0.500       ; 2.870      ; 4.618      ;
; 1.963 ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; clk          ; clk         ; 0.000        ; 0.001      ; 2.250      ;
; 1.973 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; mode[1]      ; clk         ; -0.500       ; 2.859      ; 4.618      ;
; 1.997 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; mode[1]      ; clk         ; -0.500       ; 2.859      ; 4.642      ;
; 2.019 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; mode[1]      ; clk         ; -0.500       ; 2.859      ; 4.664      ;
; 2.034 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; mode[1]      ; clk         ; -0.500       ; 2.859      ; 4.679      ;
; 2.038 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; mode[1]      ; clk         ; -0.500       ; 2.859      ; 4.683      ;
; 2.047 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; mode[1]      ; clk         ; -0.500       ; 2.859      ; 4.692      ;
; 2.067 ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.353      ;
; 2.132 ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; clk          ; clk         ; 0.000        ; -0.001     ; 2.417      ;
; 2.207 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; mode[1]      ; clk         ; -0.500       ; 2.870      ; 4.863      ;
; 2.207 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; mode[1]      ; clk         ; -0.500       ; 2.870      ; 4.863      ;
; 2.216 ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; clk          ; clk         ; 0.000        ; 0.018      ; 2.520      ;
; 2.222 ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.508      ;
; 2.224 ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.510      ;
; 2.246 ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; clk          ; clk         ; 0.000        ; 0.000      ; 2.532      ;
; 2.260 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; mode[1]      ; clk         ; -0.500       ; 2.860      ; 4.906      ;
; 2.260 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; mode[1]      ; clk         ; -0.500       ; 2.860      ; 4.906      ;
; 2.260 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; mode[1]      ; clk         ; -0.500       ; 2.860      ; 4.906      ;
; 2.260 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; mode[1]      ; clk         ; -0.500       ; 2.860      ; 4.906      ;
; 2.289 ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; g54_stack52:inst|lpm_ff:inst4|dffs[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.575      ;
; 2.331 ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; clk          ; clk         ; 0.000        ; -0.001     ; 2.616      ;
; 2.347 ; g54_stack52:inst|lpm_ff:inst4|dffs[5]  ; g54_stack52:inst|lpm_ff:inst|dffs[5]   ; clk          ; clk         ; 0.000        ; 0.000      ; 2.633      ;
; 2.371 ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; clk          ; clk         ; 0.000        ; -0.001     ; 2.656      ;
; 2.387 ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.673      ;
; 2.465 ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; clk          ; clk         ; 0.000        ; 0.000      ; 2.751      ;
; 2.476 ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; clk          ; clk         ; 0.000        ; 0.000      ; 2.762      ;
; 2.477 ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; clk          ; clk         ; 0.000        ; -0.011     ; 2.752      ;
; 2.515 ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; clk          ; clk         ; 0.000        ; -0.011     ; 2.790      ;
; 2.528 ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; clk          ; clk         ; 0.000        ; 0.011      ; 2.825      ;
; 2.538 ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; clk          ; clk         ; 0.000        ; -0.011     ; 2.813      ;
; 2.543 ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; clk          ; clk         ; 0.000        ; -0.018     ; 2.811      ;
; 2.559 ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; clk          ; clk         ; 0.000        ; 0.007      ; 2.852      ;
; 2.561 ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; clk          ; clk         ; 0.000        ; 0.011      ; 2.858      ;
; 2.567 ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.853      ;
; 2.571 ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; clk          ; clk         ; 0.000        ; -0.018     ; 2.839      ;
; 2.585 ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; clk          ; clk         ; 0.000        ; -0.018     ; 2.853      ;
; 2.604 ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.890      ;
; 2.613 ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; clk          ; clk         ; 0.000        ; 0.018      ; 2.917      ;
; 2.637 ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; clk          ; clk         ; 0.000        ; -0.007     ; 2.916      ;
; 2.639 ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.925      ;
; 2.674 ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; clk          ; clk         ; 0.000        ; 0.007      ; 2.967      ;
; 2.695 ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; clk          ; clk         ; 0.000        ; 0.018      ; 2.999      ;
; 2.800 ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; clk          ; clk         ; 0.000        ; -0.011     ; 3.075      ;
; 2.830 ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.116      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[0]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[0]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[1]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[1]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[2]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[2]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[3]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[3]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[4]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[4]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[5]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[5]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[4]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[4]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[5]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[5]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[4]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[4]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[5]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[5]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[4]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[4]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[5]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[5]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[0]                                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[0]                                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[1]                                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[1]                                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[2]                                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[2]                                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[3]                                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[3]                                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[4]                                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[4]                                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[5]                                                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[5]                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[0]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[0]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[1]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[1]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[2]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[2]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[3]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[3]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[4]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[4]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[5]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[5]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst28|crc_table|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst28|crc_table|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst4|dffs[0]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst4|dffs[0]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst4|dffs[1]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst4|dffs[1]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst4|dffs[2]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst4|dffs[2]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst4|dffs[3]|clk                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mode[1]'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; mode[1] ; Rise       ; mode[1]                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst24|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst24|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Rise       ; inst|inst24|datad                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Rise       ; inst|inst24|datad                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst24~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst24~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst24~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst24~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Rise       ; mode[1]|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Rise       ; mode[1]|combout                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; clk        ; 4.064 ; 4.064 ; Rise       ; clk             ;
;  ADDR[0]  ; clk        ; 3.784 ; 3.784 ; Rise       ; clk             ;
;  ADDR[1]  ; clk        ; 3.791 ; 3.791 ; Rise       ; clk             ;
;  ADDR[2]  ; clk        ; 4.064 ; 4.064 ; Rise       ; clk             ;
;  ADDR[3]  ; clk        ; 3.441 ; 3.441 ; Rise       ; clk             ;
;  ADDR[4]  ; clk        ; 3.451 ; 3.451 ; Rise       ; clk             ;
;  ADDR[5]  ; clk        ; 0.403 ; 0.403 ; Rise       ; clk             ;
; DATA[*]   ; clk        ; 5.541 ; 5.541 ; Rise       ; clk             ;
;  DATA[0]  ; clk        ; 5.484 ; 5.484 ; Rise       ; clk             ;
;  DATA[1]  ; clk        ; 5.509 ; 5.509 ; Rise       ; clk             ;
;  DATA[2]  ; clk        ; 4.862 ; 4.862 ; Rise       ; clk             ;
;  DATA[3]  ; clk        ; 5.118 ; 5.118 ; Rise       ; clk             ;
;  DATA[4]  ; clk        ; 4.865 ; 4.865 ; Rise       ; clk             ;
;  DATA[5]  ; clk        ; 5.541 ; 5.541 ; Rise       ; clk             ;
; mode[*]   ; clk        ; 7.017 ; 7.017 ; Rise       ; clk             ;
;  mode[0]  ; clk        ; 7.017 ; 7.017 ; Rise       ; clk             ;
;  mode[1]  ; clk        ; 2.435 ; 2.435 ; Rise       ; clk             ;
; RST       ; mode[1]    ; 0.213 ; 0.213 ; Fall       ; mode[1]         ;
; mode[*]   ; mode[1]    ; 5.427 ; 5.427 ; Fall       ; mode[1]         ;
;  mode[0]  ; mode[1]    ; 5.427 ; 5.427 ; Fall       ; mode[1]         ;
;  mode[1]  ; mode[1]    ; 0.845 ; 0.845 ; Fall       ; mode[1]         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; clk        ; -0.113 ; -0.113 ; Rise       ; clk             ;
;  ADDR[0]  ; clk        ; -3.494 ; -3.494 ; Rise       ; clk             ;
;  ADDR[1]  ; clk        ; -3.501 ; -3.501 ; Rise       ; clk             ;
;  ADDR[2]  ; clk        ; -3.774 ; -3.774 ; Rise       ; clk             ;
;  ADDR[3]  ; clk        ; -3.151 ; -3.151 ; Rise       ; clk             ;
;  ADDR[4]  ; clk        ; -3.161 ; -3.161 ; Rise       ; clk             ;
;  ADDR[5]  ; clk        ; -0.113 ; -0.113 ; Rise       ; clk             ;
; DATA[*]   ; clk        ; -4.614 ; -4.614 ; Rise       ; clk             ;
;  DATA[0]  ; clk        ; -5.236 ; -5.236 ; Rise       ; clk             ;
;  DATA[1]  ; clk        ; -5.261 ; -5.261 ; Rise       ; clk             ;
;  DATA[2]  ; clk        ; -4.614 ; -4.614 ; Rise       ; clk             ;
;  DATA[3]  ; clk        ; -4.870 ; -4.870 ; Rise       ; clk             ;
;  DATA[4]  ; clk        ; -4.617 ; -4.617 ; Rise       ; clk             ;
;  DATA[5]  ; clk        ; -5.293 ; -5.293 ; Rise       ; clk             ;
; mode[*]   ; clk        ; -1.181 ; -1.181 ; Rise       ; clk             ;
;  mode[0]  ; clk        ; -4.478 ; -4.478 ; Rise       ; clk             ;
;  mode[1]  ; clk        ; -1.181 ; -1.181 ; Rise       ; clk             ;
; RST       ; mode[1]    ; 0.686  ; 0.686  ; Fall       ; mode[1]         ;
; mode[*]   ; mode[1]    ; 0.282  ; 0.282  ; Fall       ; mode[1]         ;
;  mode[0]  ; mode[1]    ; -3.166 ; -3.166 ; Fall       ; mode[1]         ;
;  mode[1]  ; mode[1]    ; 0.282  ; 0.282  ; Fall       ; mode[1]         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; value[*]  ; clk        ; 10.790 ; 10.790 ; Rise       ; clk             ;
;  value[0] ; clk        ; 9.592  ; 9.592  ; Rise       ; clk             ;
;  value[1] ; clk        ; 10.110 ; 10.110 ; Rise       ; clk             ;
;  value[2] ; clk        ; 9.934  ; 9.934  ; Rise       ; clk             ;
;  value[3] ; clk        ; 10.457 ; 10.457 ; Rise       ; clk             ;
;  value[4] ; clk        ; 10.790 ; 10.790 ; Rise       ; clk             ;
;  value[5] ; clk        ; 9.395  ; 9.395  ; Rise       ; clk             ;
; NUM[*]    ; mode[1]    ; 10.134 ; 10.134 ; Fall       ; mode[1]         ;
;  NUM[0]   ; mode[1]    ; 10.134 ; 10.134 ; Fall       ; mode[1]         ;
;  NUM[1]   ; mode[1]    ; 9.720  ; 9.720  ; Fall       ; mode[1]         ;
;  NUM[2]   ; mode[1]    ; 9.742  ; 9.742  ; Fall       ; mode[1]         ;
;  NUM[3]   ; mode[1]    ; 9.750  ; 9.750  ; Fall       ; mode[1]         ;
;  NUM[4]   ; mode[1]    ; 9.465  ; 9.465  ; Fall       ; mode[1]         ;
;  NUM[5]   ; mode[1]    ; 9.473  ; 9.473  ; Fall       ; mode[1]         ;
; empty     ; mode[1]    ; 11.721 ; 11.721 ; Fall       ; mode[1]         ;
; full      ; mode[1]    ; 11.359 ; 11.359 ; Fall       ; mode[1]         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; value[*]  ; clk        ; 7.781  ; 7.781  ; Rise       ; clk             ;
;  value[0] ; clk        ; 8.300  ; 8.300  ; Rise       ; clk             ;
;  value[1] ; clk        ; 7.998  ; 7.998  ; Rise       ; clk             ;
;  value[2] ; clk        ; 8.032  ; 8.032  ; Rise       ; clk             ;
;  value[3] ; clk        ; 7.879  ; 7.879  ; Rise       ; clk             ;
;  value[4] ; clk        ; 7.809  ; 7.809  ; Rise       ; clk             ;
;  value[5] ; clk        ; 7.781  ; 7.781  ; Rise       ; clk             ;
; NUM[*]    ; mode[1]    ; 9.465  ; 9.465  ; Fall       ; mode[1]         ;
;  NUM[0]   ; mode[1]    ; 10.134 ; 10.134 ; Fall       ; mode[1]         ;
;  NUM[1]   ; mode[1]    ; 9.720  ; 9.720  ; Fall       ; mode[1]         ;
;  NUM[2]   ; mode[1]    ; 9.742  ; 9.742  ; Fall       ; mode[1]         ;
;  NUM[3]   ; mode[1]    ; 9.750  ; 9.750  ; Fall       ; mode[1]         ;
;  NUM[4]   ; mode[1]    ; 9.465  ; 9.465  ; Fall       ; mode[1]         ;
;  NUM[5]   ; mode[1]    ; 9.473  ; 9.473  ; Fall       ; mode[1]         ;
; empty     ; mode[1]    ; 10.857 ; 10.857 ; Fall       ; mode[1]         ;
; full      ; mode[1]    ; 10.450 ; 10.450 ; Fall       ; mode[1]         ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; value[0]    ; 12.997 ; 12.997 ; 12.997 ; 12.997 ;
; ADDR[0]    ; value[1]    ; 12.243 ; 12.243 ; 12.243 ; 12.243 ;
; ADDR[0]    ; value[2]    ; 12.602 ; 12.602 ; 12.602 ; 12.602 ;
; ADDR[0]    ; value[3]    ; 12.631 ; 12.631 ; 12.631 ; 12.631 ;
; ADDR[0]    ; value[4]    ; 11.899 ; 11.899 ; 11.899 ; 11.899 ;
; ADDR[0]    ; value[5]    ; 11.328 ; 11.328 ; 11.328 ; 11.328 ;
; ADDR[1]    ; value[0]    ; 12.101 ; 12.101 ; 12.101 ; 12.101 ;
; ADDR[1]    ; value[1]    ; 12.377 ; 12.377 ; 12.377 ; 12.377 ;
; ADDR[1]    ; value[2]    ; 12.089 ; 12.089 ; 12.089 ; 12.089 ;
; ADDR[1]    ; value[3]    ; 13.179 ; 13.179 ; 13.179 ; 13.179 ;
; ADDR[1]    ; value[4]    ; 12.666 ; 12.666 ; 12.666 ; 12.666 ;
; ADDR[1]    ; value[5]    ; 11.710 ; 11.710 ; 11.710 ; 11.710 ;
; ADDR[2]    ; value[0]    ; 11.476 ; 11.476 ; 11.476 ; 11.476 ;
; ADDR[2]    ; value[1]    ; 10.949 ; 10.949 ; 10.949 ; 10.949 ;
; ADDR[2]    ; value[2]    ; 11.123 ; 11.123 ; 11.123 ; 11.123 ;
; ADDR[2]    ; value[3]    ; 10.897 ; 10.897 ; 10.897 ; 10.897 ;
; ADDR[2]    ; value[4]    ; 10.949 ; 10.949 ; 10.949 ; 10.949 ;
; ADDR[2]    ; value[5]    ; 10.445 ; 10.445 ; 10.445 ; 10.445 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; value[0]    ; 12.179 ; 12.179 ; 12.179 ; 12.179 ;
; ADDR[0]    ; value[1]    ; 12.243 ; 12.243 ; 12.243 ; 12.243 ;
; ADDR[0]    ; value[2]    ; 11.977 ; 11.977 ; 11.977 ; 11.977 ;
; ADDR[0]    ; value[3]    ; 12.631 ; 12.631 ; 12.631 ; 12.631 ;
; ADDR[0]    ; value[4]    ; 11.090 ; 11.090 ; 11.090 ; 11.090 ;
; ADDR[0]    ; value[5]    ; 11.328 ; 11.328 ; 11.328 ; 11.328 ;
; ADDR[1]    ; value[0]    ; 12.101 ; 12.101 ; 12.101 ; 12.101 ;
; ADDR[1]    ; value[1]    ; 11.501 ; 11.501 ; 11.501 ; 11.501 ;
; ADDR[1]    ; value[2]    ; 12.089 ; 12.089 ; 12.089 ; 12.089 ;
; ADDR[1]    ; value[3]    ; 12.558 ; 12.558 ; 12.558 ; 12.558 ;
; ADDR[1]    ; value[4]    ; 12.666 ; 12.666 ; 12.666 ; 12.666 ;
; ADDR[1]    ; value[5]    ; 11.480 ; 11.480 ; 11.480 ; 11.480 ;
; ADDR[2]    ; value[0]    ; 11.476 ; 11.476 ; 11.476 ; 11.476 ;
; ADDR[2]    ; value[1]    ; 10.949 ; 10.949 ; 10.949 ; 10.949 ;
; ADDR[2]    ; value[2]    ; 11.123 ; 11.123 ; 11.123 ; 11.123 ;
; ADDR[2]    ; value[3]    ; 10.897 ; 10.897 ; 10.897 ; 10.897 ;
; ADDR[2]    ; value[4]    ; 10.949 ; 10.949 ; 10.949 ; 10.949 ;
; ADDR[2]    ; value[5]    ; 10.445 ; 10.445 ; 10.445 ; 10.445 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; -2.145 ; -63.067       ;
; mode[1] ; 0.187  ; 0.000         ;
+---------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; mode[1] ; -0.688 ; -3.680        ;
; clk     ; -0.134 ; -0.923        ;
+---------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk     ; -1.423 ; -48.456             ;
; mode[1] ; -1.222 ; -7.222              ;
+---------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.145 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.664      ;
; -2.145 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.664      ;
; -2.145 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.664      ;
; -2.145 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.664      ;
; -2.145 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.664      ;
; -2.145 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.664      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.135 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; clk          ; clk         ; 1.000        ; -0.066     ; 3.101      ;
; -2.127 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0]                                                 ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; mode[1]      ; clk         ; 0.500        ; -1.012     ; 1.647      ;
; -2.127 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0]                                                 ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; mode[1]      ; clk         ; 0.500        ; -1.012     ; 1.647      ;
; -2.127 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0]                                                 ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; mode[1]      ; clk         ; 0.500        ; -1.012     ; 1.647      ;
; -2.127 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0]                                                 ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; mode[1]      ; clk         ; 0.500        ; -1.012     ; 1.647      ;
; -2.125 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0]                                                 ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.644      ;
; -2.125 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0]                                                 ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.644      ;
; -2.125 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0]                                                 ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.644      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.125 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; clk          ; clk         ; 1.000        ; -0.067     ; 3.090      ;
; -2.110 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; mode[1]      ; clk         ; 0.500        ; -1.012     ; 1.630      ;
; -2.110 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; mode[1]      ; clk         ; 0.500        ; -1.012     ; 1.630      ;
; -2.110 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; mode[1]      ; clk         ; 0.500        ; -1.012     ; 1.630      ;
; -2.110 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; mode[1]      ; clk         ; 0.500        ; -1.012     ; 1.630      ;
; -2.108 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.627      ;
; -2.108 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.627      ;
; -2.108 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -1.013     ; 1.627      ;
; -2.107 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst4|dffs[5]  ; mode[1]      ; clk         ; 0.500        ; -1.019     ; 1.620      ;
; -2.107 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -1.019     ; 1.620      ;
; -2.107 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; mode[1]      ; clk         ; 0.500        ; -1.019     ; 1.620      ;
; -2.107 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -1.019     ; 1.620      ;
; -2.107 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst4|dffs[1]  ; mode[1]      ; clk         ; 0.500        ; -1.019     ; 1.620      ;
; -2.107 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3]                                                 ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -1.019     ; 1.620      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.103 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; clk          ; clk         ; 1.000        ; -0.060     ; 3.075      ;
; -2.098 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.060     ; 3.070      ;
; -2.098 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.060     ; 3.070      ;
; -2.098 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.060     ; 3.070      ;
; -2.098 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.060     ; 3.070      ;
; -2.098 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.060     ; 3.070      ;
; -2.098 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; clk          ; clk         ; 1.000        ; -0.060     ; 3.070      ;
; -2.097 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0]                                                 ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; mode[1]      ; clk         ; 0.500        ; -1.006     ; 1.623      ;
; -2.097 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0]                                                 ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; mode[1]      ; clk         ; 0.500        ; -1.006     ; 1.623      ;
; -2.097 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0]                                                 ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; mode[1]      ; clk         ; 0.500        ; -1.006     ; 1.623      ;
; -2.097 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.069      ;
; -2.097 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.069      ;
; -2.097 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.069      ;
; -2.097 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.069      ;
; -2.097 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.069      ;
; -2.097 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.069      ;
; -2.097 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.069      ;
; -2.097 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.069      ;
; -2.097 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.069      ;
; -2.097 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.069      ;
; -2.097 ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.069      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mode[1]'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.845      ;
; 0.222 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.810      ;
; 0.257 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.775      ;
; 0.267 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.765      ;
; 0.291 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.741      ;
; 0.292 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.740      ;
; 0.302 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.730      ;
; 0.326 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.706      ;
; 0.327 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.705      ;
; 0.337 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.695      ;
; 0.338 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.694      ;
; 0.358 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.674      ;
; 0.361 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.671      ;
; 0.362 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.670      ;
; 0.372 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.660      ;
; 0.373 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.659      ;
; 0.498 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.534      ;
; 0.501 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.531      ;
; 0.510 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.521      ;
; 0.588 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; 0.500        ; 2.809      ; 2.753      ;
; 0.588 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 0.500        ; 2.809      ; 2.753      ;
; 0.588 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 0.500        ; 2.809      ; 2.753      ;
; 0.588 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.500        ; 2.809      ; 2.753      ;
; 0.588 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.500        ; 2.809      ; 2.753      ;
; 0.588 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.500        ; 2.809      ; 2.753      ;
; 0.629 ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 0.000      ; 0.403      ;
; 1.088 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; 1.000        ; 2.809      ; 2.753      ;
; 1.088 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 1.000        ; 2.809      ; 2.753      ;
; 1.088 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 1.000        ; 2.809      ; 2.753      ;
; 1.088 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 1.000        ; 2.809      ; 2.753      ;
; 1.088 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 1.000        ; 2.809      ; 2.753      ;
; 1.088 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 1.000        ; 2.809      ; 2.753      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mode[1]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.688 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.000        ; 2.809      ; 2.273      ;
; -0.687 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 0.000        ; 2.809      ; 2.274      ;
; -0.639 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 2.809      ; 2.322      ;
; -0.638 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 0.000        ; 2.809      ; 2.323      ;
; -0.514 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; 0.000        ; 2.809      ; 2.447      ;
; -0.514 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 2.809      ; 2.447      ;
; -0.188 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; -0.500       ; 2.809      ; 2.273      ;
; -0.187 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; -0.500       ; 2.809      ; 2.274      ;
; -0.139 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; -0.500       ; 2.809      ; 2.322      ;
; -0.138 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; -0.500       ; 2.809      ; 2.323      ;
; -0.014 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; -0.500       ; 2.809      ; 2.447      ;
; -0.014 ; mode[1]                                                                                                  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; -0.500       ; 2.809      ; 2.447      ;
; 0.251  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.403      ;
; 0.369  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.522      ;
; 0.379  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.534      ;
; 0.507  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.659      ;
; 0.508  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.660      ;
; 0.518  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.670      ;
; 0.519  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.671      ;
; 0.522  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.674      ;
; 0.542  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.694      ;
; 0.543  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.695      ;
; 0.553  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.706      ;
; 0.578  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.730      ;
; 0.588  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.740      ;
; 0.589  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.741      ;
; 0.613  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.765      ;
; 0.623  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.775      ;
; 0.658  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.810      ;
; 0.693  ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ; mode[1]      ; mode[1]     ; 0.000        ; 0.000      ; 0.845      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.134 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; mode[1]      ; clk         ; 0.000        ; 1.803      ; 1.821      ;
; -0.120 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; mode[1]      ; clk         ; 0.000        ; 1.803      ; 1.835      ;
; -0.107 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; mode[1]      ; clk         ; 0.000        ; 1.790      ; 1.835      ;
; -0.106 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; mode[1]      ; clk         ; 0.000        ; 1.796      ; 1.842      ;
; -0.100 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; mode[1]      ; clk         ; 0.000        ; 1.796      ; 1.848      ;
; -0.092 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; mode[1]      ; clk         ; 0.000        ; 1.790      ; 1.850      ;
; -0.081 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[5]   ; mode[1]      ; clk         ; 0.000        ; 1.790      ; 1.861      ;
; -0.072 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[5]  ; mode[1]      ; clk         ; 0.000        ; 1.790      ; 1.870      ;
; -0.046 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; mode[1]      ; clk         ; 0.000        ; 1.796      ; 1.902      ;
; -0.036 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; mode[1]      ; clk         ; 0.000        ; 1.790      ; 1.906      ;
; -0.021 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; mode[1]      ; clk         ; 0.000        ; 1.803      ; 1.934      ;
; -0.008 ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; mode[1]      ; clk         ; 0.000        ; 1.790      ; 1.934      ;
; 0.001  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; mode[1]      ; clk         ; 0.000        ; 1.796      ; 1.949      ;
; 0.003  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; mode[1]      ; clk         ; 0.000        ; 1.790      ; 1.945      ;
; 0.004  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; mode[1]      ; clk         ; 0.000        ; 1.790      ; 1.946      ;
; 0.004  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; mode[1]      ; clk         ; 0.000        ; 1.796      ; 1.952      ;
; 0.006  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; mode[1]      ; clk         ; 0.000        ; 1.790      ; 1.948      ;
; 0.008  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; mode[1]      ; clk         ; 0.000        ; 1.790      ; 1.950      ;
; 0.011  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; mode[1]      ; clk         ; 0.000        ; 1.796      ; 1.959      ;
; 0.020  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; mode[1]      ; clk         ; 0.000        ; 1.803      ; 1.975      ;
; 0.023  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; mode[1]      ; clk         ; 0.000        ; 1.796      ; 1.971      ;
; 0.031  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[1]  ; mode[1]      ; clk         ; 0.000        ; 1.790      ; 1.973      ;
; 0.032  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; mode[1]      ; clk         ; 0.000        ; 1.796      ; 1.980      ;
; 0.047  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; mode[1]      ; clk         ; 0.000        ; 1.796      ; 1.995      ;
; 0.161  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; mode[1]      ; clk         ; 0.000        ; 1.803      ; 2.116      ;
; 0.161  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; mode[1]      ; clk         ; 0.000        ; 1.803      ; 2.116      ;
; 0.193  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; mode[1]      ; clk         ; 0.000        ; 1.797      ; 2.142      ;
; 0.193  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; mode[1]      ; clk         ; 0.000        ; 1.797      ; 2.142      ;
; 0.193  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; mode[1]      ; clk         ; 0.000        ; 1.797      ; 2.142      ;
; 0.193  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; mode[1]      ; clk         ; 0.000        ; 1.797      ; 2.142      ;
; 0.350  ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; clk          ; clk         ; 0.000        ; 0.001      ; 0.503      ;
; 0.366  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; mode[1]      ; clk         ; -0.500       ; 1.803      ; 1.821      ;
; 0.380  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; mode[1]      ; clk         ; -0.500       ; 1.803      ; 1.835      ;
; 0.393  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; mode[1]      ; clk         ; -0.500       ; 1.790      ; 1.835      ;
; 0.394  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; mode[1]      ; clk         ; -0.500       ; 1.796      ; 1.842      ;
; 0.400  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; mode[1]      ; clk         ; -0.500       ; 1.796      ; 1.848      ;
; 0.408  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; mode[1]      ; clk         ; -0.500       ; 1.790      ; 1.850      ;
; 0.419  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[5]   ; mode[1]      ; clk         ; -0.500       ; 1.790      ; 1.861      ;
; 0.421  ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; clk          ; clk         ; 0.000        ; 0.001      ; 0.574      ;
; 0.428  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[5]  ; mode[1]      ; clk         ; -0.500       ; 1.790      ; 1.870      ;
; 0.444  ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; clk          ; clk         ; 0.000        ; 0.007      ; 0.603      ;
; 0.454  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; mode[1]      ; clk         ; -0.500       ; 1.796      ; 1.902      ;
; 0.464  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; mode[1]      ; clk         ; -0.500       ; 1.790      ; 1.906      ;
; 0.479  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; mode[1]      ; clk         ; -0.500       ; 1.803      ; 1.934      ;
; 0.492  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; mode[1]      ; clk         ; -0.500       ; 1.790      ; 1.934      ;
; 0.501  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; mode[1]      ; clk         ; -0.500       ; 1.796      ; 1.949      ;
; 0.503  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; mode[1]      ; clk         ; -0.500       ; 1.790      ; 1.945      ;
; 0.504  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; mode[1]      ; clk         ; -0.500       ; 1.790      ; 1.946      ;
; 0.504  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; mode[1]      ; clk         ; -0.500       ; 1.796      ; 1.952      ;
; 0.506  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; mode[1]      ; clk         ; -0.500       ; 1.790      ; 1.948      ;
; 0.508  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; mode[1]      ; clk         ; -0.500       ; 1.790      ; 1.950      ;
; 0.511  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; mode[1]      ; clk         ; -0.500       ; 1.796      ; 1.959      ;
; 0.520  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; mode[1]      ; clk         ; -0.500       ; 1.803      ; 1.975      ;
; 0.523  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; mode[1]      ; clk         ; -0.500       ; 1.796      ; 1.971      ;
; 0.529  ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; clk          ; clk         ; 0.000        ; 0.001      ; 0.682      ;
; 0.531  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst4|dffs[1]  ; mode[1]      ; clk         ; -0.500       ; 1.790      ; 1.973      ;
; 0.532  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; mode[1]      ; clk         ; -0.500       ; 1.796      ; 1.980      ;
; 0.547  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; mode[1]      ; clk         ; -0.500       ; 1.796      ; 1.995      ;
; 0.582  ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; clk          ; clk         ; 0.000        ; 0.007      ; 0.741      ;
; 0.624  ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.776      ;
; 0.633  ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.661  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; mode[1]      ; clk         ; -0.500       ; 1.803      ; 2.116      ;
; 0.661  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; mode[1]      ; clk         ; -0.500       ; 1.803      ; 2.116      ;
; 0.693  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; mode[1]      ; clk         ; -0.500       ; 1.797      ; 2.142      ;
; 0.693  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; mode[1]      ; clk         ; -0.500       ; 1.797      ; 2.142      ;
; 0.693  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; mode[1]      ; clk         ; -0.500       ; 1.797      ; 2.142      ;
; 0.693  ; mode[1]                                ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; mode[1]      ; clk         ; -0.500       ; 1.797      ; 2.142      ;
; 0.722  ; g54_stack52:inst|lpm_ff:inst12|dffs[1] ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; clk          ; clk         ; 0.000        ; -0.001     ; 0.873      ;
; 0.743  ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.895      ;
; 0.780  ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; clk          ; clk         ; 0.000        ; 0.001      ; 0.933      ;
; 0.781  ; g54_stack52:inst|lpm_ff:inst12|dffs[4] ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; clk          ; clk         ; 0.000        ; -0.001     ; 0.932      ;
; 0.804  ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; clk          ; clk         ; 0.000        ; 0.013      ; 0.969      ;
; 0.815  ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.967      ;
; 0.834  ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.986      ;
; 0.836  ; g54_stack52:inst|lpm_ff:inst12|dffs[3] ; g54_stack52:inst|lpm_ff:inst5|dffs[3]  ; clk          ; clk         ; 0.000        ; -0.001     ; 0.987      ;
; 0.837  ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.989      ;
; 0.856  ; g54_stack52:inst|lpm_ff:inst5|dffs[1]  ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.008      ;
; 0.859  ; g54_stack52:inst|lpm_ff:inst12|dffs[5] ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; clk          ; clk         ; 0.000        ; -0.001     ; 1.010      ;
; 0.861  ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; g54_stack52:inst|lpm_ff:inst4|dffs[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.013      ;
; 0.866  ; g54_stack52:inst|lpm_ff:inst4|dffs[5]  ; g54_stack52:inst|lpm_ff:inst|dffs[5]   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.018      ;
; 0.905  ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.057      ;
; 0.913  ; g54_stack52:inst|lpm_ff:inst12|dffs[2] ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; clk          ; clk         ; 0.000        ; -0.007     ; 1.058      ;
; 0.927  ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.079      ;
; 0.930  ; g54_stack52:inst|lpm_ff:inst5|dffs[2]  ; g54_stack52:inst|lpm_ff:inst8|dffs[2]  ; clk          ; clk         ; 0.000        ; 0.007      ; 1.089      ;
; 0.934  ; g54_stack52:inst|lpm_ff:inst12|dffs[0] ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; clk          ; clk         ; 0.000        ; -0.007     ; 1.079      ;
; 0.935  ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; clk          ; clk         ; 0.000        ; -0.013     ; 1.074      ;
; 0.940  ; g54_stack52:inst|lpm_ff:inst|dffs[2]   ; g54_stack52:inst|lpm_ff:inst4|dffs[2]  ; clk          ; clk         ; 0.000        ; -0.013     ; 1.079      ;
; 0.941  ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; clk          ; clk         ; 0.000        ; -0.007     ; 1.086      ;
; 0.942  ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.100      ;
; 0.947  ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; g54_stack52:inst|lpm_ff:inst4|dffs[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.099      ;
; 0.949  ; g54_stack52:inst|lpm_ff:inst5|dffs[0]  ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; clk          ; clk         ; 0.000        ; 0.007      ; 1.108      ;
; 0.951  ; g54_stack52:inst|lpm_ff:inst|dffs[0]   ; g54_stack52:inst|lpm_ff:inst8|dffs[0]  ; clk          ; clk         ; 0.000        ; 0.013      ; 1.116      ;
; 0.955  ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; g54_stack52:inst|lpm_ff:inst4|dffs[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.107      ;
; 0.956  ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; clk          ; clk         ; 0.000        ; -0.013     ; 1.095      ;
; 0.977  ; g54_stack52:inst|lpm_ff:inst|dffs[3]   ; g54_stack52:inst|lpm_ff:inst8|dffs[3]  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.135      ;
; 0.982  ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; g54_stack52:inst|lpm_ff:inst4|dffs[4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.134      ;
; 0.996  ; g54_stack52:inst|lpm_ff:inst|dffs[4]   ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; clk          ; clk         ; 0.000        ; 0.013      ; 1.161      ;
; 1.001  ; g54_stack52:inst|lpm_ff:inst8|dffs[1]  ; g54_stack52:inst|lpm_ff:inst|dffs[1]   ; clk          ; clk         ; 0.000        ; -0.006     ; 1.147      ;
; 1.036  ; g54_stack52:inst|lpm_ff:inst8|dffs[5]  ; g54_stack52:inst|lpm_ff:inst5|dffs[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.188      ;
; 1.039  ; g54_stack52:inst|lpm_ff:inst8|dffs[4]  ; g54_stack52:inst|lpm_ff:inst5|dffs[4]  ; clk          ; clk         ; 0.000        ; -0.007     ; 1.184      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|g54_pop_enable:inst28|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_kg21:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[0]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[0]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[1]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[1]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[2]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[2]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[3]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[3]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[4]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[4]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[5]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst12|dffs[5]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[4]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[4]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[5]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst4|dffs[5]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[4]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[4]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[5]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst5|dffs[5]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[4]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[4]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[5]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst8|dffs[5]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[2]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[2]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[3]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[3]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[4]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[4]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[5]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g54_stack52:inst|lpm_ff:inst|dffs[5]                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[0]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[0]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[1]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[1]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[2]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[2]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[3]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[3]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[4]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[4]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst12|dffs[5]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst12|dffs[5]|clk                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst28|crc_table|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst28|crc_table|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst4|dffs[0]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst4|dffs[0]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst4|dffs[1]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst4|dffs[1]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst4|dffs[2]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst4|dffs[2]|clk                                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst4|dffs[3]|clk                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mode[1]'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; mode[1] ; Rise       ; mode[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; mode[1] ; Fall       ; g54_stack52:inst|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_1hj:auto_generated|safe_q[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst21|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst24|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst24|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Rise       ; inst|inst24|datad                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Rise       ; inst|inst24|datad                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst24~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst24~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Fall       ; inst|inst24~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Fall       ; inst|inst24~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mode[1] ; Rise       ; mode[1]|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mode[1] ; Rise       ; mode[1]|combout                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; clk        ; 1.769  ; 1.769  ; Rise       ; clk             ;
;  ADDR[0]  ; clk        ; 1.674  ; 1.674  ; Rise       ; clk             ;
;  ADDR[1]  ; clk        ; 1.675  ; 1.675  ; Rise       ; clk             ;
;  ADDR[2]  ; clk        ; 1.769  ; 1.769  ; Rise       ; clk             ;
;  ADDR[3]  ; clk        ; 1.523  ; 1.523  ; Rise       ; clk             ;
;  ADDR[4]  ; clk        ; 1.527  ; 1.527  ; Rise       ; clk             ;
;  ADDR[5]  ; clk        ; -0.361 ; -0.361 ; Rise       ; clk             ;
; DATA[*]   ; clk        ; 2.314  ; 2.314  ; Rise       ; clk             ;
;  DATA[0]  ; clk        ; 2.281  ; 2.281  ; Rise       ; clk             ;
;  DATA[1]  ; clk        ; 2.312  ; 2.312  ; Rise       ; clk             ;
;  DATA[2]  ; clk        ; 2.083  ; 2.083  ; Rise       ; clk             ;
;  DATA[3]  ; clk        ; 2.156  ; 2.156  ; Rise       ; clk             ;
;  DATA[4]  ; clk        ; 2.090  ; 2.090  ; Rise       ; clk             ;
;  DATA[5]  ; clk        ; 2.314  ; 2.314  ; Rise       ; clk             ;
; mode[*]   ; clk        ; 2.969  ; 2.969  ; Rise       ; clk             ;
;  mode[0]  ; clk        ; 2.969  ; 2.969  ; Rise       ; clk             ;
;  mode[1]  ; clk        ; 0.452  ; 0.452  ; Rise       ; clk             ;
; RST       ; mode[1]    ; -0.372 ; -0.372 ; Fall       ; mode[1]         ;
; mode[*]   ; mode[1]    ; 2.263  ; 2.263  ; Fall       ; mode[1]         ;
;  mode[0]  ; mode[1]    ; 2.263  ; 2.263  ; Fall       ; mode[1]         ;
;  mode[1]  ; mode[1]    ; -0.088 ; -0.088 ; Fall       ; mode[1]         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; clk        ; 0.500  ; 0.500  ; Rise       ; clk             ;
;  ADDR[0]  ; clk        ; -1.535 ; -1.535 ; Rise       ; clk             ;
;  ADDR[1]  ; clk        ; -1.536 ; -1.536 ; Rise       ; clk             ;
;  ADDR[2]  ; clk        ; -1.630 ; -1.630 ; Rise       ; clk             ;
;  ADDR[3]  ; clk        ; -1.384 ; -1.384 ; Rise       ; clk             ;
;  ADDR[4]  ; clk        ; -1.388 ; -1.388 ; Rise       ; clk             ;
;  ADDR[5]  ; clk        ; 0.500  ; 0.500  ; Rise       ; clk             ;
; DATA[*]   ; clk        ; -1.963 ; -1.963 ; Rise       ; clk             ;
;  DATA[0]  ; clk        ; -2.161 ; -2.161 ; Rise       ; clk             ;
;  DATA[1]  ; clk        ; -2.192 ; -2.192 ; Rise       ; clk             ;
;  DATA[2]  ; clk        ; -1.963 ; -1.963 ; Rise       ; clk             ;
;  DATA[3]  ; clk        ; -2.036 ; -2.036 ; Rise       ; clk             ;
;  DATA[4]  ; clk        ; -1.970 ; -1.970 ; Rise       ; clk             ;
;  DATA[5]  ; clk        ; -2.194 ; -2.194 ; Rise       ; clk             ;
; mode[*]   ; clk        ; 0.134  ; 0.134  ; Rise       ; clk             ;
;  mode[0]  ; clk        ; -1.890 ; -1.890 ; Rise       ; clk             ;
;  mode[1]  ; clk        ; 0.134  ; 0.134  ; Rise       ; clk             ;
; RST       ; mode[1]    ; 0.747  ; 0.747  ; Fall       ; mode[1]         ;
; mode[*]   ; mode[1]    ; 0.688  ; 0.688  ; Fall       ; mode[1]         ;
;  mode[0]  ; mode[1]    ; -1.428 ; -1.428 ; Fall       ; mode[1]         ;
;  mode[1]  ; mode[1]    ; 0.688  ; 0.688  ; Fall       ; mode[1]         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; value[*]  ; clk        ; 5.164 ; 5.164 ; Rise       ; clk             ;
;  value[0] ; clk        ; 4.727 ; 4.727 ; Rise       ; clk             ;
;  value[1] ; clk        ; 4.915 ; 4.915 ; Rise       ; clk             ;
;  value[2] ; clk        ; 4.834 ; 4.834 ; Rise       ; clk             ;
;  value[3] ; clk        ; 5.034 ; 5.034 ; Rise       ; clk             ;
;  value[4] ; clk        ; 5.164 ; 5.164 ; Rise       ; clk             ;
;  value[5] ; clk        ; 4.688 ; 4.688 ; Rise       ; clk             ;
; NUM[*]    ; mode[1]    ; 5.051 ; 5.051 ; Fall       ; mode[1]         ;
;  NUM[0]   ; mode[1]    ; 5.051 ; 5.051 ; Fall       ; mode[1]         ;
;  NUM[1]   ; mode[1]    ; 4.880 ; 4.880 ; Fall       ; mode[1]         ;
;  NUM[2]   ; mode[1]    ; 4.899 ; 4.899 ; Fall       ; mode[1]         ;
;  NUM[3]   ; mode[1]    ; 4.909 ; 4.909 ; Fall       ; mode[1]         ;
;  NUM[4]   ; mode[1]    ; 4.797 ; 4.797 ; Fall       ; mode[1]         ;
;  NUM[5]   ; mode[1]    ; 4.806 ; 4.806 ; Fall       ; mode[1]         ;
; empty     ; mode[1]    ; 5.623 ; 5.623 ; Fall       ; mode[1]         ;
; full      ; mode[1]    ; 5.469 ; 5.469 ; Fall       ; mode[1]         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; value[*]  ; clk        ; 4.086 ; 4.086 ; Rise       ; clk             ;
;  value[0] ; clk        ; 4.271 ; 4.271 ; Rise       ; clk             ;
;  value[1] ; clk        ; 4.157 ; 4.157 ; Rise       ; clk             ;
;  value[2] ; clk        ; 4.177 ; 4.177 ; Rise       ; clk             ;
;  value[3] ; clk        ; 4.119 ; 4.119 ; Rise       ; clk             ;
;  value[4] ; clk        ; 4.104 ; 4.104 ; Rise       ; clk             ;
;  value[5] ; clk        ; 4.086 ; 4.086 ; Rise       ; clk             ;
; NUM[*]    ; mode[1]    ; 4.797 ; 4.797 ; Fall       ; mode[1]         ;
;  NUM[0]   ; mode[1]    ; 5.051 ; 5.051 ; Fall       ; mode[1]         ;
;  NUM[1]   ; mode[1]    ; 4.880 ; 4.880 ; Fall       ; mode[1]         ;
;  NUM[2]   ; mode[1]    ; 4.899 ; 4.899 ; Fall       ; mode[1]         ;
;  NUM[3]   ; mode[1]    ; 4.909 ; 4.909 ; Fall       ; mode[1]         ;
;  NUM[4]   ; mode[1]    ; 4.797 ; 4.797 ; Fall       ; mode[1]         ;
;  NUM[5]   ; mode[1]    ; 4.806 ; 4.806 ; Fall       ; mode[1]         ;
; empty     ; mode[1]    ; 5.282 ; 5.282 ; Fall       ; mode[1]         ;
; full      ; mode[1]    ; 5.164 ; 5.164 ; Fall       ; mode[1]         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; value[0]    ; 6.246 ; 6.246 ; 6.246 ; 6.246 ;
; ADDR[0]    ; value[1]    ; 5.968 ; 5.968 ; 5.968 ; 5.968 ;
; ADDR[0]    ; value[2]    ; 6.104 ; 6.104 ; 6.104 ; 6.104 ;
; ADDR[0]    ; value[3]    ; 6.092 ; 6.092 ; 6.092 ; 6.092 ;
; ADDR[0]    ; value[4]    ; 5.831 ; 5.831 ; 5.831 ; 5.831 ;
; ADDR[0]    ; value[5]    ; 5.626 ; 5.626 ; 5.626 ; 5.626 ;
; ADDR[1]    ; value[0]    ; 5.898 ; 5.898 ; 5.898 ; 5.898 ;
; ADDR[1]    ; value[1]    ; 6.019 ; 6.019 ; 6.019 ; 6.019 ;
; ADDR[1]    ; value[2]    ; 5.887 ; 5.887 ; 5.887 ; 5.887 ;
; ADDR[1]    ; value[3]    ; 6.291 ; 6.291 ; 6.291 ; 6.291 ;
; ADDR[1]    ; value[4]    ; 6.133 ; 6.133 ; 6.133 ; 6.133 ;
; ADDR[1]    ; value[5]    ; 5.795 ; 5.795 ; 5.795 ; 5.795 ;
; ADDR[2]    ; value[0]    ; 5.704 ; 5.704 ; 5.704 ; 5.704 ;
; ADDR[2]    ; value[1]    ; 5.487 ; 5.487 ; 5.487 ; 5.487 ;
; ADDR[2]    ; value[2]    ; 5.575 ; 5.575 ; 5.575 ; 5.575 ;
; ADDR[2]    ; value[3]    ; 5.479 ; 5.479 ; 5.479 ; 5.479 ;
; ADDR[2]    ; value[4]    ; 5.498 ; 5.498 ; 5.498 ; 5.498 ;
; ADDR[2]    ; value[5]    ; 5.323 ; 5.323 ; 5.323 ; 5.323 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; value[0]    ; 5.958 ; 5.958 ; 5.958 ; 5.958 ;
; ADDR[0]    ; value[1]    ; 5.968 ; 5.968 ; 5.968 ; 5.968 ;
; ADDR[0]    ; value[2]    ; 5.883 ; 5.883 ; 5.883 ; 5.883 ;
; ADDR[0]    ; value[3]    ; 6.092 ; 6.092 ; 6.092 ; 6.092 ;
; ADDR[0]    ; value[4]    ; 5.552 ; 5.552 ; 5.552 ; 5.552 ;
; ADDR[0]    ; value[5]    ; 5.626 ; 5.626 ; 5.626 ; 5.626 ;
; ADDR[1]    ; value[0]    ; 5.898 ; 5.898 ; 5.898 ; 5.898 ;
; ADDR[1]    ; value[1]    ; 5.712 ; 5.712 ; 5.712 ; 5.712 ;
; ADDR[1]    ; value[2]    ; 5.887 ; 5.887 ; 5.887 ; 5.887 ;
; ADDR[1]    ; value[3]    ; 6.075 ; 6.075 ; 6.075 ; 6.075 ;
; ADDR[1]    ; value[4]    ; 6.133 ; 6.133 ; 6.133 ; 6.133 ;
; ADDR[1]    ; value[5]    ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; ADDR[2]    ; value[0]    ; 5.704 ; 5.704 ; 5.704 ; 5.704 ;
; ADDR[2]    ; value[1]    ; 5.487 ; 5.487 ; 5.487 ; 5.487 ;
; ADDR[2]    ; value[2]    ; 5.575 ; 5.575 ; 5.575 ; 5.575 ;
; ADDR[2]    ; value[3]    ; 5.479 ; 5.479 ; 5.479 ; 5.479 ;
; ADDR[2]    ; value[4]    ; 5.498 ; 5.498 ; 5.498 ; 5.498 ;
; ADDR[2]    ; value[5]    ; 5.323 ; 5.323 ; 5.323 ; 5.323 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -6.157   ; -0.688 ; N/A      ; N/A     ; -1.814              ;
;  clk             ; -6.157   ; -0.134 ; N/A      ; N/A     ; -1.814              ;
;  mode[1]         ; -1.135   ; -0.688 ; N/A      ; N/A     ; -1.469              ;
; Design-wide TNS  ; -186.433 ; -4.603 ; 0.0      ; 0.0     ; -68.86              ;
;  clk             ; -181.053 ; -0.923 ; N/A      ; N/A     ; -60.059             ;
;  mode[1]         ; -5.380   ; -3.680 ; N/A      ; N/A     ; -8.801              ;
+------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; clk        ; 4.064 ; 4.064 ; Rise       ; clk             ;
;  ADDR[0]  ; clk        ; 3.784 ; 3.784 ; Rise       ; clk             ;
;  ADDR[1]  ; clk        ; 3.791 ; 3.791 ; Rise       ; clk             ;
;  ADDR[2]  ; clk        ; 4.064 ; 4.064 ; Rise       ; clk             ;
;  ADDR[3]  ; clk        ; 3.441 ; 3.441 ; Rise       ; clk             ;
;  ADDR[4]  ; clk        ; 3.451 ; 3.451 ; Rise       ; clk             ;
;  ADDR[5]  ; clk        ; 0.403 ; 0.403 ; Rise       ; clk             ;
; DATA[*]   ; clk        ; 5.541 ; 5.541 ; Rise       ; clk             ;
;  DATA[0]  ; clk        ; 5.484 ; 5.484 ; Rise       ; clk             ;
;  DATA[1]  ; clk        ; 5.509 ; 5.509 ; Rise       ; clk             ;
;  DATA[2]  ; clk        ; 4.862 ; 4.862 ; Rise       ; clk             ;
;  DATA[3]  ; clk        ; 5.118 ; 5.118 ; Rise       ; clk             ;
;  DATA[4]  ; clk        ; 4.865 ; 4.865 ; Rise       ; clk             ;
;  DATA[5]  ; clk        ; 5.541 ; 5.541 ; Rise       ; clk             ;
; mode[*]   ; clk        ; 7.017 ; 7.017 ; Rise       ; clk             ;
;  mode[0]  ; clk        ; 7.017 ; 7.017 ; Rise       ; clk             ;
;  mode[1]  ; clk        ; 2.435 ; 2.435 ; Rise       ; clk             ;
; RST       ; mode[1]    ; 0.213 ; 0.213 ; Fall       ; mode[1]         ;
; mode[*]   ; mode[1]    ; 5.427 ; 5.427 ; Fall       ; mode[1]         ;
;  mode[0]  ; mode[1]    ; 5.427 ; 5.427 ; Fall       ; mode[1]         ;
;  mode[1]  ; mode[1]    ; 0.845 ; 0.845 ; Fall       ; mode[1]         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; clk        ; 0.500  ; 0.500  ; Rise       ; clk             ;
;  ADDR[0]  ; clk        ; -1.535 ; -1.535 ; Rise       ; clk             ;
;  ADDR[1]  ; clk        ; -1.536 ; -1.536 ; Rise       ; clk             ;
;  ADDR[2]  ; clk        ; -1.630 ; -1.630 ; Rise       ; clk             ;
;  ADDR[3]  ; clk        ; -1.384 ; -1.384 ; Rise       ; clk             ;
;  ADDR[4]  ; clk        ; -1.388 ; -1.388 ; Rise       ; clk             ;
;  ADDR[5]  ; clk        ; 0.500  ; 0.500  ; Rise       ; clk             ;
; DATA[*]   ; clk        ; -1.963 ; -1.963 ; Rise       ; clk             ;
;  DATA[0]  ; clk        ; -2.161 ; -2.161 ; Rise       ; clk             ;
;  DATA[1]  ; clk        ; -2.192 ; -2.192 ; Rise       ; clk             ;
;  DATA[2]  ; clk        ; -1.963 ; -1.963 ; Rise       ; clk             ;
;  DATA[3]  ; clk        ; -2.036 ; -2.036 ; Rise       ; clk             ;
;  DATA[4]  ; clk        ; -1.970 ; -1.970 ; Rise       ; clk             ;
;  DATA[5]  ; clk        ; -2.194 ; -2.194 ; Rise       ; clk             ;
; mode[*]   ; clk        ; 0.134  ; 0.134  ; Rise       ; clk             ;
;  mode[0]  ; clk        ; -1.890 ; -1.890 ; Rise       ; clk             ;
;  mode[1]  ; clk        ; 0.134  ; 0.134  ; Rise       ; clk             ;
; RST       ; mode[1]    ; 0.747  ; 0.747  ; Fall       ; mode[1]         ;
; mode[*]   ; mode[1]    ; 0.688  ; 0.688  ; Fall       ; mode[1]         ;
;  mode[0]  ; mode[1]    ; -1.428 ; -1.428 ; Fall       ; mode[1]         ;
;  mode[1]  ; mode[1]    ; 0.688  ; 0.688  ; Fall       ; mode[1]         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; value[*]  ; clk        ; 10.790 ; 10.790 ; Rise       ; clk             ;
;  value[0] ; clk        ; 9.592  ; 9.592  ; Rise       ; clk             ;
;  value[1] ; clk        ; 10.110 ; 10.110 ; Rise       ; clk             ;
;  value[2] ; clk        ; 9.934  ; 9.934  ; Rise       ; clk             ;
;  value[3] ; clk        ; 10.457 ; 10.457 ; Rise       ; clk             ;
;  value[4] ; clk        ; 10.790 ; 10.790 ; Rise       ; clk             ;
;  value[5] ; clk        ; 9.395  ; 9.395  ; Rise       ; clk             ;
; NUM[*]    ; mode[1]    ; 10.134 ; 10.134 ; Fall       ; mode[1]         ;
;  NUM[0]   ; mode[1]    ; 10.134 ; 10.134 ; Fall       ; mode[1]         ;
;  NUM[1]   ; mode[1]    ; 9.720  ; 9.720  ; Fall       ; mode[1]         ;
;  NUM[2]   ; mode[1]    ; 9.742  ; 9.742  ; Fall       ; mode[1]         ;
;  NUM[3]   ; mode[1]    ; 9.750  ; 9.750  ; Fall       ; mode[1]         ;
;  NUM[4]   ; mode[1]    ; 9.465  ; 9.465  ; Fall       ; mode[1]         ;
;  NUM[5]   ; mode[1]    ; 9.473  ; 9.473  ; Fall       ; mode[1]         ;
; empty     ; mode[1]    ; 11.721 ; 11.721 ; Fall       ; mode[1]         ;
; full      ; mode[1]    ; 11.359 ; 11.359 ; Fall       ; mode[1]         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; value[*]  ; clk        ; 4.086 ; 4.086 ; Rise       ; clk             ;
;  value[0] ; clk        ; 4.271 ; 4.271 ; Rise       ; clk             ;
;  value[1] ; clk        ; 4.157 ; 4.157 ; Rise       ; clk             ;
;  value[2] ; clk        ; 4.177 ; 4.177 ; Rise       ; clk             ;
;  value[3] ; clk        ; 4.119 ; 4.119 ; Rise       ; clk             ;
;  value[4] ; clk        ; 4.104 ; 4.104 ; Rise       ; clk             ;
;  value[5] ; clk        ; 4.086 ; 4.086 ; Rise       ; clk             ;
; NUM[*]    ; mode[1]    ; 4.797 ; 4.797 ; Fall       ; mode[1]         ;
;  NUM[0]   ; mode[1]    ; 5.051 ; 5.051 ; Fall       ; mode[1]         ;
;  NUM[1]   ; mode[1]    ; 4.880 ; 4.880 ; Fall       ; mode[1]         ;
;  NUM[2]   ; mode[1]    ; 4.899 ; 4.899 ; Fall       ; mode[1]         ;
;  NUM[3]   ; mode[1]    ; 4.909 ; 4.909 ; Fall       ; mode[1]         ;
;  NUM[4]   ; mode[1]    ; 4.797 ; 4.797 ; Fall       ; mode[1]         ;
;  NUM[5]   ; mode[1]    ; 4.806 ; 4.806 ; Fall       ; mode[1]         ;
; empty     ; mode[1]    ; 5.282 ; 5.282 ; Fall       ; mode[1]         ;
; full      ; mode[1]    ; 5.164 ; 5.164 ; Fall       ; mode[1]         ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; value[0]    ; 12.997 ; 12.997 ; 12.997 ; 12.997 ;
; ADDR[0]    ; value[1]    ; 12.243 ; 12.243 ; 12.243 ; 12.243 ;
; ADDR[0]    ; value[2]    ; 12.602 ; 12.602 ; 12.602 ; 12.602 ;
; ADDR[0]    ; value[3]    ; 12.631 ; 12.631 ; 12.631 ; 12.631 ;
; ADDR[0]    ; value[4]    ; 11.899 ; 11.899 ; 11.899 ; 11.899 ;
; ADDR[0]    ; value[5]    ; 11.328 ; 11.328 ; 11.328 ; 11.328 ;
; ADDR[1]    ; value[0]    ; 12.101 ; 12.101 ; 12.101 ; 12.101 ;
; ADDR[1]    ; value[1]    ; 12.377 ; 12.377 ; 12.377 ; 12.377 ;
; ADDR[1]    ; value[2]    ; 12.089 ; 12.089 ; 12.089 ; 12.089 ;
; ADDR[1]    ; value[3]    ; 13.179 ; 13.179 ; 13.179 ; 13.179 ;
; ADDR[1]    ; value[4]    ; 12.666 ; 12.666 ; 12.666 ; 12.666 ;
; ADDR[1]    ; value[5]    ; 11.710 ; 11.710 ; 11.710 ; 11.710 ;
; ADDR[2]    ; value[0]    ; 11.476 ; 11.476 ; 11.476 ; 11.476 ;
; ADDR[2]    ; value[1]    ; 10.949 ; 10.949 ; 10.949 ; 10.949 ;
; ADDR[2]    ; value[2]    ; 11.123 ; 11.123 ; 11.123 ; 11.123 ;
; ADDR[2]    ; value[3]    ; 10.897 ; 10.897 ; 10.897 ; 10.897 ;
; ADDR[2]    ; value[4]    ; 10.949 ; 10.949 ; 10.949 ; 10.949 ;
; ADDR[2]    ; value[5]    ; 10.445 ; 10.445 ; 10.445 ; 10.445 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; value[0]    ; 5.958 ; 5.958 ; 5.958 ; 5.958 ;
; ADDR[0]    ; value[1]    ; 5.968 ; 5.968 ; 5.968 ; 5.968 ;
; ADDR[0]    ; value[2]    ; 5.883 ; 5.883 ; 5.883 ; 5.883 ;
; ADDR[0]    ; value[3]    ; 6.092 ; 6.092 ; 6.092 ; 6.092 ;
; ADDR[0]    ; value[4]    ; 5.552 ; 5.552 ; 5.552 ; 5.552 ;
; ADDR[0]    ; value[5]    ; 5.626 ; 5.626 ; 5.626 ; 5.626 ;
; ADDR[1]    ; value[0]    ; 5.898 ; 5.898 ; 5.898 ; 5.898 ;
; ADDR[1]    ; value[1]    ; 5.712 ; 5.712 ; 5.712 ; 5.712 ;
; ADDR[1]    ; value[2]    ; 5.887 ; 5.887 ; 5.887 ; 5.887 ;
; ADDR[1]    ; value[3]    ; 6.075 ; 6.075 ; 6.075 ; 6.075 ;
; ADDR[1]    ; value[4]    ; 6.133 ; 6.133 ; 6.133 ; 6.133 ;
; ADDR[1]    ; value[5]    ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; ADDR[2]    ; value[0]    ; 5.704 ; 5.704 ; 5.704 ; 5.704 ;
; ADDR[2]    ; value[1]    ; 5.487 ; 5.487 ; 5.487 ; 5.487 ;
; ADDR[2]    ; value[2]    ; 5.575 ; 5.575 ; 5.575 ; 5.575 ;
; ADDR[2]    ; value[3]    ; 5.479 ; 5.479 ; 5.479 ; 5.479 ;
; ADDR[2]    ; value[4]    ; 5.498 ; 5.498 ; 5.498 ; 5.498 ;
; ADDR[2]    ; value[5]    ; 5.323 ; 5.323 ; 5.323 ; 5.323 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 228      ; 0        ; 0        ; 0        ;
; mode[1]    ; clk      ; 112      ; 472      ; 0        ; 0        ;
; mode[1]    ; mode[1]  ; 0        ; 0        ; 36       ; 57       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 228      ; 0        ; 0        ; 0        ;
; mode[1]    ; clk      ; 112      ; 472      ; 0        ; 0        ;
; mode[1]    ; mode[1]  ; 0        ; 0        ; 36       ; 57       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 102   ; 102  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 66    ; 66   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Feb 22 13:55:58 2017
Info: Command: quartus_sta g54_Lab3 -c g54_Lab3
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'g54_Lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name mode[1] mode[1]
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.157
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.157      -181.053 clk 
    Info (332119):    -1.135        -5.380 mode[1] 
Info (332146): Worst-case hold slack is -0.282
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.282        -1.100 mode[1] 
    Info (332119):     0.903         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814       -60.059 clk 
    Info (332119):    -1.469        -8.801 mode[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.145
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.145       -63.067 clk 
    Info (332119):     0.187         0.000 mode[1] 
Info (332146): Worst-case hold slack is -0.688
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.688        -3.680 mode[1] 
    Info (332119):    -0.134        -0.923 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -48.456 clk 
    Info (332119):    -1.222        -7.222 mode[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 462 megabytes
    Info: Processing ended: Wed Feb 22 13:56:02 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


