```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  
);

    // Simplified expression from the Karnaugh map:
    // out = (a'c'd') + (a'bd') + (ab'c') + (bcd)

    assign out = (~a & ~c & ~d) | (~a & b & ~d) | (a & ~b & ~c) | (b & c & d);

endmodule
```