
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121647                       # Number of seconds simulated
sim_ticks                                121646774319                       # Number of ticks simulated
final_tick                               1179505595632                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122371                       # Simulator instruction rate (inst/s)
host_op_rate                                   154426                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3370170                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925384                       # Number of bytes of host memory used
host_seconds                                 36095.15                       # Real time elapsed on the host
sim_insts                                  4416997843                       # Number of instructions simulated
sim_ops                                    5574040231                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3121152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3326592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       771328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1600128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8826112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2665984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2665984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24384                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25989                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6026                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12501                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 68954                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20828                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20828                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25657499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27346323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6340719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13153888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                72555249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11574                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16836                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56820                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21915780                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21915780                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21915780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25657499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27346323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6340719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13153888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               94471029                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146034544                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23185415                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19092926                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932386                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9363542                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671470                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437828                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87578                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104488490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128080622                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23185415                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109298                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27198138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264912                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6250398                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12104741                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142237617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.096878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.539205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115039479     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784762      1.96%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365172      1.66%     84.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381582      1.67%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266692      1.59%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125006      0.79%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778107      0.55%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977469      1.39%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13519348      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142237617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.158767                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.877057                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103310771                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7673335                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26849309                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110050                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294143                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733104                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6449                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154486718                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51043                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294143                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103827457                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4920662                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1575053                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26433339                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1186955                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153030589                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3334                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401900                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625035                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        34770                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214105177                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713278927                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713278927                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45845952                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33721                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17699                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3815963                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189944                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901070                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311345                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1697261                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149162572                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33720                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139216313                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108475                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25198594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57189629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1676                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142237617                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.978759                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.579600                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84834813     59.64%     59.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23738257     16.69%     76.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11968837      8.41%     84.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808613      5.49%     90.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907074      4.86%     95.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702897      1.90%     96.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063606      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118034      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95486      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142237617                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976442     74.89%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155535     11.93%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171877     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114981703     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013124      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361612     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843852      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139216313                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.953311                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303854                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009366                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422082572                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174395560                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135102287                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140520167                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202247                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977815                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1090                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159400                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294143                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4200893                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       261115                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149196292                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165757                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189944                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901070                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17698                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        208840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13110                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085778                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234301                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136842005                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111207                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374308                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953377                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19297173                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842170                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.937052                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135107802                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135102287                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81538359                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221198311                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.925139                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368621                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26784671                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957345                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137943474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.887479                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.705967                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88838963     64.40%     64.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22509832     16.32%     80.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810460      7.84%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819071      3.49%     92.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765261      2.73%     94.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535979      1.11%     95.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561926      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094400      0.79%     97.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007582      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137943474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007582                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284142479                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302707533                       # The number of ROB writes
system.switch_cpus0.timesIdled                  58226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3796927                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.460345                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.460345                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.684769                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.684769                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618371964                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186424832                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145852701                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146034544                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23671084                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19180961                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2053905                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9554520                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9085428                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2530265                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91044                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103260488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130315815                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23671084                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11615693                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28468059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6668400                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3731030                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12051893                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1657056                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140028678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.551045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111560619     79.67%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2680869      1.91%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2040711      1.46%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5009909      3.58%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1126109      0.80%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1618138      1.16%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1225046      0.87%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          769739      0.55%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13997538     10.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140028678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162092                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.892363                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102042673                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5318677                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28027510                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113230                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4526579                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4086829                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42529                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157195710                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81501                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4526579                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102908359                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1446029                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2388478                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27265236                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1493989                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155567392                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        26453                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        275323                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       607922                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       174687                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218576871                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    724553609                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    724553609                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172472538                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46104291                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37745                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21038                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5040621                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15007092                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7325475                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       121337                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1628920                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152802738                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37730                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141923365                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       193880                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27877451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60479350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140028678                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.013531                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.562932                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80579886     57.55%     57.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24985167     17.84%     75.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11676842      8.34%     83.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8556827      6.11%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7604732      5.43%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3021042      2.16%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2989877      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       463807      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150498      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140028678                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         570745     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        114576     13.83%     82.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143336     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119118094     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2132793      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16706      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13402837      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7252935      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141923365                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.971848                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             828657                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005839                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    424897941                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180718345                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138350006                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142752022                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       347569                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3656328                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1054                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226694                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4526579                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         869879                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93548                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152840468                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15007092                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7325475                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21024                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1117479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1169702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2287181                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139367420                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12881234                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2555941                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20132402                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19796708                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7251168                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.954346                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138532365                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138350006                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82972390                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229838341                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.947379                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361003                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101040338                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124087006                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28755377                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2056513                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135502099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.915757                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.690496                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84611674     62.44%     62.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23808883     17.57%     80.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10490748      7.74%     87.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5503108      4.06%     91.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4378008      3.23%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1576875      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1335946      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       999636      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2797221      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135502099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101040338                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124087006                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18449542                       # Number of memory references committed
system.switch_cpus1.commit.loads             11350764                       # Number of loads committed
system.switch_cpus1.commit.membars              16706                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17828961                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111806792                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2526169                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2797221                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285547261                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310211611                       # The number of ROB writes
system.switch_cpus1.timesIdled                  74255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                6005866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101040338                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124087006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101040338                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.445309                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.445309                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.691893                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.691893                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628423373                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192715164                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147061828                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33412                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146034544                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24467355                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20045582                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2074750                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9953629                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9665904                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2504553                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95362                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    108570726                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131336047                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24467355                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12170457                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28450542                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6213159                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4368779                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12702417                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1621936                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    145510592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.104425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.529667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117060050     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2296236      1.58%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3897130      2.68%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2268047      1.56%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1772859      1.22%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1563207      1.07%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          959213      0.66%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2402689      1.65%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13291161      9.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    145510592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167545                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.899349                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107882244                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5584065                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27850357                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        73654                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4120266                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4010491                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158310895                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4120266                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108428142                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         617718                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4033705                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27360354                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       950402                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     157235551                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         96891                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       548147                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    222001991                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    731509061                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    731509061                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177722346                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44279642                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35362                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17708                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2763031                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14608938                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7465990                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        72436                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1698777                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152081670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142757610                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        91596                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22663761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50274663                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    145510592                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.981081                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.544817                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87260323     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22358538     15.37%     75.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12036483      8.27%     83.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8945722      6.15%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8720212      5.99%     95.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3224751      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2452131      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       327905      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       184527      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    145510592                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         127054     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169730     37.42%     65.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       156781     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120492060     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1932703      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17654      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12874972      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7440221      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142757610                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.977561                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             453565                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    431570973                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    174781033                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139707977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143211175                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       291563                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3060797                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       122510                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4120266                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         413280                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        55192                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152117032                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       789608                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14608938                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7465990                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17708                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1193814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1103638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2297452                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140531852                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12550936                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2225758                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19990935                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19887661                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7439999                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.962319                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139708040                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139707977                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82597334                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        228837530                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.956678                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360943                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103332449                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127371788                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24745485                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35308                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2092179                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    141390326                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.900852                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.710999                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89876011     63.57%     63.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24828689     17.56%     81.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9708026      6.87%     87.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5107930      3.61%     91.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4347327      3.07%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2092679      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       981184      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1524390      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2924090      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    141390326                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103332449                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127371788                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18891621                       # Number of memory references committed
system.switch_cpus2.commit.loads             11548141                       # Number of loads committed
system.switch_cpus2.commit.membars              17654                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18480271                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114667381                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2634392                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2924090                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           290583509                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          308356551                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 523952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103332449                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127371788                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103332449                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.413250                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.413250                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.707589                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.707589                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631962101                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195066221                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147797678                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35308                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               146034544                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22303662                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18386578                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1991809                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9188330                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8559861                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2340808                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88184                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108681241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122502088                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22303662                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10900669                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25613050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5892181                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4025816                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12609541                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1648597                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142187407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.057920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.478212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116574357     81.99%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1336141      0.94%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1891841      1.33%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2472397      1.74%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2772867      1.95%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2065580      1.45%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1191335      0.84%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1744609      1.23%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12138280      8.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142187407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.152729                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.838857                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107482957                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5624524                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25154497                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58362                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3867066                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3562381                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147823136                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3867066                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108229758                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1090158                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3199515                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24468933                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1331971                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146837808                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1096                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268517                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       550818                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          873                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204772092                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    685994296                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    685994296                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167323848                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37448209                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38697                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22363                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4023209                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13954312                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7249854                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119950                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1582123                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142711162                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133561190                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26688                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20520454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48409073                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5991                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142187407                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.939332                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.502527                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85663342     60.25%     60.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22768824     16.01%     76.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12615445      8.87%     85.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8132513      5.72%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7460226      5.25%     96.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2975268      2.09%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1805021      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       517577      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249191      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142187407                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64482     22.86%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93939     33.30%     56.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123686     43.84%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112133553     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2037159      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16334      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12180455      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7193689      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133561190                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.914586                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282107                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409618580                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163270604                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131009425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133843297                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       326043                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2912708                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172571                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          134                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3867066                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         827679                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109891                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142749821                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1359035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13954312                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7249854                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22325                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83883                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1171158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1123712                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2294870                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131754064                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12014988                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1807124                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19207245                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18463087                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7192257                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.902212                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131009695                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131009425                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76740919                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208457330                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.897113                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368137                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97993197                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120437815                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22321195                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2024252                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138320341                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.870717                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.679402                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89498545     64.70%     64.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23473459     16.97%     81.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9220721      6.67%     88.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4745370      3.43%     91.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4137123      2.99%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1988713      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1722868      1.25%     97.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810797      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2722745      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138320341                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97993197                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120437815                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18118887                       # Number of memory references committed
system.switch_cpus3.commit.loads             11041604                       # Number of loads committed
system.switch_cpus3.commit.membars              16334                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17273557                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108558394                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2457443                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2722745                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278356606                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289385149                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3847137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97993197                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120437815                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97993197                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.490252                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.490252                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.671028                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.671028                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593689820                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181772215                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138470013                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32668                       # number of misc regfile writes
system.l20.replacements                         24395                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552757                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28491                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.401109                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.557917                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.500757                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3121.171016                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           971.770310                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000380                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000366                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.762005                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237249                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        73935                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  73935                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16193                       # number of Writeback hits
system.l20.Writeback_hits::total                16193                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        73935                       # number of demand (read+write) hits
system.l20.demand_hits::total                   73935                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        73935                       # number of overall hits
system.l20.overall_hits::total                  73935                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24384                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24395                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24384                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24395                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24384                       # number of overall misses
system.l20.overall_misses::total                24395                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2899403                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7348162646                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7351062049                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2899403                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7348162646                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7351062049                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2899403                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7348162646                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7351062049                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98319                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98330                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16193                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16193                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98319                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98330                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98319                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98330                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248009                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248093                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248009                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248093                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248009                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248093                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 263582.090909                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 301351.814551                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 301334.783726                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 263582.090909                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 301351.814551                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 301334.783726                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 263582.090909                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 301351.814551                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 301334.783726                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4730                       # number of writebacks
system.l20.writebacks::total                     4730                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24384                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24395                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24384                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24395                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24384                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24395                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2196283                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5790694236                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5792890519                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2196283                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5790694236                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5792890519                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2196283                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5790694236                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5792890519                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248009                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248093                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248009                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248093                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248009                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248093                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199662.090909                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 237479.258366                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 237462.206149                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 199662.090909                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 237479.258366                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 237462.206149                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 199662.090909                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 237479.258366                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 237462.206149                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         26003                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          368102                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30099                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.229709                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.309786                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.368601                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2678.309839                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1378.011773                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009109                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000578                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.653884                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.336429                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        47921                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47921                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14183                       # number of Writeback hits
system.l21.Writeback_hits::total                14183                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        47921                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47921                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        47921                       # number of overall hits
system.l21.overall_hits::total                  47921                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        25989                       # number of ReadReq misses
system.l21.ReadReq_misses::total                26002                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        25989                       # number of demand (read+write) misses
system.l21.demand_misses::total                 26002                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        25989                       # number of overall misses
system.l21.overall_misses::total                26002                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3535124                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8705769459                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8709304583                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3535124                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8705769459                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8709304583                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3535124                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8705769459                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8709304583                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73910                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73923                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14183                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14183                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73910                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73923                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73910                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73923                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.351630                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.351744                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.351630                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.351744                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.351630                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.351744                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 271932.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 334979.008773                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 334947.488001                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 271932.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 334979.008773                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 334947.488001                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 271932.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 334979.008773                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 334947.488001                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4435                       # number of writebacks
system.l21.writebacks::total                     4435                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        25989                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           26002                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        25989                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            26002                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        25989                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           26002                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2701686                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7043779261                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7046480947                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2701686                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7043779261                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7046480947                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2701686                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7043779261                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7046480947                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.351630                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.351744                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.351630                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.351744                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.351630                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.351744                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       207822                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 271029.253184                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 270997.651988                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       207822                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 271029.253184                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 270997.651988                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       207822                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 271029.253184                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 270997.651988                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6042                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          271852                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10138                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.815151                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.806500                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2205.947936                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1771.245565                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001662                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.538562                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.432433                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        27973                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  27973                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9142                       # number of Writeback hits
system.l22.Writeback_hits::total                 9142                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        27973                       # number of demand (read+write) hits
system.l22.demand_hits::total                   27973                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        27973                       # number of overall hits
system.l22.overall_hits::total                  27973                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6026                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6042                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6026                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6042                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6026                       # number of overall misses
system.l22.overall_misses::total                 6042                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3796426                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1804858703                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1808655129                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3796426                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1804858703                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1808655129                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3796426                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1804858703                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1808655129                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33999                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34015                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9142                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9142                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33999                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34015                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33999                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34015                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.177241                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.177628                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.177241                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.177628                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.177241                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.177628                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 237276.625000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 299511.898938                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 299347.091857                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 237276.625000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 299511.898938                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 299347.091857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 237276.625000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 299511.898938                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 299347.091857                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3644                       # number of writebacks
system.l22.writebacks::total                     3644                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6026                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6042                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6026                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6042                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6026                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6042                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2774351                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1419803104                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1422577455                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2774351                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1419803104                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1422577455                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2774351                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1419803104                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1422577455                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.177241                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.177628                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.177241                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.177628                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.177241                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.177628                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 173396.937500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 235612.861600                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 235448.105760                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 173396.937500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 235612.861600                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 235448.105760                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 173396.937500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 235612.861600                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 235448.105760                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12517                       # number of replacements
system.l23.tagsinuse                      4095.982428                       # Cycle average of tags in use
system.l23.total_refs                          390450                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16613                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.502679                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           87.720468                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.198977                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2728.695916                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1276.367067                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021416                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000781                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.666186                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.311613                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        38790                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  38790                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22922                       # number of Writeback hits
system.l23.Writeback_hits::total                22922                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        38790                       # number of demand (read+write) hits
system.l23.demand_hits::total                   38790                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        38790                       # number of overall hits
system.l23.overall_hits::total                  38790                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12497                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12511                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12501                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12515                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12501                       # number of overall misses
system.l23.overall_misses::total                12515                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3850639                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4059461254                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4063311893                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1112295                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1112295                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3850639                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4060573549                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4064424188                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3850639                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4060573549                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4064424188                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51287                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51301                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22922                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22922                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51291                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51305                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51291                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51305                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.243668                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243874                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243727                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243933                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243727                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243933                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 275045.642857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 324834.860687                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 324779.145792                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 278073.750000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 278073.750000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 275045.642857                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 324819.898328                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 324764.217978                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 275045.642857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 324819.898328                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 324764.217978                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8019                       # number of writebacks
system.l23.writebacks::total                     8019                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12497                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12511                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12501                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12515                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12501                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12515                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2955513                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3260727915                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3263683428                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       856934                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       856934                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2955513                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3261584849                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3264540362                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2955513                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3261584849                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3264540362                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243668                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243874                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243727                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243933                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243727                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243933                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 211108.071429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 260920.854205                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 260865.112941                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 214233.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 214233.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 211108.071429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 260905.915447                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 260850.208710                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 211108.071429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 260905.915447                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 260850.208710                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.698341                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112391                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1836864.593466                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.698341                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017145                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882529                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12104730                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12104730                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12104730                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12104730                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12104730                       # number of overall hits
system.cpu0.icache.overall_hits::total       12104730                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3106203                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3106203                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3106203                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3106203                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3106203                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3106203                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12104741                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12104741                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12104741                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12104741                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12104741                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12104741                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 282382.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 282382.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 282382.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 282382.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 282382.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 282382.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2990703                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2990703                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2990703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2990703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2990703                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2990703                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271882.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 271882.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 271882.090909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 271882.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 271882.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 271882.090909                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98319                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191218619                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98575                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1939.828750                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513470                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486530                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916068                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083932                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10954100                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10954100                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17260                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17260                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18663515                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18663515                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18663515                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18663515                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       410317                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       410317                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       410427                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        410427                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       410427                       # number of overall misses
system.cpu0.dcache.overall_misses::total       410427                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  51867158358                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  51867158358                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15208343                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15208343                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  51882366701                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  51882366701                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  51882366701                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  51882366701                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364417                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364417                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073942                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073942                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073942                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073942                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036105                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036105                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021518                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021518                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021518                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021518                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 126407.529686                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 126407.529686                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 138257.663636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 138257.663636                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 126410.705682                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 126410.705682                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 126410.705682                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 126410.705682                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16193                       # number of writebacks
system.cpu0.dcache.writebacks::total            16193                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       311998                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       311998                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       312108                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       312108                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       312108                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       312108                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98319                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98319                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98319                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98319                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12430647911                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12430647911                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12430647911                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12430647911                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12430647911                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12430647911                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008651                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008651                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005155                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005155                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005155                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005155                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126431.797628                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126431.797628                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126431.797628                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126431.797628                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126431.797628                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126431.797628                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996131                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017132631                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050670.627016                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996131                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12051876                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12051876                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12051876                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12051876                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12051876                       # number of overall hits
system.cpu1.icache.overall_hits::total       12051876                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4698285                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4698285                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4698285                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4698285                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4698285                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4698285                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12051893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12051893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12051893                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12051893                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12051893                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12051893                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 276369.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 276369.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 276369.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 276369.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 276369.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 276369.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3643024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3643024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3643024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3643024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3643024                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3643024                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 280232.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 280232.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73910                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180534143                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74166                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2434.190101                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.731308                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.268692                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901294                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098706                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9697798                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9697798                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7065366                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7065366                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20713                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20713                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16706                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16706                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16763164                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16763164                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16763164                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16763164                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180802                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180802                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180802                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180802                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180802                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180802                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  30275272899                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  30275272899                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  30275272899                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30275272899                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  30275272899                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30275272899                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9878600                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9878600                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7065366                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7065366                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16943966                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16943966                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16943966                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16943966                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018302                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018302                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010671                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010671                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010671                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010671                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 167449.878314                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 167449.878314                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 167449.878314                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 167449.878314                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 167449.878314                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 167449.878314                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14183                       # number of writebacks
system.cpu1.dcache.writebacks::total            14183                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106892                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106892                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106892                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106892                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73910                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73910                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73910                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73910                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73910                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73910                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  12052054502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12052054502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12052054502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12052054502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12052054502                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12052054502                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007482                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007482                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 163063.922365                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 163063.922365                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 163063.922365                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 163063.922365                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 163063.922365                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 163063.922365                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.027459                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019052965                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205742.348485                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.027459                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024082                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738826                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12702400                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12702400                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12702400                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12702400                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12702400                       # number of overall hits
system.cpu2.icache.overall_hits::total       12702400                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4203054                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4203054                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4203054                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4203054                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4203054                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4203054                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12702417                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12702417                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12702417                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12702417                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12702417                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12702417                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 247238.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 247238.470588                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 247238.470588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 247238.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 247238.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 247238.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3929229                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3929229                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3929229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3929229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3929229                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3929229                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 245576.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 245576.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33999                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163845105                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34255                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4783.100423                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.045246                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.954754                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902520                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097480                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9360897                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9360897                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7308172                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7308172                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17680                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17680                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17654                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17654                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16669069                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16669069                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16669069                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16669069                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        87022                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        87022                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        87022                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         87022                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        87022                       # number of overall misses
system.cpu2.dcache.overall_misses::total        87022                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9665291966                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9665291966                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9665291966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9665291966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9665291966                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9665291966                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9447919                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9447919                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7308172                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7308172                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16756091                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16756091                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16756091                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16756091                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009211                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009211                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005193                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005193                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005193                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005193                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111067.223989                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111067.223989                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111067.223989                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111067.223989                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111067.223989                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111067.223989                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9142                       # number of writebacks
system.cpu2.dcache.writebacks::total             9142                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        53023                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53023                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        53023                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        53023                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        53023                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        53023                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33999                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33999                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33999                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33999                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33999                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33999                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3678935991                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3678935991                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3678935991                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3678935991                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3678935991                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3678935991                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108207.182299                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108207.182299                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 108207.182299                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108207.182299                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 108207.182299                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108207.182299                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995930                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015832945                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043929.466801                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995930                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12609524                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12609524                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12609524                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12609524                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12609524                       # number of overall hits
system.cpu3.icache.overall_hits::total       12609524                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4605008                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4605008                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4605008                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4605008                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4605008                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4605008                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12609541                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12609541                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12609541                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12609541                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12609541                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12609541                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 270882.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 270882.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 270882.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 270882.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 270882.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 270882.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3966839                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3966839                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3966839                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3966839                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3966839                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3966839                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 283345.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 283345.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 283345.642857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 283345.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 283345.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 283345.642857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51291                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172490320                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51547                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3346.272722                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.236881                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.763119                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911082                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088918                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8947154                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8947154                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7040479                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7040479                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17192                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17192                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16334                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16334                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15987633                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15987633                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15987633                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15987633                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148367                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148367                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3149                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3149                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151516                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151516                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151516                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151516                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23145204341                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23145204341                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    815104004                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    815104004                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23960308345                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23960308345                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23960308345                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23960308345                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9095521                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9095521                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7043628                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7043628                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16334                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16334                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16139149                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16139149                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16139149                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16139149                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016312                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016312                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000447                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000447                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009388                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009388                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009388                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009388                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 155999.678776                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 155999.678776                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 258845.349000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 258845.349000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 158137.149509                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 158137.149509                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 158137.149509                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 158137.149509                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1959668                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 217740.888889                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22922                       # number of writebacks
system.cpu3.dcache.writebacks::total            22922                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97080                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97080                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3145                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3145                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100225                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100225                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100225                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100225                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51287                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51287                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51291                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51291                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51291                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51291                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6704675408                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6704675408                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1145495                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1145495                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6705820903                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6705820903                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6705820903                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6705820903                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 130728.555150                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 130728.555150                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 286373.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 286373.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 130740.693358                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 130740.693358                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 130740.693358                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 130740.693358                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
