{
  "module_name": "reg.h",
  "hash_id": "520e1e082c41383aeb2376d8bce84a8661b0bbd872451c728a67737b1c2c88aa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192se/reg.h",
  "human_readable_source": " \n \n\n#ifndef __REALTEK_92S_REG_H__\n#define __REALTEK_92S_REG_H__\n\n \n#define\tREG_SYS_ISO_CTRL\t\t\t0x0000\n#define\tREG_SYS_FUNC_EN\t\t\t\t0x0002\n#define\tPMC_FSM\t\t\t\t\t0x0004\n#define\tSYS_CLKR\t\t\t\t0x0008\n#define\tEPROM_CMD\t\t\t\t0x000A\n#define\tEE_VPD\t\t\t\t\t0x000C\n#define\tAFE_MISC\t\t\t\t0x0010\n#define\tSPS0_CTRL\t\t\t\t0x0011\n#define\tSPS1_CTRL\t\t\t\t0x0018\n#define\tRF_CTRL\t\t\t\t\t0x001F\n#define\tLDOA15_CTRL\t\t\t\t0x0020\n#define\tLDOV12D_CTRL\t\t\t\t0x0021\n#define\tLDOHCI12_CTRL\t\t\t\t0x0022\n#define\tLDO_USB_SDIO\t\t\t\t0x0023\n#define\tLPLDO_CTRL\t\t\t\t0x0024\n#define\tAFE_XTAL_CTRL\t\t\t\t0x0026\n#define\tAFE_PLL_CTRL\t\t\t\t0x0028\n#define\tREG_EFUSE_CTRL\t\t\t\t0x0030\n#define\tREG_EFUSE_TEST\t\t\t\t0x0034\n#define\tPWR_DATA\t\t\t\t0x0038\n#define\tDBG_PORT\t\t\t\t0x003A\n#define\tDPS_TIMER\t\t\t\t0x003C\n#define\tRCLK_MON\t\t\t\t0x003E\n\n \n#define\tCMDR\t\t\t\t\t0x0040\n#define\tTXPAUSE\t\t\t\t\t0x0042\n#define\tLBKMD_SEL\t\t\t\t0x0043\n#define\tTCR\t\t\t\t\t0x0044\n#define\tRCR\t\t\t\t\t0x0048\n#define\tMSR\t\t\t\t\t0x004C\n#define\tSYSF_CFG\t\t\t\t0x004D\n#define\tRX_PKY_LIMIT\t\t\t\t0x004E\n#define\tMBIDCTRL\t\t\t\t0x004F\n\n \n#define\tMACIDR\t\t\t\t\t0x0050\n#define\tMACIDR0\t\t\t\t\t0x0050\n#define\tMACIDR4\t\t\t\t\t0x0054\n#define\tBSSIDR\t\t\t\t\t0x0058\n#define\tHWVID\t\t\t\t\t0x005E\n#define\tMAR\t\t\t\t\t0x0060\n#define\tMBIDCAMCONTENT\t\t\t\t0x0068\n#define\tMBIDCAMCFG\t\t\t\t0x0070\n#define\tBUILDTIME\t\t\t\t0x0074\n#define\tBUILDUSER\t\t\t\t0x0078\n\n#define\tIDR0\t\t\t\t\tMACIDR0\n#define\tIDR4\t\t\t\t\tMACIDR4\n\n \n#define\tTSFR\t\t\t\t\t0x0080\n#define\tSLOT_TIME\t\t\t\t0x0089\n#define\tUSTIME\t\t\t\t\t0x008A\n#define\tSIFS_CCK\t\t\t\t0x008C\n#define\tSIFS_OFDM\t\t\t\t0x008E\n#define\tPIFS_TIME\t\t\t\t0x0090\n#define\tACK_TIMEOUT\t\t\t\t0x0091\n#define\tEIFSTR\t\t\t\t\t0x0092\n#define\tBCN_INTERVAL\t\t\t\t0x0094\n#define\tATIMWND\t\t\t\t\t0x0096\n#define\tBCN_DRV_EARLY_INT\t\t\t0x0098\n#define\tBCN_DMATIME\t\t\t\t0x009A\n#define\tBCN_ERR_THRESH\t\t\t\t0x009C\n#define\tMLT\t\t\t\t\t0x009D\n#define\tRSVD_MAC_TUNE_US\t\t\t0x009E\n\n \n#define RQPN\t\t\t\t\t0x00A0\n#define\tRQPN1\t\t\t\t\t0x00A0\n#define\tRQPN2\t\t\t\t\t0x00A1\n#define\tRQPN3\t\t\t\t\t0x00A2\n#define\tRQPN4\t\t\t\t\t0x00A3\n#define\tRQPN5\t\t\t\t\t0x00A4\n#define\tRQPN6\t\t\t\t\t0x00A5\n#define\tRQPN7\t\t\t\t\t0x00A6\n#define\tRQPN8\t\t\t\t\t0x00A7\n#define\tRQPN9\t\t\t\t\t0x00A8\n#define\tRQPN10\t\t\t\t\t0x00A9\n#define\tLD_RQPN\t\t\t\t\t0x00AB\n#define\tRXFF_BNDY\t\t\t\t0x00AC\n#define\tRXRPT_BNDY\t\t\t\t0x00B0\n#define\tTXPKTBUF_PGBNDY\t\t\t\t0x00B4\n#define\tPBP\t\t\t\t\t0x00B5\n#define\tRXDRVINFO_SZ\t\t\t\t0x00B6\n#define\tTXFF_STATUS\t\t\t\t0x00B7\n#define\tRXFF_STATUS\t\t\t\t0x00B8\n#define\tTXFF_EMPTY_TH\t\t\t\t0x00B9\n#define\tSDIO_RX_BLKSZ\t\t\t\t0x00BC\n#define\tRXDMA\t\t\t\t\t0x00BD\n#define\tRXPKT_NUM\t\t\t\t0x00BE\n#define\tC2HCMD_UDT_SIZE\t\t\t\t0x00C0\n#define\tC2HCMD_UDT_ADDR\t\t\t\t0x00C2\n#define\tFIFOPAGE1\t\t\t\t0x00C4\n#define\tFIFOPAGE2\t\t\t\t0x00C8\n#define\tFIFOPAGE3\t\t\t\t0x00CC\n#define\tFIFOPAGE4\t\t\t\t0x00D0\n#define\tFIFOPAGE5\t\t\t\t0x00D4\n#define\tFW_RSVD_PG_CRTL\t\t\t\t0x00D8\n#define\tRXDMA_AGG_PG_TH\t\t\t\t0x00D9\n#define\tTXDESC_MSK\t\t\t\t0x00DC\n#define\tTXRPTFF_RDPTR\t\t\t\t0x00E0\n#define\tTXRPTFF_WTPTR\t\t\t\t0x00E4\n#define\tC2HFF_RDPTR\t\t\t\t0x00E8\n#define\tC2HFF_WTPTR\t\t\t\t0x00EC\n#define\tRXFF0_RDPTR\t\t\t\t0x00F0\n#define\tRXFF0_WTPTR\t\t\t\t0x00F4\n#define\tRXFF1_RDPTR\t\t\t\t0x00F8\n#define\tRXFF1_WTPTR\t\t\t\t0x00FC\n#define\tRXRPT0_RDPTR\t\t\t\t0x0100\n#define\tRXRPT0_WTPTR\t\t\t\t0x0104\n#define\tRXRPT1_RDPTR\t\t\t\t0x0108\n#define\tRXRPT1_WTPTR\t\t\t\t0x010C\n#define\tRX0_UDT_SIZE\t\t\t\t0x0110\n#define\tRX1PKTNUM\t\t\t\t0x0114\n#define\tRXFILTERMAP\t\t\t\t0x0116\n#define\tRXFILTERMAP_GP1\t\t\t\t0x0118\n#define\tRXFILTERMAP_GP2\t\t\t\t0x011A\n#define\tRXFILTERMAP_GP3\t\t\t\t0x011C\n#define\tBCNQ_CTRL\t\t\t\t0x0120\n#define\tMGTQ_CTRL\t\t\t\t0x0124\n#define\tHIQ_CTRL\t\t\t\t0x0128\n#define\tVOTID7_CTRL\t\t\t\t0x012c\n#define\tVOTID6_CTRL\t\t\t\t0x0130\n#define\tVITID5_CTRL\t\t\t\t0x0134\n#define\tVITID4_CTRL\t\t\t\t0x0138\n#define\tBETID3_CTRL\t\t\t\t0x013c\n#define\tBETID0_CTRL\t\t\t\t0x0140\n#define\tBKTID2_CTRL\t\t\t\t0x0144\n#define\tBKTID1_CTRL\t\t\t\t0x0148\n#define\tCMDQ_CTRL\t\t\t\t0x014c\n#define\tTXPKT_NUM_CTRL\t\t\t\t0x0150\n#define\tTXQ_PGADD\t\t\t\t0x0152\n#define\tTXFF_PG_NUM\t\t\t\t0x0154\n#define\tTRXDMA_STATUS\t\t\t\t0x0156\n\n \n#define\tINIMCS_SEL\t\t\t\t0x0160\n#define\tTX_RATE_REG\t\t\t\tINIMCS_SEL\n#define\tINIRTSMCS_SEL\t\t\t\t0x0180\n#define\tRRSR\t\t\t\t\t0x0181\n#define\tARFR0\t\t\t\t\t0x0184\n#define\tARFR1\t\t\t\t\t0x0188\n#define\tARFR2\t\t\t\t\t0x018C\n#define\tARFR3\t\t\t\t\t0x0190\n#define\tARFR4\t\t\t\t\t0x0194\n#define\tARFR5\t\t\t\t\t0x0198\n#define\tARFR6\t\t\t\t\t0x019C\n#define\tARFR7\t\t\t\t\t0x01A0\n#define\tAGGLEN_LMT_H\t\t\t\t0x01A7\n#define\tAGGLEN_LMT_L\t\t\t\t0x01A8\n#define\tDARFRC\t\t\t\t\t0x01B0\n#define\tRARFRC\t\t\t\t\t0x01B8\n#define\tMCS_TXAGC\t\t\t\t0x01C0\n#define\tCCK_TXAGC\t\t\t\t0x01C8\n\n \n#define\tEDCAPARA_VO\t\t\t\t0x01D0\n#define\tEDCAPARA_VI\t\t\t\t0x01D4\n#define\tEDCAPARA_BE\t\t\t\t0x01D8\n#define\tEDCAPARA_BK\t\t\t\t0x01DC\n#define\tBCNTCFG\t\t\t\t\t0x01E0\n#define\tCWRR\t\t\t\t\t0x01E2\n#define\tACMAVG\t\t\t\t\t0x01E4\n#define\tACMHWCTRL\t\t\t\t0x01E7\n#define\tVO_ADMTM\t\t\t\t0x01E8\n#define\tVI_ADMTM\t\t\t\t0x01EC\n#define\tBE_ADMTM\t\t\t\t0x01F0\n#define\tRETRY_LIMIT\t\t\t\t0x01F4\n#define\tSG_RATE\t\t\t\t\t0x01F6\n\n \n#define\tNAV_CTRL\t\t\t\t0x0200\n#define\tBW_OPMODE\t\t\t\t0x0203\n#define\tBACAMCMD\t\t\t\t0x0204\n#define\tBACAMCONTENT\t\t\t\t0x0208\n\n \n#define\tLBDLY\t\t\t\t\t0x0210\n#define\tFWDLY\t\t\t\t\t0x0211\n#define\tHWPC_RX_CTRL\t\t\t\t0x0218\n#define\tMQIR\t\t\t\t\t0x0220\n#define\tMAIR\t\t\t\t\t0x0222\n#define\tMSIR\t\t\t\t\t0x0224\n#define\tCLM_RESULT\t\t\t\t0x0227\n#define\tNHM_RPI_CNT\t\t\t\t0x0228\n#define\tRXERR_RPT\t\t\t\t0x0230\n#define\tNAV_PROT_LEN\t\t\t\t0x0234\n#define\tCFEND_TH\t\t\t\t0x0236\n#define\tAMPDU_MIN_SPACE\t\t\t\t0x0237\n#define\tTXOP_STALL_CTRL\t\t\t\t0x0238\n\n \n#define\tREG_RWCAM\t\t\t\t0x0240\n#define\tREG_WCAMI\t\t\t\t0x0244\n#define\tREG_RCAMO\t\t\t\t0x0248\n#define\tREG_CAMDBG\t\t\t\t0x024C\n#define\tREG_SECR\t\t\t\t0x0250\n\n \n#define\tWOW_CTRL\t\t\t\t0x0260\n#define\tPSSTATUS\t\t\t\t0x0261\n#define\tPSSWITCH\t\t\t\t0x0262\n#define\tMIMOPS_WAIT_PERIOD\t\t\t0x0263\n#define\tLPNAV_CTRL\t\t\t\t0x0264\n#define\tWFM0\t\t\t\t\t0x0270\n#define\tWFM1\t\t\t\t\t0x0280\n#define\tWFM2\t\t\t\t\t0x0290\n#define\tWFM3\t\t\t\t\t0x02A0\n#define\tWFM4\t\t\t\t\t0x02B0\n#define\tWFM5\t\t\t\t\t0x02C0\n#define\tWFCRC\t\t\t\t\t0x02D0\n#define\tFW_RPT_REG\t\t\t\t0x02c4\n\n \n#define\tPSTIME\t\t\t\t\t0x02E0\n#define\tTIMER0\t\t\t\t\t0x02E4\n#define\tTIMER1\t\t\t\t\t0x02E8\n#define\tGPIO_IN_SE\t\t\t\t0x02EC\n#define\tGPIO_IO_SEL\t\t\t\t0x02EE\n#define\tMAC_PINMUX_CFG\t\t\t\t0x02F1\n#define\tLEDCFG\t\t\t\t\t0x02F2\n#define\tPHY_REG\t\t\t\t\t0x02F3\n#define\tPHY_REG_DATA\t\t\t\t0x02F4\n#define\tREG_EFUSE_CLK\t\t\t\t0x02F8\n\n \n#define\tINTA_MASK\t\t\t\t0x0300\n#define\tISR\t\t\t\t\t0x0308\n\n \n#define\tDBG_PORT_SWITCH\t\t\t\t0x003A\n#define\tBIST\t\t\t\t\t0x0310\n#define\tDBS\t\t\t\t\t0x0314\n#define\tCPUINST\t\t\t\t\t0x0318\n#define\tCPUCAUSE\t\t\t\t0x031C\n#define\tLBUS_ERR_ADDR\t\t\t\t0x0320\n#define\tLBUS_ERR_CMD\t\t\t\t0x0324\n#define\tLBUS_ERR_DATA_L\t\t\t\t0x0328\n#define\tLBUS_ERR_DATA_H\t\t\t\t0x032C\n#define\tLX_EXCEPTION_ADDR\t\t\t0x0330\n#define\tWDG_CTRL\t\t\t\t0x0334\n#define\tINTMTU\t\t\t\t\t0x0338\n#define\tINTM\t\t\t\t\t0x033A\n#define\tFDLOCKTURN0\t\t\t\t0x033C\n#define\tFDLOCKTURN1\t\t\t\t0x033D\n#define\tTRXPKTBUF_DBG_DATA\t\t\t0x0340\n#define\tTRXPKTBUF_DBG_CTRL\t\t\t0x0348\n#define\tDPLL\t\t\t\t\t0x034A\n#define\tCBUS_ERR_ADDR\t\t\t\t0x0350\n#define\tCBUS_ERR_CMD\t\t\t\t0x0354\n#define\tCBUS_ERR_DATA_L\t\t\t\t0x0358\n#define\tCBUS_ERR_DATA_H\t\t\t\t0x035C\n#define\tUSB_SIE_INTF_ADDR\t\t\t0x0360\n#define\tUSB_SIE_INTF_WD\t\t\t\t0x0361\n#define\tUSB_SIE_INTF_RD\t\t\t\t0x0362\n#define\tUSB_SIE_INTF_CTRL\t\t\t0x0363\n#define LBUS_MON_ADDR\t\t\t\t0x0364\n#define LBUS_ADDR_MASK\t\t\t\t0x0368\n\n \n\n \n#define\tTP_POLL\t\t\t\t\t0x0500\n#define\tPM_CTRL\t\t\t\t\t0x0502\n#define\tPCIF\t\t\t\t\t0x0503\n\n#define\tTHPDA\t\t\t\t\t0x0514\n#define\tTMDA\t\t\t\t\t0x0518\n#define\tTCDA\t\t\t\t\t0x051C\n#define\tHDA\t\t\t\t\t0x0520\n#define\tTVODA\t\t\t\t\t0x0524\n#define\tTVIDA\t\t\t\t\t0x0528\n#define\tTBEDA\t\t\t\t\t0x052C\n#define\tTBKDA\t\t\t\t\t0x0530\n#define\tTBDA\t\t\t\t\t0x0534\n#define\tRCDA\t\t\t\t\t0x0538\n#define\tRDQDA\t\t\t\t\t0x053C\n#define\tDBI_WDATA\t\t\t\t0x0540\n#define\tDBI_RDATA\t\t\t\t0x0544\n#define\tDBI_CTRL\t\t\t\t0x0548\n#define\tMDIO_DATA\t\t\t\t0x0550\n#define\tMDIO_CTRL\t\t\t\t0x0554\n#define\tPCI_RPWM\t\t\t\t0x0561\n#define\tPCI_CPWM\t\t\t\t0x0563\n\n \n#define\tPHY_CCA\t\t\t\t\t0x803\n\n \n#define\tMAX_MSS_DENSITY_2T\t\t\t0x13\n#define\tMAX_MSS_DENSITY_1T\t\t\t0x0A\n\n \n#define\tRXDMA_AGG_EN\t\t\t\tBIT(7)\n\n#define\tRPWM\t\t\t\t\tPCI_RPWM\n\n \n\n#define\tISO_MD2PP\t\t\t\tBIT(0)\n#define\tISO_PA2PCIE\t\t\t\tBIT(3)\n#define\tISO_PLL2MD\t\t\t\tBIT(4)\n#define\tISO_PWC_DV2RP\t\t\t\tBIT(11)\n#define\tISO_PWC_RV2RP\t\t\t\tBIT(12)\n\n\n#define\tFEN_MREGEN\t\t\t\tBIT(15)\n#define\tFEN_DCORE\t\t\t\tBIT(11)\n#define\tFEN_CPUEN\t\t\t\tBIT(10)\n\n#define\tPAD_HWPD_IDN\t\t\t\tBIT(22)\n\n#define\tSYS_CLKSEL_80M\t\t\t\tBIT(0)\n#define\tSYS_PS_CLKSEL\t\t\t\tBIT(1)\n#define\tSYS_CPU_CLKSEL\t\t\t\tBIT(2)\n#define\tSYS_MAC_CLK_EN\t\t\t\tBIT(11)\n#define\tSYS_SWHW_SEL\t\t\t\tBIT(14)\n#define\tSYS_FWHW_SEL\t\t\t\tBIT(15)\n\n#define\tCMDEEPROM_EN\t\t\t\tBIT(5)\n#define\tCMDEERPOMSEL\t\t\t\tBIT(4)\n#define\tCMD9346CR_9356SEL\t\t\tBIT(4)\n\n#define\tAFE_MBEN\t\t\t\tBIT(1)\n#define\tAFE_BGEN\t\t\t\tBIT(0)\n\n#define\tSPS1_SWEN\t\t\t\tBIT(1)\n#define\tSPS1_LDEN\t\t\t\tBIT(0)\n\n#define\tRF_EN\t\t\t\t\tBIT(0)\n#define\tRF_RSTB\t\t\t\t\tBIT(1)\n#define\tRF_SDMRSTB\t\t\t\tBIT(2)\n\n#define\tLDA15_EN\t\t\t\tBIT(0)\n\n#define\tLDV12_EN\t\t\t\tBIT(0)\n#define\tLDV12_SDBY\t\t\t\tBIT(1)\n\n#define\tXTAL_GATE_AFE\t\t\t\tBIT(10)\n\n#define\tAPLL_EN\t\t\t\t\tBIT(0)\n\n#define\tAFR_CARDBEN\t\t\t\tBIT(0)\n#define\tAFR_CLKRUN_SEL\t\t\t\tBIT(1)\n#define\tAFR_FUNCREGEN\t\t\t\tBIT(2)\n\n#define\tAPSDOFF_STATUS\t\t\t\tBIT(15)\n#define\tAPSDOFF\t\t\t\t\tBIT(14)\n#define\tBBRSTN\t\t\t\t\tBIT(13)\n#define\tBB_GLB_RSTN\t\t\t\tBIT(12)\n#define\tSCHEDULE_EN\t\t\t\tBIT(10)\n#define\tMACRXEN\t\t\t\t\tBIT(9)\n#define\tMACTXEN\t\t\t\t\tBIT(8)\n#define\tDDMA_EN\t\t\t\t\tBIT(7)\n#define\tFW2HW_EN\t\t\t\tBIT(6)\n#define\tRXDMA_EN\t\t\t\tBIT(5)\n#define\tTXDMA_EN\t\t\t\tBIT(4)\n#define\tHCI_RXDMA_EN\t\t\t\tBIT(3)\n#define\tHCI_TXDMA_EN\t\t\t\tBIT(2)\n\n#define\tSTOPHCCA\t\t\t\tBIT(6)\n#define\tSTOPHIGH\t\t\t\tBIT(5)\n#define\tSTOPMGT\t\t\t\t\tBIT(4)\n#define\tSTOPVO\t\t\t\t\tBIT(3)\n#define\tSTOPVI\t\t\t\t\tBIT(2)\n#define\tSTOPBE\t\t\t\t\tBIT(1)\n#define\tSTOPBK\t\t\t\t\tBIT(0)\n\n#define\tLBK_NORMAL\t\t\t\t0x00\n#define\tLBK_MAC_LB\t\t\t\t(BIT(0) | BIT(1) | BIT(3))\n#define\tLBK_MAC_DLB\t\t\t\t(BIT(0) | BIT(1))\n#define\tLBK_DMA_LB\t\t\t\t(BIT(0) | BIT(1) | BIT(2))\n\n#define\tTCP_OFDL_EN\t\t\t\tBIT(25)\n#define\tHWPC_TX_EN\t\t\t\tBIT(24)\n#define\tTXDMAPRE2FULL\t\t\t\tBIT(23)\n#define\tDISCW\t\t\t\t\tBIT(20)\n#define\tTCRICV\t\t\t\t\tBIT(19)\n#define\tcfendform\t\t\t\tBIT(17)\n#define\tTCRCRC\t\t\t\t\tBIT(16)\n#define\tFAKE_IMEM_EN\t\t\t\tBIT(15)\n#define\tTSFRST\t\t\t\t\tBIT(9)\n#define\tTSFEN\t\t\t\t\tBIT(8)\n#define\tFWALLRDY\t\t\t\t(BIT(0) | BIT(1) | BIT(2) | \\\n\t\t\t\t\t\tBIT(3) | BIT(4) | BIT(5) | \\\n\t\t\t\t\t\tBIT(6) | BIT(7))\n#define\tFWRDY\t\t\t\t\tBIT(7)\n#define\tBASECHG\t\t\t\t\tBIT(6)\n#define\tIMEM\t\t\t\t\tBIT(5)\n#define\tDMEM_CODE_DONE\t\t\t\tBIT(4)\n#define\tEXT_IMEM_CHK_RPT\t\t\tBIT(3)\n#define\tEXT_IMEM_CODE_DONE\t\t\tBIT(2)\n#define\tIMEM_CHK_RPT\t\t\t\tBIT(1)\n#define\tIMEM_CODE_DONE\t\t\t\tBIT(0)\n#define\tEMEM_CODE_DONE\t\t\t\tBIT(2)\n#define\tEMEM_CHK_RPT\t\t\t\tBIT(3)\n#define\tIMEM_RDY\t\t\t\tBIT(5)\n#define\tLOAD_FW_READY\t\t\t\t(IMEM_CODE_DONE | \\\n\t\t\t\t\t\tIMEM_CHK_RPT | \\\n\t\t\t\t\t\tEMEM_CODE_DONE | \\\n\t\t\t\t\t\tEMEM_CHK_RPT | \\\n\t\t\t\t\t\tDMEM_CODE_DONE | \\\n\t\t\t\t\t\tIMEM_RDY | \\\n\t\t\t\t\t\tBASECHG | \\\n\t\t\t\t\t\tFWRDY)\n#define\tTCR_TSFEN\t\t\t\tBIT(8)\n#define\tTCR_TSFRST\t\t\t\tBIT(9)\n#define\tTCR_FAKE_IMEM_EN\t\t\tBIT(15)\n#define\tTCR_CRC\t\t\t\t\tBIT(16)\n#define\tTCR_ICV\t\t\t\t\tBIT(19)\n#define\tTCR_DISCW\t\t\t\tBIT(20)\n#define\tTCR_HWPC_TX_EN\t\t\t\tBIT(24)\n#define\tTCR_TCP_OFDL_EN\t\t\t\tBIT(25)\n#define\tTXDMA_INIT_VALUE\t\t\t(IMEM_CHK_RPT | \\\n\t\t\t\t\t\tEXT_IMEM_CHK_RPT)\n\n#define\tRCR_APPFCS\t\t\t\tBIT(31)\n#define\tRCR_DIS_ENC_2BYTE\t\t\tBIT(30)\n#define\tRCR_DIS_AES_2BYTE\t\t\tBIT(29)\n#define\tRCR_HTC_LOC_CTRL\t\t\tBIT(28)\n#define\tRCR_ENMBID\t\t\t\tBIT(27)\n#define\tRCR_RX_TCPOFDL_EN\t\t\tBIT(26)\n#define\tRCR_APP_PHYST_RXFF\t\t\tBIT(25)\n#define\tRCR_APP_PHYST_STAFF\t\t\tBIT(24)\n#define\tRCR_CBSSID\t\t\t\tBIT(23)\n#define\tRCR_APWRMGT\t\t\t\tBIT(22)\n#define\tRCR_ADD3\t\t\t\tBIT(21)\n#define\tRCR_AMF\t\t\t\t\tBIT(20)\n#define\tRCR_ACF\t\t\t\t\tBIT(19)\n#define\tRCR_ADF\t\t\t\t\tBIT(18)\n#define\tRCR_APP_MIC\t\t\t\tBIT(17)\n#define\tRCR_APP_ICV\t\t\t\tBIT(16)\n#define\tRCR_RXFTH\t\t\t\tBIT(13)\n#define\tRCR_AICV\t\t\t\tBIT(12)\n#define\tRCR_RXDESC_LK_EN\t\t\tBIT(11)\n#define\tRCR_APP_BA_SSN\t\t\t\tBIT(6)\n#define\tRCR_ACRC32\t\t\t\tBIT(5)\n#define\tRCR_RXSHFT_EN\t\t\t\tBIT(4)\n#define\tRCR_AB\t\t\t\t\tBIT(3)\n#define\tRCR_AM\t\t\t\t\tBIT(2)\n#define\tRCR_APM\t\t\t\t\tBIT(1)\n#define\tRCR_AAP\t\t\t\t\tBIT(0)\n#define\tRCR_MXDMA_OFFSET\t\t\t8\n#define\tRCR_FIFO_OFFSET\t\t\t\t13\n\n\n#define MSR_LINK_MASK\t\t\t\t((1 << 0) | (1 << 1))\n#define MSR_LINK_MANAGED\t\t\t2\n#define MSR_LINK_NONE\t\t\t\t0\n#define MSR_LINK_SHIFT\t\t\t\t0\n#define MSR_LINK_ADHOC\t\t\t\t1\n#define MSR_LINK_MASTER\t\t\t\t3\n#define\tMSR_NOLINK\t\t\t\t0x00\n#define\tMSR_ADHOC\t\t\t\t0x01\n#define\tMSR_INFRA\t\t\t\t0x02\n#define\tMSR_AP\t\t\t\t\t0x03\n\n#define\tENUART\t\t\t\t\tBIT(7)\n#define\tENJTAG\t\t\t\t\tBIT(3)\n#define\tBTMODE\t\t\t\t\t(BIT(2) | BIT(1))\n#define\tENBT\t\t\t\t\tBIT(0)\n\n#define\tENMBID\t\t\t\t\tBIT(7)\n#define\tBCNUM\t\t\t\t\t(BIT(6) | BIT(5) | BIT(4))\n\n#define\tUSTIME_EDCA\t\t\t\t0xFF00\n#define\tUSTIME_TSF\t\t\t\t0x00FF\n\n#define\tSIFS_TRX\t\t\t\t0xFF00\n#define\tSIFS_CTX\t\t\t\t0x00FF\n\n#define\tENSWBCN\t\t\t\t\tBIT(15)\n#define\tDRVERLY_TU\t\t\t\t0x0FF0\n#define\tDRVERLY_US\t\t\t\t0x000F\n#define\tBCN_TCFG_CW_SHIFT\t\t\t8\n#define\tBCN_TCFG_IFS\t\t\t\t0\n\n#define\tRRSR_RSC_OFFSET\t\t\t\t21\n#define\tRRSR_SHORT_OFFSET\t\t\t23\n#define\tRRSR_RSC_BW_40M\t\t\t\t0x600000\n#define\tRRSR_RSC_UPSUBCHNL\t\t\t0x400000\n#define\tRRSR_RSC_LOWSUBCHNL\t\t\t0x200000\n#define\tRRSR_SHORT\t\t\t\t0x800000\n#define\tRRSR_1M\t\t\t\t\tBIT(0)\n#define\tRRSR_2M\t\t\t\t\tBIT(1)\n#define\tRRSR_5_5M\t\t\t\tBIT(2)\n#define\tRRSR_11M\t\t\t\tBIT(3)\n#define\tRRSR_6M\t\t\t\t\tBIT(4)\n#define\tRRSR_9M\t\t\t\t\tBIT(5)\n#define\tRRSR_12M\t\t\t\tBIT(6)\n#define\tRRSR_18M\t\t\t\tBIT(7)\n#define\tRRSR_24M\t\t\t\tBIT(8)\n#define\tRRSR_36M\t\t\t\tBIT(9)\n#define\tRRSR_48M\t\t\t\tBIT(10)\n#define\tRRSR_54M\t\t\t\tBIT(11)\n#define\tRRSR_MCS0\t\t\t\tBIT(12)\n#define\tRRSR_MCS1\t\t\t\tBIT(13)\n#define\tRRSR_MCS2\t\t\t\tBIT(14)\n#define\tRRSR_MCS3\t\t\t\tBIT(15)\n#define\tRRSR_MCS4\t\t\t\tBIT(16)\n#define\tRRSR_MCS5\t\t\t\tBIT(17)\n#define\tRRSR_MCS6\t\t\t\tBIT(18)\n#define\tRRSR_MCS7\t\t\t\tBIT(19)\n#define\tBRSR_ACKSHORTPMB\t\t\tBIT(23)\n\n#define\tRATR_1M\t\t\t\t\t0x00000001\n#define\tRATR_2M\t\t\t\t\t0x00000002\n#define\tRATR_55M\t\t\t\t0x00000004\n#define\tRATR_11M\t\t\t\t0x00000008\n#define\tRATR_6M\t\t\t\t\t0x00000010\n#define\tRATR_9M\t\t\t\t\t0x00000020\n#define\tRATR_12M\t\t\t\t0x00000040\n#define\tRATR_18M\t\t\t\t0x00000080\n#define\tRATR_24M\t\t\t\t0x00000100\n#define\tRATR_36M\t\t\t\t0x00000200\n#define\tRATR_48M\t\t\t\t0x00000400\n#define\tRATR_54M\t\t\t\t0x00000800\n#define\tRATR_MCS0\t\t\t\t0x00001000\n#define\tRATR_MCS1\t\t\t\t0x00002000\n#define\tRATR_MCS2\t\t\t\t0x00004000\n#define\tRATR_MCS3\t\t\t\t0x00008000\n#define\tRATR_MCS4\t\t\t\t0x00010000\n#define\tRATR_MCS5\t\t\t\t0x00020000\n#define\tRATR_MCS6\t\t\t\t0x00040000\n#define\tRATR_MCS7\t\t\t\t0x00080000\n#define\tRATR_MCS8\t\t\t\t0x00100000\n#define\tRATR_MCS9\t\t\t\t0x00200000\n#define\tRATR_MCS10\t\t\t\t0x00400000\n#define\tRATR_MCS11\t\t\t\t0x00800000\n#define\tRATR_MCS12\t\t\t\t0x01000000\n#define\tRATR_MCS13\t\t\t\t0x02000000\n#define\tRATR_MCS14\t\t\t\t0x04000000\n#define\tRATR_MCS15\t\t\t\t0x08000000\n\n#define\tRATE_ALL_CCK\t\t\t\t(RATR_1M | RATR_2M | \\\n\t\t\t\t\t\tRATR_55M | RATR_11M)\n#define\tRATE_ALL_OFDM_AG\t\t\t(RATR_6M | RATR_9M | \\\n\t\t\t\t\t\tRATR_12M | RATR_18M | \\\n\t\t\t\t\t\tRATR_24M | RATR_36M | \\\n\t\t\t\t\t\tRATR_48M | RATR_54M)\n#define\tRATE_ALL_OFDM_1SS\t\t\t(RATR_MCS0 | RATR_MCS1 | \\\n\t\t\t\t\t\tRATR_MCS2 | RATR_MCS3 | \\\n\t\t\t\t\t\tRATR_MCS4 | RATR_MCS5 | \\\n\t\t\t\t\t\tRATR_MCS6 | RATR_MCS7)\n#define\tRATE_ALL_OFDM_2SS\t\t\t(RATR_MCS8 | RATR_MCS9 | \\\n\t\t\t\t\t\tRATR_MCS10 | RATR_MCS11 | \\\n\t\t\t\t\t\tRATR_MCS12 | RATR_MCS13 | \\\n\t\t\t\t\t\tRATR_MCS14 | RATR_MCS15)\n\n#define\tAC_PARAM_TXOP_LIMIT_OFFSET\t\t16\n#define\tAC_PARAM_ECW_MAX_OFFSET\t\t\t12\n#define\tAC_PARAM_ECW_MIN_OFFSET\t\t\t8\n#define\tAC_PARAM_AIFS_OFFSET\t\t\t0\n\n#define\tACMHW_HWEN\t\t\t\tBIT(0)\n#define\tACMHW_BEQEN\t\t\t\tBIT(1)\n#define\tACMHW_VIQEN\t\t\t\tBIT(2)\n#define\tACMHW_VOQEN\t\t\t\tBIT(3)\n#define\tACMHW_BEQSTATUS\t\t\t\tBIT(4)\n#define\tACMHW_VIQSTATUS\t\t\t\tBIT(5)\n#define\tACMHW_VOQSTATUS\t\t\t\tBIT(6)\n\n#define\tRETRY_LIMIT_SHORT_SHIFT\t\t\t8\n#define\tRETRY_LIMIT_LONG_SHIFT\t\t\t0\n\n#define\tNAV_UPPER_EN\t\t\t\tBIT(16)\n#define\tNAV_UPPER\t\t\t\t0xFF00\n#define\tNAV_RTSRST\t\t\t\t0xFF\n\n#define\tBW_OPMODE_20MHZ\t\t\t\tBIT(2)\n#define\tBW_OPMODE_5G\t\t\t\tBIT(1)\n#define\tBW_OPMODE_11J\t\t\t\tBIT(0)\n\n#define\tRXERR_RPT_RST\t\t\t\tBIT(27)\n#define\tRXERR_OFDM_PPDU\t\t\t\t0\n#define\tRXERR_OFDM_FALSE_ALARM\t\t\t1\n#define\tRXERR_OFDM_MPDU_OK\t\t\t2\n#define\tRXERR_OFDM_MPDU_FAIL\t\t\t3\n#define\tRXERR_CCK_PPDU\t\t\t\t4\n#define\tRXERR_CCK_FALSE_ALARM\t\t\t5\n#define\tRXERR_CCK_MPDU_OK\t\t\t6\n#define\tRXERR_CCK_MPDU_FAIL\t\t\t7\n#define\tRXERR_HT_PPDU\t\t\t\t8\n#define\tRXERR_HT_FALSE_ALARM\t\t\t9\n#define\tRXERR_HT_MPDU_TOTAL\t\t\t10\n#define\tRXERR_HT_MPDU_OK\t\t\t11\n#define\tRXERR_HT_MPDU_FAIL\t\t\t12\n#define\tRXERR_RX_FULL_DROP\t\t\t15\n\n#define\tSCR_TXUSEDK\t\t\t\tBIT(0)\n#define\tSCR_RXUSEDK\t\t\t\tBIT(1)\n#define\tSCR_TXENCENABLE\t\t\t\tBIT(2)\n#define\tSCR_RXENCENABLE\t\t\t\tBIT(3)\n#define\tSCR_SKBYA2\t\t\t\tBIT(4)\n#define\tSCR_NOSKMC\t\t\t\tBIT(5)\n\n#define\tCAM_VALID\t\t\t\tBIT(15)\n#define\tCAM_NOTVALID\t\t\t\t0x0000\n#define\tCAM_USEDK\t\t\t\tBIT(5)\n\n#define\tCAM_NONE\t\t\t\t0x0\n#define\tCAM_WEP40\t\t\t\t0x01\n#define\tCAM_TKIP\t\t\t\t0x02\n#define\tCAM_AES\t\t\t\t\t0x04\n#define\tCAM_WEP104\t\t\t\t0x05\n\n#define\tTOTAL_CAM_ENTRY\t\t\t\t32\n#define\tHALF_CAM_ENTRY\t\t\t\t16\n\n#define\tCAM_WRITE\t\t\t\tBIT(16)\n#define\tCAM_READ\t\t\t\t0x00000000\n#define\tCAM_POLLINIG\t\t\t\tBIT(31)\n\n#define\tWOW_PMEN\t\t\t\tBIT(0)\n#define\tWOW_WOMEN\t\t\t\tBIT(1)\n#define\tWOW_MAGIC\t\t\t\tBIT(2)\n#define\tWOW_UWF\t\t\t\t\tBIT(3)\n\n#define\tGPIOMUX_EN\t\t\t\tBIT(3)\n#define\tGPIOSEL_GPIO\t\t\t\t0\n#define\tGPIOSEL_PHYDBG\t\t\t\t1\n#define\tGPIOSEL_BT\t\t\t\t2\n#define\tGPIOSEL_WLANDBG\t\t\t\t3\n#define\tGPIOSEL_GPIO_MASK\t\t\t(~(BIT(0)|BIT(1)))\n\n#define\tHST_RDBUSY\t\t\t\tBIT(0)\n#define\tCPU_WTBUSY\t\t\t\tBIT(1)\n\n#define\tIMR8190_DISABLED\t\t\t0x0\n#define\tIMR_CPUERR\t\t\t\tBIT(5)\n#define\tIMR_ATIMEND\t\t\t\tBIT(4)\n#define\tIMR_TBDOK\t\t\t\tBIT(3)\n#define\tIMR_TBDER\t\t\t\tBIT(2)\n#define\tIMR_BCNDMAINT8\t\t\t\tBIT(1)\n#define\tIMR_BCNDMAINT7\t\t\t\tBIT(0)\n#define\tIMR_BCNDMAINT6\t\t\t\tBIT(31)\n#define\tIMR_BCNDMAINT5\t\t\t\tBIT(30)\n#define\tIMR_BCNDMAINT4\t\t\t\tBIT(29)\n#define\tIMR_BCNDMAINT3\t\t\t\tBIT(28)\n#define\tIMR_BCNDMAINT2\t\t\t\tBIT(27)\n#define\tIMR_BCNDMAINT1\t\t\t\tBIT(26)\n#define\tIMR_BCNDOK8\t\t\t\tBIT(25)\n#define\tIMR_BCNDOK7\t\t\t\tBIT(24)\n#define\tIMR_BCNDOK6\t\t\t\tBIT(23)\n#define\tIMR_BCNDOK5\t\t\t\tBIT(22)\n#define\tIMR_BCNDOK4\t\t\t\tBIT(21)\n#define\tIMR_BCNDOK3\t\t\t\tBIT(20)\n#define\tIMR_BCNDOK2\t\t\t\tBIT(19)\n#define\tIMR_BCNDOK1\t\t\t\tBIT(18)\n#define\tIMR_TIMEOUT2\t\t\t\tBIT(17)\n#define\tIMR_TIMEOUT1\t\t\t\tBIT(16)\n#define\tIMR_TXFOVW\t\t\t\tBIT(15)\n#define\tIMR_PSTIMEOUT\t\t\t\tBIT(14)\n#define\tIMR_BCNINT\t\t\t\tBIT(13)\n#define\tIMR_RXFOVW\t\t\t\tBIT(12)\n#define\tIMR_RDU\t\t\t\t\tBIT(11)\n#define\tIMR_RXCMDOK\t\t\t\tBIT(10)\n#define\tIMR_BDOK\t\t\t\tBIT(9)\n#define\tIMR_HIGHDOK\t\t\t\tBIT(8)\n#define\tIMR_COMDOK\t\t\t\tBIT(7)\n#define\tIMR_MGNTDOK\t\t\t\tBIT(6)\n#define\tIMR_HCCADOK\t\t\t\tBIT(5)\n#define\tIMR_BKDOK\t\t\t\tBIT(4)\n#define\tIMR_BEDOK\t\t\t\tBIT(3)\n#define\tIMR_VIDOK\t\t\t\tBIT(2)\n#define\tIMR_VODOK\t\t\t\tBIT(1)\n#define\tIMR_ROK\t\t\t\t\tBIT(0)\n\n#define\tTPPOLL_BKQ\t\t\t\tBIT(0)\n#define\tTPPOLL_BEQ\t\t\t\tBIT(1)\n#define\tTPPOLL_VIQ\t\t\t\tBIT(2)\n#define\tTPPOLL_VOQ\t\t\t\tBIT(3)\n#define\tTPPOLL_BQ\t\t\t\tBIT(4)\n#define\tTPPOLL_CQ\t\t\t\tBIT(5)\n#define\tTPPOLL_MQ\t\t\t\tBIT(6)\n#define\tTPPOLL_HQ\t\t\t\tBIT(7)\n#define\tTPPOLL_HCCAQ\t\t\t\tBIT(8)\n#define\tTPPOLL_STOPBK\t\t\t\tBIT(9)\n#define\tTPPOLL_STOPBE\t\t\t\tBIT(10)\n#define\tTPPOLL_STOPVI\t\t\t\tBIT(11)\n#define\tTPPOLL_STOPVO\t\t\t\tBIT(12)\n#define\tTPPOLL_STOPMGT\t\t\t\tBIT(13)\n#define\tTPPOLL_STOPHIGH\t\t\t\tBIT(14)\n#define\tTPPOLL_STOPHCCA\t\t\t\tBIT(15)\n#define\tTPPOLL_SHIFT\t\t\t\t8\n\n#define\tCCX_CMD_CLM_ENABLE\t\t\tBIT(0)\n#define\tCCX_CMD_NHM_ENABLE\t\t\tBIT(1)\n#define\tCCX_CMD_FUNCTION_ENABLE\t\t\tBIT(8)\n#define\tCCX_CMD_IGNORE_CCA\t\t\tBIT(9)\n#define\tCCX_CMD_IGNORE_TXON\t\t\tBIT(10)\n#define\tCCX_CLM_RESULT_READY\t\t\tBIT(16)\n#define\tCCX_NHM_RESULT_READY\t\t\tBIT(16)\n#define\tCCX_CMD_RESET\t\t\t\t0x0\n\n\n#define\tHWSET_MAX_SIZE_92S\t\t\t128\n#define EFUSE_MAX_SECTION\t\t\t16\n#define EFUSE_REAL_CONTENT_LEN\t\t\t512\n#define EFUSE_OOB_PROTECT_BYTES\t\t\t15\n\n#define RTL8190_EEPROM_ID\t\t\t0x8129\n#define EEPROM_HPON\t\t\t\t0x02\n#define EEPROM_CLK\t\t\t\t0x06\n#define EEPROM_TESTR\t\t\t\t0x08\n\n#define EEPROM_VID\t\t\t\t0x0A\n#define EEPROM_DID\t\t\t\t0x0C\n#define EEPROM_SVID\t\t\t\t0x0E\n#define EEPROM_SMID\t\t\t\t0x10\n\n#define EEPROM_MAC_ADDR\t\t\t\t0x12\n#define EEPROM_NODE_ADDRESS_BYTE_0\t\t0x12\n\n#define EEPROM_PWDIFF\t\t\t\t0x54\n\n#define EEPROM_TXPOWERBASE\t\t\t0x50\n#define\tEEPROM_TX_PWR_INDEX_RANGE\t\t28\n\n#define EEPROM_TX_PWR_HT20_DIFF\t\t\t0x62\n#define DEFAULT_HT20_TXPWR_DIFF\t\t\t2\n#define EEPROM_TX_PWR_OFDM_DIFF\t\t\t0x65\n\n#define\tEEPROM_TXPWRGROUP\t\t\t0x67\n#define EEPROM_REGULATORY\t\t\t0x6D\n\n#define TX_PWR_SAFETY_CHK\t\t\t0x6D\n#define EEPROM_TXPWINDEX_CCK_24G\t\t0x5D\n#define EEPROM_TXPWINDEX_OFDM_24G\t\t0x6B\n#define EEPROM_HT2T_CH1_A\t\t\t0x6c\n#define EEPROM_HT2T_CH7_A\t\t\t0x6d\n#define EEPROM_HT2T_CH13_A\t\t\t0x6e\n#define EEPROM_HT2T_CH1_B\t\t\t0x6f\n#define EEPROM_HT2T_CH7_B\t\t\t0x70\n#define EEPROM_HT2T_CH13_B\t\t\t0x71\n\n#define EEPROM_TSSI_A\t\t\t\t0x74\n#define EEPROM_TSSI_B\t\t\t\t0x75\n\n#define\tEEPROM_RFIND_POWERDIFF\t\t\t0x76\n#define\tEEPROM_DEFAULT_LEGACYHTTXPOWERDIFF\t0x3\n\n#define EEPROM_THERMALMETER\t\t\t0x77\n#define\tEEPROM_BLUETOOTH_COEXIST\t\t0x78\n#define\tEEPROM_BLUETOOTH_TYPE\t\t\t0x4f\n\n#define\tEEPROM_OPTIONAL\t\t\t\t0x78\n#define\tEEPROM_WOWLAN\t\t\t\t0x78\n\n#define EEPROM_CRYSTALCAP\t\t\t0x79\n#define EEPROM_CHANNELPLAN\t\t\t0x7B\n#define EEPROM_VERSION\t\t\t\t0x7C\n#define\tEEPROM_CUSTOMID\t\t\t\t0x7A\n#define EEPROM_BOARDTYPE\t\t\t0x7E\n\n#define\tEEPROM_CHANNEL_PLAN_FCC\t\t\t0x0\n#define\tEEPROM_CHANNEL_PLAN_IC\t\t\t0x1\n#define\tEEPROM_CHANNEL_PLAN_ETSI\t\t0x2\n#define\tEEPROM_CHANNEL_PLAN_SPAIN\t\t0x3\n#define\tEEPROM_CHANNEL_PLAN_FRANCE\t\t0x4\n#define\tEEPROM_CHANNEL_PLAN_MKK\t\t\t0x5\n#define\tEEPROM_CHANNEL_PLAN_MKK1\t\t0x6\n#define\tEEPROM_CHANNEL_PLAN_ISRAEL\t\t0x7\n#define\tEEPROM_CHANNEL_PLAN_TELEC\t\t0x8\n#define\tEEPROM_CHANNEL_PLAN_GLOBAL_DOMAIN\t0x9\n#define\tEEPROM_CHANNEL_PLAN_WORLD_WIDE_13\t0xA\n#define\tEEPROM_CHANNEL_PLAN_NCC\t\t\t0xB\n#define\tEEPROM_CHANNEL_PLAN_BY_HW_MASK\t\t0x80\n\n#define\tFW_DIG_DISABLE\t\t\t\t0xfd00cc00\n#define\tFW_DIG_ENABLE\t\t\t\t0xfd000000\n#define\tFW_DIG_HALT\t\t\t\t0xfd000001\n#define\tFW_DIG_RESUME\t\t\t\t0xfd000002\n#define\tFW_HIGH_PWR_DISABLE\t\t\t0xfd000008\n#define\tFW_HIGH_PWR_ENABLE\t\t\t0xfd000009\n#define\tFW_ADD_A2_ENTRY\t\t\t\t0xfd000016\n#define\tFW_TXPWR_TRACK_ENABLE\t\t\t0xfd000017\n#define\tFW_TXPWR_TRACK_DISABLE\t\t\t0xfd000018\n#define\tFW_TXPWR_TRACK_THERMAL\t\t\t0xfd000019\n#define\tFW_TXANT_SWITCH_ENABLE\t\t\t0xfd000023\n#define\tFW_TXANT_SWITCH_DISABLE\t\t\t0xfd000024\n#define\tFW_RA_INIT\t\t\t\t0xfd000026\n#define\tFW_CTRL_DM_BY_DRIVER\t\t\t0Xfd00002a\n#define\tFW_RA_IOT_BG_COMB\t\t\t0xfd000030\n#define\tFW_RA_IOT_N_COMB\t\t\t0xfd000031\n#define\tFW_RA_REFRESH\t\t\t\t0xfd0000a0\n#define\tFW_RA_UPDATE_MASK\t\t\t0xfd0000a2\n#define\tFW_RA_DISABLE\t\t\t\t0xfd0000a4\n#define\tFW_RA_ACTIVE\t\t\t\t0xfd0000a6\n#define\tFW_RA_DISABLE_RSSI_MASK\t\t\t0xfd0000ac\n#define\tFW_RA_ENABLE_RSSI_MASK\t\t\t0xfd0000ad\n#define\tFW_RA_RESET\t\t\t\t0xfd0000af\n#define\tFW_DM_DISABLE\t\t\t\t0xfd00aa00\n#define\tFW_IQK_ENABLE\t\t\t\t0xf0000020\n#define\tFW_IQK_SUCCESS\t\t\t\t0x0000dddd\n#define\tFW_IQK_FAIL\t\t\t\t0x0000ffff\n#define\tFW_OP_FAILURE\t\t\t\t0xffffffff\n#define\tFW_TX_FEEDBACK_NONE\t\t\t0xfb000000\n#define\tFW_TX_FEEDBACK_DTM_ENABLE\t\t(FW_TX_FEEDBACK_NONE | 0x1)\n#define\tFW_TX_FEEDBACK_CCX_ENABL\t\t(FW_TX_FEEDBACK_NONE | 0x2)\n#define\tFW_BB_RESET_ENABLE\t\t\t0xff00000d\n#define\tFW_BB_RESET_DISABLE\t\t\t0xff00000e\n#define\tFW_CCA_CHK_ENABLE\t\t\t0xff000011\n#define\tFW_CCK_RESET_CNT\t\t\t0xff000013\n#define\tFW_LPS_ENTER\t\t\t\t0xfe000010\n#define\tFW_LPS_LEAVE\t\t\t\t0xfe000011\n#define\tFW_INDIRECT_READ\t\t\t0xf2000000\n#define\tFW_INDIRECT_WRITE\t\t\t0xf2000001\n#define\tFW_CHAN_SET\t\t\t\t0xf3000001\n\n#define RFPC\t\t\t\t\t0x5F\n#define RCR_9356SEL\t\t\t\tBIT(6)\n#define TCR_LRL_OFFSET\t\t\t\t0\n#define TCR_SRL_OFFSET\t\t\t\t8\n#define TCR_MXDMA_OFFSET\t\t\t21\n#define TCR_SAT\t\t\t\t\tBIT(24)\n#define RCR_MXDMA_OFFSET\t\t\t8\n#define RCR_FIFO_OFFSET\t\t\t\t13\n#define RCR_ONLYERLPKT\t\t\t\tBIT(31)\n#define CWR\t\t\t\t\t0xDC\n#define RETRYCTR\t\t\t\t0xDE\n\n#define CPU_GEN_SYSTEM_RESET\t\t\t0x00000001\n\n#define\tCCX_COMMAND_REG\t\t\t\t0x890\n#define\tCLM_PERIOD_REG\t\t\t\t0x894\n#define\tNHM_PERIOD_REG\t\t\t\t0x896\n\n#define\tNHM_THRESHOLD0\t\t\t\t0x898\n#define\tNHM_THRESHOLD1\t\t\t\t0x899\n#define\tNHM_THRESHOLD2\t\t\t\t0x89A\n#define\tNHM_THRESHOLD3\t\t\t\t0x89B\n#define\tNHM_THRESHOLD4\t\t\t\t0x89C\n#define\tNHM_THRESHOLD5\t\t\t\t0x89D\n#define\tNHM_THRESHOLD6\t\t\t\t0x89E\n#define\tCLM_RESULT_REG\t\t\t\t0x8D0\n#define\tNHM_RESULT_REG\t\t\t\t0x8D4\n#define\tNHM_RPI_COUNTER0\t\t\t0x8D8\n#define\tNHM_RPI_COUNTER1\t\t\t0x8D9\n#define\tNHM_RPI_COUNTER2\t\t\t0x8DA\n#define\tNHM_RPI_COUNTER3\t\t\t0x8DB\n#define\tNHM_RPI_COUNTER4\t\t\t0x8DC\n#define\tNHM_RPI_COUNTER5\t\t\t0x8DD\n#define\tNHM_RPI_COUNTER6\t\t\t0x8DE\n#define\tNHM_RPI_COUNTER7\t\t\t0x8DF\n\n#define\tHAL_8192S_HW_GPIO_OFF_BIT\t\tBIT(3)\n#define\tHAL_8192S_HW_GPIO_OFF_MASK\t\t0xF7\n#define\tHAL_8192S_HW_GPIO_WPS_BIT\t\tBIT(4)\n\n#define\tRPMAC_RESET\t\t\t\t0x100\n#define\tRPMAC_TXSTART\t\t\t\t0x104\n#define\tRPMAC_TXLEGACYSIG\t\t\t0x108\n#define\tRPMAC_TXHTSIG1\t\t\t\t0x10c\n#define\tRPMAC_TXHTSIG2\t\t\t\t0x110\n#define\tRPMAC_PHYDEBUG\t\t\t\t0x114\n#define\tRPMAC_TXPACKETNNM\t\t\t0x118\n#define\tRPMAC_TXIDLE\t\t\t\t0x11c\n#define\tRPMAC_TXMACHEADER0\t\t\t0x120\n#define\tRPMAC_TXMACHEADER1\t\t\t0x124\n#define\tRPMAC_TXMACHEADER2\t\t\t0x128\n#define\tRPMAC_TXMACHEADER3\t\t\t0x12c\n#define\tRPMAC_TXMACHEADER4\t\t\t0x130\n#define\tRPMAC_TXMACHEADER5\t\t\t0x134\n#define\tRPMAC_TXDATATYPE\t\t\t0x138\n#define\tRPMAC_TXRANDOMSEED\t\t\t0x13c\n#define\tRPMAC_CCKPLCPPREAMBLE\t\t\t0x140\n#define\tRPMAC_CCKPLCPHEADER\t\t\t0x144\n#define\tRPMAC_CCKCRC16\t\t\t\t0x148\n#define\tRPMAC_OFDMRXCRC32OK\t\t\t0x170\n#define\tRPMAC_OFDMRXCRC32ER\t\t\t0x174\n#define\tRPMAC_OFDMRXPARITYER\t\t\t0x178\n#define\tRPMAC_OFDMRXCRC8ER\t\t\t0x17c\n#define\tRPMAC_CCKCRXRC16ER\t\t\t0x180\n#define\tRPMAC_CCKCRXRC32ER\t\t\t0x184\n#define\tRPMAC_CCKCRXRC32OK\t\t\t0x188\n#define\tRPMAC_TXSTATUS\t\t\t\t0x18c\n\n#define\tRF_BB_CMD_ADDR\t\t\t\t0x02c0\n#define\tRF_BB_CMD_DATA\t\t\t\t0x02c4\n\n#define\tRFPGA0_RFMOD\t\t\t\t0x800\n\n#define\tRFPGA0_TXINFO\t\t\t\t0x804\n#define\tRFPGA0_PSDFUNCTION\t\t\t0x808\n\n#define\tRFPGA0_TXGAINSTAGE\t\t\t0x80c\n\n#define\tRFPGA0_RFTIMING1\t\t\t0x810\n#define\tRFPGA0_RFTIMING2\t\t\t0x814\n#define\tRFPGA0_XA_HSSIPARAMETER1\t\t0x820\n#define\tRFPGA0_XA_HSSIPARAMETER2\t\t0x824\n#define\tRFPGA0_XB_HSSIPARAMETER1\t\t0x828\n#define\tRFPGA0_XB_HSSIPARAMETER2\t\t0x82c\n#define\tRFPGA0_XC_HSSIPARAMETER1\t\t0x830\n#define\tRFPGA0_XC_HSSIPARAMETER2\t\t0x834\n#define\tRFPGA0_XD_HSSIPARAMETER1\t\t0x838\n#define\tRFPGA0_XD_HSSIPARAMETER2\t\t0x83c\n#define\tRFPGA0_XA_LSSIPARAMETER\t\t\t0x840\n#define\tRFPGA0_XB_LSSIPARAMETER\t\t\t0x844\n#define\tRFPGA0_XC_LSSIPARAMETER\t\t\t0x848\n#define\tRFPGA0_XD_LSSIPARAMETER\t\t\t0x84c\n\n#define\tRFPGA0_RFWAKEUP_PARAMETER\t\t0x850\n#define\tRFPGA0_RFSLEEPUP_PARAMETER\t\t0x854\n\n#define\tRFPGA0_XAB_SWITCHCONTROL\t\t0x858\n#define\tRFPGA0_XCD_SWITCHCONTROL\t\t0x85c\n\n#define\tRFPGA0_XA_RFINTERFACEOE\t\t\t0x860\n#define\tRFPGA0_XB_RFINTERFACEOE\t\t\t0x864\n#define\tRFPGA0_XC_RFINTERFACEOE\t\t\t0x868\n#define\tRFPGA0_XD_RFINTERFACEOE\t\t\t0x86c\n\n#define\tRFPGA0_XAB_RFINTERFACESW\t\t0x870\n#define\tRFPGA0_XCD_RFINTERFACESW\t\t0x874\n\n#define\tRFPGA0_XAB_RFPARAMETER\t\t\t0x878\n#define\tRFPGA0_XCD_RFPARAMETER\t\t\t0x87c\n\n#define\tRFPGA0_ANALOGPARAMETER1\t\t\t0x880\n#define\tRFPGA0_ANALOGPARAMETER2\t\t\t0x884\n#define\tRFPGA0_ANALOGPARAMETER3\t\t\t0x888\n#define\tRFPGA0_ANALOGPARAMETER4\t\t\t0x88c\n\n#define\tRFPGA0_XA_LSSIREADBACK\t\t\t0x8a0\n#define\tRFPGA0_XB_LSSIREADBACK\t\t\t0x8a4\n#define\tRFPGA0_XC_LSSIREADBACK\t\t\t0x8a8\n#define\tRFPGA0_XD_LSSIREADBACK\t\t\t0x8ac\n\n#define\tRFPGA0_PSDREPORT\t\t\t0x8b4\n#define\tTRANSCEIVERA_HSPI_READBACK\t\t0x8b8\n#define\tTRANSCEIVERB_HSPI_READBACK\t\t0x8bc\n#define\tRFPGA0_XAB_RFINTERFACERB\t\t0x8e0\n#define\tRFPGA0_XCD_RFINTERFACERB\t\t0x8e4\n#define\tRFPGA1_RFMOD\t\t\t\t0x900\n\n#define\tRFPGA1_TXBLOCK\t\t\t\t0x904\n#define\tRFPGA1_DEBUGSELECT\t\t\t0x908\n#define\tRFPGA1_TXINFO\t\t\t\t0x90c\n\n#define\tRCCK0_SYSTEM\t\t\t\t0xa00\n\n#define\tRCCK0_AFESETTING\t\t\t0xa04\n#define\tRCCK0_CCA\t\t\t\t0xa08\n\n#define\tRCCK0_RXAGC1\t\t\t\t0xa0c\n#define\tRCCK0_RXAGC2\t\t\t\t0xa10\n\n#define\tRCCK0_RXHP\t\t\t\t0xa14\n\n#define\tRCCK0_DSPPARAMETER1\t\t\t0xa18\n#define\tRCCK0_DSPPARAMETER2\t\t\t0xa1c\n\n#define\tRCCK0_TXFILTER1\t\t\t\t0xa20\n#define\tRCCK0_TXFILTER2\t\t\t\t0xa24\n#define\tRCCK0_DEBUGPORT\t\t\t\t0xa28\n#define\tRCCK0_FALSEALARMREPORT\t\t\t0xa2c\n#define\tRCCK0_TRSSIREPORT\t\t\t0xa50\n#define\tRCCK0_RXREPORT\t\t\t\t0xa54\n#define\tRCCK0_FACOUNTERLOWER\t\t\t0xa5c\n#define\tRCCK0_FACOUNTERUPPER\t\t\t0xa58\n\n#define\tROFDM0_LSTF\t\t\t\t0xc00\n\n#define\tROFDM0_TRXPATHENABLE\t\t\t0xc04\n#define\tROFDM0_TRMUXPAR\t\t\t\t0xc08\n#define\tROFDM0_TRSWISOLATION\t\t\t0xc0c\n\n#define\tROFDM0_XARXAFE\t\t\t\t0xc10\n#define\tROFDM0_XARXIQIMBALANCE\t\t\t0xc14\n#define\tROFDM0_XBRXAFE\t\t\t\t0xc18\n#define\tROFDM0_XBRXIQIMBALANCE\t\t\t0xc1c\n#define\tROFDM0_XCRXAFE\t\t\t\t0xc20\n#define\tROFDM0_XCRXIQIMBALANCE\t\t\t0xc24\n#define\tROFDM0_XDRXAFE\t\t\t\t0xc28\n#define\tROFDM0_XDRXIQIMBALANCE\t\t\t0xc2c\n\n#define\tROFDM0_RXDETECTOR1\t\t\t0xc30\n#define\tROFDM0_RXDETECTOR2\t\t\t0xc34\n#define\tROFDM0_RXDETECTOR3\t\t\t0xc38\n#define\tROFDM0_RXDETECTOR4\t\t\t0xc3c\n\n#define\tROFDM0_RXDSP\t\t\t\t0xc40\n#define\tROFDM0_CFO_AND_DAGC\t\t\t0xc44\n#define\tROFDM0_CCADROP_THRESHOLD\t\t0xc48\n#define\tROFDM0_ECCA_THRESHOLD\t\t\t0xc4c\n\n#define\tROFDM0_XAAGCCORE1\t\t\t0xc50\n#define\tROFDM0_XAAGCCORE2\t\t\t0xc54\n#define\tROFDM0_XBAGCCORE1\t\t\t0xc58\n#define\tROFDM0_XBAGCCORE2\t\t\t0xc5c\n#define\tROFDM0_XCAGCCORE1\t\t\t0xc60\n#define\tROFDM0_XCAGCCORE2\t\t\t0xc64\n#define\tROFDM0_XDAGCCORE1\t\t\t0xc68\n#define\tROFDM0_XDAGCCORE2\t\t\t0xc6c\n\n#define\tROFDM0_AGCPARAMETER1\t\t\t0xc70\n#define\tROFDM0_AGCPARAMETER2\t\t\t0xc74\n#define\tROFDM0_AGCRSSITABLE\t\t\t0xc78\n#define\tROFDM0_HTSTFAGC\t\t\t\t0xc7c\n\n#define\tROFDM0_XATXIQIMBALANCE\t\t\t0xc80\n#define\tROFDM0_XATXAFE\t\t\t\t0xc84\n#define\tROFDM0_XBTXIQIMBALANCE\t\t\t0xc88\n#define\tROFDM0_XBTXAFE\t\t\t\t0xc8c\n#define\tROFDM0_XCTXIQIMBALANCE\t\t\t0xc90\n#define\tROFDM0_XCTXAFE\t\t\t\t0xc94\n#define\tROFDM0_XDTXIQIMBALANCE\t\t\t0xc98\n#define\tROFDM0_XDTXAFE\t\t\t\t0xc9c\n\n#define\tROFDM0_RXHP_PARAMETER\t\t\t0xce0\n#define\tROFDM0_TXPSEUDO_NOISE_WGT\t\t0xce4\n#define\tROFDM0_FRAME_SYNC\t\t\t0xcf0\n#define\tROFDM0_DFSREPORT\t\t\t0xcf4\n#define\tROFDM0_TXCOEFF1\t\t\t\t0xca4\n#define\tROFDM0_TXCOEFF2\t\t\t\t0xca8\n#define\tROFDM0_TXCOEFF3\t\t\t\t0xcac\n#define\tROFDM0_TXCOEFF4\t\t\t\t0xcb0\n#define\tROFDM0_TXCOEFF5\t\t\t\t0xcb4\n#define\tROFDM0_TXCOEFF6\t\t\t\t0xcb8\n\n\n#define\tROFDM1_LSTF\t\t\t\t0xd00\n#define\tROFDM1_TRXPATHENABLE\t\t\t0xd04\n\n#define\tROFDM1_CFO\t\t\t\t0xd08\n#define\tROFDM1_CSI1\t\t\t\t0xd10\n#define\tROFDM1_SBD\t\t\t\t0xd14\n#define\tROFDM1_CSI2\t\t\t\t0xd18\n#define\tROFDM1_CFOTRACKING\t\t\t0xd2c\n#define\tROFDM1_TRXMESAURE1\t\t\t0xd34\n#define\tROFDM1_INTF_DET\t\t\t\t0xd3c\n#define\tROFDM1_PSEUDO_NOISESTATEAB\t\t0xd50\n#define\tROFDM1_PSEUDO_NOISESTATECD\t\t0xd54\n#define\tROFDM1_RX_PSEUDO_NOISE_WGT\t\t0xd58\n\n#define\tROFDM_PHYCOUNTER1\t\t\t0xda0\n#define\tROFDM_PHYCOUNTER2\t\t\t0xda4\n#define\tROFDM_PHYCOUNTER3\t\t\t0xda8\n\n#define\tROFDM_SHORT_CFOAB\t\t\t0xdac\n#define\tROFDM_SHORT_CFOCD\t\t\t0xdb0\n#define\tROFDM_LONG_CFOAB\t\t\t0xdb4\n#define\tROFDM_LONG_CFOCD\t\t\t0xdb8\n#define\tROFDM_TAIL_CFOAB\t\t\t0xdbc\n#define\tROFDM_TAIL_CFOCD\t\t\t0xdc0\n#define\tROFDM_PW_MEASURE1\t\t\t0xdc4\n#define\tROFDM_PW_MEASURE2\t\t\t0xdc8\n#define\tROFDM_BW_REPORT\t\t\t\t0xdcc\n#define\tROFDM_AGC_REPORT\t\t\t0xdd0\n#define\tROFDM_RXSNR\t\t\t\t0xdd4\n#define\tROFDM_RXEVMCSI\t\t\t\t0xdd8\n#define\tROFDM_SIG_REPORT\t\t\t0xddc\n\n\n#define\tRTXAGC_RATE18_06\t\t\t0xe00\n#define\tRTXAGC_RATE54_24\t\t\t0xe04\n#define\tRTXAGC_CCK_MCS32\t\t\t0xe08\n#define\tRTXAGC_MCS03_MCS00\t\t\t0xe10\n#define\tRTXAGC_MCS07_MCS04\t\t\t0xe14\n#define\tRTXAGC_MCS11_MCS08\t\t\t0xe18\n#define\tRTXAGC_MCS15_MCS12\t\t\t0xe1c\n\n\n#define\tRF_AC\t\t\t\t\t0x00\n#define\tRF_IQADJ_G1\t\t\t\t0x01\n#define\tRF_IQADJ_G2\t\t\t\t0x02\n#define\tRF_POW_TRSW\t\t\t\t0x05\n#define\tRF_GAIN_RX\t\t\t\t0x06\n#define\tRF_GAIN_TX\t\t\t\t0x07\n#define\tRF_TXM_IDAC\t\t\t\t0x08\n#define\tRF_BS_IQGEN\t\t\t\t0x0F\n\n#define\tRF_MODE1\t\t\t\t0x10\n#define\tRF_MODE2\t\t\t\t0x11\n#define\tRF_RX_AGC_HP\t\t\t\t0x12\n#define\tRF_TX_AGC\t\t\t\t0x13\n#define\tRF_BIAS\t\t\t\t\t0x14\n#define\tRF_IPA\t\t\t\t\t0x15\n#define\tRF_POW_ABILITY\t\t\t\t0x17\n#define\tRF_MODE_AG\t\t\t\t0x18\n#define\tRF_CHANNEL\t\t\t\t0x18\n#define\tRF_CHNLBW\t\t\t\t0x18\n#define\tRF_TOP\t\t\t\t\t0x19\n#define\tRF_RX_G1\t\t\t\t0x1A\n#define\tRF_RX_G2\t\t\t\t0x1B\n#define\tRF_RX_BB2\t\t\t\t0x1C\n#define\tRF_RX_BB1\t\t\t\t0x1D\n#define\tRF_RCK1\t\t\t\t\t0x1E\n#define\tRF_RCK2\t\t\t\t\t0x1F\n\n#define\tRF_TX_G1\t\t\t\t0x20\n#define\tRF_TX_G2\t\t\t\t0x21\n#define\tRF_TX_G3\t\t\t\t0x22\n#define\tRF_TX_BB1\t\t\t\t0x23\n#define\tRF_T_METER\t\t\t\t0x24\n#define\tRF_SYN_G1\t\t\t\t0x25\n#define\tRF_SYN_G2\t\t\t\t0x26\n#define\tRF_SYN_G3\t\t\t\t0x27\n#define\tRF_SYN_G4\t\t\t\t0x28\n#define\tRF_SYN_G5\t\t\t\t0x29\n#define\tRF_SYN_G6\t\t\t\t0x2A\n#define\tRF_SYN_G7\t\t\t\t0x2B\n#define\tRF_SYN_G8\t\t\t\t0x2C\n\n#define\tRF_RCK_OS\t\t\t\t0x30\n#define\tRF_TXPA_G1\t\t\t\t0x31\n#define\tRF_TXPA_G2\t\t\t\t0x32\n#define\tRF_TXPA_G3\t\t\t\t0x33\n\n#define\tBRFMOD\t\t\t\t\t0x1\n#define\tBCCKEN\t\t\t\t\t0x1000000\n#define\tBOFDMEN\t\t\t\t\t0x2000000\n\n#define\tBXBTXAGC\t\t\t\t0xf00\n#define\tBXCTXAGC\t\t\t\t0xf000\n#define\tBXDTXAGC\t\t\t\t0xf0000\n\n#define\tB3WIRE_DATALENGTH\t\t\t0x800\n#define\tB3WIRE_ADDRESSLENGTH\t\t\t0x400\n\n#define\tBRFSI_RFENV\t\t\t\t0x10\n\n#define\tBLSSI_READADDRESS\t\t\t0x7f800000\n#define\tBLSSI_READEDGE\t\t\t\t0x80000000\n#define\tBLSSI_READBACK_DATA\t\t\t0xfffff\n\n#define\tBADCLKPHASE\t\t\t\t0x4000000\n\n#define\tBCCK_SIDEBAND\t\t\t\t0x10\n\n#define\tBTX_AGCRATECCK\t\t\t\t0x7f00\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}