static int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = & V_4 -> V_7 . V_8 . V_6 ;\r\nstruct V_9 * V_10 = V_6 -> V_10 ;\r\nstruct V_11 * V_12 = V_2 -> V_7 . V_13 . V_12 ;\r\nF_2 ( V_10 , 0x002634 , V_2 -> V_7 . V_14 ) ;\r\nif ( F_3 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x002634) & 0x00100000))\r\nbreak;\r\n) < 0 ) {\r\nF_4 ( V_6 , L_1 ,\r\nV_2 -> V_7 . V_14 , V_12 -> V_15 ) ;\r\nreturn - V_16 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1\r\nF_5 ( struct V_17 * V_8 )\r\n{\r\nswitch ( V_8 -> V_6 . V_18 ) {\r\ncase V_19 :\r\ncase V_20 :\r\ncase V_21 :\r\ncase V_22 : return 0x0000 ;\r\ncase V_23 : return 0x0210 ;\r\ncase V_24 : return 0x0250 ;\r\ncase V_25 : return 0x0260 ;\r\ncase V_26 : return 0x0270 ;\r\ndefault:\r\nF_6 ( 1 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nstatic int\r\nF_7 ( struct V_27 * V_7 ,\r\nstruct V_17 * V_8 , bool V_28 )\r\n{\r\nconst T_1 V_29 = F_5 ( V_8 ) ;\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_30 * V_31 = V_2 -> V_7 . V_31 ;\r\nint V_32 ;\r\nV_32 = F_1 ( V_2 ) ;\r\nif ( V_32 && V_28 )\r\nreturn V_32 ;\r\nif ( V_29 ) {\r\nF_8 ( V_31 ) ;\r\nF_9 ( V_31 , V_29 + 0x00 , 0x00000000 ) ;\r\nF_9 ( V_31 , V_29 + 0x04 , 0x00000000 ) ;\r\nF_10 ( V_31 ) ;\r\n}\r\nreturn V_32 ;\r\n}\r\nstatic int\r\nF_11 ( struct V_27 * V_7 ,\r\nstruct V_17 * V_8 )\r\n{\r\nconst T_1 V_29 = F_5 ( V_8 ) ;\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_30 * V_31 = V_2 -> V_7 . V_31 ;\r\nif ( V_29 ) {\r\nT_2 V_33 = V_2 -> V_34 [ V_8 -> V_6 . V_18 ] . V_35 . V_29 ;\r\nF_8 ( V_31 ) ;\r\nF_9 ( V_31 , V_29 + 0x00 , F_12 ( V_33 ) | 4 ) ;\r\nF_9 ( V_31 , V_29 + 0x04 , F_13 ( V_33 ) ) ;\r\nF_10 ( V_31 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_14 ( struct V_27 * V_7 ,\r\nstruct V_17 * V_8 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nF_15 ( & V_2 -> V_34 [ V_8 -> V_6 . V_18 ] . V_35 ) ;\r\nF_16 ( & V_2 -> V_34 [ V_8 -> V_6 . V_18 ] . V_31 ) ;\r\n}\r\nstatic int\r\nF_17 ( struct V_27 * V_7 ,\r\nstruct V_17 * V_8 ,\r\nstruct V_36 * V_13 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nint V_34 = V_8 -> V_6 . V_18 ;\r\nint V_32 ;\r\nif ( ! F_5 ( V_8 ) )\r\nreturn 0 ;\r\nV_32 = F_18 ( V_13 , NULL , 0 , & V_2 -> V_34 [ V_34 ] . V_31 ) ;\r\nif ( V_32 )\r\nreturn V_32 ;\r\nreturn F_19 ( V_2 -> V_34 [ V_34 ] . V_31 , V_2 -> V_37 ,\r\nV_38 , & V_2 -> V_34 [ V_34 ] . V_35 ) ;\r\n}\r\nstatic void\r\nF_20 ( struct V_27 * V_7 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_9 * V_10 = V_4 -> V_7 . V_8 . V_6 . V_10 ;\r\nT_1 V_39 = V_2 -> V_7 . V_14 * 8 ;\r\nif ( ! F_21 ( & V_2 -> V_40 ) ) {\r\nF_22 ( & V_2 -> V_40 ) ;\r\nF_23 ( V_10 , 0x800004 + V_39 , 0x00000800 , 0x00000800 ) ;\r\nF_24 ( V_4 , V_2 -> V_8 ) ;\r\n}\r\nF_2 ( V_10 , 0x800000 + V_39 , 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_25 ( struct V_27 * V_7 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_9 * V_10 = V_4 -> V_7 . V_8 . V_6 . V_10 ;\r\nT_1 V_33 = V_2 -> V_7 . V_31 -> V_33 >> 12 ;\r\nT_1 V_39 = V_2 -> V_7 . V_14 * 8 ;\r\nF_23 ( V_10 , 0x800004 + V_39 , 0x000f0000 , V_2 -> V_8 << 16 ) ;\r\nF_2 ( V_10 , 0x800000 + V_39 , 0x80000000 | V_33 ) ;\r\nif ( F_21 ( & V_2 -> V_40 ) && ! V_2 -> V_41 ) {\r\nF_26 ( & V_2 -> V_40 , & V_4 -> V_8 [ V_2 -> V_8 ] . V_2 ) ;\r\nF_23 ( V_10 , 0x800004 + V_39 , 0x00000400 , 0x00000400 ) ;\r\nF_24 ( V_4 , V_2 -> V_8 ) ;\r\nF_23 ( V_10 , 0x800004 + V_39 , 0x00000400 , 0x00000400 ) ;\r\n}\r\n}\r\nstatic void *\r\nF_27 ( struct V_27 * V_7 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nF_28 ( NULL , & V_2 -> V_37 , V_2 -> V_42 ) ;\r\nF_16 ( & V_2 -> V_42 ) ;\r\nreturn V_2 ;\r\n}\r\nint\r\nF_29 ( struct V_43 * V_7 , const struct V_44 * V_45 ,\r\nvoid * V_46 , T_1 V_47 , struct V_36 * * V_48 )\r\n{\r\nunion {\r\nstruct V_49 V_50 ;\r\n} * args = V_46 ;\r\nstruct V_3 * V_4 = V_3 ( V_7 ) ;\r\nstruct V_9 * V_10 = V_4 -> V_7 . V_8 . V_6 . V_10 ;\r\nstruct V_36 * V_51 = V_45 -> V_51 ;\r\nstruct V_1 * V_2 ;\r\nT_2 V_52 , V_53 , V_54 ;\r\nT_1 V_55 ;\r\nint V_32 , V_56 ;\r\nF_30 ( V_51 , L_2 , V_47 ) ;\r\nif ( F_31 ( args -> V_50 , 0 , 0 , false ) ) {\r\nF_30 ( V_51 , L_3\r\nL_4 ,\r\nargs -> V_50 . V_57 , args -> V_50 . V_37 , args -> V_50 . V_53 ,\r\nargs -> V_50 . V_54 , args -> V_50 . V_8 ) ;\r\n} else\r\nreturn V_32 ;\r\nfor ( V_56 = 0 , V_55 = 0 ; V_56 < F_32 ( V_4 -> V_8 ) ; V_56 ++ ) {\r\nT_2 V_58 = F_33 ( V_56 ) ;\r\nif ( ! F_34 ( V_10 , F_35 ( V_58 ) ) )\r\ncontinue;\r\nV_55 |= ( 1 << V_56 ) ;\r\n}\r\nif ( ! args -> V_50 . V_8 ) {\r\nargs -> V_50 . V_8 = V_55 ;\r\nreturn F_36 ( V_45 , NULL , 0 , V_48 ) ;\r\n}\r\nargs -> V_50 . V_8 &= V_55 ;\r\nif ( ! args -> V_50 . V_8 ) {\r\nF_30 ( V_51 , L_5 ) ;\r\nreturn - V_59 ;\r\n}\r\nif ( ! ( V_2 = F_37 ( sizeof( * V_2 ) , V_60 ) ) )\r\nreturn - V_61 ;\r\n* V_48 = & V_2 -> V_7 . V_13 ;\r\nV_2 -> V_4 = V_4 ;\r\nV_2 -> V_8 = F_38 ( args -> V_50 . V_8 ) ;\r\nF_39 ( & V_2 -> V_40 ) ;\r\nV_32 = F_40 ( & V_62 , & V_4 -> V_7 ,\r\n0x1000 , 0x1000 , true , args -> V_50 . V_37 , 0 ,\r\nF_33 ( V_2 -> V_8 ) ,\r\n1 , V_4 -> V_63 . V_64 . V_29 , 0x200 ,\r\nV_45 , & V_2 -> V_7 ) ;\r\nif ( V_32 )\r\nreturn V_32 ;\r\nargs -> V_50 . V_14 = V_2 -> V_7 . V_14 ;\r\nV_32 = F_41 ( V_10 , 0x10000 , 0x1000 , false , NULL , & V_2 -> V_42 ) ;\r\nif ( V_32 )\r\nreturn V_32 ;\r\nF_8 ( V_2 -> V_7 . V_31 ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x0200 , F_12 ( V_2 -> V_42 -> V_33 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x0204 , F_13 ( V_2 -> V_42 -> V_33 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x0208 , 0xffffffff ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x020c , 0x000000ff ) ;\r\nF_10 ( V_2 -> V_7 . V_31 ) ;\r\nV_32 = F_28 ( V_2 -> V_7 . V_37 , & V_2 -> V_37 , V_2 -> V_42 ) ;\r\nif ( V_32 )\r\nreturn V_32 ;\r\nV_52 = V_2 -> V_7 . V_14 * 0x200 ;\r\nV_53 = args -> V_50 . V_53 ;\r\nV_54 = F_42 ( args -> V_50 . V_54 / 8 ) ;\r\nF_8 ( V_4 -> V_63 . V_65 ) ;\r\nfor ( V_56 = 0 ; V_56 < 0x200 ; V_56 += 4 )\r\nF_9 ( V_4 -> V_63 . V_65 , V_52 + V_56 , 0x00000000 ) ;\r\nF_10 ( V_4 -> V_63 . V_65 ) ;\r\nV_52 = F_43 ( V_4 -> V_63 . V_65 ) + V_52 ;\r\nF_8 ( V_2 -> V_7 . V_31 ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x08 , F_12 ( V_52 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x0c , F_13 ( V_52 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x10 , 0x0000face ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x30 , 0xfffff902 ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x48 , F_12 ( V_53 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x4c , F_13 ( V_53 ) |\r\n( V_54 << 16 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x84 , 0x20400000 ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x94 , 0x30000001 ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0x9c , 0x00000100 ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0xac , 0x0000001f ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0xe8 , V_2 -> V_7 . V_14 ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0xb8 , 0xf8000000 ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0xf8 , 0x10003080 ) ;\r\nF_9 ( V_2 -> V_7 . V_31 , 0xfc , 0x10000010 ) ;\r\nF_10 ( V_2 -> V_7 . V_31 ) ;\r\nreturn 0 ;\r\n}
