5 18 1fd81 14 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (fsm12.vcd) 2 -o (fsm12.cdd) 2 -v (fsm12.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 fsm12.v 8 58 1 
2 1 20 20 20 110015 e 1 100c 0 0 1 1 clock
2 2 20 20 20 90015 16 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 20 20 20 330038 2 1 100c 0 0 2 1 nstate
2 4 20 20 20 29002f 1 32 1004 0 0 32 1 STATE_A
2 5 20 20 20 21002f 3 1a 100c 3 4 32 18 0 ffffffff ffffffff 1 0 0
2 6 20 20 20 210025 2 1 100c 0 0 1 1 reset
2 7 20 20 20 210038 3 19 100c 5 6 2 18 0 3 3 1 0 0
2 8 20 20 20 18001c 0 1 1410 0 0 2 1 state
2 9 20 20 20 180038 7 38 e 7 8
2 10 0 0 0 0 1 32 1008 0 0 32 1 STATE_C
2 11 0 0 0 0 1 29 1000 10 0 1 18 0 1 0 0 0 0
2 12 0 0 0 0 3 1 100c 0 0 1 1 go
2 13 0 0 0 0 3 29 1008 12 0 1 18 0 1 0 0 0 0
2 14 0 0 0 0 1 32 1008 0 0 32 1 STATE_B
2 15 0 0 0 0 1 29 1000 14 0 1 18 0 1 0 0 0 0
2 16 0 0 0 0 2 1 100c 0 0 2 1 state
2 17 0 0 0 0 2 29 1008 16 0 1 18 0 1 0 0 0 0
2 18 0 0 0 0 1 32 1004 0 0 32 1 STATE_A
2 19 0 0 0 0 1 29 1000 18 0 1 18 0 1 0 0 0 0
2 20 0 0 0 0 3 2b 1008 17 19 1 18 0 1 0 0 0 0
2 21 0 0 0 0 3 2b 1008 15 20 1 18 0 1 0 0 0 0
2 22 0 0 0 0 5 2b 1008 13 21 1 18 0 1 0 0 0 0
2 23 0 0 0 0 5 2b 1008 11 22 1 18 0 1 0 0 0 0
2 24 29 29 29 70008 9 45 100a 23 0 1 18 0 1 0 0 0 0
2 25 31 31 31 4000a 1 32 1004 0 0 32 1 STATE_A
2 26 30 30 30 8000c 7 1 100e 0 0 2 1 state
2 27 31 31 31 0 4 2d 100e 25 26 1 18 0 1 1 1 0 0
2 28 32 32 32 4000a 1 32 1008 0 0 32 1 STATE_B
2 29 32 32 32 0 2 2d 100e 28 26 1 18 0 1 1 1 0 0
2 30 33 33 33 4000a 1 32 1008 0 0 32 1 STATE_C
2 31 33 33 33 0 1 2d 1006 30 26 1 18 0 1 1 0 0 0
2 32 33 33 33 28002e 0 32 1010 0 0 32 1 STATE_C
2 33 33 33 33 1e0024 0 32 1010 0 0 32 1 STATE_A
2 34 33 33 33 190024 0 1a 1030 32 33 32 18 0 ffffffff 0 0 0 0
2 35 33 33 33 19001a 0 1 1010 0 0 1 1 go
2 36 33 33 33 19002e 0 19 1030 34 35 2 18 0 3 0 0 0 0
2 37 33 33 33 100015 0 1 1410 0 0 2 1 nstate
2 38 33 33 33 10002e 0 37 32 36 37
2 39 32 32 32 28002e 1 32 1008 0 0 32 1 STATE_B
2 40 32 32 32 1e0024 1 32 1008 0 0 32 1 STATE_C
2 41 32 32 32 190024 1 1a 1008 39 40 32 18 0 ffffffff fffffffe 1 0 0
2 42 32 32 32 19001a 1 1 1004 0 0 1 1 go
2 43 32 32 32 19002e 1 19 1008 41 42 2 18 0 3 2 1 0 0
2 44 32 32 32 100015 0 1 1410 0 0 2 1 nstate
2 45 32 32 32 10002e 1 37 a 43 44
2 46 31 31 31 28002e 1 32 1004 0 0 32 1 STATE_A
2 47 31 31 31 1e0024 1 32 1008 0 0 32 1 STATE_B
2 48 31 31 31 190024 2 1a 100c 46 47 32 18 0 ffffffff ffffffff 1 0 0
2 49 31 31 31 19001a 2 1 101c 0 0 1 1 go
2 50 31 31 31 19002e 2 19 103c 48 49 2 18 0 3 3 1 0 0
2 51 31 31 31 100015 0 1 1410 0 0 2 1 nstate
2 52 31 31 31 10002e 2 37 3e 50 51
2 53 36 36 36 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 54 0 0 0 0 4 1 100e 0 0 2 1 nstate
2 55 0 0 0 0 3 1 100e 0 0 2 1 state
1 clock 1 15 107000a 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 16 7000a 1 0 0 0 1 17 0 1 0 0 1 0
1 go 3 17 7000a 1 0 0 0 1 17 0 1 0 1 1 0
1 state 4 18 7000a 1 0 1 0 2 17 0 3 0 1 0 0
1 nstate 5 18 1070011 1 0 1 0 2 17 0 3 0 1 0 0
1 STATE_A 6 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 STATE_B 7 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 STATE_C 8 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 STATE_D 9 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
4 54 f 54 54 0
4 55 f 55 55 0
4 2 1 9 0 2
4 9 6 2 2 2
4 24 1 27 0 24
4 27 0 52 29 24
4 52 6 24 24 24
4 29 0 45 31 24
4 45 6 24 24 24
4 31 4 38 24 24
4 38 6 24 24 24
4 53 1 0 0 53
6 55 54 1  1 3 3 32 16 0 0  32 16 1 0  32 16 2 0  32 16 0 0  32 16 1 0  32 16 2 0   6  0 0 1  0 1 1  1 1 1  1 2 0  2 2 0  2 0 0
3 1 main.u$0 "main.u$0" 0 fsm12.v 36 39 1 
2 56 37 37 37 100013 1 0 21004 0 0 1 16 0 0
2 57 37 37 37 8000c 0 1 1410 0 0 1 1 clock
2 58 37 37 37 80013 1 37 16 56 57
2 59 38 38 38 8000e 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 60 38 38 38 120012 1 0 1008 0 0 32 48 2 0
2 61 38 38 38 100013 1b 2c 900a 60 0 32 18 0 ffffffff 0 0 0 0
2 62 38 38 38 1e0022 d 1 101c 0 0 1 1 clock
2 63 38 38 38 1d0022 d 1b 102c 62 0 1 18 0 1 1 1 0 0
2 64 38 38 38 150019 0 1 1410 0 0 1 1 clock
2 65 38 38 38 150022 d 37 3e 63 64
4 58 11 59 59 58
4 59 0 0 61 58
4 61 0 65 0 58
4 65 6 61 61 58
3 1 main.u$1 "main.u$1" 0 fsm12.v 41 56 1 
