`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:39:55 CST (Jun  3 2025 16:39:55 UTC)

module dut_LeftShift_16U_0_4(in1, out1);
  input [3:0] in1;
  output [15:0] out1;
  wire [3:0] in1;
  wire [15:0] out1;
  wire sll_15_29_n_0, sll_15_29_n_1, sll_15_29_n_2, sll_15_29_n_3,
       sll_15_29_n_4, sll_15_29_n_5, sll_15_29_n_6, sll_15_29_n_7;
  NOR2BX1 sll_15_29_g147(.AN (sll_15_29_n_6), .B (sll_15_29_n_5), .Y
       (out1[8]));
  NOR2X1 sll_15_29_g148(.A (sll_15_29_n_7), .B (sll_15_29_n_5), .Y
       (out1[14]));
  NOR2BX1 sll_15_29_g149(.AN (sll_15_29_n_6), .B (sll_15_29_n_2), .Y
       (out1[9]));
  NOR2BX1 sll_15_29_g150(.AN (sll_15_29_n_6), .B (sll_15_29_n_4), .Y
       (out1[1]));
  NOR2X1 sll_15_29_g151(.A (sll_15_29_n_7), .B (sll_15_29_n_2), .Y
       (out1[15]));
  NOR2X1 sll_15_29_g152(.A (sll_15_29_n_7), .B (sll_15_29_n_4), .Y
       (out1[7]));
  NOR2X1 sll_15_29_g153(.A (sll_15_29_n_2), .B (sll_15_29_n_3), .Y
       (out1[13]));
  NOR2BX1 sll_15_29_g154(.AN (sll_15_29_n_1), .B (sll_15_29_n_7), .Y
       (out1[6]));
  NOR2X1 sll_15_29_g155(.A (sll_15_29_n_4), .B (sll_15_29_n_0), .Y
       (out1[3]));
  NOR2BX1 sll_15_29_g156(.AN (sll_15_29_n_1), .B (sll_15_29_n_3), .Y
       (out1[4]));
  NOR2BX1 sll_15_29_g157(.AN (sll_15_29_n_1), .B (sll_15_29_n_0), .Y
       (out1[2]));
  AND2XL sll_15_29_g158(.A (sll_15_29_n_6), .B (sll_15_29_n_1), .Y
       (out1[0]));
  NOR2X1 sll_15_29_g159(.A (sll_15_29_n_2), .B (sll_15_29_n_0), .Y
       (out1[11]));
  NOR2X1 sll_15_29_g160(.A (sll_15_29_n_4), .B (sll_15_29_n_3), .Y
       (out1[5]));
  NOR2X1 sll_15_29_g161(.A (sll_15_29_n_3), .B (sll_15_29_n_5), .Y
       (out1[12]));
  NOR2X1 sll_15_29_g162(.A (sll_15_29_n_0), .B (sll_15_29_n_5), .Y
       (out1[10]));
  NAND2X1 sll_15_29_g163(.A (in1[2]), .B (in1[1]), .Y (sll_15_29_n_7));
  NOR2X1 sll_15_29_g164(.A (in1[2]), .B (in1[1]), .Y (sll_15_29_n_6));
  NAND2BX1 sll_15_29_g165(.AN (in1[0]), .B (in1[3]), .Y
       (sll_15_29_n_5));
  NAND2BX1 sll_15_29_g166(.AN (in1[3]), .B (in1[0]), .Y
       (sll_15_29_n_4));
  NAND2BX1 sll_15_29_g167(.AN (in1[1]), .B (in1[2]), .Y
       (sll_15_29_n_3));
  NAND2X1 sll_15_29_g168(.A (in1[3]), .B (in1[0]), .Y (sll_15_29_n_2));
  NOR2X1 sll_15_29_g169(.A (in1[3]), .B (in1[0]), .Y (sll_15_29_n_1));
  NAND2BX1 sll_15_29_g170(.AN (in1[2]), .B (in1[1]), .Y
       (sll_15_29_n_0));
endmodule


