============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:55:13 pm
  Module:                 ADC_SAR1
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (325 ps) Setup Check with Pin result_reg[7]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) result_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      96                  
       Uncertainty:-      28                  
     Required Time:=     776                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     325                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1216__2703/Y   -       A->Y  F     NAND2XL        9 16.2   128    88     386    (-,-) 
  g1203__4547/Y   -       B1->Y F     AO22XL         1  1.7    19    64     450    (-,-) 
  result_reg[7]/D -       -     F     DFFQX1         1    -     -     0     450    (-,-) 
#----------------------------------------------------------------------------------------



Path 2: MET (325 ps) Setup Check with Pin result_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) result_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      96                  
       Uncertainty:-      28                  
     Required Time:=     776                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     325                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1216__2703/Y   -       A->Y  F     NAND2XL        9 16.2   128    88     386    (-,-) 
  g1200__3772/Y   -       B1->Y F     AO22XL         1  1.7    19    64     450    (-,-) 
  result_reg[4]/D -       -     F     DFFQX1         1    -     -     0     450    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (325 ps) Setup Check with Pin result_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) result_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      96                  
       Uncertainty:-      28                  
     Required Time:=     776                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     325                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1216__2703/Y   -       A->Y  F     NAND2XL        9 16.2   128    88     386    (-,-) 
  g1195__1309/Y   -       B1->Y F     AO22XL         1  1.7    19    64     450    (-,-) 
  result_reg[5]/D -       -     F     DFFQX1         1    -     -     0     450    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (325 ps) Setup Check with Pin result_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) result_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      96                  
       Uncertainty:-      28                  
     Required Time:=     776                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     325                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1216__2703/Y   -       A->Y  F     NAND2XL        9 16.2   128    88     386    (-,-) 
  g1198__9682/Y   -       B1->Y F     AO22XL         1  1.7    19    64     450    (-,-) 
  result_reg[2]/D -       -     F     DFFQX1         1    -     -     0     450    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (325 ps) Setup Check with Pin result_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) result_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      96                  
       Uncertainty:-      28                  
     Required Time:=     776                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     325                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1216__2703/Y   -       A->Y  F     NAND2XL        9 16.2   128    88     386    (-,-) 
  g1199__8780/Y   -       B1->Y F     AO22XL         1  1.7    19    64     450    (-,-) 
  result_reg[3]/D -       -     F     DFFQX1         1    -     -     0     450    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (325 ps) Setup Check with Pin result_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) result_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      96                  
       Uncertainty:-      28                  
     Required Time:=     776                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     325                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1216__2703/Y   -       A->Y  F     NAND2XL        9 16.2   128    88     386    (-,-) 
  g1197__2683/Y   -       B1->Y F     AO22XL         1  1.7    19    64     450    (-,-) 
  result_reg[1]/D -       -     F     DFFQX1         1    -     -     0     450    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (325 ps) Setup Check with Pin result_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) result_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      96                  
       Uncertainty:-      28                  
     Required Time:=     776                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     325                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1216__2703/Y   -       A->Y  F     NAND2XL        9 16.2   128    88     386    (-,-) 
  g1196__4296/Y   -       B1->Y F     AO22XL         1  1.7    19    64     450    (-,-) 
  result_reg[0]/D -       -     F     DFFQX1         1    -     -     0     450    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (325 ps) Setup Check with Pin result_reg[6]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) result_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      96                  
       Uncertainty:-      28                  
     Required Time:=     776                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     325                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1216__2703/Y   -       A->Y  F     NAND2XL        9 16.2   128    88     386    (-,-) 
  g1202__1474/Y   -       B1->Y F     AO22XL         1  1.7    19    64     450    (-,-) 
  result_reg[6]/D -       -     F     DFFQX1         1    -     -     0     450    (-,-) 
#----------------------------------------------------------------------------------------



Path 9: MET (364 ps) Setup Check with Pin digital_out_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) enable
          Clock: (R) VCLK
       Endpoint: (R) digital_out_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     123                  
       Uncertainty:-      28                  
     Required Time:=     749                  
      Launch Clock:-       0                  
       Input Delay:-     168                  
         Data Path:-     216                  
             Slack:=     364                  

Exceptions/Constraints:
  input_delay             168             test.sdc_line_16_2_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  enable                -       -     R     (arrival)      4  9.5     0     0     168    (-,-) 
  g1230/Y               -       A->Y  F     CLKINVX1       2  4.6     7    10     178    (-,-) 
  g1214__2250/Y         -       A->Y  R     NOR2XL         8 32.0   283   206     384    (-,-) 
  digital_out_reg[7]/SE -       -     R     SDFFQX1        8    -     -     0     384    (-,-) 
#----------------------------------------------------------------------------------------------



Path 10: MET (364 ps) Setup Check with Pin digital_out_reg[6]/CK->SE
          Group: clk
     Startpoint: (R) enable
          Clock: (R) VCLK
       Endpoint: (R) digital_out_reg[6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     123                  
       Uncertainty:-      28                  
     Required Time:=     749                  
      Launch Clock:-       0                  
       Input Delay:-     168                  
         Data Path:-     216                  
             Slack:=     364                  

Exceptions/Constraints:
  input_delay             168             test.sdc_line_16_2_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  enable                -       -     R     (arrival)      4  9.5     0     0     168    (-,-) 
  g1230/Y               -       A->Y  F     CLKINVX1       2  4.6     7    10     178    (-,-) 
  g1214__2250/Y         -       A->Y  R     NOR2XL         8 32.0   283   206     384    (-,-) 
  digital_out_reg[6]/SE -       -     R     SDFFQX1        8    -     -     0     384    (-,-) 
#----------------------------------------------------------------------------------------------



Path 11: MET (364 ps) Setup Check with Pin digital_out_reg[2]/CK->SE
          Group: clk
     Startpoint: (R) enable
          Clock: (R) VCLK
       Endpoint: (R) digital_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     123                  
       Uncertainty:-      28                  
     Required Time:=     749                  
      Launch Clock:-       0                  
       Input Delay:-     168                  
         Data Path:-     216                  
             Slack:=     364                  

Exceptions/Constraints:
  input_delay             168             test.sdc_line_16_2_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  enable                -       -     R     (arrival)      4  9.5     0     0     168    (-,-) 
  g1230/Y               -       A->Y  F     CLKINVX1       2  4.6     7    10     178    (-,-) 
  g1214__2250/Y         -       A->Y  R     NOR2XL         8 32.0   283   206     384    (-,-) 
  digital_out_reg[2]/SE -       -     R     SDFFQX1        8    -     -     0     384    (-,-) 
#----------------------------------------------------------------------------------------------



Path 12: MET (364 ps) Setup Check with Pin digital_out_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) enable
          Clock: (R) VCLK
       Endpoint: (R) digital_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     123                  
       Uncertainty:-      28                  
     Required Time:=     749                  
      Launch Clock:-       0                  
       Input Delay:-     168                  
         Data Path:-     216                  
             Slack:=     364                  

Exceptions/Constraints:
  input_delay             168             test.sdc_line_16_2_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  enable                -       -     R     (arrival)      4  9.5     0     0     168    (-,-) 
  g1230/Y               -       A->Y  F     CLKINVX1       2  4.6     7    10     178    (-,-) 
  g1214__2250/Y         -       A->Y  R     NOR2XL         8 32.0   283   206     384    (-,-) 
  digital_out_reg[0]/SE -       -     R     SDFFQX1        8    -     -     0     384    (-,-) 
#----------------------------------------------------------------------------------------------



Path 13: MET (364 ps) Setup Check with Pin digital_out_reg[5]/CK->SE
          Group: clk
     Startpoint: (R) enable
          Clock: (R) VCLK
       Endpoint: (R) digital_out_reg[5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     123                  
       Uncertainty:-      28                  
     Required Time:=     749                  
      Launch Clock:-       0                  
       Input Delay:-     168                  
         Data Path:-     216                  
             Slack:=     364                  

Exceptions/Constraints:
  input_delay             168             test.sdc_line_16_2_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  enable                -       -     R     (arrival)      4  9.5     0     0     168    (-,-) 
  g1230/Y               -       A->Y  F     CLKINVX1       2  4.6     7    10     178    (-,-) 
  g1214__2250/Y         -       A->Y  R     NOR2XL         8 32.0   283   206     384    (-,-) 
  digital_out_reg[5]/SE -       -     R     SDFFQX1        8    -     -     0     384    (-,-) 
#----------------------------------------------------------------------------------------------



Path 14: MET (364 ps) Setup Check with Pin digital_out_reg[1]/CK->SE
          Group: clk
     Startpoint: (R) enable
          Clock: (R) VCLK
       Endpoint: (R) digital_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     123                  
       Uncertainty:-      28                  
     Required Time:=     749                  
      Launch Clock:-       0                  
       Input Delay:-     168                  
         Data Path:-     216                  
             Slack:=     364                  

Exceptions/Constraints:
  input_delay             168             test.sdc_line_16_2_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  enable                -       -     R     (arrival)      4  9.5     0     0     168    (-,-) 
  g1230/Y               -       A->Y  F     CLKINVX1       2  4.6     7    10     178    (-,-) 
  g1214__2250/Y         -       A->Y  R     NOR2XL         8 32.0   283   206     384    (-,-) 
  digital_out_reg[1]/SE -       -     R     SDFFQX1        8    -     -     0     384    (-,-) 
#----------------------------------------------------------------------------------------------



Path 15: MET (364 ps) Setup Check with Pin digital_out_reg[3]/CK->SE
          Group: clk
     Startpoint: (R) enable
          Clock: (R) VCLK
       Endpoint: (R) digital_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     123                  
       Uncertainty:-      28                  
     Required Time:=     749                  
      Launch Clock:-       0                  
       Input Delay:-     168                  
         Data Path:-     216                  
             Slack:=     364                  

Exceptions/Constraints:
  input_delay             168             test.sdc_line_16_2_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  enable                -       -     R     (arrival)      4  9.5     0     0     168    (-,-) 
  g1230/Y               -       A->Y  F     CLKINVX1       2  4.6     7    10     178    (-,-) 
  g1214__2250/Y         -       A->Y  R     NOR2XL         8 32.0   283   206     384    (-,-) 
  digital_out_reg[3]/SE -       -     R     SDFFQX1        8    -     -     0     384    (-,-) 
#----------------------------------------------------------------------------------------------



Path 16: MET (364 ps) Setup Check with Pin digital_out_reg[4]/CK->SE
          Group: clk
     Startpoint: (R) enable
          Clock: (R) VCLK
       Endpoint: (R) digital_out_reg[4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     123                  
       Uncertainty:-      28                  
     Required Time:=     749                  
      Launch Clock:-       0                  
       Input Delay:-     168                  
         Data Path:-     216                  
             Slack:=     364                  

Exceptions/Constraints:
  input_delay             168             test.sdc_line_16_2_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  enable                -       -     R     (arrival)      4  9.5     0     0     168    (-,-) 
  g1230/Y               -       A->Y  F     CLKINVX1       2  4.6     7    10     178    (-,-) 
  g1214__2250/Y         -       A->Y  R     NOR2XL         8 32.0   283   206     384    (-,-) 
  digital_out_reg[4]/SE -       -     R     SDFFQX1        8    -     -     0     384    (-,-) 
#----------------------------------------------------------------------------------------------



Path 17: MET (373 ps) Setup Check with Pin temp_reg[7]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      72                  
       Uncertainty:-      28                  
     Required Time:=     800                  
      Launch Clock:-       0                  
         Data Path:-     427                  
             Slack:=     373                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1216__2703/Y   -       A->Y  F     NAND2XL        9 16.2   128    88     386    (-,-) 
  g1208__5953/Y   -       B0->Y R     OAI2BB1XL      1  1.7    40    41     427    (-,-) 
  temp_reg[7]/D   -       -     R     DFFQX1         1    -     -     0     427    (-,-) 
#----------------------------------------------------------------------------------------



Path 18: MET (373 ps) Setup Check with Pin temp_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) temp_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      98                  
       Uncertainty:-      28                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=     373                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1213__7114/Y   -       A1->Y F     OAI21X1        8 14.3    95    45     343    (-,-) 
  g1204__7118/Y   -       A1->Y F     AO22XL         1  1.7    16    58     401    (-,-) 
  temp_reg[0]/D   -       -     F     DFFQX1         1    -     -     0     401    (-,-) 
#----------------------------------------------------------------------------------------



Path 19: MET (373 ps) Setup Check with Pin temp_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) temp_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      98                  
       Uncertainty:-      28                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=     373                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1213__7114/Y   -       A1->Y F     OAI21X1        8 14.3    95    45     343    (-,-) 
  g1184__2391/Y   -       A1->Y F     AO22XL         1  1.7    16    58     401    (-,-) 
  temp_reg[3]/D   -       -     F     DFFQX1         1    -     -     0     401    (-,-) 
#----------------------------------------------------------------------------------------



Path 20: MET (373 ps) Setup Check with Pin temp_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) temp_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      98                  
       Uncertainty:-      28                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=     373                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1213__7114/Y   -       A1->Y F     OAI21X1        8 14.3    95    45     343    (-,-) 
  g1205__1786/Y   -       A1->Y F     AO22XL         1  1.7    16    58     401    (-,-) 
  temp_reg[1]/D   -       -     F     DFFQX1         1    -     -     0     401    (-,-) 
#----------------------------------------------------------------------------------------



Path 21: MET (373 ps) Setup Check with Pin temp_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) temp_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      98                  
       Uncertainty:-      28                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=     373                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1213__7114/Y   -       A1->Y F     OAI21X1        8 14.3    95    45     343    (-,-) 
  g1206__7675/Y   -       A1->Y F     AO22XL         1  1.7    16    58     401    (-,-) 
  temp_reg[2]/D   -       -     F     DFFQX1         1    -     -     0     401    (-,-) 
#----------------------------------------------------------------------------------------



Path 22: MET (373 ps) Setup Check with Pin temp_reg[6]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) temp_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      98                  
       Uncertainty:-      28                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=     373                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1213__7114/Y   -       A1->Y F     OAI21X1        8 14.3    95    45     343    (-,-) 
  g1201__8757/Y   -       A1->Y F     AO22XL         1  1.7    16    58     401    (-,-) 
  temp_reg[6]/D   -       -     F     DFFQX1         1    -     -     0     401    (-,-) 
#----------------------------------------------------------------------------------------



Path 23: MET (373 ps) Setup Check with Pin temp_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) temp_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      98                  
       Uncertainty:-      28                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=     373                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1213__7114/Y   -       A1->Y F     OAI21X1        8 14.3    95    45     343    (-,-) 
  g1183__6877/Y   -       A1->Y F     AO22XL         1  1.7    16    58     401    (-,-) 
  temp_reg[5]/D   -       -     F     DFFQX1         1    -     -     0     401    (-,-) 
#----------------------------------------------------------------------------------------



Path 24: MET (373 ps) Setup Check with Pin temp_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) temp_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      98                  
       Uncertainty:-      28                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=     373                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1213__7114/Y   -       A1->Y F     OAI21X1        8 14.3    95    45     343    (-,-) 
  g1185__2900/Y   -       A1->Y F     AO22XL         1  1.7    16    58     401    (-,-) 
  temp_reg[4]/D   -       -     F     DFFQX1         1    -     -     0     401    (-,-) 
#----------------------------------------------------------------------------------------



Path 25: MET (417 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      81                  
       Uncertainty:-      28                  
     Required Time:=     791                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=     417                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1213__7114/Y   -       A1->Y F     OAI21X1        8 14.3    95    45     343    (-,-) 
  g1211/Y         -       A->Y  R     INVXL          1  1.7    30    32     375    (-,-) 
  state_reg[1]/D  -       -     R     DFFQX1         1    -     -     0     375    (-,-) 
#----------------------------------------------------------------------------------------



Path 26: MET (490 ps) Late External Delay Assertion at pin sample
          Group: VCLK
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) sample
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     490                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_11_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  sample          -       -     R     (port)         -    -     -     0     298    (-,-) 
#----------------------------------------------------------------------------------------



Path 27: MET (558 ps) Late External Delay Assertion at pin out_flag
          Group: VCLK
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) out_flag
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     558                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_10_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1222__3772/Y   -       B->Y  F     NAND2XL        2  4.7    32    28     120    (-,-) 
  g1218/Y         -       A->Y  R     CLKINVX1       1 50.0   141   110     230    (-,-) 
  out_flag        -       -     R     (port)         -    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------



Path 28: MET (577 ps) Setup Check with Pin digital_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) digital_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     141                  
       Uncertainty:-      28                  
     Required Time:=     731                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=     577                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[7]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[7]/Q  -       CK->Q F     SDFFQX1        2 51.9    95   153     153    (-,-) 
  digital_out_reg[7]/D  -       -     F     SDFFQX1        2    -     -     0     153    (-,-) 
#----------------------------------------------------------------------------------------------



Path 29: MET (577 ps) Setup Check with Pin digital_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) digital_out_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     141                  
       Uncertainty:-      28                  
     Required Time:=     731                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=     577                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[6]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[6]/Q  -       CK->Q F     SDFFQX1        2 51.9    95   153     153    (-,-) 
  digital_out_reg[6]/D  -       -     F     SDFFQX1        2    -     -     0     153    (-,-) 
#----------------------------------------------------------------------------------------------



Path 30: MET (577 ps) Setup Check with Pin digital_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) digital_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     141                  
       Uncertainty:-      28                  
     Required Time:=     731                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=     577                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[2]/Q  -       CK->Q F     SDFFQX1        2 51.9    95   153     153    (-,-) 
  digital_out_reg[2]/D  -       -     F     SDFFQX1        2    -     -     0     153    (-,-) 
#----------------------------------------------------------------------------------------------



Path 31: MET (577 ps) Setup Check with Pin digital_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) digital_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     141                  
       Uncertainty:-      28                  
     Required Time:=     731                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=     577                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[0]/Q  -       CK->Q F     SDFFQX1        2 51.9    95   153     153    (-,-) 
  digital_out_reg[0]/D  -       -     F     SDFFQX1        2    -     -     0     153    (-,-) 
#----------------------------------------------------------------------------------------------



Path 32: MET (577 ps) Setup Check with Pin digital_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) digital_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     141                  
       Uncertainty:-      28                  
     Required Time:=     731                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=     577                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[5]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[5]/Q  -       CK->Q F     SDFFQX1        2 51.9    95   153     153    (-,-) 
  digital_out_reg[5]/D  -       -     F     SDFFQX1        2    -     -     0     153    (-,-) 
#----------------------------------------------------------------------------------------------



Path 33: MET (577 ps) Setup Check with Pin digital_out_reg[1]/CK->D
          Group: clk
     Startpoint: (R) digital_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     141                  
       Uncertainty:-      28                  
     Required Time:=     731                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=     577                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[1]/Q  -       CK->Q F     SDFFQX1        2 51.9    95   153     153    (-,-) 
  digital_out_reg[1]/D  -       -     F     SDFFQX1        2    -     -     0     153    (-,-) 
#----------------------------------------------------------------------------------------------



Path 34: MET (577 ps) Setup Check with Pin digital_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) digital_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     141                  
       Uncertainty:-      28                  
     Required Time:=     731                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=     577                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[3]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[3]/Q  -       CK->Q F     SDFFQX1        2 51.9    95   153     153    (-,-) 
  digital_out_reg[3]/D  -       -     F     SDFFQX1        2    -     -     0     153    (-,-) 
#----------------------------------------------------------------------------------------------



Path 35: MET (577 ps) Setup Check with Pin digital_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) digital_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     141                  
       Uncertainty:-      28                  
     Required Time:=     731                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=     577                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[4]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[4]/Q  -       CK->Q F     SDFFQX1        2 51.9    95   153     153    (-,-) 
  digital_out_reg[4]/D  -       -     F     SDFFQX1        2    -     -     0     153    (-,-) 
#----------------------------------------------------------------------------------------------



Path 36: MET (581 ps) Late External Delay Assertion at pin value[0]
          Group: VCLK
     Startpoint: (R) temp_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) value[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     581                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_19_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[0]/Q  -       CK->Q R     DFFQX1         4  6.9    24    86      86    (-,-) 
  g1220__1840/Y  -       A->Y  R     OR2X1          1 50.0   142   121     207    (-,-) 
  value[0]       -       -     R     (port)         -    -     -     0     207    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (582 ps) Late External Delay Assertion at pin value[7]
          Group: VCLK
     Startpoint: (R) temp_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) value[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     206                  
             Slack:=     582                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[7]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[7]/Q  -       CK->Q R     DFFQX1         4  7.0    25    87      87    (-,-) 
  g1226__9906/Y  -       B->Y  R     OR2X1          1 50.0   142   119     206    (-,-) 
  value[7]       -       -     R     (port)         -    -     -     0     206    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (583 ps) Late External Delay Assertion at pin value[1]
          Group: VCLK
     Startpoint: (R) temp_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) value[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     583                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_18_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[1]/Q  -       CK->Q R     DFFQX1         4  6.9    24    86      86    (-,-) 
  g1219__1857/Y  -       B->Y  R     OR2X1          1 50.0   142   119     205    (-,-) 
  value[1]       -       -     R     (port)         -    -     -     0     205    (-,-) 
#---------------------------------------------------------------------------------------



Path 39: MET (583 ps) Late External Delay Assertion at pin value[2]
          Group: VCLK
     Startpoint: (R) temp_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) value[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     583                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_17_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[2]/Q  -       CK->Q R     DFFQX1         4  6.9    24    86      86    (-,-) 
  g1228__5019/Y  -       B->Y  R     OR2X1          1 50.0   142   119     205    (-,-) 
  value[2]       -       -     R     (port)         -    -     -     0     205    (-,-) 
#---------------------------------------------------------------------------------------



Path 40: MET (583 ps) Late External Delay Assertion at pin value[3]
          Group: VCLK
     Startpoint: (R) temp_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) value[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     583                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_16_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[3]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[3]/Q  -       CK->Q R     DFFQX1         4  6.9    24    86      86    (-,-) 
  g1225__4296/Y  -       B->Y  R     OR2X1          1 50.0   142   119     205    (-,-) 
  value[3]       -       -     R     (port)         -    -     -     0     205    (-,-) 
#---------------------------------------------------------------------------------------



Path 41: MET (583 ps) Late External Delay Assertion at pin value[4]
          Group: VCLK
     Startpoint: (R) temp_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) value[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     583                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[4]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[4]/Q  -       CK->Q R     DFFQX1         4  6.9    24    86      86    (-,-) 
  g1221__5795/Y  -       B->Y  R     OR2X1          1 50.0   142   119     205    (-,-) 
  value[4]       -       -     R     (port)         -    -     -     0     205    (-,-) 
#---------------------------------------------------------------------------------------



Path 42: MET (583 ps) Late External Delay Assertion at pin value[5]
          Group: VCLK
     Startpoint: (R) temp_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) value[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     583                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[5]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[5]/Q  -       CK->Q R     DFFQX1         4  6.9    24    86      86    (-,-) 
  g1227__8780/Y  -       B->Y  R     OR2X1          1 50.0   142   119     205    (-,-) 
  value[5]       -       -     R     (port)         -    -     -     0     205    (-,-) 
#---------------------------------------------------------------------------------------



Path 43: MET (583 ps) Late External Delay Assertion at pin value[6]
          Group: VCLK
     Startpoint: (R) temp_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) value[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=     583                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[6]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[6]/Q  -       CK->Q R     DFFQX1         4  6.9    24    86      86    (-,-) 
  g1224__7344/Y  -       B->Y  R     OR2X1          1 50.0   142   119     205    (-,-) 
  value[6]       -       -     R     (port)         -    -     -     0     205    (-,-) 
#---------------------------------------------------------------------------------------



Path 44: MET (583 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) enable
          Clock: (R) VCLK
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      78                  
       Uncertainty:-      28                  
     Required Time:=     794                  
      Launch Clock:-       0                  
       Input Delay:-     168                  
         Data Path:-      42                  
             Slack:=     583                  

Exceptions/Constraints:
  input_delay             168             test.sdc_line_16_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  enable         -       -     R     (arrival)      4  9.5     0     0     168    (-,-) 
  g1230/Y        -       A->Y  F     CLKINVX1       2  4.6     7    10     178    (-,-) 
  g1212__5266/Y  -       B0->Y R     AOI211X1       1  1.7    33    32     210    (-,-) 
  state_reg[0]/D -       -     R     DFFQX1         1    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------



Path 45: MET (615 ps) Late External Delay Assertion at pin digital_out[0]
          Group: VCLK
     Startpoint: (R) digital_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     173                  
             Slack:=     615                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_9_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[0]/Q  -       CK->Q R     SDFFQX1        2 51.9   148   173     173    (-,-) 
  digital_out[0]        -       -     R     (port)         -    -     -     0     173    (-,-) 
#----------------------------------------------------------------------------------------------



Path 46: MET (615 ps) Late External Delay Assertion at pin digital_out[1]
          Group: VCLK
     Startpoint: (R) digital_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     173                  
             Slack:=     615                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_8_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[1]/Q  -       CK->Q R     SDFFQX1        2 51.9   148   173     173    (-,-) 
  digital_out[1]        -       -     R     (port)         -    -     -     0     173    (-,-) 
#----------------------------------------------------------------------------------------------



Path 47: MET (615 ps) Late External Delay Assertion at pin digital_out[2]
          Group: VCLK
     Startpoint: (R) digital_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     173                  
             Slack:=     615                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_7_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[2]/Q  -       CK->Q R     SDFFQX1        2 51.9   148   173     173    (-,-) 
  digital_out[2]        -       -     R     (port)         -    -     -     0     173    (-,-) 
#----------------------------------------------------------------------------------------------



Path 48: MET (615 ps) Late External Delay Assertion at pin digital_out[3]
          Group: VCLK
     Startpoint: (R) digital_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     173                  
             Slack:=     615                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_6_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[3]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[3]/Q  -       CK->Q R     SDFFQX1        2 51.9   148   173     173    (-,-) 
  digital_out[3]        -       -     R     (port)         -    -     -     0     173    (-,-) 
#----------------------------------------------------------------------------------------------



Path 49: MET (615 ps) Late External Delay Assertion at pin digital_out[4]
          Group: VCLK
     Startpoint: (R) digital_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     173                  
             Slack:=     615                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_5_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[4]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[4]/Q  -       CK->Q R     SDFFQX1        2 51.9   148   173     173    (-,-) 
  digital_out[4]        -       -     R     (port)         -    -     -     0     173    (-,-) 
#----------------------------------------------------------------------------------------------



Path 50: MET (615 ps) Late External Delay Assertion at pin digital_out[5]
          Group: VCLK
     Startpoint: (R) digital_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     173                  
             Slack:=     615                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_4_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[5]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[5]/Q  -       CK->Q R     SDFFQX1        2 51.9   148   173     173    (-,-) 
  digital_out[5]        -       -     R     (port)         -    -     -     0     173    (-,-) 
#----------------------------------------------------------------------------------------------

