rggen_bit_field_w0s_w1s #(
  .WIDTH          (<%= width %>),
  .INITIAL_VALUE  (<%= initial_value %>),
  .SET_VALUE      (<%= set_value %>)
) u_<%= name %> (
  .clk              (<%= register_block.clock %>),
  .rst_n            (<%= register_block.reset %>),
  .i_clear          (<%= clear[loop_variables] %>),
  .i_command_valid  (<%= register_block.host_if.command_valid %>),
  .i_select         (<%= register_block.register_select[index] %>),
  .i_write          (<%= register_block.host_if.write %>),
  .i_write_data     (<%= register_block.host_if.write_data[bit_field.msb, bit_field.lsb] %>),
  .i_write_mask     (<%= register_block.host_if.write_mask[bit_field.msb, bit_field.lsb] %>),
  .o_value          (<%= value[loop_variables] %>)
);
