Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Feb  2 23:02:20 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file us_arm_control_wrapper_timing_summary_routed.rpt -pb us_arm_control_wrapper_timing_summary_routed.pb -rpx us_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : us_arm_control_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: us_sensor_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: us_sensor_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.447        0.000                      0                  239        0.046        0.000                      0                  239        4.500        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.447        0.000                      0                  239        0.046        0.000                      0                  239        4.500        0.000                       0                   176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 2.242ns (33.984%)  route 4.355ns (66.016%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 15.626 - 10.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.858     5.932    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X107Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/Q
                         net (fo=4, routed)           1.077     7.428    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[5]
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.299     7.727 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.727    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.125 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          3.278    11.560    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X110Y100       LUT3 (Prop_lut3_I1_O)        0.329    11.889 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_i_3/O
                         net (fo=1, routed)           0.000    11.889    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_i_3_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.529 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[3]
                         net (fo=1, routed)           0.000    12.529    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_4
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.861    15.626    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/C
                         clock pessimism              0.323    15.949    
                         clock uncertainty           -0.035    15.913    
    SLICE_X110Y100       FDCE (Setup_fdce_C_D)        0.062    15.975    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 2.182ns (33.379%)  route 4.355ns (66.621%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 15.626 - 10.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.858     5.932    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X107Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/Q
                         net (fo=4, routed)           1.077     7.428    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[5]
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.299     7.727 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.727    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.125 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          3.278    11.560    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X110Y100       LUT3 (Prop_lut3_I1_O)        0.329    11.889 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_i_3/O
                         net (fo=1, routed)           0.000    11.889    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_i_3_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.469 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[2]
                         net (fo=1, routed)           0.000    12.469    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_5
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.861    15.626    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/C
                         clock pessimism              0.323    15.949    
                         clock uncertainty           -0.035    15.913    
    SLICE_X110Y100       FDCE (Setup_fdce_C_D)        0.062    15.975    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 2.468ns (38.013%)  route 4.024ns (61.987%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 15.626 - 10.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.858     5.932    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X107Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/Q
                         net (fo=4, routed)           1.077     7.428    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[5]
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.299     7.727 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.727    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.125 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          2.947    11.228    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X110Y99        LUT3 (Prop_lut3_I1_O)        0.329    11.557 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_i_4/O
                         net (fo=1, routed)           0.000    11.557    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_i_4_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.089 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.001    12.090    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.424 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[1]
                         net (fo=1, routed)           0.000    12.424    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_6
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.861    15.626    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/C
                         clock pessimism              0.323    15.949    
                         clock uncertainty           -0.035    15.913    
    SLICE_X110Y100       FDCE (Setup_fdce_C_D)        0.062    15.975    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 2.357ns (36.935%)  route 4.024ns (63.065%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 15.626 - 10.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.858     5.932    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X107Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/Q
                         net (fo=4, routed)           1.077     7.428    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[5]
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.299     7.727 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.727    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.125 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          2.947    11.228    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X110Y99        LUT3 (Prop_lut3_I1_O)        0.329    11.557 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_i_4/O
                         net (fo=1, routed)           0.000    11.557    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_i_4_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.089 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.001    12.090    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.313 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[0]
                         net (fo=1, routed)           0.000    12.313    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_7
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.861    15.626    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/C
                         clock pessimism              0.323    15.949    
                         clock uncertainty           -0.035    15.913    
    SLICE_X110Y100       FDCE (Setup_fdce_C_D)        0.062    15.975    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.968ns (63.257%)  route 2.305ns (36.743%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 15.451 - 10.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.858     5.932    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X107Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/Q
                         net (fo=4, routed)           1.077     7.428    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[5]
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.299     7.727 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.727    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.125 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.228     9.509    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.329     9.838 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.838    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.388 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.388    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.502    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.616 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.616    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.730 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.730    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.844    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.958    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.072    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.186 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.186    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.300    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.414 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.414    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.528    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.642    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.756    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.870    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.204 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[1]
                         net (fo=1, routed)           0.000    12.204    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_6
    SLICE_X110Y99        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.687    15.451    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y99        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]/C
                         clock pessimism              0.423    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.062    15.901    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 3.947ns (63.134%)  route 2.305ns (36.866%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 15.451 - 10.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.858     5.932    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X107Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/Q
                         net (fo=4, routed)           1.077     7.428    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[5]
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.299     7.727 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.727    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.125 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.228     9.509    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.329     9.838 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.838    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.388 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.388    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.502    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.616 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.616    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.730 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.730    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.844    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.958    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.072    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.186 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.186    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.300    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.414 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.414    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.528    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.642    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.756    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.870    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.183 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[3]
                         net (fo=1, routed)           0.000    12.183    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_4
    SLICE_X110Y99        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.687    15.451    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y99        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]/C
                         clock pessimism              0.423    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.062    15.901    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -12.183    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.873ns (62.692%)  route 2.305ns (37.308%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 15.451 - 10.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.858     5.932    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X107Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/Q
                         net (fo=4, routed)           1.077     7.428    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[5]
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.299     7.727 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.727    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.125 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.228     9.509    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.329     9.838 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.838    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.388 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.388    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.502    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.616 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.616    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.730 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.730    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.844    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.958    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.072    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.186 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.186    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.300    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.414 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.414    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.528    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.642    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.756    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.870    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.109 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[2]
                         net (fo=1, routed)           0.000    12.109    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_5
    SLICE_X110Y99        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.687    15.451    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y99        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]/C
                         clock pessimism              0.423    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.062    15.901    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 3.857ns (62.595%)  route 2.305ns (37.405%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 15.451 - 10.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.858     5.932    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X107Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/Q
                         net (fo=4, routed)           1.077     7.428    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[5]
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.299     7.727 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.727    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.125 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.228     9.509    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.329     9.838 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.838    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.388 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.388    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.502    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.616 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.616    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.730 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.730    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.844    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.958    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.072    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.186 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.186    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.300    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.414 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.414    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.528    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.642    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.756    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.870    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.093 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[0]
                         net (fo=1, routed)           0.000    12.093    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_7
    SLICE_X110Y99        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.687    15.451    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y99        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]/C
                         clock pessimism              0.423    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.062    15.901    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 3.854ns (62.577%)  route 2.305ns (37.423%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 15.451 - 10.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.858     5.932    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X107Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/Q
                         net (fo=4, routed)           1.077     7.428    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[5]
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.299     7.727 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.727    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.125 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.228     9.509    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.329     9.838 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.838    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.388 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.388    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.502    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.616 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.616    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.730 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.730    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.844    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.958    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.072    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.186 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.186    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.300    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.414 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.414    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.528    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.642    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.756    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.090 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/O[1]
                         net (fo=1, routed)           0.000    12.090    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_6
    SLICE_X110Y98        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.687    15.451    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y98        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]/C
                         clock pessimism              0.423    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X110Y98        FDCE (Setup_fdce_C_D)        0.062    15.901    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 3.833ns (62.449%)  route 2.305ns (37.551%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 15.451 - 10.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.858     5.932    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X107Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDCE (Prop_fdce_C_Q)         0.419     6.351 f  arm_controller_i/rotate_arm_i/delay_ff_reg[5]/Q
                         net (fo=4, routed)           1.077     7.428    arm_controller_i/rotate_arm_i/delay_ff_reg_n_0_[5]
    SLICE_X106Y86        LUT2 (Prop_lut2_I1_O)        0.299     7.727 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.727    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_4_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.125 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.228     9.509    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_2
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.329     9.838 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.838    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_3_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.388 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.388    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.502    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.616 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.616    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.730 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.730    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.844    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.958    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.072    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.186 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.186    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.300    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.414 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.414    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.528 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.528    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.642 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.642    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.756    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.069 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/O[3]
                         net (fo=1, routed)           0.000    12.069    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_4
    SLICE_X110Y98        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.687    15.451    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y98        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/C
                         clock pessimism              0.423    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X110Y98        FDCE (Setup_fdce_C_D)        0.062    15.901    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  3.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.420ns (83.352%)  route 0.084ns (16.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.637     1.723    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y97        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/Q
                         net (fo=7, routed)           0.083     1.947    arm_controller_i/rotate_arm_i/pwm_hightime[49]
    SLICE_X110Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.094 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     2.094    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.133 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     2.133    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.172 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.001     2.173    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.227 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[0]
                         net (fo=1, routed)           0.000     2.227    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_7
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.995     2.337    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105     2.181    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.431ns (83.708%)  route 0.084ns (16.292%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.637     1.723    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y97        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/Q
                         net (fo=7, routed)           0.083     1.947    arm_controller_i/rotate_arm_i/pwm_hightime[49]
    SLICE_X110Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.094 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     2.094    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.133 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     2.133    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.172 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.001     2.173    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.238 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[2]
                         net (fo=1, routed)           0.000     2.238    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_5
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.995     2.337    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105     2.181    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.456ns (84.462%)  route 0.084ns (15.538%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.637     1.723    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y97        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/Q
                         net (fo=7, routed)           0.083     1.947    arm_controller_i/rotate_arm_i/pwm_hightime[49]
    SLICE_X110Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.094 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     2.094    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.133 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     2.133    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.172 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.001     2.173    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.263 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[1]
                         net (fo=1, routed)           0.000     2.263    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_6
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.995     2.337    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105     2.181    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.456ns (84.462%)  route 0.084ns (15.538%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.637     1.723    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y97        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/Q
                         net (fo=7, routed)           0.083     1.947    arm_controller_i/rotate_arm_i/pwm_hightime[49]
    SLICE_X110Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.094 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     2.094    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.133 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     2.133    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.172 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.001     2.173    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.263 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[3]
                         net (fo=1, routed)           0.000     2.263    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_4
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.995     2.337    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y100       FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.105     2.181    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.634     1.720    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y89        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[18]/Q
                         net (fo=8, routed)           0.082     1.943    arm_controller_i/rotate_arm_i/pwm_hightime[18]
    SLICE_X110Y89        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.070 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.070    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_4
    SLICE_X110Y89        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.906     2.248    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y89        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[19]/C
                         clock pessimism             -0.528     1.720    
    SLICE_X110Y89        FDCE (Hold_fdce_C_D)         0.105     1.825    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.636     1.722    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y94        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[38]/Q
                         net (fo=7, routed)           0.082     1.945    arm_controller_i/rotate_arm_i/pwm_hightime[38]
    SLICE_X110Y94        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.072 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/O[3]
                         net (fo=1, routed)           0.000     2.072    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_4
    SLICE_X110Y94        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.908     2.250    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y94        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[39]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X110Y94        FDCE (Hold_fdce_C_D)         0.105     1.827    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.632     1.718    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[2]/Q
                         net (fo=6, routed)           0.082     1.941    arm_controller_i/rotate_arm_i/pwm_hightime[2]
    SLICE_X110Y85        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.068 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/O[3]
                         net (fo=1, routed)           0.000     2.068    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_4
    SLICE_X110Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.903     2.245    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y85        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[3]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X110Y85        FDCE (Hold_fdce_C_D)         0.105     1.823    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.632     1.718    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y86        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDPE (Prop_fdpe_C_Q)         0.141     1.859 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[6]/Q
                         net (fo=7, routed)           0.082     1.941    arm_controller_i/rotate_arm_i/pwm_hightime[6]
    SLICE_X110Y86        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.068 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.068    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_4
    SLICE_X110Y86        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.903     2.245    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y86        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[7]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X110Y86        FDCE (Hold_fdce_C_D)         0.105     1.823    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.633     1.719    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y87        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDPE (Prop_fdpe_C_Q)         0.141     1.860 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[10]/Q
                         net (fo=6, routed)           0.082     1.942    arm_controller_i/rotate_arm_i/pwm_hightime[10]
    SLICE_X110Y87        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.069 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.069    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_4
    SLICE_X110Y87        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.904     2.246    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y87        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[11]/C
                         clock pessimism             -0.527     1.719    
    SLICE_X110Y87        FDPE (Hold_fdpe_C_D)         0.105     1.824    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.636     1.722    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y93        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[34]/Q
                         net (fo=7, routed)           0.082     1.945    arm_controller_i/rotate_arm_i/pwm_hightime[34]
    SLICE_X110Y93        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.072 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/O[3]
                         net (fo=1, routed)           0.000     2.072    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_4
    SLICE_X110Y93        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.908     2.250    arm_controller_i/rotate_arm_i/clk_IBUF_BUFG
    SLICE_X110Y93        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[35]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X110Y93        FDCE (Hold_fdce_C_D)         0.105     1.827    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y90   arm_controller_i/counter_i/counter_out_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y90   arm_controller_i/counter_i/counter_out_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y90   arm_controller_i/counter_i/counter_out_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y90   arm_controller_i/counter_i/counter_out_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y91   arm_controller_i/counter_i/counter_out_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y84   arm_controller_i/counter_i/counter_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y91   arm_controller_i/counter_i/counter_out_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y91   arm_controller_i/counter_i/counter_out_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y91   arm_controller_i/counter_i/counter_out_reg[32]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y85   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y85   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y86   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y86   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y85   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X110Y86   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y86   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y85   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y97   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[48]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y97   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[49]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y90   arm_controller_i/counter_i/counter_out_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y90   arm_controller_i/counter_i/counter_out_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y90   arm_controller_i/counter_i/counter_out_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y90   arm_controller_i/counter_i/counter_out_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y91   arm_controller_i/counter_i/counter_out_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y84   arm_controller_i/counter_i/counter_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y84   arm_controller_i/counter_i/counter_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y91   arm_controller_i/counter_i/counter_out_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y91   arm_controller_i/counter_i/counter_out_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y91   arm_controller_i/counter_i/counter_out_reg[32]/C



