$date
	Sun Oct 23 08:06:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#74161
b10 !
1"
#74162
b10 &
b10 %
1$
#74163
0"
#74166
b1 &
1#
b1 %
#74170
b0 &
b0 %
0#
0$
#1082857
b1010 !
1"
#1082858
b1010 &
b1010 %
1$
#1082859
0"
#1082862
b101 &
b101 %
#1082866
b10000 &
b10000 %
#1082870
b1000 &
b1000 %
#1082874
b100 &
b100 %
#1082878
b10 &
b10 %
#1082882
b1 &
b1 %
1#
#1082886
b0 &
0#
b0 %
0$
#2091489
b10100 !
1"
#2091490
b10100 &
b10100 %
1$
#2091491
0"
#2091494
b1010 &
b1010 %
#2091498
b101 &
b101 %
#2091502
b10000 &
b10000 %
#2091506
b1000 &
b1000 %
#2091510
b100 &
b100 %
#2091514
b10 &
b10 %
#2091518
b1 &
1#
b1 %
#2091522
b0 &
b0 %
0#
0$
#4500012
