//--------------------------------------------------------------------------------
// Auto-generated by Migen (ac70301) & LiteX (07e47d93) on 2022-07-13 09:43:59
//--------------------------------------------------------------------------------
module daphne2v(
	input wire serial_cts,
	input wire serial_rts,
	output reg serial_tx,
	input wire serial_rx,
	(* dont_touch = "true" *)	input wire clk625_p,
	input wire clk625_n,
	output wire mclk_p,
	output wire mclk_n,
	input wire cpu_reset,
	(* dont_touch = "true" *)	input wire clk100_p,
	input wire clk100_n,
	output reg user_led0,
	output reg user_led1,
	output reg user_led2,
	output reg user_led3,
	output reg user_led4,
	output reg user_led5,
	input wire afe0_dclkp,
	input wire afe0_dclkn,
	input wire afe0_fclkp,
	input wire afe0_fclkn,
	input wire [7:0] afe0_datap,
	input wire [7:0] afe0_datan,
	input wire afe1_dclkn,
	input wire afe1_dclkp,
	input wire afe1_fclkn,
	input wire afe1_fclkp,
	input wire [7:0] afe1_datan,
	input wire [7:0] afe1_datap,
	input wire afe2_dclkn,
	input wire afe2_dclkp,
	input wire afe2_fclkn,
	input wire afe2_fclkp,
	input wire [7:0] afe2_datan,
	input wire [7:0] afe2_datap,
	input wire afe3_dclkn,
	input wire afe3_dclkp,
	input wire afe3_fclkn,
	input wire afe3_fclkp,
	input wire [7:0] afe3_datan,
	input wire [7:0] afe3_datap,
	input wire afe4_dclkn,
	input wire afe4_dclkp,
	input wire afe4_fclkn,
	input wire afe4_fclkp,
	input wire [7:0] afe4_datan,
	input wire [7:0] afe4_datap,
	///************************************
	input wire fullmode_clk,
	input wire [39:0] re,
	output wire [39:0] fifo_empty,
	output wire [33:0] fifo_dout_0,
	output wire [33:0] fifo_dout_1,
	output wire [33:0] fifo_dout_2,
	output wire [33:0] fifo_dout_3,
	output wire [33:0] fifo_dout_4,
	output wire [33:0] fifo_dout_5,
	output wire [33:0] fifo_dout_6,
	output wire [33:0] fifo_dout_7,
	output wire [33:0] fifo_dout_8,
	output wire [33:0] fifo_dout_9,
	output wire [33:0] fifo_dout_10,
	output wire [33:0] fifo_dout_11,
	output wire [33:0] fifo_dout_12,
	output wire [33:0] fifo_dout_13,
	output wire [33:0] fifo_dout_14,
	output wire [33:0] fifo_dout_15,
	output wire [33:0] fifo_dout_16,
	output wire [33:0] fifo_dout_17,
	output wire [33:0] fifo_dout_18,
	output wire [33:0] fifo_dout_19,
	output wire [33:0] fifo_dout_20,
	output wire [33:0] fifo_dout_21,
	output wire [33:0] fifo_dout_22,
	output wire [33:0] fifo_dout_23,
	output wire [33:0] fifo_dout_24,
	output wire [33:0] fifo_dout_25,
	output wire [33:0] fifo_dout_26,
	output wire [33:0] fifo_dout_27,
	output wire [33:0] fifo_dout_28,
	output wire [33:0] fifo_dout_29,
	output wire [33:0] fifo_dout_30,
	output wire [33:0] fifo_dout_31,
	output wire [33:0] fifo_dout_32,
	output wire [33:0] fifo_dout_33,
	output wire [33:0] fifo_dout_34,
	output wire [33:0] fifo_dout_35,
	output wire [33:0] fifo_dout_36,
	output wire [33:0] fifo_dout_37,
	output wire [33:0] fifo_dout_38,
	output wire [33:0] fifo_dout_39,
	output wire	clk_200
);

reg main_basesoc = 1'd0;
reg main_basesoc_soc_rst = 1'd0;
wire main_basesoc_cpu_rst;
reg [1:0] main_basesoc_reset_storage = 2'd0;
reg main_basesoc_reset_re = 1'd0;
reg [31:0] main_basesoc_scratch_storage = 32'd305419896;
reg main_basesoc_scratch_re = 1'd0;
wire [31:0] main_basesoc_bus_errors_status;
wire main_basesoc_bus_errors_we;
reg main_basesoc_bus_errors_re = 1'd0;
reg main_basesoc_bus_error = 1'd0;
reg [31:0] main_basesoc_bus_errors = 32'd0;
reg [29:0] main_basesoc_ram_bus_adr = 30'd0;
reg [31:0] main_basesoc_ram_bus_dat_w = 32'd0;
wire [31:0] main_basesoc_ram_bus_dat_r;
reg [3:0] main_basesoc_ram_bus_sel = 4'd0;
reg main_basesoc_ram_bus_cyc = 1'd0;
reg main_basesoc_ram_bus_stb = 1'd0;
reg main_basesoc_ram_bus_ack = 1'd0;
reg main_basesoc_ram_bus_we = 1'd0;
wire [10:0] main_basesoc_adr;
wire [31:0] main_basesoc_dat_r;
reg [3:0] main_basesoc_we = 4'd0;
wire [31:0] main_basesoc_dat_w;
wire main_basesoc_tx_sink_valid;
reg main_basesoc_tx_sink_ready = 1'd0;
wire main_basesoc_tx_sink_first;
wire main_basesoc_tx_sink_last;
wire [7:0] main_basesoc_tx_sink_payload_data;
reg [7:0] main_basesoc_tx_data = 8'd0;
reg [3:0] main_basesoc_tx_count = 4'd0;
reg main_basesoc_tx_enable = 1'd0;
reg main_basesoc_tx_tick = 1'd0;
reg [31:0] main_basesoc_tx_phase = 32'd0;
reg main_basesoc_rx_source_valid = 1'd0;
wire main_basesoc_rx_source_ready;
reg main_basesoc_rx_source_first = 1'd0;
reg main_basesoc_rx_source_last = 1'd0;
reg [7:0] main_basesoc_rx_source_payload_data = 8'd0;
reg [7:0] main_basesoc_rx_data = 8'd0;
reg [3:0] main_basesoc_rx_count = 4'd0;
reg main_basesoc_rx_enable = 1'd0;
reg main_basesoc_rx_tick = 1'd0;
reg [31:0] main_basesoc_rx_phase = 32'd0;
wire main_basesoc_rx_rx;
reg main_basesoc_rx_rx_d = 1'd0;
reg main_basesoc_uart_rxtx_re = 1'd0;
wire [7:0] main_basesoc_uart_rxtx_r;
reg main_basesoc_uart_rxtx_we = 1'd0;
wire [7:0] main_basesoc_uart_rxtx_w;
wire main_basesoc_uart_txfull_status;
wire main_basesoc_uart_txfull_we;
reg main_basesoc_uart_txfull_re = 1'd0;
wire main_basesoc_uart_rxempty_status;
wire main_basesoc_uart_rxempty_we;
reg main_basesoc_uart_rxempty_re = 1'd0;
wire main_basesoc_uart_irq;
wire main_basesoc_uart_tx_status;
reg main_basesoc_uart_tx_pending = 1'd0;
wire main_basesoc_uart_tx_trigger;
reg main_basesoc_uart_tx_clear = 1'd0;
reg main_basesoc_uart_tx_trigger_d = 1'd0;
wire main_basesoc_uart_rx_status;
reg main_basesoc_uart_rx_pending = 1'd0;
wire main_basesoc_uart_rx_trigger;
reg main_basesoc_uart_rx_clear = 1'd0;
reg main_basesoc_uart_rx_trigger_d = 1'd0;
wire main_basesoc_uart_tx0;
wire main_basesoc_uart_rx0;
reg [1:0] main_basesoc_uart_status_status = 2'd0;
wire main_basesoc_uart_status_we;
reg main_basesoc_uart_status_re = 1'd0;
wire main_basesoc_uart_tx1;
wire main_basesoc_uart_rx1;
reg [1:0] main_basesoc_uart_pending_status = 2'd0;
wire main_basesoc_uart_pending_we;
reg main_basesoc_uart_pending_re = 1'd0;
reg [1:0] main_basesoc_uart_pending_r = 2'd0;
wire main_basesoc_uart_tx2;
wire main_basesoc_uart_rx2;
reg [1:0] main_basesoc_uart_enable_storage = 2'd0;
reg main_basesoc_uart_enable_re = 1'd0;
wire main_basesoc_uart_txempty_status;
wire main_basesoc_uart_txempty_we;
reg main_basesoc_uart_txempty_re = 1'd0;
wire main_basesoc_uart_rxfull_status;
wire main_basesoc_uart_rxfull_we;
reg main_basesoc_uart_rxfull_re = 1'd0;
wire main_basesoc_uart_uart_sink_valid;
wire main_basesoc_uart_uart_sink_ready;
wire main_basesoc_uart_uart_sink_first;
wire main_basesoc_uart_uart_sink_last;
wire [7:0] main_basesoc_uart_uart_sink_payload_data;
wire main_basesoc_uart_uart_source_valid;
wire main_basesoc_uart_uart_source_ready;
wire main_basesoc_uart_uart_source_first;
wire main_basesoc_uart_uart_source_last;
wire [7:0] main_basesoc_uart_uart_source_payload_data;
wire main_basesoc_uart_tx_fifo_sink_valid;
wire main_basesoc_uart_tx_fifo_sink_ready;
reg main_basesoc_uart_tx_fifo_sink_first = 1'd0;
reg main_basesoc_uart_tx_fifo_sink_last = 1'd0;
wire [7:0] main_basesoc_uart_tx_fifo_sink_payload_data;
wire main_basesoc_uart_tx_fifo_source_valid;
wire main_basesoc_uart_tx_fifo_source_ready;
wire main_basesoc_uart_tx_fifo_source_first;
wire main_basesoc_uart_tx_fifo_source_last;
wire [7:0] main_basesoc_uart_tx_fifo_source_payload_data;
wire main_basesoc_uart_tx_fifo_re;
reg main_basesoc_uart_tx_fifo_readable = 1'd0;
wire main_basesoc_uart_tx_fifo_syncfifo_we;
wire main_basesoc_uart_tx_fifo_syncfifo_writable;
wire main_basesoc_uart_tx_fifo_syncfifo_re;
wire main_basesoc_uart_tx_fifo_syncfifo_readable;
wire [9:0] main_basesoc_uart_tx_fifo_syncfifo_din;
wire [9:0] main_basesoc_uart_tx_fifo_syncfifo_dout;
reg [4:0] main_basesoc_uart_tx_fifo_level0 = 5'd0;
reg main_basesoc_uart_tx_fifo_replace = 1'd0;
reg [3:0] main_basesoc_uart_tx_fifo_produce = 4'd0;
reg [3:0] main_basesoc_uart_tx_fifo_consume = 4'd0;
reg [3:0] main_basesoc_uart_tx_fifo_wrport_adr = 4'd0;
wire [9:0] main_basesoc_uart_tx_fifo_wrport_dat_r;
wire main_basesoc_uart_tx_fifo_wrport_we;
wire [9:0] main_basesoc_uart_tx_fifo_wrport_dat_w;
wire main_basesoc_uart_tx_fifo_do_read;
wire [3:0] main_basesoc_uart_tx_fifo_rdport_adr;
wire [9:0] main_basesoc_uart_tx_fifo_rdport_dat_r;
wire main_basesoc_uart_tx_fifo_rdport_re;
wire [4:0] main_basesoc_uart_tx_fifo_level1;
wire [7:0] main_basesoc_uart_tx_fifo_fifo_in_payload_data;
wire main_basesoc_uart_tx_fifo_fifo_in_first;
wire main_basesoc_uart_tx_fifo_fifo_in_last;
wire [7:0] main_basesoc_uart_tx_fifo_fifo_out_payload_data;
wire main_basesoc_uart_tx_fifo_fifo_out_first;
wire main_basesoc_uart_tx_fifo_fifo_out_last;
wire main_basesoc_uart_rx_fifo_sink_valid;
wire main_basesoc_uart_rx_fifo_sink_ready;
wire main_basesoc_uart_rx_fifo_sink_first;
wire main_basesoc_uart_rx_fifo_sink_last;
wire [7:0] main_basesoc_uart_rx_fifo_sink_payload_data;
wire main_basesoc_uart_rx_fifo_source_valid;
wire main_basesoc_uart_rx_fifo_source_ready;
wire main_basesoc_uart_rx_fifo_source_first;
wire main_basesoc_uart_rx_fifo_source_last;
wire [7:0] main_basesoc_uart_rx_fifo_source_payload_data;
wire main_basesoc_uart_rx_fifo_re;
reg main_basesoc_uart_rx_fifo_readable = 1'd0;
wire main_basesoc_uart_rx_fifo_syncfifo_we;
wire main_basesoc_uart_rx_fifo_syncfifo_writable;
wire main_basesoc_uart_rx_fifo_syncfifo_re;
wire main_basesoc_uart_rx_fifo_syncfifo_readable;
wire [9:0] main_basesoc_uart_rx_fifo_syncfifo_din;
wire [9:0] main_basesoc_uart_rx_fifo_syncfifo_dout;
reg [4:0] main_basesoc_uart_rx_fifo_level0 = 5'd0;
reg main_basesoc_uart_rx_fifo_replace = 1'd0;
reg [3:0] main_basesoc_uart_rx_fifo_produce = 4'd0;
reg [3:0] main_basesoc_uart_rx_fifo_consume = 4'd0;
reg [3:0] main_basesoc_uart_rx_fifo_wrport_adr = 4'd0;
wire [9:0] main_basesoc_uart_rx_fifo_wrport_dat_r;
wire main_basesoc_uart_rx_fifo_wrport_we;
wire [9:0] main_basesoc_uart_rx_fifo_wrport_dat_w;
wire main_basesoc_uart_rx_fifo_do_read;
wire [3:0] main_basesoc_uart_rx_fifo_rdport_adr;
wire [9:0] main_basesoc_uart_rx_fifo_rdport_dat_r;
wire main_basesoc_uart_rx_fifo_rdport_re;
wire [4:0] main_basesoc_uart_rx_fifo_level1;
wire [7:0] main_basesoc_uart_rx_fifo_fifo_in_payload_data;
wire main_basesoc_uart_rx_fifo_fifo_in_first;
wire main_basesoc_uart_rx_fifo_fifo_in_last;
wire [7:0] main_basesoc_uart_rx_fifo_fifo_out_payload_data;
wire main_basesoc_uart_rx_fifo_fifo_out_first;
wire main_basesoc_uart_rx_fifo_fifo_out_last;
reg [31:0] main_basesoc_timer_load_storage = 32'd0;
reg main_basesoc_timer_load_re = 1'd0;
reg [31:0] main_basesoc_timer_reload_storage = 32'd0;
reg main_basesoc_timer_reload_re = 1'd0;
reg main_basesoc_timer_en_storage = 1'd0;
reg main_basesoc_timer_en_re = 1'd0;
reg main_basesoc_timer_update_value_storage = 1'd0;
reg main_basesoc_timer_update_value_re = 1'd0;
reg [31:0] main_basesoc_timer_value_status = 32'd0;
wire main_basesoc_timer_value_we;
reg main_basesoc_timer_value_re = 1'd0;
wire main_basesoc_timer_irq;
wire main_basesoc_timer_zero_status;
reg main_basesoc_timer_zero_pending = 1'd0;
wire main_basesoc_timer_zero_trigger;
reg main_basesoc_timer_zero_clear = 1'd0;
reg main_basesoc_timer_zero_trigger_d = 1'd0;
wire main_basesoc_timer_zero0;
wire main_basesoc_timer_status_status;
wire main_basesoc_timer_status_we;
reg main_basesoc_timer_status_re = 1'd0;
wire main_basesoc_timer_zero1;
wire main_basesoc_timer_pending_status;
wire main_basesoc_timer_pending_we;
reg main_basesoc_timer_pending_re = 1'd0;
reg main_basesoc_timer_pending_r = 1'd0;
wire main_basesoc_timer_zero2;
reg main_basesoc_timer_enable_storage = 1'd0;
reg main_basesoc_timer_enable_re = 1'd0;
reg [31:0] main_basesoc_timer_value = 32'd0;
wire main_basesoc_crg_rst;
wire sys_clk;
wire sys_rst;
wire s625_clk;
wire s625_rst;
wire main_basesoc_crg_main_pll_reset;
reg main_basesoc_crg_main_pll_power_down = 1'd0;
wire main_basesoc_crg_main_pll_locked;
wire main_basesoc_crg_s7pll0_clkin;
wire main_basesoc_crg_s7pll0_clkout;
wire main_basesoc_crg_s7pll0_clkout_buf;
wire main_basesoc_crg_mclk;
wire main_basesoc_crg_od_ibufds;
wire main_basesoc_crg_clk;
wire main_basesoc_crg_pll_ff_reset;
reg main_basesoc_crg_pll_ff_power_down = 1'd0;
wire main_basesoc_crg_pll_ff_locked;
wire main_basesoc_crg_s7pll1_clkin;
wire main_basesoc_crg_s7pll1_clkout;
wire main_basesoc_crg_s7pll1_clkout_buf;
reg [5:0] main_basesoc_storage = 6'd0;
reg main_basesoc_re = 1'd0;
reg [5:0] main_basesoc_chaser = 6'd0;
reg main_basesoc_mode = 1'd0;
wire main_basesoc_wait;
wire main_basesoc_done;
reg [22:0] main_basesoc_count = 23'd8333333;
wire main_basesoc_afe5808a0_d_clk;
wire main_basesoc_afe5808a0_f_clk;
reg main_basesoc_afe5808a0_bitslip = 1'd0;
reg [3:0] main_basesoc_afe5808a0_bitslip_lat = 4'd0;
wire [7:0] main_basesoc_afe5808a0_data_int;
reg [111:0] main_basesoc_afe5808a0_dataout = 112'd0;
reg main_basesoc_afe5808a0_rst = 1'd0;
wire adc_0_digital_clk;
wire adc_0_digital_rst;
wire adc0_adc_frame_clk;
wire adc0_adc_frame_rst;
wire main_basesoc_afe5808a0_reset;
reg main_basesoc_afe5808a0_power_down = 1'd0;
wire main_basesoc_afe5808a0_locked;
wire main_basesoc_afe5808a0_clkin;
wire main_basesoc_afe5808a0_clkout0;
wire main_basesoc_afe5808a0_clkout_buf0;
wire main_basesoc_afe5808a0_clkout1;
wire main_basesoc_afe5808a0_clkout_buf1;
wire main_basesoc_afe5808a0_frame_cascade1;
wire main_basesoc_afe5808a0_frame_cascade2;
wire [13:0] main_basesoc_afe5808a0_frame_do;
wire main_basesoc_afe5808a0_serdes0_cascade1;
wire main_basesoc_afe5808a0_serdes0_cascade2;
wire [13:0] main_basesoc_afe5808a0_serdes0_do;
wire main_basesoc_afe5808a0_serdes1_cascade1;
wire main_basesoc_afe5808a0_serdes1_cascade2;
wire [13:0] main_basesoc_afe5808a0_serdes1_do;
wire main_basesoc_afe5808a0_serdes2_cascade1;
wire main_basesoc_afe5808a0_serdes2_cascade2;
wire [13:0] main_basesoc_afe5808a0_serdes2_do;
wire main_basesoc_afe5808a0_serdes3_cascade1;
wire main_basesoc_afe5808a0_serdes3_cascade2;
wire [13:0] main_basesoc_afe5808a0_serdes3_do;
wire main_basesoc_afe5808a0_serdes4_cascade1;
wire main_basesoc_afe5808a0_serdes4_cascade2;
wire [13:0] main_basesoc_afe5808a0_serdes4_do;
wire main_basesoc_afe5808a0_serdes5_cascade1;
wire main_basesoc_afe5808a0_serdes5_cascade2;
wire [13:0] main_basesoc_afe5808a0_serdes5_do;
wire main_basesoc_afe5808a0_serdes6_cascade1;
wire main_basesoc_afe5808a0_serdes6_cascade2;
wire [13:0] main_basesoc_afe5808a0_serdes6_do;
wire main_basesoc_afe5808a0_serdes7_cascade1;
wire main_basesoc_afe5808a0_serdes7_cascade2;
wire [13:0] main_basesoc_afe5808a0_serdes7_do;
wire main_basesoc_afe5808a1_d_clk;
wire main_basesoc_afe5808a1_f_clk;
reg main_basesoc_afe5808a1_bitslip = 1'd0;
reg [3:0] main_basesoc_afe5808a1_bitslip_lat = 4'd0;
wire [7:0] main_basesoc_afe5808a1_data_int;
reg [111:0] main_basesoc_afe5808a1_dataout = 112'd0;
reg main_basesoc_afe5808a1_rst = 1'd0;
wire adc_1_digital_clk;
wire adc_1_digital_rst;
wire adc1_adc_frame_clk;
wire adc1_adc_frame_rst;
wire main_basesoc_afe5808a1_reset;
reg main_basesoc_afe5808a1_power_down = 1'd0;
wire main_basesoc_afe5808a1_locked;
wire main_basesoc_afe5808a1_clkin;
wire main_basesoc_afe5808a1_clkout0;
wire main_basesoc_afe5808a1_clkout_buf0;
wire main_basesoc_afe5808a1_clkout1;
wire main_basesoc_afe5808a1_clkout_buf1;
wire main_basesoc_afe5808a1_frame_cascade1;
wire main_basesoc_afe5808a1_frame_cascade2;
wire [13:0] main_basesoc_afe5808a1_frame_do;
wire main_basesoc_afe5808a1_serdes8_cascade1;
wire main_basesoc_afe5808a1_serdes8_cascade2;
wire [13:0] main_basesoc_afe5808a1_serdes8_do;
wire main_basesoc_afe5808a1_serdes9_cascade1;
wire main_basesoc_afe5808a1_serdes9_cascade2;
wire [13:0] main_basesoc_afe5808a1_serdes9_do;
wire main_basesoc_afe5808a1_serdes10_cascade1;
wire main_basesoc_afe5808a1_serdes10_cascade2;
wire [13:0] main_basesoc_afe5808a1_serdes10_do;
wire main_basesoc_afe5808a1_serdes11_cascade1;
wire main_basesoc_afe5808a1_serdes11_cascade2;
wire [13:0] main_basesoc_afe5808a1_serdes11_do;
wire main_basesoc_afe5808a1_serdes12_cascade1;
wire main_basesoc_afe5808a1_serdes12_cascade2;
wire [13:0] main_basesoc_afe5808a1_serdes12_do;
wire main_basesoc_afe5808a1_serdes13_cascade1;
wire main_basesoc_afe5808a1_serdes13_cascade2;
wire [13:0] main_basesoc_afe5808a1_serdes13_do;
wire main_basesoc_afe5808a1_serdes14_cascade1;
wire main_basesoc_afe5808a1_serdes14_cascade2;
wire [13:0] main_basesoc_afe5808a1_serdes14_do;
wire main_basesoc_afe5808a1_serdes15_cascade1;
wire main_basesoc_afe5808a1_serdes15_cascade2;
wire [13:0] main_basesoc_afe5808a1_serdes15_do;
wire main_basesoc_afe5808a2_d_clk;
wire main_basesoc_afe5808a2_f_clk;
reg main_basesoc_afe5808a2_bitslip = 1'd0;
reg [3:0] main_basesoc_afe5808a2_bitslip_lat = 4'd0;
wire [7:0] main_basesoc_afe5808a2_data_int;
reg [111:0] main_basesoc_afe5808a2_dataout = 112'd0;
reg main_basesoc_afe5808a2_rst = 1'd0;
wire adc_2_digital_clk;
wire adc_2_digital_rst;
wire adc2_adc_frame_clk;
wire adc2_adc_frame_rst;
wire main_basesoc_afe5808a2_reset;
reg main_basesoc_afe5808a2_power_down = 1'd0;
wire main_basesoc_afe5808a2_locked;
wire main_basesoc_afe5808a2_clkin;
wire main_basesoc_afe5808a2_clkout0;
wire main_basesoc_afe5808a2_clkout_buf0;
wire main_basesoc_afe5808a2_clkout1;
wire main_basesoc_afe5808a2_clkout_buf1;
wire main_basesoc_afe5808a2_frame_cascade1;
wire main_basesoc_afe5808a2_frame_cascade2;
wire [13:0] main_basesoc_afe5808a2_frame_do;
wire main_basesoc_afe5808a2_serdes16_cascade1;
wire main_basesoc_afe5808a2_serdes16_cascade2;
wire [13:0] main_basesoc_afe5808a2_serdes16_do;
wire main_basesoc_afe5808a2_serdes17_cascade1;
wire main_basesoc_afe5808a2_serdes17_cascade2;
wire [13:0] main_basesoc_afe5808a2_serdes17_do;
wire main_basesoc_afe5808a2_serdes18_cascade1;
wire main_basesoc_afe5808a2_serdes18_cascade2;
wire [13:0] main_basesoc_afe5808a2_serdes18_do;
wire main_basesoc_afe5808a2_serdes19_cascade1;
wire main_basesoc_afe5808a2_serdes19_cascade2;
wire [13:0] main_basesoc_afe5808a2_serdes19_do;
wire main_basesoc_afe5808a2_serdes20_cascade1;
wire main_basesoc_afe5808a2_serdes20_cascade2;
wire [13:0] main_basesoc_afe5808a2_serdes20_do;
wire main_basesoc_afe5808a2_serdes21_cascade1;
wire main_basesoc_afe5808a2_serdes21_cascade2;
wire [13:0] main_basesoc_afe5808a2_serdes21_do;
wire main_basesoc_afe5808a2_serdes22_cascade1;
wire main_basesoc_afe5808a2_serdes22_cascade2;
wire [13:0] main_basesoc_afe5808a2_serdes22_do;
wire main_basesoc_afe5808a2_serdes23_cascade1;
wire main_basesoc_afe5808a2_serdes23_cascade2;
wire [13:0] main_basesoc_afe5808a2_serdes23_do;
wire main_basesoc_afe5808a3_d_clk;
wire main_basesoc_afe5808a3_f_clk;
reg main_basesoc_afe5808a3_bitslip = 1'd0;
reg [3:0] main_basesoc_afe5808a3_bitslip_lat = 4'd0;
wire [7:0] main_basesoc_afe5808a3_data_int;
reg [111:0] main_basesoc_afe5808a3_dataout = 112'd0;
reg main_basesoc_afe5808a3_rst = 1'd0;
wire adc_3_digital_clk;
wire adc_3_digital_rst;
wire adc3_adc_frame_clk;
wire adc3_adc_frame_rst;
wire main_basesoc_afe5808a3_reset;
reg main_basesoc_afe5808a3_power_down = 1'd0;
wire main_basesoc_afe5808a3_locked;
wire main_basesoc_afe5808a3_clkin;
wire main_basesoc_afe5808a3_clkout0;
wire main_basesoc_afe5808a3_clkout_buf0;
wire main_basesoc_afe5808a3_clkout1;
wire main_basesoc_afe5808a3_clkout_buf1;
wire main_basesoc_afe5808a3_frame_cascade1;
wire main_basesoc_afe5808a3_frame_cascade2;
wire [13:0] main_basesoc_afe5808a3_frame_do;
wire main_basesoc_afe5808a3_serdes24_cascade1;
wire main_basesoc_afe5808a3_serdes24_cascade2;
wire [13:0] main_basesoc_afe5808a3_serdes24_do;
wire main_basesoc_afe5808a3_serdes25_cascade1;
wire main_basesoc_afe5808a3_serdes25_cascade2;
wire [13:0] main_basesoc_afe5808a3_serdes25_do;
wire main_basesoc_afe5808a3_serdes26_cascade1;
wire main_basesoc_afe5808a3_serdes26_cascade2;
wire [13:0] main_basesoc_afe5808a3_serdes26_do;
wire main_basesoc_afe5808a3_serdes27_cascade1;
wire main_basesoc_afe5808a3_serdes27_cascade2;
wire [13:0] main_basesoc_afe5808a3_serdes27_do;
wire main_basesoc_afe5808a3_serdes28_cascade1;
wire main_basesoc_afe5808a3_serdes28_cascade2;
wire [13:0] main_basesoc_afe5808a3_serdes28_do;
wire main_basesoc_afe5808a3_serdes29_cascade1;
wire main_basesoc_afe5808a3_serdes29_cascade2;
wire [13:0] main_basesoc_afe5808a3_serdes29_do;
wire main_basesoc_afe5808a3_serdes30_cascade1;
wire main_basesoc_afe5808a3_serdes30_cascade2;
wire [13:0] main_basesoc_afe5808a3_serdes30_do;
wire main_basesoc_afe5808a3_serdes31_cascade1;
wire main_basesoc_afe5808a3_serdes31_cascade2;
wire [13:0] main_basesoc_afe5808a3_serdes31_do;
wire main_basesoc_afe5808a4_d_clk;
wire main_basesoc_afe5808a4_f_clk;
reg main_basesoc_afe5808a4_bitslip = 1'd0;
reg [3:0] main_basesoc_afe5808a4_bitslip_lat = 4'd0;
wire [7:0] main_basesoc_afe5808a4_data_int;
reg [111:0] main_basesoc_afe5808a4_dataout = 112'd0;
reg main_basesoc_afe5808a4_rst = 1'd0;
wire adc_4_digital_clk;
wire adc_4_digital_rst;
wire adc4_adc_frame_clk;
wire adc4_adc_frame_rst;
wire main_basesoc_afe5808a4_reset;
reg main_basesoc_afe5808a4_power_down = 1'd0;
wire main_basesoc_afe5808a4_locked;
wire main_basesoc_afe5808a4_clkin;
wire main_basesoc_afe5808a4_clkout0;
wire main_basesoc_afe5808a4_clkout_buf0;
wire main_basesoc_afe5808a4_clkout1;
wire main_basesoc_afe5808a4_clkout_buf1;
wire main_basesoc_afe5808a4_frame_cascade1;
wire main_basesoc_afe5808a4_frame_cascade2;
wire [13:0] main_basesoc_afe5808a4_frame_do;
wire main_basesoc_afe5808a4_serdes32_cascade1;
wire main_basesoc_afe5808a4_serdes32_cascade2;
wire [13:0] main_basesoc_afe5808a4_serdes32_do;
wire main_basesoc_afe5808a4_serdes33_cascade1;
wire main_basesoc_afe5808a4_serdes33_cascade2;
wire [13:0] main_basesoc_afe5808a4_serdes33_do;
wire main_basesoc_afe5808a4_serdes34_cascade1;
wire main_basesoc_afe5808a4_serdes34_cascade2;
wire [13:0] main_basesoc_afe5808a4_serdes34_do;
wire main_basesoc_afe5808a4_serdes35_cascade1;
wire main_basesoc_afe5808a4_serdes35_cascade2;
wire [13:0] main_basesoc_afe5808a4_serdes35_do;
wire main_basesoc_afe5808a4_serdes36_cascade1;
wire main_basesoc_afe5808a4_serdes36_cascade2;
wire [13:0] main_basesoc_afe5808a4_serdes36_do;
wire main_basesoc_afe5808a4_serdes37_cascade1;
wire main_basesoc_afe5808a4_serdes37_cascade2;
wire [13:0] main_basesoc_afe5808a4_serdes37_do;
wire main_basesoc_afe5808a4_serdes38_cascade1;
wire main_basesoc_afe5808a4_serdes38_cascade2;
wire [13:0] main_basesoc_afe5808a4_serdes38_do;
wire main_basesoc_afe5808a4_serdes39_cascade1;
wire main_basesoc_afe5808a4_serdes39_cascade2;
wire [13:0] main_basesoc_afe5808a4_serdes39_do;
reg [3:0] main_basesoc_gearbox_14_340_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_340_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_340_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_340_enable;
wire [13:0] main_basesoc_gearbox_14_340_datain;
wire [15:0] main_basesoc_gearbox_14_340_dataout;
wire main_basesoc_gearbox_14_340_rden0;
wire main_basesoc_gearbox_14_340_empty0;
reg main_basesoc_gearbox_14_340_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_340_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_340_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_340_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_340_word_counter = 10'd0;
wire main_basesoc_gearbox_14_340_almostempty;
wire main_basesoc_gearbox_14_340_almostfull;
wire [33:0] main_basesoc_gearbox_14_340_do;
wire main_basesoc_gearbox_14_340_empty1;
wire main_basesoc_gearbox_14_340_full;
wire [8:0] main_basesoc_gearbox_14_340_rdcount;
wire main_basesoc_gearbox_14_340_rderr;
wire [8:0] main_basesoc_gearbox_14_340_wrcount;
wire main_basesoc_gearbox_14_340_wrerr;
reg [33:0] main_basesoc_gearbox_14_340_di = 34'd0;
wire main_basesoc_gearbox_14_340_rdclk;
wire main_basesoc_gearbox_14_340_rden1;
wire main_basesoc_gearbox_14_340_wrclk;
wire main_basesoc_gearbox_14_340_wren;
reg main_basesoc_gearbox_14_340_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger0_data_in;
reg main_basesoc_selftrigger0_out = 1'd0;
reg [13:0] main_basesoc_selftrigger0_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger0_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_341_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_341_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_341_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_341_enable;
wire [13:0] main_basesoc_gearbox_14_341_datain;
wire [15:0] main_basesoc_gearbox_14_341_dataout;
wire main_basesoc_gearbox_14_341_rden0;
wire main_basesoc_gearbox_14_341_empty0;
reg main_basesoc_gearbox_14_341_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_341_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_341_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_341_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_341_word_counter = 10'd0;
wire main_basesoc_gearbox_14_341_almostempty;
wire main_basesoc_gearbox_14_341_almostfull;
wire [33:0] main_basesoc_gearbox_14_341_do;
wire main_basesoc_gearbox_14_341_empty1;
wire main_basesoc_gearbox_14_341_full;
wire [8:0] main_basesoc_gearbox_14_341_rdcount;
wire main_basesoc_gearbox_14_341_rderr;
wire [8:0] main_basesoc_gearbox_14_341_wrcount;
wire main_basesoc_gearbox_14_341_wrerr;
reg [33:0] main_basesoc_gearbox_14_341_di = 34'd0;
wire main_basesoc_gearbox_14_341_rdclk;
wire main_basesoc_gearbox_14_341_rden1;
wire main_basesoc_gearbox_14_341_wrclk;
wire main_basesoc_gearbox_14_341_wren;
reg main_basesoc_gearbox_14_341_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger1_data_in;
reg main_basesoc_selftrigger1_out = 1'd0;
reg [13:0] main_basesoc_selftrigger1_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger1_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_342_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_342_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_342_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_342_enable;
wire [13:0] main_basesoc_gearbox_14_342_datain;
wire [15:0] main_basesoc_gearbox_14_342_dataout;
wire main_basesoc_gearbox_14_342_rden0;
wire main_basesoc_gearbox_14_342_empty0;
reg main_basesoc_gearbox_14_342_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_342_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_342_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_342_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_342_word_counter = 10'd0;
wire main_basesoc_gearbox_14_342_almostempty;
wire main_basesoc_gearbox_14_342_almostfull;
wire [33:0] main_basesoc_gearbox_14_342_do;
wire main_basesoc_gearbox_14_342_empty1;
wire main_basesoc_gearbox_14_342_full;
wire [8:0] main_basesoc_gearbox_14_342_rdcount;
wire main_basesoc_gearbox_14_342_rderr;
wire [8:0] main_basesoc_gearbox_14_342_wrcount;
wire main_basesoc_gearbox_14_342_wrerr;
reg [33:0] main_basesoc_gearbox_14_342_di = 34'd0;
wire main_basesoc_gearbox_14_342_rdclk;
wire main_basesoc_gearbox_14_342_rden1;
wire main_basesoc_gearbox_14_342_wrclk;
wire main_basesoc_gearbox_14_342_wren;
reg main_basesoc_gearbox_14_342_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger2_data_in;
reg main_basesoc_selftrigger2_out = 1'd0;
reg [13:0] main_basesoc_selftrigger2_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger2_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_343_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_343_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_343_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_343_enable;
wire [13:0] main_basesoc_gearbox_14_343_datain;
wire [15:0] main_basesoc_gearbox_14_343_dataout;
wire main_basesoc_gearbox_14_343_rden0;
wire main_basesoc_gearbox_14_343_empty0;
reg main_basesoc_gearbox_14_343_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_343_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_343_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_343_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_343_word_counter = 10'd0;
wire main_basesoc_gearbox_14_343_almostempty;
wire main_basesoc_gearbox_14_343_almostfull;
wire [33:0] main_basesoc_gearbox_14_343_do;
wire main_basesoc_gearbox_14_343_empty1;
wire main_basesoc_gearbox_14_343_full;
wire [8:0] main_basesoc_gearbox_14_343_rdcount;
wire main_basesoc_gearbox_14_343_rderr;
wire [8:0] main_basesoc_gearbox_14_343_wrcount;
wire main_basesoc_gearbox_14_343_wrerr;
reg [33:0] main_basesoc_gearbox_14_343_di = 34'd0;
wire main_basesoc_gearbox_14_343_rdclk;
wire main_basesoc_gearbox_14_343_rden1;
wire main_basesoc_gearbox_14_343_wrclk;
wire main_basesoc_gearbox_14_343_wren;
reg main_basesoc_gearbox_14_343_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger3_data_in;
reg main_basesoc_selftrigger3_out = 1'd0;
reg [13:0] main_basesoc_selftrigger3_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger3_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_344_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_344_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_344_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_344_enable;
wire [13:0] main_basesoc_gearbox_14_344_datain;
wire [15:0] main_basesoc_gearbox_14_344_dataout;
wire main_basesoc_gearbox_14_344_rden0;
wire main_basesoc_gearbox_14_344_empty0;
reg main_basesoc_gearbox_14_344_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_344_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_344_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_344_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_344_word_counter = 10'd0;
wire main_basesoc_gearbox_14_344_almostempty;
wire main_basesoc_gearbox_14_344_almostfull;
wire [33:0] main_basesoc_gearbox_14_344_do;
wire main_basesoc_gearbox_14_344_empty1;
wire main_basesoc_gearbox_14_344_full;
wire [8:0] main_basesoc_gearbox_14_344_rdcount;
wire main_basesoc_gearbox_14_344_rderr;
wire [8:0] main_basesoc_gearbox_14_344_wrcount;
wire main_basesoc_gearbox_14_344_wrerr;
reg [33:0] main_basesoc_gearbox_14_344_di = 34'd0;
wire main_basesoc_gearbox_14_344_rdclk;
wire main_basesoc_gearbox_14_344_rden1;
wire main_basesoc_gearbox_14_344_wrclk;
wire main_basesoc_gearbox_14_344_wren;
reg main_basesoc_gearbox_14_344_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger4_data_in;
reg main_basesoc_selftrigger4_out = 1'd0;
reg [13:0] main_basesoc_selftrigger4_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger4_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_345_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_345_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_345_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_345_enable;
wire [13:0] main_basesoc_gearbox_14_345_datain;
wire [15:0] main_basesoc_gearbox_14_345_dataout;
wire main_basesoc_gearbox_14_345_rden0;
wire main_basesoc_gearbox_14_345_empty0;
reg main_basesoc_gearbox_14_345_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_345_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_345_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_345_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_345_word_counter = 10'd0;
wire main_basesoc_gearbox_14_345_almostempty;
wire main_basesoc_gearbox_14_345_almostfull;
wire [33:0] main_basesoc_gearbox_14_345_do;
wire main_basesoc_gearbox_14_345_empty1;
wire main_basesoc_gearbox_14_345_full;
wire [8:0] main_basesoc_gearbox_14_345_rdcount;
wire main_basesoc_gearbox_14_345_rderr;
wire [8:0] main_basesoc_gearbox_14_345_wrcount;
wire main_basesoc_gearbox_14_345_wrerr;
reg [33:0] main_basesoc_gearbox_14_345_di = 34'd0;
wire main_basesoc_gearbox_14_345_rdclk;
wire main_basesoc_gearbox_14_345_rden1;
wire main_basesoc_gearbox_14_345_wrclk;
wire main_basesoc_gearbox_14_345_wren;
reg main_basesoc_gearbox_14_345_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger5_data_in;
reg main_basesoc_selftrigger5_out = 1'd0;
reg [13:0] main_basesoc_selftrigger5_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger5_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_346_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_346_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_346_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_346_enable;
wire [13:0] main_basesoc_gearbox_14_346_datain;
wire [15:0] main_basesoc_gearbox_14_346_dataout;
wire main_basesoc_gearbox_14_346_rden0;
wire main_basesoc_gearbox_14_346_empty0;
reg main_basesoc_gearbox_14_346_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_346_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_346_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_346_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_346_word_counter = 10'd0;
wire main_basesoc_gearbox_14_346_almostempty;
wire main_basesoc_gearbox_14_346_almostfull;
wire [33:0] main_basesoc_gearbox_14_346_do;
wire main_basesoc_gearbox_14_346_empty1;
wire main_basesoc_gearbox_14_346_full;
wire [8:0] main_basesoc_gearbox_14_346_rdcount;
wire main_basesoc_gearbox_14_346_rderr;
wire [8:0] main_basesoc_gearbox_14_346_wrcount;
wire main_basesoc_gearbox_14_346_wrerr;
reg [33:0] main_basesoc_gearbox_14_346_di = 34'd0;
wire main_basesoc_gearbox_14_346_rdclk;
wire main_basesoc_gearbox_14_346_rden1;
wire main_basesoc_gearbox_14_346_wrclk;
wire main_basesoc_gearbox_14_346_wren;
reg main_basesoc_gearbox_14_346_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger6_data_in;
reg main_basesoc_selftrigger6_out = 1'd0;
reg [13:0] main_basesoc_selftrigger6_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger6_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_347_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_347_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_347_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_347_enable;
wire [13:0] main_basesoc_gearbox_14_347_datain;
wire [15:0] main_basesoc_gearbox_14_347_dataout;
wire main_basesoc_gearbox_14_347_rden0;
wire main_basesoc_gearbox_14_347_empty0;
reg main_basesoc_gearbox_14_347_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_347_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_347_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_347_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_347_word_counter = 10'd0;
wire main_basesoc_gearbox_14_347_almostempty;
wire main_basesoc_gearbox_14_347_almostfull;
wire [33:0] main_basesoc_gearbox_14_347_do;
wire main_basesoc_gearbox_14_347_empty1;
wire main_basesoc_gearbox_14_347_full;
wire [8:0] main_basesoc_gearbox_14_347_rdcount;
wire main_basesoc_gearbox_14_347_rderr;
wire [8:0] main_basesoc_gearbox_14_347_wrcount;
wire main_basesoc_gearbox_14_347_wrerr;
reg [33:0] main_basesoc_gearbox_14_347_di = 34'd0;
wire main_basesoc_gearbox_14_347_rdclk;
wire main_basesoc_gearbox_14_347_rden1;
wire main_basesoc_gearbox_14_347_wrclk;
wire main_basesoc_gearbox_14_347_wren;
reg main_basesoc_gearbox_14_347_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger7_data_in;
reg main_basesoc_selftrigger7_out = 1'd0;
reg [13:0] main_basesoc_selftrigger7_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger7_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_348_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_348_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_348_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_348_enable;
wire [13:0] main_basesoc_gearbox_14_348_datain;
wire [15:0] main_basesoc_gearbox_14_348_dataout;
wire main_basesoc_gearbox_14_348_rden0;
wire main_basesoc_gearbox_14_348_empty0;
reg main_basesoc_gearbox_14_348_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_348_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_348_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_348_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_348_word_counter = 10'd0;
wire main_basesoc_gearbox_14_348_almostempty;
wire main_basesoc_gearbox_14_348_almostfull;
wire [33:0] main_basesoc_gearbox_14_348_do;
wire main_basesoc_gearbox_14_348_empty1;
wire main_basesoc_gearbox_14_348_full;
wire [8:0] main_basesoc_gearbox_14_348_rdcount;
wire main_basesoc_gearbox_14_348_rderr;
wire [8:0] main_basesoc_gearbox_14_348_wrcount;
wire main_basesoc_gearbox_14_348_wrerr;
reg [33:0] main_basesoc_gearbox_14_348_di = 34'd0;
wire main_basesoc_gearbox_14_348_rdclk;
wire main_basesoc_gearbox_14_348_rden1;
wire main_basesoc_gearbox_14_348_wrclk;
wire main_basesoc_gearbox_14_348_wren;
reg main_basesoc_gearbox_14_348_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger8_data_in;
reg main_basesoc_selftrigger8_out = 1'd0;
reg [13:0] main_basesoc_selftrigger8_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger8_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_349_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_349_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_349_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_349_enable;
wire [13:0] main_basesoc_gearbox_14_349_datain;
wire [15:0] main_basesoc_gearbox_14_349_dataout;
wire main_basesoc_gearbox_14_349_rden0;
wire main_basesoc_gearbox_14_349_empty0;
reg main_basesoc_gearbox_14_349_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_349_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_349_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_349_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_349_word_counter = 10'd0;
wire main_basesoc_gearbox_14_349_almostempty;
wire main_basesoc_gearbox_14_349_almostfull;
wire [33:0] main_basesoc_gearbox_14_349_do;
wire main_basesoc_gearbox_14_349_empty1;
wire main_basesoc_gearbox_14_349_full;
wire [8:0] main_basesoc_gearbox_14_349_rdcount;
wire main_basesoc_gearbox_14_349_rderr;
wire [8:0] main_basesoc_gearbox_14_349_wrcount;
wire main_basesoc_gearbox_14_349_wrerr;
reg [33:0] main_basesoc_gearbox_14_349_di = 34'd0;
wire main_basesoc_gearbox_14_349_rdclk;
wire main_basesoc_gearbox_14_349_rden1;
wire main_basesoc_gearbox_14_349_wrclk;
wire main_basesoc_gearbox_14_349_wren;
reg main_basesoc_gearbox_14_349_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger9_data_in;
reg main_basesoc_selftrigger9_out = 1'd0;
reg [13:0] main_basesoc_selftrigger9_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger9_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3410_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3410_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3410_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3410_enable;
wire [13:0] main_basesoc_gearbox_14_3410_datain;
wire [15:0] main_basesoc_gearbox_14_3410_dataout;
wire main_basesoc_gearbox_14_3410_rden0;
wire main_basesoc_gearbox_14_3410_empty0;
reg main_basesoc_gearbox_14_3410_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3410_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3410_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3410_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3410_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3410_almostempty;
wire main_basesoc_gearbox_14_3410_almostfull;
wire [33:0] main_basesoc_gearbox_14_3410_do;
wire main_basesoc_gearbox_14_3410_empty1;
wire main_basesoc_gearbox_14_3410_full;
wire [8:0] main_basesoc_gearbox_14_3410_rdcount;
wire main_basesoc_gearbox_14_3410_rderr;
wire [8:0] main_basesoc_gearbox_14_3410_wrcount;
wire main_basesoc_gearbox_14_3410_wrerr;
reg [33:0] main_basesoc_gearbox_14_3410_di = 34'd0;
wire main_basesoc_gearbox_14_3410_rdclk;
wire main_basesoc_gearbox_14_3410_rden1;
wire main_basesoc_gearbox_14_3410_wrclk;
wire main_basesoc_gearbox_14_3410_wren;
reg main_basesoc_gearbox_14_3410_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger10_data_in;
reg main_basesoc_selftrigger10_out = 1'd0;
reg [13:0] main_basesoc_selftrigger10_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger10_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3411_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3411_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3411_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3411_enable;
wire [13:0] main_basesoc_gearbox_14_3411_datain;
wire [15:0] main_basesoc_gearbox_14_3411_dataout;
wire main_basesoc_gearbox_14_3411_rden0;
wire main_basesoc_gearbox_14_3411_empty0;
reg main_basesoc_gearbox_14_3411_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3411_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3411_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3411_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3411_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3411_almostempty;
wire main_basesoc_gearbox_14_3411_almostfull;
wire [33:0] main_basesoc_gearbox_14_3411_do;
wire main_basesoc_gearbox_14_3411_empty1;
wire main_basesoc_gearbox_14_3411_full;
wire [8:0] main_basesoc_gearbox_14_3411_rdcount;
wire main_basesoc_gearbox_14_3411_rderr;
wire [8:0] main_basesoc_gearbox_14_3411_wrcount;
wire main_basesoc_gearbox_14_3411_wrerr;
reg [33:0] main_basesoc_gearbox_14_3411_di = 34'd0;
wire main_basesoc_gearbox_14_3411_rdclk;
wire main_basesoc_gearbox_14_3411_rden1;
wire main_basesoc_gearbox_14_3411_wrclk;
wire main_basesoc_gearbox_14_3411_wren;
reg main_basesoc_gearbox_14_3411_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger11_data_in;
reg main_basesoc_selftrigger11_out = 1'd0;
reg [13:0] main_basesoc_selftrigger11_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger11_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3412_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3412_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3412_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3412_enable;
wire [13:0] main_basesoc_gearbox_14_3412_datain;
wire [15:0] main_basesoc_gearbox_14_3412_dataout;
wire main_basesoc_gearbox_14_3412_rden0;
wire main_basesoc_gearbox_14_3412_empty0;
reg main_basesoc_gearbox_14_3412_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3412_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3412_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3412_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3412_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3412_almostempty;
wire main_basesoc_gearbox_14_3412_almostfull;
wire [33:0] main_basesoc_gearbox_14_3412_do;
wire main_basesoc_gearbox_14_3412_empty1;
wire main_basesoc_gearbox_14_3412_full;
wire [8:0] main_basesoc_gearbox_14_3412_rdcount;
wire main_basesoc_gearbox_14_3412_rderr;
wire [8:0] main_basesoc_gearbox_14_3412_wrcount;
wire main_basesoc_gearbox_14_3412_wrerr;
reg [33:0] main_basesoc_gearbox_14_3412_di = 34'd0;
wire main_basesoc_gearbox_14_3412_rdclk;
wire main_basesoc_gearbox_14_3412_rden1;
wire main_basesoc_gearbox_14_3412_wrclk;
wire main_basesoc_gearbox_14_3412_wren;
reg main_basesoc_gearbox_14_3412_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger12_data_in;
reg main_basesoc_selftrigger12_out = 1'd0;
reg [13:0] main_basesoc_selftrigger12_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger12_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3413_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3413_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3413_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3413_enable;
wire [13:0] main_basesoc_gearbox_14_3413_datain;
wire [15:0] main_basesoc_gearbox_14_3413_dataout;
wire main_basesoc_gearbox_14_3413_rden0;
wire main_basesoc_gearbox_14_3413_empty0;
reg main_basesoc_gearbox_14_3413_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3413_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3413_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3413_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3413_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3413_almostempty;
wire main_basesoc_gearbox_14_3413_almostfull;
wire [33:0] main_basesoc_gearbox_14_3413_do;
wire main_basesoc_gearbox_14_3413_empty1;
wire main_basesoc_gearbox_14_3413_full;
wire [8:0] main_basesoc_gearbox_14_3413_rdcount;
wire main_basesoc_gearbox_14_3413_rderr;
wire [8:0] main_basesoc_gearbox_14_3413_wrcount;
wire main_basesoc_gearbox_14_3413_wrerr;
reg [33:0] main_basesoc_gearbox_14_3413_di = 34'd0;
wire main_basesoc_gearbox_14_3413_rdclk;
wire main_basesoc_gearbox_14_3413_rden1;
wire main_basesoc_gearbox_14_3413_wrclk;
wire main_basesoc_gearbox_14_3413_wren;
reg main_basesoc_gearbox_14_3413_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger13_data_in;
reg main_basesoc_selftrigger13_out = 1'd0;
reg [13:0] main_basesoc_selftrigger13_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger13_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3414_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3414_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3414_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3414_enable;
wire [13:0] main_basesoc_gearbox_14_3414_datain;
wire [15:0] main_basesoc_gearbox_14_3414_dataout;
wire main_basesoc_gearbox_14_3414_rden0;
wire main_basesoc_gearbox_14_3414_empty0;
reg main_basesoc_gearbox_14_3414_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3414_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3414_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3414_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3414_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3414_almostempty;
wire main_basesoc_gearbox_14_3414_almostfull;
wire [33:0] main_basesoc_gearbox_14_3414_do;
wire main_basesoc_gearbox_14_3414_empty1;
wire main_basesoc_gearbox_14_3414_full;
wire [8:0] main_basesoc_gearbox_14_3414_rdcount;
wire main_basesoc_gearbox_14_3414_rderr;
wire [8:0] main_basesoc_gearbox_14_3414_wrcount;
wire main_basesoc_gearbox_14_3414_wrerr;
reg [33:0] main_basesoc_gearbox_14_3414_di = 34'd0;
wire main_basesoc_gearbox_14_3414_rdclk;
wire main_basesoc_gearbox_14_3414_rden1;
wire main_basesoc_gearbox_14_3414_wrclk;
wire main_basesoc_gearbox_14_3414_wren;
reg main_basesoc_gearbox_14_3414_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger14_data_in;
reg main_basesoc_selftrigger14_out = 1'd0;
reg [13:0] main_basesoc_selftrigger14_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger14_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3415_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3415_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3415_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3415_enable;
wire [13:0] main_basesoc_gearbox_14_3415_datain;
wire [15:0] main_basesoc_gearbox_14_3415_dataout;
wire main_basesoc_gearbox_14_3415_rden0;
wire main_basesoc_gearbox_14_3415_empty0;
reg main_basesoc_gearbox_14_3415_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3415_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3415_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3415_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3415_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3415_almostempty;
wire main_basesoc_gearbox_14_3415_almostfull;
wire [33:0] main_basesoc_gearbox_14_3415_do;
wire main_basesoc_gearbox_14_3415_empty1;
wire main_basesoc_gearbox_14_3415_full;
wire [8:0] main_basesoc_gearbox_14_3415_rdcount;
wire main_basesoc_gearbox_14_3415_rderr;
wire [8:0] main_basesoc_gearbox_14_3415_wrcount;
wire main_basesoc_gearbox_14_3415_wrerr;
reg [33:0] main_basesoc_gearbox_14_3415_di = 34'd0;
wire main_basesoc_gearbox_14_3415_rdclk;
wire main_basesoc_gearbox_14_3415_rden1;
wire main_basesoc_gearbox_14_3415_wrclk;
wire main_basesoc_gearbox_14_3415_wren;
reg main_basesoc_gearbox_14_3415_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger15_data_in;
reg main_basesoc_selftrigger15_out = 1'd0;
reg [13:0] main_basesoc_selftrigger15_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger15_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3416_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3416_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3416_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3416_enable;
wire [13:0] main_basesoc_gearbox_14_3416_datain;
wire [15:0] main_basesoc_gearbox_14_3416_dataout;
wire main_basesoc_gearbox_14_3416_rden0;
wire main_basesoc_gearbox_14_3416_empty0;
reg main_basesoc_gearbox_14_3416_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3416_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3416_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3416_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3416_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3416_almostempty;
wire main_basesoc_gearbox_14_3416_almostfull;
wire [33:0] main_basesoc_gearbox_14_3416_do;
wire main_basesoc_gearbox_14_3416_empty1;
wire main_basesoc_gearbox_14_3416_full;
wire [8:0] main_basesoc_gearbox_14_3416_rdcount;
wire main_basesoc_gearbox_14_3416_rderr;
wire [8:0] main_basesoc_gearbox_14_3416_wrcount;
wire main_basesoc_gearbox_14_3416_wrerr;
reg [33:0] main_basesoc_gearbox_14_3416_di = 34'd0;
wire main_basesoc_gearbox_14_3416_rdclk;
wire main_basesoc_gearbox_14_3416_rden1;
wire main_basesoc_gearbox_14_3416_wrclk;
wire main_basesoc_gearbox_14_3416_wren;
reg main_basesoc_gearbox_14_3416_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger16_data_in;
reg main_basesoc_selftrigger16_out = 1'd0;
reg [13:0] main_basesoc_selftrigger16_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger16_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3417_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3417_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3417_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3417_enable;
wire [13:0] main_basesoc_gearbox_14_3417_datain;
wire [15:0] main_basesoc_gearbox_14_3417_dataout;
wire main_basesoc_gearbox_14_3417_rden0;
wire main_basesoc_gearbox_14_3417_empty0;
reg main_basesoc_gearbox_14_3417_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3417_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3417_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3417_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3417_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3417_almostempty;
wire main_basesoc_gearbox_14_3417_almostfull;
wire [33:0] main_basesoc_gearbox_14_3417_do;
wire main_basesoc_gearbox_14_3417_empty1;
wire main_basesoc_gearbox_14_3417_full;
wire [8:0] main_basesoc_gearbox_14_3417_rdcount;
wire main_basesoc_gearbox_14_3417_rderr;
wire [8:0] main_basesoc_gearbox_14_3417_wrcount;
wire main_basesoc_gearbox_14_3417_wrerr;
reg [33:0] main_basesoc_gearbox_14_3417_di = 34'd0;
wire main_basesoc_gearbox_14_3417_rdclk;
wire main_basesoc_gearbox_14_3417_rden1;
wire main_basesoc_gearbox_14_3417_wrclk;
wire main_basesoc_gearbox_14_3417_wren;
reg main_basesoc_gearbox_14_3417_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger17_data_in;
reg main_basesoc_selftrigger17_out = 1'd0;
reg [13:0] main_basesoc_selftrigger17_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger17_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3418_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3418_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3418_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3418_enable;
wire [13:0] main_basesoc_gearbox_14_3418_datain;
wire [15:0] main_basesoc_gearbox_14_3418_dataout;
wire main_basesoc_gearbox_14_3418_rden0;
wire main_basesoc_gearbox_14_3418_empty0;
reg main_basesoc_gearbox_14_3418_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3418_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3418_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3418_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3418_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3418_almostempty;
wire main_basesoc_gearbox_14_3418_almostfull;
wire [33:0] main_basesoc_gearbox_14_3418_do;
wire main_basesoc_gearbox_14_3418_empty1;
wire main_basesoc_gearbox_14_3418_full;
wire [8:0] main_basesoc_gearbox_14_3418_rdcount;
wire main_basesoc_gearbox_14_3418_rderr;
wire [8:0] main_basesoc_gearbox_14_3418_wrcount;
wire main_basesoc_gearbox_14_3418_wrerr;
reg [33:0] main_basesoc_gearbox_14_3418_di = 34'd0;
wire main_basesoc_gearbox_14_3418_rdclk;
wire main_basesoc_gearbox_14_3418_rden1;
wire main_basesoc_gearbox_14_3418_wrclk;
wire main_basesoc_gearbox_14_3418_wren;
reg main_basesoc_gearbox_14_3418_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger18_data_in;
reg main_basesoc_selftrigger18_out = 1'd0;
reg [13:0] main_basesoc_selftrigger18_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger18_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3419_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3419_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3419_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3419_enable;
wire [13:0] main_basesoc_gearbox_14_3419_datain;
wire [15:0] main_basesoc_gearbox_14_3419_dataout;
wire main_basesoc_gearbox_14_3419_rden0;
wire main_basesoc_gearbox_14_3419_empty0;
reg main_basesoc_gearbox_14_3419_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3419_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3419_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3419_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3419_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3419_almostempty;
wire main_basesoc_gearbox_14_3419_almostfull;
wire [33:0] main_basesoc_gearbox_14_3419_do;
wire main_basesoc_gearbox_14_3419_empty1;
wire main_basesoc_gearbox_14_3419_full;
wire [8:0] main_basesoc_gearbox_14_3419_rdcount;
wire main_basesoc_gearbox_14_3419_rderr;
wire [8:0] main_basesoc_gearbox_14_3419_wrcount;
wire main_basesoc_gearbox_14_3419_wrerr;
reg [33:0] main_basesoc_gearbox_14_3419_di = 34'd0;
wire main_basesoc_gearbox_14_3419_rdclk;
wire main_basesoc_gearbox_14_3419_rden1;
wire main_basesoc_gearbox_14_3419_wrclk;
wire main_basesoc_gearbox_14_3419_wren;
reg main_basesoc_gearbox_14_3419_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger19_data_in;
reg main_basesoc_selftrigger19_out = 1'd0;
reg [13:0] main_basesoc_selftrigger19_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger19_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3420_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3420_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3420_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3420_enable;
wire [13:0] main_basesoc_gearbox_14_3420_datain;
wire [15:0] main_basesoc_gearbox_14_3420_dataout;
wire main_basesoc_gearbox_14_3420_rden0;
wire main_basesoc_gearbox_14_3420_empty0;
reg main_basesoc_gearbox_14_3420_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3420_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3420_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3420_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3420_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3420_almostempty;
wire main_basesoc_gearbox_14_3420_almostfull;
wire [33:0] main_basesoc_gearbox_14_3420_do;
wire main_basesoc_gearbox_14_3420_empty1;
wire main_basesoc_gearbox_14_3420_full;
wire [8:0] main_basesoc_gearbox_14_3420_rdcount;
wire main_basesoc_gearbox_14_3420_rderr;
wire [8:0] main_basesoc_gearbox_14_3420_wrcount;
wire main_basesoc_gearbox_14_3420_wrerr;
reg [33:0] main_basesoc_gearbox_14_3420_di = 34'd0;
wire main_basesoc_gearbox_14_3420_rdclk;
wire main_basesoc_gearbox_14_3420_rden1;
wire main_basesoc_gearbox_14_3420_wrclk;
wire main_basesoc_gearbox_14_3420_wren;
reg main_basesoc_gearbox_14_3420_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger20_data_in;
reg main_basesoc_selftrigger20_out = 1'd0;
reg [13:0] main_basesoc_selftrigger20_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger20_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3421_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3421_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3421_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3421_enable;
wire [13:0] main_basesoc_gearbox_14_3421_datain;
wire [15:0] main_basesoc_gearbox_14_3421_dataout;
wire main_basesoc_gearbox_14_3421_rden0;
wire main_basesoc_gearbox_14_3421_empty0;
reg main_basesoc_gearbox_14_3421_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3421_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3421_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3421_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3421_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3421_almostempty;
wire main_basesoc_gearbox_14_3421_almostfull;
wire [33:0] main_basesoc_gearbox_14_3421_do;
wire main_basesoc_gearbox_14_3421_empty1;
wire main_basesoc_gearbox_14_3421_full;
wire [8:0] main_basesoc_gearbox_14_3421_rdcount;
wire main_basesoc_gearbox_14_3421_rderr;
wire [8:0] main_basesoc_gearbox_14_3421_wrcount;
wire main_basesoc_gearbox_14_3421_wrerr;
reg [33:0] main_basesoc_gearbox_14_3421_di = 34'd0;
wire main_basesoc_gearbox_14_3421_rdclk;
wire main_basesoc_gearbox_14_3421_rden1;
wire main_basesoc_gearbox_14_3421_wrclk;
wire main_basesoc_gearbox_14_3421_wren;
reg main_basesoc_gearbox_14_3421_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger21_data_in;
reg main_basesoc_selftrigger21_out = 1'd0;
reg [13:0] main_basesoc_selftrigger21_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger21_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3422_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3422_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3422_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3422_enable;
wire [13:0] main_basesoc_gearbox_14_3422_datain;
wire [15:0] main_basesoc_gearbox_14_3422_dataout;
wire main_basesoc_gearbox_14_3422_rden0;
wire main_basesoc_gearbox_14_3422_empty0;
reg main_basesoc_gearbox_14_3422_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3422_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3422_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3422_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3422_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3422_almostempty;
wire main_basesoc_gearbox_14_3422_almostfull;
wire [33:0] main_basesoc_gearbox_14_3422_do;
wire main_basesoc_gearbox_14_3422_empty1;
wire main_basesoc_gearbox_14_3422_full;
wire [8:0] main_basesoc_gearbox_14_3422_rdcount;
wire main_basesoc_gearbox_14_3422_rderr;
wire [8:0] main_basesoc_gearbox_14_3422_wrcount;
wire main_basesoc_gearbox_14_3422_wrerr;
reg [33:0] main_basesoc_gearbox_14_3422_di = 34'd0;
wire main_basesoc_gearbox_14_3422_rdclk;
wire main_basesoc_gearbox_14_3422_rden1;
wire main_basesoc_gearbox_14_3422_wrclk;
wire main_basesoc_gearbox_14_3422_wren;
reg main_basesoc_gearbox_14_3422_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger22_data_in;
reg main_basesoc_selftrigger22_out = 1'd0;
reg [13:0] main_basesoc_selftrigger22_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger22_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3423_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3423_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3423_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3423_enable;
wire [13:0] main_basesoc_gearbox_14_3423_datain;
wire [15:0] main_basesoc_gearbox_14_3423_dataout;
wire main_basesoc_gearbox_14_3423_rden0;
wire main_basesoc_gearbox_14_3423_empty0;
reg main_basesoc_gearbox_14_3423_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3423_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3423_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3423_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3423_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3423_almostempty;
wire main_basesoc_gearbox_14_3423_almostfull;
wire [33:0] main_basesoc_gearbox_14_3423_do;
wire main_basesoc_gearbox_14_3423_empty1;
wire main_basesoc_gearbox_14_3423_full;
wire [8:0] main_basesoc_gearbox_14_3423_rdcount;
wire main_basesoc_gearbox_14_3423_rderr;
wire [8:0] main_basesoc_gearbox_14_3423_wrcount;
wire main_basesoc_gearbox_14_3423_wrerr;
reg [33:0] main_basesoc_gearbox_14_3423_di = 34'd0;
wire main_basesoc_gearbox_14_3423_rdclk;
wire main_basesoc_gearbox_14_3423_rden1;
wire main_basesoc_gearbox_14_3423_wrclk;
wire main_basesoc_gearbox_14_3423_wren;
reg main_basesoc_gearbox_14_3423_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger23_data_in;
reg main_basesoc_selftrigger23_out = 1'd0;
reg [13:0] main_basesoc_selftrigger23_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger23_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3424_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3424_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3424_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3424_enable;
wire [13:0] main_basesoc_gearbox_14_3424_datain;
wire [15:0] main_basesoc_gearbox_14_3424_dataout;
wire main_basesoc_gearbox_14_3424_rden0;
wire main_basesoc_gearbox_14_3424_empty0;
reg main_basesoc_gearbox_14_3424_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3424_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3424_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3424_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3424_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3424_almostempty;
wire main_basesoc_gearbox_14_3424_almostfull;
wire [33:0] main_basesoc_gearbox_14_3424_do;
wire main_basesoc_gearbox_14_3424_empty1;
wire main_basesoc_gearbox_14_3424_full;
wire [8:0] main_basesoc_gearbox_14_3424_rdcount;
wire main_basesoc_gearbox_14_3424_rderr;
wire [8:0] main_basesoc_gearbox_14_3424_wrcount;
wire main_basesoc_gearbox_14_3424_wrerr;
reg [33:0] main_basesoc_gearbox_14_3424_di = 34'd0;
wire main_basesoc_gearbox_14_3424_rdclk;
wire main_basesoc_gearbox_14_3424_rden1;
wire main_basesoc_gearbox_14_3424_wrclk;
wire main_basesoc_gearbox_14_3424_wren;
reg main_basesoc_gearbox_14_3424_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger24_data_in;
reg main_basesoc_selftrigger24_out = 1'd0;
reg [13:0] main_basesoc_selftrigger24_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger24_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3425_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3425_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3425_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3425_enable;
wire [13:0] main_basesoc_gearbox_14_3425_datain;
wire [15:0] main_basesoc_gearbox_14_3425_dataout;
wire main_basesoc_gearbox_14_3425_rden0;
wire main_basesoc_gearbox_14_3425_empty0;
reg main_basesoc_gearbox_14_3425_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3425_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3425_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3425_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3425_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3425_almostempty;
wire main_basesoc_gearbox_14_3425_almostfull;
wire [33:0] main_basesoc_gearbox_14_3425_do;
wire main_basesoc_gearbox_14_3425_empty1;
wire main_basesoc_gearbox_14_3425_full;
wire [8:0] main_basesoc_gearbox_14_3425_rdcount;
wire main_basesoc_gearbox_14_3425_rderr;
wire [8:0] main_basesoc_gearbox_14_3425_wrcount;
wire main_basesoc_gearbox_14_3425_wrerr;
reg [33:0] main_basesoc_gearbox_14_3425_di = 34'd0;
wire main_basesoc_gearbox_14_3425_rdclk;
wire main_basesoc_gearbox_14_3425_rden1;
wire main_basesoc_gearbox_14_3425_wrclk;
wire main_basesoc_gearbox_14_3425_wren;
reg main_basesoc_gearbox_14_3425_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger25_data_in;
reg main_basesoc_selftrigger25_out = 1'd0;
reg [13:0] main_basesoc_selftrigger25_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger25_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3426_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3426_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3426_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3426_enable;
wire [13:0] main_basesoc_gearbox_14_3426_datain;
wire [15:0] main_basesoc_gearbox_14_3426_dataout;
wire main_basesoc_gearbox_14_3426_rden0;
wire main_basesoc_gearbox_14_3426_empty0;
reg main_basesoc_gearbox_14_3426_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3426_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3426_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3426_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3426_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3426_almostempty;
wire main_basesoc_gearbox_14_3426_almostfull;
wire [33:0] main_basesoc_gearbox_14_3426_do;
wire main_basesoc_gearbox_14_3426_empty1;
wire main_basesoc_gearbox_14_3426_full;
wire [8:0] main_basesoc_gearbox_14_3426_rdcount;
wire main_basesoc_gearbox_14_3426_rderr;
wire [8:0] main_basesoc_gearbox_14_3426_wrcount;
wire main_basesoc_gearbox_14_3426_wrerr;
reg [33:0] main_basesoc_gearbox_14_3426_di = 34'd0;
wire main_basesoc_gearbox_14_3426_rdclk;
wire main_basesoc_gearbox_14_3426_rden1;
wire main_basesoc_gearbox_14_3426_wrclk;
wire main_basesoc_gearbox_14_3426_wren;
reg main_basesoc_gearbox_14_3426_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger26_data_in;
reg main_basesoc_selftrigger26_out = 1'd0;
reg [13:0] main_basesoc_selftrigger26_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger26_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3427_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3427_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3427_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3427_enable;
wire [13:0] main_basesoc_gearbox_14_3427_datain;
wire [15:0] main_basesoc_gearbox_14_3427_dataout;
wire main_basesoc_gearbox_14_3427_rden0;
wire main_basesoc_gearbox_14_3427_empty0;
reg main_basesoc_gearbox_14_3427_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3427_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3427_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3427_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3427_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3427_almostempty;
wire main_basesoc_gearbox_14_3427_almostfull;
wire [33:0] main_basesoc_gearbox_14_3427_do;
wire main_basesoc_gearbox_14_3427_empty1;
wire main_basesoc_gearbox_14_3427_full;
wire [8:0] main_basesoc_gearbox_14_3427_rdcount;
wire main_basesoc_gearbox_14_3427_rderr;
wire [8:0] main_basesoc_gearbox_14_3427_wrcount;
wire main_basesoc_gearbox_14_3427_wrerr;
reg [33:0] main_basesoc_gearbox_14_3427_di = 34'd0;
wire main_basesoc_gearbox_14_3427_rdclk;
wire main_basesoc_gearbox_14_3427_rden1;
wire main_basesoc_gearbox_14_3427_wrclk;
wire main_basesoc_gearbox_14_3427_wren;
reg main_basesoc_gearbox_14_3427_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger27_data_in;
reg main_basesoc_selftrigger27_out = 1'd0;
reg [13:0] main_basesoc_selftrigger27_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger27_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3428_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3428_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3428_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3428_enable;
wire [13:0] main_basesoc_gearbox_14_3428_datain;
wire [15:0] main_basesoc_gearbox_14_3428_dataout;
wire main_basesoc_gearbox_14_3428_rden0;
wire main_basesoc_gearbox_14_3428_empty0;
reg main_basesoc_gearbox_14_3428_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3428_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3428_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3428_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3428_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3428_almostempty;
wire main_basesoc_gearbox_14_3428_almostfull;
wire [33:0] main_basesoc_gearbox_14_3428_do;
wire main_basesoc_gearbox_14_3428_empty1;
wire main_basesoc_gearbox_14_3428_full;
wire [8:0] main_basesoc_gearbox_14_3428_rdcount;
wire main_basesoc_gearbox_14_3428_rderr;
wire [8:0] main_basesoc_gearbox_14_3428_wrcount;
wire main_basesoc_gearbox_14_3428_wrerr;
reg [33:0] main_basesoc_gearbox_14_3428_di = 34'd0;
wire main_basesoc_gearbox_14_3428_rdclk;
wire main_basesoc_gearbox_14_3428_rden1;
wire main_basesoc_gearbox_14_3428_wrclk;
wire main_basesoc_gearbox_14_3428_wren;
reg main_basesoc_gearbox_14_3428_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger28_data_in;
reg main_basesoc_selftrigger28_out = 1'd0;
reg [13:0] main_basesoc_selftrigger28_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger28_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3429_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3429_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3429_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3429_enable;
wire [13:0] main_basesoc_gearbox_14_3429_datain;
wire [15:0] main_basesoc_gearbox_14_3429_dataout;
wire main_basesoc_gearbox_14_3429_rden0;
wire main_basesoc_gearbox_14_3429_empty0;
reg main_basesoc_gearbox_14_3429_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3429_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3429_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3429_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3429_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3429_almostempty;
wire main_basesoc_gearbox_14_3429_almostfull;
wire [33:0] main_basesoc_gearbox_14_3429_do;
wire main_basesoc_gearbox_14_3429_empty1;
wire main_basesoc_gearbox_14_3429_full;
wire [8:0] main_basesoc_gearbox_14_3429_rdcount;
wire main_basesoc_gearbox_14_3429_rderr;
wire [8:0] main_basesoc_gearbox_14_3429_wrcount;
wire main_basesoc_gearbox_14_3429_wrerr;
reg [33:0] main_basesoc_gearbox_14_3429_di = 34'd0;
wire main_basesoc_gearbox_14_3429_rdclk;
wire main_basesoc_gearbox_14_3429_rden1;
wire main_basesoc_gearbox_14_3429_wrclk;
wire main_basesoc_gearbox_14_3429_wren;
reg main_basesoc_gearbox_14_3429_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger29_data_in;
reg main_basesoc_selftrigger29_out = 1'd0;
reg [13:0] main_basesoc_selftrigger29_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger29_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3430_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3430_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3430_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3430_enable;
wire [13:0] main_basesoc_gearbox_14_3430_datain;
wire [15:0] main_basesoc_gearbox_14_3430_dataout;
wire main_basesoc_gearbox_14_3430_rden0;
wire main_basesoc_gearbox_14_3430_empty0;
reg main_basesoc_gearbox_14_3430_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3430_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3430_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3430_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3430_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3430_almostempty;
wire main_basesoc_gearbox_14_3430_almostfull;
wire [33:0] main_basesoc_gearbox_14_3430_do;
wire main_basesoc_gearbox_14_3430_empty1;
wire main_basesoc_gearbox_14_3430_full;
wire [8:0] main_basesoc_gearbox_14_3430_rdcount;
wire main_basesoc_gearbox_14_3430_rderr;
wire [8:0] main_basesoc_gearbox_14_3430_wrcount;
wire main_basesoc_gearbox_14_3430_wrerr;
reg [33:0] main_basesoc_gearbox_14_3430_di = 34'd0;
wire main_basesoc_gearbox_14_3430_rdclk;
wire main_basesoc_gearbox_14_3430_rden1;
wire main_basesoc_gearbox_14_3430_wrclk;
wire main_basesoc_gearbox_14_3430_wren;
reg main_basesoc_gearbox_14_3430_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger30_data_in;
reg main_basesoc_selftrigger30_out = 1'd0;
reg [13:0] main_basesoc_selftrigger30_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger30_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3431_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3431_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3431_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3431_enable;
wire [13:0] main_basesoc_gearbox_14_3431_datain;
wire [15:0] main_basesoc_gearbox_14_3431_dataout;
wire main_basesoc_gearbox_14_3431_rden0;
wire main_basesoc_gearbox_14_3431_empty0;
reg main_basesoc_gearbox_14_3431_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3431_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3431_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3431_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3431_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3431_almostempty;
wire main_basesoc_gearbox_14_3431_almostfull;
wire [33:0] main_basesoc_gearbox_14_3431_do;
wire main_basesoc_gearbox_14_3431_empty1;
wire main_basesoc_gearbox_14_3431_full;
wire [8:0] main_basesoc_gearbox_14_3431_rdcount;
wire main_basesoc_gearbox_14_3431_rderr;
wire [8:0] main_basesoc_gearbox_14_3431_wrcount;
wire main_basesoc_gearbox_14_3431_wrerr;
reg [33:0] main_basesoc_gearbox_14_3431_di = 34'd0;
wire main_basesoc_gearbox_14_3431_rdclk;
wire main_basesoc_gearbox_14_3431_rden1;
wire main_basesoc_gearbox_14_3431_wrclk;
wire main_basesoc_gearbox_14_3431_wren;
reg main_basesoc_gearbox_14_3431_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger31_data_in;
reg main_basesoc_selftrigger31_out = 1'd0;
reg [13:0] main_basesoc_selftrigger31_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger31_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3432_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3432_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3432_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3432_enable;
wire [13:0] main_basesoc_gearbox_14_3432_datain;
wire [15:0] main_basesoc_gearbox_14_3432_dataout;
wire main_basesoc_gearbox_14_3432_rden0;
wire main_basesoc_gearbox_14_3432_empty0;
reg main_basesoc_gearbox_14_3432_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3432_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3432_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3432_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3432_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3432_almostempty;
wire main_basesoc_gearbox_14_3432_almostfull;
wire [33:0] main_basesoc_gearbox_14_3432_do;
wire main_basesoc_gearbox_14_3432_empty1;
wire main_basesoc_gearbox_14_3432_full;
wire [8:0] main_basesoc_gearbox_14_3432_rdcount;
wire main_basesoc_gearbox_14_3432_rderr;
wire [8:0] main_basesoc_gearbox_14_3432_wrcount;
wire main_basesoc_gearbox_14_3432_wrerr;
reg [33:0] main_basesoc_gearbox_14_3432_di = 34'd0;
wire main_basesoc_gearbox_14_3432_rdclk;
wire main_basesoc_gearbox_14_3432_rden1;
wire main_basesoc_gearbox_14_3432_wrclk;
wire main_basesoc_gearbox_14_3432_wren;
reg main_basesoc_gearbox_14_3432_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger32_data_in;
reg main_basesoc_selftrigger32_out = 1'd0;
reg [13:0] main_basesoc_selftrigger32_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger32_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3433_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3433_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3433_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3433_enable;
wire [13:0] main_basesoc_gearbox_14_3433_datain;
wire [15:0] main_basesoc_gearbox_14_3433_dataout;
wire main_basesoc_gearbox_14_3433_rden0;
wire main_basesoc_gearbox_14_3433_empty0;
reg main_basesoc_gearbox_14_3433_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3433_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3433_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3433_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3433_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3433_almostempty;
wire main_basesoc_gearbox_14_3433_almostfull;
wire [33:0] main_basesoc_gearbox_14_3433_do;
wire main_basesoc_gearbox_14_3433_empty1;
wire main_basesoc_gearbox_14_3433_full;
wire [8:0] main_basesoc_gearbox_14_3433_rdcount;
wire main_basesoc_gearbox_14_3433_rderr;
wire [8:0] main_basesoc_gearbox_14_3433_wrcount;
wire main_basesoc_gearbox_14_3433_wrerr;
reg [33:0] main_basesoc_gearbox_14_3433_di = 34'd0;
wire main_basesoc_gearbox_14_3433_rdclk;
wire main_basesoc_gearbox_14_3433_rden1;
wire main_basesoc_gearbox_14_3433_wrclk;
wire main_basesoc_gearbox_14_3433_wren;
reg main_basesoc_gearbox_14_3433_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger33_data_in;
reg main_basesoc_selftrigger33_out = 1'd0;
reg [13:0] main_basesoc_selftrigger33_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger33_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3434_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3434_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3434_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3434_enable;
wire [13:0] main_basesoc_gearbox_14_3434_datain;
wire [15:0] main_basesoc_gearbox_14_3434_dataout;
wire main_basesoc_gearbox_14_3434_rden0;
wire main_basesoc_gearbox_14_3434_empty0;
reg main_basesoc_gearbox_14_3434_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3434_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3434_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3434_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3434_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3434_almostempty;
wire main_basesoc_gearbox_14_3434_almostfull;
wire [33:0] main_basesoc_gearbox_14_3434_do;
wire main_basesoc_gearbox_14_3434_empty1;
wire main_basesoc_gearbox_14_3434_full;
wire [8:0] main_basesoc_gearbox_14_3434_rdcount;
wire main_basesoc_gearbox_14_3434_rderr;
wire [8:0] main_basesoc_gearbox_14_3434_wrcount;
wire main_basesoc_gearbox_14_3434_wrerr;
reg [33:0] main_basesoc_gearbox_14_3434_di = 34'd0;
wire main_basesoc_gearbox_14_3434_rdclk;
wire main_basesoc_gearbox_14_3434_rden1;
wire main_basesoc_gearbox_14_3434_wrclk;
wire main_basesoc_gearbox_14_3434_wren;
reg main_basesoc_gearbox_14_3434_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger34_data_in;
reg main_basesoc_selftrigger34_out = 1'd0;
reg [13:0] main_basesoc_selftrigger34_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger34_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3435_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3435_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3435_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3435_enable;
wire [13:0] main_basesoc_gearbox_14_3435_datain;
wire [15:0] main_basesoc_gearbox_14_3435_dataout;
wire main_basesoc_gearbox_14_3435_rden0;
wire main_basesoc_gearbox_14_3435_empty0;
reg main_basesoc_gearbox_14_3435_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3435_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3435_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3435_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3435_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3435_almostempty;
wire main_basesoc_gearbox_14_3435_almostfull;
wire [33:0] main_basesoc_gearbox_14_3435_do;
wire main_basesoc_gearbox_14_3435_empty1;
wire main_basesoc_gearbox_14_3435_full;
wire [8:0] main_basesoc_gearbox_14_3435_rdcount;
wire main_basesoc_gearbox_14_3435_rderr;
wire [8:0] main_basesoc_gearbox_14_3435_wrcount;
wire main_basesoc_gearbox_14_3435_wrerr;
reg [33:0] main_basesoc_gearbox_14_3435_di = 34'd0;
wire main_basesoc_gearbox_14_3435_rdclk;
wire main_basesoc_gearbox_14_3435_rden1;
wire main_basesoc_gearbox_14_3435_wrclk;
wire main_basesoc_gearbox_14_3435_wren;
reg main_basesoc_gearbox_14_3435_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger35_data_in;
reg main_basesoc_selftrigger35_out = 1'd0;
reg [13:0] main_basesoc_selftrigger35_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger35_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3436_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3436_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3436_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3436_enable;
wire [13:0] main_basesoc_gearbox_14_3436_datain;
wire [15:0] main_basesoc_gearbox_14_3436_dataout;
wire main_basesoc_gearbox_14_3436_rden0;
wire main_basesoc_gearbox_14_3436_empty0;
reg main_basesoc_gearbox_14_3436_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3436_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3436_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3436_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3436_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3436_almostempty;
wire main_basesoc_gearbox_14_3436_almostfull;
wire [33:0] main_basesoc_gearbox_14_3436_do;
wire main_basesoc_gearbox_14_3436_empty1;
wire main_basesoc_gearbox_14_3436_full;
wire [8:0] main_basesoc_gearbox_14_3436_rdcount;
wire main_basesoc_gearbox_14_3436_rderr;
wire [8:0] main_basesoc_gearbox_14_3436_wrcount;
wire main_basesoc_gearbox_14_3436_wrerr;
reg [33:0] main_basesoc_gearbox_14_3436_di = 34'd0;
wire main_basesoc_gearbox_14_3436_rdclk;
wire main_basesoc_gearbox_14_3436_rden1;
wire main_basesoc_gearbox_14_3436_wrclk;
wire main_basesoc_gearbox_14_3436_wren;
reg main_basesoc_gearbox_14_3436_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger36_data_in;
reg main_basesoc_selftrigger36_out = 1'd0;
reg [13:0] main_basesoc_selftrigger36_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger36_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3437_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3437_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3437_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3437_enable;
wire [13:0] main_basesoc_gearbox_14_3437_datain;
wire [15:0] main_basesoc_gearbox_14_3437_dataout;
wire main_basesoc_gearbox_14_3437_rden0;
wire main_basesoc_gearbox_14_3437_empty0;
reg main_basesoc_gearbox_14_3437_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3437_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3437_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3437_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3437_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3437_almostempty;
wire main_basesoc_gearbox_14_3437_almostfull;
wire [33:0] main_basesoc_gearbox_14_3437_do;
wire main_basesoc_gearbox_14_3437_empty1;
wire main_basesoc_gearbox_14_3437_full;
wire [8:0] main_basesoc_gearbox_14_3437_rdcount;
wire main_basesoc_gearbox_14_3437_rderr;
wire [8:0] main_basesoc_gearbox_14_3437_wrcount;
wire main_basesoc_gearbox_14_3437_wrerr;
reg [33:0] main_basesoc_gearbox_14_3437_di = 34'd0;
wire main_basesoc_gearbox_14_3437_rdclk;
wire main_basesoc_gearbox_14_3437_rden1;
wire main_basesoc_gearbox_14_3437_wrclk;
wire main_basesoc_gearbox_14_3437_wren;
reg main_basesoc_gearbox_14_3437_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger37_data_in;
reg main_basesoc_selftrigger37_out = 1'd0;
reg [13:0] main_basesoc_selftrigger37_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger37_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3438_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3438_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3438_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3438_enable;
wire [13:0] main_basesoc_gearbox_14_3438_datain;
wire [15:0] main_basesoc_gearbox_14_3438_dataout;
wire main_basesoc_gearbox_14_3438_rden0;
wire main_basesoc_gearbox_14_3438_empty0;
reg main_basesoc_gearbox_14_3438_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3438_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3438_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3438_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3438_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3438_almostempty;
wire main_basesoc_gearbox_14_3438_almostfull;
wire [33:0] main_basesoc_gearbox_14_3438_do;
wire main_basesoc_gearbox_14_3438_empty1;
wire main_basesoc_gearbox_14_3438_full;
wire [8:0] main_basesoc_gearbox_14_3438_rdcount;
wire main_basesoc_gearbox_14_3438_rderr;
wire [8:0] main_basesoc_gearbox_14_3438_wrcount;
wire main_basesoc_gearbox_14_3438_wrerr;
reg [33:0] main_basesoc_gearbox_14_3438_di = 34'd0;
wire main_basesoc_gearbox_14_3438_rdclk;
wire main_basesoc_gearbox_14_3438_rden1;
wire main_basesoc_gearbox_14_3438_wrclk;
wire main_basesoc_gearbox_14_3438_wren;
reg main_basesoc_gearbox_14_3438_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger38_data_in;
reg main_basesoc_selftrigger38_out = 1'd0;
reg [13:0] main_basesoc_selftrigger38_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger38_reg_trigger49 = 14'd0;
reg [3:0] main_basesoc_gearbox_14_3439_cnt_rst0 = 4'd0;
reg main_basesoc_gearbox_14_3439_waveform_ready0 = 1'd0;
reg main_basesoc_gearbox_14_3439_fifo_0_ready = 1'd0;
wire main_basesoc_gearbox_14_3439_enable;
wire [13:0] main_basesoc_gearbox_14_3439_datain;
wire [15:0] main_basesoc_gearbox_14_3439_dataout;
wire main_basesoc_gearbox_14_3439_rden0;
wire main_basesoc_gearbox_14_3439_empty0;
reg main_basesoc_gearbox_14_3439_buffer_valid = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3439_contador = 4'd0;
reg [3:0] main_basesoc_gearbox_14_3439_contador6 = 4'd0;
reg [1:0] main_basesoc_gearbox_14_3439_flag_kd = 2'd0;
reg [9:0] main_basesoc_gearbox_14_3439_word_counter = 10'd0;
wire main_basesoc_gearbox_14_3439_almostempty;
wire main_basesoc_gearbox_14_3439_almostfull;
wire [33:0] main_basesoc_gearbox_14_3439_do;
wire main_basesoc_gearbox_14_3439_empty1;
wire main_basesoc_gearbox_14_3439_full;
wire [8:0] main_basesoc_gearbox_14_3439_rdcount;
wire main_basesoc_gearbox_14_3439_rderr;
wire [8:0] main_basesoc_gearbox_14_3439_wrcount;
wire main_basesoc_gearbox_14_3439_wrerr;
reg [33:0] main_basesoc_gearbox_14_3439_di = 34'd0;
wire main_basesoc_gearbox_14_3439_rdclk;
wire main_basesoc_gearbox_14_3439_rden1;
wire main_basesoc_gearbox_14_3439_wrclk;
wire main_basesoc_gearbox_14_3439_wren;
reg main_basesoc_gearbox_14_3439_rst = 1'd0;
wire [13:0] main_basesoc_selftrigger39_data_in;
reg main_basesoc_selftrigger39_out = 1'd0;
reg [13:0] main_basesoc_selftrigger39_data_out = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger0 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger1 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger2 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger3 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger4 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger5 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger6 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger7 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger8 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger9 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger10 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger11 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger12 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger13 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger14 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger15 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger16 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger17 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger18 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger19 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger20 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger21 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger22 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger23 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger24 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger25 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger26 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger27 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger28 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger29 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger30 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger31 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger32 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger33 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger34 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger35 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger36 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger37 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger38 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger39 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger40 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger41 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger42 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger43 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger44 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger45 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger46 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger47 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger48 = 14'd0;
reg [13:0] main_basesoc_selftrigger39_reg_trigger49 = 14'd0;
reg builder_rs232phytx_state = 1'd0;
reg builder_rs232phytx_next_state = 1'd0;
reg [3:0] main_basesoc_tx_count_rs232phytx_next_value0 = 4'd0;
reg main_basesoc_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg main_basesoc_serial_tx_rs232phytx_next_value1 = 1'd0;
reg main_basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg [7:0] main_basesoc_tx_data_rs232phytx_next_value2 = 8'd0;
reg main_basesoc_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg builder_rs232phyrx_state = 1'd0;
reg builder_rs232phyrx_next_state = 1'd0;
reg [3:0] main_basesoc_rx_count_rs232phyrx_next_value0 = 4'd0;
reg main_basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg [7:0] main_basesoc_rx_data_rs232phyrx_next_value1 = 8'd0;
reg main_basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
wire builder_s7pll0_reset0;
wire builder_s7pll0_reset1;
wire builder_s7pll0_reset2;
wire builder_s7pll0_reset3;
wire builder_s7pll0_reset4;
wire builder_s7pll0_reset5;
wire builder_s7pll0_reset6;
wire builder_s7pll0_reset7;
wire builder_s7pll0_pll_fb;
wire builder_s7pll1_reset0;
wire builder_s7pll1_reset1;
wire builder_s7pll1_reset2;
wire builder_s7pll1_reset3;
wire builder_s7pll1_reset4;
wire builder_s7pll1_reset5;
wire builder_s7pll1_reset6;
wire builder_s7pll1_reset7;
wire builder_s7pll1_pll_fb;
wire builder_clockdomainsrenamer0_reset0;
wire builder_clockdomainsrenamer0_reset1;
wire builder_clockdomainsrenamer0_reset2;
wire builder_clockdomainsrenamer0_reset3;
wire builder_clockdomainsrenamer0_reset4;
wire builder_clockdomainsrenamer0_reset5;
wire builder_clockdomainsrenamer0_reset6;
wire builder_clockdomainsrenamer0_reset7;
wire builder_clockdomainsrenamer0_pll_fb;
wire builder_clockdomainsrenamer1_reset0;
wire builder_clockdomainsrenamer1_reset1;
wire builder_clockdomainsrenamer1_reset2;
wire builder_clockdomainsrenamer1_reset3;
wire builder_clockdomainsrenamer1_reset4;
wire builder_clockdomainsrenamer1_reset5;
wire builder_clockdomainsrenamer1_reset6;
wire builder_clockdomainsrenamer1_reset7;
wire builder_clockdomainsrenamer1_pll_fb;
wire builder_clockdomainsrenamer2_reset0;
wire builder_clockdomainsrenamer2_reset1;
wire builder_clockdomainsrenamer2_reset2;
wire builder_clockdomainsrenamer2_reset3;
wire builder_clockdomainsrenamer2_reset4;
wire builder_clockdomainsrenamer2_reset5;
wire builder_clockdomainsrenamer2_reset6;
wire builder_clockdomainsrenamer2_reset7;
wire builder_clockdomainsrenamer2_pll_fb;
wire builder_clockdomainsrenamer3_reset0;
wire builder_clockdomainsrenamer3_reset1;
wire builder_clockdomainsrenamer3_reset2;
wire builder_clockdomainsrenamer3_reset3;
wire builder_clockdomainsrenamer3_reset4;
wire builder_clockdomainsrenamer3_reset5;
wire builder_clockdomainsrenamer3_reset6;
wire builder_clockdomainsrenamer3_reset7;
wire builder_clockdomainsrenamer3_pll_fb;
wire builder_clockdomainsrenamer4_reset0;
wire builder_clockdomainsrenamer4_reset1;
wire builder_clockdomainsrenamer4_reset2;
wire builder_clockdomainsrenamer4_reset3;
wire builder_clockdomainsrenamer4_reset4;
wire builder_clockdomainsrenamer4_reset5;
wire builder_clockdomainsrenamer4_reset6;
wire builder_clockdomainsrenamer4_reset7;
wire builder_clockdomainsrenamer4_pll_fb;
reg [2:0] builder_clockdomainsrenamer5_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer5_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_340_cnt_rst0_clockdomainsrenamer0_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_340_cnt_rst0_clockdomainsrenamer0_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_340_rst_clockdomainsrenamer0_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_340_rst_clockdomainsrenamer0_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_340_fifo_0_ready_clockdomainsrenamer0_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_340_fifo_0_ready_clockdomainsrenamer0_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_340_contador_clockdomainsrenamer0_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_340_contador_clockdomainsrenamer0_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_340_contador6_clockdomainsrenamer0_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_340_contador6_clockdomainsrenamer0_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer6_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer6_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_341_cnt_rst0_clockdomainsrenamer1_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_341_cnt_rst0_clockdomainsrenamer1_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_341_rst_clockdomainsrenamer1_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_341_rst_clockdomainsrenamer1_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_341_fifo_0_ready_clockdomainsrenamer1_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_341_fifo_0_ready_clockdomainsrenamer1_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_341_contador_clockdomainsrenamer1_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_341_contador_clockdomainsrenamer1_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_341_contador6_clockdomainsrenamer1_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_341_contador6_clockdomainsrenamer1_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer7_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer7_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_342_cnt_rst0_clockdomainsrenamer2_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_342_cnt_rst0_clockdomainsrenamer2_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_342_rst_clockdomainsrenamer2_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_342_rst_clockdomainsrenamer2_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_342_fifo_0_ready_clockdomainsrenamer2_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_342_fifo_0_ready_clockdomainsrenamer2_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_342_contador_clockdomainsrenamer2_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_342_contador_clockdomainsrenamer2_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_342_contador6_clockdomainsrenamer2_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_342_contador6_clockdomainsrenamer2_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer8_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer8_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_343_cnt_rst0_clockdomainsrenamer3_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_343_cnt_rst0_clockdomainsrenamer3_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_343_rst_clockdomainsrenamer3_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_343_rst_clockdomainsrenamer3_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_343_fifo_0_ready_clockdomainsrenamer3_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_343_fifo_0_ready_clockdomainsrenamer3_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_343_contador_clockdomainsrenamer3_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_343_contador_clockdomainsrenamer3_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_343_contador6_clockdomainsrenamer3_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_343_contador6_clockdomainsrenamer3_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer9_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer9_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_344_cnt_rst0_clockdomainsrenamer4_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_344_cnt_rst0_clockdomainsrenamer4_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_344_rst_clockdomainsrenamer4_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_344_rst_clockdomainsrenamer4_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_344_fifo_0_ready_clockdomainsrenamer4_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_344_fifo_0_ready_clockdomainsrenamer4_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_344_contador_clockdomainsrenamer4_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_344_contador_clockdomainsrenamer4_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_344_contador6_clockdomainsrenamer4_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_344_contador6_clockdomainsrenamer4_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer10_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer10_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_345_cnt_rst0_clockdomainsrenamer5_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_345_cnt_rst0_clockdomainsrenamer5_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_345_rst_clockdomainsrenamer5_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_345_rst_clockdomainsrenamer5_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_345_fifo_0_ready_clockdomainsrenamer5_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_345_fifo_0_ready_clockdomainsrenamer5_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_345_contador_clockdomainsrenamer5_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_345_contador_clockdomainsrenamer5_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_345_contador6_clockdomainsrenamer5_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_345_contador6_clockdomainsrenamer5_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer11_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer11_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_346_cnt_rst0_clockdomainsrenamer6_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_346_cnt_rst0_clockdomainsrenamer6_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_346_rst_clockdomainsrenamer6_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_346_rst_clockdomainsrenamer6_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_346_fifo_0_ready_clockdomainsrenamer6_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_346_fifo_0_ready_clockdomainsrenamer6_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_346_contador_clockdomainsrenamer6_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_346_contador_clockdomainsrenamer6_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_346_contador6_clockdomainsrenamer6_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_346_contador6_clockdomainsrenamer6_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer12_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer12_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_347_cnt_rst0_clockdomainsrenamer7_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_347_cnt_rst0_clockdomainsrenamer7_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_347_rst_clockdomainsrenamer7_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_347_rst_clockdomainsrenamer7_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_347_fifo_0_ready_clockdomainsrenamer7_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_347_fifo_0_ready_clockdomainsrenamer7_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_347_contador_clockdomainsrenamer7_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_347_contador_clockdomainsrenamer7_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_347_contador6_clockdomainsrenamer7_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_347_contador6_clockdomainsrenamer7_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer13_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer13_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_348_cnt_rst0_clockdomainsrenamer8_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_348_cnt_rst0_clockdomainsrenamer8_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_348_rst_clockdomainsrenamer8_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_348_rst_clockdomainsrenamer8_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_348_fifo_0_ready_clockdomainsrenamer8_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_348_fifo_0_ready_clockdomainsrenamer8_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_348_contador_clockdomainsrenamer8_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_348_contador_clockdomainsrenamer8_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_348_contador6_clockdomainsrenamer8_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_348_contador6_clockdomainsrenamer8_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer14_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer14_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_349_cnt_rst0_clockdomainsrenamer9_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_349_cnt_rst0_clockdomainsrenamer9_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_349_rst_clockdomainsrenamer9_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_349_rst_clockdomainsrenamer9_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_349_fifo_0_ready_clockdomainsrenamer9_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_349_fifo_0_ready_clockdomainsrenamer9_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_349_contador_clockdomainsrenamer9_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_349_contador_clockdomainsrenamer9_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_349_contador6_clockdomainsrenamer9_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_349_contador6_clockdomainsrenamer9_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer15_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer15_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3410_cnt_rst0_clockdomainsrenamer10_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3410_cnt_rst0_clockdomainsrenamer10_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3410_rst_clockdomainsrenamer10_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3410_rst_clockdomainsrenamer10_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3410_fifo_0_ready_clockdomainsrenamer10_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3410_fifo_0_ready_clockdomainsrenamer10_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3410_contador_clockdomainsrenamer10_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3410_contador_clockdomainsrenamer10_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3410_contador6_clockdomainsrenamer10_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3410_contador6_clockdomainsrenamer10_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer16_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer16_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3411_cnt_rst0_clockdomainsrenamer11_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3411_cnt_rst0_clockdomainsrenamer11_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3411_rst_clockdomainsrenamer11_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3411_rst_clockdomainsrenamer11_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3411_fifo_0_ready_clockdomainsrenamer11_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3411_fifo_0_ready_clockdomainsrenamer11_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3411_contador_clockdomainsrenamer11_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3411_contador_clockdomainsrenamer11_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3411_contador6_clockdomainsrenamer11_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3411_contador6_clockdomainsrenamer11_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer17_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer17_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3412_cnt_rst0_clockdomainsrenamer12_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3412_cnt_rst0_clockdomainsrenamer12_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3412_rst_clockdomainsrenamer12_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3412_rst_clockdomainsrenamer12_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3412_fifo_0_ready_clockdomainsrenamer12_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3412_fifo_0_ready_clockdomainsrenamer12_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3412_contador_clockdomainsrenamer12_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3412_contador_clockdomainsrenamer12_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3412_contador6_clockdomainsrenamer12_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3412_contador6_clockdomainsrenamer12_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer18_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer18_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3413_cnt_rst0_clockdomainsrenamer13_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3413_cnt_rst0_clockdomainsrenamer13_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3413_rst_clockdomainsrenamer13_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3413_rst_clockdomainsrenamer13_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3413_fifo_0_ready_clockdomainsrenamer13_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3413_fifo_0_ready_clockdomainsrenamer13_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3413_contador_clockdomainsrenamer13_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3413_contador_clockdomainsrenamer13_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3413_contador6_clockdomainsrenamer13_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3413_contador6_clockdomainsrenamer13_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer19_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer19_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3414_cnt_rst0_clockdomainsrenamer14_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3414_cnt_rst0_clockdomainsrenamer14_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3414_rst_clockdomainsrenamer14_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3414_rst_clockdomainsrenamer14_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3414_fifo_0_ready_clockdomainsrenamer14_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3414_fifo_0_ready_clockdomainsrenamer14_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3414_contador_clockdomainsrenamer14_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3414_contador_clockdomainsrenamer14_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3414_contador6_clockdomainsrenamer14_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3414_contador6_clockdomainsrenamer14_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer20_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer20_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3415_cnt_rst0_clockdomainsrenamer15_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3415_cnt_rst0_clockdomainsrenamer15_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3415_rst_clockdomainsrenamer15_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3415_rst_clockdomainsrenamer15_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3415_fifo_0_ready_clockdomainsrenamer15_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3415_fifo_0_ready_clockdomainsrenamer15_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3415_contador_clockdomainsrenamer15_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3415_contador_clockdomainsrenamer15_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3415_contador6_clockdomainsrenamer15_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3415_contador6_clockdomainsrenamer15_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer21_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer21_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3416_cnt_rst0_clockdomainsrenamer16_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3416_cnt_rst0_clockdomainsrenamer16_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3416_rst_clockdomainsrenamer16_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3416_rst_clockdomainsrenamer16_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3416_fifo_0_ready_clockdomainsrenamer16_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3416_fifo_0_ready_clockdomainsrenamer16_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3416_contador_clockdomainsrenamer16_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3416_contador_clockdomainsrenamer16_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3416_contador6_clockdomainsrenamer16_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3416_contador6_clockdomainsrenamer16_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer22_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer22_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3417_cnt_rst0_clockdomainsrenamer17_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3417_cnt_rst0_clockdomainsrenamer17_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3417_rst_clockdomainsrenamer17_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3417_rst_clockdomainsrenamer17_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3417_fifo_0_ready_clockdomainsrenamer17_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3417_fifo_0_ready_clockdomainsrenamer17_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3417_contador_clockdomainsrenamer17_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3417_contador_clockdomainsrenamer17_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3417_contador6_clockdomainsrenamer17_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3417_contador6_clockdomainsrenamer17_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer23_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer23_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3418_cnt_rst0_clockdomainsrenamer18_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3418_cnt_rst0_clockdomainsrenamer18_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3418_rst_clockdomainsrenamer18_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3418_rst_clockdomainsrenamer18_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3418_fifo_0_ready_clockdomainsrenamer18_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3418_fifo_0_ready_clockdomainsrenamer18_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3418_contador_clockdomainsrenamer18_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3418_contador_clockdomainsrenamer18_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3418_contador6_clockdomainsrenamer18_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3418_contador6_clockdomainsrenamer18_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer24_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer24_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3419_cnt_rst0_clockdomainsrenamer19_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3419_cnt_rst0_clockdomainsrenamer19_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3419_rst_clockdomainsrenamer19_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3419_rst_clockdomainsrenamer19_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3419_fifo_0_ready_clockdomainsrenamer19_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3419_fifo_0_ready_clockdomainsrenamer19_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3419_contador_clockdomainsrenamer19_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3419_contador_clockdomainsrenamer19_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3419_contador6_clockdomainsrenamer19_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3419_contador6_clockdomainsrenamer19_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer25_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer25_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3420_cnt_rst0_clockdomainsrenamer20_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3420_cnt_rst0_clockdomainsrenamer20_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3420_rst_clockdomainsrenamer20_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3420_rst_clockdomainsrenamer20_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3420_fifo_0_ready_clockdomainsrenamer20_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3420_fifo_0_ready_clockdomainsrenamer20_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3420_contador_clockdomainsrenamer20_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3420_contador_clockdomainsrenamer20_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3420_contador6_clockdomainsrenamer20_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3420_contador6_clockdomainsrenamer20_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer26_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer26_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3421_cnt_rst0_clockdomainsrenamer21_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3421_cnt_rst0_clockdomainsrenamer21_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3421_rst_clockdomainsrenamer21_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3421_rst_clockdomainsrenamer21_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3421_fifo_0_ready_clockdomainsrenamer21_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3421_fifo_0_ready_clockdomainsrenamer21_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3421_contador_clockdomainsrenamer21_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3421_contador_clockdomainsrenamer21_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3421_contador6_clockdomainsrenamer21_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3421_contador6_clockdomainsrenamer21_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer27_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer27_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3422_cnt_rst0_clockdomainsrenamer22_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3422_cnt_rst0_clockdomainsrenamer22_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3422_rst_clockdomainsrenamer22_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3422_rst_clockdomainsrenamer22_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3422_fifo_0_ready_clockdomainsrenamer22_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3422_fifo_0_ready_clockdomainsrenamer22_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3422_contador_clockdomainsrenamer22_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3422_contador_clockdomainsrenamer22_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3422_contador6_clockdomainsrenamer22_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3422_contador6_clockdomainsrenamer22_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer28_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer28_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3423_cnt_rst0_clockdomainsrenamer23_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3423_cnt_rst0_clockdomainsrenamer23_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3423_rst_clockdomainsrenamer23_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3423_rst_clockdomainsrenamer23_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3423_fifo_0_ready_clockdomainsrenamer23_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3423_fifo_0_ready_clockdomainsrenamer23_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3423_contador_clockdomainsrenamer23_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3423_contador_clockdomainsrenamer23_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3423_contador6_clockdomainsrenamer23_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3423_contador6_clockdomainsrenamer23_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer29_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer29_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3424_cnt_rst0_clockdomainsrenamer24_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3424_cnt_rst0_clockdomainsrenamer24_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3424_rst_clockdomainsrenamer24_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3424_rst_clockdomainsrenamer24_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3424_fifo_0_ready_clockdomainsrenamer24_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3424_fifo_0_ready_clockdomainsrenamer24_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3424_contador_clockdomainsrenamer24_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3424_contador_clockdomainsrenamer24_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3424_contador6_clockdomainsrenamer24_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3424_contador6_clockdomainsrenamer24_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer30_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer30_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3425_cnt_rst0_clockdomainsrenamer25_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3425_cnt_rst0_clockdomainsrenamer25_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3425_rst_clockdomainsrenamer25_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3425_rst_clockdomainsrenamer25_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3425_fifo_0_ready_clockdomainsrenamer25_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3425_fifo_0_ready_clockdomainsrenamer25_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3425_contador_clockdomainsrenamer25_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3425_contador_clockdomainsrenamer25_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3425_contador6_clockdomainsrenamer25_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3425_contador6_clockdomainsrenamer25_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer31_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer31_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3426_cnt_rst0_clockdomainsrenamer26_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3426_cnt_rst0_clockdomainsrenamer26_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3426_rst_clockdomainsrenamer26_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3426_rst_clockdomainsrenamer26_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3426_fifo_0_ready_clockdomainsrenamer26_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3426_fifo_0_ready_clockdomainsrenamer26_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3426_contador_clockdomainsrenamer26_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3426_contador_clockdomainsrenamer26_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3426_contador6_clockdomainsrenamer26_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3426_contador6_clockdomainsrenamer26_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer32_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer32_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3427_cnt_rst0_clockdomainsrenamer27_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3427_cnt_rst0_clockdomainsrenamer27_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3427_rst_clockdomainsrenamer27_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3427_rst_clockdomainsrenamer27_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3427_fifo_0_ready_clockdomainsrenamer27_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3427_fifo_0_ready_clockdomainsrenamer27_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3427_contador_clockdomainsrenamer27_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3427_contador_clockdomainsrenamer27_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3427_contador6_clockdomainsrenamer27_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3427_contador6_clockdomainsrenamer27_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer33_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer33_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3428_cnt_rst0_clockdomainsrenamer28_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3428_cnt_rst0_clockdomainsrenamer28_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3428_rst_clockdomainsrenamer28_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3428_rst_clockdomainsrenamer28_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3428_fifo_0_ready_clockdomainsrenamer28_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3428_fifo_0_ready_clockdomainsrenamer28_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3428_contador_clockdomainsrenamer28_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3428_contador_clockdomainsrenamer28_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3428_contador6_clockdomainsrenamer28_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3428_contador6_clockdomainsrenamer28_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer34_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer34_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3429_cnt_rst0_clockdomainsrenamer29_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3429_cnt_rst0_clockdomainsrenamer29_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3429_rst_clockdomainsrenamer29_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3429_rst_clockdomainsrenamer29_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3429_fifo_0_ready_clockdomainsrenamer29_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3429_fifo_0_ready_clockdomainsrenamer29_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3429_contador_clockdomainsrenamer29_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3429_contador_clockdomainsrenamer29_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3429_contador6_clockdomainsrenamer29_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3429_contador6_clockdomainsrenamer29_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer35_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer35_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3430_cnt_rst0_clockdomainsrenamer30_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3430_cnt_rst0_clockdomainsrenamer30_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3430_rst_clockdomainsrenamer30_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3430_rst_clockdomainsrenamer30_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3430_fifo_0_ready_clockdomainsrenamer30_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3430_fifo_0_ready_clockdomainsrenamer30_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3430_contador_clockdomainsrenamer30_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3430_contador_clockdomainsrenamer30_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3430_contador6_clockdomainsrenamer30_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3430_contador6_clockdomainsrenamer30_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer36_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer36_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3431_cnt_rst0_clockdomainsrenamer31_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3431_cnt_rst0_clockdomainsrenamer31_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3431_rst_clockdomainsrenamer31_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3431_rst_clockdomainsrenamer31_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3431_fifo_0_ready_clockdomainsrenamer31_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3431_fifo_0_ready_clockdomainsrenamer31_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3431_contador_clockdomainsrenamer31_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3431_contador_clockdomainsrenamer31_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3431_contador6_clockdomainsrenamer31_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3431_contador6_clockdomainsrenamer31_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer37_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer37_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3432_cnt_rst0_clockdomainsrenamer32_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3432_cnt_rst0_clockdomainsrenamer32_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3432_rst_clockdomainsrenamer32_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3432_rst_clockdomainsrenamer32_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3432_fifo_0_ready_clockdomainsrenamer32_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3432_fifo_0_ready_clockdomainsrenamer32_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3432_contador_clockdomainsrenamer32_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3432_contador_clockdomainsrenamer32_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3432_contador6_clockdomainsrenamer32_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3432_contador6_clockdomainsrenamer32_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer38_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer38_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3433_cnt_rst0_clockdomainsrenamer33_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3433_cnt_rst0_clockdomainsrenamer33_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3433_rst_clockdomainsrenamer33_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3433_rst_clockdomainsrenamer33_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3433_fifo_0_ready_clockdomainsrenamer33_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3433_fifo_0_ready_clockdomainsrenamer33_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3433_contador_clockdomainsrenamer33_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3433_contador_clockdomainsrenamer33_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3433_contador6_clockdomainsrenamer33_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3433_contador6_clockdomainsrenamer33_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer39_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer39_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3434_cnt_rst0_clockdomainsrenamer34_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3434_cnt_rst0_clockdomainsrenamer34_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3434_rst_clockdomainsrenamer34_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3434_rst_clockdomainsrenamer34_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3434_fifo_0_ready_clockdomainsrenamer34_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3434_fifo_0_ready_clockdomainsrenamer34_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3434_contador_clockdomainsrenamer34_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3434_contador_clockdomainsrenamer34_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3434_contador6_clockdomainsrenamer34_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3434_contador6_clockdomainsrenamer34_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer40_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer40_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3435_cnt_rst0_clockdomainsrenamer35_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3435_cnt_rst0_clockdomainsrenamer35_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3435_rst_clockdomainsrenamer35_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3435_rst_clockdomainsrenamer35_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3435_fifo_0_ready_clockdomainsrenamer35_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3435_fifo_0_ready_clockdomainsrenamer35_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3435_contador_clockdomainsrenamer35_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3435_contador_clockdomainsrenamer35_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3435_contador6_clockdomainsrenamer35_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3435_contador6_clockdomainsrenamer35_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer41_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer41_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3436_cnt_rst0_clockdomainsrenamer36_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3436_cnt_rst0_clockdomainsrenamer36_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3436_rst_clockdomainsrenamer36_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3436_rst_clockdomainsrenamer36_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3436_fifo_0_ready_clockdomainsrenamer36_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3436_fifo_0_ready_clockdomainsrenamer36_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3436_contador_clockdomainsrenamer36_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3436_contador_clockdomainsrenamer36_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3436_contador6_clockdomainsrenamer36_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3436_contador6_clockdomainsrenamer36_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer42_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer42_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3437_cnt_rst0_clockdomainsrenamer37_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3437_cnt_rst0_clockdomainsrenamer37_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3437_rst_clockdomainsrenamer37_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3437_rst_clockdomainsrenamer37_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3437_fifo_0_ready_clockdomainsrenamer37_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3437_fifo_0_ready_clockdomainsrenamer37_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3437_contador_clockdomainsrenamer37_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3437_contador_clockdomainsrenamer37_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3437_contador6_clockdomainsrenamer37_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3437_contador6_clockdomainsrenamer37_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer43_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer43_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3438_cnt_rst0_clockdomainsrenamer38_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3438_cnt_rst0_clockdomainsrenamer38_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3438_rst_clockdomainsrenamer38_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3438_rst_clockdomainsrenamer38_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3438_fifo_0_ready_clockdomainsrenamer38_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3438_fifo_0_ready_clockdomainsrenamer38_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3438_contador_clockdomainsrenamer38_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3438_contador_clockdomainsrenamer38_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3438_contador6_clockdomainsrenamer38_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3438_contador6_clockdomainsrenamer38_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value_ce7 = 1'd0;
reg [2:0] builder_clockdomainsrenamer44_state = 3'd0;
reg [2:0] builder_clockdomainsrenamer44_next_state = 3'd0;
reg [3:0] main_basesoc_gearbox_14_3439_cnt_rst0_clockdomainsrenamer39_next_value0 = 4'd0;
reg main_basesoc_gearbox_14_3439_cnt_rst0_clockdomainsrenamer39_next_value_ce0 = 1'd0;
reg main_basesoc_gearbox_14_3439_rst_clockdomainsrenamer39_next_value1 = 1'd0;
reg main_basesoc_gearbox_14_3439_rst_clockdomainsrenamer39_next_value_ce1 = 1'd0;
reg main_basesoc_gearbox_14_3439_fifo_0_ready_clockdomainsrenamer39_next_value2 = 1'd0;
reg main_basesoc_gearbox_14_3439_fifo_0_ready_clockdomainsrenamer39_next_value_ce2 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3439_contador_clockdomainsrenamer39_next_value3 = 4'd0;
reg main_basesoc_gearbox_14_3439_contador_clockdomainsrenamer39_next_value_ce3 = 1'd0;
reg [3:0] main_basesoc_gearbox_14_3439_contador6_clockdomainsrenamer39_next_value4 = 4'd0;
reg main_basesoc_gearbox_14_3439_contador6_clockdomainsrenamer39_next_value_ce4 = 1'd0;
reg main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value5 = 1'd0;
reg main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value_ce5 = 1'd0;
reg [33:0] main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value6 = 34'd0;
reg main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value_ce6 = 1'd0;
reg [9:0] main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value7 = 10'd0;
reg main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value_ce7 = 1'd0;
reg [13:0] builder_basesoc_adr = 14'd0;
reg builder_basesoc_we = 1'd0;
reg [31:0] builder_basesoc_dat_w = 32'd0;
wire [31:0] builder_basesoc_dat_r;
reg [29:0] builder_basesoc_wishbone_adr = 30'd0;
reg [31:0] builder_basesoc_wishbone_dat_w = 32'd0;
reg [31:0] builder_basesoc_wishbone_dat_r = 32'd0;
reg [3:0] builder_basesoc_wishbone_sel = 4'd0;
reg builder_basesoc_wishbone_cyc = 1'd0;
reg builder_basesoc_wishbone_stb = 1'd0;
reg builder_basesoc_wishbone_ack = 1'd0;
reg builder_basesoc_wishbone_we = 1'd0;
wire [13:0] builder_interface0_bank_bus_adr;
wire builder_interface0_bank_bus_we;
wire [31:0] builder_interface0_bank_bus_dat_w;
reg [31:0] builder_interface0_bank_bus_dat_r = 32'd0;
reg builder_csrbank0_reset0_re = 1'd0;
wire [1:0] builder_csrbank0_reset0_r;
reg builder_csrbank0_reset0_we = 1'd0;
wire [1:0] builder_csrbank0_reset0_w;
reg builder_csrbank0_scratch0_re = 1'd0;
wire [31:0] builder_csrbank0_scratch0_r;
reg builder_csrbank0_scratch0_we = 1'd0;
wire [31:0] builder_csrbank0_scratch0_w;
reg builder_csrbank0_bus_errors_re = 1'd0;
wire [31:0] builder_csrbank0_bus_errors_r;
reg builder_csrbank0_bus_errors_we = 1'd0;
wire [31:0] builder_csrbank0_bus_errors_w;
wire builder_csrbank0_sel;
wire [13:0] builder_interface1_bank_bus_adr;
wire builder_interface1_bank_bus_we;
wire [31:0] builder_interface1_bank_bus_dat_w;
reg [31:0] builder_interface1_bank_bus_dat_r = 32'd0;
reg builder_csrbank1_out0_re = 1'd0;
wire [5:0] builder_csrbank1_out0_r;
reg builder_csrbank1_out0_we = 1'd0;
wire [5:0] builder_csrbank1_out0_w;
wire builder_csrbank1_sel;
wire [13:0] builder_interface2_bank_bus_adr;
wire builder_interface2_bank_bus_we;
wire [31:0] builder_interface2_bank_bus_dat_w;
reg [31:0] builder_interface2_bank_bus_dat_r = 32'd0;
reg builder_csrbank2_load0_re = 1'd0;
wire [31:0] builder_csrbank2_load0_r;
reg builder_csrbank2_load0_we = 1'd0;
wire [31:0] builder_csrbank2_load0_w;
reg builder_csrbank2_reload0_re = 1'd0;
wire [31:0] builder_csrbank2_reload0_r;
reg builder_csrbank2_reload0_we = 1'd0;
wire [31:0] builder_csrbank2_reload0_w;
reg builder_csrbank2_en0_re = 1'd0;
wire builder_csrbank2_en0_r;
reg builder_csrbank2_en0_we = 1'd0;
wire builder_csrbank2_en0_w;
reg builder_csrbank2_update_value0_re = 1'd0;
wire builder_csrbank2_update_value0_r;
reg builder_csrbank2_update_value0_we = 1'd0;
wire builder_csrbank2_update_value0_w;
reg builder_csrbank2_value_re = 1'd0;
wire [31:0] builder_csrbank2_value_r;
reg builder_csrbank2_value_we = 1'd0;
wire [31:0] builder_csrbank2_value_w;
reg builder_csrbank2_ev_status_re = 1'd0;
wire builder_csrbank2_ev_status_r;
reg builder_csrbank2_ev_status_we = 1'd0;
wire builder_csrbank2_ev_status_w;
reg builder_csrbank2_ev_pending_re = 1'd0;
wire builder_csrbank2_ev_pending_r;
reg builder_csrbank2_ev_pending_we = 1'd0;
wire builder_csrbank2_ev_pending_w;
reg builder_csrbank2_ev_enable0_re = 1'd0;
wire builder_csrbank2_ev_enable0_r;
reg builder_csrbank2_ev_enable0_we = 1'd0;
wire builder_csrbank2_ev_enable0_w;
wire builder_csrbank2_sel;
wire [13:0] builder_interface3_bank_bus_adr;
wire builder_interface3_bank_bus_we;
wire [31:0] builder_interface3_bank_bus_dat_w;
reg [31:0] builder_interface3_bank_bus_dat_r = 32'd0;
reg builder_csrbank3_txfull_re = 1'd0;
wire builder_csrbank3_txfull_r;
reg builder_csrbank3_txfull_we = 1'd0;
wire builder_csrbank3_txfull_w;
reg builder_csrbank3_rxempty_re = 1'd0;
wire builder_csrbank3_rxempty_r;
reg builder_csrbank3_rxempty_we = 1'd0;
wire builder_csrbank3_rxempty_w;
reg builder_csrbank3_ev_status_re = 1'd0;
wire [1:0] builder_csrbank3_ev_status_r;
reg builder_csrbank3_ev_status_we = 1'd0;
wire [1:0] builder_csrbank3_ev_status_w;
reg builder_csrbank3_ev_pending_re = 1'd0;
wire [1:0] builder_csrbank3_ev_pending_r;
reg builder_csrbank3_ev_pending_we = 1'd0;
wire [1:0] builder_csrbank3_ev_pending_w;
reg builder_csrbank3_ev_enable0_re = 1'd0;
wire [1:0] builder_csrbank3_ev_enable0_r;
reg builder_csrbank3_ev_enable0_we = 1'd0;
wire [1:0] builder_csrbank3_ev_enable0_w;
reg builder_csrbank3_txempty_re = 1'd0;
wire builder_csrbank3_txempty_r;
reg builder_csrbank3_txempty_we = 1'd0;
wire builder_csrbank3_txempty_w;
reg builder_csrbank3_rxfull_re = 1'd0;
wire builder_csrbank3_rxfull_r;
reg builder_csrbank3_rxfull_we = 1'd0;
wire builder_csrbank3_rxfull_w;
wire builder_csrbank3_sel;
wire [13:0] builder_csr_interconnect_adr;
wire builder_csr_interconnect_we;
wire [31:0] builder_csr_interconnect_dat_w;
wire [31:0] builder_csr_interconnect_dat_r;
reg builder_state = 1'd0;
reg builder_next_state = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *) reg builder_regs1 = 1'd0;
wire builder_xilinxasyncresetsynchronizerimpl0;
wire builder_xilinxasyncresetsynchronizerimpl0_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl1;
wire builder_xilinxasyncresetsynchronizerimpl1_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl2;
wire builder_xilinxasyncresetsynchronizerimpl2_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl3;
wire builder_xilinxasyncresetsynchronizerimpl3_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl4;
wire builder_xilinxasyncresetsynchronizerimpl4_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl5;
wire builder_xilinxasyncresetsynchronizerimpl5_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl6;
wire builder_xilinxasyncresetsynchronizerimpl6_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl7;
wire builder_xilinxasyncresetsynchronizerimpl7_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl8;
wire builder_xilinxasyncresetsynchronizerimpl8_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl9;
wire builder_xilinxasyncresetsynchronizerimpl9_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl10;
wire builder_xilinxasyncresetsynchronizerimpl10_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl11;
wire builder_xilinxasyncresetsynchronizerimpl11_rst_meta;

assign main_basesoc_selftrigger0_data_in = main_basesoc_afe5808a0_dataout[13:0];
assign main_basesoc_gearbox_14_340_datain = main_basesoc_selftrigger0_data_out;
assign main_basesoc_gearbox_14_340_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger0_out);
assign main_basesoc_gearbox_14_340_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger1_data_in = main_basesoc_afe5808a0_dataout[27:14];
assign main_basesoc_gearbox_14_341_datain = main_basesoc_selftrigger1_data_out;
assign main_basesoc_gearbox_14_341_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger1_out);
assign main_basesoc_gearbox_14_341_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger2_data_in = main_basesoc_afe5808a0_dataout[41:28];
assign main_basesoc_gearbox_14_342_datain = main_basesoc_selftrigger2_data_out;
assign main_basesoc_gearbox_14_342_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger2_out);
assign main_basesoc_gearbox_14_342_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger3_data_in = main_basesoc_afe5808a0_dataout[55:42];
assign main_basesoc_gearbox_14_343_datain = main_basesoc_selftrigger3_data_out;
assign main_basesoc_gearbox_14_343_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger3_out);
assign main_basesoc_gearbox_14_343_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger4_data_in = main_basesoc_afe5808a0_dataout[69:56];
assign main_basesoc_gearbox_14_344_datain = main_basesoc_selftrigger4_data_out;
assign main_basesoc_gearbox_14_344_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger4_out);
assign main_basesoc_gearbox_14_344_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger5_data_in = main_basesoc_afe5808a0_dataout[83:70];
assign main_basesoc_gearbox_14_345_datain = main_basesoc_selftrigger5_data_out;
assign main_basesoc_gearbox_14_345_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger5_out);
assign main_basesoc_gearbox_14_345_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger6_data_in = main_basesoc_afe5808a0_dataout[97:84];
assign main_basesoc_gearbox_14_346_datain = main_basesoc_selftrigger6_data_out;
assign main_basesoc_gearbox_14_346_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger6_out);
assign main_basesoc_gearbox_14_346_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger7_data_in = main_basesoc_afe5808a0_dataout[111:98];
assign main_basesoc_gearbox_14_347_datain = main_basesoc_selftrigger7_data_out;
assign main_basesoc_gearbox_14_347_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger7_out);
assign main_basesoc_gearbox_14_347_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger8_data_in = main_basesoc_afe5808a1_dataout[13:0];
assign main_basesoc_gearbox_14_348_datain = main_basesoc_selftrigger8_data_out;
assign main_basesoc_gearbox_14_348_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger8_out);
assign main_basesoc_gearbox_14_348_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger9_data_in = main_basesoc_afe5808a1_dataout[27:14];
assign main_basesoc_gearbox_14_349_datain = main_basesoc_selftrigger9_data_out;
assign main_basesoc_gearbox_14_349_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger9_out);
assign main_basesoc_gearbox_14_349_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger10_data_in = main_basesoc_afe5808a1_dataout[41:28];
assign main_basesoc_gearbox_14_3410_datain = main_basesoc_selftrigger10_data_out;
assign main_basesoc_gearbox_14_3410_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger10_out);
assign main_basesoc_gearbox_14_3410_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger11_data_in = main_basesoc_afe5808a1_dataout[55:42];
assign main_basesoc_gearbox_14_3411_datain = main_basesoc_selftrigger11_data_out;
assign main_basesoc_gearbox_14_3411_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger11_out);
assign main_basesoc_gearbox_14_3411_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger12_data_in = main_basesoc_afe5808a1_dataout[69:56];
assign main_basesoc_gearbox_14_3412_datain = main_basesoc_selftrigger12_data_out;
assign main_basesoc_gearbox_14_3412_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger12_out);
assign main_basesoc_gearbox_14_3412_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger13_data_in = main_basesoc_afe5808a1_dataout[83:70];
assign main_basesoc_gearbox_14_3413_datain = main_basesoc_selftrigger13_data_out;
assign main_basesoc_gearbox_14_3413_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger13_out);
assign main_basesoc_gearbox_14_3413_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger14_data_in = main_basesoc_afe5808a1_dataout[97:84];
assign main_basesoc_gearbox_14_3414_datain = main_basesoc_selftrigger14_data_out;
assign main_basesoc_gearbox_14_3414_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger14_out);
assign main_basesoc_gearbox_14_3414_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger15_data_in = main_basesoc_afe5808a1_dataout[111:98];
assign main_basesoc_gearbox_14_3415_datain = main_basesoc_selftrigger15_data_out;
assign main_basesoc_gearbox_14_3415_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger15_out);
assign main_basesoc_gearbox_14_3415_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger16_data_in = main_basesoc_afe5808a2_dataout[13:0];
assign main_basesoc_gearbox_14_3416_datain = main_basesoc_selftrigger16_data_out;
assign main_basesoc_gearbox_14_3416_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger16_out);
assign main_basesoc_gearbox_14_3416_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger17_data_in = main_basesoc_afe5808a2_dataout[27:14];
assign main_basesoc_gearbox_14_3417_datain = main_basesoc_selftrigger17_data_out;
assign main_basesoc_gearbox_14_3417_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger17_out);
assign main_basesoc_gearbox_14_3417_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger18_data_in = main_basesoc_afe5808a2_dataout[41:28];
assign main_basesoc_gearbox_14_3418_datain = main_basesoc_selftrigger18_data_out;
assign main_basesoc_gearbox_14_3418_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger18_out);
assign main_basesoc_gearbox_14_3418_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger19_data_in = main_basesoc_afe5808a2_dataout[55:42];
assign main_basesoc_gearbox_14_3419_datain = main_basesoc_selftrigger19_data_out;
assign main_basesoc_gearbox_14_3419_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger19_out);
assign main_basesoc_gearbox_14_3419_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger20_data_in = main_basesoc_afe5808a2_dataout[69:56];
assign main_basesoc_gearbox_14_3420_datain = main_basesoc_selftrigger20_data_out;
assign main_basesoc_gearbox_14_3420_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger20_out);
assign main_basesoc_gearbox_14_3420_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger21_data_in = main_basesoc_afe5808a2_dataout[83:70];
assign main_basesoc_gearbox_14_3421_datain = main_basesoc_selftrigger21_data_out;
assign main_basesoc_gearbox_14_3421_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger21_out);
assign main_basesoc_gearbox_14_3421_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger22_data_in = main_basesoc_afe5808a2_dataout[97:84];
assign main_basesoc_gearbox_14_3422_datain = main_basesoc_selftrigger22_data_out;
assign main_basesoc_gearbox_14_3422_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger22_out);
assign main_basesoc_gearbox_14_3422_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger23_data_in = main_basesoc_afe5808a2_dataout[111:98];
assign main_basesoc_gearbox_14_3423_datain = main_basesoc_selftrigger23_data_out;
assign main_basesoc_gearbox_14_3423_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger23_out);
assign main_basesoc_gearbox_14_3423_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger24_data_in = main_basesoc_afe5808a3_dataout[13:0];
assign main_basesoc_gearbox_14_3424_datain = main_basesoc_selftrigger24_data_out;
assign main_basesoc_gearbox_14_3424_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger24_out);
assign main_basesoc_gearbox_14_3424_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger25_data_in = main_basesoc_afe5808a3_dataout[27:14];
assign main_basesoc_gearbox_14_3425_datain = main_basesoc_selftrigger25_data_out;
assign main_basesoc_gearbox_14_3425_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger25_out);
assign main_basesoc_gearbox_14_3425_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger26_data_in = main_basesoc_afe5808a3_dataout[41:28];
assign main_basesoc_gearbox_14_3426_datain = main_basesoc_selftrigger26_data_out;
assign main_basesoc_gearbox_14_3426_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger26_out);
assign main_basesoc_gearbox_14_3426_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger27_data_in = main_basesoc_afe5808a3_dataout[55:42];
assign main_basesoc_gearbox_14_3427_datain = main_basesoc_selftrigger27_data_out;
assign main_basesoc_gearbox_14_3427_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger27_out);
assign main_basesoc_gearbox_14_3427_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger28_data_in = main_basesoc_afe5808a3_dataout[69:56];
assign main_basesoc_gearbox_14_3428_datain = main_basesoc_selftrigger28_data_out;
assign main_basesoc_gearbox_14_3428_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger28_out);
assign main_basesoc_gearbox_14_3428_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger29_data_in = main_basesoc_afe5808a3_dataout[83:70];
assign main_basesoc_gearbox_14_3429_datain = main_basesoc_selftrigger29_data_out;
assign main_basesoc_gearbox_14_3429_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger29_out);
assign main_basesoc_gearbox_14_3429_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger30_data_in = main_basesoc_afe5808a3_dataout[97:84];
assign main_basesoc_gearbox_14_3430_datain = main_basesoc_selftrigger30_data_out;
assign main_basesoc_gearbox_14_3430_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger30_out);
assign main_basesoc_gearbox_14_3430_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger31_data_in = main_basesoc_afe5808a3_dataout[111:98];
assign main_basesoc_gearbox_14_3431_datain = main_basesoc_selftrigger31_data_out;
assign main_basesoc_gearbox_14_3431_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger31_out);
assign main_basesoc_gearbox_14_3431_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger32_data_in = main_basesoc_afe5808a4_dataout[13:0];
assign main_basesoc_gearbox_14_3432_datain = main_basesoc_selftrigger32_data_out;
assign main_basesoc_gearbox_14_3432_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger32_out);
assign main_basesoc_gearbox_14_3432_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger33_data_in = main_basesoc_afe5808a4_dataout[27:14];
assign main_basesoc_gearbox_14_3433_datain = main_basesoc_selftrigger33_data_out;
assign main_basesoc_gearbox_14_3433_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger33_out);
assign main_basesoc_gearbox_14_3433_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger34_data_in = main_basesoc_afe5808a4_dataout[41:28];
assign main_basesoc_gearbox_14_3434_datain = main_basesoc_selftrigger34_data_out;
assign main_basesoc_gearbox_14_3434_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger34_out);
assign main_basesoc_gearbox_14_3434_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger35_data_in = main_basesoc_afe5808a4_dataout[55:42];
assign main_basesoc_gearbox_14_3435_datain = main_basesoc_selftrigger35_data_out;
assign main_basesoc_gearbox_14_3435_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger35_out);
assign main_basesoc_gearbox_14_3435_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger36_data_in = main_basesoc_afe5808a4_dataout[69:56];
assign main_basesoc_gearbox_14_3436_datain = main_basesoc_selftrigger36_data_out;
assign main_basesoc_gearbox_14_3436_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger36_out);
assign main_basesoc_gearbox_14_3436_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger37_data_in = main_basesoc_afe5808a4_dataout[83:70];
assign main_basesoc_gearbox_14_3437_datain = main_basesoc_selftrigger37_data_out;
assign main_basesoc_gearbox_14_3437_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger37_out);
assign main_basesoc_gearbox_14_3437_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger38_data_in = main_basesoc_afe5808a4_dataout[97:84];
assign main_basesoc_gearbox_14_3438_datain = main_basesoc_selftrigger38_data_out;
assign main_basesoc_gearbox_14_3438_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger38_out);
assign main_basesoc_gearbox_14_3438_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_selftrigger39_data_in = main_basesoc_afe5808a4_dataout[111:98];
assign main_basesoc_gearbox_14_3439_datain = main_basesoc_selftrigger39_data_out;
assign main_basesoc_gearbox_14_3439_enable = (main_basesoc_crg_main_pll_locked & main_basesoc_selftrigger39_out);
assign main_basesoc_gearbox_14_3439_rden0 = (main_basesoc_crg_main_pll_locked & main_basesoc);
assign main_basesoc_crg_rst = main_basesoc_soc_rst;
assign main_basesoc_bus_errors_status = main_basesoc_bus_errors;
always @(*) begin
	main_basesoc_we <= 4'd0;
	main_basesoc_we[0] <= (((main_basesoc_ram_bus_cyc & main_basesoc_ram_bus_stb) & main_basesoc_ram_bus_we) & main_basesoc_ram_bus_sel[0]);
	main_basesoc_we[1] <= (((main_basesoc_ram_bus_cyc & main_basesoc_ram_bus_stb) & main_basesoc_ram_bus_we) & main_basesoc_ram_bus_sel[1]);
	main_basesoc_we[2] <= (((main_basesoc_ram_bus_cyc & main_basesoc_ram_bus_stb) & main_basesoc_ram_bus_we) & main_basesoc_ram_bus_sel[2]);
	main_basesoc_we[3] <= (((main_basesoc_ram_bus_cyc & main_basesoc_ram_bus_stb) & main_basesoc_ram_bus_we) & main_basesoc_ram_bus_sel[3]);
end
assign main_basesoc_adr = main_basesoc_ram_bus_adr[10:0];
assign main_basesoc_ram_bus_dat_r = main_basesoc_dat_r;
assign main_basesoc_dat_w = main_basesoc_ram_bus_dat_w;
always @(*) begin
	main_basesoc_tx_sink_ready <= 1'd0;
	builder_rs232phytx_next_state <= 1'd0;
	main_basesoc_tx_count_rs232phytx_next_value0 <= 4'd0;
	main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
	main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
	main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
	main_basesoc_tx_enable <= 1'd0;
	main_basesoc_tx_data_rs232phytx_next_value2 <= 8'd0;
	main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
	builder_rs232phytx_next_state <= builder_rs232phytx_state;
	case (builder_rs232phytx_state)
		1'd1: begin
			main_basesoc_tx_enable <= 1'd1;
			if (main_basesoc_tx_tick) begin
				main_basesoc_serial_tx_rs232phytx_next_value1 <= main_basesoc_tx_data;
				main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
				main_basesoc_tx_count_rs232phytx_next_value0 <= (main_basesoc_tx_count + 1'd1);
				main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
				main_basesoc_tx_data_rs232phytx_next_value2 <= {1'd1, main_basesoc_tx_data[7:1]};
				main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
				if ((main_basesoc_tx_count == 4'd9)) begin
					main_basesoc_tx_sink_ready <= 1'd1;
					builder_rs232phytx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			main_basesoc_tx_count_rs232phytx_next_value0 <= 1'd0;
			main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
			main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd1;
			main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
			if (main_basesoc_tx_sink_valid) begin
				main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
				main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
				main_basesoc_tx_data_rs232phytx_next_value2 <= main_basesoc_tx_sink_payload_data;
				main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
				builder_rs232phytx_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_basesoc_rx_source_valid <= 1'd0;
	builder_rs232phyrx_next_state <= 1'd0;
	main_basesoc_rx_count_rs232phyrx_next_value0 <= 4'd0;
	main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
	main_basesoc_rx_source_payload_data <= 8'd0;
	main_basesoc_rx_enable <= 1'd0;
	main_basesoc_rx_data_rs232phyrx_next_value1 <= 8'd0;
	main_basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
	builder_rs232phyrx_next_state <= builder_rs232phyrx_state;
	case (builder_rs232phyrx_state)
		1'd1: begin
			main_basesoc_rx_enable <= 1'd1;
			if (main_basesoc_rx_tick) begin
				main_basesoc_rx_count_rs232phyrx_next_value0 <= (main_basesoc_rx_count + 1'd1);
				main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
				main_basesoc_rx_data_rs232phyrx_next_value1 <= {main_basesoc_rx_rx, main_basesoc_rx_data[7:1]};
				main_basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
				if ((main_basesoc_rx_count == 4'd9)) begin
					main_basesoc_rx_source_valid <= (main_basesoc_rx_rx == 1'd1);
					main_basesoc_rx_source_payload_data <= main_basesoc_rx_data;
					builder_rs232phyrx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			main_basesoc_rx_count_rs232phyrx_next_value0 <= 1'd0;
			main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
			if (((main_basesoc_rx_rx == 1'd0) & (main_basesoc_rx_rx_d == 1'd1))) begin
				builder_rs232phyrx_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_basesoc_uart_uart_sink_valid = main_basesoc_rx_source_valid;
assign main_basesoc_rx_source_ready = main_basesoc_uart_uart_sink_ready;
assign main_basesoc_uart_uart_sink_first = main_basesoc_rx_source_first;
assign main_basesoc_uart_uart_sink_last = main_basesoc_rx_source_last;
assign main_basesoc_uart_uart_sink_payload_data = main_basesoc_rx_source_payload_data;
assign main_basesoc_tx_sink_valid = main_basesoc_uart_uart_source_valid;
assign main_basesoc_uart_uart_source_ready = main_basesoc_tx_sink_ready;
assign main_basesoc_tx_sink_first = main_basesoc_uart_uart_source_first;
assign main_basesoc_tx_sink_last = main_basesoc_uart_uart_source_last;
assign main_basesoc_tx_sink_payload_data = main_basesoc_uart_uart_source_payload_data;
assign main_basesoc_uart_tx_fifo_sink_valid = main_basesoc_uart_rxtx_re;
assign main_basesoc_uart_tx_fifo_sink_payload_data = main_basesoc_uart_rxtx_r;
assign main_basesoc_uart_uart_source_valid = main_basesoc_uart_tx_fifo_source_valid;
assign main_basesoc_uart_tx_fifo_source_ready = main_basesoc_uart_uart_source_ready;
assign main_basesoc_uart_uart_source_first = main_basesoc_uart_tx_fifo_source_first;
assign main_basesoc_uart_uart_source_last = main_basesoc_uart_tx_fifo_source_last;
assign main_basesoc_uart_uart_source_payload_data = main_basesoc_uart_tx_fifo_source_payload_data;
assign main_basesoc_uart_txfull_status = (~main_basesoc_uart_tx_fifo_sink_ready);
assign main_basesoc_uart_txempty_status = (~main_basesoc_uart_tx_fifo_source_valid);
assign main_basesoc_uart_tx_trigger = main_basesoc_uart_tx_fifo_sink_ready;
assign main_basesoc_uart_rx_fifo_sink_valid = main_basesoc_uart_uart_sink_valid;
assign main_basesoc_uart_uart_sink_ready = main_basesoc_uart_rx_fifo_sink_ready;
assign main_basesoc_uart_rx_fifo_sink_first = main_basesoc_uart_uart_sink_first;
assign main_basesoc_uart_rx_fifo_sink_last = main_basesoc_uart_uart_sink_last;
assign main_basesoc_uart_rx_fifo_sink_payload_data = main_basesoc_uart_uart_sink_payload_data;
assign main_basesoc_uart_rxtx_w = main_basesoc_uart_rx_fifo_source_payload_data;
assign main_basesoc_uart_rx_fifo_source_ready = (main_basesoc_uart_rx_clear | (1'd0 & main_basesoc_uart_rxtx_we));
assign main_basesoc_uart_rxempty_status = (~main_basesoc_uart_rx_fifo_source_valid);
assign main_basesoc_uart_rxfull_status = (~main_basesoc_uart_rx_fifo_sink_ready);
assign main_basesoc_uart_rx_trigger = main_basesoc_uart_rx_fifo_source_valid;
assign main_basesoc_uart_tx0 = main_basesoc_uart_tx_status;
assign main_basesoc_uart_tx1 = main_basesoc_uart_tx_pending;
always @(*) begin
	main_basesoc_uart_tx_clear <= 1'd0;
	if ((main_basesoc_uart_pending_re & main_basesoc_uart_pending_r[0])) begin
		main_basesoc_uart_tx_clear <= 1'd1;
	end
end
assign main_basesoc_uart_rx0 = main_basesoc_uart_rx_status;
assign main_basesoc_uart_rx1 = main_basesoc_uart_rx_pending;
always @(*) begin
	main_basesoc_uart_rx_clear <= 1'd0;
	if ((main_basesoc_uart_pending_re & main_basesoc_uart_pending_r[1])) begin
		main_basesoc_uart_rx_clear <= 1'd1;
	end
end
assign main_basesoc_uart_irq = ((main_basesoc_uart_pending_status[0] & main_basesoc_uart_enable_storage[0]) | (main_basesoc_uart_pending_status[1] & main_basesoc_uart_enable_storage[1]));
assign main_basesoc_uart_tx_status = main_basesoc_uart_tx_trigger;
assign main_basesoc_uart_rx_status = main_basesoc_uart_rx_trigger;
assign main_basesoc_uart_tx_fifo_syncfifo_din = {main_basesoc_uart_tx_fifo_fifo_in_last, main_basesoc_uart_tx_fifo_fifo_in_first, main_basesoc_uart_tx_fifo_fifo_in_payload_data};
assign {main_basesoc_uart_tx_fifo_fifo_out_last, main_basesoc_uart_tx_fifo_fifo_out_first, main_basesoc_uart_tx_fifo_fifo_out_payload_data} = main_basesoc_uart_tx_fifo_syncfifo_dout;
assign main_basesoc_uart_tx_fifo_sink_ready = main_basesoc_uart_tx_fifo_syncfifo_writable;
assign main_basesoc_uart_tx_fifo_syncfifo_we = main_basesoc_uart_tx_fifo_sink_valid;
assign main_basesoc_uart_tx_fifo_fifo_in_first = main_basesoc_uart_tx_fifo_sink_first;
assign main_basesoc_uart_tx_fifo_fifo_in_last = main_basesoc_uart_tx_fifo_sink_last;
assign main_basesoc_uart_tx_fifo_fifo_in_payload_data = main_basesoc_uart_tx_fifo_sink_payload_data;
assign main_basesoc_uart_tx_fifo_source_valid = main_basesoc_uart_tx_fifo_readable;
assign main_basesoc_uart_tx_fifo_source_first = main_basesoc_uart_tx_fifo_fifo_out_first;
assign main_basesoc_uart_tx_fifo_source_last = main_basesoc_uart_tx_fifo_fifo_out_last;
assign main_basesoc_uart_tx_fifo_source_payload_data = main_basesoc_uart_tx_fifo_fifo_out_payload_data;
assign main_basesoc_uart_tx_fifo_re = main_basesoc_uart_tx_fifo_source_ready;
assign main_basesoc_uart_tx_fifo_syncfifo_re = (main_basesoc_uart_tx_fifo_syncfifo_readable & ((~main_basesoc_uart_tx_fifo_readable) | main_basesoc_uart_tx_fifo_re));
assign main_basesoc_uart_tx_fifo_level1 = (main_basesoc_uart_tx_fifo_level0 + main_basesoc_uart_tx_fifo_readable);
always @(*) begin
	main_basesoc_uart_tx_fifo_wrport_adr <= 4'd0;
	if (main_basesoc_uart_tx_fifo_replace) begin
		main_basesoc_uart_tx_fifo_wrport_adr <= (main_basesoc_uart_tx_fifo_produce - 1'd1);
	end else begin
		main_basesoc_uart_tx_fifo_wrport_adr <= main_basesoc_uart_tx_fifo_produce;
	end
end
assign main_basesoc_uart_tx_fifo_wrport_dat_w = main_basesoc_uart_tx_fifo_syncfifo_din;
assign main_basesoc_uart_tx_fifo_wrport_we = (main_basesoc_uart_tx_fifo_syncfifo_we & (main_basesoc_uart_tx_fifo_syncfifo_writable | main_basesoc_uart_tx_fifo_replace));
assign main_basesoc_uart_tx_fifo_do_read = (main_basesoc_uart_tx_fifo_syncfifo_readable & main_basesoc_uart_tx_fifo_syncfifo_re);
assign main_basesoc_uart_tx_fifo_rdport_adr = main_basesoc_uart_tx_fifo_consume;
assign main_basesoc_uart_tx_fifo_syncfifo_dout = main_basesoc_uart_tx_fifo_rdport_dat_r;
assign main_basesoc_uart_tx_fifo_rdport_re = main_basesoc_uart_tx_fifo_do_read;
assign main_basesoc_uart_tx_fifo_syncfifo_writable = (main_basesoc_uart_tx_fifo_level0 != 5'd16);
assign main_basesoc_uart_tx_fifo_syncfifo_readable = (main_basesoc_uart_tx_fifo_level0 != 1'd0);
assign main_basesoc_uart_rx_fifo_syncfifo_din = {main_basesoc_uart_rx_fifo_fifo_in_last, main_basesoc_uart_rx_fifo_fifo_in_first, main_basesoc_uart_rx_fifo_fifo_in_payload_data};
assign {main_basesoc_uart_rx_fifo_fifo_out_last, main_basesoc_uart_rx_fifo_fifo_out_first, main_basesoc_uart_rx_fifo_fifo_out_payload_data} = main_basesoc_uart_rx_fifo_syncfifo_dout;
assign main_basesoc_uart_rx_fifo_sink_ready = main_basesoc_uart_rx_fifo_syncfifo_writable;
assign main_basesoc_uart_rx_fifo_syncfifo_we = main_basesoc_uart_rx_fifo_sink_valid;
assign main_basesoc_uart_rx_fifo_fifo_in_first = main_basesoc_uart_rx_fifo_sink_first;
assign main_basesoc_uart_rx_fifo_fifo_in_last = main_basesoc_uart_rx_fifo_sink_last;
assign main_basesoc_uart_rx_fifo_fifo_in_payload_data = main_basesoc_uart_rx_fifo_sink_payload_data;
assign main_basesoc_uart_rx_fifo_source_valid = main_basesoc_uart_rx_fifo_readable;
assign main_basesoc_uart_rx_fifo_source_first = main_basesoc_uart_rx_fifo_fifo_out_first;
assign main_basesoc_uart_rx_fifo_source_last = main_basesoc_uart_rx_fifo_fifo_out_last;
assign main_basesoc_uart_rx_fifo_source_payload_data = main_basesoc_uart_rx_fifo_fifo_out_payload_data;
assign main_basesoc_uart_rx_fifo_re = main_basesoc_uart_rx_fifo_source_ready;
assign main_basesoc_uart_rx_fifo_syncfifo_re = (main_basesoc_uart_rx_fifo_syncfifo_readable & ((~main_basesoc_uart_rx_fifo_readable) | main_basesoc_uart_rx_fifo_re));
assign main_basesoc_uart_rx_fifo_level1 = (main_basesoc_uart_rx_fifo_level0 + main_basesoc_uart_rx_fifo_readable);
always @(*) begin
	main_basesoc_uart_rx_fifo_wrport_adr <= 4'd0;
	if (main_basesoc_uart_rx_fifo_replace) begin
		main_basesoc_uart_rx_fifo_wrport_adr <= (main_basesoc_uart_rx_fifo_produce - 1'd1);
	end else begin
		main_basesoc_uart_rx_fifo_wrport_adr <= main_basesoc_uart_rx_fifo_produce;
	end
end
assign main_basesoc_uart_rx_fifo_wrport_dat_w = main_basesoc_uart_rx_fifo_syncfifo_din;
assign main_basesoc_uart_rx_fifo_wrport_we = (main_basesoc_uart_rx_fifo_syncfifo_we & (main_basesoc_uart_rx_fifo_syncfifo_writable | main_basesoc_uart_rx_fifo_replace));
assign main_basesoc_uart_rx_fifo_do_read = (main_basesoc_uart_rx_fifo_syncfifo_readable & main_basesoc_uart_rx_fifo_syncfifo_re);
assign main_basesoc_uart_rx_fifo_rdport_adr = main_basesoc_uart_rx_fifo_consume;
assign main_basesoc_uart_rx_fifo_syncfifo_dout = main_basesoc_uart_rx_fifo_rdport_dat_r;
assign main_basesoc_uart_rx_fifo_rdport_re = main_basesoc_uart_rx_fifo_do_read;
assign main_basesoc_uart_rx_fifo_syncfifo_writable = (main_basesoc_uart_rx_fifo_level0 != 5'd16);
assign main_basesoc_uart_rx_fifo_syncfifo_readable = (main_basesoc_uart_rx_fifo_level0 != 1'd0);
assign main_basesoc_timer_zero_trigger = (main_basesoc_timer_value == 1'd0);
assign main_basesoc_timer_zero0 = main_basesoc_timer_zero_status;
assign main_basesoc_timer_zero1 = main_basesoc_timer_zero_pending;
always @(*) begin
	main_basesoc_timer_zero_clear <= 1'd0;
	if ((main_basesoc_timer_pending_re & main_basesoc_timer_pending_r)) begin
		main_basesoc_timer_zero_clear <= 1'd1;
	end
end
assign main_basesoc_timer_irq = (main_basesoc_timer_pending_status & main_basesoc_timer_enable_storage);
assign main_basesoc_timer_zero_status = main_basesoc_timer_zero_trigger;
assign main_basesoc_crg_main_pll_reset = (~cpu_reset);
assign main_basesoc_crg_pll_ff_reset = ((~main_basesoc_crg_main_pll_locked) | main_basesoc_crg_rst);
assign sys_clk = main_basesoc_crg_s7pll0_clkout_buf;
assign main_basesoc_crg_s7pll1_clkin = main_basesoc_crg_clk;
assign s625_clk = main_basesoc_crg_s7pll1_clkout_buf;
assign main_basesoc_wait = (~main_basesoc_done);
always @(*) begin
	user_led3 <= 1'd0;
	user_led4 <= 1'd0;
	user_led5 <= 1'd0;
	user_led0 <= 1'd0;
	user_led1 <= 1'd0;
	user_led2 <= 1'd0;
	if ((main_basesoc_mode == 1'd1)) begin
		{user_led5, user_led4, user_led3, user_led2, user_led1, user_led0} <= main_basesoc_storage;
	end else begin
		{user_led5, user_led4, user_led3, user_led2, user_led1, user_led0} <= main_basesoc_chaser;
	end
end
assign main_basesoc_done = (main_basesoc_count == 1'd0);
always @(*) begin
	main_basesoc_afe5808a0_dataout <= 112'd0;
	main_basesoc_afe5808a0_dataout[13:0] <= main_basesoc_afe5808a0_serdes0_do;
	main_basesoc_afe5808a0_dataout[27:14] <= main_basesoc_afe5808a0_serdes1_do;
	main_basesoc_afe5808a0_dataout[41:28] <= main_basesoc_afe5808a0_serdes2_do;
	main_basesoc_afe5808a0_dataout[55:42] <= main_basesoc_afe5808a0_serdes3_do;
	main_basesoc_afe5808a0_dataout[69:56] <= main_basesoc_afe5808a0_serdes4_do;
	main_basesoc_afe5808a0_dataout[83:70] <= main_basesoc_afe5808a0_serdes5_do;
	main_basesoc_afe5808a0_dataout[97:84] <= main_basesoc_afe5808a0_serdes6_do;
	main_basesoc_afe5808a0_dataout[111:98] <= main_basesoc_afe5808a0_serdes7_do;
end
assign main_basesoc_afe5808a0_reset = main_basesoc_afe5808a0_rst;
assign main_basesoc_afe5808a0_clkin = main_basesoc_afe5808a0_d_clk;
assign adc0_adc_frame_clk = main_basesoc_afe5808a0_clkout_buf0;
assign adc_0_digital_clk = main_basesoc_afe5808a0_clkout_buf1;
always @(*) begin
	main_basesoc_afe5808a1_dataout <= 112'd0;
	main_basesoc_afe5808a1_dataout[13:0] <= main_basesoc_afe5808a1_serdes8_do;
	main_basesoc_afe5808a1_dataout[27:14] <= main_basesoc_afe5808a1_serdes9_do;
	main_basesoc_afe5808a1_dataout[41:28] <= main_basesoc_afe5808a1_serdes10_do;
	main_basesoc_afe5808a1_dataout[55:42] <= main_basesoc_afe5808a1_serdes11_do;
	main_basesoc_afe5808a1_dataout[69:56] <= main_basesoc_afe5808a1_serdes12_do;
	main_basesoc_afe5808a1_dataout[83:70] <= main_basesoc_afe5808a1_serdes13_do;
	main_basesoc_afe5808a1_dataout[97:84] <= main_basesoc_afe5808a1_serdes14_do;
	main_basesoc_afe5808a1_dataout[111:98] <= main_basesoc_afe5808a1_serdes15_do;
end
assign main_basesoc_afe5808a1_reset = main_basesoc_afe5808a1_rst;
assign main_basesoc_afe5808a1_clkin = main_basesoc_afe5808a1_d_clk;
assign adc1_adc_frame_clk = main_basesoc_afe5808a1_clkout_buf0;
assign adc_1_digital_clk = main_basesoc_afe5808a1_clkout_buf1;
always @(*) begin
	main_basesoc_afe5808a2_dataout <= 112'd0;
	main_basesoc_afe5808a2_dataout[13:0] <= main_basesoc_afe5808a2_serdes16_do;
	main_basesoc_afe5808a2_dataout[27:14] <= main_basesoc_afe5808a2_serdes17_do;
	main_basesoc_afe5808a2_dataout[41:28] <= main_basesoc_afe5808a2_serdes18_do;
	main_basesoc_afe5808a2_dataout[55:42] <= main_basesoc_afe5808a2_serdes19_do;
	main_basesoc_afe5808a2_dataout[69:56] <= main_basesoc_afe5808a2_serdes20_do;
	main_basesoc_afe5808a2_dataout[83:70] <= main_basesoc_afe5808a2_serdes21_do;
	main_basesoc_afe5808a2_dataout[97:84] <= main_basesoc_afe5808a2_serdes22_do;
	main_basesoc_afe5808a2_dataout[111:98] <= main_basesoc_afe5808a2_serdes23_do;
end
assign main_basesoc_afe5808a2_reset = main_basesoc_afe5808a2_rst;
assign main_basesoc_afe5808a2_clkin = main_basesoc_afe5808a2_d_clk;
assign adc2_adc_frame_clk = main_basesoc_afe5808a2_clkout_buf0;
assign adc_2_digital_clk = main_basesoc_afe5808a2_clkout_buf1;
always @(*) begin
	main_basesoc_afe5808a3_dataout <= 112'd0;
	main_basesoc_afe5808a3_dataout[13:0] <= main_basesoc_afe5808a3_serdes24_do;
	main_basesoc_afe5808a3_dataout[27:14] <= main_basesoc_afe5808a3_serdes25_do;
	main_basesoc_afe5808a3_dataout[41:28] <= main_basesoc_afe5808a3_serdes26_do;
	main_basesoc_afe5808a3_dataout[55:42] <= main_basesoc_afe5808a3_serdes27_do;
	main_basesoc_afe5808a3_dataout[69:56] <= main_basesoc_afe5808a3_serdes28_do;
	main_basesoc_afe5808a3_dataout[83:70] <= main_basesoc_afe5808a3_serdes29_do;
	main_basesoc_afe5808a3_dataout[97:84] <= main_basesoc_afe5808a3_serdes30_do;
	main_basesoc_afe5808a3_dataout[111:98] <= main_basesoc_afe5808a3_serdes31_do;
end
assign main_basesoc_afe5808a3_reset = main_basesoc_afe5808a3_rst;
assign main_basesoc_afe5808a3_clkin = main_basesoc_afe5808a3_d_clk;
assign adc3_adc_frame_clk = main_basesoc_afe5808a3_clkout_buf0;
assign adc_3_digital_clk = main_basesoc_afe5808a3_clkout_buf1;
always @(*) begin
	main_basesoc_afe5808a4_dataout <= 112'd0;
	main_basesoc_afe5808a4_dataout[13:0] <= main_basesoc_afe5808a4_serdes32_do;
	main_basesoc_afe5808a4_dataout[27:14] <= main_basesoc_afe5808a4_serdes33_do;
	main_basesoc_afe5808a4_dataout[41:28] <= main_basesoc_afe5808a4_serdes34_do;
	main_basesoc_afe5808a4_dataout[55:42] <= main_basesoc_afe5808a4_serdes35_do;
	main_basesoc_afe5808a4_dataout[69:56] <= main_basesoc_afe5808a4_serdes36_do;
	main_basesoc_afe5808a4_dataout[83:70] <= main_basesoc_afe5808a4_serdes37_do;
	main_basesoc_afe5808a4_dataout[97:84] <= main_basesoc_afe5808a4_serdes38_do;
	main_basesoc_afe5808a4_dataout[111:98] <= main_basesoc_afe5808a4_serdes39_do;
end
assign main_basesoc_afe5808a4_reset = main_basesoc_afe5808a4_rst;
assign main_basesoc_afe5808a4_clkin = main_basesoc_afe5808a4_d_clk;
assign adc4_adc_frame_clk = main_basesoc_afe5808a4_clkout_buf0;
assign adc_4_digital_clk = main_basesoc_afe5808a4_clkout_buf1;
assign main_basesoc_gearbox_14_340_wren = (main_basesoc_gearbox_14_340_buffer_valid & (~main_basesoc_gearbox_14_340_full));
assign main_basesoc_gearbox_14_340_rden1 = (main_basesoc_gearbox_14_340_rden0 & (~main_basesoc_gearbox_14_340_empty1));
assign main_basesoc_gearbox_14_340_rdclk = sys_clk;
assign main_basesoc_gearbox_14_340_wrclk = adc0_adc_frame_clk;
assign main_basesoc_gearbox_14_340_dataout = main_basesoc_gearbox_14_340_do;
assign main_basesoc_gearbox_14_340_empty0 = main_basesoc_gearbox_14_340_empty1;
always @(*) begin
	builder_clockdomainsrenamer5_next_state <= 3'd0;
	main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_340_cnt_rst0_clockdomainsrenamer0_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_340_cnt_rst0_clockdomainsrenamer0_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_340_rst_clockdomainsrenamer0_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_340_rst_clockdomainsrenamer0_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_340_fifo_0_ready_clockdomainsrenamer0_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_340_fifo_0_ready_clockdomainsrenamer0_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_340_contador_clockdomainsrenamer0_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_340_contador_clockdomainsrenamer0_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_340_contador6_clockdomainsrenamer0_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_340_contador6_clockdomainsrenamer0_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer5_next_state <= builder_clockdomainsrenamer5_state;
	case (builder_clockdomainsrenamer5_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_340_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_340_rst_clockdomainsrenamer0_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_340_rst_clockdomainsrenamer0_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_340_rst_clockdomainsrenamer0_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_340_rst_clockdomainsrenamer0_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_340_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_340_fifo_0_ready_clockdomainsrenamer0_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_340_fifo_0_ready_clockdomainsrenamer0_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer5_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_340_cnt_rst0_clockdomainsrenamer0_next_value0 <= (main_basesoc_gearbox_14_340_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_340_cnt_rst0_clockdomainsrenamer0_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_340_enable) begin
				main_basesoc_gearbox_14_340_contador_clockdomainsrenamer0_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_340_contador_clockdomainsrenamer0_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_340_contador6_clockdomainsrenamer0_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_340_contador6_clockdomainsrenamer0_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_340_datain);
				main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer5_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_340_contador_clockdomainsrenamer0_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_340_contador_clockdomainsrenamer0_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_340_contador6_clockdomainsrenamer0_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_340_contador6_clockdomainsrenamer0_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value6 <= 1'd0;
			main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer5_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value6 <= 1'd0;
			main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer5_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value6 <= (1'd0 | main_basesoc_gearbox_14_340_datain);
			main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer5_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_340_word_counter >= (9'd320 | main_basesoc_gearbox_14_340_waveform_ready0))) begin
				main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer5_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_340_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value7 <= (main_basesoc_gearbox_14_340_word_counter + 1'd1);
					main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_340_datain);
					main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value7 <= (main_basesoc_gearbox_14_340_word_counter + 1'd1);
					main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value6 <= (1'd0 | main_basesoc_gearbox_14_340_datain);
					main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_340_empty1 | (~main_basesoc_gearbox_14_340_waveform_ready0))) begin
				builder_clockdomainsrenamer5_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_340_rderr) begin
					main_basesoc_gearbox_14_340_fifo_0_ready_clockdomainsrenamer0_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_340_fifo_0_ready_clockdomainsrenamer0_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer5_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_340_cnt_rst0_clockdomainsrenamer0_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_340_cnt_rst0_clockdomainsrenamer0_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer5_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_341_wren = (main_basesoc_gearbox_14_341_buffer_valid & (~main_basesoc_gearbox_14_341_full));
assign main_basesoc_gearbox_14_341_rden1 = (main_basesoc_gearbox_14_341_rden0 & (~main_basesoc_gearbox_14_341_empty1));
assign main_basesoc_gearbox_14_341_rdclk = sys_clk;
assign main_basesoc_gearbox_14_341_wrclk = adc0_adc_frame_clk;
assign main_basesoc_gearbox_14_341_dataout = main_basesoc_gearbox_14_341_do;
assign main_basesoc_gearbox_14_341_empty0 = main_basesoc_gearbox_14_341_empty1;
always @(*) begin
	main_basesoc_gearbox_14_341_fifo_0_ready_clockdomainsrenamer1_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_341_fifo_0_ready_clockdomainsrenamer1_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_341_contador_clockdomainsrenamer1_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_341_contador_clockdomainsrenamer1_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_341_contador6_clockdomainsrenamer1_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_341_contador6_clockdomainsrenamer1_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer6_next_state <= 3'd0;
	main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_341_cnt_rst0_clockdomainsrenamer1_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_341_cnt_rst0_clockdomainsrenamer1_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_341_rst_clockdomainsrenamer1_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_341_rst_clockdomainsrenamer1_next_value_ce1 <= 1'd0;
	builder_clockdomainsrenamer6_next_state <= builder_clockdomainsrenamer6_state;
	case (builder_clockdomainsrenamer6_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_341_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_341_rst_clockdomainsrenamer1_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_341_rst_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_341_rst_clockdomainsrenamer1_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_341_rst_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_341_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_341_fifo_0_ready_clockdomainsrenamer1_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_341_fifo_0_ready_clockdomainsrenamer1_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer6_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_341_cnt_rst0_clockdomainsrenamer1_next_value0 <= (main_basesoc_gearbox_14_341_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_341_cnt_rst0_clockdomainsrenamer1_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_341_enable) begin
				main_basesoc_gearbox_14_341_contador_clockdomainsrenamer1_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_341_contador_clockdomainsrenamer1_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_341_contador6_clockdomainsrenamer1_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_341_contador6_clockdomainsrenamer1_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_341_datain);
				main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer6_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_341_contador_clockdomainsrenamer1_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_341_contador_clockdomainsrenamer1_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_341_contador6_clockdomainsrenamer1_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_341_contador6_clockdomainsrenamer1_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value6 <= 1'd0;
			main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer6_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value6 <= 1'd1;
			main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer6_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value6 <= (1'd0 | main_basesoc_gearbox_14_341_datain);
			main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer6_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_341_word_counter >= (9'd320 | main_basesoc_gearbox_14_341_waveform_ready0))) begin
				main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer6_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_341_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value7 <= (main_basesoc_gearbox_14_341_word_counter + 1'd1);
					main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_341_datain);
					main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value7 <= (main_basesoc_gearbox_14_341_word_counter + 1'd1);
					main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value6 <= (1'd0 | main_basesoc_gearbox_14_341_datain);
					main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_341_empty1 | (~main_basesoc_gearbox_14_341_waveform_ready0))) begin
				builder_clockdomainsrenamer6_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_341_rderr) begin
					main_basesoc_gearbox_14_341_fifo_0_ready_clockdomainsrenamer1_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_341_fifo_0_ready_clockdomainsrenamer1_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer6_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_341_cnt_rst0_clockdomainsrenamer1_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_341_cnt_rst0_clockdomainsrenamer1_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer6_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_342_wren = (main_basesoc_gearbox_14_342_buffer_valid & (~main_basesoc_gearbox_14_342_full));
assign main_basesoc_gearbox_14_342_rden1 = (main_basesoc_gearbox_14_342_rden0 & (~main_basesoc_gearbox_14_342_empty1));
assign main_basesoc_gearbox_14_342_rdclk = sys_clk;
assign main_basesoc_gearbox_14_342_wrclk = adc0_adc_frame_clk;
assign main_basesoc_gearbox_14_342_dataout = main_basesoc_gearbox_14_342_do;
assign main_basesoc_gearbox_14_342_empty0 = main_basesoc_gearbox_14_342_empty1;
always @(*) begin
	main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value_ce6 <= 1'd0;
	main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value7 <= 10'd0;
	builder_clockdomainsrenamer7_next_state <= 3'd0;
	main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_342_cnt_rst0_clockdomainsrenamer2_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_342_cnt_rst0_clockdomainsrenamer2_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_342_rst_clockdomainsrenamer2_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_342_rst_clockdomainsrenamer2_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_342_fifo_0_ready_clockdomainsrenamer2_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_342_fifo_0_ready_clockdomainsrenamer2_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_342_contador_clockdomainsrenamer2_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_342_contador_clockdomainsrenamer2_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_342_contador6_clockdomainsrenamer2_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_342_contador6_clockdomainsrenamer2_next_value_ce4 <= 1'd0;
	builder_clockdomainsrenamer7_next_state <= builder_clockdomainsrenamer7_state;
	case (builder_clockdomainsrenamer7_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_342_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_342_rst_clockdomainsrenamer2_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_342_rst_clockdomainsrenamer2_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_342_rst_clockdomainsrenamer2_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_342_rst_clockdomainsrenamer2_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_342_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_342_fifo_0_ready_clockdomainsrenamer2_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_342_fifo_0_ready_clockdomainsrenamer2_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer7_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_342_cnt_rst0_clockdomainsrenamer2_next_value0 <= (main_basesoc_gearbox_14_342_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_342_cnt_rst0_clockdomainsrenamer2_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_342_enable) begin
				main_basesoc_gearbox_14_342_contador_clockdomainsrenamer2_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_342_contador_clockdomainsrenamer2_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_342_contador6_clockdomainsrenamer2_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_342_contador6_clockdomainsrenamer2_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_342_datain);
				main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer7_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_342_contador_clockdomainsrenamer2_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_342_contador_clockdomainsrenamer2_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_342_contador6_clockdomainsrenamer2_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_342_contador6_clockdomainsrenamer2_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value6 <= 1'd0;
			main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer7_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value6 <= 2'd2;
			main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer7_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value6 <= (1'd0 | main_basesoc_gearbox_14_342_datain);
			main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer7_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_342_word_counter >= (9'd320 | main_basesoc_gearbox_14_342_waveform_ready0))) begin
				main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer7_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_342_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value7 <= (main_basesoc_gearbox_14_342_word_counter + 1'd1);
					main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_342_datain);
					main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value7 <= (main_basesoc_gearbox_14_342_word_counter + 1'd1);
					main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value6 <= (1'd0 | main_basesoc_gearbox_14_342_datain);
					main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_342_empty1 | (~main_basesoc_gearbox_14_342_waveform_ready0))) begin
				builder_clockdomainsrenamer7_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_342_rderr) begin
					main_basesoc_gearbox_14_342_fifo_0_ready_clockdomainsrenamer2_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_342_fifo_0_ready_clockdomainsrenamer2_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer7_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_342_cnt_rst0_clockdomainsrenamer2_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_342_cnt_rst0_clockdomainsrenamer2_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer7_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_343_wren = (main_basesoc_gearbox_14_343_buffer_valid & (~main_basesoc_gearbox_14_343_full));
assign main_basesoc_gearbox_14_343_rden1 = (main_basesoc_gearbox_14_343_rden0 & (~main_basesoc_gearbox_14_343_empty1));
assign main_basesoc_gearbox_14_343_rdclk = sys_clk;
assign main_basesoc_gearbox_14_343_wrclk = adc0_adc_frame_clk;
assign main_basesoc_gearbox_14_343_dataout = main_basesoc_gearbox_14_343_do;
assign main_basesoc_gearbox_14_343_empty0 = main_basesoc_gearbox_14_343_empty1;
always @(*) begin
	builder_clockdomainsrenamer8_next_state <= 3'd0;
	main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_343_cnt_rst0_clockdomainsrenamer3_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_343_cnt_rst0_clockdomainsrenamer3_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_343_rst_clockdomainsrenamer3_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_343_rst_clockdomainsrenamer3_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_343_fifo_0_ready_clockdomainsrenamer3_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_343_fifo_0_ready_clockdomainsrenamer3_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_343_contador_clockdomainsrenamer3_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_343_contador_clockdomainsrenamer3_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_343_contador6_clockdomainsrenamer3_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_343_contador6_clockdomainsrenamer3_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer8_next_state <= builder_clockdomainsrenamer8_state;
	case (builder_clockdomainsrenamer8_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_343_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_343_rst_clockdomainsrenamer3_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_343_rst_clockdomainsrenamer3_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_343_rst_clockdomainsrenamer3_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_343_rst_clockdomainsrenamer3_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_343_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_343_fifo_0_ready_clockdomainsrenamer3_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_343_fifo_0_ready_clockdomainsrenamer3_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer8_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_343_cnt_rst0_clockdomainsrenamer3_next_value0 <= (main_basesoc_gearbox_14_343_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_343_cnt_rst0_clockdomainsrenamer3_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_343_enable) begin
				main_basesoc_gearbox_14_343_contador_clockdomainsrenamer3_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_343_contador_clockdomainsrenamer3_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_343_contador6_clockdomainsrenamer3_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_343_contador6_clockdomainsrenamer3_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_343_datain);
				main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer8_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_343_contador_clockdomainsrenamer3_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_343_contador_clockdomainsrenamer3_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_343_contador6_clockdomainsrenamer3_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_343_contador6_clockdomainsrenamer3_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value6 <= 1'd0;
			main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer8_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value6 <= 2'd3;
			main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer8_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value6 <= (1'd0 | main_basesoc_gearbox_14_343_datain);
			main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer8_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_343_word_counter >= (9'd320 | main_basesoc_gearbox_14_343_waveform_ready0))) begin
				main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer8_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_343_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value7 <= (main_basesoc_gearbox_14_343_word_counter + 1'd1);
					main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_343_datain);
					main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value7 <= (main_basesoc_gearbox_14_343_word_counter + 1'd1);
					main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value6 <= (1'd0 | main_basesoc_gearbox_14_343_datain);
					main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_343_empty1 | (~main_basesoc_gearbox_14_343_waveform_ready0))) begin
				builder_clockdomainsrenamer8_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_343_rderr) begin
					main_basesoc_gearbox_14_343_fifo_0_ready_clockdomainsrenamer3_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_343_fifo_0_ready_clockdomainsrenamer3_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer8_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_343_cnt_rst0_clockdomainsrenamer3_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_343_cnt_rst0_clockdomainsrenamer3_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer8_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_344_wren = (main_basesoc_gearbox_14_344_buffer_valid & (~main_basesoc_gearbox_14_344_full));
assign main_basesoc_gearbox_14_344_rden1 = (main_basesoc_gearbox_14_344_rden0 & (~main_basesoc_gearbox_14_344_empty1));
assign main_basesoc_gearbox_14_344_rdclk = sys_clk;
assign main_basesoc_gearbox_14_344_wrclk = adc0_adc_frame_clk;
assign main_basesoc_gearbox_14_344_dataout = main_basesoc_gearbox_14_344_do;
assign main_basesoc_gearbox_14_344_empty0 = main_basesoc_gearbox_14_344_empty1;
always @(*) begin
	main_basesoc_gearbox_14_344_fifo_0_ready_clockdomainsrenamer4_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_344_contador_clockdomainsrenamer4_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_344_contador_clockdomainsrenamer4_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_344_contador6_clockdomainsrenamer4_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_344_contador6_clockdomainsrenamer4_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer9_next_state <= 3'd0;
	main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_344_cnt_rst0_clockdomainsrenamer4_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_344_cnt_rst0_clockdomainsrenamer4_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_344_rst_clockdomainsrenamer4_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_344_rst_clockdomainsrenamer4_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_344_fifo_0_ready_clockdomainsrenamer4_next_value2 <= 1'd0;
	builder_clockdomainsrenamer9_next_state <= builder_clockdomainsrenamer9_state;
	case (builder_clockdomainsrenamer9_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_344_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_344_rst_clockdomainsrenamer4_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_344_rst_clockdomainsrenamer4_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_344_rst_clockdomainsrenamer4_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_344_rst_clockdomainsrenamer4_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_344_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_344_fifo_0_ready_clockdomainsrenamer4_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_344_fifo_0_ready_clockdomainsrenamer4_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer9_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_344_cnt_rst0_clockdomainsrenamer4_next_value0 <= (main_basesoc_gearbox_14_344_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_344_cnt_rst0_clockdomainsrenamer4_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_344_enable) begin
				main_basesoc_gearbox_14_344_contador_clockdomainsrenamer4_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_344_contador_clockdomainsrenamer4_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_344_contador6_clockdomainsrenamer4_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_344_contador6_clockdomainsrenamer4_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_344_datain);
				main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer9_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_344_contador_clockdomainsrenamer4_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_344_contador_clockdomainsrenamer4_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_344_contador6_clockdomainsrenamer4_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_344_contador6_clockdomainsrenamer4_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value6 <= 1'd0;
			main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer9_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value6 <= 3'd4;
			main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer9_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value6 <= (1'd0 | main_basesoc_gearbox_14_344_datain);
			main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer9_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_344_word_counter >= (9'd320 | main_basesoc_gearbox_14_344_waveform_ready0))) begin
				main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer9_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_344_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value7 <= (main_basesoc_gearbox_14_344_word_counter + 1'd1);
					main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_344_datain);
					main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value7 <= (main_basesoc_gearbox_14_344_word_counter + 1'd1);
					main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value6 <= (1'd0 | main_basesoc_gearbox_14_344_datain);
					main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_344_empty1 | (~main_basesoc_gearbox_14_344_waveform_ready0))) begin
				builder_clockdomainsrenamer9_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_344_rderr) begin
					main_basesoc_gearbox_14_344_fifo_0_ready_clockdomainsrenamer4_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_344_fifo_0_ready_clockdomainsrenamer4_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer9_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_344_cnt_rst0_clockdomainsrenamer4_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_344_cnt_rst0_clockdomainsrenamer4_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer9_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_345_wren = (main_basesoc_gearbox_14_345_buffer_valid & (~main_basesoc_gearbox_14_345_full));
assign main_basesoc_gearbox_14_345_rden1 = (main_basesoc_gearbox_14_345_rden0 & (~main_basesoc_gearbox_14_345_empty1));
assign main_basesoc_gearbox_14_345_rdclk = sys_clk;
assign main_basesoc_gearbox_14_345_wrclk = adc0_adc_frame_clk;
assign main_basesoc_gearbox_14_345_dataout = main_basesoc_gearbox_14_345_do;
assign main_basesoc_gearbox_14_345_empty0 = main_basesoc_gearbox_14_345_empty1;
always @(*) begin
	main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer10_next_state <= 3'd0;
	main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_345_cnt_rst0_clockdomainsrenamer5_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_345_cnt_rst0_clockdomainsrenamer5_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_345_rst_clockdomainsrenamer5_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_345_rst_clockdomainsrenamer5_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_345_fifo_0_ready_clockdomainsrenamer5_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_345_fifo_0_ready_clockdomainsrenamer5_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_345_contador_clockdomainsrenamer5_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_345_contador_clockdomainsrenamer5_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_345_contador6_clockdomainsrenamer5_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_345_contador6_clockdomainsrenamer5_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value_ce5 <= 1'd0;
	builder_clockdomainsrenamer10_next_state <= builder_clockdomainsrenamer10_state;
	case (builder_clockdomainsrenamer10_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_345_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_345_rst_clockdomainsrenamer5_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_345_rst_clockdomainsrenamer5_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_345_rst_clockdomainsrenamer5_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_345_rst_clockdomainsrenamer5_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_345_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_345_fifo_0_ready_clockdomainsrenamer5_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_345_fifo_0_ready_clockdomainsrenamer5_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer10_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_345_cnt_rst0_clockdomainsrenamer5_next_value0 <= (main_basesoc_gearbox_14_345_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_345_cnt_rst0_clockdomainsrenamer5_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_345_enable) begin
				main_basesoc_gearbox_14_345_contador_clockdomainsrenamer5_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_345_contador_clockdomainsrenamer5_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_345_contador6_clockdomainsrenamer5_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_345_contador6_clockdomainsrenamer5_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_345_datain);
				main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer10_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_345_contador_clockdomainsrenamer5_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_345_contador_clockdomainsrenamer5_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_345_contador6_clockdomainsrenamer5_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_345_contador6_clockdomainsrenamer5_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value6 <= 1'd0;
			main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer10_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value6 <= 3'd5;
			main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer10_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value6 <= (1'd0 | main_basesoc_gearbox_14_345_datain);
			main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer10_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_345_word_counter >= (9'd320 | main_basesoc_gearbox_14_345_waveform_ready0))) begin
				main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer10_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_345_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value7 <= (main_basesoc_gearbox_14_345_word_counter + 1'd1);
					main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_345_datain);
					main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value7 <= (main_basesoc_gearbox_14_345_word_counter + 1'd1);
					main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value6 <= (1'd0 | main_basesoc_gearbox_14_345_datain);
					main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_345_empty1 | (~main_basesoc_gearbox_14_345_waveform_ready0))) begin
				builder_clockdomainsrenamer10_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_345_rderr) begin
					main_basesoc_gearbox_14_345_fifo_0_ready_clockdomainsrenamer5_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_345_fifo_0_ready_clockdomainsrenamer5_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer10_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_345_cnt_rst0_clockdomainsrenamer5_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_345_cnt_rst0_clockdomainsrenamer5_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer10_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_346_wren = (main_basesoc_gearbox_14_346_buffer_valid & (~main_basesoc_gearbox_14_346_full));
assign main_basesoc_gearbox_14_346_rden1 = (main_basesoc_gearbox_14_346_rden0 & (~main_basesoc_gearbox_14_346_empty1));
assign main_basesoc_gearbox_14_346_rdclk = sys_clk;
assign main_basesoc_gearbox_14_346_wrclk = adc0_adc_frame_clk;
assign main_basesoc_gearbox_14_346_dataout = main_basesoc_gearbox_14_346_do;
assign main_basesoc_gearbox_14_346_empty0 = main_basesoc_gearbox_14_346_empty1;
always @(*) begin
	builder_clockdomainsrenamer11_next_state <= 3'd0;
	main_basesoc_gearbox_14_346_rst_clockdomainsrenamer6_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_346_rst_clockdomainsrenamer6_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_346_cnt_rst0_clockdomainsrenamer6_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_346_fifo_0_ready_clockdomainsrenamer6_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_346_fifo_0_ready_clockdomainsrenamer6_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_346_contador_clockdomainsrenamer6_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_346_contador_clockdomainsrenamer6_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_346_contador6_clockdomainsrenamer6_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_346_contador6_clockdomainsrenamer6_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value_ce6 <= 1'd0;
	main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_346_cnt_rst0_clockdomainsrenamer6_next_value_ce0 <= 1'd0;
	builder_clockdomainsrenamer11_next_state <= builder_clockdomainsrenamer11_state;
	case (builder_clockdomainsrenamer11_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_346_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_346_rst_clockdomainsrenamer6_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_346_rst_clockdomainsrenamer6_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_346_rst_clockdomainsrenamer6_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_346_rst_clockdomainsrenamer6_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_346_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_346_fifo_0_ready_clockdomainsrenamer6_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_346_fifo_0_ready_clockdomainsrenamer6_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer11_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_346_cnt_rst0_clockdomainsrenamer6_next_value0 <= (main_basesoc_gearbox_14_346_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_346_cnt_rst0_clockdomainsrenamer6_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_346_enable) begin
				main_basesoc_gearbox_14_346_contador_clockdomainsrenamer6_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_346_contador_clockdomainsrenamer6_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_346_contador6_clockdomainsrenamer6_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_346_contador6_clockdomainsrenamer6_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_346_datain);
				main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer11_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_346_contador_clockdomainsrenamer6_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_346_contador_clockdomainsrenamer6_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_346_contador6_clockdomainsrenamer6_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_346_contador6_clockdomainsrenamer6_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value6 <= 1'd0;
			main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer11_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value6 <= 3'd6;
			main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer11_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value6 <= (1'd0 | main_basesoc_gearbox_14_346_datain);
			main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer11_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_346_word_counter >= (9'd320 | main_basesoc_gearbox_14_346_waveform_ready0))) begin
				main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer11_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_346_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value7 <= (main_basesoc_gearbox_14_346_word_counter + 1'd1);
					main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_346_datain);
					main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value7 <= (main_basesoc_gearbox_14_346_word_counter + 1'd1);
					main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value6 <= (1'd0 | main_basesoc_gearbox_14_346_datain);
					main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_346_empty1 | (~main_basesoc_gearbox_14_346_waveform_ready0))) begin
				builder_clockdomainsrenamer11_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_346_rderr) begin
					main_basesoc_gearbox_14_346_fifo_0_ready_clockdomainsrenamer6_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_346_fifo_0_ready_clockdomainsrenamer6_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer11_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_346_cnt_rst0_clockdomainsrenamer6_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_346_cnt_rst0_clockdomainsrenamer6_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer11_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_347_wren = (main_basesoc_gearbox_14_347_buffer_valid & (~main_basesoc_gearbox_14_347_full));
assign main_basesoc_gearbox_14_347_rden1 = (main_basesoc_gearbox_14_347_rden0 & (~main_basesoc_gearbox_14_347_empty1));
assign main_basesoc_gearbox_14_347_rdclk = sys_clk;
assign main_basesoc_gearbox_14_347_wrclk = adc0_adc_frame_clk;
assign main_basesoc_gearbox_14_347_dataout = main_basesoc_gearbox_14_347_do;
assign main_basesoc_gearbox_14_347_empty0 = main_basesoc_gearbox_14_347_empty1;
always @(*) begin
	main_basesoc_gearbox_14_347_contador_clockdomainsrenamer7_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_347_contador6_clockdomainsrenamer7_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_347_contador6_clockdomainsrenamer7_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer12_next_state <= 3'd0;
	main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_347_cnt_rst0_clockdomainsrenamer7_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_347_cnt_rst0_clockdomainsrenamer7_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_347_rst_clockdomainsrenamer7_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_347_rst_clockdomainsrenamer7_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_347_fifo_0_ready_clockdomainsrenamer7_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_347_fifo_0_ready_clockdomainsrenamer7_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_347_contador_clockdomainsrenamer7_next_value3 <= 4'd0;
	builder_clockdomainsrenamer12_next_state <= builder_clockdomainsrenamer12_state;
	case (builder_clockdomainsrenamer12_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_347_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_347_rst_clockdomainsrenamer7_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_347_rst_clockdomainsrenamer7_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_347_rst_clockdomainsrenamer7_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_347_rst_clockdomainsrenamer7_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_347_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_347_fifo_0_ready_clockdomainsrenamer7_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_347_fifo_0_ready_clockdomainsrenamer7_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer12_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_347_cnt_rst0_clockdomainsrenamer7_next_value0 <= (main_basesoc_gearbox_14_347_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_347_cnt_rst0_clockdomainsrenamer7_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_347_enable) begin
				main_basesoc_gearbox_14_347_contador_clockdomainsrenamer7_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_347_contador_clockdomainsrenamer7_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_347_contador6_clockdomainsrenamer7_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_347_contador6_clockdomainsrenamer7_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_347_datain);
				main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer12_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_347_contador_clockdomainsrenamer7_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_347_contador_clockdomainsrenamer7_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_347_contador6_clockdomainsrenamer7_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_347_contador6_clockdomainsrenamer7_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value6 <= 1'd0;
			main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer12_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value6 <= 3'd7;
			main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer12_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value6 <= (1'd0 | main_basesoc_gearbox_14_347_datain);
			main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer12_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_347_word_counter >= (9'd320 | main_basesoc_gearbox_14_347_waveform_ready0))) begin
				main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer12_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_347_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value7 <= (main_basesoc_gearbox_14_347_word_counter + 1'd1);
					main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_347_datain);
					main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value7 <= (main_basesoc_gearbox_14_347_word_counter + 1'd1);
					main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value6 <= (1'd0 | main_basesoc_gearbox_14_347_datain);
					main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_347_empty1 | (~main_basesoc_gearbox_14_347_waveform_ready0))) begin
				builder_clockdomainsrenamer12_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_347_rderr) begin
					main_basesoc_gearbox_14_347_fifo_0_ready_clockdomainsrenamer7_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_347_fifo_0_ready_clockdomainsrenamer7_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer12_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_347_cnt_rst0_clockdomainsrenamer7_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_347_cnt_rst0_clockdomainsrenamer7_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer12_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_348_wren = (main_basesoc_gearbox_14_348_buffer_valid & (~main_basesoc_gearbox_14_348_full));
assign main_basesoc_gearbox_14_348_rden1 = (main_basesoc_gearbox_14_348_rden0 & (~main_basesoc_gearbox_14_348_empty1));
assign main_basesoc_gearbox_14_348_rdclk = sys_clk;
assign main_basesoc_gearbox_14_348_wrclk = adc1_adc_frame_clk;
assign main_basesoc_gearbox_14_348_dataout = main_basesoc_gearbox_14_348_do;
assign main_basesoc_gearbox_14_348_empty0 = main_basesoc_gearbox_14_348_empty1;
always @(*) begin
	builder_clockdomainsrenamer13_next_state <= 3'd0;
	main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_348_cnt_rst0_clockdomainsrenamer8_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_348_cnt_rst0_clockdomainsrenamer8_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_348_rst_clockdomainsrenamer8_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_348_rst_clockdomainsrenamer8_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_348_fifo_0_ready_clockdomainsrenamer8_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_348_fifo_0_ready_clockdomainsrenamer8_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_348_contador_clockdomainsrenamer8_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_348_contador_clockdomainsrenamer8_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_348_contador6_clockdomainsrenamer8_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_348_contador6_clockdomainsrenamer8_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer13_next_state <= builder_clockdomainsrenamer13_state;
	case (builder_clockdomainsrenamer13_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_348_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_348_rst_clockdomainsrenamer8_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_348_rst_clockdomainsrenamer8_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_348_rst_clockdomainsrenamer8_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_348_rst_clockdomainsrenamer8_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_348_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_348_fifo_0_ready_clockdomainsrenamer8_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_348_fifo_0_ready_clockdomainsrenamer8_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer13_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_348_cnt_rst0_clockdomainsrenamer8_next_value0 <= (main_basesoc_gearbox_14_348_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_348_cnt_rst0_clockdomainsrenamer8_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_348_enable) begin
				main_basesoc_gearbox_14_348_contador_clockdomainsrenamer8_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_348_contador_clockdomainsrenamer8_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_348_contador6_clockdomainsrenamer8_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_348_contador6_clockdomainsrenamer8_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_348_datain);
				main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer13_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_348_contador_clockdomainsrenamer8_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_348_contador_clockdomainsrenamer8_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_348_contador6_clockdomainsrenamer8_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_348_contador6_clockdomainsrenamer8_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value6 <= 1'd1;
			main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer13_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value6 <= 4'd8;
			main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer13_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value6 <= (1'd0 | main_basesoc_gearbox_14_348_datain);
			main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer13_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_348_word_counter >= (9'd320 | main_basesoc_gearbox_14_348_waveform_ready0))) begin
				main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer13_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_348_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value7 <= (main_basesoc_gearbox_14_348_word_counter + 1'd1);
					main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_348_datain);
					main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value7 <= (main_basesoc_gearbox_14_348_word_counter + 1'd1);
					main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value6 <= (1'd0 | main_basesoc_gearbox_14_348_datain);
					main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_348_empty1 | (~main_basesoc_gearbox_14_348_waveform_ready0))) begin
				builder_clockdomainsrenamer13_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_348_rderr) begin
					main_basesoc_gearbox_14_348_fifo_0_ready_clockdomainsrenamer8_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_348_fifo_0_ready_clockdomainsrenamer8_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer13_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_348_cnt_rst0_clockdomainsrenamer8_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_348_cnt_rst0_clockdomainsrenamer8_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer13_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_349_wren = (main_basesoc_gearbox_14_349_buffer_valid & (~main_basesoc_gearbox_14_349_full));
assign main_basesoc_gearbox_14_349_rden1 = (main_basesoc_gearbox_14_349_rden0 & (~main_basesoc_gearbox_14_349_empty1));
assign main_basesoc_gearbox_14_349_rdclk = sys_clk;
assign main_basesoc_gearbox_14_349_wrclk = adc1_adc_frame_clk;
assign main_basesoc_gearbox_14_349_dataout = main_basesoc_gearbox_14_349_do;
assign main_basesoc_gearbox_14_349_empty0 = main_basesoc_gearbox_14_349_empty1;
always @(*) begin
	main_basesoc_gearbox_14_349_fifo_0_ready_clockdomainsrenamer9_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_349_fifo_0_ready_clockdomainsrenamer9_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_349_contador_clockdomainsrenamer9_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_349_contador_clockdomainsrenamer9_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_349_contador6_clockdomainsrenamer9_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_349_contador6_clockdomainsrenamer9_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer14_next_state <= 3'd0;
	main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_349_cnt_rst0_clockdomainsrenamer9_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_349_cnt_rst0_clockdomainsrenamer9_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_349_rst_clockdomainsrenamer9_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_349_rst_clockdomainsrenamer9_next_value_ce1 <= 1'd0;
	builder_clockdomainsrenamer14_next_state <= builder_clockdomainsrenamer14_state;
	case (builder_clockdomainsrenamer14_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_349_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_349_rst_clockdomainsrenamer9_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_349_rst_clockdomainsrenamer9_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_349_rst_clockdomainsrenamer9_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_349_rst_clockdomainsrenamer9_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_349_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_349_fifo_0_ready_clockdomainsrenamer9_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_349_fifo_0_ready_clockdomainsrenamer9_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer14_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_349_cnt_rst0_clockdomainsrenamer9_next_value0 <= (main_basesoc_gearbox_14_349_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_349_cnt_rst0_clockdomainsrenamer9_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_349_enable) begin
				main_basesoc_gearbox_14_349_contador_clockdomainsrenamer9_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_349_contador_clockdomainsrenamer9_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_349_contador6_clockdomainsrenamer9_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_349_contador6_clockdomainsrenamer9_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_349_datain);
				main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer14_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_349_contador_clockdomainsrenamer9_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_349_contador_clockdomainsrenamer9_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_349_contador6_clockdomainsrenamer9_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_349_contador6_clockdomainsrenamer9_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value6 <= 1'd1;
			main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer14_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value6 <= 4'd9;
			main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer14_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value6 <= (1'd0 | main_basesoc_gearbox_14_349_datain);
			main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer14_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_349_word_counter >= (9'd320 | main_basesoc_gearbox_14_349_waveform_ready0))) begin
				main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer14_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_349_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value7 <= (main_basesoc_gearbox_14_349_word_counter + 1'd1);
					main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_349_datain);
					main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value7 <= (main_basesoc_gearbox_14_349_word_counter + 1'd1);
					main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value6 <= (1'd0 | main_basesoc_gearbox_14_349_datain);
					main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_349_empty1 | (~main_basesoc_gearbox_14_349_waveform_ready0))) begin
				builder_clockdomainsrenamer14_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_349_rderr) begin
					main_basesoc_gearbox_14_349_fifo_0_ready_clockdomainsrenamer9_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_349_fifo_0_ready_clockdomainsrenamer9_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer14_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_349_cnt_rst0_clockdomainsrenamer9_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_349_cnt_rst0_clockdomainsrenamer9_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer14_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3410_wren = (main_basesoc_gearbox_14_3410_buffer_valid & (~main_basesoc_gearbox_14_3410_full));
assign main_basesoc_gearbox_14_3410_rden1 = (main_basesoc_gearbox_14_3410_rden0 & (~main_basesoc_gearbox_14_3410_empty1));
assign main_basesoc_gearbox_14_3410_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3410_wrclk = adc1_adc_frame_clk;
assign main_basesoc_gearbox_14_3410_dataout = main_basesoc_gearbox_14_3410_do;
assign main_basesoc_gearbox_14_3410_empty0 = main_basesoc_gearbox_14_3410_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value_ce6 <= 1'd0;
	main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value7 <= 10'd0;
	builder_clockdomainsrenamer15_next_state <= 3'd0;
	main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3410_cnt_rst0_clockdomainsrenamer10_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3410_cnt_rst0_clockdomainsrenamer10_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3410_rst_clockdomainsrenamer10_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3410_rst_clockdomainsrenamer10_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3410_fifo_0_ready_clockdomainsrenamer10_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3410_fifo_0_ready_clockdomainsrenamer10_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3410_contador_clockdomainsrenamer10_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3410_contador_clockdomainsrenamer10_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3410_contador6_clockdomainsrenamer10_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3410_contador6_clockdomainsrenamer10_next_value_ce4 <= 1'd0;
	builder_clockdomainsrenamer15_next_state <= builder_clockdomainsrenamer15_state;
	case (builder_clockdomainsrenamer15_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3410_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3410_rst_clockdomainsrenamer10_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3410_rst_clockdomainsrenamer10_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3410_rst_clockdomainsrenamer10_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3410_rst_clockdomainsrenamer10_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3410_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3410_fifo_0_ready_clockdomainsrenamer10_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3410_fifo_0_ready_clockdomainsrenamer10_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer15_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3410_cnt_rst0_clockdomainsrenamer10_next_value0 <= (main_basesoc_gearbox_14_3410_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3410_cnt_rst0_clockdomainsrenamer10_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3410_enable) begin
				main_basesoc_gearbox_14_3410_contador_clockdomainsrenamer10_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3410_contador_clockdomainsrenamer10_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3410_contador6_clockdomainsrenamer10_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3410_contador6_clockdomainsrenamer10_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3410_datain);
				main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer15_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3410_contador_clockdomainsrenamer10_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3410_contador_clockdomainsrenamer10_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3410_contador6_clockdomainsrenamer10_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3410_contador6_clockdomainsrenamer10_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value6 <= 1'd1;
			main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer15_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value6 <= 4'd10;
			main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer15_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3410_datain);
			main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer15_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3410_word_counter >= (9'd320 | main_basesoc_gearbox_14_3410_waveform_ready0))) begin
				main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer15_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3410_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value7 <= (main_basesoc_gearbox_14_3410_word_counter + 1'd1);
					main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3410_datain);
					main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value7 <= (main_basesoc_gearbox_14_3410_word_counter + 1'd1);
					main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3410_datain);
					main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3410_empty1 | (~main_basesoc_gearbox_14_3410_waveform_ready0))) begin
				builder_clockdomainsrenamer15_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3410_rderr) begin
					main_basesoc_gearbox_14_3410_fifo_0_ready_clockdomainsrenamer10_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3410_fifo_0_ready_clockdomainsrenamer10_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer15_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3410_cnt_rst0_clockdomainsrenamer10_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3410_cnt_rst0_clockdomainsrenamer10_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer15_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3411_wren = (main_basesoc_gearbox_14_3411_buffer_valid & (~main_basesoc_gearbox_14_3411_full));
assign main_basesoc_gearbox_14_3411_rden1 = (main_basesoc_gearbox_14_3411_rden0 & (~main_basesoc_gearbox_14_3411_empty1));
assign main_basesoc_gearbox_14_3411_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3411_wrclk = adc1_adc_frame_clk;
assign main_basesoc_gearbox_14_3411_dataout = main_basesoc_gearbox_14_3411_do;
assign main_basesoc_gearbox_14_3411_empty0 = main_basesoc_gearbox_14_3411_empty1;
always @(*) begin
	builder_clockdomainsrenamer16_next_state <= 3'd0;
	main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3411_cnt_rst0_clockdomainsrenamer11_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3411_cnt_rst0_clockdomainsrenamer11_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3411_rst_clockdomainsrenamer11_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3411_rst_clockdomainsrenamer11_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3411_fifo_0_ready_clockdomainsrenamer11_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3411_fifo_0_ready_clockdomainsrenamer11_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3411_contador_clockdomainsrenamer11_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3411_contador_clockdomainsrenamer11_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3411_contador6_clockdomainsrenamer11_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3411_contador6_clockdomainsrenamer11_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer16_next_state <= builder_clockdomainsrenamer16_state;
	case (builder_clockdomainsrenamer16_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3411_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3411_rst_clockdomainsrenamer11_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3411_rst_clockdomainsrenamer11_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3411_rst_clockdomainsrenamer11_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3411_rst_clockdomainsrenamer11_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3411_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3411_fifo_0_ready_clockdomainsrenamer11_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3411_fifo_0_ready_clockdomainsrenamer11_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer16_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3411_cnt_rst0_clockdomainsrenamer11_next_value0 <= (main_basesoc_gearbox_14_3411_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3411_cnt_rst0_clockdomainsrenamer11_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3411_enable) begin
				main_basesoc_gearbox_14_3411_contador_clockdomainsrenamer11_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3411_contador_clockdomainsrenamer11_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3411_contador6_clockdomainsrenamer11_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3411_contador6_clockdomainsrenamer11_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3411_datain);
				main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer16_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3411_contador_clockdomainsrenamer11_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3411_contador_clockdomainsrenamer11_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3411_contador6_clockdomainsrenamer11_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3411_contador6_clockdomainsrenamer11_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value6 <= 1'd1;
			main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer16_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value6 <= 4'd11;
			main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer16_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3411_datain);
			main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer16_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3411_word_counter >= (9'd320 | main_basesoc_gearbox_14_3411_waveform_ready0))) begin
				main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer16_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3411_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value7 <= (main_basesoc_gearbox_14_3411_word_counter + 1'd1);
					main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3411_datain);
					main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value7 <= (main_basesoc_gearbox_14_3411_word_counter + 1'd1);
					main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3411_datain);
					main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3411_empty1 | (~main_basesoc_gearbox_14_3411_waveform_ready0))) begin
				builder_clockdomainsrenamer16_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3411_rderr) begin
					main_basesoc_gearbox_14_3411_fifo_0_ready_clockdomainsrenamer11_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3411_fifo_0_ready_clockdomainsrenamer11_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer16_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3411_cnt_rst0_clockdomainsrenamer11_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3411_cnt_rst0_clockdomainsrenamer11_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer16_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3412_wren = (main_basesoc_gearbox_14_3412_buffer_valid & (~main_basesoc_gearbox_14_3412_full));
assign main_basesoc_gearbox_14_3412_rden1 = (main_basesoc_gearbox_14_3412_rden0 & (~main_basesoc_gearbox_14_3412_empty1));
assign main_basesoc_gearbox_14_3412_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3412_wrclk = adc1_adc_frame_clk;
assign main_basesoc_gearbox_14_3412_dataout = main_basesoc_gearbox_14_3412_do;
assign main_basesoc_gearbox_14_3412_empty0 = main_basesoc_gearbox_14_3412_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3412_fifo_0_ready_clockdomainsrenamer12_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3412_contador_clockdomainsrenamer12_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3412_contador_clockdomainsrenamer12_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3412_contador6_clockdomainsrenamer12_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3412_contador6_clockdomainsrenamer12_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer17_next_state <= 3'd0;
	main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3412_cnt_rst0_clockdomainsrenamer12_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3412_cnt_rst0_clockdomainsrenamer12_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3412_rst_clockdomainsrenamer12_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3412_rst_clockdomainsrenamer12_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3412_fifo_0_ready_clockdomainsrenamer12_next_value2 <= 1'd0;
	builder_clockdomainsrenamer17_next_state <= builder_clockdomainsrenamer17_state;
	case (builder_clockdomainsrenamer17_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3412_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3412_rst_clockdomainsrenamer12_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3412_rst_clockdomainsrenamer12_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3412_rst_clockdomainsrenamer12_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3412_rst_clockdomainsrenamer12_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3412_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3412_fifo_0_ready_clockdomainsrenamer12_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3412_fifo_0_ready_clockdomainsrenamer12_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer17_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3412_cnt_rst0_clockdomainsrenamer12_next_value0 <= (main_basesoc_gearbox_14_3412_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3412_cnt_rst0_clockdomainsrenamer12_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3412_enable) begin
				main_basesoc_gearbox_14_3412_contador_clockdomainsrenamer12_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3412_contador_clockdomainsrenamer12_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3412_contador6_clockdomainsrenamer12_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3412_contador6_clockdomainsrenamer12_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3412_datain);
				main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer17_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3412_contador_clockdomainsrenamer12_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3412_contador_clockdomainsrenamer12_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3412_contador6_clockdomainsrenamer12_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3412_contador6_clockdomainsrenamer12_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value6 <= 1'd1;
			main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer17_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value6 <= 4'd12;
			main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer17_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3412_datain);
			main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer17_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3412_word_counter >= (9'd320 | main_basesoc_gearbox_14_3412_waveform_ready0))) begin
				main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer17_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3412_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value7 <= (main_basesoc_gearbox_14_3412_word_counter + 1'd1);
					main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3412_datain);
					main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value7 <= (main_basesoc_gearbox_14_3412_word_counter + 1'd1);
					main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3412_datain);
					main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3412_empty1 | (~main_basesoc_gearbox_14_3412_waveform_ready0))) begin
				builder_clockdomainsrenamer17_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3412_rderr) begin
					main_basesoc_gearbox_14_3412_fifo_0_ready_clockdomainsrenamer12_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3412_fifo_0_ready_clockdomainsrenamer12_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer17_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3412_cnt_rst0_clockdomainsrenamer12_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3412_cnt_rst0_clockdomainsrenamer12_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer17_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3413_wren = (main_basesoc_gearbox_14_3413_buffer_valid & (~main_basesoc_gearbox_14_3413_full));
assign main_basesoc_gearbox_14_3413_rden1 = (main_basesoc_gearbox_14_3413_rden0 & (~main_basesoc_gearbox_14_3413_empty1));
assign main_basesoc_gearbox_14_3413_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3413_wrclk = adc1_adc_frame_clk;
assign main_basesoc_gearbox_14_3413_dataout = main_basesoc_gearbox_14_3413_do;
assign main_basesoc_gearbox_14_3413_empty0 = main_basesoc_gearbox_14_3413_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer18_next_state <= 3'd0;
	main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3413_cnt_rst0_clockdomainsrenamer13_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3413_cnt_rst0_clockdomainsrenamer13_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3413_rst_clockdomainsrenamer13_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3413_rst_clockdomainsrenamer13_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3413_fifo_0_ready_clockdomainsrenamer13_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3413_fifo_0_ready_clockdomainsrenamer13_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3413_contador_clockdomainsrenamer13_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3413_contador_clockdomainsrenamer13_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3413_contador6_clockdomainsrenamer13_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3413_contador6_clockdomainsrenamer13_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value_ce5 <= 1'd0;
	builder_clockdomainsrenamer18_next_state <= builder_clockdomainsrenamer18_state;
	case (builder_clockdomainsrenamer18_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3413_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3413_rst_clockdomainsrenamer13_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3413_rst_clockdomainsrenamer13_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3413_rst_clockdomainsrenamer13_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3413_rst_clockdomainsrenamer13_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3413_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3413_fifo_0_ready_clockdomainsrenamer13_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3413_fifo_0_ready_clockdomainsrenamer13_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer18_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3413_cnt_rst0_clockdomainsrenamer13_next_value0 <= (main_basesoc_gearbox_14_3413_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3413_cnt_rst0_clockdomainsrenamer13_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3413_enable) begin
				main_basesoc_gearbox_14_3413_contador_clockdomainsrenamer13_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3413_contador_clockdomainsrenamer13_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3413_contador6_clockdomainsrenamer13_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3413_contador6_clockdomainsrenamer13_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3413_datain);
				main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer18_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3413_contador_clockdomainsrenamer13_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3413_contador_clockdomainsrenamer13_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3413_contador6_clockdomainsrenamer13_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3413_contador6_clockdomainsrenamer13_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value6 <= 1'd1;
			main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer18_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value6 <= 4'd13;
			main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer18_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3413_datain);
			main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer18_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3413_word_counter >= (9'd320 | main_basesoc_gearbox_14_3413_waveform_ready0))) begin
				main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer18_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3413_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value7 <= (main_basesoc_gearbox_14_3413_word_counter + 1'd1);
					main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3413_datain);
					main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value7 <= (main_basesoc_gearbox_14_3413_word_counter + 1'd1);
					main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3413_datain);
					main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3413_empty1 | (~main_basesoc_gearbox_14_3413_waveform_ready0))) begin
				builder_clockdomainsrenamer18_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3413_rderr) begin
					main_basesoc_gearbox_14_3413_fifo_0_ready_clockdomainsrenamer13_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3413_fifo_0_ready_clockdomainsrenamer13_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer18_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3413_cnt_rst0_clockdomainsrenamer13_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3413_cnt_rst0_clockdomainsrenamer13_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer18_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3414_wren = (main_basesoc_gearbox_14_3414_buffer_valid & (~main_basesoc_gearbox_14_3414_full));
assign main_basesoc_gearbox_14_3414_rden1 = (main_basesoc_gearbox_14_3414_rden0 & (~main_basesoc_gearbox_14_3414_empty1));
assign main_basesoc_gearbox_14_3414_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3414_wrclk = adc1_adc_frame_clk;
assign main_basesoc_gearbox_14_3414_dataout = main_basesoc_gearbox_14_3414_do;
assign main_basesoc_gearbox_14_3414_empty0 = main_basesoc_gearbox_14_3414_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3414_rst_clockdomainsrenamer14_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3414_rst_clockdomainsrenamer14_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3414_fifo_0_ready_clockdomainsrenamer14_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3414_fifo_0_ready_clockdomainsrenamer14_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3414_contador_clockdomainsrenamer14_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3414_contador_clockdomainsrenamer14_next_value_ce3 <= 1'd0;
	builder_clockdomainsrenamer19_next_state <= 3'd0;
	main_basesoc_gearbox_14_3414_contador6_clockdomainsrenamer14_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3414_contador6_clockdomainsrenamer14_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3414_cnt_rst0_clockdomainsrenamer14_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value_ce6 <= 1'd0;
	main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3414_cnt_rst0_clockdomainsrenamer14_next_value_ce0 <= 1'd0;
	builder_clockdomainsrenamer19_next_state <= builder_clockdomainsrenamer19_state;
	case (builder_clockdomainsrenamer19_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3414_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3414_rst_clockdomainsrenamer14_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3414_rst_clockdomainsrenamer14_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3414_rst_clockdomainsrenamer14_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3414_rst_clockdomainsrenamer14_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3414_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3414_fifo_0_ready_clockdomainsrenamer14_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3414_fifo_0_ready_clockdomainsrenamer14_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer19_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3414_cnt_rst0_clockdomainsrenamer14_next_value0 <= (main_basesoc_gearbox_14_3414_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3414_cnt_rst0_clockdomainsrenamer14_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3414_enable) begin
				main_basesoc_gearbox_14_3414_contador_clockdomainsrenamer14_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3414_contador_clockdomainsrenamer14_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3414_contador6_clockdomainsrenamer14_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3414_contador6_clockdomainsrenamer14_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3414_datain);
				main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer19_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3414_contador_clockdomainsrenamer14_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3414_contador_clockdomainsrenamer14_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3414_contador6_clockdomainsrenamer14_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3414_contador6_clockdomainsrenamer14_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value6 <= 1'd1;
			main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer19_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value6 <= 4'd14;
			main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer19_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3414_datain);
			main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer19_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3414_word_counter >= (9'd320 | main_basesoc_gearbox_14_3414_waveform_ready0))) begin
				main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer19_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3414_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value7 <= (main_basesoc_gearbox_14_3414_word_counter + 1'd1);
					main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3414_datain);
					main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value7 <= (main_basesoc_gearbox_14_3414_word_counter + 1'd1);
					main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3414_datain);
					main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3414_empty1 | (~main_basesoc_gearbox_14_3414_waveform_ready0))) begin
				builder_clockdomainsrenamer19_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3414_rderr) begin
					main_basesoc_gearbox_14_3414_fifo_0_ready_clockdomainsrenamer14_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3414_fifo_0_ready_clockdomainsrenamer14_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer19_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3414_cnt_rst0_clockdomainsrenamer14_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3414_cnt_rst0_clockdomainsrenamer14_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer19_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3415_wren = (main_basesoc_gearbox_14_3415_buffer_valid & (~main_basesoc_gearbox_14_3415_full));
assign main_basesoc_gearbox_14_3415_rden1 = (main_basesoc_gearbox_14_3415_rden0 & (~main_basesoc_gearbox_14_3415_empty1));
assign main_basesoc_gearbox_14_3415_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3415_wrclk = adc1_adc_frame_clk;
assign main_basesoc_gearbox_14_3415_dataout = main_basesoc_gearbox_14_3415_do;
assign main_basesoc_gearbox_14_3415_empty0 = main_basesoc_gearbox_14_3415_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3415_contador_clockdomainsrenamer15_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3415_contador6_clockdomainsrenamer15_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3415_contador6_clockdomainsrenamer15_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer20_next_state <= 3'd0;
	main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3415_cnt_rst0_clockdomainsrenamer15_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3415_cnt_rst0_clockdomainsrenamer15_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3415_rst_clockdomainsrenamer15_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3415_rst_clockdomainsrenamer15_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3415_fifo_0_ready_clockdomainsrenamer15_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3415_fifo_0_ready_clockdomainsrenamer15_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3415_contador_clockdomainsrenamer15_next_value3 <= 4'd0;
	builder_clockdomainsrenamer20_next_state <= builder_clockdomainsrenamer20_state;
	case (builder_clockdomainsrenamer20_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3415_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3415_rst_clockdomainsrenamer15_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3415_rst_clockdomainsrenamer15_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3415_rst_clockdomainsrenamer15_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3415_rst_clockdomainsrenamer15_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3415_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3415_fifo_0_ready_clockdomainsrenamer15_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3415_fifo_0_ready_clockdomainsrenamer15_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer20_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3415_cnt_rst0_clockdomainsrenamer15_next_value0 <= (main_basesoc_gearbox_14_3415_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3415_cnt_rst0_clockdomainsrenamer15_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3415_enable) begin
				main_basesoc_gearbox_14_3415_contador_clockdomainsrenamer15_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3415_contador_clockdomainsrenamer15_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3415_contador6_clockdomainsrenamer15_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3415_contador6_clockdomainsrenamer15_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3415_datain);
				main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer20_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3415_contador_clockdomainsrenamer15_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3415_contador_clockdomainsrenamer15_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3415_contador6_clockdomainsrenamer15_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3415_contador6_clockdomainsrenamer15_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value6 <= 1'd1;
			main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer20_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value6 <= 4'd15;
			main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer20_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3415_datain);
			main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer20_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3415_word_counter >= (9'd320 | main_basesoc_gearbox_14_3415_waveform_ready0))) begin
				main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer20_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3415_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value7 <= (main_basesoc_gearbox_14_3415_word_counter + 1'd1);
					main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3415_datain);
					main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value7 <= (main_basesoc_gearbox_14_3415_word_counter + 1'd1);
					main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3415_datain);
					main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3415_empty1 | (~main_basesoc_gearbox_14_3415_waveform_ready0))) begin
				builder_clockdomainsrenamer20_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3415_rderr) begin
					main_basesoc_gearbox_14_3415_fifo_0_ready_clockdomainsrenamer15_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3415_fifo_0_ready_clockdomainsrenamer15_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer20_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3415_cnt_rst0_clockdomainsrenamer15_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3415_cnt_rst0_clockdomainsrenamer15_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer20_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3416_wren = (main_basesoc_gearbox_14_3416_buffer_valid & (~main_basesoc_gearbox_14_3416_full));
assign main_basesoc_gearbox_14_3416_rden1 = (main_basesoc_gearbox_14_3416_rden0 & (~main_basesoc_gearbox_14_3416_empty1));
assign main_basesoc_gearbox_14_3416_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3416_wrclk = adc2_adc_frame_clk;
assign main_basesoc_gearbox_14_3416_dataout = main_basesoc_gearbox_14_3416_do;
assign main_basesoc_gearbox_14_3416_empty0 = main_basesoc_gearbox_14_3416_empty1;
always @(*) begin
	builder_clockdomainsrenamer21_next_state <= 3'd0;
	main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3416_cnt_rst0_clockdomainsrenamer16_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3416_cnt_rst0_clockdomainsrenamer16_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3416_rst_clockdomainsrenamer16_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3416_rst_clockdomainsrenamer16_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3416_fifo_0_ready_clockdomainsrenamer16_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3416_fifo_0_ready_clockdomainsrenamer16_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3416_contador_clockdomainsrenamer16_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3416_contador_clockdomainsrenamer16_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3416_contador6_clockdomainsrenamer16_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3416_contador6_clockdomainsrenamer16_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer21_next_state <= builder_clockdomainsrenamer21_state;
	case (builder_clockdomainsrenamer21_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3416_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3416_rst_clockdomainsrenamer16_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3416_rst_clockdomainsrenamer16_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3416_rst_clockdomainsrenamer16_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3416_rst_clockdomainsrenamer16_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3416_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3416_fifo_0_ready_clockdomainsrenamer16_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3416_fifo_0_ready_clockdomainsrenamer16_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer21_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3416_cnt_rst0_clockdomainsrenamer16_next_value0 <= (main_basesoc_gearbox_14_3416_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3416_cnt_rst0_clockdomainsrenamer16_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3416_enable) begin
				main_basesoc_gearbox_14_3416_contador_clockdomainsrenamer16_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3416_contador_clockdomainsrenamer16_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3416_contador6_clockdomainsrenamer16_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3416_contador6_clockdomainsrenamer16_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3416_datain);
				main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer21_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3416_contador_clockdomainsrenamer16_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3416_contador_clockdomainsrenamer16_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3416_contador6_clockdomainsrenamer16_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3416_contador6_clockdomainsrenamer16_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value6 <= 2'd2;
			main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer21_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value6 <= 5'd16;
			main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer21_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3416_datain);
			main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer21_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3416_word_counter >= (9'd320 | main_basesoc_gearbox_14_3416_waveform_ready0))) begin
				main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer21_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3416_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value7 <= (main_basesoc_gearbox_14_3416_word_counter + 1'd1);
					main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3416_datain);
					main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value7 <= (main_basesoc_gearbox_14_3416_word_counter + 1'd1);
					main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3416_datain);
					main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3416_empty1 | (~main_basesoc_gearbox_14_3416_waveform_ready0))) begin
				builder_clockdomainsrenamer21_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3416_rderr) begin
					main_basesoc_gearbox_14_3416_fifo_0_ready_clockdomainsrenamer16_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3416_fifo_0_ready_clockdomainsrenamer16_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer21_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3416_cnt_rst0_clockdomainsrenamer16_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3416_cnt_rst0_clockdomainsrenamer16_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer21_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3417_wren = (main_basesoc_gearbox_14_3417_buffer_valid & (~main_basesoc_gearbox_14_3417_full));
assign main_basesoc_gearbox_14_3417_rden1 = (main_basesoc_gearbox_14_3417_rden0 & (~main_basesoc_gearbox_14_3417_empty1));
assign main_basesoc_gearbox_14_3417_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3417_wrclk = adc2_adc_frame_clk;
assign main_basesoc_gearbox_14_3417_dataout = main_basesoc_gearbox_14_3417_do;
assign main_basesoc_gearbox_14_3417_empty0 = main_basesoc_gearbox_14_3417_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3417_fifo_0_ready_clockdomainsrenamer17_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3417_fifo_0_ready_clockdomainsrenamer17_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3417_contador_clockdomainsrenamer17_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3417_contador_clockdomainsrenamer17_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3417_contador6_clockdomainsrenamer17_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3417_contador6_clockdomainsrenamer17_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer22_next_state <= 3'd0;
	main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3417_cnt_rst0_clockdomainsrenamer17_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3417_cnt_rst0_clockdomainsrenamer17_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3417_rst_clockdomainsrenamer17_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3417_rst_clockdomainsrenamer17_next_value_ce1 <= 1'd0;
	builder_clockdomainsrenamer22_next_state <= builder_clockdomainsrenamer22_state;
	case (builder_clockdomainsrenamer22_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3417_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3417_rst_clockdomainsrenamer17_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3417_rst_clockdomainsrenamer17_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3417_rst_clockdomainsrenamer17_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3417_rst_clockdomainsrenamer17_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3417_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3417_fifo_0_ready_clockdomainsrenamer17_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3417_fifo_0_ready_clockdomainsrenamer17_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer22_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3417_cnt_rst0_clockdomainsrenamer17_next_value0 <= (main_basesoc_gearbox_14_3417_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3417_cnt_rst0_clockdomainsrenamer17_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3417_enable) begin
				main_basesoc_gearbox_14_3417_contador_clockdomainsrenamer17_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3417_contador_clockdomainsrenamer17_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3417_contador6_clockdomainsrenamer17_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3417_contador6_clockdomainsrenamer17_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3417_datain);
				main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer22_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3417_contador_clockdomainsrenamer17_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3417_contador_clockdomainsrenamer17_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3417_contador6_clockdomainsrenamer17_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3417_contador6_clockdomainsrenamer17_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value6 <= 2'd2;
			main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer22_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value6 <= 5'd17;
			main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer22_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3417_datain);
			main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer22_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3417_word_counter >= (9'd320 | main_basesoc_gearbox_14_3417_waveform_ready0))) begin
				main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer22_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3417_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value7 <= (main_basesoc_gearbox_14_3417_word_counter + 1'd1);
					main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3417_datain);
					main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value7 <= (main_basesoc_gearbox_14_3417_word_counter + 1'd1);
					main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3417_datain);
					main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3417_empty1 | (~main_basesoc_gearbox_14_3417_waveform_ready0))) begin
				builder_clockdomainsrenamer22_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3417_rderr) begin
					main_basesoc_gearbox_14_3417_fifo_0_ready_clockdomainsrenamer17_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3417_fifo_0_ready_clockdomainsrenamer17_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer22_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3417_cnt_rst0_clockdomainsrenamer17_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3417_cnt_rst0_clockdomainsrenamer17_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer22_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3418_wren = (main_basesoc_gearbox_14_3418_buffer_valid & (~main_basesoc_gearbox_14_3418_full));
assign main_basesoc_gearbox_14_3418_rden1 = (main_basesoc_gearbox_14_3418_rden0 & (~main_basesoc_gearbox_14_3418_empty1));
assign main_basesoc_gearbox_14_3418_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3418_wrclk = adc2_adc_frame_clk;
assign main_basesoc_gearbox_14_3418_dataout = main_basesoc_gearbox_14_3418_do;
assign main_basesoc_gearbox_14_3418_empty0 = main_basesoc_gearbox_14_3418_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value_ce6 <= 1'd0;
	main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value7 <= 10'd0;
	builder_clockdomainsrenamer23_next_state <= 3'd0;
	main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3418_cnt_rst0_clockdomainsrenamer18_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3418_cnt_rst0_clockdomainsrenamer18_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3418_rst_clockdomainsrenamer18_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3418_rst_clockdomainsrenamer18_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3418_fifo_0_ready_clockdomainsrenamer18_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3418_fifo_0_ready_clockdomainsrenamer18_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3418_contador_clockdomainsrenamer18_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3418_contador_clockdomainsrenamer18_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3418_contador6_clockdomainsrenamer18_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3418_contador6_clockdomainsrenamer18_next_value_ce4 <= 1'd0;
	builder_clockdomainsrenamer23_next_state <= builder_clockdomainsrenamer23_state;
	case (builder_clockdomainsrenamer23_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3418_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3418_rst_clockdomainsrenamer18_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3418_rst_clockdomainsrenamer18_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3418_rst_clockdomainsrenamer18_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3418_rst_clockdomainsrenamer18_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3418_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3418_fifo_0_ready_clockdomainsrenamer18_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3418_fifo_0_ready_clockdomainsrenamer18_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer23_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3418_cnt_rst0_clockdomainsrenamer18_next_value0 <= (main_basesoc_gearbox_14_3418_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3418_cnt_rst0_clockdomainsrenamer18_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3418_enable) begin
				main_basesoc_gearbox_14_3418_contador_clockdomainsrenamer18_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3418_contador_clockdomainsrenamer18_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3418_contador6_clockdomainsrenamer18_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3418_contador6_clockdomainsrenamer18_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3418_datain);
				main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer23_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3418_contador_clockdomainsrenamer18_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3418_contador_clockdomainsrenamer18_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3418_contador6_clockdomainsrenamer18_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3418_contador6_clockdomainsrenamer18_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value6 <= 2'd2;
			main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer23_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value6 <= 5'd18;
			main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer23_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3418_datain);
			main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer23_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3418_word_counter >= (9'd320 | main_basesoc_gearbox_14_3418_waveform_ready0))) begin
				main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer23_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3418_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value7 <= (main_basesoc_gearbox_14_3418_word_counter + 1'd1);
					main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3418_datain);
					main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value7 <= (main_basesoc_gearbox_14_3418_word_counter + 1'd1);
					main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3418_datain);
					main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3418_empty1 | (~main_basesoc_gearbox_14_3418_waveform_ready0))) begin
				builder_clockdomainsrenamer23_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3418_rderr) begin
					main_basesoc_gearbox_14_3418_fifo_0_ready_clockdomainsrenamer18_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3418_fifo_0_ready_clockdomainsrenamer18_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer23_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3418_cnt_rst0_clockdomainsrenamer18_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3418_cnt_rst0_clockdomainsrenamer18_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer23_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3419_wren = (main_basesoc_gearbox_14_3419_buffer_valid & (~main_basesoc_gearbox_14_3419_full));
assign main_basesoc_gearbox_14_3419_rden1 = (main_basesoc_gearbox_14_3419_rden0 & (~main_basesoc_gearbox_14_3419_empty1));
assign main_basesoc_gearbox_14_3419_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3419_wrclk = adc2_adc_frame_clk;
assign main_basesoc_gearbox_14_3419_dataout = main_basesoc_gearbox_14_3419_do;
assign main_basesoc_gearbox_14_3419_empty0 = main_basesoc_gearbox_14_3419_empty1;
always @(*) begin
	builder_clockdomainsrenamer24_next_state <= 3'd0;
	main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3419_cnt_rst0_clockdomainsrenamer19_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3419_cnt_rst0_clockdomainsrenamer19_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3419_rst_clockdomainsrenamer19_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3419_rst_clockdomainsrenamer19_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3419_fifo_0_ready_clockdomainsrenamer19_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3419_fifo_0_ready_clockdomainsrenamer19_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3419_contador_clockdomainsrenamer19_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3419_contador_clockdomainsrenamer19_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3419_contador6_clockdomainsrenamer19_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3419_contador6_clockdomainsrenamer19_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer24_next_state <= builder_clockdomainsrenamer24_state;
	case (builder_clockdomainsrenamer24_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3419_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3419_rst_clockdomainsrenamer19_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3419_rst_clockdomainsrenamer19_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3419_rst_clockdomainsrenamer19_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3419_rst_clockdomainsrenamer19_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3419_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3419_fifo_0_ready_clockdomainsrenamer19_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3419_fifo_0_ready_clockdomainsrenamer19_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer24_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3419_cnt_rst0_clockdomainsrenamer19_next_value0 <= (main_basesoc_gearbox_14_3419_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3419_cnt_rst0_clockdomainsrenamer19_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3419_enable) begin
				main_basesoc_gearbox_14_3419_contador_clockdomainsrenamer19_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3419_contador_clockdomainsrenamer19_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3419_contador6_clockdomainsrenamer19_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3419_contador6_clockdomainsrenamer19_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3419_datain);
				main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer24_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3419_contador_clockdomainsrenamer19_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3419_contador_clockdomainsrenamer19_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3419_contador6_clockdomainsrenamer19_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3419_contador6_clockdomainsrenamer19_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value6 <= 2'd2;
			main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer24_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value6 <= 5'd19;
			main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer24_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3419_datain);
			main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer24_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3419_word_counter >= (9'd320 | main_basesoc_gearbox_14_3419_waveform_ready0))) begin
				main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer24_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3419_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value7 <= (main_basesoc_gearbox_14_3419_word_counter + 1'd1);
					main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3419_datain);
					main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value7 <= (main_basesoc_gearbox_14_3419_word_counter + 1'd1);
					main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3419_datain);
					main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3419_empty1 | (~main_basesoc_gearbox_14_3419_waveform_ready0))) begin
				builder_clockdomainsrenamer24_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3419_rderr) begin
					main_basesoc_gearbox_14_3419_fifo_0_ready_clockdomainsrenamer19_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3419_fifo_0_ready_clockdomainsrenamer19_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer24_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3419_cnt_rst0_clockdomainsrenamer19_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3419_cnt_rst0_clockdomainsrenamer19_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer24_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3420_wren = (main_basesoc_gearbox_14_3420_buffer_valid & (~main_basesoc_gearbox_14_3420_full));
assign main_basesoc_gearbox_14_3420_rden1 = (main_basesoc_gearbox_14_3420_rden0 & (~main_basesoc_gearbox_14_3420_empty1));
assign main_basesoc_gearbox_14_3420_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3420_wrclk = adc2_adc_frame_clk;
assign main_basesoc_gearbox_14_3420_dataout = main_basesoc_gearbox_14_3420_do;
assign main_basesoc_gearbox_14_3420_empty0 = main_basesoc_gearbox_14_3420_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3420_fifo_0_ready_clockdomainsrenamer20_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3420_contador_clockdomainsrenamer20_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3420_contador_clockdomainsrenamer20_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3420_contador6_clockdomainsrenamer20_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3420_contador6_clockdomainsrenamer20_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer25_next_state <= 3'd0;
	main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3420_cnt_rst0_clockdomainsrenamer20_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3420_cnt_rst0_clockdomainsrenamer20_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3420_rst_clockdomainsrenamer20_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3420_rst_clockdomainsrenamer20_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3420_fifo_0_ready_clockdomainsrenamer20_next_value2 <= 1'd0;
	builder_clockdomainsrenamer25_next_state <= builder_clockdomainsrenamer25_state;
	case (builder_clockdomainsrenamer25_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3420_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3420_rst_clockdomainsrenamer20_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3420_rst_clockdomainsrenamer20_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3420_rst_clockdomainsrenamer20_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3420_rst_clockdomainsrenamer20_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3420_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3420_fifo_0_ready_clockdomainsrenamer20_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3420_fifo_0_ready_clockdomainsrenamer20_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer25_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3420_cnt_rst0_clockdomainsrenamer20_next_value0 <= (main_basesoc_gearbox_14_3420_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3420_cnt_rst0_clockdomainsrenamer20_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3420_enable) begin
				main_basesoc_gearbox_14_3420_contador_clockdomainsrenamer20_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3420_contador_clockdomainsrenamer20_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3420_contador6_clockdomainsrenamer20_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3420_contador6_clockdomainsrenamer20_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3420_datain);
				main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer25_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3420_contador_clockdomainsrenamer20_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3420_contador_clockdomainsrenamer20_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3420_contador6_clockdomainsrenamer20_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3420_contador6_clockdomainsrenamer20_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value6 <= 2'd2;
			main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer25_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value6 <= 5'd20;
			main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer25_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3420_datain);
			main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer25_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3420_word_counter >= (9'd320 | main_basesoc_gearbox_14_3420_waveform_ready0))) begin
				main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer25_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3420_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value7 <= (main_basesoc_gearbox_14_3420_word_counter + 1'd1);
					main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3420_datain);
					main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value7 <= (main_basesoc_gearbox_14_3420_word_counter + 1'd1);
					main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3420_datain);
					main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3420_empty1 | (~main_basesoc_gearbox_14_3420_waveform_ready0))) begin
				builder_clockdomainsrenamer25_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3420_rderr) begin
					main_basesoc_gearbox_14_3420_fifo_0_ready_clockdomainsrenamer20_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3420_fifo_0_ready_clockdomainsrenamer20_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer25_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3420_cnt_rst0_clockdomainsrenamer20_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3420_cnt_rst0_clockdomainsrenamer20_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer25_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3421_wren = (main_basesoc_gearbox_14_3421_buffer_valid & (~main_basesoc_gearbox_14_3421_full));
assign main_basesoc_gearbox_14_3421_rden1 = (main_basesoc_gearbox_14_3421_rden0 & (~main_basesoc_gearbox_14_3421_empty1));
assign main_basesoc_gearbox_14_3421_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3421_wrclk = adc2_adc_frame_clk;
assign main_basesoc_gearbox_14_3421_dataout = main_basesoc_gearbox_14_3421_do;
assign main_basesoc_gearbox_14_3421_empty0 = main_basesoc_gearbox_14_3421_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer26_next_state <= 3'd0;
	main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3421_cnt_rst0_clockdomainsrenamer21_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3421_cnt_rst0_clockdomainsrenamer21_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3421_rst_clockdomainsrenamer21_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3421_rst_clockdomainsrenamer21_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3421_fifo_0_ready_clockdomainsrenamer21_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3421_fifo_0_ready_clockdomainsrenamer21_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3421_contador_clockdomainsrenamer21_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3421_contador_clockdomainsrenamer21_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3421_contador6_clockdomainsrenamer21_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3421_contador6_clockdomainsrenamer21_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value_ce5 <= 1'd0;
	builder_clockdomainsrenamer26_next_state <= builder_clockdomainsrenamer26_state;
	case (builder_clockdomainsrenamer26_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3421_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3421_rst_clockdomainsrenamer21_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3421_rst_clockdomainsrenamer21_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3421_rst_clockdomainsrenamer21_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3421_rst_clockdomainsrenamer21_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3421_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3421_fifo_0_ready_clockdomainsrenamer21_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3421_fifo_0_ready_clockdomainsrenamer21_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer26_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3421_cnt_rst0_clockdomainsrenamer21_next_value0 <= (main_basesoc_gearbox_14_3421_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3421_cnt_rst0_clockdomainsrenamer21_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3421_enable) begin
				main_basesoc_gearbox_14_3421_contador_clockdomainsrenamer21_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3421_contador_clockdomainsrenamer21_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3421_contador6_clockdomainsrenamer21_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3421_contador6_clockdomainsrenamer21_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3421_datain);
				main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer26_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3421_contador_clockdomainsrenamer21_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3421_contador_clockdomainsrenamer21_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3421_contador6_clockdomainsrenamer21_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3421_contador6_clockdomainsrenamer21_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value6 <= 2'd2;
			main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer26_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value6 <= 5'd21;
			main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer26_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3421_datain);
			main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer26_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3421_word_counter >= (9'd320 | main_basesoc_gearbox_14_3421_waveform_ready0))) begin
				main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer26_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3421_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value7 <= (main_basesoc_gearbox_14_3421_word_counter + 1'd1);
					main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3421_datain);
					main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value7 <= (main_basesoc_gearbox_14_3421_word_counter + 1'd1);
					main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3421_datain);
					main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3421_empty1 | (~main_basesoc_gearbox_14_3421_waveform_ready0))) begin
				builder_clockdomainsrenamer26_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3421_rderr) begin
					main_basesoc_gearbox_14_3421_fifo_0_ready_clockdomainsrenamer21_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3421_fifo_0_ready_clockdomainsrenamer21_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer26_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3421_cnt_rst0_clockdomainsrenamer21_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3421_cnt_rst0_clockdomainsrenamer21_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer26_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3422_wren = (main_basesoc_gearbox_14_3422_buffer_valid & (~main_basesoc_gearbox_14_3422_full));
assign main_basesoc_gearbox_14_3422_rden1 = (main_basesoc_gearbox_14_3422_rden0 & (~main_basesoc_gearbox_14_3422_empty1));
assign main_basesoc_gearbox_14_3422_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3422_wrclk = adc2_adc_frame_clk;
assign main_basesoc_gearbox_14_3422_dataout = main_basesoc_gearbox_14_3422_do;
assign main_basesoc_gearbox_14_3422_empty0 = main_basesoc_gearbox_14_3422_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3422_rst_clockdomainsrenamer22_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3422_rst_clockdomainsrenamer22_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3422_cnt_rst0_clockdomainsrenamer22_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3422_fifo_0_ready_clockdomainsrenamer22_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3422_fifo_0_ready_clockdomainsrenamer22_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3422_contador_clockdomainsrenamer22_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3422_contador_clockdomainsrenamer22_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3422_contador6_clockdomainsrenamer22_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3422_contador6_clockdomainsrenamer22_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer27_next_state <= 3'd0;
	main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3422_cnt_rst0_clockdomainsrenamer22_next_value0 <= 4'd0;
	builder_clockdomainsrenamer27_next_state <= builder_clockdomainsrenamer27_state;
	case (builder_clockdomainsrenamer27_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3422_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3422_rst_clockdomainsrenamer22_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3422_rst_clockdomainsrenamer22_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3422_rst_clockdomainsrenamer22_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3422_rst_clockdomainsrenamer22_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3422_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3422_fifo_0_ready_clockdomainsrenamer22_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3422_fifo_0_ready_clockdomainsrenamer22_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer27_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3422_cnt_rst0_clockdomainsrenamer22_next_value0 <= (main_basesoc_gearbox_14_3422_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3422_cnt_rst0_clockdomainsrenamer22_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3422_enable) begin
				main_basesoc_gearbox_14_3422_contador_clockdomainsrenamer22_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3422_contador_clockdomainsrenamer22_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3422_contador6_clockdomainsrenamer22_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3422_contador6_clockdomainsrenamer22_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3422_datain);
				main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer27_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3422_contador_clockdomainsrenamer22_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3422_contador_clockdomainsrenamer22_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3422_contador6_clockdomainsrenamer22_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3422_contador6_clockdomainsrenamer22_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value6 <= 2'd2;
			main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer27_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value6 <= 5'd22;
			main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer27_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3422_datain);
			main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer27_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3422_word_counter >= (9'd320 | main_basesoc_gearbox_14_3422_waveform_ready0))) begin
				main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer27_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3422_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value7 <= (main_basesoc_gearbox_14_3422_word_counter + 1'd1);
					main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3422_datain);
					main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value7 <= (main_basesoc_gearbox_14_3422_word_counter + 1'd1);
					main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3422_datain);
					main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3422_empty1 | (~main_basesoc_gearbox_14_3422_waveform_ready0))) begin
				builder_clockdomainsrenamer27_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3422_rderr) begin
					main_basesoc_gearbox_14_3422_fifo_0_ready_clockdomainsrenamer22_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3422_fifo_0_ready_clockdomainsrenamer22_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer27_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3422_cnt_rst0_clockdomainsrenamer22_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3422_cnt_rst0_clockdomainsrenamer22_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer27_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3423_wren = (main_basesoc_gearbox_14_3423_buffer_valid & (~main_basesoc_gearbox_14_3423_full));
assign main_basesoc_gearbox_14_3423_rden1 = (main_basesoc_gearbox_14_3423_rden0 & (~main_basesoc_gearbox_14_3423_empty1));
assign main_basesoc_gearbox_14_3423_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3423_wrclk = adc2_adc_frame_clk;
assign main_basesoc_gearbox_14_3423_dataout = main_basesoc_gearbox_14_3423_do;
assign main_basesoc_gearbox_14_3423_empty0 = main_basesoc_gearbox_14_3423_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3423_contador_clockdomainsrenamer23_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3423_contador6_clockdomainsrenamer23_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3423_contador6_clockdomainsrenamer23_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer28_next_state <= 3'd0;
	main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3423_cnt_rst0_clockdomainsrenamer23_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3423_cnt_rst0_clockdomainsrenamer23_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3423_rst_clockdomainsrenamer23_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3423_rst_clockdomainsrenamer23_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3423_fifo_0_ready_clockdomainsrenamer23_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3423_fifo_0_ready_clockdomainsrenamer23_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3423_contador_clockdomainsrenamer23_next_value3 <= 4'd0;
	builder_clockdomainsrenamer28_next_state <= builder_clockdomainsrenamer28_state;
	case (builder_clockdomainsrenamer28_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3423_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3423_rst_clockdomainsrenamer23_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3423_rst_clockdomainsrenamer23_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3423_rst_clockdomainsrenamer23_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3423_rst_clockdomainsrenamer23_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3423_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3423_fifo_0_ready_clockdomainsrenamer23_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3423_fifo_0_ready_clockdomainsrenamer23_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer28_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3423_cnt_rst0_clockdomainsrenamer23_next_value0 <= (main_basesoc_gearbox_14_3423_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3423_cnt_rst0_clockdomainsrenamer23_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3423_enable) begin
				main_basesoc_gearbox_14_3423_contador_clockdomainsrenamer23_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3423_contador_clockdomainsrenamer23_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3423_contador6_clockdomainsrenamer23_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3423_contador6_clockdomainsrenamer23_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3423_datain);
				main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer28_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3423_contador_clockdomainsrenamer23_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3423_contador_clockdomainsrenamer23_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3423_contador6_clockdomainsrenamer23_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3423_contador6_clockdomainsrenamer23_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value6 <= 2'd2;
			main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer28_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value6 <= 5'd23;
			main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer28_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3423_datain);
			main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer28_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3423_word_counter >= (9'd320 | main_basesoc_gearbox_14_3423_waveform_ready0))) begin
				main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer28_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3423_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value7 <= (main_basesoc_gearbox_14_3423_word_counter + 1'd1);
					main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3423_datain);
					main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value7 <= (main_basesoc_gearbox_14_3423_word_counter + 1'd1);
					main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3423_datain);
					main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3423_empty1 | (~main_basesoc_gearbox_14_3423_waveform_ready0))) begin
				builder_clockdomainsrenamer28_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3423_rderr) begin
					main_basesoc_gearbox_14_3423_fifo_0_ready_clockdomainsrenamer23_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3423_fifo_0_ready_clockdomainsrenamer23_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer28_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3423_cnt_rst0_clockdomainsrenamer23_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3423_cnt_rst0_clockdomainsrenamer23_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer28_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3424_wren = (main_basesoc_gearbox_14_3424_buffer_valid & (~main_basesoc_gearbox_14_3424_full));
assign main_basesoc_gearbox_14_3424_rden1 = (main_basesoc_gearbox_14_3424_rden0 & (~main_basesoc_gearbox_14_3424_empty1));
assign main_basesoc_gearbox_14_3424_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3424_wrclk = adc3_adc_frame_clk;
assign main_basesoc_gearbox_14_3424_dataout = main_basesoc_gearbox_14_3424_do;
assign main_basesoc_gearbox_14_3424_empty0 = main_basesoc_gearbox_14_3424_empty1;
always @(*) begin
	builder_clockdomainsrenamer29_next_state <= 3'd0;
	main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3424_cnt_rst0_clockdomainsrenamer24_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3424_cnt_rst0_clockdomainsrenamer24_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3424_rst_clockdomainsrenamer24_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3424_rst_clockdomainsrenamer24_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3424_fifo_0_ready_clockdomainsrenamer24_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3424_fifo_0_ready_clockdomainsrenamer24_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3424_contador_clockdomainsrenamer24_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3424_contador_clockdomainsrenamer24_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3424_contador6_clockdomainsrenamer24_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3424_contador6_clockdomainsrenamer24_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer29_next_state <= builder_clockdomainsrenamer29_state;
	case (builder_clockdomainsrenamer29_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3424_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3424_rst_clockdomainsrenamer24_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3424_rst_clockdomainsrenamer24_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3424_rst_clockdomainsrenamer24_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3424_rst_clockdomainsrenamer24_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3424_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3424_fifo_0_ready_clockdomainsrenamer24_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3424_fifo_0_ready_clockdomainsrenamer24_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer29_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3424_cnt_rst0_clockdomainsrenamer24_next_value0 <= (main_basesoc_gearbox_14_3424_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3424_cnt_rst0_clockdomainsrenamer24_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3424_enable) begin
				main_basesoc_gearbox_14_3424_contador_clockdomainsrenamer24_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3424_contador_clockdomainsrenamer24_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3424_contador6_clockdomainsrenamer24_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3424_contador6_clockdomainsrenamer24_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3424_datain);
				main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer29_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3424_contador_clockdomainsrenamer24_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3424_contador_clockdomainsrenamer24_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3424_contador6_clockdomainsrenamer24_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3424_contador6_clockdomainsrenamer24_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value6 <= 2'd3;
			main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer29_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value6 <= 5'd24;
			main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer29_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3424_datain);
			main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer29_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3424_word_counter >= (9'd320 | main_basesoc_gearbox_14_3424_waveform_ready0))) begin
				main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer29_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3424_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value7 <= (main_basesoc_gearbox_14_3424_word_counter + 1'd1);
					main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3424_datain);
					main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value7 <= (main_basesoc_gearbox_14_3424_word_counter + 1'd1);
					main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3424_datain);
					main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3424_empty1 | (~main_basesoc_gearbox_14_3424_waveform_ready0))) begin
				builder_clockdomainsrenamer29_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3424_rderr) begin
					main_basesoc_gearbox_14_3424_fifo_0_ready_clockdomainsrenamer24_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3424_fifo_0_ready_clockdomainsrenamer24_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer29_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3424_cnt_rst0_clockdomainsrenamer24_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3424_cnt_rst0_clockdomainsrenamer24_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer29_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3425_wren = (main_basesoc_gearbox_14_3425_buffer_valid & (~main_basesoc_gearbox_14_3425_full));
assign main_basesoc_gearbox_14_3425_rden1 = (main_basesoc_gearbox_14_3425_rden0 & (~main_basesoc_gearbox_14_3425_empty1));
assign main_basesoc_gearbox_14_3425_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3425_wrclk = adc3_adc_frame_clk;
assign main_basesoc_gearbox_14_3425_dataout = main_basesoc_gearbox_14_3425_do;
assign main_basesoc_gearbox_14_3425_empty0 = main_basesoc_gearbox_14_3425_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3425_fifo_0_ready_clockdomainsrenamer25_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3425_fifo_0_ready_clockdomainsrenamer25_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3425_contador_clockdomainsrenamer25_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3425_contador_clockdomainsrenamer25_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3425_contador6_clockdomainsrenamer25_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3425_contador6_clockdomainsrenamer25_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer30_next_state <= 3'd0;
	main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3425_cnt_rst0_clockdomainsrenamer25_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3425_cnt_rst0_clockdomainsrenamer25_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3425_rst_clockdomainsrenamer25_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3425_rst_clockdomainsrenamer25_next_value_ce1 <= 1'd0;
	builder_clockdomainsrenamer30_next_state <= builder_clockdomainsrenamer30_state;
	case (builder_clockdomainsrenamer30_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3425_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3425_rst_clockdomainsrenamer25_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3425_rst_clockdomainsrenamer25_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3425_rst_clockdomainsrenamer25_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3425_rst_clockdomainsrenamer25_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3425_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3425_fifo_0_ready_clockdomainsrenamer25_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3425_fifo_0_ready_clockdomainsrenamer25_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer30_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3425_cnt_rst0_clockdomainsrenamer25_next_value0 <= (main_basesoc_gearbox_14_3425_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3425_cnt_rst0_clockdomainsrenamer25_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3425_enable) begin
				main_basesoc_gearbox_14_3425_contador_clockdomainsrenamer25_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3425_contador_clockdomainsrenamer25_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3425_contador6_clockdomainsrenamer25_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3425_contador6_clockdomainsrenamer25_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3425_datain);
				main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer30_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3425_contador_clockdomainsrenamer25_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3425_contador_clockdomainsrenamer25_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3425_contador6_clockdomainsrenamer25_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3425_contador6_clockdomainsrenamer25_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value6 <= 2'd3;
			main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer30_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value6 <= 5'd25;
			main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer30_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3425_datain);
			main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer30_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3425_word_counter >= (9'd320 | main_basesoc_gearbox_14_3425_waveform_ready0))) begin
				main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer30_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3425_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value7 <= (main_basesoc_gearbox_14_3425_word_counter + 1'd1);
					main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3425_datain);
					main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value7 <= (main_basesoc_gearbox_14_3425_word_counter + 1'd1);
					main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3425_datain);
					main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3425_empty1 | (~main_basesoc_gearbox_14_3425_waveform_ready0))) begin
				builder_clockdomainsrenamer30_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3425_rderr) begin
					main_basesoc_gearbox_14_3425_fifo_0_ready_clockdomainsrenamer25_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3425_fifo_0_ready_clockdomainsrenamer25_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer30_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3425_cnt_rst0_clockdomainsrenamer25_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3425_cnt_rst0_clockdomainsrenamer25_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer30_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3426_wren = (main_basesoc_gearbox_14_3426_buffer_valid & (~main_basesoc_gearbox_14_3426_full));
assign main_basesoc_gearbox_14_3426_rden1 = (main_basesoc_gearbox_14_3426_rden0 & (~main_basesoc_gearbox_14_3426_empty1));
assign main_basesoc_gearbox_14_3426_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3426_wrclk = adc3_adc_frame_clk;
assign main_basesoc_gearbox_14_3426_dataout = main_basesoc_gearbox_14_3426_do;
assign main_basesoc_gearbox_14_3426_empty0 = main_basesoc_gearbox_14_3426_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value_ce6 <= 1'd0;
	main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value7 <= 10'd0;
	builder_clockdomainsrenamer31_next_state <= 3'd0;
	main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3426_cnt_rst0_clockdomainsrenamer26_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3426_cnt_rst0_clockdomainsrenamer26_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3426_rst_clockdomainsrenamer26_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3426_rst_clockdomainsrenamer26_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3426_fifo_0_ready_clockdomainsrenamer26_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3426_fifo_0_ready_clockdomainsrenamer26_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3426_contador_clockdomainsrenamer26_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3426_contador_clockdomainsrenamer26_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3426_contador6_clockdomainsrenamer26_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3426_contador6_clockdomainsrenamer26_next_value_ce4 <= 1'd0;
	builder_clockdomainsrenamer31_next_state <= builder_clockdomainsrenamer31_state;
	case (builder_clockdomainsrenamer31_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3426_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3426_rst_clockdomainsrenamer26_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3426_rst_clockdomainsrenamer26_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3426_rst_clockdomainsrenamer26_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3426_rst_clockdomainsrenamer26_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3426_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3426_fifo_0_ready_clockdomainsrenamer26_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3426_fifo_0_ready_clockdomainsrenamer26_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer31_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3426_cnt_rst0_clockdomainsrenamer26_next_value0 <= (main_basesoc_gearbox_14_3426_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3426_cnt_rst0_clockdomainsrenamer26_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3426_enable) begin
				main_basesoc_gearbox_14_3426_contador_clockdomainsrenamer26_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3426_contador_clockdomainsrenamer26_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3426_contador6_clockdomainsrenamer26_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3426_contador6_clockdomainsrenamer26_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3426_datain);
				main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer31_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3426_contador_clockdomainsrenamer26_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3426_contador_clockdomainsrenamer26_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3426_contador6_clockdomainsrenamer26_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3426_contador6_clockdomainsrenamer26_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value6 <= 2'd3;
			main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer31_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value6 <= 5'd26;
			main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer31_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3426_datain);
			main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer31_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3426_word_counter >= (9'd320 | main_basesoc_gearbox_14_3426_waveform_ready0))) begin
				main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer31_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3426_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value7 <= (main_basesoc_gearbox_14_3426_word_counter + 1'd1);
					main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3426_datain);
					main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value7 <= (main_basesoc_gearbox_14_3426_word_counter + 1'd1);
					main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3426_datain);
					main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3426_empty1 | (~main_basesoc_gearbox_14_3426_waveform_ready0))) begin
				builder_clockdomainsrenamer31_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3426_rderr) begin
					main_basesoc_gearbox_14_3426_fifo_0_ready_clockdomainsrenamer26_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3426_fifo_0_ready_clockdomainsrenamer26_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer31_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3426_cnt_rst0_clockdomainsrenamer26_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3426_cnt_rst0_clockdomainsrenamer26_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer31_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3427_wren = (main_basesoc_gearbox_14_3427_buffer_valid & (~main_basesoc_gearbox_14_3427_full));
assign main_basesoc_gearbox_14_3427_rden1 = (main_basesoc_gearbox_14_3427_rden0 & (~main_basesoc_gearbox_14_3427_empty1));
assign main_basesoc_gearbox_14_3427_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3427_wrclk = adc3_adc_frame_clk;
assign main_basesoc_gearbox_14_3427_dataout = main_basesoc_gearbox_14_3427_do;
assign main_basesoc_gearbox_14_3427_empty0 = main_basesoc_gearbox_14_3427_empty1;
always @(*) begin
	builder_clockdomainsrenamer32_next_state <= 3'd0;
	main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3427_cnt_rst0_clockdomainsrenamer27_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3427_cnt_rst0_clockdomainsrenamer27_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3427_rst_clockdomainsrenamer27_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3427_rst_clockdomainsrenamer27_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3427_fifo_0_ready_clockdomainsrenamer27_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3427_fifo_0_ready_clockdomainsrenamer27_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3427_contador_clockdomainsrenamer27_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3427_contador_clockdomainsrenamer27_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3427_contador6_clockdomainsrenamer27_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3427_contador6_clockdomainsrenamer27_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer32_next_state <= builder_clockdomainsrenamer32_state;
	case (builder_clockdomainsrenamer32_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3427_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3427_rst_clockdomainsrenamer27_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3427_rst_clockdomainsrenamer27_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3427_rst_clockdomainsrenamer27_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3427_rst_clockdomainsrenamer27_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3427_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3427_fifo_0_ready_clockdomainsrenamer27_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3427_fifo_0_ready_clockdomainsrenamer27_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer32_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3427_cnt_rst0_clockdomainsrenamer27_next_value0 <= (main_basesoc_gearbox_14_3427_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3427_cnt_rst0_clockdomainsrenamer27_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3427_enable) begin
				main_basesoc_gearbox_14_3427_contador_clockdomainsrenamer27_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3427_contador_clockdomainsrenamer27_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3427_contador6_clockdomainsrenamer27_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3427_contador6_clockdomainsrenamer27_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3427_datain);
				main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer32_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3427_contador_clockdomainsrenamer27_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3427_contador_clockdomainsrenamer27_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3427_contador6_clockdomainsrenamer27_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3427_contador6_clockdomainsrenamer27_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value6 <= 2'd3;
			main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer32_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value6 <= 5'd27;
			main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer32_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3427_datain);
			main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer32_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3427_word_counter >= (9'd320 | main_basesoc_gearbox_14_3427_waveform_ready0))) begin
				main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer32_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3427_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value7 <= (main_basesoc_gearbox_14_3427_word_counter + 1'd1);
					main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3427_datain);
					main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value7 <= (main_basesoc_gearbox_14_3427_word_counter + 1'd1);
					main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3427_datain);
					main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3427_empty1 | (~main_basesoc_gearbox_14_3427_waveform_ready0))) begin
				builder_clockdomainsrenamer32_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3427_rderr) begin
					main_basesoc_gearbox_14_3427_fifo_0_ready_clockdomainsrenamer27_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3427_fifo_0_ready_clockdomainsrenamer27_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer32_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3427_cnt_rst0_clockdomainsrenamer27_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3427_cnt_rst0_clockdomainsrenamer27_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer32_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3428_wren = (main_basesoc_gearbox_14_3428_buffer_valid & (~main_basesoc_gearbox_14_3428_full));
assign main_basesoc_gearbox_14_3428_rden1 = (main_basesoc_gearbox_14_3428_rden0 & (~main_basesoc_gearbox_14_3428_empty1));
assign main_basesoc_gearbox_14_3428_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3428_wrclk = adc3_adc_frame_clk;
assign main_basesoc_gearbox_14_3428_dataout = main_basesoc_gearbox_14_3428_do;
assign main_basesoc_gearbox_14_3428_empty0 = main_basesoc_gearbox_14_3428_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3428_fifo_0_ready_clockdomainsrenamer28_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3428_contador_clockdomainsrenamer28_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3428_contador_clockdomainsrenamer28_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3428_contador6_clockdomainsrenamer28_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3428_contador6_clockdomainsrenamer28_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer33_next_state <= 3'd0;
	main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3428_cnt_rst0_clockdomainsrenamer28_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3428_cnt_rst0_clockdomainsrenamer28_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3428_rst_clockdomainsrenamer28_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3428_rst_clockdomainsrenamer28_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3428_fifo_0_ready_clockdomainsrenamer28_next_value2 <= 1'd0;
	builder_clockdomainsrenamer33_next_state <= builder_clockdomainsrenamer33_state;
	case (builder_clockdomainsrenamer33_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3428_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3428_rst_clockdomainsrenamer28_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3428_rst_clockdomainsrenamer28_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3428_rst_clockdomainsrenamer28_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3428_rst_clockdomainsrenamer28_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3428_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3428_fifo_0_ready_clockdomainsrenamer28_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3428_fifo_0_ready_clockdomainsrenamer28_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer33_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3428_cnt_rst0_clockdomainsrenamer28_next_value0 <= (main_basesoc_gearbox_14_3428_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3428_cnt_rst0_clockdomainsrenamer28_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3428_enable) begin
				main_basesoc_gearbox_14_3428_contador_clockdomainsrenamer28_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3428_contador_clockdomainsrenamer28_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3428_contador6_clockdomainsrenamer28_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3428_contador6_clockdomainsrenamer28_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3428_datain);
				main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer33_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3428_contador_clockdomainsrenamer28_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3428_contador_clockdomainsrenamer28_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3428_contador6_clockdomainsrenamer28_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3428_contador6_clockdomainsrenamer28_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value6 <= 2'd3;
			main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer33_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value6 <= 5'd28;
			main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer33_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3428_datain);
			main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer33_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3428_word_counter >= (9'd320 | main_basesoc_gearbox_14_3428_waveform_ready0))) begin
				main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer33_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3428_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value7 <= (main_basesoc_gearbox_14_3428_word_counter + 1'd1);
					main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3428_datain);
					main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value7 <= (main_basesoc_gearbox_14_3428_word_counter + 1'd1);
					main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3428_datain);
					main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3428_empty1 | (~main_basesoc_gearbox_14_3428_waveform_ready0))) begin
				builder_clockdomainsrenamer33_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3428_rderr) begin
					main_basesoc_gearbox_14_3428_fifo_0_ready_clockdomainsrenamer28_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3428_fifo_0_ready_clockdomainsrenamer28_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer33_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3428_cnt_rst0_clockdomainsrenamer28_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3428_cnt_rst0_clockdomainsrenamer28_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer33_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3429_wren = (main_basesoc_gearbox_14_3429_buffer_valid & (~main_basesoc_gearbox_14_3429_full));
assign main_basesoc_gearbox_14_3429_rden1 = (main_basesoc_gearbox_14_3429_rden0 & (~main_basesoc_gearbox_14_3429_empty1));
assign main_basesoc_gearbox_14_3429_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3429_wrclk = adc3_adc_frame_clk;
assign main_basesoc_gearbox_14_3429_dataout = main_basesoc_gearbox_14_3429_do;
assign main_basesoc_gearbox_14_3429_empty0 = main_basesoc_gearbox_14_3429_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer34_next_state <= 3'd0;
	main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3429_cnt_rst0_clockdomainsrenamer29_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3429_cnt_rst0_clockdomainsrenamer29_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3429_rst_clockdomainsrenamer29_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3429_rst_clockdomainsrenamer29_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3429_fifo_0_ready_clockdomainsrenamer29_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3429_fifo_0_ready_clockdomainsrenamer29_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3429_contador_clockdomainsrenamer29_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3429_contador_clockdomainsrenamer29_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3429_contador6_clockdomainsrenamer29_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3429_contador6_clockdomainsrenamer29_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value_ce5 <= 1'd0;
	builder_clockdomainsrenamer34_next_state <= builder_clockdomainsrenamer34_state;
	case (builder_clockdomainsrenamer34_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3429_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3429_rst_clockdomainsrenamer29_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3429_rst_clockdomainsrenamer29_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3429_rst_clockdomainsrenamer29_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3429_rst_clockdomainsrenamer29_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3429_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3429_fifo_0_ready_clockdomainsrenamer29_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3429_fifo_0_ready_clockdomainsrenamer29_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer34_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3429_cnt_rst0_clockdomainsrenamer29_next_value0 <= (main_basesoc_gearbox_14_3429_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3429_cnt_rst0_clockdomainsrenamer29_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3429_enable) begin
				main_basesoc_gearbox_14_3429_contador_clockdomainsrenamer29_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3429_contador_clockdomainsrenamer29_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3429_contador6_clockdomainsrenamer29_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3429_contador6_clockdomainsrenamer29_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3429_datain);
				main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer34_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3429_contador_clockdomainsrenamer29_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3429_contador_clockdomainsrenamer29_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3429_contador6_clockdomainsrenamer29_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3429_contador6_clockdomainsrenamer29_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value6 <= 2'd3;
			main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer34_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value6 <= 5'd29;
			main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer34_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3429_datain);
			main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer34_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3429_word_counter >= (9'd320 | main_basesoc_gearbox_14_3429_waveform_ready0))) begin
				main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer34_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3429_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value7 <= (main_basesoc_gearbox_14_3429_word_counter + 1'd1);
					main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3429_datain);
					main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value7 <= (main_basesoc_gearbox_14_3429_word_counter + 1'd1);
					main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3429_datain);
					main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3429_empty1 | (~main_basesoc_gearbox_14_3429_waveform_ready0))) begin
				builder_clockdomainsrenamer34_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3429_rderr) begin
					main_basesoc_gearbox_14_3429_fifo_0_ready_clockdomainsrenamer29_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3429_fifo_0_ready_clockdomainsrenamer29_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer34_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3429_cnt_rst0_clockdomainsrenamer29_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3429_cnt_rst0_clockdomainsrenamer29_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer34_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3430_wren = (main_basesoc_gearbox_14_3430_buffer_valid & (~main_basesoc_gearbox_14_3430_full));
assign main_basesoc_gearbox_14_3430_rden1 = (main_basesoc_gearbox_14_3430_rden0 & (~main_basesoc_gearbox_14_3430_empty1));
assign main_basesoc_gearbox_14_3430_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3430_wrclk = adc3_adc_frame_clk;
assign main_basesoc_gearbox_14_3430_dataout = main_basesoc_gearbox_14_3430_do;
assign main_basesoc_gearbox_14_3430_empty0 = main_basesoc_gearbox_14_3430_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3430_rst_clockdomainsrenamer30_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3430_rst_clockdomainsrenamer30_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3430_fifo_0_ready_clockdomainsrenamer30_next_value2 <= 1'd0;
	builder_clockdomainsrenamer35_next_state <= 3'd0;
	main_basesoc_gearbox_14_3430_fifo_0_ready_clockdomainsrenamer30_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3430_contador_clockdomainsrenamer30_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3430_contador_clockdomainsrenamer30_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3430_cnt_rst0_clockdomainsrenamer30_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3430_contador6_clockdomainsrenamer30_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3430_contador6_clockdomainsrenamer30_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value_ce6 <= 1'd0;
	main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3430_cnt_rst0_clockdomainsrenamer30_next_value_ce0 <= 1'd0;
	builder_clockdomainsrenamer35_next_state <= builder_clockdomainsrenamer35_state;
	case (builder_clockdomainsrenamer35_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3430_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3430_rst_clockdomainsrenamer30_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3430_rst_clockdomainsrenamer30_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3430_rst_clockdomainsrenamer30_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3430_rst_clockdomainsrenamer30_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3430_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3430_fifo_0_ready_clockdomainsrenamer30_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3430_fifo_0_ready_clockdomainsrenamer30_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer35_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3430_cnt_rst0_clockdomainsrenamer30_next_value0 <= (main_basesoc_gearbox_14_3430_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3430_cnt_rst0_clockdomainsrenamer30_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3430_enable) begin
				main_basesoc_gearbox_14_3430_contador_clockdomainsrenamer30_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3430_contador_clockdomainsrenamer30_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3430_contador6_clockdomainsrenamer30_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3430_contador6_clockdomainsrenamer30_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3430_datain);
				main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer35_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3430_contador_clockdomainsrenamer30_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3430_contador_clockdomainsrenamer30_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3430_contador6_clockdomainsrenamer30_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3430_contador6_clockdomainsrenamer30_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value6 <= 2'd3;
			main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer35_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value6 <= 5'd30;
			main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer35_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3430_datain);
			main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer35_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3430_word_counter >= (9'd320 | main_basesoc_gearbox_14_3430_waveform_ready0))) begin
				main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer35_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3430_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value7 <= (main_basesoc_gearbox_14_3430_word_counter + 1'd1);
					main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3430_datain);
					main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value7 <= (main_basesoc_gearbox_14_3430_word_counter + 1'd1);
					main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3430_datain);
					main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3430_empty1 | (~main_basesoc_gearbox_14_3430_waveform_ready0))) begin
				builder_clockdomainsrenamer35_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3430_rderr) begin
					main_basesoc_gearbox_14_3430_fifo_0_ready_clockdomainsrenamer30_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3430_fifo_0_ready_clockdomainsrenamer30_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer35_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3430_cnt_rst0_clockdomainsrenamer30_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3430_cnt_rst0_clockdomainsrenamer30_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer35_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3431_wren = (main_basesoc_gearbox_14_3431_buffer_valid & (~main_basesoc_gearbox_14_3431_full));
assign main_basesoc_gearbox_14_3431_rden1 = (main_basesoc_gearbox_14_3431_rden0 & (~main_basesoc_gearbox_14_3431_empty1));
assign main_basesoc_gearbox_14_3431_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3431_wrclk = adc3_adc_frame_clk;
assign main_basesoc_gearbox_14_3431_dataout = main_basesoc_gearbox_14_3431_do;
assign main_basesoc_gearbox_14_3431_empty0 = main_basesoc_gearbox_14_3431_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3431_contador_clockdomainsrenamer31_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3431_contador6_clockdomainsrenamer31_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3431_contador6_clockdomainsrenamer31_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer36_next_state <= 3'd0;
	main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3431_cnt_rst0_clockdomainsrenamer31_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3431_cnt_rst0_clockdomainsrenamer31_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3431_rst_clockdomainsrenamer31_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3431_rst_clockdomainsrenamer31_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3431_fifo_0_ready_clockdomainsrenamer31_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3431_fifo_0_ready_clockdomainsrenamer31_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3431_contador_clockdomainsrenamer31_next_value3 <= 4'd0;
	builder_clockdomainsrenamer36_next_state <= builder_clockdomainsrenamer36_state;
	case (builder_clockdomainsrenamer36_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3431_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3431_rst_clockdomainsrenamer31_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3431_rst_clockdomainsrenamer31_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3431_rst_clockdomainsrenamer31_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3431_rst_clockdomainsrenamer31_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3431_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3431_fifo_0_ready_clockdomainsrenamer31_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3431_fifo_0_ready_clockdomainsrenamer31_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer36_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3431_cnt_rst0_clockdomainsrenamer31_next_value0 <= (main_basesoc_gearbox_14_3431_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3431_cnt_rst0_clockdomainsrenamer31_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3431_enable) begin
				main_basesoc_gearbox_14_3431_contador_clockdomainsrenamer31_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3431_contador_clockdomainsrenamer31_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3431_contador6_clockdomainsrenamer31_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3431_contador6_clockdomainsrenamer31_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3431_datain);
				main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer36_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3431_contador_clockdomainsrenamer31_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3431_contador_clockdomainsrenamer31_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3431_contador6_clockdomainsrenamer31_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3431_contador6_clockdomainsrenamer31_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value6 <= 2'd3;
			main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer36_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value6 <= 5'd31;
			main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer36_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3431_datain);
			main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer36_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3431_word_counter >= (9'd320 | main_basesoc_gearbox_14_3431_waveform_ready0))) begin
				main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer36_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3431_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value7 <= (main_basesoc_gearbox_14_3431_word_counter + 1'd1);
					main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3431_datain);
					main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value7 <= (main_basesoc_gearbox_14_3431_word_counter + 1'd1);
					main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3431_datain);
					main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3431_empty1 | (~main_basesoc_gearbox_14_3431_waveform_ready0))) begin
				builder_clockdomainsrenamer36_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3431_rderr) begin
					main_basesoc_gearbox_14_3431_fifo_0_ready_clockdomainsrenamer31_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3431_fifo_0_ready_clockdomainsrenamer31_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer36_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3431_cnt_rst0_clockdomainsrenamer31_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3431_cnt_rst0_clockdomainsrenamer31_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer36_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3432_wren = (main_basesoc_gearbox_14_3432_buffer_valid & (~main_basesoc_gearbox_14_3432_full));
assign main_basesoc_gearbox_14_3432_rden1 = (main_basesoc_gearbox_14_3432_rden0 & (~main_basesoc_gearbox_14_3432_empty1));
assign main_basesoc_gearbox_14_3432_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3432_wrclk = adc4_adc_frame_clk;
assign main_basesoc_gearbox_14_3432_dataout = main_basesoc_gearbox_14_3432_do;
assign main_basesoc_gearbox_14_3432_empty0 = main_basesoc_gearbox_14_3432_empty1;
always @(*) begin
	builder_clockdomainsrenamer37_next_state <= 3'd0;
	main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3432_cnt_rst0_clockdomainsrenamer32_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3432_cnt_rst0_clockdomainsrenamer32_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3432_rst_clockdomainsrenamer32_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3432_rst_clockdomainsrenamer32_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3432_fifo_0_ready_clockdomainsrenamer32_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3432_fifo_0_ready_clockdomainsrenamer32_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3432_contador_clockdomainsrenamer32_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3432_contador_clockdomainsrenamer32_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3432_contador6_clockdomainsrenamer32_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3432_contador6_clockdomainsrenamer32_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer37_next_state <= builder_clockdomainsrenamer37_state;
	case (builder_clockdomainsrenamer37_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3432_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3432_rst_clockdomainsrenamer32_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3432_rst_clockdomainsrenamer32_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3432_rst_clockdomainsrenamer32_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3432_rst_clockdomainsrenamer32_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3432_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3432_fifo_0_ready_clockdomainsrenamer32_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3432_fifo_0_ready_clockdomainsrenamer32_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer37_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3432_cnt_rst0_clockdomainsrenamer32_next_value0 <= (main_basesoc_gearbox_14_3432_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3432_cnt_rst0_clockdomainsrenamer32_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3432_enable) begin
				main_basesoc_gearbox_14_3432_contador_clockdomainsrenamer32_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3432_contador_clockdomainsrenamer32_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3432_contador6_clockdomainsrenamer32_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3432_contador6_clockdomainsrenamer32_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3432_datain);
				main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer37_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3432_contador_clockdomainsrenamer32_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3432_contador_clockdomainsrenamer32_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3432_contador6_clockdomainsrenamer32_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3432_contador6_clockdomainsrenamer32_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value6 <= 3'd4;
			main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer37_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value6 <= 6'd32;
			main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer37_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3432_datain);
			main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer37_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3432_word_counter >= (9'd320 | main_basesoc_gearbox_14_3432_waveform_ready0))) begin
				main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer37_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3432_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value7 <= (main_basesoc_gearbox_14_3432_word_counter + 1'd1);
					main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3432_datain);
					main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value7 <= (main_basesoc_gearbox_14_3432_word_counter + 1'd1);
					main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3432_datain);
					main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3432_empty1 | (~main_basesoc_gearbox_14_3432_waveform_ready0))) begin
				builder_clockdomainsrenamer37_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3432_rderr) begin
					main_basesoc_gearbox_14_3432_fifo_0_ready_clockdomainsrenamer32_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3432_fifo_0_ready_clockdomainsrenamer32_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer37_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3432_cnt_rst0_clockdomainsrenamer32_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3432_cnt_rst0_clockdomainsrenamer32_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer37_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3433_wren = (main_basesoc_gearbox_14_3433_buffer_valid & (~main_basesoc_gearbox_14_3433_full));
assign main_basesoc_gearbox_14_3433_rden1 = (main_basesoc_gearbox_14_3433_rden0 & (~main_basesoc_gearbox_14_3433_empty1));
assign main_basesoc_gearbox_14_3433_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3433_wrclk = adc4_adc_frame_clk;
assign main_basesoc_gearbox_14_3433_dataout = main_basesoc_gearbox_14_3433_do;
assign main_basesoc_gearbox_14_3433_empty0 = main_basesoc_gearbox_14_3433_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3433_fifo_0_ready_clockdomainsrenamer33_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3433_fifo_0_ready_clockdomainsrenamer33_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3433_contador_clockdomainsrenamer33_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3433_contador_clockdomainsrenamer33_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3433_contador6_clockdomainsrenamer33_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3433_contador6_clockdomainsrenamer33_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer38_next_state <= 3'd0;
	main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3433_cnt_rst0_clockdomainsrenamer33_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3433_cnt_rst0_clockdomainsrenamer33_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3433_rst_clockdomainsrenamer33_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3433_rst_clockdomainsrenamer33_next_value_ce1 <= 1'd0;
	builder_clockdomainsrenamer38_next_state <= builder_clockdomainsrenamer38_state;
	case (builder_clockdomainsrenamer38_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3433_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3433_rst_clockdomainsrenamer33_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3433_rst_clockdomainsrenamer33_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3433_rst_clockdomainsrenamer33_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3433_rst_clockdomainsrenamer33_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3433_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3433_fifo_0_ready_clockdomainsrenamer33_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3433_fifo_0_ready_clockdomainsrenamer33_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer38_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3433_cnt_rst0_clockdomainsrenamer33_next_value0 <= (main_basesoc_gearbox_14_3433_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3433_cnt_rst0_clockdomainsrenamer33_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3433_enable) begin
				main_basesoc_gearbox_14_3433_contador_clockdomainsrenamer33_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3433_contador_clockdomainsrenamer33_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3433_contador6_clockdomainsrenamer33_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3433_contador6_clockdomainsrenamer33_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3433_datain);
				main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer38_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3433_contador_clockdomainsrenamer33_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3433_contador_clockdomainsrenamer33_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3433_contador6_clockdomainsrenamer33_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3433_contador6_clockdomainsrenamer33_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value6 <= 3'd4;
			main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer38_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value6 <= 6'd33;
			main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer38_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3433_datain);
			main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer38_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3433_word_counter >= (9'd320 | main_basesoc_gearbox_14_3433_waveform_ready0))) begin
				main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer38_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3433_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value7 <= (main_basesoc_gearbox_14_3433_word_counter + 1'd1);
					main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3433_datain);
					main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value7 <= (main_basesoc_gearbox_14_3433_word_counter + 1'd1);
					main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3433_datain);
					main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3433_empty1 | (~main_basesoc_gearbox_14_3433_waveform_ready0))) begin
				builder_clockdomainsrenamer38_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3433_rderr) begin
					main_basesoc_gearbox_14_3433_fifo_0_ready_clockdomainsrenamer33_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3433_fifo_0_ready_clockdomainsrenamer33_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer38_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3433_cnt_rst0_clockdomainsrenamer33_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3433_cnt_rst0_clockdomainsrenamer33_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer38_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3434_wren = (main_basesoc_gearbox_14_3434_buffer_valid & (~main_basesoc_gearbox_14_3434_full));
assign main_basesoc_gearbox_14_3434_rden1 = (main_basesoc_gearbox_14_3434_rden0 & (~main_basesoc_gearbox_14_3434_empty1));
assign main_basesoc_gearbox_14_3434_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3434_wrclk = adc4_adc_frame_clk;
assign main_basesoc_gearbox_14_3434_dataout = main_basesoc_gearbox_14_3434_do;
assign main_basesoc_gearbox_14_3434_empty0 = main_basesoc_gearbox_14_3434_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value_ce6 <= 1'd0;
	main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value7 <= 10'd0;
	builder_clockdomainsrenamer39_next_state <= 3'd0;
	main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3434_cnt_rst0_clockdomainsrenamer34_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3434_cnt_rst0_clockdomainsrenamer34_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3434_rst_clockdomainsrenamer34_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3434_rst_clockdomainsrenamer34_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3434_fifo_0_ready_clockdomainsrenamer34_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3434_fifo_0_ready_clockdomainsrenamer34_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3434_contador_clockdomainsrenamer34_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3434_contador_clockdomainsrenamer34_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3434_contador6_clockdomainsrenamer34_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3434_contador6_clockdomainsrenamer34_next_value_ce4 <= 1'd0;
	builder_clockdomainsrenamer39_next_state <= builder_clockdomainsrenamer39_state;
	case (builder_clockdomainsrenamer39_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3434_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3434_rst_clockdomainsrenamer34_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3434_rst_clockdomainsrenamer34_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3434_rst_clockdomainsrenamer34_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3434_rst_clockdomainsrenamer34_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3434_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3434_fifo_0_ready_clockdomainsrenamer34_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3434_fifo_0_ready_clockdomainsrenamer34_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer39_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3434_cnt_rst0_clockdomainsrenamer34_next_value0 <= (main_basesoc_gearbox_14_3434_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3434_cnt_rst0_clockdomainsrenamer34_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3434_enable) begin
				main_basesoc_gearbox_14_3434_contador_clockdomainsrenamer34_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3434_contador_clockdomainsrenamer34_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3434_contador6_clockdomainsrenamer34_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3434_contador6_clockdomainsrenamer34_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3434_datain);
				main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer39_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3434_contador_clockdomainsrenamer34_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3434_contador_clockdomainsrenamer34_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3434_contador6_clockdomainsrenamer34_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3434_contador6_clockdomainsrenamer34_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value6 <= 3'd4;
			main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer39_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value6 <= 6'd34;
			main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer39_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3434_datain);
			main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer39_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3434_word_counter >= (9'd320 | main_basesoc_gearbox_14_3434_waveform_ready0))) begin
				main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer39_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3434_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value7 <= (main_basesoc_gearbox_14_3434_word_counter + 1'd1);
					main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3434_datain);
					main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value7 <= (main_basesoc_gearbox_14_3434_word_counter + 1'd1);
					main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3434_datain);
					main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3434_empty1 | (~main_basesoc_gearbox_14_3434_waveform_ready0))) begin
				builder_clockdomainsrenamer39_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3434_rderr) begin
					main_basesoc_gearbox_14_3434_fifo_0_ready_clockdomainsrenamer34_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3434_fifo_0_ready_clockdomainsrenamer34_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer39_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3434_cnt_rst0_clockdomainsrenamer34_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3434_cnt_rst0_clockdomainsrenamer34_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer39_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3435_wren = (main_basesoc_gearbox_14_3435_buffer_valid & (~main_basesoc_gearbox_14_3435_full));
assign main_basesoc_gearbox_14_3435_rden1 = (main_basesoc_gearbox_14_3435_rden0 & (~main_basesoc_gearbox_14_3435_empty1));
assign main_basesoc_gearbox_14_3435_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3435_wrclk = adc4_adc_frame_clk;
assign main_basesoc_gearbox_14_3435_dataout = main_basesoc_gearbox_14_3435_do;
assign main_basesoc_gearbox_14_3435_empty0 = main_basesoc_gearbox_14_3435_empty1;
always @(*) begin
	builder_clockdomainsrenamer40_next_state <= 3'd0;
	main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3435_cnt_rst0_clockdomainsrenamer35_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3435_cnt_rst0_clockdomainsrenamer35_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3435_rst_clockdomainsrenamer35_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3435_rst_clockdomainsrenamer35_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3435_fifo_0_ready_clockdomainsrenamer35_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3435_fifo_0_ready_clockdomainsrenamer35_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3435_contador_clockdomainsrenamer35_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3435_contador_clockdomainsrenamer35_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3435_contador6_clockdomainsrenamer35_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3435_contador6_clockdomainsrenamer35_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer40_next_state <= builder_clockdomainsrenamer40_state;
	case (builder_clockdomainsrenamer40_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3435_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3435_rst_clockdomainsrenamer35_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3435_rst_clockdomainsrenamer35_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3435_rst_clockdomainsrenamer35_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3435_rst_clockdomainsrenamer35_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3435_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3435_fifo_0_ready_clockdomainsrenamer35_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3435_fifo_0_ready_clockdomainsrenamer35_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer40_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3435_cnt_rst0_clockdomainsrenamer35_next_value0 <= (main_basesoc_gearbox_14_3435_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3435_cnt_rst0_clockdomainsrenamer35_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3435_enable) begin
				main_basesoc_gearbox_14_3435_contador_clockdomainsrenamer35_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3435_contador_clockdomainsrenamer35_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3435_contador6_clockdomainsrenamer35_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3435_contador6_clockdomainsrenamer35_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3435_datain);
				main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer40_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3435_contador_clockdomainsrenamer35_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3435_contador_clockdomainsrenamer35_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3435_contador6_clockdomainsrenamer35_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3435_contador6_clockdomainsrenamer35_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value6 <= 3'd4;
			main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer40_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value6 <= 6'd35;
			main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer40_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3435_datain);
			main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer40_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3435_word_counter >= (9'd320 | main_basesoc_gearbox_14_3435_waveform_ready0))) begin
				main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer40_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3435_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value7 <= (main_basesoc_gearbox_14_3435_word_counter + 1'd1);
					main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3435_datain);
					main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value7 <= (main_basesoc_gearbox_14_3435_word_counter + 1'd1);
					main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3435_datain);
					main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3435_empty1 | (~main_basesoc_gearbox_14_3435_waveform_ready0))) begin
				builder_clockdomainsrenamer40_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3435_rderr) begin
					main_basesoc_gearbox_14_3435_fifo_0_ready_clockdomainsrenamer35_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3435_fifo_0_ready_clockdomainsrenamer35_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer40_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3435_cnt_rst0_clockdomainsrenamer35_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3435_cnt_rst0_clockdomainsrenamer35_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer40_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3436_wren = (main_basesoc_gearbox_14_3436_buffer_valid & (~main_basesoc_gearbox_14_3436_full));
assign main_basesoc_gearbox_14_3436_rden1 = (main_basesoc_gearbox_14_3436_rden0 & (~main_basesoc_gearbox_14_3436_empty1));
assign main_basesoc_gearbox_14_3436_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3436_wrclk = adc4_adc_frame_clk;
assign main_basesoc_gearbox_14_3436_dataout = main_basesoc_gearbox_14_3436_do;
assign main_basesoc_gearbox_14_3436_empty0 = main_basesoc_gearbox_14_3436_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3436_fifo_0_ready_clockdomainsrenamer36_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3436_contador_clockdomainsrenamer36_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3436_contador_clockdomainsrenamer36_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3436_contador6_clockdomainsrenamer36_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3436_contador6_clockdomainsrenamer36_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer41_next_state <= 3'd0;
	main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3436_cnt_rst0_clockdomainsrenamer36_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3436_cnt_rst0_clockdomainsrenamer36_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3436_rst_clockdomainsrenamer36_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3436_rst_clockdomainsrenamer36_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3436_fifo_0_ready_clockdomainsrenamer36_next_value2 <= 1'd0;
	builder_clockdomainsrenamer41_next_state <= builder_clockdomainsrenamer41_state;
	case (builder_clockdomainsrenamer41_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3436_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3436_rst_clockdomainsrenamer36_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3436_rst_clockdomainsrenamer36_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3436_rst_clockdomainsrenamer36_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3436_rst_clockdomainsrenamer36_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3436_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3436_fifo_0_ready_clockdomainsrenamer36_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3436_fifo_0_ready_clockdomainsrenamer36_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer41_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3436_cnt_rst0_clockdomainsrenamer36_next_value0 <= (main_basesoc_gearbox_14_3436_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3436_cnt_rst0_clockdomainsrenamer36_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3436_enable) begin
				main_basesoc_gearbox_14_3436_contador_clockdomainsrenamer36_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3436_contador_clockdomainsrenamer36_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3436_contador6_clockdomainsrenamer36_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3436_contador6_clockdomainsrenamer36_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3436_datain);
				main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer41_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3436_contador_clockdomainsrenamer36_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3436_contador_clockdomainsrenamer36_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3436_contador6_clockdomainsrenamer36_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3436_contador6_clockdomainsrenamer36_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value6 <= 3'd4;
			main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer41_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value6 <= 6'd36;
			main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer41_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3436_datain);
			main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer41_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3436_word_counter >= (9'd320 | main_basesoc_gearbox_14_3436_waveform_ready0))) begin
				main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer41_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3436_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value7 <= (main_basesoc_gearbox_14_3436_word_counter + 1'd1);
					main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3436_datain);
					main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value7 <= (main_basesoc_gearbox_14_3436_word_counter + 1'd1);
					main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3436_datain);
					main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3436_empty1 | (~main_basesoc_gearbox_14_3436_waveform_ready0))) begin
				builder_clockdomainsrenamer41_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3436_rderr) begin
					main_basesoc_gearbox_14_3436_fifo_0_ready_clockdomainsrenamer36_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3436_fifo_0_ready_clockdomainsrenamer36_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer41_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3436_cnt_rst0_clockdomainsrenamer36_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3436_cnt_rst0_clockdomainsrenamer36_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer41_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3437_wren = (main_basesoc_gearbox_14_3437_buffer_valid & (~main_basesoc_gearbox_14_3437_full));
assign main_basesoc_gearbox_14_3437_rden1 = (main_basesoc_gearbox_14_3437_rden0 & (~main_basesoc_gearbox_14_3437_empty1));
assign main_basesoc_gearbox_14_3437_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3437_wrclk = adc4_adc_frame_clk;
assign main_basesoc_gearbox_14_3437_dataout = main_basesoc_gearbox_14_3437_do;
assign main_basesoc_gearbox_14_3437_empty0 = main_basesoc_gearbox_14_3437_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer42_next_state <= 3'd0;
	main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3437_cnt_rst0_clockdomainsrenamer37_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3437_cnt_rst0_clockdomainsrenamer37_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3437_rst_clockdomainsrenamer37_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3437_rst_clockdomainsrenamer37_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3437_fifo_0_ready_clockdomainsrenamer37_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3437_fifo_0_ready_clockdomainsrenamer37_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3437_contador_clockdomainsrenamer37_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3437_contador_clockdomainsrenamer37_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3437_contador6_clockdomainsrenamer37_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3437_contador6_clockdomainsrenamer37_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value_ce5 <= 1'd0;
	builder_clockdomainsrenamer42_next_state <= builder_clockdomainsrenamer42_state;
	case (builder_clockdomainsrenamer42_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3437_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3437_rst_clockdomainsrenamer37_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3437_rst_clockdomainsrenamer37_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3437_rst_clockdomainsrenamer37_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3437_rst_clockdomainsrenamer37_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3437_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3437_fifo_0_ready_clockdomainsrenamer37_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3437_fifo_0_ready_clockdomainsrenamer37_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer42_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3437_cnt_rst0_clockdomainsrenamer37_next_value0 <= (main_basesoc_gearbox_14_3437_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3437_cnt_rst0_clockdomainsrenamer37_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3437_enable) begin
				main_basesoc_gearbox_14_3437_contador_clockdomainsrenamer37_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3437_contador_clockdomainsrenamer37_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3437_contador6_clockdomainsrenamer37_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3437_contador6_clockdomainsrenamer37_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3437_datain);
				main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer42_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3437_contador_clockdomainsrenamer37_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3437_contador_clockdomainsrenamer37_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3437_contador6_clockdomainsrenamer37_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3437_contador6_clockdomainsrenamer37_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value6 <= 3'd4;
			main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer42_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value6 <= 6'd37;
			main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer42_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3437_datain);
			main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer42_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3437_word_counter >= (9'd320 | main_basesoc_gearbox_14_3437_waveform_ready0))) begin
				main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer42_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3437_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value7 <= (main_basesoc_gearbox_14_3437_word_counter + 1'd1);
					main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3437_datain);
					main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value7 <= (main_basesoc_gearbox_14_3437_word_counter + 1'd1);
					main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3437_datain);
					main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3437_empty1 | (~main_basesoc_gearbox_14_3437_waveform_ready0))) begin
				builder_clockdomainsrenamer42_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3437_rderr) begin
					main_basesoc_gearbox_14_3437_fifo_0_ready_clockdomainsrenamer37_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3437_fifo_0_ready_clockdomainsrenamer37_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer42_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3437_cnt_rst0_clockdomainsrenamer37_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3437_cnt_rst0_clockdomainsrenamer37_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer42_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3438_wren = (main_basesoc_gearbox_14_3438_buffer_valid & (~main_basesoc_gearbox_14_3438_full));
assign main_basesoc_gearbox_14_3438_rden1 = (main_basesoc_gearbox_14_3438_rden0 & (~main_basesoc_gearbox_14_3438_empty1));
assign main_basesoc_gearbox_14_3438_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3438_wrclk = adc4_adc_frame_clk;
assign main_basesoc_gearbox_14_3438_dataout = main_basesoc_gearbox_14_3438_do;
assign main_basesoc_gearbox_14_3438_empty0 = main_basesoc_gearbox_14_3438_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3438_rst_clockdomainsrenamer38_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3438_rst_clockdomainsrenamer38_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3438_fifo_0_ready_clockdomainsrenamer38_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3438_fifo_0_ready_clockdomainsrenamer38_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3438_contador_clockdomainsrenamer38_next_value3 <= 4'd0;
	main_basesoc_gearbox_14_3438_contador_clockdomainsrenamer38_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3438_contador6_clockdomainsrenamer38_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3438_contador6_clockdomainsrenamer38_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value6 <= 34'd0;
	builder_clockdomainsrenamer43_next_state <= 3'd0;
	main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value_ce6 <= 1'd0;
	main_basesoc_gearbox_14_3438_cnt_rst0_clockdomainsrenamer38_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3438_cnt_rst0_clockdomainsrenamer38_next_value_ce0 <= 1'd0;
	builder_clockdomainsrenamer43_next_state <= builder_clockdomainsrenamer43_state;
	case (builder_clockdomainsrenamer43_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3438_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3438_rst_clockdomainsrenamer38_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3438_rst_clockdomainsrenamer38_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3438_rst_clockdomainsrenamer38_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3438_rst_clockdomainsrenamer38_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3438_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3438_fifo_0_ready_clockdomainsrenamer38_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3438_fifo_0_ready_clockdomainsrenamer38_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer43_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3438_cnt_rst0_clockdomainsrenamer38_next_value0 <= (main_basesoc_gearbox_14_3438_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3438_cnt_rst0_clockdomainsrenamer38_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3438_enable) begin
				main_basesoc_gearbox_14_3438_contador_clockdomainsrenamer38_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3438_contador_clockdomainsrenamer38_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3438_contador6_clockdomainsrenamer38_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3438_contador6_clockdomainsrenamer38_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3438_datain);
				main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer43_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3438_contador_clockdomainsrenamer38_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3438_contador_clockdomainsrenamer38_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3438_contador6_clockdomainsrenamer38_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3438_contador6_clockdomainsrenamer38_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value6 <= 3'd4;
			main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer43_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value6 <= 6'd38;
			main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer43_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3438_datain);
			main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer43_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3438_word_counter >= (9'd320 | main_basesoc_gearbox_14_3438_waveform_ready0))) begin
				main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer43_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3438_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value7 <= (main_basesoc_gearbox_14_3438_word_counter + 1'd1);
					main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3438_datain);
					main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value7 <= (main_basesoc_gearbox_14_3438_word_counter + 1'd1);
					main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3438_datain);
					main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3438_empty1 | (~main_basesoc_gearbox_14_3438_waveform_ready0))) begin
				builder_clockdomainsrenamer43_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3438_rderr) begin
					main_basesoc_gearbox_14_3438_fifo_0_ready_clockdomainsrenamer38_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3438_fifo_0_ready_clockdomainsrenamer38_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer43_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3438_cnt_rst0_clockdomainsrenamer38_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3438_cnt_rst0_clockdomainsrenamer38_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer43_next_state <= 1'd1;
		end
	endcase
end
assign main_basesoc_gearbox_14_3439_wren = (main_basesoc_gearbox_14_3439_buffer_valid & (~main_basesoc_gearbox_14_3439_full));
assign main_basesoc_gearbox_14_3439_rden1 = (main_basesoc_gearbox_14_3439_rden0 & (~main_basesoc_gearbox_14_3439_empty1));
assign main_basesoc_gearbox_14_3439_rdclk = sys_clk;
assign main_basesoc_gearbox_14_3439_wrclk = adc4_adc_frame_clk;
assign main_basesoc_gearbox_14_3439_dataout = main_basesoc_gearbox_14_3439_do;
assign main_basesoc_gearbox_14_3439_empty0 = main_basesoc_gearbox_14_3439_empty1;
always @(*) begin
	main_basesoc_gearbox_14_3439_contador_clockdomainsrenamer39_next_value_ce3 <= 1'd0;
	main_basesoc_gearbox_14_3439_contador6_clockdomainsrenamer39_next_value4 <= 4'd0;
	main_basesoc_gearbox_14_3439_contador6_clockdomainsrenamer39_next_value_ce4 <= 1'd0;
	main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value5 <= 1'd0;
	main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value_ce5 <= 1'd0;
	main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value6 <= 34'd0;
	main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value_ce6 <= 1'd0;
	builder_clockdomainsrenamer44_next_state <= 3'd0;
	main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value7 <= 10'd0;
	main_basesoc_gearbox_14_3439_cnt_rst0_clockdomainsrenamer39_next_value0 <= 4'd0;
	main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value_ce7 <= 1'd0;
	main_basesoc_gearbox_14_3439_cnt_rst0_clockdomainsrenamer39_next_value_ce0 <= 1'd0;
	main_basesoc_gearbox_14_3439_rst_clockdomainsrenamer39_next_value1 <= 1'd0;
	main_basesoc_gearbox_14_3439_rst_clockdomainsrenamer39_next_value_ce1 <= 1'd0;
	main_basesoc_gearbox_14_3439_fifo_0_ready_clockdomainsrenamer39_next_value2 <= 1'd0;
	main_basesoc_gearbox_14_3439_fifo_0_ready_clockdomainsrenamer39_next_value_ce2 <= 1'd0;
	main_basesoc_gearbox_14_3439_contador_clockdomainsrenamer39_next_value3 <= 4'd0;
	builder_clockdomainsrenamer44_next_state <= builder_clockdomainsrenamer44_state;
	case (builder_clockdomainsrenamer44_state)
		1'd1: begin
			if ((main_basesoc_gearbox_14_3439_cnt_rst0 <= 3'd5)) begin
				main_basesoc_gearbox_14_3439_rst_clockdomainsrenamer39_next_value1 <= 1'd1;
				main_basesoc_gearbox_14_3439_rst_clockdomainsrenamer39_next_value_ce1 <= 1'd1;
			end else begin
				main_basesoc_gearbox_14_3439_rst_clockdomainsrenamer39_next_value1 <= 1'd0;
				main_basesoc_gearbox_14_3439_rst_clockdomainsrenamer39_next_value_ce1 <= 1'd1;
			end
			if ((main_basesoc_gearbox_14_3439_cnt_rst0 == 4'd12)) begin
				main_basesoc_gearbox_14_3439_fifo_0_ready_clockdomainsrenamer39_next_value2 <= 1'd1;
				main_basesoc_gearbox_14_3439_fifo_0_ready_clockdomainsrenamer39_next_value_ce2 <= 1'd1;
				builder_clockdomainsrenamer44_next_state <= 2'd2;
			end
			main_basesoc_gearbox_14_3439_cnt_rst0_clockdomainsrenamer39_next_value0 <= (main_basesoc_gearbox_14_3439_cnt_rst0 - 1'd1);
			main_basesoc_gearbox_14_3439_cnt_rst0_clockdomainsrenamer39_next_value_ce0 <= 1'd1;
		end
		2'd2: begin
			if (main_basesoc_gearbox_14_3439_enable) begin
				main_basesoc_gearbox_14_3439_contador_clockdomainsrenamer39_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3439_contador_clockdomainsrenamer39_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3439_contador6_clockdomainsrenamer39_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3439_contador6_clockdomainsrenamer39_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value5 <= 1'd1;
				main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value_ce5 <= 1'd1;
				main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value6 <= (33'd4294967296 | main_basesoc_gearbox_14_3439_datain);
				main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value_ce6 <= 1'd1;
				builder_clockdomainsrenamer44_next_state <= 2'd3;
			end else begin
				main_basesoc_gearbox_14_3439_contador_clockdomainsrenamer39_next_value3 <= 1'd0;
				main_basesoc_gearbox_14_3439_contador_clockdomainsrenamer39_next_value_ce3 <= 1'd1;
				main_basesoc_gearbox_14_3439_contador6_clockdomainsrenamer39_next_value4 <= 1'd0;
				main_basesoc_gearbox_14_3439_contador6_clockdomainsrenamer39_next_value_ce4 <= 1'd1;
				main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value_ce5 <= 1'd1;
			end
		end
		2'd3: begin
			main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value6 <= 3'd4;
			main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer44_next_state <= 3'd4;
		end
		3'd4: begin
			main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value6 <= 6'd39;
			main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value_ce6 <= 1'd1;
			builder_clockdomainsrenamer44_next_state <= 3'd5;
		end
		3'd5: begin
			main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3439_datain);
			main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value_ce6 <= 1'd1;
			main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value7 <= 1'd0;
			main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value_ce7 <= 1'd1;
			builder_clockdomainsrenamer44_next_state <= 3'd6;
		end
		3'd6: begin
			if ((main_basesoc_gearbox_14_3439_word_counter >= (9'd320 | main_basesoc_gearbox_14_3439_waveform_ready0))) begin
				main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value7 <= 1'd0;
				main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value_ce7 <= 1'd1;
				main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value5 <= 1'd0;
				main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value_ce5 <= 1'd1;
				builder_clockdomainsrenamer44_next_state <= 3'd7;
			end else begin
				if ((main_basesoc_gearbox_14_3439_word_counter == 9'd318)) begin
					main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value7 <= (main_basesoc_gearbox_14_3439_word_counter + 1'd1);
					main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value6 <= (34'd8589934592 | main_basesoc_gearbox_14_3439_datain);
					main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value_ce6 <= 1'd1;
				end else begin
					main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value7 <= (main_basesoc_gearbox_14_3439_word_counter + 1'd1);
					main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value_ce7 <= 1'd1;
					main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value6 <= (1'd0 | main_basesoc_gearbox_14_3439_datain);
					main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value_ce6 <= 1'd1;
				end
			end
		end
		3'd7: begin
			if ((main_basesoc_gearbox_14_3439_empty1 | (~main_basesoc_gearbox_14_3439_waveform_ready0))) begin
				builder_clockdomainsrenamer44_next_state <= 2'd2;
			end else begin
				if (main_basesoc_gearbox_14_3439_rderr) begin
					main_basesoc_gearbox_14_3439_fifo_0_ready_clockdomainsrenamer39_next_value2 <= 1'd0;
					main_basesoc_gearbox_14_3439_fifo_0_ready_clockdomainsrenamer39_next_value_ce2 <= 1'd1;
					builder_clockdomainsrenamer44_next_state <= 1'd0;
				end else begin
					main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value6 <= 1'd0;
					main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value_ce6 <= 1'd1;
				end
			end
		end
		default: begin
			main_basesoc_gearbox_14_3439_cnt_rst0_clockdomainsrenamer39_next_value0 <= 4'd10;
			main_basesoc_gearbox_14_3439_cnt_rst0_clockdomainsrenamer39_next_value_ce0 <= 1'd1;
			builder_clockdomainsrenamer44_next_state <= 1'd1;
		end
	endcase
end
always @(*) begin
	builder_basesoc_wishbone_dat_r <= 32'd0;
	builder_basesoc_adr <= 14'd0;
	builder_next_state <= 1'd0;
	builder_basesoc_we <= 1'd0;
	builder_basesoc_dat_w <= 32'd0;
	builder_basesoc_wishbone_ack <= 1'd0;
	builder_next_state <= builder_state;
	case (builder_state)
		1'd1: begin
			builder_basesoc_wishbone_ack <= 1'd1;
			builder_basesoc_wishbone_dat_r <= builder_basesoc_dat_r;
			builder_next_state <= 1'd0;
		end
		default: begin
			builder_basesoc_dat_w <= builder_basesoc_wishbone_dat_w;
			if ((builder_basesoc_wishbone_cyc & builder_basesoc_wishbone_stb)) begin
				builder_basesoc_adr <= builder_basesoc_wishbone_adr;
				builder_basesoc_we <= (builder_basesoc_wishbone_we & (builder_basesoc_wishbone_sel != 1'd0));
				builder_next_state <= 1'd1;
			end
		end
	endcase
end
assign builder_csrbank0_sel = (builder_interface0_bank_bus_adr[13:9] == 1'd1);
assign builder_csrbank0_reset0_r = builder_interface0_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csrbank0_reset0_we <= 1'd0;
	builder_csrbank0_reset0_re <= 1'd0;
	if ((builder_csrbank0_sel & (builder_interface0_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csrbank0_reset0_re <= builder_interface0_bank_bus_we;
		builder_csrbank0_reset0_we <= (~builder_interface0_bank_bus_we);
	end
end
assign builder_csrbank0_scratch0_r = builder_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csrbank0_scratch0_re <= 1'd0;
	builder_csrbank0_scratch0_we <= 1'd0;
	if ((builder_csrbank0_sel & (builder_interface0_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csrbank0_scratch0_re <= builder_interface0_bank_bus_we;
		builder_csrbank0_scratch0_we <= (~builder_interface0_bank_bus_we);
	end
end
assign builder_csrbank0_bus_errors_r = builder_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csrbank0_bus_errors_re <= 1'd0;
	builder_csrbank0_bus_errors_we <= 1'd0;
	if ((builder_csrbank0_sel & (builder_interface0_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csrbank0_bus_errors_re <= builder_interface0_bank_bus_we;
		builder_csrbank0_bus_errors_we <= (~builder_interface0_bank_bus_we);
	end
end
always @(*) begin
	main_basesoc_soc_rst <= 1'd0;
	if (main_basesoc_reset_re) begin
		main_basesoc_soc_rst <= main_basesoc_reset_storage[0];
	end
end
assign main_basesoc_cpu_rst = main_basesoc_reset_storage[1];
assign builder_csrbank0_reset0_w = main_basesoc_reset_storage[1:0];
assign builder_csrbank0_scratch0_w = main_basesoc_scratch_storage[31:0];
assign builder_csrbank0_bus_errors_w = main_basesoc_bus_errors_status[31:0];
assign main_basesoc_bus_errors_we = builder_csrbank0_bus_errors_we;
assign builder_csrbank1_sel = (builder_interface1_bank_bus_adr[13:9] == 1'd0);
assign builder_csrbank1_out0_r = builder_interface1_bank_bus_dat_w[5:0];
always @(*) begin
	builder_csrbank1_out0_re <= 1'd0;
	builder_csrbank1_out0_we <= 1'd0;
	if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csrbank1_out0_re <= builder_interface1_bank_bus_we;
		builder_csrbank1_out0_we <= (~builder_interface1_bank_bus_we);
	end
end
assign builder_csrbank1_out0_w = main_basesoc_storage[5:0];
assign builder_csrbank2_sel = (builder_interface2_bank_bus_adr[13:9] == 2'd2);
assign builder_csrbank2_load0_r = builder_interface2_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csrbank2_load0_re <= 1'd0;
	builder_csrbank2_load0_we <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csrbank2_load0_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_load0_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_reload0_r = builder_interface2_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csrbank2_reload0_we <= 1'd0;
	builder_csrbank2_reload0_re <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csrbank2_reload0_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_reload0_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_en0_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank2_en0_re <= 1'd0;
	builder_csrbank2_en0_we <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csrbank2_en0_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_en0_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_update_value0_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank2_update_value0_re <= 1'd0;
	builder_csrbank2_update_value0_we <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csrbank2_update_value0_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_update_value0_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_value_r = builder_interface2_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csrbank2_value_we <= 1'd0;
	builder_csrbank2_value_re <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csrbank2_value_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_value_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_ev_status_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank2_ev_status_re <= 1'd0;
	builder_csrbank2_ev_status_we <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csrbank2_ev_status_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_ev_status_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_ev_pending_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank2_ev_pending_re <= 1'd0;
	builder_csrbank2_ev_pending_we <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csrbank2_ev_pending_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_ev_pending_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_ev_enable0_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank2_ev_enable0_we <= 1'd0;
	builder_csrbank2_ev_enable0_re <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd7))) begin
		builder_csrbank2_ev_enable0_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_ev_enable0_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_load0_w = main_basesoc_timer_load_storage[31:0];
assign builder_csrbank2_reload0_w = main_basesoc_timer_reload_storage[31:0];
assign builder_csrbank2_en0_w = main_basesoc_timer_en_storage;
assign builder_csrbank2_update_value0_w = main_basesoc_timer_update_value_storage;
assign builder_csrbank2_value_w = main_basesoc_timer_value_status[31:0];
assign main_basesoc_timer_value_we = builder_csrbank2_value_we;
assign main_basesoc_timer_status_status = main_basesoc_timer_zero0;
assign builder_csrbank2_ev_status_w = main_basesoc_timer_status_status;
assign main_basesoc_timer_status_we = builder_csrbank2_ev_status_we;
assign main_basesoc_timer_pending_status = main_basesoc_timer_zero1;
assign builder_csrbank2_ev_pending_w = main_basesoc_timer_pending_status;
assign main_basesoc_timer_pending_we = builder_csrbank2_ev_pending_we;
assign main_basesoc_timer_zero2 = main_basesoc_timer_enable_storage;
assign builder_csrbank2_ev_enable0_w = main_basesoc_timer_enable_storage;
assign builder_csrbank3_sel = (builder_interface3_bank_bus_adr[13:9] == 2'd3);
assign main_basesoc_uart_rxtx_r = builder_interface3_bank_bus_dat_w[7:0];
always @(*) begin
	main_basesoc_uart_rxtx_we <= 1'd0;
	main_basesoc_uart_rxtx_re <= 1'd0;
	if ((builder_csrbank3_sel & (builder_interface3_bank_bus_adr[8:0] == 1'd0))) begin
		main_basesoc_uart_rxtx_re <= builder_interface3_bank_bus_we;
		main_basesoc_uart_rxtx_we <= (~builder_interface3_bank_bus_we);
	end
end
assign builder_csrbank3_txfull_r = builder_interface3_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank3_txfull_we <= 1'd0;
	builder_csrbank3_txfull_re <= 1'd0;
	if ((builder_csrbank3_sel & (builder_interface3_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csrbank3_txfull_re <= builder_interface3_bank_bus_we;
		builder_csrbank3_txfull_we <= (~builder_interface3_bank_bus_we);
	end
end
assign builder_csrbank3_rxempty_r = builder_interface3_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank3_rxempty_re <= 1'd0;
	builder_csrbank3_rxempty_we <= 1'd0;
	if ((builder_csrbank3_sel & (builder_interface3_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csrbank3_rxempty_re <= builder_interface3_bank_bus_we;
		builder_csrbank3_rxempty_we <= (~builder_interface3_bank_bus_we);
	end
end
assign builder_csrbank3_ev_status_r = builder_interface3_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csrbank3_ev_status_re <= 1'd0;
	builder_csrbank3_ev_status_we <= 1'd0;
	if ((builder_csrbank3_sel & (builder_interface3_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csrbank3_ev_status_re <= builder_interface3_bank_bus_we;
		builder_csrbank3_ev_status_we <= (~builder_interface3_bank_bus_we);
	end
end
assign builder_csrbank3_ev_pending_r = builder_interface3_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csrbank3_ev_pending_we <= 1'd0;
	builder_csrbank3_ev_pending_re <= 1'd0;
	if ((builder_csrbank3_sel & (builder_interface3_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csrbank3_ev_pending_re <= builder_interface3_bank_bus_we;
		builder_csrbank3_ev_pending_we <= (~builder_interface3_bank_bus_we);
	end
end
assign builder_csrbank3_ev_enable0_r = builder_interface3_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csrbank3_ev_enable0_re <= 1'd0;
	builder_csrbank3_ev_enable0_we <= 1'd0;
	if ((builder_csrbank3_sel & (builder_interface3_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csrbank3_ev_enable0_re <= builder_interface3_bank_bus_we;
		builder_csrbank3_ev_enable0_we <= (~builder_interface3_bank_bus_we);
	end
end
assign builder_csrbank3_txempty_r = builder_interface3_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank3_txempty_re <= 1'd0;
	builder_csrbank3_txempty_we <= 1'd0;
	if ((builder_csrbank3_sel & (builder_interface3_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csrbank3_txempty_re <= builder_interface3_bank_bus_we;
		builder_csrbank3_txempty_we <= (~builder_interface3_bank_bus_we);
	end
end
assign builder_csrbank3_rxfull_r = builder_interface3_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank3_rxfull_we <= 1'd0;
	builder_csrbank3_rxfull_re <= 1'd0;
	if ((builder_csrbank3_sel & (builder_interface3_bank_bus_adr[8:0] == 3'd7))) begin
		builder_csrbank3_rxfull_re <= builder_interface3_bank_bus_we;
		builder_csrbank3_rxfull_we <= (~builder_interface3_bank_bus_we);
	end
end
assign builder_csrbank3_txfull_w = main_basesoc_uart_txfull_status;
assign main_basesoc_uart_txfull_we = builder_csrbank3_txfull_we;
assign builder_csrbank3_rxempty_w = main_basesoc_uart_rxempty_status;
assign main_basesoc_uart_rxempty_we = builder_csrbank3_rxempty_we;
always @(*) begin
	main_basesoc_uart_status_status <= 2'd0;
	main_basesoc_uart_status_status[0] <= main_basesoc_uart_tx0;
	main_basesoc_uart_status_status[1] <= main_basesoc_uart_rx0;
end
assign builder_csrbank3_ev_status_w = main_basesoc_uart_status_status[1:0];
assign main_basesoc_uart_status_we = builder_csrbank3_ev_status_we;
always @(*) begin
	main_basesoc_uart_pending_status <= 2'd0;
	main_basesoc_uart_pending_status[0] <= main_basesoc_uart_tx1;
	main_basesoc_uart_pending_status[1] <= main_basesoc_uart_rx1;
end
assign builder_csrbank3_ev_pending_w = main_basesoc_uart_pending_status[1:0];
assign main_basesoc_uart_pending_we = builder_csrbank3_ev_pending_we;
assign main_basesoc_uart_tx2 = main_basesoc_uart_enable_storage[0];
assign main_basesoc_uart_rx2 = main_basesoc_uart_enable_storage[1];
assign builder_csrbank3_ev_enable0_w = main_basesoc_uart_enable_storage[1:0];
assign builder_csrbank3_txempty_w = main_basesoc_uart_txempty_status;
assign main_basesoc_uart_txempty_we = builder_csrbank3_txempty_we;
assign builder_csrbank3_rxfull_w = main_basesoc_uart_rxfull_status;
assign main_basesoc_uart_rxfull_we = builder_csrbank3_rxfull_we;
assign builder_csr_interconnect_adr = builder_basesoc_adr;
assign builder_csr_interconnect_we = builder_basesoc_we;
assign builder_csr_interconnect_dat_w = builder_basesoc_dat_w;
assign builder_basesoc_dat_r = builder_csr_interconnect_dat_r;
assign builder_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_interface3_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_interface3_bank_bus_we = builder_csr_interconnect_we;
assign builder_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_interface3_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = (((builder_interface0_bank_bus_dat_r | builder_interface1_bank_bus_dat_r) | builder_interface2_bank_bus_dat_r) | builder_interface3_bank_bus_dat_r);
assign main_basesoc_rx_rx = builder_regs1;
assign builder_xilinxasyncresetsynchronizerimpl0 = (~main_basesoc_crg_main_pll_locked);
assign builder_xilinxasyncresetsynchronizerimpl1 = (~main_basesoc_crg_pll_ff_locked);
assign builder_xilinxasyncresetsynchronizerimpl2 = (~main_basesoc_afe5808a0_locked);
assign builder_xilinxasyncresetsynchronizerimpl3 = (~main_basesoc_afe5808a0_locked);
assign builder_xilinxasyncresetsynchronizerimpl4 = (~main_basesoc_afe5808a1_locked);
assign builder_xilinxasyncresetsynchronizerimpl5 = (~main_basesoc_afe5808a1_locked);
assign builder_xilinxasyncresetsynchronizerimpl6 = (~main_basesoc_afe5808a2_locked);
assign builder_xilinxasyncresetsynchronizerimpl7 = (~main_basesoc_afe5808a2_locked);
assign builder_xilinxasyncresetsynchronizerimpl8 = (~main_basesoc_afe5808a3_locked);
assign builder_xilinxasyncresetsynchronizerimpl9 = (~main_basesoc_afe5808a3_locked);
assign builder_xilinxasyncresetsynchronizerimpl10 = (~main_basesoc_afe5808a4_locked);
assign builder_xilinxasyncresetsynchronizerimpl11 = (~main_basesoc_afe5808a4_locked);

always @(posedge adc0_adc_frame_clk) begin
	if ((main_basesoc_afe5808a0_bitslip_lat == 1'd0)) begin
		main_basesoc_afe5808a0_bitslip_lat <= 4'd15;
	end else begin
		main_basesoc_afe5808a0_bitslip_lat <= (main_basesoc_afe5808a0_bitslip_lat - 1'd1);
	end
	if (((main_basesoc_afe5808a0_frame_do != 14'd16256) & (main_basesoc_afe5808a0_bitslip_lat == 1'd1))) begin
		main_basesoc_afe5808a0_bitslip <= 1'd1;
	end else begin
		main_basesoc_afe5808a0_bitslip <= 1'd0;
	end
	builder_clockdomainsrenamer5_state <= builder_clockdomainsrenamer5_next_state;
	if (main_basesoc_gearbox_14_340_cnt_rst0_clockdomainsrenamer0_next_value_ce0) begin
		main_basesoc_gearbox_14_340_cnt_rst0 <= main_basesoc_gearbox_14_340_cnt_rst0_clockdomainsrenamer0_next_value0;
	end
	if (main_basesoc_gearbox_14_340_rst_clockdomainsrenamer0_next_value_ce1) begin
		main_basesoc_gearbox_14_340_rst <= main_basesoc_gearbox_14_340_rst_clockdomainsrenamer0_next_value1;
	end
	if (main_basesoc_gearbox_14_340_fifo_0_ready_clockdomainsrenamer0_next_value_ce2) begin
		main_basesoc_gearbox_14_340_fifo_0_ready <= main_basesoc_gearbox_14_340_fifo_0_ready_clockdomainsrenamer0_next_value2;
	end
	if (main_basesoc_gearbox_14_340_contador_clockdomainsrenamer0_next_value_ce3) begin
		main_basesoc_gearbox_14_340_contador <= main_basesoc_gearbox_14_340_contador_clockdomainsrenamer0_next_value3;
	end
	if (main_basesoc_gearbox_14_340_contador6_clockdomainsrenamer0_next_value_ce4) begin
		main_basesoc_gearbox_14_340_contador6 <= main_basesoc_gearbox_14_340_contador6_clockdomainsrenamer0_next_value4;
	end
	if (main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value_ce5) begin
		main_basesoc_gearbox_14_340_buffer_valid <= main_basesoc_gearbox_14_340_buffer_valid_clockdomainsrenamer0_next_value5;
	end
	if (main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value_ce6) begin
		main_basesoc_gearbox_14_340_di <= main_basesoc_gearbox_14_340_di_clockdomainsrenamer0_next_value6;
	end
	if (main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value_ce7) begin
		main_basesoc_gearbox_14_340_word_counter <= main_basesoc_gearbox_14_340_word_counter_clockdomainsrenamer0_next_value7;
	end
	main_basesoc_selftrigger0_reg_trigger1 <= main_basesoc_selftrigger0_reg_trigger0;
	main_basesoc_selftrigger0_reg_trigger2 <= main_basesoc_selftrigger0_reg_trigger1;
	main_basesoc_selftrigger0_reg_trigger3 <= main_basesoc_selftrigger0_reg_trigger2;
	main_basesoc_selftrigger0_reg_trigger4 <= main_basesoc_selftrigger0_reg_trigger3;
	main_basesoc_selftrigger0_reg_trigger5 <= main_basesoc_selftrigger0_reg_trigger4;
	main_basesoc_selftrigger0_reg_trigger6 <= main_basesoc_selftrigger0_reg_trigger5;
	main_basesoc_selftrigger0_reg_trigger7 <= main_basesoc_selftrigger0_reg_trigger6;
	main_basesoc_selftrigger0_reg_trigger8 <= main_basesoc_selftrigger0_reg_trigger7;
	main_basesoc_selftrigger0_reg_trigger9 <= main_basesoc_selftrigger0_reg_trigger8;
	main_basesoc_selftrigger0_reg_trigger10 <= main_basesoc_selftrigger0_reg_trigger9;
	main_basesoc_selftrigger0_reg_trigger11 <= main_basesoc_selftrigger0_reg_trigger10;
	main_basesoc_selftrigger0_reg_trigger12 <= main_basesoc_selftrigger0_reg_trigger11;
	main_basesoc_selftrigger0_reg_trigger13 <= main_basesoc_selftrigger0_reg_trigger12;
	main_basesoc_selftrigger0_reg_trigger14 <= main_basesoc_selftrigger0_reg_trigger13;
	main_basesoc_selftrigger0_reg_trigger15 <= main_basesoc_selftrigger0_reg_trigger14;
	main_basesoc_selftrigger0_reg_trigger16 <= main_basesoc_selftrigger0_reg_trigger15;
	main_basesoc_selftrigger0_reg_trigger17 <= main_basesoc_selftrigger0_reg_trigger16;
	main_basesoc_selftrigger0_reg_trigger18 <= main_basesoc_selftrigger0_reg_trigger17;
	main_basesoc_selftrigger0_reg_trigger19 <= main_basesoc_selftrigger0_reg_trigger18;
	main_basesoc_selftrigger0_reg_trigger20 <= main_basesoc_selftrigger0_reg_trigger19;
	main_basesoc_selftrigger0_reg_trigger21 <= main_basesoc_selftrigger0_reg_trigger20;
	main_basesoc_selftrigger0_reg_trigger22 <= main_basesoc_selftrigger0_reg_trigger21;
	main_basesoc_selftrigger0_reg_trigger23 <= main_basesoc_selftrigger0_reg_trigger22;
	main_basesoc_selftrigger0_reg_trigger24 <= main_basesoc_selftrigger0_reg_trigger23;
	main_basesoc_selftrigger0_reg_trigger25 <= main_basesoc_selftrigger0_reg_trigger24;
	main_basesoc_selftrigger0_reg_trigger26 <= main_basesoc_selftrigger0_reg_trigger25;
	main_basesoc_selftrigger0_reg_trigger27 <= main_basesoc_selftrigger0_reg_trigger26;
	main_basesoc_selftrigger0_reg_trigger28 <= main_basesoc_selftrigger0_reg_trigger27;
	main_basesoc_selftrigger0_reg_trigger29 <= main_basesoc_selftrigger0_reg_trigger28;
	main_basesoc_selftrigger0_reg_trigger30 <= main_basesoc_selftrigger0_reg_trigger29;
	main_basesoc_selftrigger0_reg_trigger31 <= main_basesoc_selftrigger0_reg_trigger30;
	main_basesoc_selftrigger0_reg_trigger32 <= main_basesoc_selftrigger0_reg_trigger31;
	main_basesoc_selftrigger0_reg_trigger33 <= main_basesoc_selftrigger0_reg_trigger32;
	main_basesoc_selftrigger0_reg_trigger34 <= main_basesoc_selftrigger0_reg_trigger33;
	main_basesoc_selftrigger0_reg_trigger35 <= main_basesoc_selftrigger0_reg_trigger34;
	main_basesoc_selftrigger0_reg_trigger36 <= main_basesoc_selftrigger0_reg_trigger35;
	main_basesoc_selftrigger0_reg_trigger37 <= main_basesoc_selftrigger0_reg_trigger36;
	main_basesoc_selftrigger0_reg_trigger38 <= main_basesoc_selftrigger0_reg_trigger37;
	main_basesoc_selftrigger0_reg_trigger39 <= main_basesoc_selftrigger0_reg_trigger38;
	main_basesoc_selftrigger0_reg_trigger40 <= main_basesoc_selftrigger0_reg_trigger39;
	main_basesoc_selftrigger0_reg_trigger41 <= main_basesoc_selftrigger0_reg_trigger40;
	main_basesoc_selftrigger0_reg_trigger42 <= main_basesoc_selftrigger0_reg_trigger41;
	main_basesoc_selftrigger0_reg_trigger43 <= main_basesoc_selftrigger0_reg_trigger42;
	main_basesoc_selftrigger0_reg_trigger44 <= main_basesoc_selftrigger0_reg_trigger43;
	main_basesoc_selftrigger0_reg_trigger45 <= main_basesoc_selftrigger0_reg_trigger44;
	main_basesoc_selftrigger0_reg_trigger46 <= main_basesoc_selftrigger0_reg_trigger45;
	main_basesoc_selftrigger0_reg_trigger47 <= main_basesoc_selftrigger0_reg_trigger46;
	main_basesoc_selftrigger0_reg_trigger48 <= main_basesoc_selftrigger0_reg_trigger47;
	main_basesoc_selftrigger0_reg_trigger49 <= main_basesoc_selftrigger0_reg_trigger48;
	main_basesoc_selftrigger0_reg_trigger0 <= main_basesoc_selftrigger0_data_in;
	main_basesoc_selftrigger0_data_out <= main_basesoc_selftrigger0_reg_trigger49;
	if (((main_basesoc_selftrigger0_reg_trigger0 - main_basesoc_selftrigger0_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger0_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger0_out <= 1'd0;
	end
	builder_clockdomainsrenamer6_state <= builder_clockdomainsrenamer6_next_state;
	if (main_basesoc_gearbox_14_341_cnt_rst0_clockdomainsrenamer1_next_value_ce0) begin
		main_basesoc_gearbox_14_341_cnt_rst0 <= main_basesoc_gearbox_14_341_cnt_rst0_clockdomainsrenamer1_next_value0;
	end
	if (main_basesoc_gearbox_14_341_rst_clockdomainsrenamer1_next_value_ce1) begin
		main_basesoc_gearbox_14_341_rst <= main_basesoc_gearbox_14_341_rst_clockdomainsrenamer1_next_value1;
	end
	if (main_basesoc_gearbox_14_341_fifo_0_ready_clockdomainsrenamer1_next_value_ce2) begin
		main_basesoc_gearbox_14_341_fifo_0_ready <= main_basesoc_gearbox_14_341_fifo_0_ready_clockdomainsrenamer1_next_value2;
	end
	if (main_basesoc_gearbox_14_341_contador_clockdomainsrenamer1_next_value_ce3) begin
		main_basesoc_gearbox_14_341_contador <= main_basesoc_gearbox_14_341_contador_clockdomainsrenamer1_next_value3;
	end
	if (main_basesoc_gearbox_14_341_contador6_clockdomainsrenamer1_next_value_ce4) begin
		main_basesoc_gearbox_14_341_contador6 <= main_basesoc_gearbox_14_341_contador6_clockdomainsrenamer1_next_value4;
	end
	if (main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value_ce5) begin
		main_basesoc_gearbox_14_341_buffer_valid <= main_basesoc_gearbox_14_341_buffer_valid_clockdomainsrenamer1_next_value5;
	end
	if (main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value_ce6) begin
		main_basesoc_gearbox_14_341_di <= main_basesoc_gearbox_14_341_di_clockdomainsrenamer1_next_value6;
	end
	if (main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value_ce7) begin
		main_basesoc_gearbox_14_341_word_counter <= main_basesoc_gearbox_14_341_word_counter_clockdomainsrenamer1_next_value7;
	end
	main_basesoc_selftrigger1_reg_trigger1 <= main_basesoc_selftrigger1_reg_trigger0;
	main_basesoc_selftrigger1_reg_trigger2 <= main_basesoc_selftrigger1_reg_trigger1;
	main_basesoc_selftrigger1_reg_trigger3 <= main_basesoc_selftrigger1_reg_trigger2;
	main_basesoc_selftrigger1_reg_trigger4 <= main_basesoc_selftrigger1_reg_trigger3;
	main_basesoc_selftrigger1_reg_trigger5 <= main_basesoc_selftrigger1_reg_trigger4;
	main_basesoc_selftrigger1_reg_trigger6 <= main_basesoc_selftrigger1_reg_trigger5;
	main_basesoc_selftrigger1_reg_trigger7 <= main_basesoc_selftrigger1_reg_trigger6;
	main_basesoc_selftrigger1_reg_trigger8 <= main_basesoc_selftrigger1_reg_trigger7;
	main_basesoc_selftrigger1_reg_trigger9 <= main_basesoc_selftrigger1_reg_trigger8;
	main_basesoc_selftrigger1_reg_trigger10 <= main_basesoc_selftrigger1_reg_trigger9;
	main_basesoc_selftrigger1_reg_trigger11 <= main_basesoc_selftrigger1_reg_trigger10;
	main_basesoc_selftrigger1_reg_trigger12 <= main_basesoc_selftrigger1_reg_trigger11;
	main_basesoc_selftrigger1_reg_trigger13 <= main_basesoc_selftrigger1_reg_trigger12;
	main_basesoc_selftrigger1_reg_trigger14 <= main_basesoc_selftrigger1_reg_trigger13;
	main_basesoc_selftrigger1_reg_trigger15 <= main_basesoc_selftrigger1_reg_trigger14;
	main_basesoc_selftrigger1_reg_trigger16 <= main_basesoc_selftrigger1_reg_trigger15;
	main_basesoc_selftrigger1_reg_trigger17 <= main_basesoc_selftrigger1_reg_trigger16;
	main_basesoc_selftrigger1_reg_trigger18 <= main_basesoc_selftrigger1_reg_trigger17;
	main_basesoc_selftrigger1_reg_trigger19 <= main_basesoc_selftrigger1_reg_trigger18;
	main_basesoc_selftrigger1_reg_trigger20 <= main_basesoc_selftrigger1_reg_trigger19;
	main_basesoc_selftrigger1_reg_trigger21 <= main_basesoc_selftrigger1_reg_trigger20;
	main_basesoc_selftrigger1_reg_trigger22 <= main_basesoc_selftrigger1_reg_trigger21;
	main_basesoc_selftrigger1_reg_trigger23 <= main_basesoc_selftrigger1_reg_trigger22;
	main_basesoc_selftrigger1_reg_trigger24 <= main_basesoc_selftrigger1_reg_trigger23;
	main_basesoc_selftrigger1_reg_trigger25 <= main_basesoc_selftrigger1_reg_trigger24;
	main_basesoc_selftrigger1_reg_trigger26 <= main_basesoc_selftrigger1_reg_trigger25;
	main_basesoc_selftrigger1_reg_trigger27 <= main_basesoc_selftrigger1_reg_trigger26;
	main_basesoc_selftrigger1_reg_trigger28 <= main_basesoc_selftrigger1_reg_trigger27;
	main_basesoc_selftrigger1_reg_trigger29 <= main_basesoc_selftrigger1_reg_trigger28;
	main_basesoc_selftrigger1_reg_trigger30 <= main_basesoc_selftrigger1_reg_trigger29;
	main_basesoc_selftrigger1_reg_trigger31 <= main_basesoc_selftrigger1_reg_trigger30;
	main_basesoc_selftrigger1_reg_trigger32 <= main_basesoc_selftrigger1_reg_trigger31;
	main_basesoc_selftrigger1_reg_trigger33 <= main_basesoc_selftrigger1_reg_trigger32;
	main_basesoc_selftrigger1_reg_trigger34 <= main_basesoc_selftrigger1_reg_trigger33;
	main_basesoc_selftrigger1_reg_trigger35 <= main_basesoc_selftrigger1_reg_trigger34;
	main_basesoc_selftrigger1_reg_trigger36 <= main_basesoc_selftrigger1_reg_trigger35;
	main_basesoc_selftrigger1_reg_trigger37 <= main_basesoc_selftrigger1_reg_trigger36;
	main_basesoc_selftrigger1_reg_trigger38 <= main_basesoc_selftrigger1_reg_trigger37;
	main_basesoc_selftrigger1_reg_trigger39 <= main_basesoc_selftrigger1_reg_trigger38;
	main_basesoc_selftrigger1_reg_trigger40 <= main_basesoc_selftrigger1_reg_trigger39;
	main_basesoc_selftrigger1_reg_trigger41 <= main_basesoc_selftrigger1_reg_trigger40;
	main_basesoc_selftrigger1_reg_trigger42 <= main_basesoc_selftrigger1_reg_trigger41;
	main_basesoc_selftrigger1_reg_trigger43 <= main_basesoc_selftrigger1_reg_trigger42;
	main_basesoc_selftrigger1_reg_trigger44 <= main_basesoc_selftrigger1_reg_trigger43;
	main_basesoc_selftrigger1_reg_trigger45 <= main_basesoc_selftrigger1_reg_trigger44;
	main_basesoc_selftrigger1_reg_trigger46 <= main_basesoc_selftrigger1_reg_trigger45;
	main_basesoc_selftrigger1_reg_trigger47 <= main_basesoc_selftrigger1_reg_trigger46;
	main_basesoc_selftrigger1_reg_trigger48 <= main_basesoc_selftrigger1_reg_trigger47;
	main_basesoc_selftrigger1_reg_trigger49 <= main_basesoc_selftrigger1_reg_trigger48;
	main_basesoc_selftrigger1_reg_trigger0 <= main_basesoc_selftrigger1_data_in;
	main_basesoc_selftrigger1_data_out <= main_basesoc_selftrigger1_reg_trigger49;
	if (((main_basesoc_selftrigger1_reg_trigger0 - main_basesoc_selftrigger1_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger1_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger1_out <= 1'd0;
	end
	builder_clockdomainsrenamer7_state <= builder_clockdomainsrenamer7_next_state;
	if (main_basesoc_gearbox_14_342_cnt_rst0_clockdomainsrenamer2_next_value_ce0) begin
		main_basesoc_gearbox_14_342_cnt_rst0 <= main_basesoc_gearbox_14_342_cnt_rst0_clockdomainsrenamer2_next_value0;
	end
	if (main_basesoc_gearbox_14_342_rst_clockdomainsrenamer2_next_value_ce1) begin
		main_basesoc_gearbox_14_342_rst <= main_basesoc_gearbox_14_342_rst_clockdomainsrenamer2_next_value1;
	end
	if (main_basesoc_gearbox_14_342_fifo_0_ready_clockdomainsrenamer2_next_value_ce2) begin
		main_basesoc_gearbox_14_342_fifo_0_ready <= main_basesoc_gearbox_14_342_fifo_0_ready_clockdomainsrenamer2_next_value2;
	end
	if (main_basesoc_gearbox_14_342_contador_clockdomainsrenamer2_next_value_ce3) begin
		main_basesoc_gearbox_14_342_contador <= main_basesoc_gearbox_14_342_contador_clockdomainsrenamer2_next_value3;
	end
	if (main_basesoc_gearbox_14_342_contador6_clockdomainsrenamer2_next_value_ce4) begin
		main_basesoc_gearbox_14_342_contador6 <= main_basesoc_gearbox_14_342_contador6_clockdomainsrenamer2_next_value4;
	end
	if (main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value_ce5) begin
		main_basesoc_gearbox_14_342_buffer_valid <= main_basesoc_gearbox_14_342_buffer_valid_clockdomainsrenamer2_next_value5;
	end
	if (main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value_ce6) begin
		main_basesoc_gearbox_14_342_di <= main_basesoc_gearbox_14_342_di_clockdomainsrenamer2_next_value6;
	end
	if (main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value_ce7) begin
		main_basesoc_gearbox_14_342_word_counter <= main_basesoc_gearbox_14_342_word_counter_clockdomainsrenamer2_next_value7;
	end
	main_basesoc_selftrigger2_reg_trigger1 <= main_basesoc_selftrigger2_reg_trigger0;
	main_basesoc_selftrigger2_reg_trigger2 <= main_basesoc_selftrigger2_reg_trigger1;
	main_basesoc_selftrigger2_reg_trigger3 <= main_basesoc_selftrigger2_reg_trigger2;
	main_basesoc_selftrigger2_reg_trigger4 <= main_basesoc_selftrigger2_reg_trigger3;
	main_basesoc_selftrigger2_reg_trigger5 <= main_basesoc_selftrigger2_reg_trigger4;
	main_basesoc_selftrigger2_reg_trigger6 <= main_basesoc_selftrigger2_reg_trigger5;
	main_basesoc_selftrigger2_reg_trigger7 <= main_basesoc_selftrigger2_reg_trigger6;
	main_basesoc_selftrigger2_reg_trigger8 <= main_basesoc_selftrigger2_reg_trigger7;
	main_basesoc_selftrigger2_reg_trigger9 <= main_basesoc_selftrigger2_reg_trigger8;
	main_basesoc_selftrigger2_reg_trigger10 <= main_basesoc_selftrigger2_reg_trigger9;
	main_basesoc_selftrigger2_reg_trigger11 <= main_basesoc_selftrigger2_reg_trigger10;
	main_basesoc_selftrigger2_reg_trigger12 <= main_basesoc_selftrigger2_reg_trigger11;
	main_basesoc_selftrigger2_reg_trigger13 <= main_basesoc_selftrigger2_reg_trigger12;
	main_basesoc_selftrigger2_reg_trigger14 <= main_basesoc_selftrigger2_reg_trigger13;
	main_basesoc_selftrigger2_reg_trigger15 <= main_basesoc_selftrigger2_reg_trigger14;
	main_basesoc_selftrigger2_reg_trigger16 <= main_basesoc_selftrigger2_reg_trigger15;
	main_basesoc_selftrigger2_reg_trigger17 <= main_basesoc_selftrigger2_reg_trigger16;
	main_basesoc_selftrigger2_reg_trigger18 <= main_basesoc_selftrigger2_reg_trigger17;
	main_basesoc_selftrigger2_reg_trigger19 <= main_basesoc_selftrigger2_reg_trigger18;
	main_basesoc_selftrigger2_reg_trigger20 <= main_basesoc_selftrigger2_reg_trigger19;
	main_basesoc_selftrigger2_reg_trigger21 <= main_basesoc_selftrigger2_reg_trigger20;
	main_basesoc_selftrigger2_reg_trigger22 <= main_basesoc_selftrigger2_reg_trigger21;
	main_basesoc_selftrigger2_reg_trigger23 <= main_basesoc_selftrigger2_reg_trigger22;
	main_basesoc_selftrigger2_reg_trigger24 <= main_basesoc_selftrigger2_reg_trigger23;
	main_basesoc_selftrigger2_reg_trigger25 <= main_basesoc_selftrigger2_reg_trigger24;
	main_basesoc_selftrigger2_reg_trigger26 <= main_basesoc_selftrigger2_reg_trigger25;
	main_basesoc_selftrigger2_reg_trigger27 <= main_basesoc_selftrigger2_reg_trigger26;
	main_basesoc_selftrigger2_reg_trigger28 <= main_basesoc_selftrigger2_reg_trigger27;
	main_basesoc_selftrigger2_reg_trigger29 <= main_basesoc_selftrigger2_reg_trigger28;
	main_basesoc_selftrigger2_reg_trigger30 <= main_basesoc_selftrigger2_reg_trigger29;
	main_basesoc_selftrigger2_reg_trigger31 <= main_basesoc_selftrigger2_reg_trigger30;
	main_basesoc_selftrigger2_reg_trigger32 <= main_basesoc_selftrigger2_reg_trigger31;
	main_basesoc_selftrigger2_reg_trigger33 <= main_basesoc_selftrigger2_reg_trigger32;
	main_basesoc_selftrigger2_reg_trigger34 <= main_basesoc_selftrigger2_reg_trigger33;
	main_basesoc_selftrigger2_reg_trigger35 <= main_basesoc_selftrigger2_reg_trigger34;
	main_basesoc_selftrigger2_reg_trigger36 <= main_basesoc_selftrigger2_reg_trigger35;
	main_basesoc_selftrigger2_reg_trigger37 <= main_basesoc_selftrigger2_reg_trigger36;
	main_basesoc_selftrigger2_reg_trigger38 <= main_basesoc_selftrigger2_reg_trigger37;
	main_basesoc_selftrigger2_reg_trigger39 <= main_basesoc_selftrigger2_reg_trigger38;
	main_basesoc_selftrigger2_reg_trigger40 <= main_basesoc_selftrigger2_reg_trigger39;
	main_basesoc_selftrigger2_reg_trigger41 <= main_basesoc_selftrigger2_reg_trigger40;
	main_basesoc_selftrigger2_reg_trigger42 <= main_basesoc_selftrigger2_reg_trigger41;
	main_basesoc_selftrigger2_reg_trigger43 <= main_basesoc_selftrigger2_reg_trigger42;
	main_basesoc_selftrigger2_reg_trigger44 <= main_basesoc_selftrigger2_reg_trigger43;
	main_basesoc_selftrigger2_reg_trigger45 <= main_basesoc_selftrigger2_reg_trigger44;
	main_basesoc_selftrigger2_reg_trigger46 <= main_basesoc_selftrigger2_reg_trigger45;
	main_basesoc_selftrigger2_reg_trigger47 <= main_basesoc_selftrigger2_reg_trigger46;
	main_basesoc_selftrigger2_reg_trigger48 <= main_basesoc_selftrigger2_reg_trigger47;
	main_basesoc_selftrigger2_reg_trigger49 <= main_basesoc_selftrigger2_reg_trigger48;
	main_basesoc_selftrigger2_reg_trigger0 <= main_basesoc_selftrigger2_data_in;
	main_basesoc_selftrigger2_data_out <= main_basesoc_selftrigger2_reg_trigger49;
	if (((main_basesoc_selftrigger2_reg_trigger0 - main_basesoc_selftrigger2_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger2_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger2_out <= 1'd0;
	end
	builder_clockdomainsrenamer8_state <= builder_clockdomainsrenamer8_next_state;
	if (main_basesoc_gearbox_14_343_cnt_rst0_clockdomainsrenamer3_next_value_ce0) begin
		main_basesoc_gearbox_14_343_cnt_rst0 <= main_basesoc_gearbox_14_343_cnt_rst0_clockdomainsrenamer3_next_value0;
	end
	if (main_basesoc_gearbox_14_343_rst_clockdomainsrenamer3_next_value_ce1) begin
		main_basesoc_gearbox_14_343_rst <= main_basesoc_gearbox_14_343_rst_clockdomainsrenamer3_next_value1;
	end
	if (main_basesoc_gearbox_14_343_fifo_0_ready_clockdomainsrenamer3_next_value_ce2) begin
		main_basesoc_gearbox_14_343_fifo_0_ready <= main_basesoc_gearbox_14_343_fifo_0_ready_clockdomainsrenamer3_next_value2;
	end
	if (main_basesoc_gearbox_14_343_contador_clockdomainsrenamer3_next_value_ce3) begin
		main_basesoc_gearbox_14_343_contador <= main_basesoc_gearbox_14_343_contador_clockdomainsrenamer3_next_value3;
	end
	if (main_basesoc_gearbox_14_343_contador6_clockdomainsrenamer3_next_value_ce4) begin
		main_basesoc_gearbox_14_343_contador6 <= main_basesoc_gearbox_14_343_contador6_clockdomainsrenamer3_next_value4;
	end
	if (main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value_ce5) begin
		main_basesoc_gearbox_14_343_buffer_valid <= main_basesoc_gearbox_14_343_buffer_valid_clockdomainsrenamer3_next_value5;
	end
	if (main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value_ce6) begin
		main_basesoc_gearbox_14_343_di <= main_basesoc_gearbox_14_343_di_clockdomainsrenamer3_next_value6;
	end
	if (main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value_ce7) begin
		main_basesoc_gearbox_14_343_word_counter <= main_basesoc_gearbox_14_343_word_counter_clockdomainsrenamer3_next_value7;
	end
	main_basesoc_selftrigger3_reg_trigger1 <= main_basesoc_selftrigger3_reg_trigger0;
	main_basesoc_selftrigger3_reg_trigger2 <= main_basesoc_selftrigger3_reg_trigger1;
	main_basesoc_selftrigger3_reg_trigger3 <= main_basesoc_selftrigger3_reg_trigger2;
	main_basesoc_selftrigger3_reg_trigger4 <= main_basesoc_selftrigger3_reg_trigger3;
	main_basesoc_selftrigger3_reg_trigger5 <= main_basesoc_selftrigger3_reg_trigger4;
	main_basesoc_selftrigger3_reg_trigger6 <= main_basesoc_selftrigger3_reg_trigger5;
	main_basesoc_selftrigger3_reg_trigger7 <= main_basesoc_selftrigger3_reg_trigger6;
	main_basesoc_selftrigger3_reg_trigger8 <= main_basesoc_selftrigger3_reg_trigger7;
	main_basesoc_selftrigger3_reg_trigger9 <= main_basesoc_selftrigger3_reg_trigger8;
	main_basesoc_selftrigger3_reg_trigger10 <= main_basesoc_selftrigger3_reg_trigger9;
	main_basesoc_selftrigger3_reg_trigger11 <= main_basesoc_selftrigger3_reg_trigger10;
	main_basesoc_selftrigger3_reg_trigger12 <= main_basesoc_selftrigger3_reg_trigger11;
	main_basesoc_selftrigger3_reg_trigger13 <= main_basesoc_selftrigger3_reg_trigger12;
	main_basesoc_selftrigger3_reg_trigger14 <= main_basesoc_selftrigger3_reg_trigger13;
	main_basesoc_selftrigger3_reg_trigger15 <= main_basesoc_selftrigger3_reg_trigger14;
	main_basesoc_selftrigger3_reg_trigger16 <= main_basesoc_selftrigger3_reg_trigger15;
	main_basesoc_selftrigger3_reg_trigger17 <= main_basesoc_selftrigger3_reg_trigger16;
	main_basesoc_selftrigger3_reg_trigger18 <= main_basesoc_selftrigger3_reg_trigger17;
	main_basesoc_selftrigger3_reg_trigger19 <= main_basesoc_selftrigger3_reg_trigger18;
	main_basesoc_selftrigger3_reg_trigger20 <= main_basesoc_selftrigger3_reg_trigger19;
	main_basesoc_selftrigger3_reg_trigger21 <= main_basesoc_selftrigger3_reg_trigger20;
	main_basesoc_selftrigger3_reg_trigger22 <= main_basesoc_selftrigger3_reg_trigger21;
	main_basesoc_selftrigger3_reg_trigger23 <= main_basesoc_selftrigger3_reg_trigger22;
	main_basesoc_selftrigger3_reg_trigger24 <= main_basesoc_selftrigger3_reg_trigger23;
	main_basesoc_selftrigger3_reg_trigger25 <= main_basesoc_selftrigger3_reg_trigger24;
	main_basesoc_selftrigger3_reg_trigger26 <= main_basesoc_selftrigger3_reg_trigger25;
	main_basesoc_selftrigger3_reg_trigger27 <= main_basesoc_selftrigger3_reg_trigger26;
	main_basesoc_selftrigger3_reg_trigger28 <= main_basesoc_selftrigger3_reg_trigger27;
	main_basesoc_selftrigger3_reg_trigger29 <= main_basesoc_selftrigger3_reg_trigger28;
	main_basesoc_selftrigger3_reg_trigger30 <= main_basesoc_selftrigger3_reg_trigger29;
	main_basesoc_selftrigger3_reg_trigger31 <= main_basesoc_selftrigger3_reg_trigger30;
	main_basesoc_selftrigger3_reg_trigger32 <= main_basesoc_selftrigger3_reg_trigger31;
	main_basesoc_selftrigger3_reg_trigger33 <= main_basesoc_selftrigger3_reg_trigger32;
	main_basesoc_selftrigger3_reg_trigger34 <= main_basesoc_selftrigger3_reg_trigger33;
	main_basesoc_selftrigger3_reg_trigger35 <= main_basesoc_selftrigger3_reg_trigger34;
	main_basesoc_selftrigger3_reg_trigger36 <= main_basesoc_selftrigger3_reg_trigger35;
	main_basesoc_selftrigger3_reg_trigger37 <= main_basesoc_selftrigger3_reg_trigger36;
	main_basesoc_selftrigger3_reg_trigger38 <= main_basesoc_selftrigger3_reg_trigger37;
	main_basesoc_selftrigger3_reg_trigger39 <= main_basesoc_selftrigger3_reg_trigger38;
	main_basesoc_selftrigger3_reg_trigger40 <= main_basesoc_selftrigger3_reg_trigger39;
	main_basesoc_selftrigger3_reg_trigger41 <= main_basesoc_selftrigger3_reg_trigger40;
	main_basesoc_selftrigger3_reg_trigger42 <= main_basesoc_selftrigger3_reg_trigger41;
	main_basesoc_selftrigger3_reg_trigger43 <= main_basesoc_selftrigger3_reg_trigger42;
	main_basesoc_selftrigger3_reg_trigger44 <= main_basesoc_selftrigger3_reg_trigger43;
	main_basesoc_selftrigger3_reg_trigger45 <= main_basesoc_selftrigger3_reg_trigger44;
	main_basesoc_selftrigger3_reg_trigger46 <= main_basesoc_selftrigger3_reg_trigger45;
	main_basesoc_selftrigger3_reg_trigger47 <= main_basesoc_selftrigger3_reg_trigger46;
	main_basesoc_selftrigger3_reg_trigger48 <= main_basesoc_selftrigger3_reg_trigger47;
	main_basesoc_selftrigger3_reg_trigger49 <= main_basesoc_selftrigger3_reg_trigger48;
	main_basesoc_selftrigger3_reg_trigger0 <= main_basesoc_selftrigger3_data_in;
	main_basesoc_selftrigger3_data_out <= main_basesoc_selftrigger3_reg_trigger49;
	if (((main_basesoc_selftrigger3_reg_trigger0 - main_basesoc_selftrigger3_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger3_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger3_out <= 1'd0;
	end
	builder_clockdomainsrenamer9_state <= builder_clockdomainsrenamer9_next_state;
	if (main_basesoc_gearbox_14_344_cnt_rst0_clockdomainsrenamer4_next_value_ce0) begin
		main_basesoc_gearbox_14_344_cnt_rst0 <= main_basesoc_gearbox_14_344_cnt_rst0_clockdomainsrenamer4_next_value0;
	end
	if (main_basesoc_gearbox_14_344_rst_clockdomainsrenamer4_next_value_ce1) begin
		main_basesoc_gearbox_14_344_rst <= main_basesoc_gearbox_14_344_rst_clockdomainsrenamer4_next_value1;
	end
	if (main_basesoc_gearbox_14_344_fifo_0_ready_clockdomainsrenamer4_next_value_ce2) begin
		main_basesoc_gearbox_14_344_fifo_0_ready <= main_basesoc_gearbox_14_344_fifo_0_ready_clockdomainsrenamer4_next_value2;
	end
	if (main_basesoc_gearbox_14_344_contador_clockdomainsrenamer4_next_value_ce3) begin
		main_basesoc_gearbox_14_344_contador <= main_basesoc_gearbox_14_344_contador_clockdomainsrenamer4_next_value3;
	end
	if (main_basesoc_gearbox_14_344_contador6_clockdomainsrenamer4_next_value_ce4) begin
		main_basesoc_gearbox_14_344_contador6 <= main_basesoc_gearbox_14_344_contador6_clockdomainsrenamer4_next_value4;
	end
	if (main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value_ce5) begin
		main_basesoc_gearbox_14_344_buffer_valid <= main_basesoc_gearbox_14_344_buffer_valid_clockdomainsrenamer4_next_value5;
	end
	if (main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value_ce6) begin
		main_basesoc_gearbox_14_344_di <= main_basesoc_gearbox_14_344_di_clockdomainsrenamer4_next_value6;
	end
	if (main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value_ce7) begin
		main_basesoc_gearbox_14_344_word_counter <= main_basesoc_gearbox_14_344_word_counter_clockdomainsrenamer4_next_value7;
	end
	main_basesoc_selftrigger4_reg_trigger1 <= main_basesoc_selftrigger4_reg_trigger0;
	main_basesoc_selftrigger4_reg_trigger2 <= main_basesoc_selftrigger4_reg_trigger1;
	main_basesoc_selftrigger4_reg_trigger3 <= main_basesoc_selftrigger4_reg_trigger2;
	main_basesoc_selftrigger4_reg_trigger4 <= main_basesoc_selftrigger4_reg_trigger3;
	main_basesoc_selftrigger4_reg_trigger5 <= main_basesoc_selftrigger4_reg_trigger4;
	main_basesoc_selftrigger4_reg_trigger6 <= main_basesoc_selftrigger4_reg_trigger5;
	main_basesoc_selftrigger4_reg_trigger7 <= main_basesoc_selftrigger4_reg_trigger6;
	main_basesoc_selftrigger4_reg_trigger8 <= main_basesoc_selftrigger4_reg_trigger7;
	main_basesoc_selftrigger4_reg_trigger9 <= main_basesoc_selftrigger4_reg_trigger8;
	main_basesoc_selftrigger4_reg_trigger10 <= main_basesoc_selftrigger4_reg_trigger9;
	main_basesoc_selftrigger4_reg_trigger11 <= main_basesoc_selftrigger4_reg_trigger10;
	main_basesoc_selftrigger4_reg_trigger12 <= main_basesoc_selftrigger4_reg_trigger11;
	main_basesoc_selftrigger4_reg_trigger13 <= main_basesoc_selftrigger4_reg_trigger12;
	main_basesoc_selftrigger4_reg_trigger14 <= main_basesoc_selftrigger4_reg_trigger13;
	main_basesoc_selftrigger4_reg_trigger15 <= main_basesoc_selftrigger4_reg_trigger14;
	main_basesoc_selftrigger4_reg_trigger16 <= main_basesoc_selftrigger4_reg_trigger15;
	main_basesoc_selftrigger4_reg_trigger17 <= main_basesoc_selftrigger4_reg_trigger16;
	main_basesoc_selftrigger4_reg_trigger18 <= main_basesoc_selftrigger4_reg_trigger17;
	main_basesoc_selftrigger4_reg_trigger19 <= main_basesoc_selftrigger4_reg_trigger18;
	main_basesoc_selftrigger4_reg_trigger20 <= main_basesoc_selftrigger4_reg_trigger19;
	main_basesoc_selftrigger4_reg_trigger21 <= main_basesoc_selftrigger4_reg_trigger20;
	main_basesoc_selftrigger4_reg_trigger22 <= main_basesoc_selftrigger4_reg_trigger21;
	main_basesoc_selftrigger4_reg_trigger23 <= main_basesoc_selftrigger4_reg_trigger22;
	main_basesoc_selftrigger4_reg_trigger24 <= main_basesoc_selftrigger4_reg_trigger23;
	main_basesoc_selftrigger4_reg_trigger25 <= main_basesoc_selftrigger4_reg_trigger24;
	main_basesoc_selftrigger4_reg_trigger26 <= main_basesoc_selftrigger4_reg_trigger25;
	main_basesoc_selftrigger4_reg_trigger27 <= main_basesoc_selftrigger4_reg_trigger26;
	main_basesoc_selftrigger4_reg_trigger28 <= main_basesoc_selftrigger4_reg_trigger27;
	main_basesoc_selftrigger4_reg_trigger29 <= main_basesoc_selftrigger4_reg_trigger28;
	main_basesoc_selftrigger4_reg_trigger30 <= main_basesoc_selftrigger4_reg_trigger29;
	main_basesoc_selftrigger4_reg_trigger31 <= main_basesoc_selftrigger4_reg_trigger30;
	main_basesoc_selftrigger4_reg_trigger32 <= main_basesoc_selftrigger4_reg_trigger31;
	main_basesoc_selftrigger4_reg_trigger33 <= main_basesoc_selftrigger4_reg_trigger32;
	main_basesoc_selftrigger4_reg_trigger34 <= main_basesoc_selftrigger4_reg_trigger33;
	main_basesoc_selftrigger4_reg_trigger35 <= main_basesoc_selftrigger4_reg_trigger34;
	main_basesoc_selftrigger4_reg_trigger36 <= main_basesoc_selftrigger4_reg_trigger35;
	main_basesoc_selftrigger4_reg_trigger37 <= main_basesoc_selftrigger4_reg_trigger36;
	main_basesoc_selftrigger4_reg_trigger38 <= main_basesoc_selftrigger4_reg_trigger37;
	main_basesoc_selftrigger4_reg_trigger39 <= main_basesoc_selftrigger4_reg_trigger38;
	main_basesoc_selftrigger4_reg_trigger40 <= main_basesoc_selftrigger4_reg_trigger39;
	main_basesoc_selftrigger4_reg_trigger41 <= main_basesoc_selftrigger4_reg_trigger40;
	main_basesoc_selftrigger4_reg_trigger42 <= main_basesoc_selftrigger4_reg_trigger41;
	main_basesoc_selftrigger4_reg_trigger43 <= main_basesoc_selftrigger4_reg_trigger42;
	main_basesoc_selftrigger4_reg_trigger44 <= main_basesoc_selftrigger4_reg_trigger43;
	main_basesoc_selftrigger4_reg_trigger45 <= main_basesoc_selftrigger4_reg_trigger44;
	main_basesoc_selftrigger4_reg_trigger46 <= main_basesoc_selftrigger4_reg_trigger45;
	main_basesoc_selftrigger4_reg_trigger47 <= main_basesoc_selftrigger4_reg_trigger46;
	main_basesoc_selftrigger4_reg_trigger48 <= main_basesoc_selftrigger4_reg_trigger47;
	main_basesoc_selftrigger4_reg_trigger49 <= main_basesoc_selftrigger4_reg_trigger48;
	main_basesoc_selftrigger4_reg_trigger0 <= main_basesoc_selftrigger4_data_in;
	main_basesoc_selftrigger4_data_out <= main_basesoc_selftrigger4_reg_trigger49;
	if (((main_basesoc_selftrigger4_reg_trigger0 - main_basesoc_selftrigger4_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger4_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger4_out <= 1'd0;
	end
	builder_clockdomainsrenamer10_state <= builder_clockdomainsrenamer10_next_state;
	if (main_basesoc_gearbox_14_345_cnt_rst0_clockdomainsrenamer5_next_value_ce0) begin
		main_basesoc_gearbox_14_345_cnt_rst0 <= main_basesoc_gearbox_14_345_cnt_rst0_clockdomainsrenamer5_next_value0;
	end
	if (main_basesoc_gearbox_14_345_rst_clockdomainsrenamer5_next_value_ce1) begin
		main_basesoc_gearbox_14_345_rst <= main_basesoc_gearbox_14_345_rst_clockdomainsrenamer5_next_value1;
	end
	if (main_basesoc_gearbox_14_345_fifo_0_ready_clockdomainsrenamer5_next_value_ce2) begin
		main_basesoc_gearbox_14_345_fifo_0_ready <= main_basesoc_gearbox_14_345_fifo_0_ready_clockdomainsrenamer5_next_value2;
	end
	if (main_basesoc_gearbox_14_345_contador_clockdomainsrenamer5_next_value_ce3) begin
		main_basesoc_gearbox_14_345_contador <= main_basesoc_gearbox_14_345_contador_clockdomainsrenamer5_next_value3;
	end
	if (main_basesoc_gearbox_14_345_contador6_clockdomainsrenamer5_next_value_ce4) begin
		main_basesoc_gearbox_14_345_contador6 <= main_basesoc_gearbox_14_345_contador6_clockdomainsrenamer5_next_value4;
	end
	if (main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value_ce5) begin
		main_basesoc_gearbox_14_345_buffer_valid <= main_basesoc_gearbox_14_345_buffer_valid_clockdomainsrenamer5_next_value5;
	end
	if (main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value_ce6) begin
		main_basesoc_gearbox_14_345_di <= main_basesoc_gearbox_14_345_di_clockdomainsrenamer5_next_value6;
	end
	if (main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value_ce7) begin
		main_basesoc_gearbox_14_345_word_counter <= main_basesoc_gearbox_14_345_word_counter_clockdomainsrenamer5_next_value7;
	end
	main_basesoc_selftrigger5_reg_trigger1 <= main_basesoc_selftrigger5_reg_trigger0;
	main_basesoc_selftrigger5_reg_trigger2 <= main_basesoc_selftrigger5_reg_trigger1;
	main_basesoc_selftrigger5_reg_trigger3 <= main_basesoc_selftrigger5_reg_trigger2;
	main_basesoc_selftrigger5_reg_trigger4 <= main_basesoc_selftrigger5_reg_trigger3;
	main_basesoc_selftrigger5_reg_trigger5 <= main_basesoc_selftrigger5_reg_trigger4;
	main_basesoc_selftrigger5_reg_trigger6 <= main_basesoc_selftrigger5_reg_trigger5;
	main_basesoc_selftrigger5_reg_trigger7 <= main_basesoc_selftrigger5_reg_trigger6;
	main_basesoc_selftrigger5_reg_trigger8 <= main_basesoc_selftrigger5_reg_trigger7;
	main_basesoc_selftrigger5_reg_trigger9 <= main_basesoc_selftrigger5_reg_trigger8;
	main_basesoc_selftrigger5_reg_trigger10 <= main_basesoc_selftrigger5_reg_trigger9;
	main_basesoc_selftrigger5_reg_trigger11 <= main_basesoc_selftrigger5_reg_trigger10;
	main_basesoc_selftrigger5_reg_trigger12 <= main_basesoc_selftrigger5_reg_trigger11;
	main_basesoc_selftrigger5_reg_trigger13 <= main_basesoc_selftrigger5_reg_trigger12;
	main_basesoc_selftrigger5_reg_trigger14 <= main_basesoc_selftrigger5_reg_trigger13;
	main_basesoc_selftrigger5_reg_trigger15 <= main_basesoc_selftrigger5_reg_trigger14;
	main_basesoc_selftrigger5_reg_trigger16 <= main_basesoc_selftrigger5_reg_trigger15;
	main_basesoc_selftrigger5_reg_trigger17 <= main_basesoc_selftrigger5_reg_trigger16;
	main_basesoc_selftrigger5_reg_trigger18 <= main_basesoc_selftrigger5_reg_trigger17;
	main_basesoc_selftrigger5_reg_trigger19 <= main_basesoc_selftrigger5_reg_trigger18;
	main_basesoc_selftrigger5_reg_trigger20 <= main_basesoc_selftrigger5_reg_trigger19;
	main_basesoc_selftrigger5_reg_trigger21 <= main_basesoc_selftrigger5_reg_trigger20;
	main_basesoc_selftrigger5_reg_trigger22 <= main_basesoc_selftrigger5_reg_trigger21;
	main_basesoc_selftrigger5_reg_trigger23 <= main_basesoc_selftrigger5_reg_trigger22;
	main_basesoc_selftrigger5_reg_trigger24 <= main_basesoc_selftrigger5_reg_trigger23;
	main_basesoc_selftrigger5_reg_trigger25 <= main_basesoc_selftrigger5_reg_trigger24;
	main_basesoc_selftrigger5_reg_trigger26 <= main_basesoc_selftrigger5_reg_trigger25;
	main_basesoc_selftrigger5_reg_trigger27 <= main_basesoc_selftrigger5_reg_trigger26;
	main_basesoc_selftrigger5_reg_trigger28 <= main_basesoc_selftrigger5_reg_trigger27;
	main_basesoc_selftrigger5_reg_trigger29 <= main_basesoc_selftrigger5_reg_trigger28;
	main_basesoc_selftrigger5_reg_trigger30 <= main_basesoc_selftrigger5_reg_trigger29;
	main_basesoc_selftrigger5_reg_trigger31 <= main_basesoc_selftrigger5_reg_trigger30;
	main_basesoc_selftrigger5_reg_trigger32 <= main_basesoc_selftrigger5_reg_trigger31;
	main_basesoc_selftrigger5_reg_trigger33 <= main_basesoc_selftrigger5_reg_trigger32;
	main_basesoc_selftrigger5_reg_trigger34 <= main_basesoc_selftrigger5_reg_trigger33;
	main_basesoc_selftrigger5_reg_trigger35 <= main_basesoc_selftrigger5_reg_trigger34;
	main_basesoc_selftrigger5_reg_trigger36 <= main_basesoc_selftrigger5_reg_trigger35;
	main_basesoc_selftrigger5_reg_trigger37 <= main_basesoc_selftrigger5_reg_trigger36;
	main_basesoc_selftrigger5_reg_trigger38 <= main_basesoc_selftrigger5_reg_trigger37;
	main_basesoc_selftrigger5_reg_trigger39 <= main_basesoc_selftrigger5_reg_trigger38;
	main_basesoc_selftrigger5_reg_trigger40 <= main_basesoc_selftrigger5_reg_trigger39;
	main_basesoc_selftrigger5_reg_trigger41 <= main_basesoc_selftrigger5_reg_trigger40;
	main_basesoc_selftrigger5_reg_trigger42 <= main_basesoc_selftrigger5_reg_trigger41;
	main_basesoc_selftrigger5_reg_trigger43 <= main_basesoc_selftrigger5_reg_trigger42;
	main_basesoc_selftrigger5_reg_trigger44 <= main_basesoc_selftrigger5_reg_trigger43;
	main_basesoc_selftrigger5_reg_trigger45 <= main_basesoc_selftrigger5_reg_trigger44;
	main_basesoc_selftrigger5_reg_trigger46 <= main_basesoc_selftrigger5_reg_trigger45;
	main_basesoc_selftrigger5_reg_trigger47 <= main_basesoc_selftrigger5_reg_trigger46;
	main_basesoc_selftrigger5_reg_trigger48 <= main_basesoc_selftrigger5_reg_trigger47;
	main_basesoc_selftrigger5_reg_trigger49 <= main_basesoc_selftrigger5_reg_trigger48;
	main_basesoc_selftrigger5_reg_trigger0 <= main_basesoc_selftrigger5_data_in;
	main_basesoc_selftrigger5_data_out <= main_basesoc_selftrigger5_reg_trigger49;
	if (((main_basesoc_selftrigger5_reg_trigger0 - main_basesoc_selftrigger5_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger5_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger5_out <= 1'd0;
	end
	builder_clockdomainsrenamer11_state <= builder_clockdomainsrenamer11_next_state;
	if (main_basesoc_gearbox_14_346_cnt_rst0_clockdomainsrenamer6_next_value_ce0) begin
		main_basesoc_gearbox_14_346_cnt_rst0 <= main_basesoc_gearbox_14_346_cnt_rst0_clockdomainsrenamer6_next_value0;
	end
	if (main_basesoc_gearbox_14_346_rst_clockdomainsrenamer6_next_value_ce1) begin
		main_basesoc_gearbox_14_346_rst <= main_basesoc_gearbox_14_346_rst_clockdomainsrenamer6_next_value1;
	end
	if (main_basesoc_gearbox_14_346_fifo_0_ready_clockdomainsrenamer6_next_value_ce2) begin
		main_basesoc_gearbox_14_346_fifo_0_ready <= main_basesoc_gearbox_14_346_fifo_0_ready_clockdomainsrenamer6_next_value2;
	end
	if (main_basesoc_gearbox_14_346_contador_clockdomainsrenamer6_next_value_ce3) begin
		main_basesoc_gearbox_14_346_contador <= main_basesoc_gearbox_14_346_contador_clockdomainsrenamer6_next_value3;
	end
	if (main_basesoc_gearbox_14_346_contador6_clockdomainsrenamer6_next_value_ce4) begin
		main_basesoc_gearbox_14_346_contador6 <= main_basesoc_gearbox_14_346_contador6_clockdomainsrenamer6_next_value4;
	end
	if (main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value_ce5) begin
		main_basesoc_gearbox_14_346_buffer_valid <= main_basesoc_gearbox_14_346_buffer_valid_clockdomainsrenamer6_next_value5;
	end
	if (main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value_ce6) begin
		main_basesoc_gearbox_14_346_di <= main_basesoc_gearbox_14_346_di_clockdomainsrenamer6_next_value6;
	end
	if (main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value_ce7) begin
		main_basesoc_gearbox_14_346_word_counter <= main_basesoc_gearbox_14_346_word_counter_clockdomainsrenamer6_next_value7;
	end
	main_basesoc_selftrigger6_reg_trigger1 <= main_basesoc_selftrigger6_reg_trigger0;
	main_basesoc_selftrigger6_reg_trigger2 <= main_basesoc_selftrigger6_reg_trigger1;
	main_basesoc_selftrigger6_reg_trigger3 <= main_basesoc_selftrigger6_reg_trigger2;
	main_basesoc_selftrigger6_reg_trigger4 <= main_basesoc_selftrigger6_reg_trigger3;
	main_basesoc_selftrigger6_reg_trigger5 <= main_basesoc_selftrigger6_reg_trigger4;
	main_basesoc_selftrigger6_reg_trigger6 <= main_basesoc_selftrigger6_reg_trigger5;
	main_basesoc_selftrigger6_reg_trigger7 <= main_basesoc_selftrigger6_reg_trigger6;
	main_basesoc_selftrigger6_reg_trigger8 <= main_basesoc_selftrigger6_reg_trigger7;
	main_basesoc_selftrigger6_reg_trigger9 <= main_basesoc_selftrigger6_reg_trigger8;
	main_basesoc_selftrigger6_reg_trigger10 <= main_basesoc_selftrigger6_reg_trigger9;
	main_basesoc_selftrigger6_reg_trigger11 <= main_basesoc_selftrigger6_reg_trigger10;
	main_basesoc_selftrigger6_reg_trigger12 <= main_basesoc_selftrigger6_reg_trigger11;
	main_basesoc_selftrigger6_reg_trigger13 <= main_basesoc_selftrigger6_reg_trigger12;
	main_basesoc_selftrigger6_reg_trigger14 <= main_basesoc_selftrigger6_reg_trigger13;
	main_basesoc_selftrigger6_reg_trigger15 <= main_basesoc_selftrigger6_reg_trigger14;
	main_basesoc_selftrigger6_reg_trigger16 <= main_basesoc_selftrigger6_reg_trigger15;
	main_basesoc_selftrigger6_reg_trigger17 <= main_basesoc_selftrigger6_reg_trigger16;
	main_basesoc_selftrigger6_reg_trigger18 <= main_basesoc_selftrigger6_reg_trigger17;
	main_basesoc_selftrigger6_reg_trigger19 <= main_basesoc_selftrigger6_reg_trigger18;
	main_basesoc_selftrigger6_reg_trigger20 <= main_basesoc_selftrigger6_reg_trigger19;
	main_basesoc_selftrigger6_reg_trigger21 <= main_basesoc_selftrigger6_reg_trigger20;
	main_basesoc_selftrigger6_reg_trigger22 <= main_basesoc_selftrigger6_reg_trigger21;
	main_basesoc_selftrigger6_reg_trigger23 <= main_basesoc_selftrigger6_reg_trigger22;
	main_basesoc_selftrigger6_reg_trigger24 <= main_basesoc_selftrigger6_reg_trigger23;
	main_basesoc_selftrigger6_reg_trigger25 <= main_basesoc_selftrigger6_reg_trigger24;
	main_basesoc_selftrigger6_reg_trigger26 <= main_basesoc_selftrigger6_reg_trigger25;
	main_basesoc_selftrigger6_reg_trigger27 <= main_basesoc_selftrigger6_reg_trigger26;
	main_basesoc_selftrigger6_reg_trigger28 <= main_basesoc_selftrigger6_reg_trigger27;
	main_basesoc_selftrigger6_reg_trigger29 <= main_basesoc_selftrigger6_reg_trigger28;
	main_basesoc_selftrigger6_reg_trigger30 <= main_basesoc_selftrigger6_reg_trigger29;
	main_basesoc_selftrigger6_reg_trigger31 <= main_basesoc_selftrigger6_reg_trigger30;
	main_basesoc_selftrigger6_reg_trigger32 <= main_basesoc_selftrigger6_reg_trigger31;
	main_basesoc_selftrigger6_reg_trigger33 <= main_basesoc_selftrigger6_reg_trigger32;
	main_basesoc_selftrigger6_reg_trigger34 <= main_basesoc_selftrigger6_reg_trigger33;
	main_basesoc_selftrigger6_reg_trigger35 <= main_basesoc_selftrigger6_reg_trigger34;
	main_basesoc_selftrigger6_reg_trigger36 <= main_basesoc_selftrigger6_reg_trigger35;
	main_basesoc_selftrigger6_reg_trigger37 <= main_basesoc_selftrigger6_reg_trigger36;
	main_basesoc_selftrigger6_reg_trigger38 <= main_basesoc_selftrigger6_reg_trigger37;
	main_basesoc_selftrigger6_reg_trigger39 <= main_basesoc_selftrigger6_reg_trigger38;
	main_basesoc_selftrigger6_reg_trigger40 <= main_basesoc_selftrigger6_reg_trigger39;
	main_basesoc_selftrigger6_reg_trigger41 <= main_basesoc_selftrigger6_reg_trigger40;
	main_basesoc_selftrigger6_reg_trigger42 <= main_basesoc_selftrigger6_reg_trigger41;
	main_basesoc_selftrigger6_reg_trigger43 <= main_basesoc_selftrigger6_reg_trigger42;
	main_basesoc_selftrigger6_reg_trigger44 <= main_basesoc_selftrigger6_reg_trigger43;
	main_basesoc_selftrigger6_reg_trigger45 <= main_basesoc_selftrigger6_reg_trigger44;
	main_basesoc_selftrigger6_reg_trigger46 <= main_basesoc_selftrigger6_reg_trigger45;
	main_basesoc_selftrigger6_reg_trigger47 <= main_basesoc_selftrigger6_reg_trigger46;
	main_basesoc_selftrigger6_reg_trigger48 <= main_basesoc_selftrigger6_reg_trigger47;
	main_basesoc_selftrigger6_reg_trigger49 <= main_basesoc_selftrigger6_reg_trigger48;
	main_basesoc_selftrigger6_reg_trigger0 <= main_basesoc_selftrigger6_data_in;
	main_basesoc_selftrigger6_data_out <= main_basesoc_selftrigger6_reg_trigger49;
	if (((main_basesoc_selftrigger6_reg_trigger0 - main_basesoc_selftrigger6_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger6_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger6_out <= 1'd0;
	end
	builder_clockdomainsrenamer12_state <= builder_clockdomainsrenamer12_next_state;
	if (main_basesoc_gearbox_14_347_cnt_rst0_clockdomainsrenamer7_next_value_ce0) begin
		main_basesoc_gearbox_14_347_cnt_rst0 <= main_basesoc_gearbox_14_347_cnt_rst0_clockdomainsrenamer7_next_value0;
	end
	if (main_basesoc_gearbox_14_347_rst_clockdomainsrenamer7_next_value_ce1) begin
		main_basesoc_gearbox_14_347_rst <= main_basesoc_gearbox_14_347_rst_clockdomainsrenamer7_next_value1;
	end
	if (main_basesoc_gearbox_14_347_fifo_0_ready_clockdomainsrenamer7_next_value_ce2) begin
		main_basesoc_gearbox_14_347_fifo_0_ready <= main_basesoc_gearbox_14_347_fifo_0_ready_clockdomainsrenamer7_next_value2;
	end
	if (main_basesoc_gearbox_14_347_contador_clockdomainsrenamer7_next_value_ce3) begin
		main_basesoc_gearbox_14_347_contador <= main_basesoc_gearbox_14_347_contador_clockdomainsrenamer7_next_value3;
	end
	if (main_basesoc_gearbox_14_347_contador6_clockdomainsrenamer7_next_value_ce4) begin
		main_basesoc_gearbox_14_347_contador6 <= main_basesoc_gearbox_14_347_contador6_clockdomainsrenamer7_next_value4;
	end
	if (main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value_ce5) begin
		main_basesoc_gearbox_14_347_buffer_valid <= main_basesoc_gearbox_14_347_buffer_valid_clockdomainsrenamer7_next_value5;
	end
	if (main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value_ce6) begin
		main_basesoc_gearbox_14_347_di <= main_basesoc_gearbox_14_347_di_clockdomainsrenamer7_next_value6;
	end
	if (main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value_ce7) begin
		main_basesoc_gearbox_14_347_word_counter <= main_basesoc_gearbox_14_347_word_counter_clockdomainsrenamer7_next_value7;
	end
	main_basesoc_selftrigger7_reg_trigger1 <= main_basesoc_selftrigger7_reg_trigger0;
	main_basesoc_selftrigger7_reg_trigger2 <= main_basesoc_selftrigger7_reg_trigger1;
	main_basesoc_selftrigger7_reg_trigger3 <= main_basesoc_selftrigger7_reg_trigger2;
	main_basesoc_selftrigger7_reg_trigger4 <= main_basesoc_selftrigger7_reg_trigger3;
	main_basesoc_selftrigger7_reg_trigger5 <= main_basesoc_selftrigger7_reg_trigger4;
	main_basesoc_selftrigger7_reg_trigger6 <= main_basesoc_selftrigger7_reg_trigger5;
	main_basesoc_selftrigger7_reg_trigger7 <= main_basesoc_selftrigger7_reg_trigger6;
	main_basesoc_selftrigger7_reg_trigger8 <= main_basesoc_selftrigger7_reg_trigger7;
	main_basesoc_selftrigger7_reg_trigger9 <= main_basesoc_selftrigger7_reg_trigger8;
	main_basesoc_selftrigger7_reg_trigger10 <= main_basesoc_selftrigger7_reg_trigger9;
	main_basesoc_selftrigger7_reg_trigger11 <= main_basesoc_selftrigger7_reg_trigger10;
	main_basesoc_selftrigger7_reg_trigger12 <= main_basesoc_selftrigger7_reg_trigger11;
	main_basesoc_selftrigger7_reg_trigger13 <= main_basesoc_selftrigger7_reg_trigger12;
	main_basesoc_selftrigger7_reg_trigger14 <= main_basesoc_selftrigger7_reg_trigger13;
	main_basesoc_selftrigger7_reg_trigger15 <= main_basesoc_selftrigger7_reg_trigger14;
	main_basesoc_selftrigger7_reg_trigger16 <= main_basesoc_selftrigger7_reg_trigger15;
	main_basesoc_selftrigger7_reg_trigger17 <= main_basesoc_selftrigger7_reg_trigger16;
	main_basesoc_selftrigger7_reg_trigger18 <= main_basesoc_selftrigger7_reg_trigger17;
	main_basesoc_selftrigger7_reg_trigger19 <= main_basesoc_selftrigger7_reg_trigger18;
	main_basesoc_selftrigger7_reg_trigger20 <= main_basesoc_selftrigger7_reg_trigger19;
	main_basesoc_selftrigger7_reg_trigger21 <= main_basesoc_selftrigger7_reg_trigger20;
	main_basesoc_selftrigger7_reg_trigger22 <= main_basesoc_selftrigger7_reg_trigger21;
	main_basesoc_selftrigger7_reg_trigger23 <= main_basesoc_selftrigger7_reg_trigger22;
	main_basesoc_selftrigger7_reg_trigger24 <= main_basesoc_selftrigger7_reg_trigger23;
	main_basesoc_selftrigger7_reg_trigger25 <= main_basesoc_selftrigger7_reg_trigger24;
	main_basesoc_selftrigger7_reg_trigger26 <= main_basesoc_selftrigger7_reg_trigger25;
	main_basesoc_selftrigger7_reg_trigger27 <= main_basesoc_selftrigger7_reg_trigger26;
	main_basesoc_selftrigger7_reg_trigger28 <= main_basesoc_selftrigger7_reg_trigger27;
	main_basesoc_selftrigger7_reg_trigger29 <= main_basesoc_selftrigger7_reg_trigger28;
	main_basesoc_selftrigger7_reg_trigger30 <= main_basesoc_selftrigger7_reg_trigger29;
	main_basesoc_selftrigger7_reg_trigger31 <= main_basesoc_selftrigger7_reg_trigger30;
	main_basesoc_selftrigger7_reg_trigger32 <= main_basesoc_selftrigger7_reg_trigger31;
	main_basesoc_selftrigger7_reg_trigger33 <= main_basesoc_selftrigger7_reg_trigger32;
	main_basesoc_selftrigger7_reg_trigger34 <= main_basesoc_selftrigger7_reg_trigger33;
	main_basesoc_selftrigger7_reg_trigger35 <= main_basesoc_selftrigger7_reg_trigger34;
	main_basesoc_selftrigger7_reg_trigger36 <= main_basesoc_selftrigger7_reg_trigger35;
	main_basesoc_selftrigger7_reg_trigger37 <= main_basesoc_selftrigger7_reg_trigger36;
	main_basesoc_selftrigger7_reg_trigger38 <= main_basesoc_selftrigger7_reg_trigger37;
	main_basesoc_selftrigger7_reg_trigger39 <= main_basesoc_selftrigger7_reg_trigger38;
	main_basesoc_selftrigger7_reg_trigger40 <= main_basesoc_selftrigger7_reg_trigger39;
	main_basesoc_selftrigger7_reg_trigger41 <= main_basesoc_selftrigger7_reg_trigger40;
	main_basesoc_selftrigger7_reg_trigger42 <= main_basesoc_selftrigger7_reg_trigger41;
	main_basesoc_selftrigger7_reg_trigger43 <= main_basesoc_selftrigger7_reg_trigger42;
	main_basesoc_selftrigger7_reg_trigger44 <= main_basesoc_selftrigger7_reg_trigger43;
	main_basesoc_selftrigger7_reg_trigger45 <= main_basesoc_selftrigger7_reg_trigger44;
	main_basesoc_selftrigger7_reg_trigger46 <= main_basesoc_selftrigger7_reg_trigger45;
	main_basesoc_selftrigger7_reg_trigger47 <= main_basesoc_selftrigger7_reg_trigger46;
	main_basesoc_selftrigger7_reg_trigger48 <= main_basesoc_selftrigger7_reg_trigger47;
	main_basesoc_selftrigger7_reg_trigger49 <= main_basesoc_selftrigger7_reg_trigger48;
	main_basesoc_selftrigger7_reg_trigger0 <= main_basesoc_selftrigger7_data_in;
	main_basesoc_selftrigger7_data_out <= main_basesoc_selftrigger7_reg_trigger49;
	if (((main_basesoc_selftrigger7_reg_trigger0 - main_basesoc_selftrigger7_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger7_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger7_out <= 1'd0;
	end
	if (adc0_adc_frame_rst) begin
		main_basesoc_afe5808a0_bitslip <= 1'd0;
		main_basesoc_afe5808a0_bitslip_lat <= 4'd0;
		main_basesoc_gearbox_14_340_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_340_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_340_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_340_contador <= 4'd0;
		main_basesoc_gearbox_14_340_contador6 <= 4'd0;
		main_basesoc_gearbox_14_340_word_counter <= 10'd0;
		main_basesoc_gearbox_14_340_di <= 34'd0;
		main_basesoc_gearbox_14_340_rst <= 1'd0;
		main_basesoc_selftrigger0_out <= 1'd0;
		main_basesoc_selftrigger0_data_out <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger0_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_341_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_341_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_341_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_341_contador <= 4'd0;
		main_basesoc_gearbox_14_341_contador6 <= 4'd0;
		main_basesoc_gearbox_14_341_word_counter <= 10'd0;
		main_basesoc_gearbox_14_341_di <= 34'd0;
		main_basesoc_gearbox_14_341_rst <= 1'd0;
		main_basesoc_selftrigger1_out <= 1'd0;
		main_basesoc_selftrigger1_data_out <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger1_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_342_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_342_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_342_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_342_contador <= 4'd0;
		main_basesoc_gearbox_14_342_contador6 <= 4'd0;
		main_basesoc_gearbox_14_342_word_counter <= 10'd0;
		main_basesoc_gearbox_14_342_di <= 34'd0;
		main_basesoc_gearbox_14_342_rst <= 1'd0;
		main_basesoc_selftrigger2_out <= 1'd0;
		main_basesoc_selftrigger2_data_out <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger2_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_343_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_343_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_343_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_343_contador <= 4'd0;
		main_basesoc_gearbox_14_343_contador6 <= 4'd0;
		main_basesoc_gearbox_14_343_word_counter <= 10'd0;
		main_basesoc_gearbox_14_343_di <= 34'd0;
		main_basesoc_gearbox_14_343_rst <= 1'd0;
		main_basesoc_selftrigger3_out <= 1'd0;
		main_basesoc_selftrigger3_data_out <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger3_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_344_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_344_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_344_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_344_contador <= 4'd0;
		main_basesoc_gearbox_14_344_contador6 <= 4'd0;
		main_basesoc_gearbox_14_344_word_counter <= 10'd0;
		main_basesoc_gearbox_14_344_di <= 34'd0;
		main_basesoc_gearbox_14_344_rst <= 1'd0;
		main_basesoc_selftrigger4_out <= 1'd0;
		main_basesoc_selftrigger4_data_out <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger4_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_345_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_345_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_345_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_345_contador <= 4'd0;
		main_basesoc_gearbox_14_345_contador6 <= 4'd0;
		main_basesoc_gearbox_14_345_word_counter <= 10'd0;
		main_basesoc_gearbox_14_345_di <= 34'd0;
		main_basesoc_gearbox_14_345_rst <= 1'd0;
		main_basesoc_selftrigger5_out <= 1'd0;
		main_basesoc_selftrigger5_data_out <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger5_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_346_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_346_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_346_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_346_contador <= 4'd0;
		main_basesoc_gearbox_14_346_contador6 <= 4'd0;
		main_basesoc_gearbox_14_346_word_counter <= 10'd0;
		main_basesoc_gearbox_14_346_di <= 34'd0;
		main_basesoc_gearbox_14_346_rst <= 1'd0;
		main_basesoc_selftrigger6_out <= 1'd0;
		main_basesoc_selftrigger6_data_out <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger6_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_347_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_347_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_347_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_347_contador <= 4'd0;
		main_basesoc_gearbox_14_347_contador6 <= 4'd0;
		main_basesoc_gearbox_14_347_word_counter <= 10'd0;
		main_basesoc_gearbox_14_347_di <= 34'd0;
		main_basesoc_gearbox_14_347_rst <= 1'd0;
		main_basesoc_selftrigger7_out <= 1'd0;
		main_basesoc_selftrigger7_data_out <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger7_reg_trigger49 <= 14'd0;
		builder_clockdomainsrenamer5_state <= 3'd0;
		builder_clockdomainsrenamer6_state <= 3'd0;
		builder_clockdomainsrenamer7_state <= 3'd0;
		builder_clockdomainsrenamer8_state <= 3'd0;
		builder_clockdomainsrenamer9_state <= 3'd0;
		builder_clockdomainsrenamer10_state <= 3'd0;
		builder_clockdomainsrenamer11_state <= 3'd0;
		builder_clockdomainsrenamer12_state <= 3'd0;
	end
end

always @(posedge adc1_adc_frame_clk) begin
	if ((main_basesoc_afe5808a1_bitslip_lat == 1'd0)) begin
		main_basesoc_afe5808a1_bitslip_lat <= 4'd15;
	end else begin
		main_basesoc_afe5808a1_bitslip_lat <= (main_basesoc_afe5808a1_bitslip_lat - 1'd1);
	end
	if (((main_basesoc_afe5808a1_frame_do != 14'd16256) & (main_basesoc_afe5808a1_bitslip_lat == 1'd1))) begin
		main_basesoc_afe5808a1_bitslip <= 1'd1;
	end else begin
		main_basesoc_afe5808a1_bitslip <= 1'd0;
	end
	builder_clockdomainsrenamer13_state <= builder_clockdomainsrenamer13_next_state;
	if (main_basesoc_gearbox_14_348_cnt_rst0_clockdomainsrenamer8_next_value_ce0) begin
		main_basesoc_gearbox_14_348_cnt_rst0 <= main_basesoc_gearbox_14_348_cnt_rst0_clockdomainsrenamer8_next_value0;
	end
	if (main_basesoc_gearbox_14_348_rst_clockdomainsrenamer8_next_value_ce1) begin
		main_basesoc_gearbox_14_348_rst <= main_basesoc_gearbox_14_348_rst_clockdomainsrenamer8_next_value1;
	end
	if (main_basesoc_gearbox_14_348_fifo_0_ready_clockdomainsrenamer8_next_value_ce2) begin
		main_basesoc_gearbox_14_348_fifo_0_ready <= main_basesoc_gearbox_14_348_fifo_0_ready_clockdomainsrenamer8_next_value2;
	end
	if (main_basesoc_gearbox_14_348_contador_clockdomainsrenamer8_next_value_ce3) begin
		main_basesoc_gearbox_14_348_contador <= main_basesoc_gearbox_14_348_contador_clockdomainsrenamer8_next_value3;
	end
	if (main_basesoc_gearbox_14_348_contador6_clockdomainsrenamer8_next_value_ce4) begin
		main_basesoc_gearbox_14_348_contador6 <= main_basesoc_gearbox_14_348_contador6_clockdomainsrenamer8_next_value4;
	end
	if (main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value_ce5) begin
		main_basesoc_gearbox_14_348_buffer_valid <= main_basesoc_gearbox_14_348_buffer_valid_clockdomainsrenamer8_next_value5;
	end
	if (main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value_ce6) begin
		main_basesoc_gearbox_14_348_di <= main_basesoc_gearbox_14_348_di_clockdomainsrenamer8_next_value6;
	end
	if (main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value_ce7) begin
		main_basesoc_gearbox_14_348_word_counter <= main_basesoc_gearbox_14_348_word_counter_clockdomainsrenamer8_next_value7;
	end
	main_basesoc_selftrigger8_reg_trigger1 <= main_basesoc_selftrigger8_reg_trigger0;
	main_basesoc_selftrigger8_reg_trigger2 <= main_basesoc_selftrigger8_reg_trigger1;
	main_basesoc_selftrigger8_reg_trigger3 <= main_basesoc_selftrigger8_reg_trigger2;
	main_basesoc_selftrigger8_reg_trigger4 <= main_basesoc_selftrigger8_reg_trigger3;
	main_basesoc_selftrigger8_reg_trigger5 <= main_basesoc_selftrigger8_reg_trigger4;
	main_basesoc_selftrigger8_reg_trigger6 <= main_basesoc_selftrigger8_reg_trigger5;
	main_basesoc_selftrigger8_reg_trigger7 <= main_basesoc_selftrigger8_reg_trigger6;
	main_basesoc_selftrigger8_reg_trigger8 <= main_basesoc_selftrigger8_reg_trigger7;
	main_basesoc_selftrigger8_reg_trigger9 <= main_basesoc_selftrigger8_reg_trigger8;
	main_basesoc_selftrigger8_reg_trigger10 <= main_basesoc_selftrigger8_reg_trigger9;
	main_basesoc_selftrigger8_reg_trigger11 <= main_basesoc_selftrigger8_reg_trigger10;
	main_basesoc_selftrigger8_reg_trigger12 <= main_basesoc_selftrigger8_reg_trigger11;
	main_basesoc_selftrigger8_reg_trigger13 <= main_basesoc_selftrigger8_reg_trigger12;
	main_basesoc_selftrigger8_reg_trigger14 <= main_basesoc_selftrigger8_reg_trigger13;
	main_basesoc_selftrigger8_reg_trigger15 <= main_basesoc_selftrigger8_reg_trigger14;
	main_basesoc_selftrigger8_reg_trigger16 <= main_basesoc_selftrigger8_reg_trigger15;
	main_basesoc_selftrigger8_reg_trigger17 <= main_basesoc_selftrigger8_reg_trigger16;
	main_basesoc_selftrigger8_reg_trigger18 <= main_basesoc_selftrigger8_reg_trigger17;
	main_basesoc_selftrigger8_reg_trigger19 <= main_basesoc_selftrigger8_reg_trigger18;
	main_basesoc_selftrigger8_reg_trigger20 <= main_basesoc_selftrigger8_reg_trigger19;
	main_basesoc_selftrigger8_reg_trigger21 <= main_basesoc_selftrigger8_reg_trigger20;
	main_basesoc_selftrigger8_reg_trigger22 <= main_basesoc_selftrigger8_reg_trigger21;
	main_basesoc_selftrigger8_reg_trigger23 <= main_basesoc_selftrigger8_reg_trigger22;
	main_basesoc_selftrigger8_reg_trigger24 <= main_basesoc_selftrigger8_reg_trigger23;
	main_basesoc_selftrigger8_reg_trigger25 <= main_basesoc_selftrigger8_reg_trigger24;
	main_basesoc_selftrigger8_reg_trigger26 <= main_basesoc_selftrigger8_reg_trigger25;
	main_basesoc_selftrigger8_reg_trigger27 <= main_basesoc_selftrigger8_reg_trigger26;
	main_basesoc_selftrigger8_reg_trigger28 <= main_basesoc_selftrigger8_reg_trigger27;
	main_basesoc_selftrigger8_reg_trigger29 <= main_basesoc_selftrigger8_reg_trigger28;
	main_basesoc_selftrigger8_reg_trigger30 <= main_basesoc_selftrigger8_reg_trigger29;
	main_basesoc_selftrigger8_reg_trigger31 <= main_basesoc_selftrigger8_reg_trigger30;
	main_basesoc_selftrigger8_reg_trigger32 <= main_basesoc_selftrigger8_reg_trigger31;
	main_basesoc_selftrigger8_reg_trigger33 <= main_basesoc_selftrigger8_reg_trigger32;
	main_basesoc_selftrigger8_reg_trigger34 <= main_basesoc_selftrigger8_reg_trigger33;
	main_basesoc_selftrigger8_reg_trigger35 <= main_basesoc_selftrigger8_reg_trigger34;
	main_basesoc_selftrigger8_reg_trigger36 <= main_basesoc_selftrigger8_reg_trigger35;
	main_basesoc_selftrigger8_reg_trigger37 <= main_basesoc_selftrigger8_reg_trigger36;
	main_basesoc_selftrigger8_reg_trigger38 <= main_basesoc_selftrigger8_reg_trigger37;
	main_basesoc_selftrigger8_reg_trigger39 <= main_basesoc_selftrigger8_reg_trigger38;
	main_basesoc_selftrigger8_reg_trigger40 <= main_basesoc_selftrigger8_reg_trigger39;
	main_basesoc_selftrigger8_reg_trigger41 <= main_basesoc_selftrigger8_reg_trigger40;
	main_basesoc_selftrigger8_reg_trigger42 <= main_basesoc_selftrigger8_reg_trigger41;
	main_basesoc_selftrigger8_reg_trigger43 <= main_basesoc_selftrigger8_reg_trigger42;
	main_basesoc_selftrigger8_reg_trigger44 <= main_basesoc_selftrigger8_reg_trigger43;
	main_basesoc_selftrigger8_reg_trigger45 <= main_basesoc_selftrigger8_reg_trigger44;
	main_basesoc_selftrigger8_reg_trigger46 <= main_basesoc_selftrigger8_reg_trigger45;
	main_basesoc_selftrigger8_reg_trigger47 <= main_basesoc_selftrigger8_reg_trigger46;
	main_basesoc_selftrigger8_reg_trigger48 <= main_basesoc_selftrigger8_reg_trigger47;
	main_basesoc_selftrigger8_reg_trigger49 <= main_basesoc_selftrigger8_reg_trigger48;
	main_basesoc_selftrigger8_reg_trigger0 <= main_basesoc_selftrigger8_data_in;
	main_basesoc_selftrigger8_data_out <= main_basesoc_selftrigger8_reg_trigger49;
	if (((main_basesoc_selftrigger8_reg_trigger0 - main_basesoc_selftrigger8_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger8_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger8_out <= 1'd0;
	end
	builder_clockdomainsrenamer14_state <= builder_clockdomainsrenamer14_next_state;
	if (main_basesoc_gearbox_14_349_cnt_rst0_clockdomainsrenamer9_next_value_ce0) begin
		main_basesoc_gearbox_14_349_cnt_rst0 <= main_basesoc_gearbox_14_349_cnt_rst0_clockdomainsrenamer9_next_value0;
	end
	if (main_basesoc_gearbox_14_349_rst_clockdomainsrenamer9_next_value_ce1) begin
		main_basesoc_gearbox_14_349_rst <= main_basesoc_gearbox_14_349_rst_clockdomainsrenamer9_next_value1;
	end
	if (main_basesoc_gearbox_14_349_fifo_0_ready_clockdomainsrenamer9_next_value_ce2) begin
		main_basesoc_gearbox_14_349_fifo_0_ready <= main_basesoc_gearbox_14_349_fifo_0_ready_clockdomainsrenamer9_next_value2;
	end
	if (main_basesoc_gearbox_14_349_contador_clockdomainsrenamer9_next_value_ce3) begin
		main_basesoc_gearbox_14_349_contador <= main_basesoc_gearbox_14_349_contador_clockdomainsrenamer9_next_value3;
	end
	if (main_basesoc_gearbox_14_349_contador6_clockdomainsrenamer9_next_value_ce4) begin
		main_basesoc_gearbox_14_349_contador6 <= main_basesoc_gearbox_14_349_contador6_clockdomainsrenamer9_next_value4;
	end
	if (main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value_ce5) begin
		main_basesoc_gearbox_14_349_buffer_valid <= main_basesoc_gearbox_14_349_buffer_valid_clockdomainsrenamer9_next_value5;
	end
	if (main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value_ce6) begin
		main_basesoc_gearbox_14_349_di <= main_basesoc_gearbox_14_349_di_clockdomainsrenamer9_next_value6;
	end
	if (main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value_ce7) begin
		main_basesoc_gearbox_14_349_word_counter <= main_basesoc_gearbox_14_349_word_counter_clockdomainsrenamer9_next_value7;
	end
	main_basesoc_selftrigger9_reg_trigger1 <= main_basesoc_selftrigger9_reg_trigger0;
	main_basesoc_selftrigger9_reg_trigger2 <= main_basesoc_selftrigger9_reg_trigger1;
	main_basesoc_selftrigger9_reg_trigger3 <= main_basesoc_selftrigger9_reg_trigger2;
	main_basesoc_selftrigger9_reg_trigger4 <= main_basesoc_selftrigger9_reg_trigger3;
	main_basesoc_selftrigger9_reg_trigger5 <= main_basesoc_selftrigger9_reg_trigger4;
	main_basesoc_selftrigger9_reg_trigger6 <= main_basesoc_selftrigger9_reg_trigger5;
	main_basesoc_selftrigger9_reg_trigger7 <= main_basesoc_selftrigger9_reg_trigger6;
	main_basesoc_selftrigger9_reg_trigger8 <= main_basesoc_selftrigger9_reg_trigger7;
	main_basesoc_selftrigger9_reg_trigger9 <= main_basesoc_selftrigger9_reg_trigger8;
	main_basesoc_selftrigger9_reg_trigger10 <= main_basesoc_selftrigger9_reg_trigger9;
	main_basesoc_selftrigger9_reg_trigger11 <= main_basesoc_selftrigger9_reg_trigger10;
	main_basesoc_selftrigger9_reg_trigger12 <= main_basesoc_selftrigger9_reg_trigger11;
	main_basesoc_selftrigger9_reg_trigger13 <= main_basesoc_selftrigger9_reg_trigger12;
	main_basesoc_selftrigger9_reg_trigger14 <= main_basesoc_selftrigger9_reg_trigger13;
	main_basesoc_selftrigger9_reg_trigger15 <= main_basesoc_selftrigger9_reg_trigger14;
	main_basesoc_selftrigger9_reg_trigger16 <= main_basesoc_selftrigger9_reg_trigger15;
	main_basesoc_selftrigger9_reg_trigger17 <= main_basesoc_selftrigger9_reg_trigger16;
	main_basesoc_selftrigger9_reg_trigger18 <= main_basesoc_selftrigger9_reg_trigger17;
	main_basesoc_selftrigger9_reg_trigger19 <= main_basesoc_selftrigger9_reg_trigger18;
	main_basesoc_selftrigger9_reg_trigger20 <= main_basesoc_selftrigger9_reg_trigger19;
	main_basesoc_selftrigger9_reg_trigger21 <= main_basesoc_selftrigger9_reg_trigger20;
	main_basesoc_selftrigger9_reg_trigger22 <= main_basesoc_selftrigger9_reg_trigger21;
	main_basesoc_selftrigger9_reg_trigger23 <= main_basesoc_selftrigger9_reg_trigger22;
	main_basesoc_selftrigger9_reg_trigger24 <= main_basesoc_selftrigger9_reg_trigger23;
	main_basesoc_selftrigger9_reg_trigger25 <= main_basesoc_selftrigger9_reg_trigger24;
	main_basesoc_selftrigger9_reg_trigger26 <= main_basesoc_selftrigger9_reg_trigger25;
	main_basesoc_selftrigger9_reg_trigger27 <= main_basesoc_selftrigger9_reg_trigger26;
	main_basesoc_selftrigger9_reg_trigger28 <= main_basesoc_selftrigger9_reg_trigger27;
	main_basesoc_selftrigger9_reg_trigger29 <= main_basesoc_selftrigger9_reg_trigger28;
	main_basesoc_selftrigger9_reg_trigger30 <= main_basesoc_selftrigger9_reg_trigger29;
	main_basesoc_selftrigger9_reg_trigger31 <= main_basesoc_selftrigger9_reg_trigger30;
	main_basesoc_selftrigger9_reg_trigger32 <= main_basesoc_selftrigger9_reg_trigger31;
	main_basesoc_selftrigger9_reg_trigger33 <= main_basesoc_selftrigger9_reg_trigger32;
	main_basesoc_selftrigger9_reg_trigger34 <= main_basesoc_selftrigger9_reg_trigger33;
	main_basesoc_selftrigger9_reg_trigger35 <= main_basesoc_selftrigger9_reg_trigger34;
	main_basesoc_selftrigger9_reg_trigger36 <= main_basesoc_selftrigger9_reg_trigger35;
	main_basesoc_selftrigger9_reg_trigger37 <= main_basesoc_selftrigger9_reg_trigger36;
	main_basesoc_selftrigger9_reg_trigger38 <= main_basesoc_selftrigger9_reg_trigger37;
	main_basesoc_selftrigger9_reg_trigger39 <= main_basesoc_selftrigger9_reg_trigger38;
	main_basesoc_selftrigger9_reg_trigger40 <= main_basesoc_selftrigger9_reg_trigger39;
	main_basesoc_selftrigger9_reg_trigger41 <= main_basesoc_selftrigger9_reg_trigger40;
	main_basesoc_selftrigger9_reg_trigger42 <= main_basesoc_selftrigger9_reg_trigger41;
	main_basesoc_selftrigger9_reg_trigger43 <= main_basesoc_selftrigger9_reg_trigger42;
	main_basesoc_selftrigger9_reg_trigger44 <= main_basesoc_selftrigger9_reg_trigger43;
	main_basesoc_selftrigger9_reg_trigger45 <= main_basesoc_selftrigger9_reg_trigger44;
	main_basesoc_selftrigger9_reg_trigger46 <= main_basesoc_selftrigger9_reg_trigger45;
	main_basesoc_selftrigger9_reg_trigger47 <= main_basesoc_selftrigger9_reg_trigger46;
	main_basesoc_selftrigger9_reg_trigger48 <= main_basesoc_selftrigger9_reg_trigger47;
	main_basesoc_selftrigger9_reg_trigger49 <= main_basesoc_selftrigger9_reg_trigger48;
	main_basesoc_selftrigger9_reg_trigger0 <= main_basesoc_selftrigger9_data_in;
	main_basesoc_selftrigger9_data_out <= main_basesoc_selftrigger9_reg_trigger49;
	if (((main_basesoc_selftrigger9_reg_trigger0 - main_basesoc_selftrigger9_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger9_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger9_out <= 1'd0;
	end
	builder_clockdomainsrenamer15_state <= builder_clockdomainsrenamer15_next_state;
	if (main_basesoc_gearbox_14_3410_cnt_rst0_clockdomainsrenamer10_next_value_ce0) begin
		main_basesoc_gearbox_14_3410_cnt_rst0 <= main_basesoc_gearbox_14_3410_cnt_rst0_clockdomainsrenamer10_next_value0;
	end
	if (main_basesoc_gearbox_14_3410_rst_clockdomainsrenamer10_next_value_ce1) begin
		main_basesoc_gearbox_14_3410_rst <= main_basesoc_gearbox_14_3410_rst_clockdomainsrenamer10_next_value1;
	end
	if (main_basesoc_gearbox_14_3410_fifo_0_ready_clockdomainsrenamer10_next_value_ce2) begin
		main_basesoc_gearbox_14_3410_fifo_0_ready <= main_basesoc_gearbox_14_3410_fifo_0_ready_clockdomainsrenamer10_next_value2;
	end
	if (main_basesoc_gearbox_14_3410_contador_clockdomainsrenamer10_next_value_ce3) begin
		main_basesoc_gearbox_14_3410_contador <= main_basesoc_gearbox_14_3410_contador_clockdomainsrenamer10_next_value3;
	end
	if (main_basesoc_gearbox_14_3410_contador6_clockdomainsrenamer10_next_value_ce4) begin
		main_basesoc_gearbox_14_3410_contador6 <= main_basesoc_gearbox_14_3410_contador6_clockdomainsrenamer10_next_value4;
	end
	if (main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value_ce5) begin
		main_basesoc_gearbox_14_3410_buffer_valid <= main_basesoc_gearbox_14_3410_buffer_valid_clockdomainsrenamer10_next_value5;
	end
	if (main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value_ce6) begin
		main_basesoc_gearbox_14_3410_di <= main_basesoc_gearbox_14_3410_di_clockdomainsrenamer10_next_value6;
	end
	if (main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value_ce7) begin
		main_basesoc_gearbox_14_3410_word_counter <= main_basesoc_gearbox_14_3410_word_counter_clockdomainsrenamer10_next_value7;
	end
	main_basesoc_selftrigger10_reg_trigger1 <= main_basesoc_selftrigger10_reg_trigger0;
	main_basesoc_selftrigger10_reg_trigger2 <= main_basesoc_selftrigger10_reg_trigger1;
	main_basesoc_selftrigger10_reg_trigger3 <= main_basesoc_selftrigger10_reg_trigger2;
	main_basesoc_selftrigger10_reg_trigger4 <= main_basesoc_selftrigger10_reg_trigger3;
	main_basesoc_selftrigger10_reg_trigger5 <= main_basesoc_selftrigger10_reg_trigger4;
	main_basesoc_selftrigger10_reg_trigger6 <= main_basesoc_selftrigger10_reg_trigger5;
	main_basesoc_selftrigger10_reg_trigger7 <= main_basesoc_selftrigger10_reg_trigger6;
	main_basesoc_selftrigger10_reg_trigger8 <= main_basesoc_selftrigger10_reg_trigger7;
	main_basesoc_selftrigger10_reg_trigger9 <= main_basesoc_selftrigger10_reg_trigger8;
	main_basesoc_selftrigger10_reg_trigger10 <= main_basesoc_selftrigger10_reg_trigger9;
	main_basesoc_selftrigger10_reg_trigger11 <= main_basesoc_selftrigger10_reg_trigger10;
	main_basesoc_selftrigger10_reg_trigger12 <= main_basesoc_selftrigger10_reg_trigger11;
	main_basesoc_selftrigger10_reg_trigger13 <= main_basesoc_selftrigger10_reg_trigger12;
	main_basesoc_selftrigger10_reg_trigger14 <= main_basesoc_selftrigger10_reg_trigger13;
	main_basesoc_selftrigger10_reg_trigger15 <= main_basesoc_selftrigger10_reg_trigger14;
	main_basesoc_selftrigger10_reg_trigger16 <= main_basesoc_selftrigger10_reg_trigger15;
	main_basesoc_selftrigger10_reg_trigger17 <= main_basesoc_selftrigger10_reg_trigger16;
	main_basesoc_selftrigger10_reg_trigger18 <= main_basesoc_selftrigger10_reg_trigger17;
	main_basesoc_selftrigger10_reg_trigger19 <= main_basesoc_selftrigger10_reg_trigger18;
	main_basesoc_selftrigger10_reg_trigger20 <= main_basesoc_selftrigger10_reg_trigger19;
	main_basesoc_selftrigger10_reg_trigger21 <= main_basesoc_selftrigger10_reg_trigger20;
	main_basesoc_selftrigger10_reg_trigger22 <= main_basesoc_selftrigger10_reg_trigger21;
	main_basesoc_selftrigger10_reg_trigger23 <= main_basesoc_selftrigger10_reg_trigger22;
	main_basesoc_selftrigger10_reg_trigger24 <= main_basesoc_selftrigger10_reg_trigger23;
	main_basesoc_selftrigger10_reg_trigger25 <= main_basesoc_selftrigger10_reg_trigger24;
	main_basesoc_selftrigger10_reg_trigger26 <= main_basesoc_selftrigger10_reg_trigger25;
	main_basesoc_selftrigger10_reg_trigger27 <= main_basesoc_selftrigger10_reg_trigger26;
	main_basesoc_selftrigger10_reg_trigger28 <= main_basesoc_selftrigger10_reg_trigger27;
	main_basesoc_selftrigger10_reg_trigger29 <= main_basesoc_selftrigger10_reg_trigger28;
	main_basesoc_selftrigger10_reg_trigger30 <= main_basesoc_selftrigger10_reg_trigger29;
	main_basesoc_selftrigger10_reg_trigger31 <= main_basesoc_selftrigger10_reg_trigger30;
	main_basesoc_selftrigger10_reg_trigger32 <= main_basesoc_selftrigger10_reg_trigger31;
	main_basesoc_selftrigger10_reg_trigger33 <= main_basesoc_selftrigger10_reg_trigger32;
	main_basesoc_selftrigger10_reg_trigger34 <= main_basesoc_selftrigger10_reg_trigger33;
	main_basesoc_selftrigger10_reg_trigger35 <= main_basesoc_selftrigger10_reg_trigger34;
	main_basesoc_selftrigger10_reg_trigger36 <= main_basesoc_selftrigger10_reg_trigger35;
	main_basesoc_selftrigger10_reg_trigger37 <= main_basesoc_selftrigger10_reg_trigger36;
	main_basesoc_selftrigger10_reg_trigger38 <= main_basesoc_selftrigger10_reg_trigger37;
	main_basesoc_selftrigger10_reg_trigger39 <= main_basesoc_selftrigger10_reg_trigger38;
	main_basesoc_selftrigger10_reg_trigger40 <= main_basesoc_selftrigger10_reg_trigger39;
	main_basesoc_selftrigger10_reg_trigger41 <= main_basesoc_selftrigger10_reg_trigger40;
	main_basesoc_selftrigger10_reg_trigger42 <= main_basesoc_selftrigger10_reg_trigger41;
	main_basesoc_selftrigger10_reg_trigger43 <= main_basesoc_selftrigger10_reg_trigger42;
	main_basesoc_selftrigger10_reg_trigger44 <= main_basesoc_selftrigger10_reg_trigger43;
	main_basesoc_selftrigger10_reg_trigger45 <= main_basesoc_selftrigger10_reg_trigger44;
	main_basesoc_selftrigger10_reg_trigger46 <= main_basesoc_selftrigger10_reg_trigger45;
	main_basesoc_selftrigger10_reg_trigger47 <= main_basesoc_selftrigger10_reg_trigger46;
	main_basesoc_selftrigger10_reg_trigger48 <= main_basesoc_selftrigger10_reg_trigger47;
	main_basesoc_selftrigger10_reg_trigger49 <= main_basesoc_selftrigger10_reg_trigger48;
	main_basesoc_selftrigger10_reg_trigger0 <= main_basesoc_selftrigger10_data_in;
	main_basesoc_selftrigger10_data_out <= main_basesoc_selftrigger10_reg_trigger49;
	if (((main_basesoc_selftrigger10_reg_trigger0 - main_basesoc_selftrigger10_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger10_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger10_out <= 1'd0;
	end
	builder_clockdomainsrenamer16_state <= builder_clockdomainsrenamer16_next_state;
	if (main_basesoc_gearbox_14_3411_cnt_rst0_clockdomainsrenamer11_next_value_ce0) begin
		main_basesoc_gearbox_14_3411_cnt_rst0 <= main_basesoc_gearbox_14_3411_cnt_rst0_clockdomainsrenamer11_next_value0;
	end
	if (main_basesoc_gearbox_14_3411_rst_clockdomainsrenamer11_next_value_ce1) begin
		main_basesoc_gearbox_14_3411_rst <= main_basesoc_gearbox_14_3411_rst_clockdomainsrenamer11_next_value1;
	end
	if (main_basesoc_gearbox_14_3411_fifo_0_ready_clockdomainsrenamer11_next_value_ce2) begin
		main_basesoc_gearbox_14_3411_fifo_0_ready <= main_basesoc_gearbox_14_3411_fifo_0_ready_clockdomainsrenamer11_next_value2;
	end
	if (main_basesoc_gearbox_14_3411_contador_clockdomainsrenamer11_next_value_ce3) begin
		main_basesoc_gearbox_14_3411_contador <= main_basesoc_gearbox_14_3411_contador_clockdomainsrenamer11_next_value3;
	end
	if (main_basesoc_gearbox_14_3411_contador6_clockdomainsrenamer11_next_value_ce4) begin
		main_basesoc_gearbox_14_3411_contador6 <= main_basesoc_gearbox_14_3411_contador6_clockdomainsrenamer11_next_value4;
	end
	if (main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value_ce5) begin
		main_basesoc_gearbox_14_3411_buffer_valid <= main_basesoc_gearbox_14_3411_buffer_valid_clockdomainsrenamer11_next_value5;
	end
	if (main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value_ce6) begin
		main_basesoc_gearbox_14_3411_di <= main_basesoc_gearbox_14_3411_di_clockdomainsrenamer11_next_value6;
	end
	if (main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value_ce7) begin
		main_basesoc_gearbox_14_3411_word_counter <= main_basesoc_gearbox_14_3411_word_counter_clockdomainsrenamer11_next_value7;
	end
	main_basesoc_selftrigger11_reg_trigger1 <= main_basesoc_selftrigger11_reg_trigger0;
	main_basesoc_selftrigger11_reg_trigger2 <= main_basesoc_selftrigger11_reg_trigger1;
	main_basesoc_selftrigger11_reg_trigger3 <= main_basesoc_selftrigger11_reg_trigger2;
	main_basesoc_selftrigger11_reg_trigger4 <= main_basesoc_selftrigger11_reg_trigger3;
	main_basesoc_selftrigger11_reg_trigger5 <= main_basesoc_selftrigger11_reg_trigger4;
	main_basesoc_selftrigger11_reg_trigger6 <= main_basesoc_selftrigger11_reg_trigger5;
	main_basesoc_selftrigger11_reg_trigger7 <= main_basesoc_selftrigger11_reg_trigger6;
	main_basesoc_selftrigger11_reg_trigger8 <= main_basesoc_selftrigger11_reg_trigger7;
	main_basesoc_selftrigger11_reg_trigger9 <= main_basesoc_selftrigger11_reg_trigger8;
	main_basesoc_selftrigger11_reg_trigger10 <= main_basesoc_selftrigger11_reg_trigger9;
	main_basesoc_selftrigger11_reg_trigger11 <= main_basesoc_selftrigger11_reg_trigger10;
	main_basesoc_selftrigger11_reg_trigger12 <= main_basesoc_selftrigger11_reg_trigger11;
	main_basesoc_selftrigger11_reg_trigger13 <= main_basesoc_selftrigger11_reg_trigger12;
	main_basesoc_selftrigger11_reg_trigger14 <= main_basesoc_selftrigger11_reg_trigger13;
	main_basesoc_selftrigger11_reg_trigger15 <= main_basesoc_selftrigger11_reg_trigger14;
	main_basesoc_selftrigger11_reg_trigger16 <= main_basesoc_selftrigger11_reg_trigger15;
	main_basesoc_selftrigger11_reg_trigger17 <= main_basesoc_selftrigger11_reg_trigger16;
	main_basesoc_selftrigger11_reg_trigger18 <= main_basesoc_selftrigger11_reg_trigger17;
	main_basesoc_selftrigger11_reg_trigger19 <= main_basesoc_selftrigger11_reg_trigger18;
	main_basesoc_selftrigger11_reg_trigger20 <= main_basesoc_selftrigger11_reg_trigger19;
	main_basesoc_selftrigger11_reg_trigger21 <= main_basesoc_selftrigger11_reg_trigger20;
	main_basesoc_selftrigger11_reg_trigger22 <= main_basesoc_selftrigger11_reg_trigger21;
	main_basesoc_selftrigger11_reg_trigger23 <= main_basesoc_selftrigger11_reg_trigger22;
	main_basesoc_selftrigger11_reg_trigger24 <= main_basesoc_selftrigger11_reg_trigger23;
	main_basesoc_selftrigger11_reg_trigger25 <= main_basesoc_selftrigger11_reg_trigger24;
	main_basesoc_selftrigger11_reg_trigger26 <= main_basesoc_selftrigger11_reg_trigger25;
	main_basesoc_selftrigger11_reg_trigger27 <= main_basesoc_selftrigger11_reg_trigger26;
	main_basesoc_selftrigger11_reg_trigger28 <= main_basesoc_selftrigger11_reg_trigger27;
	main_basesoc_selftrigger11_reg_trigger29 <= main_basesoc_selftrigger11_reg_trigger28;
	main_basesoc_selftrigger11_reg_trigger30 <= main_basesoc_selftrigger11_reg_trigger29;
	main_basesoc_selftrigger11_reg_trigger31 <= main_basesoc_selftrigger11_reg_trigger30;
	main_basesoc_selftrigger11_reg_trigger32 <= main_basesoc_selftrigger11_reg_trigger31;
	main_basesoc_selftrigger11_reg_trigger33 <= main_basesoc_selftrigger11_reg_trigger32;
	main_basesoc_selftrigger11_reg_trigger34 <= main_basesoc_selftrigger11_reg_trigger33;
	main_basesoc_selftrigger11_reg_trigger35 <= main_basesoc_selftrigger11_reg_trigger34;
	main_basesoc_selftrigger11_reg_trigger36 <= main_basesoc_selftrigger11_reg_trigger35;
	main_basesoc_selftrigger11_reg_trigger37 <= main_basesoc_selftrigger11_reg_trigger36;
	main_basesoc_selftrigger11_reg_trigger38 <= main_basesoc_selftrigger11_reg_trigger37;
	main_basesoc_selftrigger11_reg_trigger39 <= main_basesoc_selftrigger11_reg_trigger38;
	main_basesoc_selftrigger11_reg_trigger40 <= main_basesoc_selftrigger11_reg_trigger39;
	main_basesoc_selftrigger11_reg_trigger41 <= main_basesoc_selftrigger11_reg_trigger40;
	main_basesoc_selftrigger11_reg_trigger42 <= main_basesoc_selftrigger11_reg_trigger41;
	main_basesoc_selftrigger11_reg_trigger43 <= main_basesoc_selftrigger11_reg_trigger42;
	main_basesoc_selftrigger11_reg_trigger44 <= main_basesoc_selftrigger11_reg_trigger43;
	main_basesoc_selftrigger11_reg_trigger45 <= main_basesoc_selftrigger11_reg_trigger44;
	main_basesoc_selftrigger11_reg_trigger46 <= main_basesoc_selftrigger11_reg_trigger45;
	main_basesoc_selftrigger11_reg_trigger47 <= main_basesoc_selftrigger11_reg_trigger46;
	main_basesoc_selftrigger11_reg_trigger48 <= main_basesoc_selftrigger11_reg_trigger47;
	main_basesoc_selftrigger11_reg_trigger49 <= main_basesoc_selftrigger11_reg_trigger48;
	main_basesoc_selftrigger11_reg_trigger0 <= main_basesoc_selftrigger11_data_in;
	main_basesoc_selftrigger11_data_out <= main_basesoc_selftrigger11_reg_trigger49;
	if (((main_basesoc_selftrigger11_reg_trigger0 - main_basesoc_selftrigger11_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger11_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger11_out <= 1'd0;
	end
	builder_clockdomainsrenamer17_state <= builder_clockdomainsrenamer17_next_state;
	if (main_basesoc_gearbox_14_3412_cnt_rst0_clockdomainsrenamer12_next_value_ce0) begin
		main_basesoc_gearbox_14_3412_cnt_rst0 <= main_basesoc_gearbox_14_3412_cnt_rst0_clockdomainsrenamer12_next_value0;
	end
	if (main_basesoc_gearbox_14_3412_rst_clockdomainsrenamer12_next_value_ce1) begin
		main_basesoc_gearbox_14_3412_rst <= main_basesoc_gearbox_14_3412_rst_clockdomainsrenamer12_next_value1;
	end
	if (main_basesoc_gearbox_14_3412_fifo_0_ready_clockdomainsrenamer12_next_value_ce2) begin
		main_basesoc_gearbox_14_3412_fifo_0_ready <= main_basesoc_gearbox_14_3412_fifo_0_ready_clockdomainsrenamer12_next_value2;
	end
	if (main_basesoc_gearbox_14_3412_contador_clockdomainsrenamer12_next_value_ce3) begin
		main_basesoc_gearbox_14_3412_contador <= main_basesoc_gearbox_14_3412_contador_clockdomainsrenamer12_next_value3;
	end
	if (main_basesoc_gearbox_14_3412_contador6_clockdomainsrenamer12_next_value_ce4) begin
		main_basesoc_gearbox_14_3412_contador6 <= main_basesoc_gearbox_14_3412_contador6_clockdomainsrenamer12_next_value4;
	end
	if (main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value_ce5) begin
		main_basesoc_gearbox_14_3412_buffer_valid <= main_basesoc_gearbox_14_3412_buffer_valid_clockdomainsrenamer12_next_value5;
	end
	if (main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value_ce6) begin
		main_basesoc_gearbox_14_3412_di <= main_basesoc_gearbox_14_3412_di_clockdomainsrenamer12_next_value6;
	end
	if (main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value_ce7) begin
		main_basesoc_gearbox_14_3412_word_counter <= main_basesoc_gearbox_14_3412_word_counter_clockdomainsrenamer12_next_value7;
	end
	main_basesoc_selftrigger12_reg_trigger1 <= main_basesoc_selftrigger12_reg_trigger0;
	main_basesoc_selftrigger12_reg_trigger2 <= main_basesoc_selftrigger12_reg_trigger1;
	main_basesoc_selftrigger12_reg_trigger3 <= main_basesoc_selftrigger12_reg_trigger2;
	main_basesoc_selftrigger12_reg_trigger4 <= main_basesoc_selftrigger12_reg_trigger3;
	main_basesoc_selftrigger12_reg_trigger5 <= main_basesoc_selftrigger12_reg_trigger4;
	main_basesoc_selftrigger12_reg_trigger6 <= main_basesoc_selftrigger12_reg_trigger5;
	main_basesoc_selftrigger12_reg_trigger7 <= main_basesoc_selftrigger12_reg_trigger6;
	main_basesoc_selftrigger12_reg_trigger8 <= main_basesoc_selftrigger12_reg_trigger7;
	main_basesoc_selftrigger12_reg_trigger9 <= main_basesoc_selftrigger12_reg_trigger8;
	main_basesoc_selftrigger12_reg_trigger10 <= main_basesoc_selftrigger12_reg_trigger9;
	main_basesoc_selftrigger12_reg_trigger11 <= main_basesoc_selftrigger12_reg_trigger10;
	main_basesoc_selftrigger12_reg_trigger12 <= main_basesoc_selftrigger12_reg_trigger11;
	main_basesoc_selftrigger12_reg_trigger13 <= main_basesoc_selftrigger12_reg_trigger12;
	main_basesoc_selftrigger12_reg_trigger14 <= main_basesoc_selftrigger12_reg_trigger13;
	main_basesoc_selftrigger12_reg_trigger15 <= main_basesoc_selftrigger12_reg_trigger14;
	main_basesoc_selftrigger12_reg_trigger16 <= main_basesoc_selftrigger12_reg_trigger15;
	main_basesoc_selftrigger12_reg_trigger17 <= main_basesoc_selftrigger12_reg_trigger16;
	main_basesoc_selftrigger12_reg_trigger18 <= main_basesoc_selftrigger12_reg_trigger17;
	main_basesoc_selftrigger12_reg_trigger19 <= main_basesoc_selftrigger12_reg_trigger18;
	main_basesoc_selftrigger12_reg_trigger20 <= main_basesoc_selftrigger12_reg_trigger19;
	main_basesoc_selftrigger12_reg_trigger21 <= main_basesoc_selftrigger12_reg_trigger20;
	main_basesoc_selftrigger12_reg_trigger22 <= main_basesoc_selftrigger12_reg_trigger21;
	main_basesoc_selftrigger12_reg_trigger23 <= main_basesoc_selftrigger12_reg_trigger22;
	main_basesoc_selftrigger12_reg_trigger24 <= main_basesoc_selftrigger12_reg_trigger23;
	main_basesoc_selftrigger12_reg_trigger25 <= main_basesoc_selftrigger12_reg_trigger24;
	main_basesoc_selftrigger12_reg_trigger26 <= main_basesoc_selftrigger12_reg_trigger25;
	main_basesoc_selftrigger12_reg_trigger27 <= main_basesoc_selftrigger12_reg_trigger26;
	main_basesoc_selftrigger12_reg_trigger28 <= main_basesoc_selftrigger12_reg_trigger27;
	main_basesoc_selftrigger12_reg_trigger29 <= main_basesoc_selftrigger12_reg_trigger28;
	main_basesoc_selftrigger12_reg_trigger30 <= main_basesoc_selftrigger12_reg_trigger29;
	main_basesoc_selftrigger12_reg_trigger31 <= main_basesoc_selftrigger12_reg_trigger30;
	main_basesoc_selftrigger12_reg_trigger32 <= main_basesoc_selftrigger12_reg_trigger31;
	main_basesoc_selftrigger12_reg_trigger33 <= main_basesoc_selftrigger12_reg_trigger32;
	main_basesoc_selftrigger12_reg_trigger34 <= main_basesoc_selftrigger12_reg_trigger33;
	main_basesoc_selftrigger12_reg_trigger35 <= main_basesoc_selftrigger12_reg_trigger34;
	main_basesoc_selftrigger12_reg_trigger36 <= main_basesoc_selftrigger12_reg_trigger35;
	main_basesoc_selftrigger12_reg_trigger37 <= main_basesoc_selftrigger12_reg_trigger36;
	main_basesoc_selftrigger12_reg_trigger38 <= main_basesoc_selftrigger12_reg_trigger37;
	main_basesoc_selftrigger12_reg_trigger39 <= main_basesoc_selftrigger12_reg_trigger38;
	main_basesoc_selftrigger12_reg_trigger40 <= main_basesoc_selftrigger12_reg_trigger39;
	main_basesoc_selftrigger12_reg_trigger41 <= main_basesoc_selftrigger12_reg_trigger40;
	main_basesoc_selftrigger12_reg_trigger42 <= main_basesoc_selftrigger12_reg_trigger41;
	main_basesoc_selftrigger12_reg_trigger43 <= main_basesoc_selftrigger12_reg_trigger42;
	main_basesoc_selftrigger12_reg_trigger44 <= main_basesoc_selftrigger12_reg_trigger43;
	main_basesoc_selftrigger12_reg_trigger45 <= main_basesoc_selftrigger12_reg_trigger44;
	main_basesoc_selftrigger12_reg_trigger46 <= main_basesoc_selftrigger12_reg_trigger45;
	main_basesoc_selftrigger12_reg_trigger47 <= main_basesoc_selftrigger12_reg_trigger46;
	main_basesoc_selftrigger12_reg_trigger48 <= main_basesoc_selftrigger12_reg_trigger47;
	main_basesoc_selftrigger12_reg_trigger49 <= main_basesoc_selftrigger12_reg_trigger48;
	main_basesoc_selftrigger12_reg_trigger0 <= main_basesoc_selftrigger12_data_in;
	main_basesoc_selftrigger12_data_out <= main_basesoc_selftrigger12_reg_trigger49;
	if (((main_basesoc_selftrigger12_reg_trigger0 - main_basesoc_selftrigger12_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger12_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger12_out <= 1'd0;
	end
	builder_clockdomainsrenamer18_state <= builder_clockdomainsrenamer18_next_state;
	if (main_basesoc_gearbox_14_3413_cnt_rst0_clockdomainsrenamer13_next_value_ce0) begin
		main_basesoc_gearbox_14_3413_cnt_rst0 <= main_basesoc_gearbox_14_3413_cnt_rst0_clockdomainsrenamer13_next_value0;
	end
	if (main_basesoc_gearbox_14_3413_rst_clockdomainsrenamer13_next_value_ce1) begin
		main_basesoc_gearbox_14_3413_rst <= main_basesoc_gearbox_14_3413_rst_clockdomainsrenamer13_next_value1;
	end
	if (main_basesoc_gearbox_14_3413_fifo_0_ready_clockdomainsrenamer13_next_value_ce2) begin
		main_basesoc_gearbox_14_3413_fifo_0_ready <= main_basesoc_gearbox_14_3413_fifo_0_ready_clockdomainsrenamer13_next_value2;
	end
	if (main_basesoc_gearbox_14_3413_contador_clockdomainsrenamer13_next_value_ce3) begin
		main_basesoc_gearbox_14_3413_contador <= main_basesoc_gearbox_14_3413_contador_clockdomainsrenamer13_next_value3;
	end
	if (main_basesoc_gearbox_14_3413_contador6_clockdomainsrenamer13_next_value_ce4) begin
		main_basesoc_gearbox_14_3413_contador6 <= main_basesoc_gearbox_14_3413_contador6_clockdomainsrenamer13_next_value4;
	end
	if (main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value_ce5) begin
		main_basesoc_gearbox_14_3413_buffer_valid <= main_basesoc_gearbox_14_3413_buffer_valid_clockdomainsrenamer13_next_value5;
	end
	if (main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value_ce6) begin
		main_basesoc_gearbox_14_3413_di <= main_basesoc_gearbox_14_3413_di_clockdomainsrenamer13_next_value6;
	end
	if (main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value_ce7) begin
		main_basesoc_gearbox_14_3413_word_counter <= main_basesoc_gearbox_14_3413_word_counter_clockdomainsrenamer13_next_value7;
	end
	main_basesoc_selftrigger13_reg_trigger1 <= main_basesoc_selftrigger13_reg_trigger0;
	main_basesoc_selftrigger13_reg_trigger2 <= main_basesoc_selftrigger13_reg_trigger1;
	main_basesoc_selftrigger13_reg_trigger3 <= main_basesoc_selftrigger13_reg_trigger2;
	main_basesoc_selftrigger13_reg_trigger4 <= main_basesoc_selftrigger13_reg_trigger3;
	main_basesoc_selftrigger13_reg_trigger5 <= main_basesoc_selftrigger13_reg_trigger4;
	main_basesoc_selftrigger13_reg_trigger6 <= main_basesoc_selftrigger13_reg_trigger5;
	main_basesoc_selftrigger13_reg_trigger7 <= main_basesoc_selftrigger13_reg_trigger6;
	main_basesoc_selftrigger13_reg_trigger8 <= main_basesoc_selftrigger13_reg_trigger7;
	main_basesoc_selftrigger13_reg_trigger9 <= main_basesoc_selftrigger13_reg_trigger8;
	main_basesoc_selftrigger13_reg_trigger10 <= main_basesoc_selftrigger13_reg_trigger9;
	main_basesoc_selftrigger13_reg_trigger11 <= main_basesoc_selftrigger13_reg_trigger10;
	main_basesoc_selftrigger13_reg_trigger12 <= main_basesoc_selftrigger13_reg_trigger11;
	main_basesoc_selftrigger13_reg_trigger13 <= main_basesoc_selftrigger13_reg_trigger12;
	main_basesoc_selftrigger13_reg_trigger14 <= main_basesoc_selftrigger13_reg_trigger13;
	main_basesoc_selftrigger13_reg_trigger15 <= main_basesoc_selftrigger13_reg_trigger14;
	main_basesoc_selftrigger13_reg_trigger16 <= main_basesoc_selftrigger13_reg_trigger15;
	main_basesoc_selftrigger13_reg_trigger17 <= main_basesoc_selftrigger13_reg_trigger16;
	main_basesoc_selftrigger13_reg_trigger18 <= main_basesoc_selftrigger13_reg_trigger17;
	main_basesoc_selftrigger13_reg_trigger19 <= main_basesoc_selftrigger13_reg_trigger18;
	main_basesoc_selftrigger13_reg_trigger20 <= main_basesoc_selftrigger13_reg_trigger19;
	main_basesoc_selftrigger13_reg_trigger21 <= main_basesoc_selftrigger13_reg_trigger20;
	main_basesoc_selftrigger13_reg_trigger22 <= main_basesoc_selftrigger13_reg_trigger21;
	main_basesoc_selftrigger13_reg_trigger23 <= main_basesoc_selftrigger13_reg_trigger22;
	main_basesoc_selftrigger13_reg_trigger24 <= main_basesoc_selftrigger13_reg_trigger23;
	main_basesoc_selftrigger13_reg_trigger25 <= main_basesoc_selftrigger13_reg_trigger24;
	main_basesoc_selftrigger13_reg_trigger26 <= main_basesoc_selftrigger13_reg_trigger25;
	main_basesoc_selftrigger13_reg_trigger27 <= main_basesoc_selftrigger13_reg_trigger26;
	main_basesoc_selftrigger13_reg_trigger28 <= main_basesoc_selftrigger13_reg_trigger27;
	main_basesoc_selftrigger13_reg_trigger29 <= main_basesoc_selftrigger13_reg_trigger28;
	main_basesoc_selftrigger13_reg_trigger30 <= main_basesoc_selftrigger13_reg_trigger29;
	main_basesoc_selftrigger13_reg_trigger31 <= main_basesoc_selftrigger13_reg_trigger30;
	main_basesoc_selftrigger13_reg_trigger32 <= main_basesoc_selftrigger13_reg_trigger31;
	main_basesoc_selftrigger13_reg_trigger33 <= main_basesoc_selftrigger13_reg_trigger32;
	main_basesoc_selftrigger13_reg_trigger34 <= main_basesoc_selftrigger13_reg_trigger33;
	main_basesoc_selftrigger13_reg_trigger35 <= main_basesoc_selftrigger13_reg_trigger34;
	main_basesoc_selftrigger13_reg_trigger36 <= main_basesoc_selftrigger13_reg_trigger35;
	main_basesoc_selftrigger13_reg_trigger37 <= main_basesoc_selftrigger13_reg_trigger36;
	main_basesoc_selftrigger13_reg_trigger38 <= main_basesoc_selftrigger13_reg_trigger37;
	main_basesoc_selftrigger13_reg_trigger39 <= main_basesoc_selftrigger13_reg_trigger38;
	main_basesoc_selftrigger13_reg_trigger40 <= main_basesoc_selftrigger13_reg_trigger39;
	main_basesoc_selftrigger13_reg_trigger41 <= main_basesoc_selftrigger13_reg_trigger40;
	main_basesoc_selftrigger13_reg_trigger42 <= main_basesoc_selftrigger13_reg_trigger41;
	main_basesoc_selftrigger13_reg_trigger43 <= main_basesoc_selftrigger13_reg_trigger42;
	main_basesoc_selftrigger13_reg_trigger44 <= main_basesoc_selftrigger13_reg_trigger43;
	main_basesoc_selftrigger13_reg_trigger45 <= main_basesoc_selftrigger13_reg_trigger44;
	main_basesoc_selftrigger13_reg_trigger46 <= main_basesoc_selftrigger13_reg_trigger45;
	main_basesoc_selftrigger13_reg_trigger47 <= main_basesoc_selftrigger13_reg_trigger46;
	main_basesoc_selftrigger13_reg_trigger48 <= main_basesoc_selftrigger13_reg_trigger47;
	main_basesoc_selftrigger13_reg_trigger49 <= main_basesoc_selftrigger13_reg_trigger48;
	main_basesoc_selftrigger13_reg_trigger0 <= main_basesoc_selftrigger13_data_in;
	main_basesoc_selftrigger13_data_out <= main_basesoc_selftrigger13_reg_trigger49;
	if (((main_basesoc_selftrigger13_reg_trigger0 - main_basesoc_selftrigger13_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger13_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger13_out <= 1'd0;
	end
	builder_clockdomainsrenamer19_state <= builder_clockdomainsrenamer19_next_state;
	if (main_basesoc_gearbox_14_3414_cnt_rst0_clockdomainsrenamer14_next_value_ce0) begin
		main_basesoc_gearbox_14_3414_cnt_rst0 <= main_basesoc_gearbox_14_3414_cnt_rst0_clockdomainsrenamer14_next_value0;
	end
	if (main_basesoc_gearbox_14_3414_rst_clockdomainsrenamer14_next_value_ce1) begin
		main_basesoc_gearbox_14_3414_rst <= main_basesoc_gearbox_14_3414_rst_clockdomainsrenamer14_next_value1;
	end
	if (main_basesoc_gearbox_14_3414_fifo_0_ready_clockdomainsrenamer14_next_value_ce2) begin
		main_basesoc_gearbox_14_3414_fifo_0_ready <= main_basesoc_gearbox_14_3414_fifo_0_ready_clockdomainsrenamer14_next_value2;
	end
	if (main_basesoc_gearbox_14_3414_contador_clockdomainsrenamer14_next_value_ce3) begin
		main_basesoc_gearbox_14_3414_contador <= main_basesoc_gearbox_14_3414_contador_clockdomainsrenamer14_next_value3;
	end
	if (main_basesoc_gearbox_14_3414_contador6_clockdomainsrenamer14_next_value_ce4) begin
		main_basesoc_gearbox_14_3414_contador6 <= main_basesoc_gearbox_14_3414_contador6_clockdomainsrenamer14_next_value4;
	end
	if (main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value_ce5) begin
		main_basesoc_gearbox_14_3414_buffer_valid <= main_basesoc_gearbox_14_3414_buffer_valid_clockdomainsrenamer14_next_value5;
	end
	if (main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value_ce6) begin
		main_basesoc_gearbox_14_3414_di <= main_basesoc_gearbox_14_3414_di_clockdomainsrenamer14_next_value6;
	end
	if (main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value_ce7) begin
		main_basesoc_gearbox_14_3414_word_counter <= main_basesoc_gearbox_14_3414_word_counter_clockdomainsrenamer14_next_value7;
	end
	main_basesoc_selftrigger14_reg_trigger1 <= main_basesoc_selftrigger14_reg_trigger0;
	main_basesoc_selftrigger14_reg_trigger2 <= main_basesoc_selftrigger14_reg_trigger1;
	main_basesoc_selftrigger14_reg_trigger3 <= main_basesoc_selftrigger14_reg_trigger2;
	main_basesoc_selftrigger14_reg_trigger4 <= main_basesoc_selftrigger14_reg_trigger3;
	main_basesoc_selftrigger14_reg_trigger5 <= main_basesoc_selftrigger14_reg_trigger4;
	main_basesoc_selftrigger14_reg_trigger6 <= main_basesoc_selftrigger14_reg_trigger5;
	main_basesoc_selftrigger14_reg_trigger7 <= main_basesoc_selftrigger14_reg_trigger6;
	main_basesoc_selftrigger14_reg_trigger8 <= main_basesoc_selftrigger14_reg_trigger7;
	main_basesoc_selftrigger14_reg_trigger9 <= main_basesoc_selftrigger14_reg_trigger8;
	main_basesoc_selftrigger14_reg_trigger10 <= main_basesoc_selftrigger14_reg_trigger9;
	main_basesoc_selftrigger14_reg_trigger11 <= main_basesoc_selftrigger14_reg_trigger10;
	main_basesoc_selftrigger14_reg_trigger12 <= main_basesoc_selftrigger14_reg_trigger11;
	main_basesoc_selftrigger14_reg_trigger13 <= main_basesoc_selftrigger14_reg_trigger12;
	main_basesoc_selftrigger14_reg_trigger14 <= main_basesoc_selftrigger14_reg_trigger13;
	main_basesoc_selftrigger14_reg_trigger15 <= main_basesoc_selftrigger14_reg_trigger14;
	main_basesoc_selftrigger14_reg_trigger16 <= main_basesoc_selftrigger14_reg_trigger15;
	main_basesoc_selftrigger14_reg_trigger17 <= main_basesoc_selftrigger14_reg_trigger16;
	main_basesoc_selftrigger14_reg_trigger18 <= main_basesoc_selftrigger14_reg_trigger17;
	main_basesoc_selftrigger14_reg_trigger19 <= main_basesoc_selftrigger14_reg_trigger18;
	main_basesoc_selftrigger14_reg_trigger20 <= main_basesoc_selftrigger14_reg_trigger19;
	main_basesoc_selftrigger14_reg_trigger21 <= main_basesoc_selftrigger14_reg_trigger20;
	main_basesoc_selftrigger14_reg_trigger22 <= main_basesoc_selftrigger14_reg_trigger21;
	main_basesoc_selftrigger14_reg_trigger23 <= main_basesoc_selftrigger14_reg_trigger22;
	main_basesoc_selftrigger14_reg_trigger24 <= main_basesoc_selftrigger14_reg_trigger23;
	main_basesoc_selftrigger14_reg_trigger25 <= main_basesoc_selftrigger14_reg_trigger24;
	main_basesoc_selftrigger14_reg_trigger26 <= main_basesoc_selftrigger14_reg_trigger25;
	main_basesoc_selftrigger14_reg_trigger27 <= main_basesoc_selftrigger14_reg_trigger26;
	main_basesoc_selftrigger14_reg_trigger28 <= main_basesoc_selftrigger14_reg_trigger27;
	main_basesoc_selftrigger14_reg_trigger29 <= main_basesoc_selftrigger14_reg_trigger28;
	main_basesoc_selftrigger14_reg_trigger30 <= main_basesoc_selftrigger14_reg_trigger29;
	main_basesoc_selftrigger14_reg_trigger31 <= main_basesoc_selftrigger14_reg_trigger30;
	main_basesoc_selftrigger14_reg_trigger32 <= main_basesoc_selftrigger14_reg_trigger31;
	main_basesoc_selftrigger14_reg_trigger33 <= main_basesoc_selftrigger14_reg_trigger32;
	main_basesoc_selftrigger14_reg_trigger34 <= main_basesoc_selftrigger14_reg_trigger33;
	main_basesoc_selftrigger14_reg_trigger35 <= main_basesoc_selftrigger14_reg_trigger34;
	main_basesoc_selftrigger14_reg_trigger36 <= main_basesoc_selftrigger14_reg_trigger35;
	main_basesoc_selftrigger14_reg_trigger37 <= main_basesoc_selftrigger14_reg_trigger36;
	main_basesoc_selftrigger14_reg_trigger38 <= main_basesoc_selftrigger14_reg_trigger37;
	main_basesoc_selftrigger14_reg_trigger39 <= main_basesoc_selftrigger14_reg_trigger38;
	main_basesoc_selftrigger14_reg_trigger40 <= main_basesoc_selftrigger14_reg_trigger39;
	main_basesoc_selftrigger14_reg_trigger41 <= main_basesoc_selftrigger14_reg_trigger40;
	main_basesoc_selftrigger14_reg_trigger42 <= main_basesoc_selftrigger14_reg_trigger41;
	main_basesoc_selftrigger14_reg_trigger43 <= main_basesoc_selftrigger14_reg_trigger42;
	main_basesoc_selftrigger14_reg_trigger44 <= main_basesoc_selftrigger14_reg_trigger43;
	main_basesoc_selftrigger14_reg_trigger45 <= main_basesoc_selftrigger14_reg_trigger44;
	main_basesoc_selftrigger14_reg_trigger46 <= main_basesoc_selftrigger14_reg_trigger45;
	main_basesoc_selftrigger14_reg_trigger47 <= main_basesoc_selftrigger14_reg_trigger46;
	main_basesoc_selftrigger14_reg_trigger48 <= main_basesoc_selftrigger14_reg_trigger47;
	main_basesoc_selftrigger14_reg_trigger49 <= main_basesoc_selftrigger14_reg_trigger48;
	main_basesoc_selftrigger14_reg_trigger0 <= main_basesoc_selftrigger14_data_in;
	main_basesoc_selftrigger14_data_out <= main_basesoc_selftrigger14_reg_trigger49;
	if (((main_basesoc_selftrigger14_reg_trigger0 - main_basesoc_selftrigger14_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger14_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger14_out <= 1'd0;
	end
	builder_clockdomainsrenamer20_state <= builder_clockdomainsrenamer20_next_state;
	if (main_basesoc_gearbox_14_3415_cnt_rst0_clockdomainsrenamer15_next_value_ce0) begin
		main_basesoc_gearbox_14_3415_cnt_rst0 <= main_basesoc_gearbox_14_3415_cnt_rst0_clockdomainsrenamer15_next_value0;
	end
	if (main_basesoc_gearbox_14_3415_rst_clockdomainsrenamer15_next_value_ce1) begin
		main_basesoc_gearbox_14_3415_rst <= main_basesoc_gearbox_14_3415_rst_clockdomainsrenamer15_next_value1;
	end
	if (main_basesoc_gearbox_14_3415_fifo_0_ready_clockdomainsrenamer15_next_value_ce2) begin
		main_basesoc_gearbox_14_3415_fifo_0_ready <= main_basesoc_gearbox_14_3415_fifo_0_ready_clockdomainsrenamer15_next_value2;
	end
	if (main_basesoc_gearbox_14_3415_contador_clockdomainsrenamer15_next_value_ce3) begin
		main_basesoc_gearbox_14_3415_contador <= main_basesoc_gearbox_14_3415_contador_clockdomainsrenamer15_next_value3;
	end
	if (main_basesoc_gearbox_14_3415_contador6_clockdomainsrenamer15_next_value_ce4) begin
		main_basesoc_gearbox_14_3415_contador6 <= main_basesoc_gearbox_14_3415_contador6_clockdomainsrenamer15_next_value4;
	end
	if (main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value_ce5) begin
		main_basesoc_gearbox_14_3415_buffer_valid <= main_basesoc_gearbox_14_3415_buffer_valid_clockdomainsrenamer15_next_value5;
	end
	if (main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value_ce6) begin
		main_basesoc_gearbox_14_3415_di <= main_basesoc_gearbox_14_3415_di_clockdomainsrenamer15_next_value6;
	end
	if (main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value_ce7) begin
		main_basesoc_gearbox_14_3415_word_counter <= main_basesoc_gearbox_14_3415_word_counter_clockdomainsrenamer15_next_value7;
	end
	main_basesoc_selftrigger15_reg_trigger1 <= main_basesoc_selftrigger15_reg_trigger0;
	main_basesoc_selftrigger15_reg_trigger2 <= main_basesoc_selftrigger15_reg_trigger1;
	main_basesoc_selftrigger15_reg_trigger3 <= main_basesoc_selftrigger15_reg_trigger2;
	main_basesoc_selftrigger15_reg_trigger4 <= main_basesoc_selftrigger15_reg_trigger3;
	main_basesoc_selftrigger15_reg_trigger5 <= main_basesoc_selftrigger15_reg_trigger4;
	main_basesoc_selftrigger15_reg_trigger6 <= main_basesoc_selftrigger15_reg_trigger5;
	main_basesoc_selftrigger15_reg_trigger7 <= main_basesoc_selftrigger15_reg_trigger6;
	main_basesoc_selftrigger15_reg_trigger8 <= main_basesoc_selftrigger15_reg_trigger7;
	main_basesoc_selftrigger15_reg_trigger9 <= main_basesoc_selftrigger15_reg_trigger8;
	main_basesoc_selftrigger15_reg_trigger10 <= main_basesoc_selftrigger15_reg_trigger9;
	main_basesoc_selftrigger15_reg_trigger11 <= main_basesoc_selftrigger15_reg_trigger10;
	main_basesoc_selftrigger15_reg_trigger12 <= main_basesoc_selftrigger15_reg_trigger11;
	main_basesoc_selftrigger15_reg_trigger13 <= main_basesoc_selftrigger15_reg_trigger12;
	main_basesoc_selftrigger15_reg_trigger14 <= main_basesoc_selftrigger15_reg_trigger13;
	main_basesoc_selftrigger15_reg_trigger15 <= main_basesoc_selftrigger15_reg_trigger14;
	main_basesoc_selftrigger15_reg_trigger16 <= main_basesoc_selftrigger15_reg_trigger15;
	main_basesoc_selftrigger15_reg_trigger17 <= main_basesoc_selftrigger15_reg_trigger16;
	main_basesoc_selftrigger15_reg_trigger18 <= main_basesoc_selftrigger15_reg_trigger17;
	main_basesoc_selftrigger15_reg_trigger19 <= main_basesoc_selftrigger15_reg_trigger18;
	main_basesoc_selftrigger15_reg_trigger20 <= main_basesoc_selftrigger15_reg_trigger19;
	main_basesoc_selftrigger15_reg_trigger21 <= main_basesoc_selftrigger15_reg_trigger20;
	main_basesoc_selftrigger15_reg_trigger22 <= main_basesoc_selftrigger15_reg_trigger21;
	main_basesoc_selftrigger15_reg_trigger23 <= main_basesoc_selftrigger15_reg_trigger22;
	main_basesoc_selftrigger15_reg_trigger24 <= main_basesoc_selftrigger15_reg_trigger23;
	main_basesoc_selftrigger15_reg_trigger25 <= main_basesoc_selftrigger15_reg_trigger24;
	main_basesoc_selftrigger15_reg_trigger26 <= main_basesoc_selftrigger15_reg_trigger25;
	main_basesoc_selftrigger15_reg_trigger27 <= main_basesoc_selftrigger15_reg_trigger26;
	main_basesoc_selftrigger15_reg_trigger28 <= main_basesoc_selftrigger15_reg_trigger27;
	main_basesoc_selftrigger15_reg_trigger29 <= main_basesoc_selftrigger15_reg_trigger28;
	main_basesoc_selftrigger15_reg_trigger30 <= main_basesoc_selftrigger15_reg_trigger29;
	main_basesoc_selftrigger15_reg_trigger31 <= main_basesoc_selftrigger15_reg_trigger30;
	main_basesoc_selftrigger15_reg_trigger32 <= main_basesoc_selftrigger15_reg_trigger31;
	main_basesoc_selftrigger15_reg_trigger33 <= main_basesoc_selftrigger15_reg_trigger32;
	main_basesoc_selftrigger15_reg_trigger34 <= main_basesoc_selftrigger15_reg_trigger33;
	main_basesoc_selftrigger15_reg_trigger35 <= main_basesoc_selftrigger15_reg_trigger34;
	main_basesoc_selftrigger15_reg_trigger36 <= main_basesoc_selftrigger15_reg_trigger35;
	main_basesoc_selftrigger15_reg_trigger37 <= main_basesoc_selftrigger15_reg_trigger36;
	main_basesoc_selftrigger15_reg_trigger38 <= main_basesoc_selftrigger15_reg_trigger37;
	main_basesoc_selftrigger15_reg_trigger39 <= main_basesoc_selftrigger15_reg_trigger38;
	main_basesoc_selftrigger15_reg_trigger40 <= main_basesoc_selftrigger15_reg_trigger39;
	main_basesoc_selftrigger15_reg_trigger41 <= main_basesoc_selftrigger15_reg_trigger40;
	main_basesoc_selftrigger15_reg_trigger42 <= main_basesoc_selftrigger15_reg_trigger41;
	main_basesoc_selftrigger15_reg_trigger43 <= main_basesoc_selftrigger15_reg_trigger42;
	main_basesoc_selftrigger15_reg_trigger44 <= main_basesoc_selftrigger15_reg_trigger43;
	main_basesoc_selftrigger15_reg_trigger45 <= main_basesoc_selftrigger15_reg_trigger44;
	main_basesoc_selftrigger15_reg_trigger46 <= main_basesoc_selftrigger15_reg_trigger45;
	main_basesoc_selftrigger15_reg_trigger47 <= main_basesoc_selftrigger15_reg_trigger46;
	main_basesoc_selftrigger15_reg_trigger48 <= main_basesoc_selftrigger15_reg_trigger47;
	main_basesoc_selftrigger15_reg_trigger49 <= main_basesoc_selftrigger15_reg_trigger48;
	main_basesoc_selftrigger15_reg_trigger0 <= main_basesoc_selftrigger15_data_in;
	main_basesoc_selftrigger15_data_out <= main_basesoc_selftrigger15_reg_trigger49;
	if (((main_basesoc_selftrigger15_reg_trigger0 - main_basesoc_selftrigger15_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger15_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger15_out <= 1'd0;
	end
	if (adc1_adc_frame_rst) begin
		main_basesoc_afe5808a1_bitslip <= 1'd0;
		main_basesoc_afe5808a1_bitslip_lat <= 4'd0;
		main_basesoc_gearbox_14_348_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_348_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_348_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_348_contador <= 4'd0;
		main_basesoc_gearbox_14_348_contador6 <= 4'd0;
		main_basesoc_gearbox_14_348_word_counter <= 10'd0;
		main_basesoc_gearbox_14_348_di <= 34'd0;
		main_basesoc_gearbox_14_348_rst <= 1'd0;
		main_basesoc_selftrigger8_out <= 1'd0;
		main_basesoc_selftrigger8_data_out <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger8_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_349_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_349_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_349_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_349_contador <= 4'd0;
		main_basesoc_gearbox_14_349_contador6 <= 4'd0;
		main_basesoc_gearbox_14_349_word_counter <= 10'd0;
		main_basesoc_gearbox_14_349_di <= 34'd0;
		main_basesoc_gearbox_14_349_rst <= 1'd0;
		main_basesoc_selftrigger9_out <= 1'd0;
		main_basesoc_selftrigger9_data_out <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger9_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3410_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3410_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3410_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3410_contador <= 4'd0;
		main_basesoc_gearbox_14_3410_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3410_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3410_di <= 34'd0;
		main_basesoc_gearbox_14_3410_rst <= 1'd0;
		main_basesoc_selftrigger10_out <= 1'd0;
		main_basesoc_selftrigger10_data_out <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger10_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3411_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3411_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3411_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3411_contador <= 4'd0;
		main_basesoc_gearbox_14_3411_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3411_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3411_di <= 34'd0;
		main_basesoc_gearbox_14_3411_rst <= 1'd0;
		main_basesoc_selftrigger11_out <= 1'd0;
		main_basesoc_selftrigger11_data_out <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger11_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3412_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3412_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3412_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3412_contador <= 4'd0;
		main_basesoc_gearbox_14_3412_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3412_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3412_di <= 34'd0;
		main_basesoc_gearbox_14_3412_rst <= 1'd0;
		main_basesoc_selftrigger12_out <= 1'd0;
		main_basesoc_selftrigger12_data_out <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger12_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3413_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3413_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3413_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3413_contador <= 4'd0;
		main_basesoc_gearbox_14_3413_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3413_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3413_di <= 34'd0;
		main_basesoc_gearbox_14_3413_rst <= 1'd0;
		main_basesoc_selftrigger13_out <= 1'd0;
		main_basesoc_selftrigger13_data_out <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger13_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3414_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3414_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3414_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3414_contador <= 4'd0;
		main_basesoc_gearbox_14_3414_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3414_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3414_di <= 34'd0;
		main_basesoc_gearbox_14_3414_rst <= 1'd0;
		main_basesoc_selftrigger14_out <= 1'd0;
		main_basesoc_selftrigger14_data_out <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger14_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3415_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3415_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3415_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3415_contador <= 4'd0;
		main_basesoc_gearbox_14_3415_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3415_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3415_di <= 34'd0;
		main_basesoc_gearbox_14_3415_rst <= 1'd0;
		main_basesoc_selftrigger15_out <= 1'd0;
		main_basesoc_selftrigger15_data_out <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger15_reg_trigger49 <= 14'd0;
		builder_clockdomainsrenamer13_state <= 3'd0;
		builder_clockdomainsrenamer14_state <= 3'd0;
		builder_clockdomainsrenamer15_state <= 3'd0;
		builder_clockdomainsrenamer16_state <= 3'd0;
		builder_clockdomainsrenamer17_state <= 3'd0;
		builder_clockdomainsrenamer18_state <= 3'd0;
		builder_clockdomainsrenamer19_state <= 3'd0;
		builder_clockdomainsrenamer20_state <= 3'd0;
	end
end

always @(posedge adc2_adc_frame_clk) begin
	if ((main_basesoc_afe5808a2_bitslip_lat == 1'd0)) begin
		main_basesoc_afe5808a2_bitslip_lat <= 4'd15;
	end else begin
		main_basesoc_afe5808a2_bitslip_lat <= (main_basesoc_afe5808a2_bitslip_lat - 1'd1);
	end
	if (((main_basesoc_afe5808a2_frame_do != 14'd16256) & (main_basesoc_afe5808a2_bitslip_lat == 1'd1))) begin
		main_basesoc_afe5808a2_bitslip <= 1'd1;
	end else begin
		main_basesoc_afe5808a2_bitslip <= 1'd0;
	end
	builder_clockdomainsrenamer21_state <= builder_clockdomainsrenamer21_next_state;
	if (main_basesoc_gearbox_14_3416_cnt_rst0_clockdomainsrenamer16_next_value_ce0) begin
		main_basesoc_gearbox_14_3416_cnt_rst0 <= main_basesoc_gearbox_14_3416_cnt_rst0_clockdomainsrenamer16_next_value0;
	end
	if (main_basesoc_gearbox_14_3416_rst_clockdomainsrenamer16_next_value_ce1) begin
		main_basesoc_gearbox_14_3416_rst <= main_basesoc_gearbox_14_3416_rst_clockdomainsrenamer16_next_value1;
	end
	if (main_basesoc_gearbox_14_3416_fifo_0_ready_clockdomainsrenamer16_next_value_ce2) begin
		main_basesoc_gearbox_14_3416_fifo_0_ready <= main_basesoc_gearbox_14_3416_fifo_0_ready_clockdomainsrenamer16_next_value2;
	end
	if (main_basesoc_gearbox_14_3416_contador_clockdomainsrenamer16_next_value_ce3) begin
		main_basesoc_gearbox_14_3416_contador <= main_basesoc_gearbox_14_3416_contador_clockdomainsrenamer16_next_value3;
	end
	if (main_basesoc_gearbox_14_3416_contador6_clockdomainsrenamer16_next_value_ce4) begin
		main_basesoc_gearbox_14_3416_contador6 <= main_basesoc_gearbox_14_3416_contador6_clockdomainsrenamer16_next_value4;
	end
	if (main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value_ce5) begin
		main_basesoc_gearbox_14_3416_buffer_valid <= main_basesoc_gearbox_14_3416_buffer_valid_clockdomainsrenamer16_next_value5;
	end
	if (main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value_ce6) begin
		main_basesoc_gearbox_14_3416_di <= main_basesoc_gearbox_14_3416_di_clockdomainsrenamer16_next_value6;
	end
	if (main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value_ce7) begin
		main_basesoc_gearbox_14_3416_word_counter <= main_basesoc_gearbox_14_3416_word_counter_clockdomainsrenamer16_next_value7;
	end
	main_basesoc_selftrigger16_reg_trigger1 <= main_basesoc_selftrigger16_reg_trigger0;
	main_basesoc_selftrigger16_reg_trigger2 <= main_basesoc_selftrigger16_reg_trigger1;
	main_basesoc_selftrigger16_reg_trigger3 <= main_basesoc_selftrigger16_reg_trigger2;
	main_basesoc_selftrigger16_reg_trigger4 <= main_basesoc_selftrigger16_reg_trigger3;
	main_basesoc_selftrigger16_reg_trigger5 <= main_basesoc_selftrigger16_reg_trigger4;
	main_basesoc_selftrigger16_reg_trigger6 <= main_basesoc_selftrigger16_reg_trigger5;
	main_basesoc_selftrigger16_reg_trigger7 <= main_basesoc_selftrigger16_reg_trigger6;
	main_basesoc_selftrigger16_reg_trigger8 <= main_basesoc_selftrigger16_reg_trigger7;
	main_basesoc_selftrigger16_reg_trigger9 <= main_basesoc_selftrigger16_reg_trigger8;
	main_basesoc_selftrigger16_reg_trigger10 <= main_basesoc_selftrigger16_reg_trigger9;
	main_basesoc_selftrigger16_reg_trigger11 <= main_basesoc_selftrigger16_reg_trigger10;
	main_basesoc_selftrigger16_reg_trigger12 <= main_basesoc_selftrigger16_reg_trigger11;
	main_basesoc_selftrigger16_reg_trigger13 <= main_basesoc_selftrigger16_reg_trigger12;
	main_basesoc_selftrigger16_reg_trigger14 <= main_basesoc_selftrigger16_reg_trigger13;
	main_basesoc_selftrigger16_reg_trigger15 <= main_basesoc_selftrigger16_reg_trigger14;
	main_basesoc_selftrigger16_reg_trigger16 <= main_basesoc_selftrigger16_reg_trigger15;
	main_basesoc_selftrigger16_reg_trigger17 <= main_basesoc_selftrigger16_reg_trigger16;
	main_basesoc_selftrigger16_reg_trigger18 <= main_basesoc_selftrigger16_reg_trigger17;
	main_basesoc_selftrigger16_reg_trigger19 <= main_basesoc_selftrigger16_reg_trigger18;
	main_basesoc_selftrigger16_reg_trigger20 <= main_basesoc_selftrigger16_reg_trigger19;
	main_basesoc_selftrigger16_reg_trigger21 <= main_basesoc_selftrigger16_reg_trigger20;
	main_basesoc_selftrigger16_reg_trigger22 <= main_basesoc_selftrigger16_reg_trigger21;
	main_basesoc_selftrigger16_reg_trigger23 <= main_basesoc_selftrigger16_reg_trigger22;
	main_basesoc_selftrigger16_reg_trigger24 <= main_basesoc_selftrigger16_reg_trigger23;
	main_basesoc_selftrigger16_reg_trigger25 <= main_basesoc_selftrigger16_reg_trigger24;
	main_basesoc_selftrigger16_reg_trigger26 <= main_basesoc_selftrigger16_reg_trigger25;
	main_basesoc_selftrigger16_reg_trigger27 <= main_basesoc_selftrigger16_reg_trigger26;
	main_basesoc_selftrigger16_reg_trigger28 <= main_basesoc_selftrigger16_reg_trigger27;
	main_basesoc_selftrigger16_reg_trigger29 <= main_basesoc_selftrigger16_reg_trigger28;
	main_basesoc_selftrigger16_reg_trigger30 <= main_basesoc_selftrigger16_reg_trigger29;
	main_basesoc_selftrigger16_reg_trigger31 <= main_basesoc_selftrigger16_reg_trigger30;
	main_basesoc_selftrigger16_reg_trigger32 <= main_basesoc_selftrigger16_reg_trigger31;
	main_basesoc_selftrigger16_reg_trigger33 <= main_basesoc_selftrigger16_reg_trigger32;
	main_basesoc_selftrigger16_reg_trigger34 <= main_basesoc_selftrigger16_reg_trigger33;
	main_basesoc_selftrigger16_reg_trigger35 <= main_basesoc_selftrigger16_reg_trigger34;
	main_basesoc_selftrigger16_reg_trigger36 <= main_basesoc_selftrigger16_reg_trigger35;
	main_basesoc_selftrigger16_reg_trigger37 <= main_basesoc_selftrigger16_reg_trigger36;
	main_basesoc_selftrigger16_reg_trigger38 <= main_basesoc_selftrigger16_reg_trigger37;
	main_basesoc_selftrigger16_reg_trigger39 <= main_basesoc_selftrigger16_reg_trigger38;
	main_basesoc_selftrigger16_reg_trigger40 <= main_basesoc_selftrigger16_reg_trigger39;
	main_basesoc_selftrigger16_reg_trigger41 <= main_basesoc_selftrigger16_reg_trigger40;
	main_basesoc_selftrigger16_reg_trigger42 <= main_basesoc_selftrigger16_reg_trigger41;
	main_basesoc_selftrigger16_reg_trigger43 <= main_basesoc_selftrigger16_reg_trigger42;
	main_basesoc_selftrigger16_reg_trigger44 <= main_basesoc_selftrigger16_reg_trigger43;
	main_basesoc_selftrigger16_reg_trigger45 <= main_basesoc_selftrigger16_reg_trigger44;
	main_basesoc_selftrigger16_reg_trigger46 <= main_basesoc_selftrigger16_reg_trigger45;
	main_basesoc_selftrigger16_reg_trigger47 <= main_basesoc_selftrigger16_reg_trigger46;
	main_basesoc_selftrigger16_reg_trigger48 <= main_basesoc_selftrigger16_reg_trigger47;
	main_basesoc_selftrigger16_reg_trigger49 <= main_basesoc_selftrigger16_reg_trigger48;
	main_basesoc_selftrigger16_reg_trigger0 <= main_basesoc_selftrigger16_data_in;
	main_basesoc_selftrigger16_data_out <= main_basesoc_selftrigger16_reg_trigger49;
	if (((main_basesoc_selftrigger16_reg_trigger0 - main_basesoc_selftrigger16_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger16_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger16_out <= 1'd0;
	end
	builder_clockdomainsrenamer22_state <= builder_clockdomainsrenamer22_next_state;
	if (main_basesoc_gearbox_14_3417_cnt_rst0_clockdomainsrenamer17_next_value_ce0) begin
		main_basesoc_gearbox_14_3417_cnt_rst0 <= main_basesoc_gearbox_14_3417_cnt_rst0_clockdomainsrenamer17_next_value0;
	end
	if (main_basesoc_gearbox_14_3417_rst_clockdomainsrenamer17_next_value_ce1) begin
		main_basesoc_gearbox_14_3417_rst <= main_basesoc_gearbox_14_3417_rst_clockdomainsrenamer17_next_value1;
	end
	if (main_basesoc_gearbox_14_3417_fifo_0_ready_clockdomainsrenamer17_next_value_ce2) begin
		main_basesoc_gearbox_14_3417_fifo_0_ready <= main_basesoc_gearbox_14_3417_fifo_0_ready_clockdomainsrenamer17_next_value2;
	end
	if (main_basesoc_gearbox_14_3417_contador_clockdomainsrenamer17_next_value_ce3) begin
		main_basesoc_gearbox_14_3417_contador <= main_basesoc_gearbox_14_3417_contador_clockdomainsrenamer17_next_value3;
	end
	if (main_basesoc_gearbox_14_3417_contador6_clockdomainsrenamer17_next_value_ce4) begin
		main_basesoc_gearbox_14_3417_contador6 <= main_basesoc_gearbox_14_3417_contador6_clockdomainsrenamer17_next_value4;
	end
	if (main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value_ce5) begin
		main_basesoc_gearbox_14_3417_buffer_valid <= main_basesoc_gearbox_14_3417_buffer_valid_clockdomainsrenamer17_next_value5;
	end
	if (main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value_ce6) begin
		main_basesoc_gearbox_14_3417_di <= main_basesoc_gearbox_14_3417_di_clockdomainsrenamer17_next_value6;
	end
	if (main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value_ce7) begin
		main_basesoc_gearbox_14_3417_word_counter <= main_basesoc_gearbox_14_3417_word_counter_clockdomainsrenamer17_next_value7;
	end
	main_basesoc_selftrigger17_reg_trigger1 <= main_basesoc_selftrigger17_reg_trigger0;
	main_basesoc_selftrigger17_reg_trigger2 <= main_basesoc_selftrigger17_reg_trigger1;
	main_basesoc_selftrigger17_reg_trigger3 <= main_basesoc_selftrigger17_reg_trigger2;
	main_basesoc_selftrigger17_reg_trigger4 <= main_basesoc_selftrigger17_reg_trigger3;
	main_basesoc_selftrigger17_reg_trigger5 <= main_basesoc_selftrigger17_reg_trigger4;
	main_basesoc_selftrigger17_reg_trigger6 <= main_basesoc_selftrigger17_reg_trigger5;
	main_basesoc_selftrigger17_reg_trigger7 <= main_basesoc_selftrigger17_reg_trigger6;
	main_basesoc_selftrigger17_reg_trigger8 <= main_basesoc_selftrigger17_reg_trigger7;
	main_basesoc_selftrigger17_reg_trigger9 <= main_basesoc_selftrigger17_reg_trigger8;
	main_basesoc_selftrigger17_reg_trigger10 <= main_basesoc_selftrigger17_reg_trigger9;
	main_basesoc_selftrigger17_reg_trigger11 <= main_basesoc_selftrigger17_reg_trigger10;
	main_basesoc_selftrigger17_reg_trigger12 <= main_basesoc_selftrigger17_reg_trigger11;
	main_basesoc_selftrigger17_reg_trigger13 <= main_basesoc_selftrigger17_reg_trigger12;
	main_basesoc_selftrigger17_reg_trigger14 <= main_basesoc_selftrigger17_reg_trigger13;
	main_basesoc_selftrigger17_reg_trigger15 <= main_basesoc_selftrigger17_reg_trigger14;
	main_basesoc_selftrigger17_reg_trigger16 <= main_basesoc_selftrigger17_reg_trigger15;
	main_basesoc_selftrigger17_reg_trigger17 <= main_basesoc_selftrigger17_reg_trigger16;
	main_basesoc_selftrigger17_reg_trigger18 <= main_basesoc_selftrigger17_reg_trigger17;
	main_basesoc_selftrigger17_reg_trigger19 <= main_basesoc_selftrigger17_reg_trigger18;
	main_basesoc_selftrigger17_reg_trigger20 <= main_basesoc_selftrigger17_reg_trigger19;
	main_basesoc_selftrigger17_reg_trigger21 <= main_basesoc_selftrigger17_reg_trigger20;
	main_basesoc_selftrigger17_reg_trigger22 <= main_basesoc_selftrigger17_reg_trigger21;
	main_basesoc_selftrigger17_reg_trigger23 <= main_basesoc_selftrigger17_reg_trigger22;
	main_basesoc_selftrigger17_reg_trigger24 <= main_basesoc_selftrigger17_reg_trigger23;
	main_basesoc_selftrigger17_reg_trigger25 <= main_basesoc_selftrigger17_reg_trigger24;
	main_basesoc_selftrigger17_reg_trigger26 <= main_basesoc_selftrigger17_reg_trigger25;
	main_basesoc_selftrigger17_reg_trigger27 <= main_basesoc_selftrigger17_reg_trigger26;
	main_basesoc_selftrigger17_reg_trigger28 <= main_basesoc_selftrigger17_reg_trigger27;
	main_basesoc_selftrigger17_reg_trigger29 <= main_basesoc_selftrigger17_reg_trigger28;
	main_basesoc_selftrigger17_reg_trigger30 <= main_basesoc_selftrigger17_reg_trigger29;
	main_basesoc_selftrigger17_reg_trigger31 <= main_basesoc_selftrigger17_reg_trigger30;
	main_basesoc_selftrigger17_reg_trigger32 <= main_basesoc_selftrigger17_reg_trigger31;
	main_basesoc_selftrigger17_reg_trigger33 <= main_basesoc_selftrigger17_reg_trigger32;
	main_basesoc_selftrigger17_reg_trigger34 <= main_basesoc_selftrigger17_reg_trigger33;
	main_basesoc_selftrigger17_reg_trigger35 <= main_basesoc_selftrigger17_reg_trigger34;
	main_basesoc_selftrigger17_reg_trigger36 <= main_basesoc_selftrigger17_reg_trigger35;
	main_basesoc_selftrigger17_reg_trigger37 <= main_basesoc_selftrigger17_reg_trigger36;
	main_basesoc_selftrigger17_reg_trigger38 <= main_basesoc_selftrigger17_reg_trigger37;
	main_basesoc_selftrigger17_reg_trigger39 <= main_basesoc_selftrigger17_reg_trigger38;
	main_basesoc_selftrigger17_reg_trigger40 <= main_basesoc_selftrigger17_reg_trigger39;
	main_basesoc_selftrigger17_reg_trigger41 <= main_basesoc_selftrigger17_reg_trigger40;
	main_basesoc_selftrigger17_reg_trigger42 <= main_basesoc_selftrigger17_reg_trigger41;
	main_basesoc_selftrigger17_reg_trigger43 <= main_basesoc_selftrigger17_reg_trigger42;
	main_basesoc_selftrigger17_reg_trigger44 <= main_basesoc_selftrigger17_reg_trigger43;
	main_basesoc_selftrigger17_reg_trigger45 <= main_basesoc_selftrigger17_reg_trigger44;
	main_basesoc_selftrigger17_reg_trigger46 <= main_basesoc_selftrigger17_reg_trigger45;
	main_basesoc_selftrigger17_reg_trigger47 <= main_basesoc_selftrigger17_reg_trigger46;
	main_basesoc_selftrigger17_reg_trigger48 <= main_basesoc_selftrigger17_reg_trigger47;
	main_basesoc_selftrigger17_reg_trigger49 <= main_basesoc_selftrigger17_reg_trigger48;
	main_basesoc_selftrigger17_reg_trigger0 <= main_basesoc_selftrigger17_data_in;
	main_basesoc_selftrigger17_data_out <= main_basesoc_selftrigger17_reg_trigger49;
	if (((main_basesoc_selftrigger17_reg_trigger0 - main_basesoc_selftrigger17_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger17_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger17_out <= 1'd0;
	end
	builder_clockdomainsrenamer23_state <= builder_clockdomainsrenamer23_next_state;
	if (main_basesoc_gearbox_14_3418_cnt_rst0_clockdomainsrenamer18_next_value_ce0) begin
		main_basesoc_gearbox_14_3418_cnt_rst0 <= main_basesoc_gearbox_14_3418_cnt_rst0_clockdomainsrenamer18_next_value0;
	end
	if (main_basesoc_gearbox_14_3418_rst_clockdomainsrenamer18_next_value_ce1) begin
		main_basesoc_gearbox_14_3418_rst <= main_basesoc_gearbox_14_3418_rst_clockdomainsrenamer18_next_value1;
	end
	if (main_basesoc_gearbox_14_3418_fifo_0_ready_clockdomainsrenamer18_next_value_ce2) begin
		main_basesoc_gearbox_14_3418_fifo_0_ready <= main_basesoc_gearbox_14_3418_fifo_0_ready_clockdomainsrenamer18_next_value2;
	end
	if (main_basesoc_gearbox_14_3418_contador_clockdomainsrenamer18_next_value_ce3) begin
		main_basesoc_gearbox_14_3418_contador <= main_basesoc_gearbox_14_3418_contador_clockdomainsrenamer18_next_value3;
	end
	if (main_basesoc_gearbox_14_3418_contador6_clockdomainsrenamer18_next_value_ce4) begin
		main_basesoc_gearbox_14_3418_contador6 <= main_basesoc_gearbox_14_3418_contador6_clockdomainsrenamer18_next_value4;
	end
	if (main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value_ce5) begin
		main_basesoc_gearbox_14_3418_buffer_valid <= main_basesoc_gearbox_14_3418_buffer_valid_clockdomainsrenamer18_next_value5;
	end
	if (main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value_ce6) begin
		main_basesoc_gearbox_14_3418_di <= main_basesoc_gearbox_14_3418_di_clockdomainsrenamer18_next_value6;
	end
	if (main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value_ce7) begin
		main_basesoc_gearbox_14_3418_word_counter <= main_basesoc_gearbox_14_3418_word_counter_clockdomainsrenamer18_next_value7;
	end
	main_basesoc_selftrigger18_reg_trigger1 <= main_basesoc_selftrigger18_reg_trigger0;
	main_basesoc_selftrigger18_reg_trigger2 <= main_basesoc_selftrigger18_reg_trigger1;
	main_basesoc_selftrigger18_reg_trigger3 <= main_basesoc_selftrigger18_reg_trigger2;
	main_basesoc_selftrigger18_reg_trigger4 <= main_basesoc_selftrigger18_reg_trigger3;
	main_basesoc_selftrigger18_reg_trigger5 <= main_basesoc_selftrigger18_reg_trigger4;
	main_basesoc_selftrigger18_reg_trigger6 <= main_basesoc_selftrigger18_reg_trigger5;
	main_basesoc_selftrigger18_reg_trigger7 <= main_basesoc_selftrigger18_reg_trigger6;
	main_basesoc_selftrigger18_reg_trigger8 <= main_basesoc_selftrigger18_reg_trigger7;
	main_basesoc_selftrigger18_reg_trigger9 <= main_basesoc_selftrigger18_reg_trigger8;
	main_basesoc_selftrigger18_reg_trigger10 <= main_basesoc_selftrigger18_reg_trigger9;
	main_basesoc_selftrigger18_reg_trigger11 <= main_basesoc_selftrigger18_reg_trigger10;
	main_basesoc_selftrigger18_reg_trigger12 <= main_basesoc_selftrigger18_reg_trigger11;
	main_basesoc_selftrigger18_reg_trigger13 <= main_basesoc_selftrigger18_reg_trigger12;
	main_basesoc_selftrigger18_reg_trigger14 <= main_basesoc_selftrigger18_reg_trigger13;
	main_basesoc_selftrigger18_reg_trigger15 <= main_basesoc_selftrigger18_reg_trigger14;
	main_basesoc_selftrigger18_reg_trigger16 <= main_basesoc_selftrigger18_reg_trigger15;
	main_basesoc_selftrigger18_reg_trigger17 <= main_basesoc_selftrigger18_reg_trigger16;
	main_basesoc_selftrigger18_reg_trigger18 <= main_basesoc_selftrigger18_reg_trigger17;
	main_basesoc_selftrigger18_reg_trigger19 <= main_basesoc_selftrigger18_reg_trigger18;
	main_basesoc_selftrigger18_reg_trigger20 <= main_basesoc_selftrigger18_reg_trigger19;
	main_basesoc_selftrigger18_reg_trigger21 <= main_basesoc_selftrigger18_reg_trigger20;
	main_basesoc_selftrigger18_reg_trigger22 <= main_basesoc_selftrigger18_reg_trigger21;
	main_basesoc_selftrigger18_reg_trigger23 <= main_basesoc_selftrigger18_reg_trigger22;
	main_basesoc_selftrigger18_reg_trigger24 <= main_basesoc_selftrigger18_reg_trigger23;
	main_basesoc_selftrigger18_reg_trigger25 <= main_basesoc_selftrigger18_reg_trigger24;
	main_basesoc_selftrigger18_reg_trigger26 <= main_basesoc_selftrigger18_reg_trigger25;
	main_basesoc_selftrigger18_reg_trigger27 <= main_basesoc_selftrigger18_reg_trigger26;
	main_basesoc_selftrigger18_reg_trigger28 <= main_basesoc_selftrigger18_reg_trigger27;
	main_basesoc_selftrigger18_reg_trigger29 <= main_basesoc_selftrigger18_reg_trigger28;
	main_basesoc_selftrigger18_reg_trigger30 <= main_basesoc_selftrigger18_reg_trigger29;
	main_basesoc_selftrigger18_reg_trigger31 <= main_basesoc_selftrigger18_reg_trigger30;
	main_basesoc_selftrigger18_reg_trigger32 <= main_basesoc_selftrigger18_reg_trigger31;
	main_basesoc_selftrigger18_reg_trigger33 <= main_basesoc_selftrigger18_reg_trigger32;
	main_basesoc_selftrigger18_reg_trigger34 <= main_basesoc_selftrigger18_reg_trigger33;
	main_basesoc_selftrigger18_reg_trigger35 <= main_basesoc_selftrigger18_reg_trigger34;
	main_basesoc_selftrigger18_reg_trigger36 <= main_basesoc_selftrigger18_reg_trigger35;
	main_basesoc_selftrigger18_reg_trigger37 <= main_basesoc_selftrigger18_reg_trigger36;
	main_basesoc_selftrigger18_reg_trigger38 <= main_basesoc_selftrigger18_reg_trigger37;
	main_basesoc_selftrigger18_reg_trigger39 <= main_basesoc_selftrigger18_reg_trigger38;
	main_basesoc_selftrigger18_reg_trigger40 <= main_basesoc_selftrigger18_reg_trigger39;
	main_basesoc_selftrigger18_reg_trigger41 <= main_basesoc_selftrigger18_reg_trigger40;
	main_basesoc_selftrigger18_reg_trigger42 <= main_basesoc_selftrigger18_reg_trigger41;
	main_basesoc_selftrigger18_reg_trigger43 <= main_basesoc_selftrigger18_reg_trigger42;
	main_basesoc_selftrigger18_reg_trigger44 <= main_basesoc_selftrigger18_reg_trigger43;
	main_basesoc_selftrigger18_reg_trigger45 <= main_basesoc_selftrigger18_reg_trigger44;
	main_basesoc_selftrigger18_reg_trigger46 <= main_basesoc_selftrigger18_reg_trigger45;
	main_basesoc_selftrigger18_reg_trigger47 <= main_basesoc_selftrigger18_reg_trigger46;
	main_basesoc_selftrigger18_reg_trigger48 <= main_basesoc_selftrigger18_reg_trigger47;
	main_basesoc_selftrigger18_reg_trigger49 <= main_basesoc_selftrigger18_reg_trigger48;
	main_basesoc_selftrigger18_reg_trigger0 <= main_basesoc_selftrigger18_data_in;
	main_basesoc_selftrigger18_data_out <= main_basesoc_selftrigger18_reg_trigger49;
	if (((main_basesoc_selftrigger18_reg_trigger0 - main_basesoc_selftrigger18_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger18_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger18_out <= 1'd0;
	end
	builder_clockdomainsrenamer24_state <= builder_clockdomainsrenamer24_next_state;
	if (main_basesoc_gearbox_14_3419_cnt_rst0_clockdomainsrenamer19_next_value_ce0) begin
		main_basesoc_gearbox_14_3419_cnt_rst0 <= main_basesoc_gearbox_14_3419_cnt_rst0_clockdomainsrenamer19_next_value0;
	end
	if (main_basesoc_gearbox_14_3419_rst_clockdomainsrenamer19_next_value_ce1) begin
		main_basesoc_gearbox_14_3419_rst <= main_basesoc_gearbox_14_3419_rst_clockdomainsrenamer19_next_value1;
	end
	if (main_basesoc_gearbox_14_3419_fifo_0_ready_clockdomainsrenamer19_next_value_ce2) begin
		main_basesoc_gearbox_14_3419_fifo_0_ready <= main_basesoc_gearbox_14_3419_fifo_0_ready_clockdomainsrenamer19_next_value2;
	end
	if (main_basesoc_gearbox_14_3419_contador_clockdomainsrenamer19_next_value_ce3) begin
		main_basesoc_gearbox_14_3419_contador <= main_basesoc_gearbox_14_3419_contador_clockdomainsrenamer19_next_value3;
	end
	if (main_basesoc_gearbox_14_3419_contador6_clockdomainsrenamer19_next_value_ce4) begin
		main_basesoc_gearbox_14_3419_contador6 <= main_basesoc_gearbox_14_3419_contador6_clockdomainsrenamer19_next_value4;
	end
	if (main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value_ce5) begin
		main_basesoc_gearbox_14_3419_buffer_valid <= main_basesoc_gearbox_14_3419_buffer_valid_clockdomainsrenamer19_next_value5;
	end
	if (main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value_ce6) begin
		main_basesoc_gearbox_14_3419_di <= main_basesoc_gearbox_14_3419_di_clockdomainsrenamer19_next_value6;
	end
	if (main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value_ce7) begin
		main_basesoc_gearbox_14_3419_word_counter <= main_basesoc_gearbox_14_3419_word_counter_clockdomainsrenamer19_next_value7;
	end
	main_basesoc_selftrigger19_reg_trigger1 <= main_basesoc_selftrigger19_reg_trigger0;
	main_basesoc_selftrigger19_reg_trigger2 <= main_basesoc_selftrigger19_reg_trigger1;
	main_basesoc_selftrigger19_reg_trigger3 <= main_basesoc_selftrigger19_reg_trigger2;
	main_basesoc_selftrigger19_reg_trigger4 <= main_basesoc_selftrigger19_reg_trigger3;
	main_basesoc_selftrigger19_reg_trigger5 <= main_basesoc_selftrigger19_reg_trigger4;
	main_basesoc_selftrigger19_reg_trigger6 <= main_basesoc_selftrigger19_reg_trigger5;
	main_basesoc_selftrigger19_reg_trigger7 <= main_basesoc_selftrigger19_reg_trigger6;
	main_basesoc_selftrigger19_reg_trigger8 <= main_basesoc_selftrigger19_reg_trigger7;
	main_basesoc_selftrigger19_reg_trigger9 <= main_basesoc_selftrigger19_reg_trigger8;
	main_basesoc_selftrigger19_reg_trigger10 <= main_basesoc_selftrigger19_reg_trigger9;
	main_basesoc_selftrigger19_reg_trigger11 <= main_basesoc_selftrigger19_reg_trigger10;
	main_basesoc_selftrigger19_reg_trigger12 <= main_basesoc_selftrigger19_reg_trigger11;
	main_basesoc_selftrigger19_reg_trigger13 <= main_basesoc_selftrigger19_reg_trigger12;
	main_basesoc_selftrigger19_reg_trigger14 <= main_basesoc_selftrigger19_reg_trigger13;
	main_basesoc_selftrigger19_reg_trigger15 <= main_basesoc_selftrigger19_reg_trigger14;
	main_basesoc_selftrigger19_reg_trigger16 <= main_basesoc_selftrigger19_reg_trigger15;
	main_basesoc_selftrigger19_reg_trigger17 <= main_basesoc_selftrigger19_reg_trigger16;
	main_basesoc_selftrigger19_reg_trigger18 <= main_basesoc_selftrigger19_reg_trigger17;
	main_basesoc_selftrigger19_reg_trigger19 <= main_basesoc_selftrigger19_reg_trigger18;
	main_basesoc_selftrigger19_reg_trigger20 <= main_basesoc_selftrigger19_reg_trigger19;
	main_basesoc_selftrigger19_reg_trigger21 <= main_basesoc_selftrigger19_reg_trigger20;
	main_basesoc_selftrigger19_reg_trigger22 <= main_basesoc_selftrigger19_reg_trigger21;
	main_basesoc_selftrigger19_reg_trigger23 <= main_basesoc_selftrigger19_reg_trigger22;
	main_basesoc_selftrigger19_reg_trigger24 <= main_basesoc_selftrigger19_reg_trigger23;
	main_basesoc_selftrigger19_reg_trigger25 <= main_basesoc_selftrigger19_reg_trigger24;
	main_basesoc_selftrigger19_reg_trigger26 <= main_basesoc_selftrigger19_reg_trigger25;
	main_basesoc_selftrigger19_reg_trigger27 <= main_basesoc_selftrigger19_reg_trigger26;
	main_basesoc_selftrigger19_reg_trigger28 <= main_basesoc_selftrigger19_reg_trigger27;
	main_basesoc_selftrigger19_reg_trigger29 <= main_basesoc_selftrigger19_reg_trigger28;
	main_basesoc_selftrigger19_reg_trigger30 <= main_basesoc_selftrigger19_reg_trigger29;
	main_basesoc_selftrigger19_reg_trigger31 <= main_basesoc_selftrigger19_reg_trigger30;
	main_basesoc_selftrigger19_reg_trigger32 <= main_basesoc_selftrigger19_reg_trigger31;
	main_basesoc_selftrigger19_reg_trigger33 <= main_basesoc_selftrigger19_reg_trigger32;
	main_basesoc_selftrigger19_reg_trigger34 <= main_basesoc_selftrigger19_reg_trigger33;
	main_basesoc_selftrigger19_reg_trigger35 <= main_basesoc_selftrigger19_reg_trigger34;
	main_basesoc_selftrigger19_reg_trigger36 <= main_basesoc_selftrigger19_reg_trigger35;
	main_basesoc_selftrigger19_reg_trigger37 <= main_basesoc_selftrigger19_reg_trigger36;
	main_basesoc_selftrigger19_reg_trigger38 <= main_basesoc_selftrigger19_reg_trigger37;
	main_basesoc_selftrigger19_reg_trigger39 <= main_basesoc_selftrigger19_reg_trigger38;
	main_basesoc_selftrigger19_reg_trigger40 <= main_basesoc_selftrigger19_reg_trigger39;
	main_basesoc_selftrigger19_reg_trigger41 <= main_basesoc_selftrigger19_reg_trigger40;
	main_basesoc_selftrigger19_reg_trigger42 <= main_basesoc_selftrigger19_reg_trigger41;
	main_basesoc_selftrigger19_reg_trigger43 <= main_basesoc_selftrigger19_reg_trigger42;
	main_basesoc_selftrigger19_reg_trigger44 <= main_basesoc_selftrigger19_reg_trigger43;
	main_basesoc_selftrigger19_reg_trigger45 <= main_basesoc_selftrigger19_reg_trigger44;
	main_basesoc_selftrigger19_reg_trigger46 <= main_basesoc_selftrigger19_reg_trigger45;
	main_basesoc_selftrigger19_reg_trigger47 <= main_basesoc_selftrigger19_reg_trigger46;
	main_basesoc_selftrigger19_reg_trigger48 <= main_basesoc_selftrigger19_reg_trigger47;
	main_basesoc_selftrigger19_reg_trigger49 <= main_basesoc_selftrigger19_reg_trigger48;
	main_basesoc_selftrigger19_reg_trigger0 <= main_basesoc_selftrigger19_data_in;
	main_basesoc_selftrigger19_data_out <= main_basesoc_selftrigger19_reg_trigger49;
	if (((main_basesoc_selftrigger19_reg_trigger0 - main_basesoc_selftrigger19_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger19_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger19_out <= 1'd0;
	end
	builder_clockdomainsrenamer25_state <= builder_clockdomainsrenamer25_next_state;
	if (main_basesoc_gearbox_14_3420_cnt_rst0_clockdomainsrenamer20_next_value_ce0) begin
		main_basesoc_gearbox_14_3420_cnt_rst0 <= main_basesoc_gearbox_14_3420_cnt_rst0_clockdomainsrenamer20_next_value0;
	end
	if (main_basesoc_gearbox_14_3420_rst_clockdomainsrenamer20_next_value_ce1) begin
		main_basesoc_gearbox_14_3420_rst <= main_basesoc_gearbox_14_3420_rst_clockdomainsrenamer20_next_value1;
	end
	if (main_basesoc_gearbox_14_3420_fifo_0_ready_clockdomainsrenamer20_next_value_ce2) begin
		main_basesoc_gearbox_14_3420_fifo_0_ready <= main_basesoc_gearbox_14_3420_fifo_0_ready_clockdomainsrenamer20_next_value2;
	end
	if (main_basesoc_gearbox_14_3420_contador_clockdomainsrenamer20_next_value_ce3) begin
		main_basesoc_gearbox_14_3420_contador <= main_basesoc_gearbox_14_3420_contador_clockdomainsrenamer20_next_value3;
	end
	if (main_basesoc_gearbox_14_3420_contador6_clockdomainsrenamer20_next_value_ce4) begin
		main_basesoc_gearbox_14_3420_contador6 <= main_basesoc_gearbox_14_3420_contador6_clockdomainsrenamer20_next_value4;
	end
	if (main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value_ce5) begin
		main_basesoc_gearbox_14_3420_buffer_valid <= main_basesoc_gearbox_14_3420_buffer_valid_clockdomainsrenamer20_next_value5;
	end
	if (main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value_ce6) begin
		main_basesoc_gearbox_14_3420_di <= main_basesoc_gearbox_14_3420_di_clockdomainsrenamer20_next_value6;
	end
	if (main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value_ce7) begin
		main_basesoc_gearbox_14_3420_word_counter <= main_basesoc_gearbox_14_3420_word_counter_clockdomainsrenamer20_next_value7;
	end
	main_basesoc_selftrigger20_reg_trigger1 <= main_basesoc_selftrigger20_reg_trigger0;
	main_basesoc_selftrigger20_reg_trigger2 <= main_basesoc_selftrigger20_reg_trigger1;
	main_basesoc_selftrigger20_reg_trigger3 <= main_basesoc_selftrigger20_reg_trigger2;
	main_basesoc_selftrigger20_reg_trigger4 <= main_basesoc_selftrigger20_reg_trigger3;
	main_basesoc_selftrigger20_reg_trigger5 <= main_basesoc_selftrigger20_reg_trigger4;
	main_basesoc_selftrigger20_reg_trigger6 <= main_basesoc_selftrigger20_reg_trigger5;
	main_basesoc_selftrigger20_reg_trigger7 <= main_basesoc_selftrigger20_reg_trigger6;
	main_basesoc_selftrigger20_reg_trigger8 <= main_basesoc_selftrigger20_reg_trigger7;
	main_basesoc_selftrigger20_reg_trigger9 <= main_basesoc_selftrigger20_reg_trigger8;
	main_basesoc_selftrigger20_reg_trigger10 <= main_basesoc_selftrigger20_reg_trigger9;
	main_basesoc_selftrigger20_reg_trigger11 <= main_basesoc_selftrigger20_reg_trigger10;
	main_basesoc_selftrigger20_reg_trigger12 <= main_basesoc_selftrigger20_reg_trigger11;
	main_basesoc_selftrigger20_reg_trigger13 <= main_basesoc_selftrigger20_reg_trigger12;
	main_basesoc_selftrigger20_reg_trigger14 <= main_basesoc_selftrigger20_reg_trigger13;
	main_basesoc_selftrigger20_reg_trigger15 <= main_basesoc_selftrigger20_reg_trigger14;
	main_basesoc_selftrigger20_reg_trigger16 <= main_basesoc_selftrigger20_reg_trigger15;
	main_basesoc_selftrigger20_reg_trigger17 <= main_basesoc_selftrigger20_reg_trigger16;
	main_basesoc_selftrigger20_reg_trigger18 <= main_basesoc_selftrigger20_reg_trigger17;
	main_basesoc_selftrigger20_reg_trigger19 <= main_basesoc_selftrigger20_reg_trigger18;
	main_basesoc_selftrigger20_reg_trigger20 <= main_basesoc_selftrigger20_reg_trigger19;
	main_basesoc_selftrigger20_reg_trigger21 <= main_basesoc_selftrigger20_reg_trigger20;
	main_basesoc_selftrigger20_reg_trigger22 <= main_basesoc_selftrigger20_reg_trigger21;
	main_basesoc_selftrigger20_reg_trigger23 <= main_basesoc_selftrigger20_reg_trigger22;
	main_basesoc_selftrigger20_reg_trigger24 <= main_basesoc_selftrigger20_reg_trigger23;
	main_basesoc_selftrigger20_reg_trigger25 <= main_basesoc_selftrigger20_reg_trigger24;
	main_basesoc_selftrigger20_reg_trigger26 <= main_basesoc_selftrigger20_reg_trigger25;
	main_basesoc_selftrigger20_reg_trigger27 <= main_basesoc_selftrigger20_reg_trigger26;
	main_basesoc_selftrigger20_reg_trigger28 <= main_basesoc_selftrigger20_reg_trigger27;
	main_basesoc_selftrigger20_reg_trigger29 <= main_basesoc_selftrigger20_reg_trigger28;
	main_basesoc_selftrigger20_reg_trigger30 <= main_basesoc_selftrigger20_reg_trigger29;
	main_basesoc_selftrigger20_reg_trigger31 <= main_basesoc_selftrigger20_reg_trigger30;
	main_basesoc_selftrigger20_reg_trigger32 <= main_basesoc_selftrigger20_reg_trigger31;
	main_basesoc_selftrigger20_reg_trigger33 <= main_basesoc_selftrigger20_reg_trigger32;
	main_basesoc_selftrigger20_reg_trigger34 <= main_basesoc_selftrigger20_reg_trigger33;
	main_basesoc_selftrigger20_reg_trigger35 <= main_basesoc_selftrigger20_reg_trigger34;
	main_basesoc_selftrigger20_reg_trigger36 <= main_basesoc_selftrigger20_reg_trigger35;
	main_basesoc_selftrigger20_reg_trigger37 <= main_basesoc_selftrigger20_reg_trigger36;
	main_basesoc_selftrigger20_reg_trigger38 <= main_basesoc_selftrigger20_reg_trigger37;
	main_basesoc_selftrigger20_reg_trigger39 <= main_basesoc_selftrigger20_reg_trigger38;
	main_basesoc_selftrigger20_reg_trigger40 <= main_basesoc_selftrigger20_reg_trigger39;
	main_basesoc_selftrigger20_reg_trigger41 <= main_basesoc_selftrigger20_reg_trigger40;
	main_basesoc_selftrigger20_reg_trigger42 <= main_basesoc_selftrigger20_reg_trigger41;
	main_basesoc_selftrigger20_reg_trigger43 <= main_basesoc_selftrigger20_reg_trigger42;
	main_basesoc_selftrigger20_reg_trigger44 <= main_basesoc_selftrigger20_reg_trigger43;
	main_basesoc_selftrigger20_reg_trigger45 <= main_basesoc_selftrigger20_reg_trigger44;
	main_basesoc_selftrigger20_reg_trigger46 <= main_basesoc_selftrigger20_reg_trigger45;
	main_basesoc_selftrigger20_reg_trigger47 <= main_basesoc_selftrigger20_reg_trigger46;
	main_basesoc_selftrigger20_reg_trigger48 <= main_basesoc_selftrigger20_reg_trigger47;
	main_basesoc_selftrigger20_reg_trigger49 <= main_basesoc_selftrigger20_reg_trigger48;
	main_basesoc_selftrigger20_reg_trigger0 <= main_basesoc_selftrigger20_data_in;
	main_basesoc_selftrigger20_data_out <= main_basesoc_selftrigger20_reg_trigger49;
	if (((main_basesoc_selftrigger20_reg_trigger0 - main_basesoc_selftrigger20_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger20_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger20_out <= 1'd0;
	end
	builder_clockdomainsrenamer26_state <= builder_clockdomainsrenamer26_next_state;
	if (main_basesoc_gearbox_14_3421_cnt_rst0_clockdomainsrenamer21_next_value_ce0) begin
		main_basesoc_gearbox_14_3421_cnt_rst0 <= main_basesoc_gearbox_14_3421_cnt_rst0_clockdomainsrenamer21_next_value0;
	end
	if (main_basesoc_gearbox_14_3421_rst_clockdomainsrenamer21_next_value_ce1) begin
		main_basesoc_gearbox_14_3421_rst <= main_basesoc_gearbox_14_3421_rst_clockdomainsrenamer21_next_value1;
	end
	if (main_basesoc_gearbox_14_3421_fifo_0_ready_clockdomainsrenamer21_next_value_ce2) begin
		main_basesoc_gearbox_14_3421_fifo_0_ready <= main_basesoc_gearbox_14_3421_fifo_0_ready_clockdomainsrenamer21_next_value2;
	end
	if (main_basesoc_gearbox_14_3421_contador_clockdomainsrenamer21_next_value_ce3) begin
		main_basesoc_gearbox_14_3421_contador <= main_basesoc_gearbox_14_3421_contador_clockdomainsrenamer21_next_value3;
	end
	if (main_basesoc_gearbox_14_3421_contador6_clockdomainsrenamer21_next_value_ce4) begin
		main_basesoc_gearbox_14_3421_contador6 <= main_basesoc_gearbox_14_3421_contador6_clockdomainsrenamer21_next_value4;
	end
	if (main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value_ce5) begin
		main_basesoc_gearbox_14_3421_buffer_valid <= main_basesoc_gearbox_14_3421_buffer_valid_clockdomainsrenamer21_next_value5;
	end
	if (main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value_ce6) begin
		main_basesoc_gearbox_14_3421_di <= main_basesoc_gearbox_14_3421_di_clockdomainsrenamer21_next_value6;
	end
	if (main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value_ce7) begin
		main_basesoc_gearbox_14_3421_word_counter <= main_basesoc_gearbox_14_3421_word_counter_clockdomainsrenamer21_next_value7;
	end
	main_basesoc_selftrigger21_reg_trigger1 <= main_basesoc_selftrigger21_reg_trigger0;
	main_basesoc_selftrigger21_reg_trigger2 <= main_basesoc_selftrigger21_reg_trigger1;
	main_basesoc_selftrigger21_reg_trigger3 <= main_basesoc_selftrigger21_reg_trigger2;
	main_basesoc_selftrigger21_reg_trigger4 <= main_basesoc_selftrigger21_reg_trigger3;
	main_basesoc_selftrigger21_reg_trigger5 <= main_basesoc_selftrigger21_reg_trigger4;
	main_basesoc_selftrigger21_reg_trigger6 <= main_basesoc_selftrigger21_reg_trigger5;
	main_basesoc_selftrigger21_reg_trigger7 <= main_basesoc_selftrigger21_reg_trigger6;
	main_basesoc_selftrigger21_reg_trigger8 <= main_basesoc_selftrigger21_reg_trigger7;
	main_basesoc_selftrigger21_reg_trigger9 <= main_basesoc_selftrigger21_reg_trigger8;
	main_basesoc_selftrigger21_reg_trigger10 <= main_basesoc_selftrigger21_reg_trigger9;
	main_basesoc_selftrigger21_reg_trigger11 <= main_basesoc_selftrigger21_reg_trigger10;
	main_basesoc_selftrigger21_reg_trigger12 <= main_basesoc_selftrigger21_reg_trigger11;
	main_basesoc_selftrigger21_reg_trigger13 <= main_basesoc_selftrigger21_reg_trigger12;
	main_basesoc_selftrigger21_reg_trigger14 <= main_basesoc_selftrigger21_reg_trigger13;
	main_basesoc_selftrigger21_reg_trigger15 <= main_basesoc_selftrigger21_reg_trigger14;
	main_basesoc_selftrigger21_reg_trigger16 <= main_basesoc_selftrigger21_reg_trigger15;
	main_basesoc_selftrigger21_reg_trigger17 <= main_basesoc_selftrigger21_reg_trigger16;
	main_basesoc_selftrigger21_reg_trigger18 <= main_basesoc_selftrigger21_reg_trigger17;
	main_basesoc_selftrigger21_reg_trigger19 <= main_basesoc_selftrigger21_reg_trigger18;
	main_basesoc_selftrigger21_reg_trigger20 <= main_basesoc_selftrigger21_reg_trigger19;
	main_basesoc_selftrigger21_reg_trigger21 <= main_basesoc_selftrigger21_reg_trigger20;
	main_basesoc_selftrigger21_reg_trigger22 <= main_basesoc_selftrigger21_reg_trigger21;
	main_basesoc_selftrigger21_reg_trigger23 <= main_basesoc_selftrigger21_reg_trigger22;
	main_basesoc_selftrigger21_reg_trigger24 <= main_basesoc_selftrigger21_reg_trigger23;
	main_basesoc_selftrigger21_reg_trigger25 <= main_basesoc_selftrigger21_reg_trigger24;
	main_basesoc_selftrigger21_reg_trigger26 <= main_basesoc_selftrigger21_reg_trigger25;
	main_basesoc_selftrigger21_reg_trigger27 <= main_basesoc_selftrigger21_reg_trigger26;
	main_basesoc_selftrigger21_reg_trigger28 <= main_basesoc_selftrigger21_reg_trigger27;
	main_basesoc_selftrigger21_reg_trigger29 <= main_basesoc_selftrigger21_reg_trigger28;
	main_basesoc_selftrigger21_reg_trigger30 <= main_basesoc_selftrigger21_reg_trigger29;
	main_basesoc_selftrigger21_reg_trigger31 <= main_basesoc_selftrigger21_reg_trigger30;
	main_basesoc_selftrigger21_reg_trigger32 <= main_basesoc_selftrigger21_reg_trigger31;
	main_basesoc_selftrigger21_reg_trigger33 <= main_basesoc_selftrigger21_reg_trigger32;
	main_basesoc_selftrigger21_reg_trigger34 <= main_basesoc_selftrigger21_reg_trigger33;
	main_basesoc_selftrigger21_reg_trigger35 <= main_basesoc_selftrigger21_reg_trigger34;
	main_basesoc_selftrigger21_reg_trigger36 <= main_basesoc_selftrigger21_reg_trigger35;
	main_basesoc_selftrigger21_reg_trigger37 <= main_basesoc_selftrigger21_reg_trigger36;
	main_basesoc_selftrigger21_reg_trigger38 <= main_basesoc_selftrigger21_reg_trigger37;
	main_basesoc_selftrigger21_reg_trigger39 <= main_basesoc_selftrigger21_reg_trigger38;
	main_basesoc_selftrigger21_reg_trigger40 <= main_basesoc_selftrigger21_reg_trigger39;
	main_basesoc_selftrigger21_reg_trigger41 <= main_basesoc_selftrigger21_reg_trigger40;
	main_basesoc_selftrigger21_reg_trigger42 <= main_basesoc_selftrigger21_reg_trigger41;
	main_basesoc_selftrigger21_reg_trigger43 <= main_basesoc_selftrigger21_reg_trigger42;
	main_basesoc_selftrigger21_reg_trigger44 <= main_basesoc_selftrigger21_reg_trigger43;
	main_basesoc_selftrigger21_reg_trigger45 <= main_basesoc_selftrigger21_reg_trigger44;
	main_basesoc_selftrigger21_reg_trigger46 <= main_basesoc_selftrigger21_reg_trigger45;
	main_basesoc_selftrigger21_reg_trigger47 <= main_basesoc_selftrigger21_reg_trigger46;
	main_basesoc_selftrigger21_reg_trigger48 <= main_basesoc_selftrigger21_reg_trigger47;
	main_basesoc_selftrigger21_reg_trigger49 <= main_basesoc_selftrigger21_reg_trigger48;
	main_basesoc_selftrigger21_reg_trigger0 <= main_basesoc_selftrigger21_data_in;
	main_basesoc_selftrigger21_data_out <= main_basesoc_selftrigger21_reg_trigger49;
	if (((main_basesoc_selftrigger21_reg_trigger0 - main_basesoc_selftrigger21_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger21_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger21_out <= 1'd0;
	end
	builder_clockdomainsrenamer27_state <= builder_clockdomainsrenamer27_next_state;
	if (main_basesoc_gearbox_14_3422_cnt_rst0_clockdomainsrenamer22_next_value_ce0) begin
		main_basesoc_gearbox_14_3422_cnt_rst0 <= main_basesoc_gearbox_14_3422_cnt_rst0_clockdomainsrenamer22_next_value0;
	end
	if (main_basesoc_gearbox_14_3422_rst_clockdomainsrenamer22_next_value_ce1) begin
		main_basesoc_gearbox_14_3422_rst <= main_basesoc_gearbox_14_3422_rst_clockdomainsrenamer22_next_value1;
	end
	if (main_basesoc_gearbox_14_3422_fifo_0_ready_clockdomainsrenamer22_next_value_ce2) begin
		main_basesoc_gearbox_14_3422_fifo_0_ready <= main_basesoc_gearbox_14_3422_fifo_0_ready_clockdomainsrenamer22_next_value2;
	end
	if (main_basesoc_gearbox_14_3422_contador_clockdomainsrenamer22_next_value_ce3) begin
		main_basesoc_gearbox_14_3422_contador <= main_basesoc_gearbox_14_3422_contador_clockdomainsrenamer22_next_value3;
	end
	if (main_basesoc_gearbox_14_3422_contador6_clockdomainsrenamer22_next_value_ce4) begin
		main_basesoc_gearbox_14_3422_contador6 <= main_basesoc_gearbox_14_3422_contador6_clockdomainsrenamer22_next_value4;
	end
	if (main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value_ce5) begin
		main_basesoc_gearbox_14_3422_buffer_valid <= main_basesoc_gearbox_14_3422_buffer_valid_clockdomainsrenamer22_next_value5;
	end
	if (main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value_ce6) begin
		main_basesoc_gearbox_14_3422_di <= main_basesoc_gearbox_14_3422_di_clockdomainsrenamer22_next_value6;
	end
	if (main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value_ce7) begin
		main_basesoc_gearbox_14_3422_word_counter <= main_basesoc_gearbox_14_3422_word_counter_clockdomainsrenamer22_next_value7;
	end
	main_basesoc_selftrigger22_reg_trigger1 <= main_basesoc_selftrigger22_reg_trigger0;
	main_basesoc_selftrigger22_reg_trigger2 <= main_basesoc_selftrigger22_reg_trigger1;
	main_basesoc_selftrigger22_reg_trigger3 <= main_basesoc_selftrigger22_reg_trigger2;
	main_basesoc_selftrigger22_reg_trigger4 <= main_basesoc_selftrigger22_reg_trigger3;
	main_basesoc_selftrigger22_reg_trigger5 <= main_basesoc_selftrigger22_reg_trigger4;
	main_basesoc_selftrigger22_reg_trigger6 <= main_basesoc_selftrigger22_reg_trigger5;
	main_basesoc_selftrigger22_reg_trigger7 <= main_basesoc_selftrigger22_reg_trigger6;
	main_basesoc_selftrigger22_reg_trigger8 <= main_basesoc_selftrigger22_reg_trigger7;
	main_basesoc_selftrigger22_reg_trigger9 <= main_basesoc_selftrigger22_reg_trigger8;
	main_basesoc_selftrigger22_reg_trigger10 <= main_basesoc_selftrigger22_reg_trigger9;
	main_basesoc_selftrigger22_reg_trigger11 <= main_basesoc_selftrigger22_reg_trigger10;
	main_basesoc_selftrigger22_reg_trigger12 <= main_basesoc_selftrigger22_reg_trigger11;
	main_basesoc_selftrigger22_reg_trigger13 <= main_basesoc_selftrigger22_reg_trigger12;
	main_basesoc_selftrigger22_reg_trigger14 <= main_basesoc_selftrigger22_reg_trigger13;
	main_basesoc_selftrigger22_reg_trigger15 <= main_basesoc_selftrigger22_reg_trigger14;
	main_basesoc_selftrigger22_reg_trigger16 <= main_basesoc_selftrigger22_reg_trigger15;
	main_basesoc_selftrigger22_reg_trigger17 <= main_basesoc_selftrigger22_reg_trigger16;
	main_basesoc_selftrigger22_reg_trigger18 <= main_basesoc_selftrigger22_reg_trigger17;
	main_basesoc_selftrigger22_reg_trigger19 <= main_basesoc_selftrigger22_reg_trigger18;
	main_basesoc_selftrigger22_reg_trigger20 <= main_basesoc_selftrigger22_reg_trigger19;
	main_basesoc_selftrigger22_reg_trigger21 <= main_basesoc_selftrigger22_reg_trigger20;
	main_basesoc_selftrigger22_reg_trigger22 <= main_basesoc_selftrigger22_reg_trigger21;
	main_basesoc_selftrigger22_reg_trigger23 <= main_basesoc_selftrigger22_reg_trigger22;
	main_basesoc_selftrigger22_reg_trigger24 <= main_basesoc_selftrigger22_reg_trigger23;
	main_basesoc_selftrigger22_reg_trigger25 <= main_basesoc_selftrigger22_reg_trigger24;
	main_basesoc_selftrigger22_reg_trigger26 <= main_basesoc_selftrigger22_reg_trigger25;
	main_basesoc_selftrigger22_reg_trigger27 <= main_basesoc_selftrigger22_reg_trigger26;
	main_basesoc_selftrigger22_reg_trigger28 <= main_basesoc_selftrigger22_reg_trigger27;
	main_basesoc_selftrigger22_reg_trigger29 <= main_basesoc_selftrigger22_reg_trigger28;
	main_basesoc_selftrigger22_reg_trigger30 <= main_basesoc_selftrigger22_reg_trigger29;
	main_basesoc_selftrigger22_reg_trigger31 <= main_basesoc_selftrigger22_reg_trigger30;
	main_basesoc_selftrigger22_reg_trigger32 <= main_basesoc_selftrigger22_reg_trigger31;
	main_basesoc_selftrigger22_reg_trigger33 <= main_basesoc_selftrigger22_reg_trigger32;
	main_basesoc_selftrigger22_reg_trigger34 <= main_basesoc_selftrigger22_reg_trigger33;
	main_basesoc_selftrigger22_reg_trigger35 <= main_basesoc_selftrigger22_reg_trigger34;
	main_basesoc_selftrigger22_reg_trigger36 <= main_basesoc_selftrigger22_reg_trigger35;
	main_basesoc_selftrigger22_reg_trigger37 <= main_basesoc_selftrigger22_reg_trigger36;
	main_basesoc_selftrigger22_reg_trigger38 <= main_basesoc_selftrigger22_reg_trigger37;
	main_basesoc_selftrigger22_reg_trigger39 <= main_basesoc_selftrigger22_reg_trigger38;
	main_basesoc_selftrigger22_reg_trigger40 <= main_basesoc_selftrigger22_reg_trigger39;
	main_basesoc_selftrigger22_reg_trigger41 <= main_basesoc_selftrigger22_reg_trigger40;
	main_basesoc_selftrigger22_reg_trigger42 <= main_basesoc_selftrigger22_reg_trigger41;
	main_basesoc_selftrigger22_reg_trigger43 <= main_basesoc_selftrigger22_reg_trigger42;
	main_basesoc_selftrigger22_reg_trigger44 <= main_basesoc_selftrigger22_reg_trigger43;
	main_basesoc_selftrigger22_reg_trigger45 <= main_basesoc_selftrigger22_reg_trigger44;
	main_basesoc_selftrigger22_reg_trigger46 <= main_basesoc_selftrigger22_reg_trigger45;
	main_basesoc_selftrigger22_reg_trigger47 <= main_basesoc_selftrigger22_reg_trigger46;
	main_basesoc_selftrigger22_reg_trigger48 <= main_basesoc_selftrigger22_reg_trigger47;
	main_basesoc_selftrigger22_reg_trigger49 <= main_basesoc_selftrigger22_reg_trigger48;
	main_basesoc_selftrigger22_reg_trigger0 <= main_basesoc_selftrigger22_data_in;
	main_basesoc_selftrigger22_data_out <= main_basesoc_selftrigger22_reg_trigger49;
	if (((main_basesoc_selftrigger22_reg_trigger0 - main_basesoc_selftrigger22_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger22_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger22_out <= 1'd0;
	end
	builder_clockdomainsrenamer28_state <= builder_clockdomainsrenamer28_next_state;
	if (main_basesoc_gearbox_14_3423_cnt_rst0_clockdomainsrenamer23_next_value_ce0) begin
		main_basesoc_gearbox_14_3423_cnt_rst0 <= main_basesoc_gearbox_14_3423_cnt_rst0_clockdomainsrenamer23_next_value0;
	end
	if (main_basesoc_gearbox_14_3423_rst_clockdomainsrenamer23_next_value_ce1) begin
		main_basesoc_gearbox_14_3423_rst <= main_basesoc_gearbox_14_3423_rst_clockdomainsrenamer23_next_value1;
	end
	if (main_basesoc_gearbox_14_3423_fifo_0_ready_clockdomainsrenamer23_next_value_ce2) begin
		main_basesoc_gearbox_14_3423_fifo_0_ready <= main_basesoc_gearbox_14_3423_fifo_0_ready_clockdomainsrenamer23_next_value2;
	end
	if (main_basesoc_gearbox_14_3423_contador_clockdomainsrenamer23_next_value_ce3) begin
		main_basesoc_gearbox_14_3423_contador <= main_basesoc_gearbox_14_3423_contador_clockdomainsrenamer23_next_value3;
	end
	if (main_basesoc_gearbox_14_3423_contador6_clockdomainsrenamer23_next_value_ce4) begin
		main_basesoc_gearbox_14_3423_contador6 <= main_basesoc_gearbox_14_3423_contador6_clockdomainsrenamer23_next_value4;
	end
	if (main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value_ce5) begin
		main_basesoc_gearbox_14_3423_buffer_valid <= main_basesoc_gearbox_14_3423_buffer_valid_clockdomainsrenamer23_next_value5;
	end
	if (main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value_ce6) begin
		main_basesoc_gearbox_14_3423_di <= main_basesoc_gearbox_14_3423_di_clockdomainsrenamer23_next_value6;
	end
	if (main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value_ce7) begin
		main_basesoc_gearbox_14_3423_word_counter <= main_basesoc_gearbox_14_3423_word_counter_clockdomainsrenamer23_next_value7;
	end
	main_basesoc_selftrigger23_reg_trigger1 <= main_basesoc_selftrigger23_reg_trigger0;
	main_basesoc_selftrigger23_reg_trigger2 <= main_basesoc_selftrigger23_reg_trigger1;
	main_basesoc_selftrigger23_reg_trigger3 <= main_basesoc_selftrigger23_reg_trigger2;
	main_basesoc_selftrigger23_reg_trigger4 <= main_basesoc_selftrigger23_reg_trigger3;
	main_basesoc_selftrigger23_reg_trigger5 <= main_basesoc_selftrigger23_reg_trigger4;
	main_basesoc_selftrigger23_reg_trigger6 <= main_basesoc_selftrigger23_reg_trigger5;
	main_basesoc_selftrigger23_reg_trigger7 <= main_basesoc_selftrigger23_reg_trigger6;
	main_basesoc_selftrigger23_reg_trigger8 <= main_basesoc_selftrigger23_reg_trigger7;
	main_basesoc_selftrigger23_reg_trigger9 <= main_basesoc_selftrigger23_reg_trigger8;
	main_basesoc_selftrigger23_reg_trigger10 <= main_basesoc_selftrigger23_reg_trigger9;
	main_basesoc_selftrigger23_reg_trigger11 <= main_basesoc_selftrigger23_reg_trigger10;
	main_basesoc_selftrigger23_reg_trigger12 <= main_basesoc_selftrigger23_reg_trigger11;
	main_basesoc_selftrigger23_reg_trigger13 <= main_basesoc_selftrigger23_reg_trigger12;
	main_basesoc_selftrigger23_reg_trigger14 <= main_basesoc_selftrigger23_reg_trigger13;
	main_basesoc_selftrigger23_reg_trigger15 <= main_basesoc_selftrigger23_reg_trigger14;
	main_basesoc_selftrigger23_reg_trigger16 <= main_basesoc_selftrigger23_reg_trigger15;
	main_basesoc_selftrigger23_reg_trigger17 <= main_basesoc_selftrigger23_reg_trigger16;
	main_basesoc_selftrigger23_reg_trigger18 <= main_basesoc_selftrigger23_reg_trigger17;
	main_basesoc_selftrigger23_reg_trigger19 <= main_basesoc_selftrigger23_reg_trigger18;
	main_basesoc_selftrigger23_reg_trigger20 <= main_basesoc_selftrigger23_reg_trigger19;
	main_basesoc_selftrigger23_reg_trigger21 <= main_basesoc_selftrigger23_reg_trigger20;
	main_basesoc_selftrigger23_reg_trigger22 <= main_basesoc_selftrigger23_reg_trigger21;
	main_basesoc_selftrigger23_reg_trigger23 <= main_basesoc_selftrigger23_reg_trigger22;
	main_basesoc_selftrigger23_reg_trigger24 <= main_basesoc_selftrigger23_reg_trigger23;
	main_basesoc_selftrigger23_reg_trigger25 <= main_basesoc_selftrigger23_reg_trigger24;
	main_basesoc_selftrigger23_reg_trigger26 <= main_basesoc_selftrigger23_reg_trigger25;
	main_basesoc_selftrigger23_reg_trigger27 <= main_basesoc_selftrigger23_reg_trigger26;
	main_basesoc_selftrigger23_reg_trigger28 <= main_basesoc_selftrigger23_reg_trigger27;
	main_basesoc_selftrigger23_reg_trigger29 <= main_basesoc_selftrigger23_reg_trigger28;
	main_basesoc_selftrigger23_reg_trigger30 <= main_basesoc_selftrigger23_reg_trigger29;
	main_basesoc_selftrigger23_reg_trigger31 <= main_basesoc_selftrigger23_reg_trigger30;
	main_basesoc_selftrigger23_reg_trigger32 <= main_basesoc_selftrigger23_reg_trigger31;
	main_basesoc_selftrigger23_reg_trigger33 <= main_basesoc_selftrigger23_reg_trigger32;
	main_basesoc_selftrigger23_reg_trigger34 <= main_basesoc_selftrigger23_reg_trigger33;
	main_basesoc_selftrigger23_reg_trigger35 <= main_basesoc_selftrigger23_reg_trigger34;
	main_basesoc_selftrigger23_reg_trigger36 <= main_basesoc_selftrigger23_reg_trigger35;
	main_basesoc_selftrigger23_reg_trigger37 <= main_basesoc_selftrigger23_reg_trigger36;
	main_basesoc_selftrigger23_reg_trigger38 <= main_basesoc_selftrigger23_reg_trigger37;
	main_basesoc_selftrigger23_reg_trigger39 <= main_basesoc_selftrigger23_reg_trigger38;
	main_basesoc_selftrigger23_reg_trigger40 <= main_basesoc_selftrigger23_reg_trigger39;
	main_basesoc_selftrigger23_reg_trigger41 <= main_basesoc_selftrigger23_reg_trigger40;
	main_basesoc_selftrigger23_reg_trigger42 <= main_basesoc_selftrigger23_reg_trigger41;
	main_basesoc_selftrigger23_reg_trigger43 <= main_basesoc_selftrigger23_reg_trigger42;
	main_basesoc_selftrigger23_reg_trigger44 <= main_basesoc_selftrigger23_reg_trigger43;
	main_basesoc_selftrigger23_reg_trigger45 <= main_basesoc_selftrigger23_reg_trigger44;
	main_basesoc_selftrigger23_reg_trigger46 <= main_basesoc_selftrigger23_reg_trigger45;
	main_basesoc_selftrigger23_reg_trigger47 <= main_basesoc_selftrigger23_reg_trigger46;
	main_basesoc_selftrigger23_reg_trigger48 <= main_basesoc_selftrigger23_reg_trigger47;
	main_basesoc_selftrigger23_reg_trigger49 <= main_basesoc_selftrigger23_reg_trigger48;
	main_basesoc_selftrigger23_reg_trigger0 <= main_basesoc_selftrigger23_data_in;
	main_basesoc_selftrigger23_data_out <= main_basesoc_selftrigger23_reg_trigger49;
	if (((main_basesoc_selftrigger23_reg_trigger0 - main_basesoc_selftrigger23_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger23_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger23_out <= 1'd0;
	end
	if (adc2_adc_frame_rst) begin
		main_basesoc_afe5808a2_bitslip <= 1'd0;
		main_basesoc_afe5808a2_bitslip_lat <= 4'd0;
		main_basesoc_gearbox_14_3416_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3416_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3416_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3416_contador <= 4'd0;
		main_basesoc_gearbox_14_3416_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3416_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3416_di <= 34'd0;
		main_basesoc_gearbox_14_3416_rst <= 1'd0;
		main_basesoc_selftrigger16_out <= 1'd0;
		main_basesoc_selftrigger16_data_out <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger16_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3417_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3417_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3417_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3417_contador <= 4'd0;
		main_basesoc_gearbox_14_3417_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3417_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3417_di <= 34'd0;
		main_basesoc_gearbox_14_3417_rst <= 1'd0;
		main_basesoc_selftrigger17_out <= 1'd0;
		main_basesoc_selftrigger17_data_out <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger17_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3418_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3418_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3418_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3418_contador <= 4'd0;
		main_basesoc_gearbox_14_3418_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3418_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3418_di <= 34'd0;
		main_basesoc_gearbox_14_3418_rst <= 1'd0;
		main_basesoc_selftrigger18_out <= 1'd0;
		main_basesoc_selftrigger18_data_out <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger18_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3419_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3419_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3419_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3419_contador <= 4'd0;
		main_basesoc_gearbox_14_3419_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3419_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3419_di <= 34'd0;
		main_basesoc_gearbox_14_3419_rst <= 1'd0;
		main_basesoc_selftrigger19_out <= 1'd0;
		main_basesoc_selftrigger19_data_out <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger19_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3420_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3420_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3420_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3420_contador <= 4'd0;
		main_basesoc_gearbox_14_3420_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3420_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3420_di <= 34'd0;
		main_basesoc_gearbox_14_3420_rst <= 1'd0;
		main_basesoc_selftrigger20_out <= 1'd0;
		main_basesoc_selftrigger20_data_out <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger20_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3421_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3421_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3421_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3421_contador <= 4'd0;
		main_basesoc_gearbox_14_3421_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3421_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3421_di <= 34'd0;
		main_basesoc_gearbox_14_3421_rst <= 1'd0;
		main_basesoc_selftrigger21_out <= 1'd0;
		main_basesoc_selftrigger21_data_out <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger21_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3422_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3422_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3422_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3422_contador <= 4'd0;
		main_basesoc_gearbox_14_3422_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3422_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3422_di <= 34'd0;
		main_basesoc_gearbox_14_3422_rst <= 1'd0;
		main_basesoc_selftrigger22_out <= 1'd0;
		main_basesoc_selftrigger22_data_out <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger22_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3423_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3423_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3423_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3423_contador <= 4'd0;
		main_basesoc_gearbox_14_3423_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3423_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3423_di <= 34'd0;
		main_basesoc_gearbox_14_3423_rst <= 1'd0;
		main_basesoc_selftrigger23_out <= 1'd0;
		main_basesoc_selftrigger23_data_out <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger23_reg_trigger49 <= 14'd0;
		builder_clockdomainsrenamer21_state <= 3'd0;
		builder_clockdomainsrenamer22_state <= 3'd0;
		builder_clockdomainsrenamer23_state <= 3'd0;
		builder_clockdomainsrenamer24_state <= 3'd0;
		builder_clockdomainsrenamer25_state <= 3'd0;
		builder_clockdomainsrenamer26_state <= 3'd0;
		builder_clockdomainsrenamer27_state <= 3'd0;
		builder_clockdomainsrenamer28_state <= 3'd0;
	end
end

always @(posedge adc3_adc_frame_clk) begin
	if ((main_basesoc_afe5808a3_bitslip_lat == 1'd0)) begin
		main_basesoc_afe5808a3_bitslip_lat <= 4'd15;
	end else begin
		main_basesoc_afe5808a3_bitslip_lat <= (main_basesoc_afe5808a3_bitslip_lat - 1'd1);
	end
	if (((main_basesoc_afe5808a3_frame_do != 14'd16256) & (main_basesoc_afe5808a3_bitslip_lat == 1'd1))) begin
		main_basesoc_afe5808a3_bitslip <= 1'd1;
	end else begin
		main_basesoc_afe5808a3_bitslip <= 1'd0;
	end
	builder_clockdomainsrenamer29_state <= builder_clockdomainsrenamer29_next_state;
	if (main_basesoc_gearbox_14_3424_cnt_rst0_clockdomainsrenamer24_next_value_ce0) begin
		main_basesoc_gearbox_14_3424_cnt_rst0 <= main_basesoc_gearbox_14_3424_cnt_rst0_clockdomainsrenamer24_next_value0;
	end
	if (main_basesoc_gearbox_14_3424_rst_clockdomainsrenamer24_next_value_ce1) begin
		main_basesoc_gearbox_14_3424_rst <= main_basesoc_gearbox_14_3424_rst_clockdomainsrenamer24_next_value1;
	end
	if (main_basesoc_gearbox_14_3424_fifo_0_ready_clockdomainsrenamer24_next_value_ce2) begin
		main_basesoc_gearbox_14_3424_fifo_0_ready <= main_basesoc_gearbox_14_3424_fifo_0_ready_clockdomainsrenamer24_next_value2;
	end
	if (main_basesoc_gearbox_14_3424_contador_clockdomainsrenamer24_next_value_ce3) begin
		main_basesoc_gearbox_14_3424_contador <= main_basesoc_gearbox_14_3424_contador_clockdomainsrenamer24_next_value3;
	end
	if (main_basesoc_gearbox_14_3424_contador6_clockdomainsrenamer24_next_value_ce4) begin
		main_basesoc_gearbox_14_3424_contador6 <= main_basesoc_gearbox_14_3424_contador6_clockdomainsrenamer24_next_value4;
	end
	if (main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value_ce5) begin
		main_basesoc_gearbox_14_3424_buffer_valid <= main_basesoc_gearbox_14_3424_buffer_valid_clockdomainsrenamer24_next_value5;
	end
	if (main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value_ce6) begin
		main_basesoc_gearbox_14_3424_di <= main_basesoc_gearbox_14_3424_di_clockdomainsrenamer24_next_value6;
	end
	if (main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value_ce7) begin
		main_basesoc_gearbox_14_3424_word_counter <= main_basesoc_gearbox_14_3424_word_counter_clockdomainsrenamer24_next_value7;
	end
	main_basesoc_selftrigger24_reg_trigger1 <= main_basesoc_selftrigger24_reg_trigger0;
	main_basesoc_selftrigger24_reg_trigger2 <= main_basesoc_selftrigger24_reg_trigger1;
	main_basesoc_selftrigger24_reg_trigger3 <= main_basesoc_selftrigger24_reg_trigger2;
	main_basesoc_selftrigger24_reg_trigger4 <= main_basesoc_selftrigger24_reg_trigger3;
	main_basesoc_selftrigger24_reg_trigger5 <= main_basesoc_selftrigger24_reg_trigger4;
	main_basesoc_selftrigger24_reg_trigger6 <= main_basesoc_selftrigger24_reg_trigger5;
	main_basesoc_selftrigger24_reg_trigger7 <= main_basesoc_selftrigger24_reg_trigger6;
	main_basesoc_selftrigger24_reg_trigger8 <= main_basesoc_selftrigger24_reg_trigger7;
	main_basesoc_selftrigger24_reg_trigger9 <= main_basesoc_selftrigger24_reg_trigger8;
	main_basesoc_selftrigger24_reg_trigger10 <= main_basesoc_selftrigger24_reg_trigger9;
	main_basesoc_selftrigger24_reg_trigger11 <= main_basesoc_selftrigger24_reg_trigger10;
	main_basesoc_selftrigger24_reg_trigger12 <= main_basesoc_selftrigger24_reg_trigger11;
	main_basesoc_selftrigger24_reg_trigger13 <= main_basesoc_selftrigger24_reg_trigger12;
	main_basesoc_selftrigger24_reg_trigger14 <= main_basesoc_selftrigger24_reg_trigger13;
	main_basesoc_selftrigger24_reg_trigger15 <= main_basesoc_selftrigger24_reg_trigger14;
	main_basesoc_selftrigger24_reg_trigger16 <= main_basesoc_selftrigger24_reg_trigger15;
	main_basesoc_selftrigger24_reg_trigger17 <= main_basesoc_selftrigger24_reg_trigger16;
	main_basesoc_selftrigger24_reg_trigger18 <= main_basesoc_selftrigger24_reg_trigger17;
	main_basesoc_selftrigger24_reg_trigger19 <= main_basesoc_selftrigger24_reg_trigger18;
	main_basesoc_selftrigger24_reg_trigger20 <= main_basesoc_selftrigger24_reg_trigger19;
	main_basesoc_selftrigger24_reg_trigger21 <= main_basesoc_selftrigger24_reg_trigger20;
	main_basesoc_selftrigger24_reg_trigger22 <= main_basesoc_selftrigger24_reg_trigger21;
	main_basesoc_selftrigger24_reg_trigger23 <= main_basesoc_selftrigger24_reg_trigger22;
	main_basesoc_selftrigger24_reg_trigger24 <= main_basesoc_selftrigger24_reg_trigger23;
	main_basesoc_selftrigger24_reg_trigger25 <= main_basesoc_selftrigger24_reg_trigger24;
	main_basesoc_selftrigger24_reg_trigger26 <= main_basesoc_selftrigger24_reg_trigger25;
	main_basesoc_selftrigger24_reg_trigger27 <= main_basesoc_selftrigger24_reg_trigger26;
	main_basesoc_selftrigger24_reg_trigger28 <= main_basesoc_selftrigger24_reg_trigger27;
	main_basesoc_selftrigger24_reg_trigger29 <= main_basesoc_selftrigger24_reg_trigger28;
	main_basesoc_selftrigger24_reg_trigger30 <= main_basesoc_selftrigger24_reg_trigger29;
	main_basesoc_selftrigger24_reg_trigger31 <= main_basesoc_selftrigger24_reg_trigger30;
	main_basesoc_selftrigger24_reg_trigger32 <= main_basesoc_selftrigger24_reg_trigger31;
	main_basesoc_selftrigger24_reg_trigger33 <= main_basesoc_selftrigger24_reg_trigger32;
	main_basesoc_selftrigger24_reg_trigger34 <= main_basesoc_selftrigger24_reg_trigger33;
	main_basesoc_selftrigger24_reg_trigger35 <= main_basesoc_selftrigger24_reg_trigger34;
	main_basesoc_selftrigger24_reg_trigger36 <= main_basesoc_selftrigger24_reg_trigger35;
	main_basesoc_selftrigger24_reg_trigger37 <= main_basesoc_selftrigger24_reg_trigger36;
	main_basesoc_selftrigger24_reg_trigger38 <= main_basesoc_selftrigger24_reg_trigger37;
	main_basesoc_selftrigger24_reg_trigger39 <= main_basesoc_selftrigger24_reg_trigger38;
	main_basesoc_selftrigger24_reg_trigger40 <= main_basesoc_selftrigger24_reg_trigger39;
	main_basesoc_selftrigger24_reg_trigger41 <= main_basesoc_selftrigger24_reg_trigger40;
	main_basesoc_selftrigger24_reg_trigger42 <= main_basesoc_selftrigger24_reg_trigger41;
	main_basesoc_selftrigger24_reg_trigger43 <= main_basesoc_selftrigger24_reg_trigger42;
	main_basesoc_selftrigger24_reg_trigger44 <= main_basesoc_selftrigger24_reg_trigger43;
	main_basesoc_selftrigger24_reg_trigger45 <= main_basesoc_selftrigger24_reg_trigger44;
	main_basesoc_selftrigger24_reg_trigger46 <= main_basesoc_selftrigger24_reg_trigger45;
	main_basesoc_selftrigger24_reg_trigger47 <= main_basesoc_selftrigger24_reg_trigger46;
	main_basesoc_selftrigger24_reg_trigger48 <= main_basesoc_selftrigger24_reg_trigger47;
	main_basesoc_selftrigger24_reg_trigger49 <= main_basesoc_selftrigger24_reg_trigger48;
	main_basesoc_selftrigger24_reg_trigger0 <= main_basesoc_selftrigger24_data_in;
	main_basesoc_selftrigger24_data_out <= main_basesoc_selftrigger24_reg_trigger49;
	if (((main_basesoc_selftrigger24_reg_trigger0 - main_basesoc_selftrigger24_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger24_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger24_out <= 1'd0;
	end
	builder_clockdomainsrenamer30_state <= builder_clockdomainsrenamer30_next_state;
	if (main_basesoc_gearbox_14_3425_cnt_rst0_clockdomainsrenamer25_next_value_ce0) begin
		main_basesoc_gearbox_14_3425_cnt_rst0 <= main_basesoc_gearbox_14_3425_cnt_rst0_clockdomainsrenamer25_next_value0;
	end
	if (main_basesoc_gearbox_14_3425_rst_clockdomainsrenamer25_next_value_ce1) begin
		main_basesoc_gearbox_14_3425_rst <= main_basesoc_gearbox_14_3425_rst_clockdomainsrenamer25_next_value1;
	end
	if (main_basesoc_gearbox_14_3425_fifo_0_ready_clockdomainsrenamer25_next_value_ce2) begin
		main_basesoc_gearbox_14_3425_fifo_0_ready <= main_basesoc_gearbox_14_3425_fifo_0_ready_clockdomainsrenamer25_next_value2;
	end
	if (main_basesoc_gearbox_14_3425_contador_clockdomainsrenamer25_next_value_ce3) begin
		main_basesoc_gearbox_14_3425_contador <= main_basesoc_gearbox_14_3425_contador_clockdomainsrenamer25_next_value3;
	end
	if (main_basesoc_gearbox_14_3425_contador6_clockdomainsrenamer25_next_value_ce4) begin
		main_basesoc_gearbox_14_3425_contador6 <= main_basesoc_gearbox_14_3425_contador6_clockdomainsrenamer25_next_value4;
	end
	if (main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value_ce5) begin
		main_basesoc_gearbox_14_3425_buffer_valid <= main_basesoc_gearbox_14_3425_buffer_valid_clockdomainsrenamer25_next_value5;
	end
	if (main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value_ce6) begin
		main_basesoc_gearbox_14_3425_di <= main_basesoc_gearbox_14_3425_di_clockdomainsrenamer25_next_value6;
	end
	if (main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value_ce7) begin
		main_basesoc_gearbox_14_3425_word_counter <= main_basesoc_gearbox_14_3425_word_counter_clockdomainsrenamer25_next_value7;
	end
	main_basesoc_selftrigger25_reg_trigger1 <= main_basesoc_selftrigger25_reg_trigger0;
	main_basesoc_selftrigger25_reg_trigger2 <= main_basesoc_selftrigger25_reg_trigger1;
	main_basesoc_selftrigger25_reg_trigger3 <= main_basesoc_selftrigger25_reg_trigger2;
	main_basesoc_selftrigger25_reg_trigger4 <= main_basesoc_selftrigger25_reg_trigger3;
	main_basesoc_selftrigger25_reg_trigger5 <= main_basesoc_selftrigger25_reg_trigger4;
	main_basesoc_selftrigger25_reg_trigger6 <= main_basesoc_selftrigger25_reg_trigger5;
	main_basesoc_selftrigger25_reg_trigger7 <= main_basesoc_selftrigger25_reg_trigger6;
	main_basesoc_selftrigger25_reg_trigger8 <= main_basesoc_selftrigger25_reg_trigger7;
	main_basesoc_selftrigger25_reg_trigger9 <= main_basesoc_selftrigger25_reg_trigger8;
	main_basesoc_selftrigger25_reg_trigger10 <= main_basesoc_selftrigger25_reg_trigger9;
	main_basesoc_selftrigger25_reg_trigger11 <= main_basesoc_selftrigger25_reg_trigger10;
	main_basesoc_selftrigger25_reg_trigger12 <= main_basesoc_selftrigger25_reg_trigger11;
	main_basesoc_selftrigger25_reg_trigger13 <= main_basesoc_selftrigger25_reg_trigger12;
	main_basesoc_selftrigger25_reg_trigger14 <= main_basesoc_selftrigger25_reg_trigger13;
	main_basesoc_selftrigger25_reg_trigger15 <= main_basesoc_selftrigger25_reg_trigger14;
	main_basesoc_selftrigger25_reg_trigger16 <= main_basesoc_selftrigger25_reg_trigger15;
	main_basesoc_selftrigger25_reg_trigger17 <= main_basesoc_selftrigger25_reg_trigger16;
	main_basesoc_selftrigger25_reg_trigger18 <= main_basesoc_selftrigger25_reg_trigger17;
	main_basesoc_selftrigger25_reg_trigger19 <= main_basesoc_selftrigger25_reg_trigger18;
	main_basesoc_selftrigger25_reg_trigger20 <= main_basesoc_selftrigger25_reg_trigger19;
	main_basesoc_selftrigger25_reg_trigger21 <= main_basesoc_selftrigger25_reg_trigger20;
	main_basesoc_selftrigger25_reg_trigger22 <= main_basesoc_selftrigger25_reg_trigger21;
	main_basesoc_selftrigger25_reg_trigger23 <= main_basesoc_selftrigger25_reg_trigger22;
	main_basesoc_selftrigger25_reg_trigger24 <= main_basesoc_selftrigger25_reg_trigger23;
	main_basesoc_selftrigger25_reg_trigger25 <= main_basesoc_selftrigger25_reg_trigger24;
	main_basesoc_selftrigger25_reg_trigger26 <= main_basesoc_selftrigger25_reg_trigger25;
	main_basesoc_selftrigger25_reg_trigger27 <= main_basesoc_selftrigger25_reg_trigger26;
	main_basesoc_selftrigger25_reg_trigger28 <= main_basesoc_selftrigger25_reg_trigger27;
	main_basesoc_selftrigger25_reg_trigger29 <= main_basesoc_selftrigger25_reg_trigger28;
	main_basesoc_selftrigger25_reg_trigger30 <= main_basesoc_selftrigger25_reg_trigger29;
	main_basesoc_selftrigger25_reg_trigger31 <= main_basesoc_selftrigger25_reg_trigger30;
	main_basesoc_selftrigger25_reg_trigger32 <= main_basesoc_selftrigger25_reg_trigger31;
	main_basesoc_selftrigger25_reg_trigger33 <= main_basesoc_selftrigger25_reg_trigger32;
	main_basesoc_selftrigger25_reg_trigger34 <= main_basesoc_selftrigger25_reg_trigger33;
	main_basesoc_selftrigger25_reg_trigger35 <= main_basesoc_selftrigger25_reg_trigger34;
	main_basesoc_selftrigger25_reg_trigger36 <= main_basesoc_selftrigger25_reg_trigger35;
	main_basesoc_selftrigger25_reg_trigger37 <= main_basesoc_selftrigger25_reg_trigger36;
	main_basesoc_selftrigger25_reg_trigger38 <= main_basesoc_selftrigger25_reg_trigger37;
	main_basesoc_selftrigger25_reg_trigger39 <= main_basesoc_selftrigger25_reg_trigger38;
	main_basesoc_selftrigger25_reg_trigger40 <= main_basesoc_selftrigger25_reg_trigger39;
	main_basesoc_selftrigger25_reg_trigger41 <= main_basesoc_selftrigger25_reg_trigger40;
	main_basesoc_selftrigger25_reg_trigger42 <= main_basesoc_selftrigger25_reg_trigger41;
	main_basesoc_selftrigger25_reg_trigger43 <= main_basesoc_selftrigger25_reg_trigger42;
	main_basesoc_selftrigger25_reg_trigger44 <= main_basesoc_selftrigger25_reg_trigger43;
	main_basesoc_selftrigger25_reg_trigger45 <= main_basesoc_selftrigger25_reg_trigger44;
	main_basesoc_selftrigger25_reg_trigger46 <= main_basesoc_selftrigger25_reg_trigger45;
	main_basesoc_selftrigger25_reg_trigger47 <= main_basesoc_selftrigger25_reg_trigger46;
	main_basesoc_selftrigger25_reg_trigger48 <= main_basesoc_selftrigger25_reg_trigger47;
	main_basesoc_selftrigger25_reg_trigger49 <= main_basesoc_selftrigger25_reg_trigger48;
	main_basesoc_selftrigger25_reg_trigger0 <= main_basesoc_selftrigger25_data_in;
	main_basesoc_selftrigger25_data_out <= main_basesoc_selftrigger25_reg_trigger49;
	if (((main_basesoc_selftrigger25_reg_trigger0 - main_basesoc_selftrigger25_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger25_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger25_out <= 1'd0;
	end
	builder_clockdomainsrenamer31_state <= builder_clockdomainsrenamer31_next_state;
	if (main_basesoc_gearbox_14_3426_cnt_rst0_clockdomainsrenamer26_next_value_ce0) begin
		main_basesoc_gearbox_14_3426_cnt_rst0 <= main_basesoc_gearbox_14_3426_cnt_rst0_clockdomainsrenamer26_next_value0;
	end
	if (main_basesoc_gearbox_14_3426_rst_clockdomainsrenamer26_next_value_ce1) begin
		main_basesoc_gearbox_14_3426_rst <= main_basesoc_gearbox_14_3426_rst_clockdomainsrenamer26_next_value1;
	end
	if (main_basesoc_gearbox_14_3426_fifo_0_ready_clockdomainsrenamer26_next_value_ce2) begin
		main_basesoc_gearbox_14_3426_fifo_0_ready <= main_basesoc_gearbox_14_3426_fifo_0_ready_clockdomainsrenamer26_next_value2;
	end
	if (main_basesoc_gearbox_14_3426_contador_clockdomainsrenamer26_next_value_ce3) begin
		main_basesoc_gearbox_14_3426_contador <= main_basesoc_gearbox_14_3426_contador_clockdomainsrenamer26_next_value3;
	end
	if (main_basesoc_gearbox_14_3426_contador6_clockdomainsrenamer26_next_value_ce4) begin
		main_basesoc_gearbox_14_3426_contador6 <= main_basesoc_gearbox_14_3426_contador6_clockdomainsrenamer26_next_value4;
	end
	if (main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value_ce5) begin
		main_basesoc_gearbox_14_3426_buffer_valid <= main_basesoc_gearbox_14_3426_buffer_valid_clockdomainsrenamer26_next_value5;
	end
	if (main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value_ce6) begin
		main_basesoc_gearbox_14_3426_di <= main_basesoc_gearbox_14_3426_di_clockdomainsrenamer26_next_value6;
	end
	if (main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value_ce7) begin
		main_basesoc_gearbox_14_3426_word_counter <= main_basesoc_gearbox_14_3426_word_counter_clockdomainsrenamer26_next_value7;
	end
	main_basesoc_selftrigger26_reg_trigger1 <= main_basesoc_selftrigger26_reg_trigger0;
	main_basesoc_selftrigger26_reg_trigger2 <= main_basesoc_selftrigger26_reg_trigger1;
	main_basesoc_selftrigger26_reg_trigger3 <= main_basesoc_selftrigger26_reg_trigger2;
	main_basesoc_selftrigger26_reg_trigger4 <= main_basesoc_selftrigger26_reg_trigger3;
	main_basesoc_selftrigger26_reg_trigger5 <= main_basesoc_selftrigger26_reg_trigger4;
	main_basesoc_selftrigger26_reg_trigger6 <= main_basesoc_selftrigger26_reg_trigger5;
	main_basesoc_selftrigger26_reg_trigger7 <= main_basesoc_selftrigger26_reg_trigger6;
	main_basesoc_selftrigger26_reg_trigger8 <= main_basesoc_selftrigger26_reg_trigger7;
	main_basesoc_selftrigger26_reg_trigger9 <= main_basesoc_selftrigger26_reg_trigger8;
	main_basesoc_selftrigger26_reg_trigger10 <= main_basesoc_selftrigger26_reg_trigger9;
	main_basesoc_selftrigger26_reg_trigger11 <= main_basesoc_selftrigger26_reg_trigger10;
	main_basesoc_selftrigger26_reg_trigger12 <= main_basesoc_selftrigger26_reg_trigger11;
	main_basesoc_selftrigger26_reg_trigger13 <= main_basesoc_selftrigger26_reg_trigger12;
	main_basesoc_selftrigger26_reg_trigger14 <= main_basesoc_selftrigger26_reg_trigger13;
	main_basesoc_selftrigger26_reg_trigger15 <= main_basesoc_selftrigger26_reg_trigger14;
	main_basesoc_selftrigger26_reg_trigger16 <= main_basesoc_selftrigger26_reg_trigger15;
	main_basesoc_selftrigger26_reg_trigger17 <= main_basesoc_selftrigger26_reg_trigger16;
	main_basesoc_selftrigger26_reg_trigger18 <= main_basesoc_selftrigger26_reg_trigger17;
	main_basesoc_selftrigger26_reg_trigger19 <= main_basesoc_selftrigger26_reg_trigger18;
	main_basesoc_selftrigger26_reg_trigger20 <= main_basesoc_selftrigger26_reg_trigger19;
	main_basesoc_selftrigger26_reg_trigger21 <= main_basesoc_selftrigger26_reg_trigger20;
	main_basesoc_selftrigger26_reg_trigger22 <= main_basesoc_selftrigger26_reg_trigger21;
	main_basesoc_selftrigger26_reg_trigger23 <= main_basesoc_selftrigger26_reg_trigger22;
	main_basesoc_selftrigger26_reg_trigger24 <= main_basesoc_selftrigger26_reg_trigger23;
	main_basesoc_selftrigger26_reg_trigger25 <= main_basesoc_selftrigger26_reg_trigger24;
	main_basesoc_selftrigger26_reg_trigger26 <= main_basesoc_selftrigger26_reg_trigger25;
	main_basesoc_selftrigger26_reg_trigger27 <= main_basesoc_selftrigger26_reg_trigger26;
	main_basesoc_selftrigger26_reg_trigger28 <= main_basesoc_selftrigger26_reg_trigger27;
	main_basesoc_selftrigger26_reg_trigger29 <= main_basesoc_selftrigger26_reg_trigger28;
	main_basesoc_selftrigger26_reg_trigger30 <= main_basesoc_selftrigger26_reg_trigger29;
	main_basesoc_selftrigger26_reg_trigger31 <= main_basesoc_selftrigger26_reg_trigger30;
	main_basesoc_selftrigger26_reg_trigger32 <= main_basesoc_selftrigger26_reg_trigger31;
	main_basesoc_selftrigger26_reg_trigger33 <= main_basesoc_selftrigger26_reg_trigger32;
	main_basesoc_selftrigger26_reg_trigger34 <= main_basesoc_selftrigger26_reg_trigger33;
	main_basesoc_selftrigger26_reg_trigger35 <= main_basesoc_selftrigger26_reg_trigger34;
	main_basesoc_selftrigger26_reg_trigger36 <= main_basesoc_selftrigger26_reg_trigger35;
	main_basesoc_selftrigger26_reg_trigger37 <= main_basesoc_selftrigger26_reg_trigger36;
	main_basesoc_selftrigger26_reg_trigger38 <= main_basesoc_selftrigger26_reg_trigger37;
	main_basesoc_selftrigger26_reg_trigger39 <= main_basesoc_selftrigger26_reg_trigger38;
	main_basesoc_selftrigger26_reg_trigger40 <= main_basesoc_selftrigger26_reg_trigger39;
	main_basesoc_selftrigger26_reg_trigger41 <= main_basesoc_selftrigger26_reg_trigger40;
	main_basesoc_selftrigger26_reg_trigger42 <= main_basesoc_selftrigger26_reg_trigger41;
	main_basesoc_selftrigger26_reg_trigger43 <= main_basesoc_selftrigger26_reg_trigger42;
	main_basesoc_selftrigger26_reg_trigger44 <= main_basesoc_selftrigger26_reg_trigger43;
	main_basesoc_selftrigger26_reg_trigger45 <= main_basesoc_selftrigger26_reg_trigger44;
	main_basesoc_selftrigger26_reg_trigger46 <= main_basesoc_selftrigger26_reg_trigger45;
	main_basesoc_selftrigger26_reg_trigger47 <= main_basesoc_selftrigger26_reg_trigger46;
	main_basesoc_selftrigger26_reg_trigger48 <= main_basesoc_selftrigger26_reg_trigger47;
	main_basesoc_selftrigger26_reg_trigger49 <= main_basesoc_selftrigger26_reg_trigger48;
	main_basesoc_selftrigger26_reg_trigger0 <= main_basesoc_selftrigger26_data_in;
	main_basesoc_selftrigger26_data_out <= main_basesoc_selftrigger26_reg_trigger49;
	if (((main_basesoc_selftrigger26_reg_trigger0 - main_basesoc_selftrigger26_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger26_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger26_out <= 1'd0;
	end
	builder_clockdomainsrenamer32_state <= builder_clockdomainsrenamer32_next_state;
	if (main_basesoc_gearbox_14_3427_cnt_rst0_clockdomainsrenamer27_next_value_ce0) begin
		main_basesoc_gearbox_14_3427_cnt_rst0 <= main_basesoc_gearbox_14_3427_cnt_rst0_clockdomainsrenamer27_next_value0;
	end
	if (main_basesoc_gearbox_14_3427_rst_clockdomainsrenamer27_next_value_ce1) begin
		main_basesoc_gearbox_14_3427_rst <= main_basesoc_gearbox_14_3427_rst_clockdomainsrenamer27_next_value1;
	end
	if (main_basesoc_gearbox_14_3427_fifo_0_ready_clockdomainsrenamer27_next_value_ce2) begin
		main_basesoc_gearbox_14_3427_fifo_0_ready <= main_basesoc_gearbox_14_3427_fifo_0_ready_clockdomainsrenamer27_next_value2;
	end
	if (main_basesoc_gearbox_14_3427_contador_clockdomainsrenamer27_next_value_ce3) begin
		main_basesoc_gearbox_14_3427_contador <= main_basesoc_gearbox_14_3427_contador_clockdomainsrenamer27_next_value3;
	end
	if (main_basesoc_gearbox_14_3427_contador6_clockdomainsrenamer27_next_value_ce4) begin
		main_basesoc_gearbox_14_3427_contador6 <= main_basesoc_gearbox_14_3427_contador6_clockdomainsrenamer27_next_value4;
	end
	if (main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value_ce5) begin
		main_basesoc_gearbox_14_3427_buffer_valid <= main_basesoc_gearbox_14_3427_buffer_valid_clockdomainsrenamer27_next_value5;
	end
	if (main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value_ce6) begin
		main_basesoc_gearbox_14_3427_di <= main_basesoc_gearbox_14_3427_di_clockdomainsrenamer27_next_value6;
	end
	if (main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value_ce7) begin
		main_basesoc_gearbox_14_3427_word_counter <= main_basesoc_gearbox_14_3427_word_counter_clockdomainsrenamer27_next_value7;
	end
	main_basesoc_selftrigger27_reg_trigger1 <= main_basesoc_selftrigger27_reg_trigger0;
	main_basesoc_selftrigger27_reg_trigger2 <= main_basesoc_selftrigger27_reg_trigger1;
	main_basesoc_selftrigger27_reg_trigger3 <= main_basesoc_selftrigger27_reg_trigger2;
	main_basesoc_selftrigger27_reg_trigger4 <= main_basesoc_selftrigger27_reg_trigger3;
	main_basesoc_selftrigger27_reg_trigger5 <= main_basesoc_selftrigger27_reg_trigger4;
	main_basesoc_selftrigger27_reg_trigger6 <= main_basesoc_selftrigger27_reg_trigger5;
	main_basesoc_selftrigger27_reg_trigger7 <= main_basesoc_selftrigger27_reg_trigger6;
	main_basesoc_selftrigger27_reg_trigger8 <= main_basesoc_selftrigger27_reg_trigger7;
	main_basesoc_selftrigger27_reg_trigger9 <= main_basesoc_selftrigger27_reg_trigger8;
	main_basesoc_selftrigger27_reg_trigger10 <= main_basesoc_selftrigger27_reg_trigger9;
	main_basesoc_selftrigger27_reg_trigger11 <= main_basesoc_selftrigger27_reg_trigger10;
	main_basesoc_selftrigger27_reg_trigger12 <= main_basesoc_selftrigger27_reg_trigger11;
	main_basesoc_selftrigger27_reg_trigger13 <= main_basesoc_selftrigger27_reg_trigger12;
	main_basesoc_selftrigger27_reg_trigger14 <= main_basesoc_selftrigger27_reg_trigger13;
	main_basesoc_selftrigger27_reg_trigger15 <= main_basesoc_selftrigger27_reg_trigger14;
	main_basesoc_selftrigger27_reg_trigger16 <= main_basesoc_selftrigger27_reg_trigger15;
	main_basesoc_selftrigger27_reg_trigger17 <= main_basesoc_selftrigger27_reg_trigger16;
	main_basesoc_selftrigger27_reg_trigger18 <= main_basesoc_selftrigger27_reg_trigger17;
	main_basesoc_selftrigger27_reg_trigger19 <= main_basesoc_selftrigger27_reg_trigger18;
	main_basesoc_selftrigger27_reg_trigger20 <= main_basesoc_selftrigger27_reg_trigger19;
	main_basesoc_selftrigger27_reg_trigger21 <= main_basesoc_selftrigger27_reg_trigger20;
	main_basesoc_selftrigger27_reg_trigger22 <= main_basesoc_selftrigger27_reg_trigger21;
	main_basesoc_selftrigger27_reg_trigger23 <= main_basesoc_selftrigger27_reg_trigger22;
	main_basesoc_selftrigger27_reg_trigger24 <= main_basesoc_selftrigger27_reg_trigger23;
	main_basesoc_selftrigger27_reg_trigger25 <= main_basesoc_selftrigger27_reg_trigger24;
	main_basesoc_selftrigger27_reg_trigger26 <= main_basesoc_selftrigger27_reg_trigger25;
	main_basesoc_selftrigger27_reg_trigger27 <= main_basesoc_selftrigger27_reg_trigger26;
	main_basesoc_selftrigger27_reg_trigger28 <= main_basesoc_selftrigger27_reg_trigger27;
	main_basesoc_selftrigger27_reg_trigger29 <= main_basesoc_selftrigger27_reg_trigger28;
	main_basesoc_selftrigger27_reg_trigger30 <= main_basesoc_selftrigger27_reg_trigger29;
	main_basesoc_selftrigger27_reg_trigger31 <= main_basesoc_selftrigger27_reg_trigger30;
	main_basesoc_selftrigger27_reg_trigger32 <= main_basesoc_selftrigger27_reg_trigger31;
	main_basesoc_selftrigger27_reg_trigger33 <= main_basesoc_selftrigger27_reg_trigger32;
	main_basesoc_selftrigger27_reg_trigger34 <= main_basesoc_selftrigger27_reg_trigger33;
	main_basesoc_selftrigger27_reg_trigger35 <= main_basesoc_selftrigger27_reg_trigger34;
	main_basesoc_selftrigger27_reg_trigger36 <= main_basesoc_selftrigger27_reg_trigger35;
	main_basesoc_selftrigger27_reg_trigger37 <= main_basesoc_selftrigger27_reg_trigger36;
	main_basesoc_selftrigger27_reg_trigger38 <= main_basesoc_selftrigger27_reg_trigger37;
	main_basesoc_selftrigger27_reg_trigger39 <= main_basesoc_selftrigger27_reg_trigger38;
	main_basesoc_selftrigger27_reg_trigger40 <= main_basesoc_selftrigger27_reg_trigger39;
	main_basesoc_selftrigger27_reg_trigger41 <= main_basesoc_selftrigger27_reg_trigger40;
	main_basesoc_selftrigger27_reg_trigger42 <= main_basesoc_selftrigger27_reg_trigger41;
	main_basesoc_selftrigger27_reg_trigger43 <= main_basesoc_selftrigger27_reg_trigger42;
	main_basesoc_selftrigger27_reg_trigger44 <= main_basesoc_selftrigger27_reg_trigger43;
	main_basesoc_selftrigger27_reg_trigger45 <= main_basesoc_selftrigger27_reg_trigger44;
	main_basesoc_selftrigger27_reg_trigger46 <= main_basesoc_selftrigger27_reg_trigger45;
	main_basesoc_selftrigger27_reg_trigger47 <= main_basesoc_selftrigger27_reg_trigger46;
	main_basesoc_selftrigger27_reg_trigger48 <= main_basesoc_selftrigger27_reg_trigger47;
	main_basesoc_selftrigger27_reg_trigger49 <= main_basesoc_selftrigger27_reg_trigger48;
	main_basesoc_selftrigger27_reg_trigger0 <= main_basesoc_selftrigger27_data_in;
	main_basesoc_selftrigger27_data_out <= main_basesoc_selftrigger27_reg_trigger49;
	if (((main_basesoc_selftrigger27_reg_trigger0 - main_basesoc_selftrigger27_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger27_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger27_out <= 1'd0;
	end
	builder_clockdomainsrenamer33_state <= builder_clockdomainsrenamer33_next_state;
	if (main_basesoc_gearbox_14_3428_cnt_rst0_clockdomainsrenamer28_next_value_ce0) begin
		main_basesoc_gearbox_14_3428_cnt_rst0 <= main_basesoc_gearbox_14_3428_cnt_rst0_clockdomainsrenamer28_next_value0;
	end
	if (main_basesoc_gearbox_14_3428_rst_clockdomainsrenamer28_next_value_ce1) begin
		main_basesoc_gearbox_14_3428_rst <= main_basesoc_gearbox_14_3428_rst_clockdomainsrenamer28_next_value1;
	end
	if (main_basesoc_gearbox_14_3428_fifo_0_ready_clockdomainsrenamer28_next_value_ce2) begin
		main_basesoc_gearbox_14_3428_fifo_0_ready <= main_basesoc_gearbox_14_3428_fifo_0_ready_clockdomainsrenamer28_next_value2;
	end
	if (main_basesoc_gearbox_14_3428_contador_clockdomainsrenamer28_next_value_ce3) begin
		main_basesoc_gearbox_14_3428_contador <= main_basesoc_gearbox_14_3428_contador_clockdomainsrenamer28_next_value3;
	end
	if (main_basesoc_gearbox_14_3428_contador6_clockdomainsrenamer28_next_value_ce4) begin
		main_basesoc_gearbox_14_3428_contador6 <= main_basesoc_gearbox_14_3428_contador6_clockdomainsrenamer28_next_value4;
	end
	if (main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value_ce5) begin
		main_basesoc_gearbox_14_3428_buffer_valid <= main_basesoc_gearbox_14_3428_buffer_valid_clockdomainsrenamer28_next_value5;
	end
	if (main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value_ce6) begin
		main_basesoc_gearbox_14_3428_di <= main_basesoc_gearbox_14_3428_di_clockdomainsrenamer28_next_value6;
	end
	if (main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value_ce7) begin
		main_basesoc_gearbox_14_3428_word_counter <= main_basesoc_gearbox_14_3428_word_counter_clockdomainsrenamer28_next_value7;
	end
	main_basesoc_selftrigger28_reg_trigger1 <= main_basesoc_selftrigger28_reg_trigger0;
	main_basesoc_selftrigger28_reg_trigger2 <= main_basesoc_selftrigger28_reg_trigger1;
	main_basesoc_selftrigger28_reg_trigger3 <= main_basesoc_selftrigger28_reg_trigger2;
	main_basesoc_selftrigger28_reg_trigger4 <= main_basesoc_selftrigger28_reg_trigger3;
	main_basesoc_selftrigger28_reg_trigger5 <= main_basesoc_selftrigger28_reg_trigger4;
	main_basesoc_selftrigger28_reg_trigger6 <= main_basesoc_selftrigger28_reg_trigger5;
	main_basesoc_selftrigger28_reg_trigger7 <= main_basesoc_selftrigger28_reg_trigger6;
	main_basesoc_selftrigger28_reg_trigger8 <= main_basesoc_selftrigger28_reg_trigger7;
	main_basesoc_selftrigger28_reg_trigger9 <= main_basesoc_selftrigger28_reg_trigger8;
	main_basesoc_selftrigger28_reg_trigger10 <= main_basesoc_selftrigger28_reg_trigger9;
	main_basesoc_selftrigger28_reg_trigger11 <= main_basesoc_selftrigger28_reg_trigger10;
	main_basesoc_selftrigger28_reg_trigger12 <= main_basesoc_selftrigger28_reg_trigger11;
	main_basesoc_selftrigger28_reg_trigger13 <= main_basesoc_selftrigger28_reg_trigger12;
	main_basesoc_selftrigger28_reg_trigger14 <= main_basesoc_selftrigger28_reg_trigger13;
	main_basesoc_selftrigger28_reg_trigger15 <= main_basesoc_selftrigger28_reg_trigger14;
	main_basesoc_selftrigger28_reg_trigger16 <= main_basesoc_selftrigger28_reg_trigger15;
	main_basesoc_selftrigger28_reg_trigger17 <= main_basesoc_selftrigger28_reg_trigger16;
	main_basesoc_selftrigger28_reg_trigger18 <= main_basesoc_selftrigger28_reg_trigger17;
	main_basesoc_selftrigger28_reg_trigger19 <= main_basesoc_selftrigger28_reg_trigger18;
	main_basesoc_selftrigger28_reg_trigger20 <= main_basesoc_selftrigger28_reg_trigger19;
	main_basesoc_selftrigger28_reg_trigger21 <= main_basesoc_selftrigger28_reg_trigger20;
	main_basesoc_selftrigger28_reg_trigger22 <= main_basesoc_selftrigger28_reg_trigger21;
	main_basesoc_selftrigger28_reg_trigger23 <= main_basesoc_selftrigger28_reg_trigger22;
	main_basesoc_selftrigger28_reg_trigger24 <= main_basesoc_selftrigger28_reg_trigger23;
	main_basesoc_selftrigger28_reg_trigger25 <= main_basesoc_selftrigger28_reg_trigger24;
	main_basesoc_selftrigger28_reg_trigger26 <= main_basesoc_selftrigger28_reg_trigger25;
	main_basesoc_selftrigger28_reg_trigger27 <= main_basesoc_selftrigger28_reg_trigger26;
	main_basesoc_selftrigger28_reg_trigger28 <= main_basesoc_selftrigger28_reg_trigger27;
	main_basesoc_selftrigger28_reg_trigger29 <= main_basesoc_selftrigger28_reg_trigger28;
	main_basesoc_selftrigger28_reg_trigger30 <= main_basesoc_selftrigger28_reg_trigger29;
	main_basesoc_selftrigger28_reg_trigger31 <= main_basesoc_selftrigger28_reg_trigger30;
	main_basesoc_selftrigger28_reg_trigger32 <= main_basesoc_selftrigger28_reg_trigger31;
	main_basesoc_selftrigger28_reg_trigger33 <= main_basesoc_selftrigger28_reg_trigger32;
	main_basesoc_selftrigger28_reg_trigger34 <= main_basesoc_selftrigger28_reg_trigger33;
	main_basesoc_selftrigger28_reg_trigger35 <= main_basesoc_selftrigger28_reg_trigger34;
	main_basesoc_selftrigger28_reg_trigger36 <= main_basesoc_selftrigger28_reg_trigger35;
	main_basesoc_selftrigger28_reg_trigger37 <= main_basesoc_selftrigger28_reg_trigger36;
	main_basesoc_selftrigger28_reg_trigger38 <= main_basesoc_selftrigger28_reg_trigger37;
	main_basesoc_selftrigger28_reg_trigger39 <= main_basesoc_selftrigger28_reg_trigger38;
	main_basesoc_selftrigger28_reg_trigger40 <= main_basesoc_selftrigger28_reg_trigger39;
	main_basesoc_selftrigger28_reg_trigger41 <= main_basesoc_selftrigger28_reg_trigger40;
	main_basesoc_selftrigger28_reg_trigger42 <= main_basesoc_selftrigger28_reg_trigger41;
	main_basesoc_selftrigger28_reg_trigger43 <= main_basesoc_selftrigger28_reg_trigger42;
	main_basesoc_selftrigger28_reg_trigger44 <= main_basesoc_selftrigger28_reg_trigger43;
	main_basesoc_selftrigger28_reg_trigger45 <= main_basesoc_selftrigger28_reg_trigger44;
	main_basesoc_selftrigger28_reg_trigger46 <= main_basesoc_selftrigger28_reg_trigger45;
	main_basesoc_selftrigger28_reg_trigger47 <= main_basesoc_selftrigger28_reg_trigger46;
	main_basesoc_selftrigger28_reg_trigger48 <= main_basesoc_selftrigger28_reg_trigger47;
	main_basesoc_selftrigger28_reg_trigger49 <= main_basesoc_selftrigger28_reg_trigger48;
	main_basesoc_selftrigger28_reg_trigger0 <= main_basesoc_selftrigger28_data_in;
	main_basesoc_selftrigger28_data_out <= main_basesoc_selftrigger28_reg_trigger49;
	if (((main_basesoc_selftrigger28_reg_trigger0 - main_basesoc_selftrigger28_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger28_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger28_out <= 1'd0;
	end
	builder_clockdomainsrenamer34_state <= builder_clockdomainsrenamer34_next_state;
	if (main_basesoc_gearbox_14_3429_cnt_rst0_clockdomainsrenamer29_next_value_ce0) begin
		main_basesoc_gearbox_14_3429_cnt_rst0 <= main_basesoc_gearbox_14_3429_cnt_rst0_clockdomainsrenamer29_next_value0;
	end
	if (main_basesoc_gearbox_14_3429_rst_clockdomainsrenamer29_next_value_ce1) begin
		main_basesoc_gearbox_14_3429_rst <= main_basesoc_gearbox_14_3429_rst_clockdomainsrenamer29_next_value1;
	end
	if (main_basesoc_gearbox_14_3429_fifo_0_ready_clockdomainsrenamer29_next_value_ce2) begin
		main_basesoc_gearbox_14_3429_fifo_0_ready <= main_basesoc_gearbox_14_3429_fifo_0_ready_clockdomainsrenamer29_next_value2;
	end
	if (main_basesoc_gearbox_14_3429_contador_clockdomainsrenamer29_next_value_ce3) begin
		main_basesoc_gearbox_14_3429_contador <= main_basesoc_gearbox_14_3429_contador_clockdomainsrenamer29_next_value3;
	end
	if (main_basesoc_gearbox_14_3429_contador6_clockdomainsrenamer29_next_value_ce4) begin
		main_basesoc_gearbox_14_3429_contador6 <= main_basesoc_gearbox_14_3429_contador6_clockdomainsrenamer29_next_value4;
	end
	if (main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value_ce5) begin
		main_basesoc_gearbox_14_3429_buffer_valid <= main_basesoc_gearbox_14_3429_buffer_valid_clockdomainsrenamer29_next_value5;
	end
	if (main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value_ce6) begin
		main_basesoc_gearbox_14_3429_di <= main_basesoc_gearbox_14_3429_di_clockdomainsrenamer29_next_value6;
	end
	if (main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value_ce7) begin
		main_basesoc_gearbox_14_3429_word_counter <= main_basesoc_gearbox_14_3429_word_counter_clockdomainsrenamer29_next_value7;
	end
	main_basesoc_selftrigger29_reg_trigger1 <= main_basesoc_selftrigger29_reg_trigger0;
	main_basesoc_selftrigger29_reg_trigger2 <= main_basesoc_selftrigger29_reg_trigger1;
	main_basesoc_selftrigger29_reg_trigger3 <= main_basesoc_selftrigger29_reg_trigger2;
	main_basesoc_selftrigger29_reg_trigger4 <= main_basesoc_selftrigger29_reg_trigger3;
	main_basesoc_selftrigger29_reg_trigger5 <= main_basesoc_selftrigger29_reg_trigger4;
	main_basesoc_selftrigger29_reg_trigger6 <= main_basesoc_selftrigger29_reg_trigger5;
	main_basesoc_selftrigger29_reg_trigger7 <= main_basesoc_selftrigger29_reg_trigger6;
	main_basesoc_selftrigger29_reg_trigger8 <= main_basesoc_selftrigger29_reg_trigger7;
	main_basesoc_selftrigger29_reg_trigger9 <= main_basesoc_selftrigger29_reg_trigger8;
	main_basesoc_selftrigger29_reg_trigger10 <= main_basesoc_selftrigger29_reg_trigger9;
	main_basesoc_selftrigger29_reg_trigger11 <= main_basesoc_selftrigger29_reg_trigger10;
	main_basesoc_selftrigger29_reg_trigger12 <= main_basesoc_selftrigger29_reg_trigger11;
	main_basesoc_selftrigger29_reg_trigger13 <= main_basesoc_selftrigger29_reg_trigger12;
	main_basesoc_selftrigger29_reg_trigger14 <= main_basesoc_selftrigger29_reg_trigger13;
	main_basesoc_selftrigger29_reg_trigger15 <= main_basesoc_selftrigger29_reg_trigger14;
	main_basesoc_selftrigger29_reg_trigger16 <= main_basesoc_selftrigger29_reg_trigger15;
	main_basesoc_selftrigger29_reg_trigger17 <= main_basesoc_selftrigger29_reg_trigger16;
	main_basesoc_selftrigger29_reg_trigger18 <= main_basesoc_selftrigger29_reg_trigger17;
	main_basesoc_selftrigger29_reg_trigger19 <= main_basesoc_selftrigger29_reg_trigger18;
	main_basesoc_selftrigger29_reg_trigger20 <= main_basesoc_selftrigger29_reg_trigger19;
	main_basesoc_selftrigger29_reg_trigger21 <= main_basesoc_selftrigger29_reg_trigger20;
	main_basesoc_selftrigger29_reg_trigger22 <= main_basesoc_selftrigger29_reg_trigger21;
	main_basesoc_selftrigger29_reg_trigger23 <= main_basesoc_selftrigger29_reg_trigger22;
	main_basesoc_selftrigger29_reg_trigger24 <= main_basesoc_selftrigger29_reg_trigger23;
	main_basesoc_selftrigger29_reg_trigger25 <= main_basesoc_selftrigger29_reg_trigger24;
	main_basesoc_selftrigger29_reg_trigger26 <= main_basesoc_selftrigger29_reg_trigger25;
	main_basesoc_selftrigger29_reg_trigger27 <= main_basesoc_selftrigger29_reg_trigger26;
	main_basesoc_selftrigger29_reg_trigger28 <= main_basesoc_selftrigger29_reg_trigger27;
	main_basesoc_selftrigger29_reg_trigger29 <= main_basesoc_selftrigger29_reg_trigger28;
	main_basesoc_selftrigger29_reg_trigger30 <= main_basesoc_selftrigger29_reg_trigger29;
	main_basesoc_selftrigger29_reg_trigger31 <= main_basesoc_selftrigger29_reg_trigger30;
	main_basesoc_selftrigger29_reg_trigger32 <= main_basesoc_selftrigger29_reg_trigger31;
	main_basesoc_selftrigger29_reg_trigger33 <= main_basesoc_selftrigger29_reg_trigger32;
	main_basesoc_selftrigger29_reg_trigger34 <= main_basesoc_selftrigger29_reg_trigger33;
	main_basesoc_selftrigger29_reg_trigger35 <= main_basesoc_selftrigger29_reg_trigger34;
	main_basesoc_selftrigger29_reg_trigger36 <= main_basesoc_selftrigger29_reg_trigger35;
	main_basesoc_selftrigger29_reg_trigger37 <= main_basesoc_selftrigger29_reg_trigger36;
	main_basesoc_selftrigger29_reg_trigger38 <= main_basesoc_selftrigger29_reg_trigger37;
	main_basesoc_selftrigger29_reg_trigger39 <= main_basesoc_selftrigger29_reg_trigger38;
	main_basesoc_selftrigger29_reg_trigger40 <= main_basesoc_selftrigger29_reg_trigger39;
	main_basesoc_selftrigger29_reg_trigger41 <= main_basesoc_selftrigger29_reg_trigger40;
	main_basesoc_selftrigger29_reg_trigger42 <= main_basesoc_selftrigger29_reg_trigger41;
	main_basesoc_selftrigger29_reg_trigger43 <= main_basesoc_selftrigger29_reg_trigger42;
	main_basesoc_selftrigger29_reg_trigger44 <= main_basesoc_selftrigger29_reg_trigger43;
	main_basesoc_selftrigger29_reg_trigger45 <= main_basesoc_selftrigger29_reg_trigger44;
	main_basesoc_selftrigger29_reg_trigger46 <= main_basesoc_selftrigger29_reg_trigger45;
	main_basesoc_selftrigger29_reg_trigger47 <= main_basesoc_selftrigger29_reg_trigger46;
	main_basesoc_selftrigger29_reg_trigger48 <= main_basesoc_selftrigger29_reg_trigger47;
	main_basesoc_selftrigger29_reg_trigger49 <= main_basesoc_selftrigger29_reg_trigger48;
	main_basesoc_selftrigger29_reg_trigger0 <= main_basesoc_selftrigger29_data_in;
	main_basesoc_selftrigger29_data_out <= main_basesoc_selftrigger29_reg_trigger49;
	if (((main_basesoc_selftrigger29_reg_trigger0 - main_basesoc_selftrigger29_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger29_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger29_out <= 1'd0;
	end
	builder_clockdomainsrenamer35_state <= builder_clockdomainsrenamer35_next_state;
	if (main_basesoc_gearbox_14_3430_cnt_rst0_clockdomainsrenamer30_next_value_ce0) begin
		main_basesoc_gearbox_14_3430_cnt_rst0 <= main_basesoc_gearbox_14_3430_cnt_rst0_clockdomainsrenamer30_next_value0;
	end
	if (main_basesoc_gearbox_14_3430_rst_clockdomainsrenamer30_next_value_ce1) begin
		main_basesoc_gearbox_14_3430_rst <= main_basesoc_gearbox_14_3430_rst_clockdomainsrenamer30_next_value1;
	end
	if (main_basesoc_gearbox_14_3430_fifo_0_ready_clockdomainsrenamer30_next_value_ce2) begin
		main_basesoc_gearbox_14_3430_fifo_0_ready <= main_basesoc_gearbox_14_3430_fifo_0_ready_clockdomainsrenamer30_next_value2;
	end
	if (main_basesoc_gearbox_14_3430_contador_clockdomainsrenamer30_next_value_ce3) begin
		main_basesoc_gearbox_14_3430_contador <= main_basesoc_gearbox_14_3430_contador_clockdomainsrenamer30_next_value3;
	end
	if (main_basesoc_gearbox_14_3430_contador6_clockdomainsrenamer30_next_value_ce4) begin
		main_basesoc_gearbox_14_3430_contador6 <= main_basesoc_gearbox_14_3430_contador6_clockdomainsrenamer30_next_value4;
	end
	if (main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value_ce5) begin
		main_basesoc_gearbox_14_3430_buffer_valid <= main_basesoc_gearbox_14_3430_buffer_valid_clockdomainsrenamer30_next_value5;
	end
	if (main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value_ce6) begin
		main_basesoc_gearbox_14_3430_di <= main_basesoc_gearbox_14_3430_di_clockdomainsrenamer30_next_value6;
	end
	if (main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value_ce7) begin
		main_basesoc_gearbox_14_3430_word_counter <= main_basesoc_gearbox_14_3430_word_counter_clockdomainsrenamer30_next_value7;
	end
	main_basesoc_selftrigger30_reg_trigger1 <= main_basesoc_selftrigger30_reg_trigger0;
	main_basesoc_selftrigger30_reg_trigger2 <= main_basesoc_selftrigger30_reg_trigger1;
	main_basesoc_selftrigger30_reg_trigger3 <= main_basesoc_selftrigger30_reg_trigger2;
	main_basesoc_selftrigger30_reg_trigger4 <= main_basesoc_selftrigger30_reg_trigger3;
	main_basesoc_selftrigger30_reg_trigger5 <= main_basesoc_selftrigger30_reg_trigger4;
	main_basesoc_selftrigger30_reg_trigger6 <= main_basesoc_selftrigger30_reg_trigger5;
	main_basesoc_selftrigger30_reg_trigger7 <= main_basesoc_selftrigger30_reg_trigger6;
	main_basesoc_selftrigger30_reg_trigger8 <= main_basesoc_selftrigger30_reg_trigger7;
	main_basesoc_selftrigger30_reg_trigger9 <= main_basesoc_selftrigger30_reg_trigger8;
	main_basesoc_selftrigger30_reg_trigger10 <= main_basesoc_selftrigger30_reg_trigger9;
	main_basesoc_selftrigger30_reg_trigger11 <= main_basesoc_selftrigger30_reg_trigger10;
	main_basesoc_selftrigger30_reg_trigger12 <= main_basesoc_selftrigger30_reg_trigger11;
	main_basesoc_selftrigger30_reg_trigger13 <= main_basesoc_selftrigger30_reg_trigger12;
	main_basesoc_selftrigger30_reg_trigger14 <= main_basesoc_selftrigger30_reg_trigger13;
	main_basesoc_selftrigger30_reg_trigger15 <= main_basesoc_selftrigger30_reg_trigger14;
	main_basesoc_selftrigger30_reg_trigger16 <= main_basesoc_selftrigger30_reg_trigger15;
	main_basesoc_selftrigger30_reg_trigger17 <= main_basesoc_selftrigger30_reg_trigger16;
	main_basesoc_selftrigger30_reg_trigger18 <= main_basesoc_selftrigger30_reg_trigger17;
	main_basesoc_selftrigger30_reg_trigger19 <= main_basesoc_selftrigger30_reg_trigger18;
	main_basesoc_selftrigger30_reg_trigger20 <= main_basesoc_selftrigger30_reg_trigger19;
	main_basesoc_selftrigger30_reg_trigger21 <= main_basesoc_selftrigger30_reg_trigger20;
	main_basesoc_selftrigger30_reg_trigger22 <= main_basesoc_selftrigger30_reg_trigger21;
	main_basesoc_selftrigger30_reg_trigger23 <= main_basesoc_selftrigger30_reg_trigger22;
	main_basesoc_selftrigger30_reg_trigger24 <= main_basesoc_selftrigger30_reg_trigger23;
	main_basesoc_selftrigger30_reg_trigger25 <= main_basesoc_selftrigger30_reg_trigger24;
	main_basesoc_selftrigger30_reg_trigger26 <= main_basesoc_selftrigger30_reg_trigger25;
	main_basesoc_selftrigger30_reg_trigger27 <= main_basesoc_selftrigger30_reg_trigger26;
	main_basesoc_selftrigger30_reg_trigger28 <= main_basesoc_selftrigger30_reg_trigger27;
	main_basesoc_selftrigger30_reg_trigger29 <= main_basesoc_selftrigger30_reg_trigger28;
	main_basesoc_selftrigger30_reg_trigger30 <= main_basesoc_selftrigger30_reg_trigger29;
	main_basesoc_selftrigger30_reg_trigger31 <= main_basesoc_selftrigger30_reg_trigger30;
	main_basesoc_selftrigger30_reg_trigger32 <= main_basesoc_selftrigger30_reg_trigger31;
	main_basesoc_selftrigger30_reg_trigger33 <= main_basesoc_selftrigger30_reg_trigger32;
	main_basesoc_selftrigger30_reg_trigger34 <= main_basesoc_selftrigger30_reg_trigger33;
	main_basesoc_selftrigger30_reg_trigger35 <= main_basesoc_selftrigger30_reg_trigger34;
	main_basesoc_selftrigger30_reg_trigger36 <= main_basesoc_selftrigger30_reg_trigger35;
	main_basesoc_selftrigger30_reg_trigger37 <= main_basesoc_selftrigger30_reg_trigger36;
	main_basesoc_selftrigger30_reg_trigger38 <= main_basesoc_selftrigger30_reg_trigger37;
	main_basesoc_selftrigger30_reg_trigger39 <= main_basesoc_selftrigger30_reg_trigger38;
	main_basesoc_selftrigger30_reg_trigger40 <= main_basesoc_selftrigger30_reg_trigger39;
	main_basesoc_selftrigger30_reg_trigger41 <= main_basesoc_selftrigger30_reg_trigger40;
	main_basesoc_selftrigger30_reg_trigger42 <= main_basesoc_selftrigger30_reg_trigger41;
	main_basesoc_selftrigger30_reg_trigger43 <= main_basesoc_selftrigger30_reg_trigger42;
	main_basesoc_selftrigger30_reg_trigger44 <= main_basesoc_selftrigger30_reg_trigger43;
	main_basesoc_selftrigger30_reg_trigger45 <= main_basesoc_selftrigger30_reg_trigger44;
	main_basesoc_selftrigger30_reg_trigger46 <= main_basesoc_selftrigger30_reg_trigger45;
	main_basesoc_selftrigger30_reg_trigger47 <= main_basesoc_selftrigger30_reg_trigger46;
	main_basesoc_selftrigger30_reg_trigger48 <= main_basesoc_selftrigger30_reg_trigger47;
	main_basesoc_selftrigger30_reg_trigger49 <= main_basesoc_selftrigger30_reg_trigger48;
	main_basesoc_selftrigger30_reg_trigger0 <= main_basesoc_selftrigger30_data_in;
	main_basesoc_selftrigger30_data_out <= main_basesoc_selftrigger30_reg_trigger49;
	if (((main_basesoc_selftrigger30_reg_trigger0 - main_basesoc_selftrigger30_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger30_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger30_out <= 1'd0;
	end
	builder_clockdomainsrenamer36_state <= builder_clockdomainsrenamer36_next_state;
	if (main_basesoc_gearbox_14_3431_cnt_rst0_clockdomainsrenamer31_next_value_ce0) begin
		main_basesoc_gearbox_14_3431_cnt_rst0 <= main_basesoc_gearbox_14_3431_cnt_rst0_clockdomainsrenamer31_next_value0;
	end
	if (main_basesoc_gearbox_14_3431_rst_clockdomainsrenamer31_next_value_ce1) begin
		main_basesoc_gearbox_14_3431_rst <= main_basesoc_gearbox_14_3431_rst_clockdomainsrenamer31_next_value1;
	end
	if (main_basesoc_gearbox_14_3431_fifo_0_ready_clockdomainsrenamer31_next_value_ce2) begin
		main_basesoc_gearbox_14_3431_fifo_0_ready <= main_basesoc_gearbox_14_3431_fifo_0_ready_clockdomainsrenamer31_next_value2;
	end
	if (main_basesoc_gearbox_14_3431_contador_clockdomainsrenamer31_next_value_ce3) begin
		main_basesoc_gearbox_14_3431_contador <= main_basesoc_gearbox_14_3431_contador_clockdomainsrenamer31_next_value3;
	end
	if (main_basesoc_gearbox_14_3431_contador6_clockdomainsrenamer31_next_value_ce4) begin
		main_basesoc_gearbox_14_3431_contador6 <= main_basesoc_gearbox_14_3431_contador6_clockdomainsrenamer31_next_value4;
	end
	if (main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value_ce5) begin
		main_basesoc_gearbox_14_3431_buffer_valid <= main_basesoc_gearbox_14_3431_buffer_valid_clockdomainsrenamer31_next_value5;
	end
	if (main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value_ce6) begin
		main_basesoc_gearbox_14_3431_di <= main_basesoc_gearbox_14_3431_di_clockdomainsrenamer31_next_value6;
	end
	if (main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value_ce7) begin
		main_basesoc_gearbox_14_3431_word_counter <= main_basesoc_gearbox_14_3431_word_counter_clockdomainsrenamer31_next_value7;
	end
	main_basesoc_selftrigger31_reg_trigger1 <= main_basesoc_selftrigger31_reg_trigger0;
	main_basesoc_selftrigger31_reg_trigger2 <= main_basesoc_selftrigger31_reg_trigger1;
	main_basesoc_selftrigger31_reg_trigger3 <= main_basesoc_selftrigger31_reg_trigger2;
	main_basesoc_selftrigger31_reg_trigger4 <= main_basesoc_selftrigger31_reg_trigger3;
	main_basesoc_selftrigger31_reg_trigger5 <= main_basesoc_selftrigger31_reg_trigger4;
	main_basesoc_selftrigger31_reg_trigger6 <= main_basesoc_selftrigger31_reg_trigger5;
	main_basesoc_selftrigger31_reg_trigger7 <= main_basesoc_selftrigger31_reg_trigger6;
	main_basesoc_selftrigger31_reg_trigger8 <= main_basesoc_selftrigger31_reg_trigger7;
	main_basesoc_selftrigger31_reg_trigger9 <= main_basesoc_selftrigger31_reg_trigger8;
	main_basesoc_selftrigger31_reg_trigger10 <= main_basesoc_selftrigger31_reg_trigger9;
	main_basesoc_selftrigger31_reg_trigger11 <= main_basesoc_selftrigger31_reg_trigger10;
	main_basesoc_selftrigger31_reg_trigger12 <= main_basesoc_selftrigger31_reg_trigger11;
	main_basesoc_selftrigger31_reg_trigger13 <= main_basesoc_selftrigger31_reg_trigger12;
	main_basesoc_selftrigger31_reg_trigger14 <= main_basesoc_selftrigger31_reg_trigger13;
	main_basesoc_selftrigger31_reg_trigger15 <= main_basesoc_selftrigger31_reg_trigger14;
	main_basesoc_selftrigger31_reg_trigger16 <= main_basesoc_selftrigger31_reg_trigger15;
	main_basesoc_selftrigger31_reg_trigger17 <= main_basesoc_selftrigger31_reg_trigger16;
	main_basesoc_selftrigger31_reg_trigger18 <= main_basesoc_selftrigger31_reg_trigger17;
	main_basesoc_selftrigger31_reg_trigger19 <= main_basesoc_selftrigger31_reg_trigger18;
	main_basesoc_selftrigger31_reg_trigger20 <= main_basesoc_selftrigger31_reg_trigger19;
	main_basesoc_selftrigger31_reg_trigger21 <= main_basesoc_selftrigger31_reg_trigger20;
	main_basesoc_selftrigger31_reg_trigger22 <= main_basesoc_selftrigger31_reg_trigger21;
	main_basesoc_selftrigger31_reg_trigger23 <= main_basesoc_selftrigger31_reg_trigger22;
	main_basesoc_selftrigger31_reg_trigger24 <= main_basesoc_selftrigger31_reg_trigger23;
	main_basesoc_selftrigger31_reg_trigger25 <= main_basesoc_selftrigger31_reg_trigger24;
	main_basesoc_selftrigger31_reg_trigger26 <= main_basesoc_selftrigger31_reg_trigger25;
	main_basesoc_selftrigger31_reg_trigger27 <= main_basesoc_selftrigger31_reg_trigger26;
	main_basesoc_selftrigger31_reg_trigger28 <= main_basesoc_selftrigger31_reg_trigger27;
	main_basesoc_selftrigger31_reg_trigger29 <= main_basesoc_selftrigger31_reg_trigger28;
	main_basesoc_selftrigger31_reg_trigger30 <= main_basesoc_selftrigger31_reg_trigger29;
	main_basesoc_selftrigger31_reg_trigger31 <= main_basesoc_selftrigger31_reg_trigger30;
	main_basesoc_selftrigger31_reg_trigger32 <= main_basesoc_selftrigger31_reg_trigger31;
	main_basesoc_selftrigger31_reg_trigger33 <= main_basesoc_selftrigger31_reg_trigger32;
	main_basesoc_selftrigger31_reg_trigger34 <= main_basesoc_selftrigger31_reg_trigger33;
	main_basesoc_selftrigger31_reg_trigger35 <= main_basesoc_selftrigger31_reg_trigger34;
	main_basesoc_selftrigger31_reg_trigger36 <= main_basesoc_selftrigger31_reg_trigger35;
	main_basesoc_selftrigger31_reg_trigger37 <= main_basesoc_selftrigger31_reg_trigger36;
	main_basesoc_selftrigger31_reg_trigger38 <= main_basesoc_selftrigger31_reg_trigger37;
	main_basesoc_selftrigger31_reg_trigger39 <= main_basesoc_selftrigger31_reg_trigger38;
	main_basesoc_selftrigger31_reg_trigger40 <= main_basesoc_selftrigger31_reg_trigger39;
	main_basesoc_selftrigger31_reg_trigger41 <= main_basesoc_selftrigger31_reg_trigger40;
	main_basesoc_selftrigger31_reg_trigger42 <= main_basesoc_selftrigger31_reg_trigger41;
	main_basesoc_selftrigger31_reg_trigger43 <= main_basesoc_selftrigger31_reg_trigger42;
	main_basesoc_selftrigger31_reg_trigger44 <= main_basesoc_selftrigger31_reg_trigger43;
	main_basesoc_selftrigger31_reg_trigger45 <= main_basesoc_selftrigger31_reg_trigger44;
	main_basesoc_selftrigger31_reg_trigger46 <= main_basesoc_selftrigger31_reg_trigger45;
	main_basesoc_selftrigger31_reg_trigger47 <= main_basesoc_selftrigger31_reg_trigger46;
	main_basesoc_selftrigger31_reg_trigger48 <= main_basesoc_selftrigger31_reg_trigger47;
	main_basesoc_selftrigger31_reg_trigger49 <= main_basesoc_selftrigger31_reg_trigger48;
	main_basesoc_selftrigger31_reg_trigger0 <= main_basesoc_selftrigger31_data_in;
	main_basesoc_selftrigger31_data_out <= main_basesoc_selftrigger31_reg_trigger49;
	if (((main_basesoc_selftrigger31_reg_trigger0 - main_basesoc_selftrigger31_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger31_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger31_out <= 1'd0;
	end
	if (adc3_adc_frame_rst) begin
		main_basesoc_afe5808a3_bitslip <= 1'd0;
		main_basesoc_afe5808a3_bitslip_lat <= 4'd0;
		main_basesoc_gearbox_14_3424_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3424_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3424_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3424_contador <= 4'd0;
		main_basesoc_gearbox_14_3424_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3424_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3424_di <= 34'd0;
		main_basesoc_gearbox_14_3424_rst <= 1'd0;
		main_basesoc_selftrigger24_out <= 1'd0;
		main_basesoc_selftrigger24_data_out <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger24_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3425_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3425_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3425_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3425_contador <= 4'd0;
		main_basesoc_gearbox_14_3425_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3425_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3425_di <= 34'd0;
		main_basesoc_gearbox_14_3425_rst <= 1'd0;
		main_basesoc_selftrigger25_out <= 1'd0;
		main_basesoc_selftrigger25_data_out <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger25_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3426_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3426_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3426_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3426_contador <= 4'd0;
		main_basesoc_gearbox_14_3426_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3426_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3426_di <= 34'd0;
		main_basesoc_gearbox_14_3426_rst <= 1'd0;
		main_basesoc_selftrigger26_out <= 1'd0;
		main_basesoc_selftrigger26_data_out <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger26_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3427_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3427_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3427_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3427_contador <= 4'd0;
		main_basesoc_gearbox_14_3427_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3427_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3427_di <= 34'd0;
		main_basesoc_gearbox_14_3427_rst <= 1'd0;
		main_basesoc_selftrigger27_out <= 1'd0;
		main_basesoc_selftrigger27_data_out <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger27_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3428_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3428_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3428_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3428_contador <= 4'd0;
		main_basesoc_gearbox_14_3428_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3428_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3428_di <= 34'd0;
		main_basesoc_gearbox_14_3428_rst <= 1'd0;
		main_basesoc_selftrigger28_out <= 1'd0;
		main_basesoc_selftrigger28_data_out <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger28_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3429_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3429_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3429_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3429_contador <= 4'd0;
		main_basesoc_gearbox_14_3429_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3429_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3429_di <= 34'd0;
		main_basesoc_gearbox_14_3429_rst <= 1'd0;
		main_basesoc_selftrigger29_out <= 1'd0;
		main_basesoc_selftrigger29_data_out <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger29_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3430_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3430_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3430_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3430_contador <= 4'd0;
		main_basesoc_gearbox_14_3430_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3430_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3430_di <= 34'd0;
		main_basesoc_gearbox_14_3430_rst <= 1'd0;
		main_basesoc_selftrigger30_out <= 1'd0;
		main_basesoc_selftrigger30_data_out <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger30_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3431_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3431_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3431_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3431_contador <= 4'd0;
		main_basesoc_gearbox_14_3431_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3431_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3431_di <= 34'd0;
		main_basesoc_gearbox_14_3431_rst <= 1'd0;
		main_basesoc_selftrigger31_out <= 1'd0;
		main_basesoc_selftrigger31_data_out <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger31_reg_trigger49 <= 14'd0;
		builder_clockdomainsrenamer29_state <= 3'd0;
		builder_clockdomainsrenamer30_state <= 3'd0;
		builder_clockdomainsrenamer31_state <= 3'd0;
		builder_clockdomainsrenamer32_state <= 3'd0;
		builder_clockdomainsrenamer33_state <= 3'd0;
		builder_clockdomainsrenamer34_state <= 3'd0;
		builder_clockdomainsrenamer35_state <= 3'd0;
		builder_clockdomainsrenamer36_state <= 3'd0;
	end
end

always @(posedge adc4_adc_frame_clk) begin
	if ((main_basesoc_afe5808a4_bitslip_lat == 1'd0)) begin
		main_basesoc_afe5808a4_bitslip_lat <= 4'd15;
	end else begin
		main_basesoc_afe5808a4_bitslip_lat <= (main_basesoc_afe5808a4_bitslip_lat - 1'd1);
	end
	if (((main_basesoc_afe5808a4_frame_do != 14'd16256) & (main_basesoc_afe5808a4_bitslip_lat == 1'd1))) begin
		main_basesoc_afe5808a4_bitslip <= 1'd1;
	end else begin
		main_basesoc_afe5808a4_bitslip <= 1'd0;
	end
	builder_clockdomainsrenamer37_state <= builder_clockdomainsrenamer37_next_state;
	if (main_basesoc_gearbox_14_3432_cnt_rst0_clockdomainsrenamer32_next_value_ce0) begin
		main_basesoc_gearbox_14_3432_cnt_rst0 <= main_basesoc_gearbox_14_3432_cnt_rst0_clockdomainsrenamer32_next_value0;
	end
	if (main_basesoc_gearbox_14_3432_rst_clockdomainsrenamer32_next_value_ce1) begin
		main_basesoc_gearbox_14_3432_rst <= main_basesoc_gearbox_14_3432_rst_clockdomainsrenamer32_next_value1;
	end
	if (main_basesoc_gearbox_14_3432_fifo_0_ready_clockdomainsrenamer32_next_value_ce2) begin
		main_basesoc_gearbox_14_3432_fifo_0_ready <= main_basesoc_gearbox_14_3432_fifo_0_ready_clockdomainsrenamer32_next_value2;
	end
	if (main_basesoc_gearbox_14_3432_contador_clockdomainsrenamer32_next_value_ce3) begin
		main_basesoc_gearbox_14_3432_contador <= main_basesoc_gearbox_14_3432_contador_clockdomainsrenamer32_next_value3;
	end
	if (main_basesoc_gearbox_14_3432_contador6_clockdomainsrenamer32_next_value_ce4) begin
		main_basesoc_gearbox_14_3432_contador6 <= main_basesoc_gearbox_14_3432_contador6_clockdomainsrenamer32_next_value4;
	end
	if (main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value_ce5) begin
		main_basesoc_gearbox_14_3432_buffer_valid <= main_basesoc_gearbox_14_3432_buffer_valid_clockdomainsrenamer32_next_value5;
	end
	if (main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value_ce6) begin
		main_basesoc_gearbox_14_3432_di <= main_basesoc_gearbox_14_3432_di_clockdomainsrenamer32_next_value6;
	end
	if (main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value_ce7) begin
		main_basesoc_gearbox_14_3432_word_counter <= main_basesoc_gearbox_14_3432_word_counter_clockdomainsrenamer32_next_value7;
	end
	main_basesoc_selftrigger32_reg_trigger1 <= main_basesoc_selftrigger32_reg_trigger0;
	main_basesoc_selftrigger32_reg_trigger2 <= main_basesoc_selftrigger32_reg_trigger1;
	main_basesoc_selftrigger32_reg_trigger3 <= main_basesoc_selftrigger32_reg_trigger2;
	main_basesoc_selftrigger32_reg_trigger4 <= main_basesoc_selftrigger32_reg_trigger3;
	main_basesoc_selftrigger32_reg_trigger5 <= main_basesoc_selftrigger32_reg_trigger4;
	main_basesoc_selftrigger32_reg_trigger6 <= main_basesoc_selftrigger32_reg_trigger5;
	main_basesoc_selftrigger32_reg_trigger7 <= main_basesoc_selftrigger32_reg_trigger6;
	main_basesoc_selftrigger32_reg_trigger8 <= main_basesoc_selftrigger32_reg_trigger7;
	main_basesoc_selftrigger32_reg_trigger9 <= main_basesoc_selftrigger32_reg_trigger8;
	main_basesoc_selftrigger32_reg_trigger10 <= main_basesoc_selftrigger32_reg_trigger9;
	main_basesoc_selftrigger32_reg_trigger11 <= main_basesoc_selftrigger32_reg_trigger10;
	main_basesoc_selftrigger32_reg_trigger12 <= main_basesoc_selftrigger32_reg_trigger11;
	main_basesoc_selftrigger32_reg_trigger13 <= main_basesoc_selftrigger32_reg_trigger12;
	main_basesoc_selftrigger32_reg_trigger14 <= main_basesoc_selftrigger32_reg_trigger13;
	main_basesoc_selftrigger32_reg_trigger15 <= main_basesoc_selftrigger32_reg_trigger14;
	main_basesoc_selftrigger32_reg_trigger16 <= main_basesoc_selftrigger32_reg_trigger15;
	main_basesoc_selftrigger32_reg_trigger17 <= main_basesoc_selftrigger32_reg_trigger16;
	main_basesoc_selftrigger32_reg_trigger18 <= main_basesoc_selftrigger32_reg_trigger17;
	main_basesoc_selftrigger32_reg_trigger19 <= main_basesoc_selftrigger32_reg_trigger18;
	main_basesoc_selftrigger32_reg_trigger20 <= main_basesoc_selftrigger32_reg_trigger19;
	main_basesoc_selftrigger32_reg_trigger21 <= main_basesoc_selftrigger32_reg_trigger20;
	main_basesoc_selftrigger32_reg_trigger22 <= main_basesoc_selftrigger32_reg_trigger21;
	main_basesoc_selftrigger32_reg_trigger23 <= main_basesoc_selftrigger32_reg_trigger22;
	main_basesoc_selftrigger32_reg_trigger24 <= main_basesoc_selftrigger32_reg_trigger23;
	main_basesoc_selftrigger32_reg_trigger25 <= main_basesoc_selftrigger32_reg_trigger24;
	main_basesoc_selftrigger32_reg_trigger26 <= main_basesoc_selftrigger32_reg_trigger25;
	main_basesoc_selftrigger32_reg_trigger27 <= main_basesoc_selftrigger32_reg_trigger26;
	main_basesoc_selftrigger32_reg_trigger28 <= main_basesoc_selftrigger32_reg_trigger27;
	main_basesoc_selftrigger32_reg_trigger29 <= main_basesoc_selftrigger32_reg_trigger28;
	main_basesoc_selftrigger32_reg_trigger30 <= main_basesoc_selftrigger32_reg_trigger29;
	main_basesoc_selftrigger32_reg_trigger31 <= main_basesoc_selftrigger32_reg_trigger30;
	main_basesoc_selftrigger32_reg_trigger32 <= main_basesoc_selftrigger32_reg_trigger31;
	main_basesoc_selftrigger32_reg_trigger33 <= main_basesoc_selftrigger32_reg_trigger32;
	main_basesoc_selftrigger32_reg_trigger34 <= main_basesoc_selftrigger32_reg_trigger33;
	main_basesoc_selftrigger32_reg_trigger35 <= main_basesoc_selftrigger32_reg_trigger34;
	main_basesoc_selftrigger32_reg_trigger36 <= main_basesoc_selftrigger32_reg_trigger35;
	main_basesoc_selftrigger32_reg_trigger37 <= main_basesoc_selftrigger32_reg_trigger36;
	main_basesoc_selftrigger32_reg_trigger38 <= main_basesoc_selftrigger32_reg_trigger37;
	main_basesoc_selftrigger32_reg_trigger39 <= main_basesoc_selftrigger32_reg_trigger38;
	main_basesoc_selftrigger32_reg_trigger40 <= main_basesoc_selftrigger32_reg_trigger39;
	main_basesoc_selftrigger32_reg_trigger41 <= main_basesoc_selftrigger32_reg_trigger40;
	main_basesoc_selftrigger32_reg_trigger42 <= main_basesoc_selftrigger32_reg_trigger41;
	main_basesoc_selftrigger32_reg_trigger43 <= main_basesoc_selftrigger32_reg_trigger42;
	main_basesoc_selftrigger32_reg_trigger44 <= main_basesoc_selftrigger32_reg_trigger43;
	main_basesoc_selftrigger32_reg_trigger45 <= main_basesoc_selftrigger32_reg_trigger44;
	main_basesoc_selftrigger32_reg_trigger46 <= main_basesoc_selftrigger32_reg_trigger45;
	main_basesoc_selftrigger32_reg_trigger47 <= main_basesoc_selftrigger32_reg_trigger46;
	main_basesoc_selftrigger32_reg_trigger48 <= main_basesoc_selftrigger32_reg_trigger47;
	main_basesoc_selftrigger32_reg_trigger49 <= main_basesoc_selftrigger32_reg_trigger48;
	main_basesoc_selftrigger32_reg_trigger0 <= main_basesoc_selftrigger32_data_in;
	main_basesoc_selftrigger32_data_out <= main_basesoc_selftrigger32_reg_trigger49;
	if (((main_basesoc_selftrigger32_reg_trigger0 - main_basesoc_selftrigger32_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger32_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger32_out <= 1'd0;
	end
	builder_clockdomainsrenamer38_state <= builder_clockdomainsrenamer38_next_state;
	if (main_basesoc_gearbox_14_3433_cnt_rst0_clockdomainsrenamer33_next_value_ce0) begin
		main_basesoc_gearbox_14_3433_cnt_rst0 <= main_basesoc_gearbox_14_3433_cnt_rst0_clockdomainsrenamer33_next_value0;
	end
	if (main_basesoc_gearbox_14_3433_rst_clockdomainsrenamer33_next_value_ce1) begin
		main_basesoc_gearbox_14_3433_rst <= main_basesoc_gearbox_14_3433_rst_clockdomainsrenamer33_next_value1;
	end
	if (main_basesoc_gearbox_14_3433_fifo_0_ready_clockdomainsrenamer33_next_value_ce2) begin
		main_basesoc_gearbox_14_3433_fifo_0_ready <= main_basesoc_gearbox_14_3433_fifo_0_ready_clockdomainsrenamer33_next_value2;
	end
	if (main_basesoc_gearbox_14_3433_contador_clockdomainsrenamer33_next_value_ce3) begin
		main_basesoc_gearbox_14_3433_contador <= main_basesoc_gearbox_14_3433_contador_clockdomainsrenamer33_next_value3;
	end
	if (main_basesoc_gearbox_14_3433_contador6_clockdomainsrenamer33_next_value_ce4) begin
		main_basesoc_gearbox_14_3433_contador6 <= main_basesoc_gearbox_14_3433_contador6_clockdomainsrenamer33_next_value4;
	end
	if (main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value_ce5) begin
		main_basesoc_gearbox_14_3433_buffer_valid <= main_basesoc_gearbox_14_3433_buffer_valid_clockdomainsrenamer33_next_value5;
	end
	if (main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value_ce6) begin
		main_basesoc_gearbox_14_3433_di <= main_basesoc_gearbox_14_3433_di_clockdomainsrenamer33_next_value6;
	end
	if (main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value_ce7) begin
		main_basesoc_gearbox_14_3433_word_counter <= main_basesoc_gearbox_14_3433_word_counter_clockdomainsrenamer33_next_value7;
	end
	main_basesoc_selftrigger33_reg_trigger1 <= main_basesoc_selftrigger33_reg_trigger0;
	main_basesoc_selftrigger33_reg_trigger2 <= main_basesoc_selftrigger33_reg_trigger1;
	main_basesoc_selftrigger33_reg_trigger3 <= main_basesoc_selftrigger33_reg_trigger2;
	main_basesoc_selftrigger33_reg_trigger4 <= main_basesoc_selftrigger33_reg_trigger3;
	main_basesoc_selftrigger33_reg_trigger5 <= main_basesoc_selftrigger33_reg_trigger4;
	main_basesoc_selftrigger33_reg_trigger6 <= main_basesoc_selftrigger33_reg_trigger5;
	main_basesoc_selftrigger33_reg_trigger7 <= main_basesoc_selftrigger33_reg_trigger6;
	main_basesoc_selftrigger33_reg_trigger8 <= main_basesoc_selftrigger33_reg_trigger7;
	main_basesoc_selftrigger33_reg_trigger9 <= main_basesoc_selftrigger33_reg_trigger8;
	main_basesoc_selftrigger33_reg_trigger10 <= main_basesoc_selftrigger33_reg_trigger9;
	main_basesoc_selftrigger33_reg_trigger11 <= main_basesoc_selftrigger33_reg_trigger10;
	main_basesoc_selftrigger33_reg_trigger12 <= main_basesoc_selftrigger33_reg_trigger11;
	main_basesoc_selftrigger33_reg_trigger13 <= main_basesoc_selftrigger33_reg_trigger12;
	main_basesoc_selftrigger33_reg_trigger14 <= main_basesoc_selftrigger33_reg_trigger13;
	main_basesoc_selftrigger33_reg_trigger15 <= main_basesoc_selftrigger33_reg_trigger14;
	main_basesoc_selftrigger33_reg_trigger16 <= main_basesoc_selftrigger33_reg_trigger15;
	main_basesoc_selftrigger33_reg_trigger17 <= main_basesoc_selftrigger33_reg_trigger16;
	main_basesoc_selftrigger33_reg_trigger18 <= main_basesoc_selftrigger33_reg_trigger17;
	main_basesoc_selftrigger33_reg_trigger19 <= main_basesoc_selftrigger33_reg_trigger18;
	main_basesoc_selftrigger33_reg_trigger20 <= main_basesoc_selftrigger33_reg_trigger19;
	main_basesoc_selftrigger33_reg_trigger21 <= main_basesoc_selftrigger33_reg_trigger20;
	main_basesoc_selftrigger33_reg_trigger22 <= main_basesoc_selftrigger33_reg_trigger21;
	main_basesoc_selftrigger33_reg_trigger23 <= main_basesoc_selftrigger33_reg_trigger22;
	main_basesoc_selftrigger33_reg_trigger24 <= main_basesoc_selftrigger33_reg_trigger23;
	main_basesoc_selftrigger33_reg_trigger25 <= main_basesoc_selftrigger33_reg_trigger24;
	main_basesoc_selftrigger33_reg_trigger26 <= main_basesoc_selftrigger33_reg_trigger25;
	main_basesoc_selftrigger33_reg_trigger27 <= main_basesoc_selftrigger33_reg_trigger26;
	main_basesoc_selftrigger33_reg_trigger28 <= main_basesoc_selftrigger33_reg_trigger27;
	main_basesoc_selftrigger33_reg_trigger29 <= main_basesoc_selftrigger33_reg_trigger28;
	main_basesoc_selftrigger33_reg_trigger30 <= main_basesoc_selftrigger33_reg_trigger29;
	main_basesoc_selftrigger33_reg_trigger31 <= main_basesoc_selftrigger33_reg_trigger30;
	main_basesoc_selftrigger33_reg_trigger32 <= main_basesoc_selftrigger33_reg_trigger31;
	main_basesoc_selftrigger33_reg_trigger33 <= main_basesoc_selftrigger33_reg_trigger32;
	main_basesoc_selftrigger33_reg_trigger34 <= main_basesoc_selftrigger33_reg_trigger33;
	main_basesoc_selftrigger33_reg_trigger35 <= main_basesoc_selftrigger33_reg_trigger34;
	main_basesoc_selftrigger33_reg_trigger36 <= main_basesoc_selftrigger33_reg_trigger35;
	main_basesoc_selftrigger33_reg_trigger37 <= main_basesoc_selftrigger33_reg_trigger36;
	main_basesoc_selftrigger33_reg_trigger38 <= main_basesoc_selftrigger33_reg_trigger37;
	main_basesoc_selftrigger33_reg_trigger39 <= main_basesoc_selftrigger33_reg_trigger38;
	main_basesoc_selftrigger33_reg_trigger40 <= main_basesoc_selftrigger33_reg_trigger39;
	main_basesoc_selftrigger33_reg_trigger41 <= main_basesoc_selftrigger33_reg_trigger40;
	main_basesoc_selftrigger33_reg_trigger42 <= main_basesoc_selftrigger33_reg_trigger41;
	main_basesoc_selftrigger33_reg_trigger43 <= main_basesoc_selftrigger33_reg_trigger42;
	main_basesoc_selftrigger33_reg_trigger44 <= main_basesoc_selftrigger33_reg_trigger43;
	main_basesoc_selftrigger33_reg_trigger45 <= main_basesoc_selftrigger33_reg_trigger44;
	main_basesoc_selftrigger33_reg_trigger46 <= main_basesoc_selftrigger33_reg_trigger45;
	main_basesoc_selftrigger33_reg_trigger47 <= main_basesoc_selftrigger33_reg_trigger46;
	main_basesoc_selftrigger33_reg_trigger48 <= main_basesoc_selftrigger33_reg_trigger47;
	main_basesoc_selftrigger33_reg_trigger49 <= main_basesoc_selftrigger33_reg_trigger48;
	main_basesoc_selftrigger33_reg_trigger0 <= main_basesoc_selftrigger33_data_in;
	main_basesoc_selftrigger33_data_out <= main_basesoc_selftrigger33_reg_trigger49;
	if (((main_basesoc_selftrigger33_reg_trigger0 - main_basesoc_selftrigger33_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger33_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger33_out <= 1'd0;
	end
	builder_clockdomainsrenamer39_state <= builder_clockdomainsrenamer39_next_state;
	if (main_basesoc_gearbox_14_3434_cnt_rst0_clockdomainsrenamer34_next_value_ce0) begin
		main_basesoc_gearbox_14_3434_cnt_rst0 <= main_basesoc_gearbox_14_3434_cnt_rst0_clockdomainsrenamer34_next_value0;
	end
	if (main_basesoc_gearbox_14_3434_rst_clockdomainsrenamer34_next_value_ce1) begin
		main_basesoc_gearbox_14_3434_rst <= main_basesoc_gearbox_14_3434_rst_clockdomainsrenamer34_next_value1;
	end
	if (main_basesoc_gearbox_14_3434_fifo_0_ready_clockdomainsrenamer34_next_value_ce2) begin
		main_basesoc_gearbox_14_3434_fifo_0_ready <= main_basesoc_gearbox_14_3434_fifo_0_ready_clockdomainsrenamer34_next_value2;
	end
	if (main_basesoc_gearbox_14_3434_contador_clockdomainsrenamer34_next_value_ce3) begin
		main_basesoc_gearbox_14_3434_contador <= main_basesoc_gearbox_14_3434_contador_clockdomainsrenamer34_next_value3;
	end
	if (main_basesoc_gearbox_14_3434_contador6_clockdomainsrenamer34_next_value_ce4) begin
		main_basesoc_gearbox_14_3434_contador6 <= main_basesoc_gearbox_14_3434_contador6_clockdomainsrenamer34_next_value4;
	end
	if (main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value_ce5) begin
		main_basesoc_gearbox_14_3434_buffer_valid <= main_basesoc_gearbox_14_3434_buffer_valid_clockdomainsrenamer34_next_value5;
	end
	if (main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value_ce6) begin
		main_basesoc_gearbox_14_3434_di <= main_basesoc_gearbox_14_3434_di_clockdomainsrenamer34_next_value6;
	end
	if (main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value_ce7) begin
		main_basesoc_gearbox_14_3434_word_counter <= main_basesoc_gearbox_14_3434_word_counter_clockdomainsrenamer34_next_value7;
	end
	main_basesoc_selftrigger34_reg_trigger1 <= main_basesoc_selftrigger34_reg_trigger0;
	main_basesoc_selftrigger34_reg_trigger2 <= main_basesoc_selftrigger34_reg_trigger1;
	main_basesoc_selftrigger34_reg_trigger3 <= main_basesoc_selftrigger34_reg_trigger2;
	main_basesoc_selftrigger34_reg_trigger4 <= main_basesoc_selftrigger34_reg_trigger3;
	main_basesoc_selftrigger34_reg_trigger5 <= main_basesoc_selftrigger34_reg_trigger4;
	main_basesoc_selftrigger34_reg_trigger6 <= main_basesoc_selftrigger34_reg_trigger5;
	main_basesoc_selftrigger34_reg_trigger7 <= main_basesoc_selftrigger34_reg_trigger6;
	main_basesoc_selftrigger34_reg_trigger8 <= main_basesoc_selftrigger34_reg_trigger7;
	main_basesoc_selftrigger34_reg_trigger9 <= main_basesoc_selftrigger34_reg_trigger8;
	main_basesoc_selftrigger34_reg_trigger10 <= main_basesoc_selftrigger34_reg_trigger9;
	main_basesoc_selftrigger34_reg_trigger11 <= main_basesoc_selftrigger34_reg_trigger10;
	main_basesoc_selftrigger34_reg_trigger12 <= main_basesoc_selftrigger34_reg_trigger11;
	main_basesoc_selftrigger34_reg_trigger13 <= main_basesoc_selftrigger34_reg_trigger12;
	main_basesoc_selftrigger34_reg_trigger14 <= main_basesoc_selftrigger34_reg_trigger13;
	main_basesoc_selftrigger34_reg_trigger15 <= main_basesoc_selftrigger34_reg_trigger14;
	main_basesoc_selftrigger34_reg_trigger16 <= main_basesoc_selftrigger34_reg_trigger15;
	main_basesoc_selftrigger34_reg_trigger17 <= main_basesoc_selftrigger34_reg_trigger16;
	main_basesoc_selftrigger34_reg_trigger18 <= main_basesoc_selftrigger34_reg_trigger17;
	main_basesoc_selftrigger34_reg_trigger19 <= main_basesoc_selftrigger34_reg_trigger18;
	main_basesoc_selftrigger34_reg_trigger20 <= main_basesoc_selftrigger34_reg_trigger19;
	main_basesoc_selftrigger34_reg_trigger21 <= main_basesoc_selftrigger34_reg_trigger20;
	main_basesoc_selftrigger34_reg_trigger22 <= main_basesoc_selftrigger34_reg_trigger21;
	main_basesoc_selftrigger34_reg_trigger23 <= main_basesoc_selftrigger34_reg_trigger22;
	main_basesoc_selftrigger34_reg_trigger24 <= main_basesoc_selftrigger34_reg_trigger23;
	main_basesoc_selftrigger34_reg_trigger25 <= main_basesoc_selftrigger34_reg_trigger24;
	main_basesoc_selftrigger34_reg_trigger26 <= main_basesoc_selftrigger34_reg_trigger25;
	main_basesoc_selftrigger34_reg_trigger27 <= main_basesoc_selftrigger34_reg_trigger26;
	main_basesoc_selftrigger34_reg_trigger28 <= main_basesoc_selftrigger34_reg_trigger27;
	main_basesoc_selftrigger34_reg_trigger29 <= main_basesoc_selftrigger34_reg_trigger28;
	main_basesoc_selftrigger34_reg_trigger30 <= main_basesoc_selftrigger34_reg_trigger29;
	main_basesoc_selftrigger34_reg_trigger31 <= main_basesoc_selftrigger34_reg_trigger30;
	main_basesoc_selftrigger34_reg_trigger32 <= main_basesoc_selftrigger34_reg_trigger31;
	main_basesoc_selftrigger34_reg_trigger33 <= main_basesoc_selftrigger34_reg_trigger32;
	main_basesoc_selftrigger34_reg_trigger34 <= main_basesoc_selftrigger34_reg_trigger33;
	main_basesoc_selftrigger34_reg_trigger35 <= main_basesoc_selftrigger34_reg_trigger34;
	main_basesoc_selftrigger34_reg_trigger36 <= main_basesoc_selftrigger34_reg_trigger35;
	main_basesoc_selftrigger34_reg_trigger37 <= main_basesoc_selftrigger34_reg_trigger36;
	main_basesoc_selftrigger34_reg_trigger38 <= main_basesoc_selftrigger34_reg_trigger37;
	main_basesoc_selftrigger34_reg_trigger39 <= main_basesoc_selftrigger34_reg_trigger38;
	main_basesoc_selftrigger34_reg_trigger40 <= main_basesoc_selftrigger34_reg_trigger39;
	main_basesoc_selftrigger34_reg_trigger41 <= main_basesoc_selftrigger34_reg_trigger40;
	main_basesoc_selftrigger34_reg_trigger42 <= main_basesoc_selftrigger34_reg_trigger41;
	main_basesoc_selftrigger34_reg_trigger43 <= main_basesoc_selftrigger34_reg_trigger42;
	main_basesoc_selftrigger34_reg_trigger44 <= main_basesoc_selftrigger34_reg_trigger43;
	main_basesoc_selftrigger34_reg_trigger45 <= main_basesoc_selftrigger34_reg_trigger44;
	main_basesoc_selftrigger34_reg_trigger46 <= main_basesoc_selftrigger34_reg_trigger45;
	main_basesoc_selftrigger34_reg_trigger47 <= main_basesoc_selftrigger34_reg_trigger46;
	main_basesoc_selftrigger34_reg_trigger48 <= main_basesoc_selftrigger34_reg_trigger47;
	main_basesoc_selftrigger34_reg_trigger49 <= main_basesoc_selftrigger34_reg_trigger48;
	main_basesoc_selftrigger34_reg_trigger0 <= main_basesoc_selftrigger34_data_in;
	main_basesoc_selftrigger34_data_out <= main_basesoc_selftrigger34_reg_trigger49;
	if (((main_basesoc_selftrigger34_reg_trigger0 - main_basesoc_selftrigger34_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger34_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger34_out <= 1'd0;
	end
	builder_clockdomainsrenamer40_state <= builder_clockdomainsrenamer40_next_state;
	if (main_basesoc_gearbox_14_3435_cnt_rst0_clockdomainsrenamer35_next_value_ce0) begin
		main_basesoc_gearbox_14_3435_cnt_rst0 <= main_basesoc_gearbox_14_3435_cnt_rst0_clockdomainsrenamer35_next_value0;
	end
	if (main_basesoc_gearbox_14_3435_rst_clockdomainsrenamer35_next_value_ce1) begin
		main_basesoc_gearbox_14_3435_rst <= main_basesoc_gearbox_14_3435_rst_clockdomainsrenamer35_next_value1;
	end
	if (main_basesoc_gearbox_14_3435_fifo_0_ready_clockdomainsrenamer35_next_value_ce2) begin
		main_basesoc_gearbox_14_3435_fifo_0_ready <= main_basesoc_gearbox_14_3435_fifo_0_ready_clockdomainsrenamer35_next_value2;
	end
	if (main_basesoc_gearbox_14_3435_contador_clockdomainsrenamer35_next_value_ce3) begin
		main_basesoc_gearbox_14_3435_contador <= main_basesoc_gearbox_14_3435_contador_clockdomainsrenamer35_next_value3;
	end
	if (main_basesoc_gearbox_14_3435_contador6_clockdomainsrenamer35_next_value_ce4) begin
		main_basesoc_gearbox_14_3435_contador6 <= main_basesoc_gearbox_14_3435_contador6_clockdomainsrenamer35_next_value4;
	end
	if (main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value_ce5) begin
		main_basesoc_gearbox_14_3435_buffer_valid <= main_basesoc_gearbox_14_3435_buffer_valid_clockdomainsrenamer35_next_value5;
	end
	if (main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value_ce6) begin
		main_basesoc_gearbox_14_3435_di <= main_basesoc_gearbox_14_3435_di_clockdomainsrenamer35_next_value6;
	end
	if (main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value_ce7) begin
		main_basesoc_gearbox_14_3435_word_counter <= main_basesoc_gearbox_14_3435_word_counter_clockdomainsrenamer35_next_value7;
	end
	main_basesoc_selftrigger35_reg_trigger1 <= main_basesoc_selftrigger35_reg_trigger0;
	main_basesoc_selftrigger35_reg_trigger2 <= main_basesoc_selftrigger35_reg_trigger1;
	main_basesoc_selftrigger35_reg_trigger3 <= main_basesoc_selftrigger35_reg_trigger2;
	main_basesoc_selftrigger35_reg_trigger4 <= main_basesoc_selftrigger35_reg_trigger3;
	main_basesoc_selftrigger35_reg_trigger5 <= main_basesoc_selftrigger35_reg_trigger4;
	main_basesoc_selftrigger35_reg_trigger6 <= main_basesoc_selftrigger35_reg_trigger5;
	main_basesoc_selftrigger35_reg_trigger7 <= main_basesoc_selftrigger35_reg_trigger6;
	main_basesoc_selftrigger35_reg_trigger8 <= main_basesoc_selftrigger35_reg_trigger7;
	main_basesoc_selftrigger35_reg_trigger9 <= main_basesoc_selftrigger35_reg_trigger8;
	main_basesoc_selftrigger35_reg_trigger10 <= main_basesoc_selftrigger35_reg_trigger9;
	main_basesoc_selftrigger35_reg_trigger11 <= main_basesoc_selftrigger35_reg_trigger10;
	main_basesoc_selftrigger35_reg_trigger12 <= main_basesoc_selftrigger35_reg_trigger11;
	main_basesoc_selftrigger35_reg_trigger13 <= main_basesoc_selftrigger35_reg_trigger12;
	main_basesoc_selftrigger35_reg_trigger14 <= main_basesoc_selftrigger35_reg_trigger13;
	main_basesoc_selftrigger35_reg_trigger15 <= main_basesoc_selftrigger35_reg_trigger14;
	main_basesoc_selftrigger35_reg_trigger16 <= main_basesoc_selftrigger35_reg_trigger15;
	main_basesoc_selftrigger35_reg_trigger17 <= main_basesoc_selftrigger35_reg_trigger16;
	main_basesoc_selftrigger35_reg_trigger18 <= main_basesoc_selftrigger35_reg_trigger17;
	main_basesoc_selftrigger35_reg_trigger19 <= main_basesoc_selftrigger35_reg_trigger18;
	main_basesoc_selftrigger35_reg_trigger20 <= main_basesoc_selftrigger35_reg_trigger19;
	main_basesoc_selftrigger35_reg_trigger21 <= main_basesoc_selftrigger35_reg_trigger20;
	main_basesoc_selftrigger35_reg_trigger22 <= main_basesoc_selftrigger35_reg_trigger21;
	main_basesoc_selftrigger35_reg_trigger23 <= main_basesoc_selftrigger35_reg_trigger22;
	main_basesoc_selftrigger35_reg_trigger24 <= main_basesoc_selftrigger35_reg_trigger23;
	main_basesoc_selftrigger35_reg_trigger25 <= main_basesoc_selftrigger35_reg_trigger24;
	main_basesoc_selftrigger35_reg_trigger26 <= main_basesoc_selftrigger35_reg_trigger25;
	main_basesoc_selftrigger35_reg_trigger27 <= main_basesoc_selftrigger35_reg_trigger26;
	main_basesoc_selftrigger35_reg_trigger28 <= main_basesoc_selftrigger35_reg_trigger27;
	main_basesoc_selftrigger35_reg_trigger29 <= main_basesoc_selftrigger35_reg_trigger28;
	main_basesoc_selftrigger35_reg_trigger30 <= main_basesoc_selftrigger35_reg_trigger29;
	main_basesoc_selftrigger35_reg_trigger31 <= main_basesoc_selftrigger35_reg_trigger30;
	main_basesoc_selftrigger35_reg_trigger32 <= main_basesoc_selftrigger35_reg_trigger31;
	main_basesoc_selftrigger35_reg_trigger33 <= main_basesoc_selftrigger35_reg_trigger32;
	main_basesoc_selftrigger35_reg_trigger34 <= main_basesoc_selftrigger35_reg_trigger33;
	main_basesoc_selftrigger35_reg_trigger35 <= main_basesoc_selftrigger35_reg_trigger34;
	main_basesoc_selftrigger35_reg_trigger36 <= main_basesoc_selftrigger35_reg_trigger35;
	main_basesoc_selftrigger35_reg_trigger37 <= main_basesoc_selftrigger35_reg_trigger36;
	main_basesoc_selftrigger35_reg_trigger38 <= main_basesoc_selftrigger35_reg_trigger37;
	main_basesoc_selftrigger35_reg_trigger39 <= main_basesoc_selftrigger35_reg_trigger38;
	main_basesoc_selftrigger35_reg_trigger40 <= main_basesoc_selftrigger35_reg_trigger39;
	main_basesoc_selftrigger35_reg_trigger41 <= main_basesoc_selftrigger35_reg_trigger40;
	main_basesoc_selftrigger35_reg_trigger42 <= main_basesoc_selftrigger35_reg_trigger41;
	main_basesoc_selftrigger35_reg_trigger43 <= main_basesoc_selftrigger35_reg_trigger42;
	main_basesoc_selftrigger35_reg_trigger44 <= main_basesoc_selftrigger35_reg_trigger43;
	main_basesoc_selftrigger35_reg_trigger45 <= main_basesoc_selftrigger35_reg_trigger44;
	main_basesoc_selftrigger35_reg_trigger46 <= main_basesoc_selftrigger35_reg_trigger45;
	main_basesoc_selftrigger35_reg_trigger47 <= main_basesoc_selftrigger35_reg_trigger46;
	main_basesoc_selftrigger35_reg_trigger48 <= main_basesoc_selftrigger35_reg_trigger47;
	main_basesoc_selftrigger35_reg_trigger49 <= main_basesoc_selftrigger35_reg_trigger48;
	main_basesoc_selftrigger35_reg_trigger0 <= main_basesoc_selftrigger35_data_in;
	main_basesoc_selftrigger35_data_out <= main_basesoc_selftrigger35_reg_trigger49;
	if (((main_basesoc_selftrigger35_reg_trigger0 - main_basesoc_selftrigger35_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger35_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger35_out <= 1'd0;
	end
	builder_clockdomainsrenamer41_state <= builder_clockdomainsrenamer41_next_state;
	if (main_basesoc_gearbox_14_3436_cnt_rst0_clockdomainsrenamer36_next_value_ce0) begin
		main_basesoc_gearbox_14_3436_cnt_rst0 <= main_basesoc_gearbox_14_3436_cnt_rst0_clockdomainsrenamer36_next_value0;
	end
	if (main_basesoc_gearbox_14_3436_rst_clockdomainsrenamer36_next_value_ce1) begin
		main_basesoc_gearbox_14_3436_rst <= main_basesoc_gearbox_14_3436_rst_clockdomainsrenamer36_next_value1;
	end
	if (main_basesoc_gearbox_14_3436_fifo_0_ready_clockdomainsrenamer36_next_value_ce2) begin
		main_basesoc_gearbox_14_3436_fifo_0_ready <= main_basesoc_gearbox_14_3436_fifo_0_ready_clockdomainsrenamer36_next_value2;
	end
	if (main_basesoc_gearbox_14_3436_contador_clockdomainsrenamer36_next_value_ce3) begin
		main_basesoc_gearbox_14_3436_contador <= main_basesoc_gearbox_14_3436_contador_clockdomainsrenamer36_next_value3;
	end
	if (main_basesoc_gearbox_14_3436_contador6_clockdomainsrenamer36_next_value_ce4) begin
		main_basesoc_gearbox_14_3436_contador6 <= main_basesoc_gearbox_14_3436_contador6_clockdomainsrenamer36_next_value4;
	end
	if (main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value_ce5) begin
		main_basesoc_gearbox_14_3436_buffer_valid <= main_basesoc_gearbox_14_3436_buffer_valid_clockdomainsrenamer36_next_value5;
	end
	if (main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value_ce6) begin
		main_basesoc_gearbox_14_3436_di <= main_basesoc_gearbox_14_3436_di_clockdomainsrenamer36_next_value6;
	end
	if (main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value_ce7) begin
		main_basesoc_gearbox_14_3436_word_counter <= main_basesoc_gearbox_14_3436_word_counter_clockdomainsrenamer36_next_value7;
	end
	main_basesoc_selftrigger36_reg_trigger1 <= main_basesoc_selftrigger36_reg_trigger0;
	main_basesoc_selftrigger36_reg_trigger2 <= main_basesoc_selftrigger36_reg_trigger1;
	main_basesoc_selftrigger36_reg_trigger3 <= main_basesoc_selftrigger36_reg_trigger2;
	main_basesoc_selftrigger36_reg_trigger4 <= main_basesoc_selftrigger36_reg_trigger3;
	main_basesoc_selftrigger36_reg_trigger5 <= main_basesoc_selftrigger36_reg_trigger4;
	main_basesoc_selftrigger36_reg_trigger6 <= main_basesoc_selftrigger36_reg_trigger5;
	main_basesoc_selftrigger36_reg_trigger7 <= main_basesoc_selftrigger36_reg_trigger6;
	main_basesoc_selftrigger36_reg_trigger8 <= main_basesoc_selftrigger36_reg_trigger7;
	main_basesoc_selftrigger36_reg_trigger9 <= main_basesoc_selftrigger36_reg_trigger8;
	main_basesoc_selftrigger36_reg_trigger10 <= main_basesoc_selftrigger36_reg_trigger9;
	main_basesoc_selftrigger36_reg_trigger11 <= main_basesoc_selftrigger36_reg_trigger10;
	main_basesoc_selftrigger36_reg_trigger12 <= main_basesoc_selftrigger36_reg_trigger11;
	main_basesoc_selftrigger36_reg_trigger13 <= main_basesoc_selftrigger36_reg_trigger12;
	main_basesoc_selftrigger36_reg_trigger14 <= main_basesoc_selftrigger36_reg_trigger13;
	main_basesoc_selftrigger36_reg_trigger15 <= main_basesoc_selftrigger36_reg_trigger14;
	main_basesoc_selftrigger36_reg_trigger16 <= main_basesoc_selftrigger36_reg_trigger15;
	main_basesoc_selftrigger36_reg_trigger17 <= main_basesoc_selftrigger36_reg_trigger16;
	main_basesoc_selftrigger36_reg_trigger18 <= main_basesoc_selftrigger36_reg_trigger17;
	main_basesoc_selftrigger36_reg_trigger19 <= main_basesoc_selftrigger36_reg_trigger18;
	main_basesoc_selftrigger36_reg_trigger20 <= main_basesoc_selftrigger36_reg_trigger19;
	main_basesoc_selftrigger36_reg_trigger21 <= main_basesoc_selftrigger36_reg_trigger20;
	main_basesoc_selftrigger36_reg_trigger22 <= main_basesoc_selftrigger36_reg_trigger21;
	main_basesoc_selftrigger36_reg_trigger23 <= main_basesoc_selftrigger36_reg_trigger22;
	main_basesoc_selftrigger36_reg_trigger24 <= main_basesoc_selftrigger36_reg_trigger23;
	main_basesoc_selftrigger36_reg_trigger25 <= main_basesoc_selftrigger36_reg_trigger24;
	main_basesoc_selftrigger36_reg_trigger26 <= main_basesoc_selftrigger36_reg_trigger25;
	main_basesoc_selftrigger36_reg_trigger27 <= main_basesoc_selftrigger36_reg_trigger26;
	main_basesoc_selftrigger36_reg_trigger28 <= main_basesoc_selftrigger36_reg_trigger27;
	main_basesoc_selftrigger36_reg_trigger29 <= main_basesoc_selftrigger36_reg_trigger28;
	main_basesoc_selftrigger36_reg_trigger30 <= main_basesoc_selftrigger36_reg_trigger29;
	main_basesoc_selftrigger36_reg_trigger31 <= main_basesoc_selftrigger36_reg_trigger30;
	main_basesoc_selftrigger36_reg_trigger32 <= main_basesoc_selftrigger36_reg_trigger31;
	main_basesoc_selftrigger36_reg_trigger33 <= main_basesoc_selftrigger36_reg_trigger32;
	main_basesoc_selftrigger36_reg_trigger34 <= main_basesoc_selftrigger36_reg_trigger33;
	main_basesoc_selftrigger36_reg_trigger35 <= main_basesoc_selftrigger36_reg_trigger34;
	main_basesoc_selftrigger36_reg_trigger36 <= main_basesoc_selftrigger36_reg_trigger35;
	main_basesoc_selftrigger36_reg_trigger37 <= main_basesoc_selftrigger36_reg_trigger36;
	main_basesoc_selftrigger36_reg_trigger38 <= main_basesoc_selftrigger36_reg_trigger37;
	main_basesoc_selftrigger36_reg_trigger39 <= main_basesoc_selftrigger36_reg_trigger38;
	main_basesoc_selftrigger36_reg_trigger40 <= main_basesoc_selftrigger36_reg_trigger39;
	main_basesoc_selftrigger36_reg_trigger41 <= main_basesoc_selftrigger36_reg_trigger40;
	main_basesoc_selftrigger36_reg_trigger42 <= main_basesoc_selftrigger36_reg_trigger41;
	main_basesoc_selftrigger36_reg_trigger43 <= main_basesoc_selftrigger36_reg_trigger42;
	main_basesoc_selftrigger36_reg_trigger44 <= main_basesoc_selftrigger36_reg_trigger43;
	main_basesoc_selftrigger36_reg_trigger45 <= main_basesoc_selftrigger36_reg_trigger44;
	main_basesoc_selftrigger36_reg_trigger46 <= main_basesoc_selftrigger36_reg_trigger45;
	main_basesoc_selftrigger36_reg_trigger47 <= main_basesoc_selftrigger36_reg_trigger46;
	main_basesoc_selftrigger36_reg_trigger48 <= main_basesoc_selftrigger36_reg_trigger47;
	main_basesoc_selftrigger36_reg_trigger49 <= main_basesoc_selftrigger36_reg_trigger48;
	main_basesoc_selftrigger36_reg_trigger0 <= main_basesoc_selftrigger36_data_in;
	main_basesoc_selftrigger36_data_out <= main_basesoc_selftrigger36_reg_trigger49;
	if (((main_basesoc_selftrigger36_reg_trigger0 - main_basesoc_selftrigger36_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger36_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger36_out <= 1'd0;
	end
	builder_clockdomainsrenamer42_state <= builder_clockdomainsrenamer42_next_state;
	if (main_basesoc_gearbox_14_3437_cnt_rst0_clockdomainsrenamer37_next_value_ce0) begin
		main_basesoc_gearbox_14_3437_cnt_rst0 <= main_basesoc_gearbox_14_3437_cnt_rst0_clockdomainsrenamer37_next_value0;
	end
	if (main_basesoc_gearbox_14_3437_rst_clockdomainsrenamer37_next_value_ce1) begin
		main_basesoc_gearbox_14_3437_rst <= main_basesoc_gearbox_14_3437_rst_clockdomainsrenamer37_next_value1;
	end
	if (main_basesoc_gearbox_14_3437_fifo_0_ready_clockdomainsrenamer37_next_value_ce2) begin
		main_basesoc_gearbox_14_3437_fifo_0_ready <= main_basesoc_gearbox_14_3437_fifo_0_ready_clockdomainsrenamer37_next_value2;
	end
	if (main_basesoc_gearbox_14_3437_contador_clockdomainsrenamer37_next_value_ce3) begin
		main_basesoc_gearbox_14_3437_contador <= main_basesoc_gearbox_14_3437_contador_clockdomainsrenamer37_next_value3;
	end
	if (main_basesoc_gearbox_14_3437_contador6_clockdomainsrenamer37_next_value_ce4) begin
		main_basesoc_gearbox_14_3437_contador6 <= main_basesoc_gearbox_14_3437_contador6_clockdomainsrenamer37_next_value4;
	end
	if (main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value_ce5) begin
		main_basesoc_gearbox_14_3437_buffer_valid <= main_basesoc_gearbox_14_3437_buffer_valid_clockdomainsrenamer37_next_value5;
	end
	if (main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value_ce6) begin
		main_basesoc_gearbox_14_3437_di <= main_basesoc_gearbox_14_3437_di_clockdomainsrenamer37_next_value6;
	end
	if (main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value_ce7) begin
		main_basesoc_gearbox_14_3437_word_counter <= main_basesoc_gearbox_14_3437_word_counter_clockdomainsrenamer37_next_value7;
	end
	main_basesoc_selftrigger37_reg_trigger1 <= main_basesoc_selftrigger37_reg_trigger0;
	main_basesoc_selftrigger37_reg_trigger2 <= main_basesoc_selftrigger37_reg_trigger1;
	main_basesoc_selftrigger37_reg_trigger3 <= main_basesoc_selftrigger37_reg_trigger2;
	main_basesoc_selftrigger37_reg_trigger4 <= main_basesoc_selftrigger37_reg_trigger3;
	main_basesoc_selftrigger37_reg_trigger5 <= main_basesoc_selftrigger37_reg_trigger4;
	main_basesoc_selftrigger37_reg_trigger6 <= main_basesoc_selftrigger37_reg_trigger5;
	main_basesoc_selftrigger37_reg_trigger7 <= main_basesoc_selftrigger37_reg_trigger6;
	main_basesoc_selftrigger37_reg_trigger8 <= main_basesoc_selftrigger37_reg_trigger7;
	main_basesoc_selftrigger37_reg_trigger9 <= main_basesoc_selftrigger37_reg_trigger8;
	main_basesoc_selftrigger37_reg_trigger10 <= main_basesoc_selftrigger37_reg_trigger9;
	main_basesoc_selftrigger37_reg_trigger11 <= main_basesoc_selftrigger37_reg_trigger10;
	main_basesoc_selftrigger37_reg_trigger12 <= main_basesoc_selftrigger37_reg_trigger11;
	main_basesoc_selftrigger37_reg_trigger13 <= main_basesoc_selftrigger37_reg_trigger12;
	main_basesoc_selftrigger37_reg_trigger14 <= main_basesoc_selftrigger37_reg_trigger13;
	main_basesoc_selftrigger37_reg_trigger15 <= main_basesoc_selftrigger37_reg_trigger14;
	main_basesoc_selftrigger37_reg_trigger16 <= main_basesoc_selftrigger37_reg_trigger15;
	main_basesoc_selftrigger37_reg_trigger17 <= main_basesoc_selftrigger37_reg_trigger16;
	main_basesoc_selftrigger37_reg_trigger18 <= main_basesoc_selftrigger37_reg_trigger17;
	main_basesoc_selftrigger37_reg_trigger19 <= main_basesoc_selftrigger37_reg_trigger18;
	main_basesoc_selftrigger37_reg_trigger20 <= main_basesoc_selftrigger37_reg_trigger19;
	main_basesoc_selftrigger37_reg_trigger21 <= main_basesoc_selftrigger37_reg_trigger20;
	main_basesoc_selftrigger37_reg_trigger22 <= main_basesoc_selftrigger37_reg_trigger21;
	main_basesoc_selftrigger37_reg_trigger23 <= main_basesoc_selftrigger37_reg_trigger22;
	main_basesoc_selftrigger37_reg_trigger24 <= main_basesoc_selftrigger37_reg_trigger23;
	main_basesoc_selftrigger37_reg_trigger25 <= main_basesoc_selftrigger37_reg_trigger24;
	main_basesoc_selftrigger37_reg_trigger26 <= main_basesoc_selftrigger37_reg_trigger25;
	main_basesoc_selftrigger37_reg_trigger27 <= main_basesoc_selftrigger37_reg_trigger26;
	main_basesoc_selftrigger37_reg_trigger28 <= main_basesoc_selftrigger37_reg_trigger27;
	main_basesoc_selftrigger37_reg_trigger29 <= main_basesoc_selftrigger37_reg_trigger28;
	main_basesoc_selftrigger37_reg_trigger30 <= main_basesoc_selftrigger37_reg_trigger29;
	main_basesoc_selftrigger37_reg_trigger31 <= main_basesoc_selftrigger37_reg_trigger30;
	main_basesoc_selftrigger37_reg_trigger32 <= main_basesoc_selftrigger37_reg_trigger31;
	main_basesoc_selftrigger37_reg_trigger33 <= main_basesoc_selftrigger37_reg_trigger32;
	main_basesoc_selftrigger37_reg_trigger34 <= main_basesoc_selftrigger37_reg_trigger33;
	main_basesoc_selftrigger37_reg_trigger35 <= main_basesoc_selftrigger37_reg_trigger34;
	main_basesoc_selftrigger37_reg_trigger36 <= main_basesoc_selftrigger37_reg_trigger35;
	main_basesoc_selftrigger37_reg_trigger37 <= main_basesoc_selftrigger37_reg_trigger36;
	main_basesoc_selftrigger37_reg_trigger38 <= main_basesoc_selftrigger37_reg_trigger37;
	main_basesoc_selftrigger37_reg_trigger39 <= main_basesoc_selftrigger37_reg_trigger38;
	main_basesoc_selftrigger37_reg_trigger40 <= main_basesoc_selftrigger37_reg_trigger39;
	main_basesoc_selftrigger37_reg_trigger41 <= main_basesoc_selftrigger37_reg_trigger40;
	main_basesoc_selftrigger37_reg_trigger42 <= main_basesoc_selftrigger37_reg_trigger41;
	main_basesoc_selftrigger37_reg_trigger43 <= main_basesoc_selftrigger37_reg_trigger42;
	main_basesoc_selftrigger37_reg_trigger44 <= main_basesoc_selftrigger37_reg_trigger43;
	main_basesoc_selftrigger37_reg_trigger45 <= main_basesoc_selftrigger37_reg_trigger44;
	main_basesoc_selftrigger37_reg_trigger46 <= main_basesoc_selftrigger37_reg_trigger45;
	main_basesoc_selftrigger37_reg_trigger47 <= main_basesoc_selftrigger37_reg_trigger46;
	main_basesoc_selftrigger37_reg_trigger48 <= main_basesoc_selftrigger37_reg_trigger47;
	main_basesoc_selftrigger37_reg_trigger49 <= main_basesoc_selftrigger37_reg_trigger48;
	main_basesoc_selftrigger37_reg_trigger0 <= main_basesoc_selftrigger37_data_in;
	main_basesoc_selftrigger37_data_out <= main_basesoc_selftrigger37_reg_trigger49;
	if (((main_basesoc_selftrigger37_reg_trigger0 - main_basesoc_selftrigger37_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger37_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger37_out <= 1'd0;
	end
	builder_clockdomainsrenamer43_state <= builder_clockdomainsrenamer43_next_state;
	if (main_basesoc_gearbox_14_3438_cnt_rst0_clockdomainsrenamer38_next_value_ce0) begin
		main_basesoc_gearbox_14_3438_cnt_rst0 <= main_basesoc_gearbox_14_3438_cnt_rst0_clockdomainsrenamer38_next_value0;
	end
	if (main_basesoc_gearbox_14_3438_rst_clockdomainsrenamer38_next_value_ce1) begin
		main_basesoc_gearbox_14_3438_rst <= main_basesoc_gearbox_14_3438_rst_clockdomainsrenamer38_next_value1;
	end
	if (main_basesoc_gearbox_14_3438_fifo_0_ready_clockdomainsrenamer38_next_value_ce2) begin
		main_basesoc_gearbox_14_3438_fifo_0_ready <= main_basesoc_gearbox_14_3438_fifo_0_ready_clockdomainsrenamer38_next_value2;
	end
	if (main_basesoc_gearbox_14_3438_contador_clockdomainsrenamer38_next_value_ce3) begin
		main_basesoc_gearbox_14_3438_contador <= main_basesoc_gearbox_14_3438_contador_clockdomainsrenamer38_next_value3;
	end
	if (main_basesoc_gearbox_14_3438_contador6_clockdomainsrenamer38_next_value_ce4) begin
		main_basesoc_gearbox_14_3438_contador6 <= main_basesoc_gearbox_14_3438_contador6_clockdomainsrenamer38_next_value4;
	end
	if (main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value_ce5) begin
		main_basesoc_gearbox_14_3438_buffer_valid <= main_basesoc_gearbox_14_3438_buffer_valid_clockdomainsrenamer38_next_value5;
	end
	if (main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value_ce6) begin
		main_basesoc_gearbox_14_3438_di <= main_basesoc_gearbox_14_3438_di_clockdomainsrenamer38_next_value6;
	end
	if (main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value_ce7) begin
		main_basesoc_gearbox_14_3438_word_counter <= main_basesoc_gearbox_14_3438_word_counter_clockdomainsrenamer38_next_value7;
	end
	main_basesoc_selftrigger38_reg_trigger1 <= main_basesoc_selftrigger38_reg_trigger0;
	main_basesoc_selftrigger38_reg_trigger2 <= main_basesoc_selftrigger38_reg_trigger1;
	main_basesoc_selftrigger38_reg_trigger3 <= main_basesoc_selftrigger38_reg_trigger2;
	main_basesoc_selftrigger38_reg_trigger4 <= main_basesoc_selftrigger38_reg_trigger3;
	main_basesoc_selftrigger38_reg_trigger5 <= main_basesoc_selftrigger38_reg_trigger4;
	main_basesoc_selftrigger38_reg_trigger6 <= main_basesoc_selftrigger38_reg_trigger5;
	main_basesoc_selftrigger38_reg_trigger7 <= main_basesoc_selftrigger38_reg_trigger6;
	main_basesoc_selftrigger38_reg_trigger8 <= main_basesoc_selftrigger38_reg_trigger7;
	main_basesoc_selftrigger38_reg_trigger9 <= main_basesoc_selftrigger38_reg_trigger8;
	main_basesoc_selftrigger38_reg_trigger10 <= main_basesoc_selftrigger38_reg_trigger9;
	main_basesoc_selftrigger38_reg_trigger11 <= main_basesoc_selftrigger38_reg_trigger10;
	main_basesoc_selftrigger38_reg_trigger12 <= main_basesoc_selftrigger38_reg_trigger11;
	main_basesoc_selftrigger38_reg_trigger13 <= main_basesoc_selftrigger38_reg_trigger12;
	main_basesoc_selftrigger38_reg_trigger14 <= main_basesoc_selftrigger38_reg_trigger13;
	main_basesoc_selftrigger38_reg_trigger15 <= main_basesoc_selftrigger38_reg_trigger14;
	main_basesoc_selftrigger38_reg_trigger16 <= main_basesoc_selftrigger38_reg_trigger15;
	main_basesoc_selftrigger38_reg_trigger17 <= main_basesoc_selftrigger38_reg_trigger16;
	main_basesoc_selftrigger38_reg_trigger18 <= main_basesoc_selftrigger38_reg_trigger17;
	main_basesoc_selftrigger38_reg_trigger19 <= main_basesoc_selftrigger38_reg_trigger18;
	main_basesoc_selftrigger38_reg_trigger20 <= main_basesoc_selftrigger38_reg_trigger19;
	main_basesoc_selftrigger38_reg_trigger21 <= main_basesoc_selftrigger38_reg_trigger20;
	main_basesoc_selftrigger38_reg_trigger22 <= main_basesoc_selftrigger38_reg_trigger21;
	main_basesoc_selftrigger38_reg_trigger23 <= main_basesoc_selftrigger38_reg_trigger22;
	main_basesoc_selftrigger38_reg_trigger24 <= main_basesoc_selftrigger38_reg_trigger23;
	main_basesoc_selftrigger38_reg_trigger25 <= main_basesoc_selftrigger38_reg_trigger24;
	main_basesoc_selftrigger38_reg_trigger26 <= main_basesoc_selftrigger38_reg_trigger25;
	main_basesoc_selftrigger38_reg_trigger27 <= main_basesoc_selftrigger38_reg_trigger26;
	main_basesoc_selftrigger38_reg_trigger28 <= main_basesoc_selftrigger38_reg_trigger27;
	main_basesoc_selftrigger38_reg_trigger29 <= main_basesoc_selftrigger38_reg_trigger28;
	main_basesoc_selftrigger38_reg_trigger30 <= main_basesoc_selftrigger38_reg_trigger29;
	main_basesoc_selftrigger38_reg_trigger31 <= main_basesoc_selftrigger38_reg_trigger30;
	main_basesoc_selftrigger38_reg_trigger32 <= main_basesoc_selftrigger38_reg_trigger31;
	main_basesoc_selftrigger38_reg_trigger33 <= main_basesoc_selftrigger38_reg_trigger32;
	main_basesoc_selftrigger38_reg_trigger34 <= main_basesoc_selftrigger38_reg_trigger33;
	main_basesoc_selftrigger38_reg_trigger35 <= main_basesoc_selftrigger38_reg_trigger34;
	main_basesoc_selftrigger38_reg_trigger36 <= main_basesoc_selftrigger38_reg_trigger35;
	main_basesoc_selftrigger38_reg_trigger37 <= main_basesoc_selftrigger38_reg_trigger36;
	main_basesoc_selftrigger38_reg_trigger38 <= main_basesoc_selftrigger38_reg_trigger37;
	main_basesoc_selftrigger38_reg_trigger39 <= main_basesoc_selftrigger38_reg_trigger38;
	main_basesoc_selftrigger38_reg_trigger40 <= main_basesoc_selftrigger38_reg_trigger39;
	main_basesoc_selftrigger38_reg_trigger41 <= main_basesoc_selftrigger38_reg_trigger40;
	main_basesoc_selftrigger38_reg_trigger42 <= main_basesoc_selftrigger38_reg_trigger41;
	main_basesoc_selftrigger38_reg_trigger43 <= main_basesoc_selftrigger38_reg_trigger42;
	main_basesoc_selftrigger38_reg_trigger44 <= main_basesoc_selftrigger38_reg_trigger43;
	main_basesoc_selftrigger38_reg_trigger45 <= main_basesoc_selftrigger38_reg_trigger44;
	main_basesoc_selftrigger38_reg_trigger46 <= main_basesoc_selftrigger38_reg_trigger45;
	main_basesoc_selftrigger38_reg_trigger47 <= main_basesoc_selftrigger38_reg_trigger46;
	main_basesoc_selftrigger38_reg_trigger48 <= main_basesoc_selftrigger38_reg_trigger47;
	main_basesoc_selftrigger38_reg_trigger49 <= main_basesoc_selftrigger38_reg_trigger48;
	main_basesoc_selftrigger38_reg_trigger0 <= main_basesoc_selftrigger38_data_in;
	main_basesoc_selftrigger38_data_out <= main_basesoc_selftrigger38_reg_trigger49;
	if (((main_basesoc_selftrigger38_reg_trigger0 - main_basesoc_selftrigger38_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger38_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger38_out <= 1'd0;
	end
	builder_clockdomainsrenamer44_state <= builder_clockdomainsrenamer44_next_state;
	if (main_basesoc_gearbox_14_3439_cnt_rst0_clockdomainsrenamer39_next_value_ce0) begin
		main_basesoc_gearbox_14_3439_cnt_rst0 <= main_basesoc_gearbox_14_3439_cnt_rst0_clockdomainsrenamer39_next_value0;
	end
	if (main_basesoc_gearbox_14_3439_rst_clockdomainsrenamer39_next_value_ce1) begin
		main_basesoc_gearbox_14_3439_rst <= main_basesoc_gearbox_14_3439_rst_clockdomainsrenamer39_next_value1;
	end
	if (main_basesoc_gearbox_14_3439_fifo_0_ready_clockdomainsrenamer39_next_value_ce2) begin
		main_basesoc_gearbox_14_3439_fifo_0_ready <= main_basesoc_gearbox_14_3439_fifo_0_ready_clockdomainsrenamer39_next_value2;
	end
	if (main_basesoc_gearbox_14_3439_contador_clockdomainsrenamer39_next_value_ce3) begin
		main_basesoc_gearbox_14_3439_contador <= main_basesoc_gearbox_14_3439_contador_clockdomainsrenamer39_next_value3;
	end
	if (main_basesoc_gearbox_14_3439_contador6_clockdomainsrenamer39_next_value_ce4) begin
		main_basesoc_gearbox_14_3439_contador6 <= main_basesoc_gearbox_14_3439_contador6_clockdomainsrenamer39_next_value4;
	end
	if (main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value_ce5) begin
		main_basesoc_gearbox_14_3439_buffer_valid <= main_basesoc_gearbox_14_3439_buffer_valid_clockdomainsrenamer39_next_value5;
	end
	if (main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value_ce6) begin
		main_basesoc_gearbox_14_3439_di <= main_basesoc_gearbox_14_3439_di_clockdomainsrenamer39_next_value6;
	end
	if (main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value_ce7) begin
		main_basesoc_gearbox_14_3439_word_counter <= main_basesoc_gearbox_14_3439_word_counter_clockdomainsrenamer39_next_value7;
	end
	main_basesoc_selftrigger39_reg_trigger1 <= main_basesoc_selftrigger39_reg_trigger0;
	main_basesoc_selftrigger39_reg_trigger2 <= main_basesoc_selftrigger39_reg_trigger1;
	main_basesoc_selftrigger39_reg_trigger3 <= main_basesoc_selftrigger39_reg_trigger2;
	main_basesoc_selftrigger39_reg_trigger4 <= main_basesoc_selftrigger39_reg_trigger3;
	main_basesoc_selftrigger39_reg_trigger5 <= main_basesoc_selftrigger39_reg_trigger4;
	main_basesoc_selftrigger39_reg_trigger6 <= main_basesoc_selftrigger39_reg_trigger5;
	main_basesoc_selftrigger39_reg_trigger7 <= main_basesoc_selftrigger39_reg_trigger6;
	main_basesoc_selftrigger39_reg_trigger8 <= main_basesoc_selftrigger39_reg_trigger7;
	main_basesoc_selftrigger39_reg_trigger9 <= main_basesoc_selftrigger39_reg_trigger8;
	main_basesoc_selftrigger39_reg_trigger10 <= main_basesoc_selftrigger39_reg_trigger9;
	main_basesoc_selftrigger39_reg_trigger11 <= main_basesoc_selftrigger39_reg_trigger10;
	main_basesoc_selftrigger39_reg_trigger12 <= main_basesoc_selftrigger39_reg_trigger11;
	main_basesoc_selftrigger39_reg_trigger13 <= main_basesoc_selftrigger39_reg_trigger12;
	main_basesoc_selftrigger39_reg_trigger14 <= main_basesoc_selftrigger39_reg_trigger13;
	main_basesoc_selftrigger39_reg_trigger15 <= main_basesoc_selftrigger39_reg_trigger14;
	main_basesoc_selftrigger39_reg_trigger16 <= main_basesoc_selftrigger39_reg_trigger15;
	main_basesoc_selftrigger39_reg_trigger17 <= main_basesoc_selftrigger39_reg_trigger16;
	main_basesoc_selftrigger39_reg_trigger18 <= main_basesoc_selftrigger39_reg_trigger17;
	main_basesoc_selftrigger39_reg_trigger19 <= main_basesoc_selftrigger39_reg_trigger18;
	main_basesoc_selftrigger39_reg_trigger20 <= main_basesoc_selftrigger39_reg_trigger19;
	main_basesoc_selftrigger39_reg_trigger21 <= main_basesoc_selftrigger39_reg_trigger20;
	main_basesoc_selftrigger39_reg_trigger22 <= main_basesoc_selftrigger39_reg_trigger21;
	main_basesoc_selftrigger39_reg_trigger23 <= main_basesoc_selftrigger39_reg_trigger22;
	main_basesoc_selftrigger39_reg_trigger24 <= main_basesoc_selftrigger39_reg_trigger23;
	main_basesoc_selftrigger39_reg_trigger25 <= main_basesoc_selftrigger39_reg_trigger24;
	main_basesoc_selftrigger39_reg_trigger26 <= main_basesoc_selftrigger39_reg_trigger25;
	main_basesoc_selftrigger39_reg_trigger27 <= main_basesoc_selftrigger39_reg_trigger26;
	main_basesoc_selftrigger39_reg_trigger28 <= main_basesoc_selftrigger39_reg_trigger27;
	main_basesoc_selftrigger39_reg_trigger29 <= main_basesoc_selftrigger39_reg_trigger28;
	main_basesoc_selftrigger39_reg_trigger30 <= main_basesoc_selftrigger39_reg_trigger29;
	main_basesoc_selftrigger39_reg_trigger31 <= main_basesoc_selftrigger39_reg_trigger30;
	main_basesoc_selftrigger39_reg_trigger32 <= main_basesoc_selftrigger39_reg_trigger31;
	main_basesoc_selftrigger39_reg_trigger33 <= main_basesoc_selftrigger39_reg_trigger32;
	main_basesoc_selftrigger39_reg_trigger34 <= main_basesoc_selftrigger39_reg_trigger33;
	main_basesoc_selftrigger39_reg_trigger35 <= main_basesoc_selftrigger39_reg_trigger34;
	main_basesoc_selftrigger39_reg_trigger36 <= main_basesoc_selftrigger39_reg_trigger35;
	main_basesoc_selftrigger39_reg_trigger37 <= main_basesoc_selftrigger39_reg_trigger36;
	main_basesoc_selftrigger39_reg_trigger38 <= main_basesoc_selftrigger39_reg_trigger37;
	main_basesoc_selftrigger39_reg_trigger39 <= main_basesoc_selftrigger39_reg_trigger38;
	main_basesoc_selftrigger39_reg_trigger40 <= main_basesoc_selftrigger39_reg_trigger39;
	main_basesoc_selftrigger39_reg_trigger41 <= main_basesoc_selftrigger39_reg_trigger40;
	main_basesoc_selftrigger39_reg_trigger42 <= main_basesoc_selftrigger39_reg_trigger41;
	main_basesoc_selftrigger39_reg_trigger43 <= main_basesoc_selftrigger39_reg_trigger42;
	main_basesoc_selftrigger39_reg_trigger44 <= main_basesoc_selftrigger39_reg_trigger43;
	main_basesoc_selftrigger39_reg_trigger45 <= main_basesoc_selftrigger39_reg_trigger44;
	main_basesoc_selftrigger39_reg_trigger46 <= main_basesoc_selftrigger39_reg_trigger45;
	main_basesoc_selftrigger39_reg_trigger47 <= main_basesoc_selftrigger39_reg_trigger46;
	main_basesoc_selftrigger39_reg_trigger48 <= main_basesoc_selftrigger39_reg_trigger47;
	main_basesoc_selftrigger39_reg_trigger49 <= main_basesoc_selftrigger39_reg_trigger48;
	main_basesoc_selftrigger39_reg_trigger0 <= main_basesoc_selftrigger39_data_in;
	main_basesoc_selftrigger39_data_out <= main_basesoc_selftrigger39_reg_trigger49;
	if (((main_basesoc_selftrigger39_reg_trigger0 - main_basesoc_selftrigger39_reg_trigger49) > 6'd40)) begin
		main_basesoc_selftrigger39_out <= 1'd1;
	end else begin
		main_basesoc_selftrigger39_out <= 1'd0;
	end
	if (adc4_adc_frame_rst) begin
		main_basesoc_afe5808a4_bitslip <= 1'd0;
		main_basesoc_afe5808a4_bitslip_lat <= 4'd0;
		main_basesoc_gearbox_14_3432_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3432_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3432_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3432_contador <= 4'd0;
		main_basesoc_gearbox_14_3432_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3432_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3432_di <= 34'd0;
		main_basesoc_gearbox_14_3432_rst <= 1'd0;
		main_basesoc_selftrigger32_out <= 1'd0;
		main_basesoc_selftrigger32_data_out <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger32_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3433_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3433_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3433_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3433_contador <= 4'd0;
		main_basesoc_gearbox_14_3433_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3433_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3433_di <= 34'd0;
		main_basesoc_gearbox_14_3433_rst <= 1'd0;
		main_basesoc_selftrigger33_out <= 1'd0;
		main_basesoc_selftrigger33_data_out <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger33_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3434_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3434_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3434_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3434_contador <= 4'd0;
		main_basesoc_gearbox_14_3434_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3434_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3434_di <= 34'd0;
		main_basesoc_gearbox_14_3434_rst <= 1'd0;
		main_basesoc_selftrigger34_out <= 1'd0;
		main_basesoc_selftrigger34_data_out <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger34_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3435_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3435_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3435_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3435_contador <= 4'd0;
		main_basesoc_gearbox_14_3435_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3435_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3435_di <= 34'd0;
		main_basesoc_gearbox_14_3435_rst <= 1'd0;
		main_basesoc_selftrigger35_out <= 1'd0;
		main_basesoc_selftrigger35_data_out <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger35_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3436_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3436_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3436_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3436_contador <= 4'd0;
		main_basesoc_gearbox_14_3436_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3436_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3436_di <= 34'd0;
		main_basesoc_gearbox_14_3436_rst <= 1'd0;
		main_basesoc_selftrigger36_out <= 1'd0;
		main_basesoc_selftrigger36_data_out <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger36_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3437_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3437_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3437_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3437_contador <= 4'd0;
		main_basesoc_gearbox_14_3437_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3437_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3437_di <= 34'd0;
		main_basesoc_gearbox_14_3437_rst <= 1'd0;
		main_basesoc_selftrigger37_out <= 1'd0;
		main_basesoc_selftrigger37_data_out <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger37_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3438_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3438_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3438_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3438_contador <= 4'd0;
		main_basesoc_gearbox_14_3438_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3438_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3438_di <= 34'd0;
		main_basesoc_gearbox_14_3438_rst <= 1'd0;
		main_basesoc_selftrigger38_out <= 1'd0;
		main_basesoc_selftrigger38_data_out <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger38_reg_trigger49 <= 14'd0;
		main_basesoc_gearbox_14_3439_cnt_rst0 <= 4'd0;
		main_basesoc_gearbox_14_3439_fifo_0_ready <= 1'd0;
		main_basesoc_gearbox_14_3439_buffer_valid <= 1'd0;
		main_basesoc_gearbox_14_3439_contador <= 4'd0;
		main_basesoc_gearbox_14_3439_contador6 <= 4'd0;
		main_basesoc_gearbox_14_3439_word_counter <= 10'd0;
		main_basesoc_gearbox_14_3439_di <= 34'd0;
		main_basesoc_gearbox_14_3439_rst <= 1'd0;
		main_basesoc_selftrigger39_out <= 1'd0;
		main_basesoc_selftrigger39_data_out <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger0 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger1 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger2 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger3 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger4 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger5 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger6 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger7 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger8 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger9 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger10 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger11 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger12 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger13 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger14 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger15 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger16 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger17 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger18 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger19 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger20 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger21 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger22 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger23 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger24 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger25 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger26 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger27 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger28 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger29 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger30 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger31 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger32 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger33 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger34 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger35 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger36 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger37 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger38 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger39 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger40 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger41 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger42 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger43 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger44 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger45 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger46 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger47 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger48 <= 14'd0;
		main_basesoc_selftrigger39_reg_trigger49 <= 14'd0;
		builder_clockdomainsrenamer37_state <= 3'd0;
		builder_clockdomainsrenamer38_state <= 3'd0;
		builder_clockdomainsrenamer39_state <= 3'd0;
		builder_clockdomainsrenamer40_state <= 3'd0;
		builder_clockdomainsrenamer41_state <= 3'd0;
		builder_clockdomainsrenamer42_state <= 3'd0;
		builder_clockdomainsrenamer43_state <= 3'd0;
		builder_clockdomainsrenamer44_state <= 3'd0;
	end
end

always @(posedge sys_clk) begin
	if ((main_basesoc_bus_errors != 32'd4294967295)) begin
		if (main_basesoc_bus_error) begin
			main_basesoc_bus_errors <= (main_basesoc_bus_errors + 1'd1);
		end
	end
	main_basesoc_ram_bus_ack <= 1'd0;
	if (((main_basesoc_ram_bus_cyc & main_basesoc_ram_bus_stb) & (~main_basesoc_ram_bus_ack))) begin
		main_basesoc_ram_bus_ack <= 1'd1;
	end
	{main_basesoc_tx_tick, main_basesoc_tx_phase} <= 23'd4947802;
	if (main_basesoc_tx_enable) begin
		{main_basesoc_tx_tick, main_basesoc_tx_phase} <= (main_basesoc_tx_phase + 23'd4947802);
	end
	builder_rs232phytx_state <= builder_rs232phytx_next_state;
	if (main_basesoc_tx_count_rs232phytx_next_value_ce0) begin
		main_basesoc_tx_count <= main_basesoc_tx_count_rs232phytx_next_value0;
	end
	if (main_basesoc_serial_tx_rs232phytx_next_value_ce1) begin
		serial_tx <= main_basesoc_serial_tx_rs232phytx_next_value1;
	end
	if (main_basesoc_tx_data_rs232phytx_next_value_ce2) begin
		main_basesoc_tx_data <= main_basesoc_tx_data_rs232phytx_next_value2;
	end
	main_basesoc_rx_rx_d <= main_basesoc_rx_rx;
	{main_basesoc_rx_tick, main_basesoc_rx_phase} <= 32'd2147483648;
	if (main_basesoc_rx_enable) begin
		{main_basesoc_rx_tick, main_basesoc_rx_phase} <= (main_basesoc_rx_phase + 23'd4947802);
	end
	builder_rs232phyrx_state <= builder_rs232phyrx_next_state;
	if (main_basesoc_rx_count_rs232phyrx_next_value_ce0) begin
		main_basesoc_rx_count <= main_basesoc_rx_count_rs232phyrx_next_value0;
	end
	if (main_basesoc_rx_data_rs232phyrx_next_value_ce1) begin
		main_basesoc_rx_data <= main_basesoc_rx_data_rs232phyrx_next_value1;
	end
	if (main_basesoc_uart_tx_clear) begin
		main_basesoc_uart_tx_pending <= 1'd0;
	end
	main_basesoc_uart_tx_trigger_d <= main_basesoc_uart_tx_trigger;
	if ((main_basesoc_uart_tx_trigger & (~main_basesoc_uart_tx_trigger_d))) begin
		main_basesoc_uart_tx_pending <= 1'd1;
	end
	if (main_basesoc_uart_rx_clear) begin
		main_basesoc_uart_rx_pending <= 1'd0;
	end
	main_basesoc_uart_rx_trigger_d <= main_basesoc_uart_rx_trigger;
	if ((main_basesoc_uart_rx_trigger & (~main_basesoc_uart_rx_trigger_d))) begin
		main_basesoc_uart_rx_pending <= 1'd1;
	end
	if (main_basesoc_uart_tx_fifo_syncfifo_re) begin
		main_basesoc_uart_tx_fifo_readable <= 1'd1;
	end else begin
		if (main_basesoc_uart_tx_fifo_re) begin
			main_basesoc_uart_tx_fifo_readable <= 1'd0;
		end
	end
	if (((main_basesoc_uart_tx_fifo_syncfifo_we & main_basesoc_uart_tx_fifo_syncfifo_writable) & (~main_basesoc_uart_tx_fifo_replace))) begin
		main_basesoc_uart_tx_fifo_produce <= (main_basesoc_uart_tx_fifo_produce + 1'd1);
	end
	if (main_basesoc_uart_tx_fifo_do_read) begin
		main_basesoc_uart_tx_fifo_consume <= (main_basesoc_uart_tx_fifo_consume + 1'd1);
	end
	if (((main_basesoc_uart_tx_fifo_syncfifo_we & main_basesoc_uart_tx_fifo_syncfifo_writable) & (~main_basesoc_uart_tx_fifo_replace))) begin
		if ((~main_basesoc_uart_tx_fifo_do_read)) begin
			main_basesoc_uart_tx_fifo_level0 <= (main_basesoc_uart_tx_fifo_level0 + 1'd1);
		end
	end else begin
		if (main_basesoc_uart_tx_fifo_do_read) begin
			main_basesoc_uart_tx_fifo_level0 <= (main_basesoc_uart_tx_fifo_level0 - 1'd1);
		end
	end
	if (main_basesoc_uart_rx_fifo_syncfifo_re) begin
		main_basesoc_uart_rx_fifo_readable <= 1'd1;
	end else begin
		if (main_basesoc_uart_rx_fifo_re) begin
			main_basesoc_uart_rx_fifo_readable <= 1'd0;
		end
	end
	if (((main_basesoc_uart_rx_fifo_syncfifo_we & main_basesoc_uart_rx_fifo_syncfifo_writable) & (~main_basesoc_uart_rx_fifo_replace))) begin
		main_basesoc_uart_rx_fifo_produce <= (main_basesoc_uart_rx_fifo_produce + 1'd1);
	end
	if (main_basesoc_uart_rx_fifo_do_read) begin
		main_basesoc_uart_rx_fifo_consume <= (main_basesoc_uart_rx_fifo_consume + 1'd1);
	end
	if (((main_basesoc_uart_rx_fifo_syncfifo_we & main_basesoc_uart_rx_fifo_syncfifo_writable) & (~main_basesoc_uart_rx_fifo_replace))) begin
		if ((~main_basesoc_uart_rx_fifo_do_read)) begin
			main_basesoc_uart_rx_fifo_level0 <= (main_basesoc_uart_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (main_basesoc_uart_rx_fifo_do_read) begin
			main_basesoc_uart_rx_fifo_level0 <= (main_basesoc_uart_rx_fifo_level0 - 1'd1);
		end
	end
	if (main_basesoc_timer_en_storage) begin
		if ((main_basesoc_timer_value == 1'd0)) begin
			main_basesoc_timer_value <= main_basesoc_timer_reload_storage;
		end else begin
			main_basesoc_timer_value <= (main_basesoc_timer_value - 1'd1);
		end
	end else begin
		main_basesoc_timer_value <= main_basesoc_timer_load_storage;
	end
	if (main_basesoc_timer_update_value_re) begin
		main_basesoc_timer_value_status <= main_basesoc_timer_value;
	end
	if (main_basesoc_timer_zero_clear) begin
		main_basesoc_timer_zero_pending <= 1'd0;
	end
	main_basesoc_timer_zero_trigger_d <= main_basesoc_timer_zero_trigger;
	if ((main_basesoc_timer_zero_trigger & (~main_basesoc_timer_zero_trigger_d))) begin
		main_basesoc_timer_zero_pending <= 1'd1;
	end
	if (main_basesoc_done) begin
		main_basesoc_chaser <= {main_basesoc_chaser, (~main_basesoc_chaser[5])};
	end
	if (main_basesoc_re) begin
		main_basesoc_mode <= 1'd1;
	end
	if (main_basesoc_wait) begin
		if ((~main_basesoc_done)) begin
			main_basesoc_count <= (main_basesoc_count - 1'd1);
		end
	end else begin
		main_basesoc_count <= 23'd8333333;
	end
	if (((main_basesoc_gearbox_14_340_wrcount - main_basesoc_gearbox_14_340_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_340_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_340_wrcount - main_basesoc_gearbox_14_340_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_340_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_340_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_341_wrcount - main_basesoc_gearbox_14_341_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_341_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_341_wrcount - main_basesoc_gearbox_14_341_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_341_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_341_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_342_wrcount - main_basesoc_gearbox_14_342_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_342_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_342_wrcount - main_basesoc_gearbox_14_342_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_342_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_342_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_343_wrcount - main_basesoc_gearbox_14_343_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_343_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_343_wrcount - main_basesoc_gearbox_14_343_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_343_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_343_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_344_wrcount - main_basesoc_gearbox_14_344_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_344_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_344_wrcount - main_basesoc_gearbox_14_344_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_344_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_344_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_345_wrcount - main_basesoc_gearbox_14_345_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_345_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_345_wrcount - main_basesoc_gearbox_14_345_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_345_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_345_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_346_wrcount - main_basesoc_gearbox_14_346_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_346_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_346_wrcount - main_basesoc_gearbox_14_346_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_346_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_346_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_347_wrcount - main_basesoc_gearbox_14_347_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_347_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_347_wrcount - main_basesoc_gearbox_14_347_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_347_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_347_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_348_wrcount - main_basesoc_gearbox_14_348_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_348_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_348_wrcount - main_basesoc_gearbox_14_348_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_348_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_348_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_349_wrcount - main_basesoc_gearbox_14_349_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_349_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_349_wrcount - main_basesoc_gearbox_14_349_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_349_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_349_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3410_wrcount - main_basesoc_gearbox_14_3410_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3410_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3410_wrcount - main_basesoc_gearbox_14_3410_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3410_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3410_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3411_wrcount - main_basesoc_gearbox_14_3411_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3411_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3411_wrcount - main_basesoc_gearbox_14_3411_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3411_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3411_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3412_wrcount - main_basesoc_gearbox_14_3412_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3412_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3412_wrcount - main_basesoc_gearbox_14_3412_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3412_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3412_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3413_wrcount - main_basesoc_gearbox_14_3413_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3413_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3413_wrcount - main_basesoc_gearbox_14_3413_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3413_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3413_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3414_wrcount - main_basesoc_gearbox_14_3414_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3414_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3414_wrcount - main_basesoc_gearbox_14_3414_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3414_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3414_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3415_wrcount - main_basesoc_gearbox_14_3415_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3415_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3415_wrcount - main_basesoc_gearbox_14_3415_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3415_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3415_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3416_wrcount - main_basesoc_gearbox_14_3416_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3416_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3416_wrcount - main_basesoc_gearbox_14_3416_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3416_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3416_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3417_wrcount - main_basesoc_gearbox_14_3417_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3417_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3417_wrcount - main_basesoc_gearbox_14_3417_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3417_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3417_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3418_wrcount - main_basesoc_gearbox_14_3418_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3418_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3418_wrcount - main_basesoc_gearbox_14_3418_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3418_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3418_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3419_wrcount - main_basesoc_gearbox_14_3419_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3419_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3419_wrcount - main_basesoc_gearbox_14_3419_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3419_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3419_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3420_wrcount - main_basesoc_gearbox_14_3420_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3420_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3420_wrcount - main_basesoc_gearbox_14_3420_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3420_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3420_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3421_wrcount - main_basesoc_gearbox_14_3421_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3421_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3421_wrcount - main_basesoc_gearbox_14_3421_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3421_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3421_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3422_wrcount - main_basesoc_gearbox_14_3422_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3422_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3422_wrcount - main_basesoc_gearbox_14_3422_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3422_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3422_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3423_wrcount - main_basesoc_gearbox_14_3423_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3423_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3423_wrcount - main_basesoc_gearbox_14_3423_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3423_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3423_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3424_wrcount - main_basesoc_gearbox_14_3424_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3424_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3424_wrcount - main_basesoc_gearbox_14_3424_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3424_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3424_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3425_wrcount - main_basesoc_gearbox_14_3425_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3425_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3425_wrcount - main_basesoc_gearbox_14_3425_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3425_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3425_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3426_wrcount - main_basesoc_gearbox_14_3426_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3426_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3426_wrcount - main_basesoc_gearbox_14_3426_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3426_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3426_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3427_wrcount - main_basesoc_gearbox_14_3427_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3427_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3427_wrcount - main_basesoc_gearbox_14_3427_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3427_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3427_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3428_wrcount - main_basesoc_gearbox_14_3428_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3428_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3428_wrcount - main_basesoc_gearbox_14_3428_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3428_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3428_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3429_wrcount - main_basesoc_gearbox_14_3429_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3429_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3429_wrcount - main_basesoc_gearbox_14_3429_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3429_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3429_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3430_wrcount - main_basesoc_gearbox_14_3430_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3430_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3430_wrcount - main_basesoc_gearbox_14_3430_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3430_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3430_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3431_wrcount - main_basesoc_gearbox_14_3431_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3431_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3431_wrcount - main_basesoc_gearbox_14_3431_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3431_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3431_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3432_wrcount - main_basesoc_gearbox_14_3432_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3432_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3432_wrcount - main_basesoc_gearbox_14_3432_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3432_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3432_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3433_wrcount - main_basesoc_gearbox_14_3433_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3433_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3433_wrcount - main_basesoc_gearbox_14_3433_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3433_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3433_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3434_wrcount - main_basesoc_gearbox_14_3434_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3434_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3434_wrcount - main_basesoc_gearbox_14_3434_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3434_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3434_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3435_wrcount - main_basesoc_gearbox_14_3435_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3435_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3435_wrcount - main_basesoc_gearbox_14_3435_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3435_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3435_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3436_wrcount - main_basesoc_gearbox_14_3436_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3436_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3436_wrcount - main_basesoc_gearbox_14_3436_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3436_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3436_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3437_wrcount - main_basesoc_gearbox_14_3437_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3437_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3437_wrcount - main_basesoc_gearbox_14_3437_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3437_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3437_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3438_wrcount - main_basesoc_gearbox_14_3438_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3438_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3438_wrcount - main_basesoc_gearbox_14_3438_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3438_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3438_flag_kd <= 1'd0;
		end
	end
	if (((main_basesoc_gearbox_14_3439_wrcount - main_basesoc_gearbox_14_3439_rdcount) >= 9'd322)) begin
		main_basesoc_gearbox_14_3439_waveform_ready0 <= 1'd1;
	end else begin
		if (((main_basesoc_gearbox_14_3439_wrcount - main_basesoc_gearbox_14_3439_rdcount) <= 1'd1)) begin
			main_basesoc_gearbox_14_3439_waveform_ready0 <= 1'd0;
		end else begin
			main_basesoc_gearbox_14_3439_flag_kd <= 1'd0;
		end
	end
	builder_state <= builder_next_state;
	builder_interface0_bank_bus_dat_r <= 1'd0;
	if (builder_csrbank0_sel) begin
		case (builder_interface0_bank_bus_adr[8:0])
			1'd0: begin
				builder_interface0_bank_bus_dat_r <= builder_csrbank0_reset0_w;
			end
			1'd1: begin
				builder_interface0_bank_bus_dat_r <= builder_csrbank0_scratch0_w;
			end
			2'd2: begin
				builder_interface0_bank_bus_dat_r <= builder_csrbank0_bus_errors_w;
			end
		endcase
	end
	if (builder_csrbank0_reset0_re) begin
		main_basesoc_reset_storage[1:0] <= builder_csrbank0_reset0_r;
	end
	main_basesoc_reset_re <= builder_csrbank0_reset0_re;
	if (builder_csrbank0_scratch0_re) begin
		main_basesoc_scratch_storage[31:0] <= builder_csrbank0_scratch0_r;
	end
	main_basesoc_scratch_re <= builder_csrbank0_scratch0_re;
	main_basesoc_bus_errors_re <= builder_csrbank0_bus_errors_re;
	builder_interface1_bank_bus_dat_r <= 1'd0;
	if (builder_csrbank1_sel) begin
		case (builder_interface1_bank_bus_adr[8:0])
			1'd0: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_out0_w;
			end
		endcase
	end
	if (builder_csrbank1_out0_re) begin
		main_basesoc_storage[5:0] <= builder_csrbank1_out0_r;
	end
	main_basesoc_re <= builder_csrbank1_out0_re;
	builder_interface2_bank_bus_dat_r <= 1'd0;
	if (builder_csrbank2_sel) begin
		case (builder_interface2_bank_bus_adr[8:0])
			1'd0: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_load0_w;
			end
			1'd1: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_reload0_w;
			end
			2'd2: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_en0_w;
			end
			2'd3: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_update_value0_w;
			end
			3'd4: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_value_w;
			end
			3'd5: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_ev_status_w;
			end
			3'd6: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_ev_pending_w;
			end
			3'd7: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_ev_enable0_w;
			end
		endcase
	end
	if (builder_csrbank2_load0_re) begin
		main_basesoc_timer_load_storage[31:0] <= builder_csrbank2_load0_r;
	end
	main_basesoc_timer_load_re <= builder_csrbank2_load0_re;
	if (builder_csrbank2_reload0_re) begin
		main_basesoc_timer_reload_storage[31:0] <= builder_csrbank2_reload0_r;
	end
	main_basesoc_timer_reload_re <= builder_csrbank2_reload0_re;
	if (builder_csrbank2_en0_re) begin
		main_basesoc_timer_en_storage <= builder_csrbank2_en0_r;
	end
	main_basesoc_timer_en_re <= builder_csrbank2_en0_re;
	if (builder_csrbank2_update_value0_re) begin
		main_basesoc_timer_update_value_storage <= builder_csrbank2_update_value0_r;
	end
	main_basesoc_timer_update_value_re <= builder_csrbank2_update_value0_re;
	main_basesoc_timer_value_re <= builder_csrbank2_value_re;
	main_basesoc_timer_status_re <= builder_csrbank2_ev_status_re;
	if (builder_csrbank2_ev_pending_re) begin
		main_basesoc_timer_pending_r <= builder_csrbank2_ev_pending_r;
	end
	main_basesoc_timer_pending_re <= builder_csrbank2_ev_pending_re;
	if (builder_csrbank2_ev_enable0_re) begin
		main_basesoc_timer_enable_storage <= builder_csrbank2_ev_enable0_r;
	end
	main_basesoc_timer_enable_re <= builder_csrbank2_ev_enable0_re;
	builder_interface3_bank_bus_dat_r <= 1'd0;
	if (builder_csrbank3_sel) begin
		case (builder_interface3_bank_bus_adr[8:0])
			1'd0: begin
				builder_interface3_bank_bus_dat_r <= main_basesoc_uart_rxtx_w;
			end
			1'd1: begin
				builder_interface3_bank_bus_dat_r <= builder_csrbank3_txfull_w;
			end
			2'd2: begin
				builder_interface3_bank_bus_dat_r <= builder_csrbank3_rxempty_w;
			end
			2'd3: begin
				builder_interface3_bank_bus_dat_r <= builder_csrbank3_ev_status_w;
			end
			3'd4: begin
				builder_interface3_bank_bus_dat_r <= builder_csrbank3_ev_pending_w;
			end
			3'd5: begin
				builder_interface3_bank_bus_dat_r <= builder_csrbank3_ev_enable0_w;
			end
			3'd6: begin
				builder_interface3_bank_bus_dat_r <= builder_csrbank3_txempty_w;
			end
			3'd7: begin
				builder_interface3_bank_bus_dat_r <= builder_csrbank3_rxfull_w;
			end
		endcase
	end
	main_basesoc_uart_txfull_re <= builder_csrbank3_txfull_re;
	main_basesoc_uart_rxempty_re <= builder_csrbank3_rxempty_re;
	main_basesoc_uart_status_re <= builder_csrbank3_ev_status_re;
	if (builder_csrbank3_ev_pending_re) begin
		main_basesoc_uart_pending_r[1:0] <= builder_csrbank3_ev_pending_r;
	end
	main_basesoc_uart_pending_re <= builder_csrbank3_ev_pending_re;
	if (builder_csrbank3_ev_enable0_re) begin
		main_basesoc_uart_enable_storage[1:0] <= builder_csrbank3_ev_enable0_r;
	end
	main_basesoc_uart_enable_re <= builder_csrbank3_ev_enable0_re;
	main_basesoc_uart_txempty_re <= builder_csrbank3_txempty_re;
	main_basesoc_uart_rxfull_re <= builder_csrbank3_rxfull_re;
	if (sys_rst) begin
		main_basesoc_reset_storage <= 2'd0;
		main_basesoc_reset_re <= 1'd0;
		main_basesoc_scratch_storage <= 32'd305419896;
		main_basesoc_scratch_re <= 1'd0;
		main_basesoc_bus_errors_re <= 1'd0;
		main_basesoc_bus_errors <= 32'd0;
		main_basesoc_ram_bus_ack <= 1'd0;
		serial_tx <= 1'd1;
		main_basesoc_tx_tick <= 1'd0;
		main_basesoc_rx_tick <= 1'd0;
		main_basesoc_rx_rx_d <= 1'd0;
		main_basesoc_uart_txfull_re <= 1'd0;
		main_basesoc_uart_rxempty_re <= 1'd0;
		main_basesoc_uart_tx_pending <= 1'd0;
		main_basesoc_uart_tx_trigger_d <= 1'd0;
		main_basesoc_uart_rx_pending <= 1'd0;
		main_basesoc_uart_rx_trigger_d <= 1'd0;
		main_basesoc_uart_status_re <= 1'd0;
		main_basesoc_uart_pending_re <= 1'd0;
		main_basesoc_uart_pending_r <= 2'd0;
		main_basesoc_uart_enable_storage <= 2'd0;
		main_basesoc_uart_enable_re <= 1'd0;
		main_basesoc_uart_txempty_re <= 1'd0;
		main_basesoc_uart_rxfull_re <= 1'd0;
		main_basesoc_uart_tx_fifo_readable <= 1'd0;
		main_basesoc_uart_tx_fifo_level0 <= 5'd0;
		main_basesoc_uart_tx_fifo_produce <= 4'd0;
		main_basesoc_uart_tx_fifo_consume <= 4'd0;
		main_basesoc_uart_rx_fifo_readable <= 1'd0;
		main_basesoc_uart_rx_fifo_level0 <= 5'd0;
		main_basesoc_uart_rx_fifo_produce <= 4'd0;
		main_basesoc_uart_rx_fifo_consume <= 4'd0;
		main_basesoc_timer_load_storage <= 32'd0;
		main_basesoc_timer_load_re <= 1'd0;
		main_basesoc_timer_reload_storage <= 32'd0;
		main_basesoc_timer_reload_re <= 1'd0;
		main_basesoc_timer_en_storage <= 1'd0;
		main_basesoc_timer_en_re <= 1'd0;
		main_basesoc_timer_update_value_storage <= 1'd0;
		main_basesoc_timer_update_value_re <= 1'd0;
		main_basesoc_timer_value_status <= 32'd0;
		main_basesoc_timer_value_re <= 1'd0;
		main_basesoc_timer_zero_pending <= 1'd0;
		main_basesoc_timer_zero_trigger_d <= 1'd0;
		main_basesoc_timer_status_re <= 1'd0;
		main_basesoc_timer_pending_re <= 1'd0;
		main_basesoc_timer_pending_r <= 1'd0;
		main_basesoc_timer_enable_storage <= 1'd0;
		main_basesoc_timer_enable_re <= 1'd0;
		main_basesoc_timer_value <= 32'd0;
		main_basesoc_storage <= 6'd0;
		main_basesoc_re <= 1'd0;
		main_basesoc_chaser <= 6'd0;
		main_basesoc_mode <= 1'd0;
		main_basesoc_count <= 23'd8333333;
		main_basesoc_gearbox_14_340_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_340_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_341_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_341_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_342_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_342_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_343_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_343_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_344_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_344_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_345_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_345_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_346_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_346_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_347_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_347_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_348_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_348_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_349_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_349_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3410_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3410_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3411_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3411_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3412_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3412_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3413_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3413_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3414_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3414_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3415_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3415_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3416_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3416_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3417_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3417_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3418_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3418_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3419_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3419_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3420_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3420_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3421_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3421_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3422_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3422_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3423_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3423_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3424_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3424_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3425_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3425_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3426_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3426_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3427_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3427_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3428_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3428_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3429_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3429_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3430_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3430_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3431_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3431_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3432_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3432_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3433_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3433_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3434_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3434_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3435_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3435_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3436_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3436_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3437_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3437_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3438_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3438_flag_kd <= 2'd0;
		main_basesoc_gearbox_14_3439_waveform_ready0 <= 1'd0;
		main_basesoc_gearbox_14_3439_flag_kd <= 2'd0;
		builder_rs232phytx_state <= 1'd0;
		builder_rs232phyrx_state <= 1'd0;
		builder_state <= 1'd0;
	end
	builder_regs0 <= serial_rx;
	builder_regs1 <= builder_regs0;
end

reg [31:0] mem[0:2047];
reg [10:0] memadr;
always @(posedge sys_clk) begin
	if (main_basesoc_we[0])
		mem[main_basesoc_adr][7:0] <= main_basesoc_dat_w[7:0];
	if (main_basesoc_we[1])
		mem[main_basesoc_adr][15:8] <= main_basesoc_dat_w[15:8];
	if (main_basesoc_we[2])
		mem[main_basesoc_adr][23:16] <= main_basesoc_dat_w[23:16];
	if (main_basesoc_we[3])
		mem[main_basesoc_adr][31:24] <= main_basesoc_dat_w[31:24];
	memadr <= main_basesoc_adr;
end

assign main_basesoc_dat_r = mem[memadr];

initial begin
	$readmemh("mem.init", mem);
end

reg [9:0] storage[0:15];
reg [9:0] memdat;
reg [9:0] memdat_1;
always @(posedge sys_clk) begin
	if (main_basesoc_uart_tx_fifo_wrport_we)
		storage[main_basesoc_uart_tx_fifo_wrport_adr] <= main_basesoc_uart_tx_fifo_wrport_dat_w;
	memdat <= storage[main_basesoc_uart_tx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (main_basesoc_uart_tx_fifo_rdport_re)
		memdat_1 <= storage[main_basesoc_uart_tx_fifo_rdport_adr];
end

assign main_basesoc_uart_tx_fifo_wrport_dat_r = memdat;
assign main_basesoc_uart_tx_fifo_rdport_dat_r = memdat_1;

reg [9:0] storage_1[0:15];
reg [9:0] memdat_2;
reg [9:0] memdat_3;
always @(posedge sys_clk) begin
	if (main_basesoc_uart_rx_fifo_wrport_we)
		storage_1[main_basesoc_uart_rx_fifo_wrport_adr] <= main_basesoc_uart_rx_fifo_wrport_dat_w;
	memdat_2 <= storage_1[main_basesoc_uart_rx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (main_basesoc_uart_rx_fifo_rdport_re)
		memdat_3 <= storage_1[main_basesoc_uart_rx_fifo_rdport_adr];
end

assign main_basesoc_uart_rx_fifo_wrport_dat_r = memdat_2;
assign main_basesoc_uart_rx_fifo_rdport_dat_r = memdat_3;

BUFG BUFG(
	.I(main_basesoc_crg_s7pll0_clkout),
	.O(main_basesoc_crg_s7pll0_clkout_buf)
);

BUFG BUFG_1(
	.I(main_basesoc_crg_od_ibufds),
	.O(main_basesoc_crg_clk)
);

BUFG BUFG_2(
	.I(main_basesoc_crg_s7pll1_clkout),
	.O(main_basesoc_crg_s7pll1_clkout_buf)
);

BUFG BUFG_3(
	.I(main_basesoc_afe5808a0_clkout0),
	.O(main_basesoc_afe5808a0_clkout_buf0)
);

BUFG BUFG_4(
	.I(main_basesoc_afe5808a0_clkout1),
	.O(main_basesoc_afe5808a0_clkout_buf1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a0_f_clk),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a0_frame_do[0]),
	.Q2(main_basesoc_afe5808a0_frame_do[1]),
	.Q3(main_basesoc_afe5808a0_frame_do[2]),
	.Q4(main_basesoc_afe5808a0_frame_do[3]),
	.Q5(main_basesoc_afe5808a0_frame_do[4]),
	.Q6(main_basesoc_afe5808a0_frame_do[5]),
	.Q7(main_basesoc_afe5808a0_frame_do[6]),
	.Q8(main_basesoc_afe5808a0_frame_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a0_frame_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a0_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_1 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a0_frame_do[8]),
	.Q4(main_basesoc_afe5808a0_frame_do[9]),
	.Q5(main_basesoc_afe5808a0_frame_do[10]),
	.Q6(main_basesoc_afe5808a0_frame_do[11]),
	.Q7(main_basesoc_afe5808a0_frame_do[12]),
	.Q8(main_basesoc_afe5808a0_frame_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a0_frame_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a0_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_2 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a0_data_int[0]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a0_serdes0_do[0]),
	.Q2(main_basesoc_afe5808a0_serdes0_do[1]),
	.Q3(main_basesoc_afe5808a0_serdes0_do[2]),
	.Q4(main_basesoc_afe5808a0_serdes0_do[3]),
	.Q5(main_basesoc_afe5808a0_serdes0_do[4]),
	.Q6(main_basesoc_afe5808a0_serdes0_do[5]),
	.Q7(main_basesoc_afe5808a0_serdes0_do[6]),
	.Q8(main_basesoc_afe5808a0_serdes0_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a0_serdes0_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a0_serdes0_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_3 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a0_serdes0_do[8]),
	.Q4(main_basesoc_afe5808a0_serdes0_do[9]),
	.Q5(main_basesoc_afe5808a0_serdes0_do[10]),
	.Q6(main_basesoc_afe5808a0_serdes0_do[11]),
	.Q7(main_basesoc_afe5808a0_serdes0_do[12]),
	.Q8(main_basesoc_afe5808a0_serdes0_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a0_serdes0_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a0_serdes0_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_4 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a0_data_int[1]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a0_serdes1_do[0]),
	.Q2(main_basesoc_afe5808a0_serdes1_do[1]),
	.Q3(main_basesoc_afe5808a0_serdes1_do[2]),
	.Q4(main_basesoc_afe5808a0_serdes1_do[3]),
	.Q5(main_basesoc_afe5808a0_serdes1_do[4]),
	.Q6(main_basesoc_afe5808a0_serdes1_do[5]),
	.Q7(main_basesoc_afe5808a0_serdes1_do[6]),
	.Q8(main_basesoc_afe5808a0_serdes1_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a0_serdes1_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a0_serdes1_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_5 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a0_serdes1_do[8]),
	.Q4(main_basesoc_afe5808a0_serdes1_do[9]),
	.Q5(main_basesoc_afe5808a0_serdes1_do[10]),
	.Q6(main_basesoc_afe5808a0_serdes1_do[11]),
	.Q7(main_basesoc_afe5808a0_serdes1_do[12]),
	.Q8(main_basesoc_afe5808a0_serdes1_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a0_serdes1_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a0_serdes1_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_6 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a0_data_int[2]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a0_serdes2_do[0]),
	.Q2(main_basesoc_afe5808a0_serdes2_do[1]),
	.Q3(main_basesoc_afe5808a0_serdes2_do[2]),
	.Q4(main_basesoc_afe5808a0_serdes2_do[3]),
	.Q5(main_basesoc_afe5808a0_serdes2_do[4]),
	.Q6(main_basesoc_afe5808a0_serdes2_do[5]),
	.Q7(main_basesoc_afe5808a0_serdes2_do[6]),
	.Q8(main_basesoc_afe5808a0_serdes2_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a0_serdes2_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a0_serdes2_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_7 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a0_serdes2_do[8]),
	.Q4(main_basesoc_afe5808a0_serdes2_do[9]),
	.Q5(main_basesoc_afe5808a0_serdes2_do[10]),
	.Q6(main_basesoc_afe5808a0_serdes2_do[11]),
	.Q7(main_basesoc_afe5808a0_serdes2_do[12]),
	.Q8(main_basesoc_afe5808a0_serdes2_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a0_serdes2_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a0_serdes2_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_8 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a0_data_int[3]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a0_serdes3_do[0]),
	.Q2(main_basesoc_afe5808a0_serdes3_do[1]),
	.Q3(main_basesoc_afe5808a0_serdes3_do[2]),
	.Q4(main_basesoc_afe5808a0_serdes3_do[3]),
	.Q5(main_basesoc_afe5808a0_serdes3_do[4]),
	.Q6(main_basesoc_afe5808a0_serdes3_do[5]),
	.Q7(main_basesoc_afe5808a0_serdes3_do[6]),
	.Q8(main_basesoc_afe5808a0_serdes3_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a0_serdes3_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a0_serdes3_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_9 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a0_serdes3_do[8]),
	.Q4(main_basesoc_afe5808a0_serdes3_do[9]),
	.Q5(main_basesoc_afe5808a0_serdes3_do[10]),
	.Q6(main_basesoc_afe5808a0_serdes3_do[11]),
	.Q7(main_basesoc_afe5808a0_serdes3_do[12]),
	.Q8(main_basesoc_afe5808a0_serdes3_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a0_serdes3_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a0_serdes3_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_10 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a0_data_int[4]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a0_serdes4_do[0]),
	.Q2(main_basesoc_afe5808a0_serdes4_do[1]),
	.Q3(main_basesoc_afe5808a0_serdes4_do[2]),
	.Q4(main_basesoc_afe5808a0_serdes4_do[3]),
	.Q5(main_basesoc_afe5808a0_serdes4_do[4]),
	.Q6(main_basesoc_afe5808a0_serdes4_do[5]),
	.Q7(main_basesoc_afe5808a0_serdes4_do[6]),
	.Q8(main_basesoc_afe5808a0_serdes4_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a0_serdes4_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a0_serdes4_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_11 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a0_serdes4_do[8]),
	.Q4(main_basesoc_afe5808a0_serdes4_do[9]),
	.Q5(main_basesoc_afe5808a0_serdes4_do[10]),
	.Q6(main_basesoc_afe5808a0_serdes4_do[11]),
	.Q7(main_basesoc_afe5808a0_serdes4_do[12]),
	.Q8(main_basesoc_afe5808a0_serdes4_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a0_serdes4_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a0_serdes4_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_12 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a0_data_int[5]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a0_serdes5_do[0]),
	.Q2(main_basesoc_afe5808a0_serdes5_do[1]),
	.Q3(main_basesoc_afe5808a0_serdes5_do[2]),
	.Q4(main_basesoc_afe5808a0_serdes5_do[3]),
	.Q5(main_basesoc_afe5808a0_serdes5_do[4]),
	.Q6(main_basesoc_afe5808a0_serdes5_do[5]),
	.Q7(main_basesoc_afe5808a0_serdes5_do[6]),
	.Q8(main_basesoc_afe5808a0_serdes5_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a0_serdes5_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a0_serdes5_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_13 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a0_serdes5_do[8]),
	.Q4(main_basesoc_afe5808a0_serdes5_do[9]),
	.Q5(main_basesoc_afe5808a0_serdes5_do[10]),
	.Q6(main_basesoc_afe5808a0_serdes5_do[11]),
	.Q7(main_basesoc_afe5808a0_serdes5_do[12]),
	.Q8(main_basesoc_afe5808a0_serdes5_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a0_serdes5_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a0_serdes5_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_14 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a0_data_int[6]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a0_serdes6_do[0]),
	.Q2(main_basesoc_afe5808a0_serdes6_do[1]),
	.Q3(main_basesoc_afe5808a0_serdes6_do[2]),
	.Q4(main_basesoc_afe5808a0_serdes6_do[3]),
	.Q5(main_basesoc_afe5808a0_serdes6_do[4]),
	.Q6(main_basesoc_afe5808a0_serdes6_do[5]),
	.Q7(main_basesoc_afe5808a0_serdes6_do[6]),
	.Q8(main_basesoc_afe5808a0_serdes6_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a0_serdes6_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a0_serdes6_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_15 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a0_serdes6_do[8]),
	.Q4(main_basesoc_afe5808a0_serdes6_do[9]),
	.Q5(main_basesoc_afe5808a0_serdes6_do[10]),
	.Q6(main_basesoc_afe5808a0_serdes6_do[11]),
	.Q7(main_basesoc_afe5808a0_serdes6_do[12]),
	.Q8(main_basesoc_afe5808a0_serdes6_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a0_serdes6_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a0_serdes6_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_16 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a0_data_int[7]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a0_serdes7_do[0]),
	.Q2(main_basesoc_afe5808a0_serdes7_do[1]),
	.Q3(main_basesoc_afe5808a0_serdes7_do[2]),
	.Q4(main_basesoc_afe5808a0_serdes7_do[3]),
	.Q5(main_basesoc_afe5808a0_serdes7_do[4]),
	.Q6(main_basesoc_afe5808a0_serdes7_do[5]),
	.Q7(main_basesoc_afe5808a0_serdes7_do[6]),
	.Q8(main_basesoc_afe5808a0_serdes7_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a0_serdes7_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a0_serdes7_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_17 (
	.BITSLIP(main_basesoc_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc_0_digital_clk),
	.CLKB((~adc_0_digital_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a0_serdes7_do[8]),
	.Q4(main_basesoc_afe5808a0_serdes7_do[9]),
	.Q5(main_basesoc_afe5808a0_serdes7_do[10]),
	.Q6(main_basesoc_afe5808a0_serdes7_do[11]),
	.Q7(main_basesoc_afe5808a0_serdes7_do[12]),
	.Q8(main_basesoc_afe5808a0_serdes7_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a0_serdes7_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a0_serdes7_cascade2)
);

BUFG BUFG_5(
	.I(main_basesoc_afe5808a1_clkout0),
	.O(main_basesoc_afe5808a1_clkout_buf0)
);

BUFG BUFG_6(
	.I(main_basesoc_afe5808a1_clkout1),
	.O(main_basesoc_afe5808a1_clkout_buf1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_18 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a1_f_clk),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a1_frame_do[0]),
	.Q2(main_basesoc_afe5808a1_frame_do[1]),
	.Q3(main_basesoc_afe5808a1_frame_do[2]),
	.Q4(main_basesoc_afe5808a1_frame_do[3]),
	.Q5(main_basesoc_afe5808a1_frame_do[4]),
	.Q6(main_basesoc_afe5808a1_frame_do[5]),
	.Q7(main_basesoc_afe5808a1_frame_do[6]),
	.Q8(main_basesoc_afe5808a1_frame_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a1_frame_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a1_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_19 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a1_frame_do[8]),
	.Q4(main_basesoc_afe5808a1_frame_do[9]),
	.Q5(main_basesoc_afe5808a1_frame_do[10]),
	.Q6(main_basesoc_afe5808a1_frame_do[11]),
	.Q7(main_basesoc_afe5808a1_frame_do[12]),
	.Q8(main_basesoc_afe5808a1_frame_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a1_frame_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a1_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_20 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a1_data_int[0]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a1_serdes8_do[0]),
	.Q2(main_basesoc_afe5808a1_serdes8_do[1]),
	.Q3(main_basesoc_afe5808a1_serdes8_do[2]),
	.Q4(main_basesoc_afe5808a1_serdes8_do[3]),
	.Q5(main_basesoc_afe5808a1_serdes8_do[4]),
	.Q6(main_basesoc_afe5808a1_serdes8_do[5]),
	.Q7(main_basesoc_afe5808a1_serdes8_do[6]),
	.Q8(main_basesoc_afe5808a1_serdes8_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a1_serdes8_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a1_serdes8_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_21 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a1_serdes8_do[8]),
	.Q4(main_basesoc_afe5808a1_serdes8_do[9]),
	.Q5(main_basesoc_afe5808a1_serdes8_do[10]),
	.Q6(main_basesoc_afe5808a1_serdes8_do[11]),
	.Q7(main_basesoc_afe5808a1_serdes8_do[12]),
	.Q8(main_basesoc_afe5808a1_serdes8_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a1_serdes8_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a1_serdes8_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_22 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a1_data_int[1]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a1_serdes9_do[0]),
	.Q2(main_basesoc_afe5808a1_serdes9_do[1]),
	.Q3(main_basesoc_afe5808a1_serdes9_do[2]),
	.Q4(main_basesoc_afe5808a1_serdes9_do[3]),
	.Q5(main_basesoc_afe5808a1_serdes9_do[4]),
	.Q6(main_basesoc_afe5808a1_serdes9_do[5]),
	.Q7(main_basesoc_afe5808a1_serdes9_do[6]),
	.Q8(main_basesoc_afe5808a1_serdes9_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a1_serdes9_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a1_serdes9_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_23 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a1_serdes9_do[8]),
	.Q4(main_basesoc_afe5808a1_serdes9_do[9]),
	.Q5(main_basesoc_afe5808a1_serdes9_do[10]),
	.Q6(main_basesoc_afe5808a1_serdes9_do[11]),
	.Q7(main_basesoc_afe5808a1_serdes9_do[12]),
	.Q8(main_basesoc_afe5808a1_serdes9_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a1_serdes9_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a1_serdes9_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_24 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a1_data_int[2]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a1_serdes10_do[0]),
	.Q2(main_basesoc_afe5808a1_serdes10_do[1]),
	.Q3(main_basesoc_afe5808a1_serdes10_do[2]),
	.Q4(main_basesoc_afe5808a1_serdes10_do[3]),
	.Q5(main_basesoc_afe5808a1_serdes10_do[4]),
	.Q6(main_basesoc_afe5808a1_serdes10_do[5]),
	.Q7(main_basesoc_afe5808a1_serdes10_do[6]),
	.Q8(main_basesoc_afe5808a1_serdes10_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a1_serdes10_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a1_serdes10_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_25 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a1_serdes10_do[8]),
	.Q4(main_basesoc_afe5808a1_serdes10_do[9]),
	.Q5(main_basesoc_afe5808a1_serdes10_do[10]),
	.Q6(main_basesoc_afe5808a1_serdes10_do[11]),
	.Q7(main_basesoc_afe5808a1_serdes10_do[12]),
	.Q8(main_basesoc_afe5808a1_serdes10_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a1_serdes10_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a1_serdes10_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_26 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a1_data_int[3]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a1_serdes11_do[0]),
	.Q2(main_basesoc_afe5808a1_serdes11_do[1]),
	.Q3(main_basesoc_afe5808a1_serdes11_do[2]),
	.Q4(main_basesoc_afe5808a1_serdes11_do[3]),
	.Q5(main_basesoc_afe5808a1_serdes11_do[4]),
	.Q6(main_basesoc_afe5808a1_serdes11_do[5]),
	.Q7(main_basesoc_afe5808a1_serdes11_do[6]),
	.Q8(main_basesoc_afe5808a1_serdes11_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a1_serdes11_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a1_serdes11_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_27 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a1_serdes11_do[8]),
	.Q4(main_basesoc_afe5808a1_serdes11_do[9]),
	.Q5(main_basesoc_afe5808a1_serdes11_do[10]),
	.Q6(main_basesoc_afe5808a1_serdes11_do[11]),
	.Q7(main_basesoc_afe5808a1_serdes11_do[12]),
	.Q8(main_basesoc_afe5808a1_serdes11_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a1_serdes11_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a1_serdes11_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_28 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a1_data_int[4]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a1_serdes12_do[0]),
	.Q2(main_basesoc_afe5808a1_serdes12_do[1]),
	.Q3(main_basesoc_afe5808a1_serdes12_do[2]),
	.Q4(main_basesoc_afe5808a1_serdes12_do[3]),
	.Q5(main_basesoc_afe5808a1_serdes12_do[4]),
	.Q6(main_basesoc_afe5808a1_serdes12_do[5]),
	.Q7(main_basesoc_afe5808a1_serdes12_do[6]),
	.Q8(main_basesoc_afe5808a1_serdes12_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a1_serdes12_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a1_serdes12_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_29 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a1_serdes12_do[8]),
	.Q4(main_basesoc_afe5808a1_serdes12_do[9]),
	.Q5(main_basesoc_afe5808a1_serdes12_do[10]),
	.Q6(main_basesoc_afe5808a1_serdes12_do[11]),
	.Q7(main_basesoc_afe5808a1_serdes12_do[12]),
	.Q8(main_basesoc_afe5808a1_serdes12_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a1_serdes12_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a1_serdes12_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_30 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a1_data_int[5]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a1_serdes13_do[0]),
	.Q2(main_basesoc_afe5808a1_serdes13_do[1]),
	.Q3(main_basesoc_afe5808a1_serdes13_do[2]),
	.Q4(main_basesoc_afe5808a1_serdes13_do[3]),
	.Q5(main_basesoc_afe5808a1_serdes13_do[4]),
	.Q6(main_basesoc_afe5808a1_serdes13_do[5]),
	.Q7(main_basesoc_afe5808a1_serdes13_do[6]),
	.Q8(main_basesoc_afe5808a1_serdes13_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a1_serdes13_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a1_serdes13_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_31 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a1_serdes13_do[8]),
	.Q4(main_basesoc_afe5808a1_serdes13_do[9]),
	.Q5(main_basesoc_afe5808a1_serdes13_do[10]),
	.Q6(main_basesoc_afe5808a1_serdes13_do[11]),
	.Q7(main_basesoc_afe5808a1_serdes13_do[12]),
	.Q8(main_basesoc_afe5808a1_serdes13_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a1_serdes13_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a1_serdes13_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_32 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a1_data_int[6]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a1_serdes14_do[0]),
	.Q2(main_basesoc_afe5808a1_serdes14_do[1]),
	.Q3(main_basesoc_afe5808a1_serdes14_do[2]),
	.Q4(main_basesoc_afe5808a1_serdes14_do[3]),
	.Q5(main_basesoc_afe5808a1_serdes14_do[4]),
	.Q6(main_basesoc_afe5808a1_serdes14_do[5]),
	.Q7(main_basesoc_afe5808a1_serdes14_do[6]),
	.Q8(main_basesoc_afe5808a1_serdes14_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a1_serdes14_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a1_serdes14_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_33 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a1_serdes14_do[8]),
	.Q4(main_basesoc_afe5808a1_serdes14_do[9]),
	.Q5(main_basesoc_afe5808a1_serdes14_do[10]),
	.Q6(main_basesoc_afe5808a1_serdes14_do[11]),
	.Q7(main_basesoc_afe5808a1_serdes14_do[12]),
	.Q8(main_basesoc_afe5808a1_serdes14_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a1_serdes14_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a1_serdes14_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_34 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a1_data_int[7]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a1_serdes15_do[0]),
	.Q2(main_basesoc_afe5808a1_serdes15_do[1]),
	.Q3(main_basesoc_afe5808a1_serdes15_do[2]),
	.Q4(main_basesoc_afe5808a1_serdes15_do[3]),
	.Q5(main_basesoc_afe5808a1_serdes15_do[4]),
	.Q6(main_basesoc_afe5808a1_serdes15_do[5]),
	.Q7(main_basesoc_afe5808a1_serdes15_do[6]),
	.Q8(main_basesoc_afe5808a1_serdes15_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a1_serdes15_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a1_serdes15_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_35 (
	.BITSLIP(main_basesoc_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc_1_digital_clk),
	.CLKB((~adc_1_digital_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a1_serdes15_do[8]),
	.Q4(main_basesoc_afe5808a1_serdes15_do[9]),
	.Q5(main_basesoc_afe5808a1_serdes15_do[10]),
	.Q6(main_basesoc_afe5808a1_serdes15_do[11]),
	.Q7(main_basesoc_afe5808a1_serdes15_do[12]),
	.Q8(main_basesoc_afe5808a1_serdes15_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a1_serdes15_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a1_serdes15_cascade2)
);

BUFG BUFG_7(
	.I(main_basesoc_afe5808a2_clkout0),
	.O(main_basesoc_afe5808a2_clkout_buf0)
);

BUFG BUFG_8(
	.I(main_basesoc_afe5808a2_clkout1),
	.O(main_basesoc_afe5808a2_clkout_buf1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_36 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a2_f_clk),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a2_frame_do[0]),
	.Q2(main_basesoc_afe5808a2_frame_do[1]),
	.Q3(main_basesoc_afe5808a2_frame_do[2]),
	.Q4(main_basesoc_afe5808a2_frame_do[3]),
	.Q5(main_basesoc_afe5808a2_frame_do[4]),
	.Q6(main_basesoc_afe5808a2_frame_do[5]),
	.Q7(main_basesoc_afe5808a2_frame_do[6]),
	.Q8(main_basesoc_afe5808a2_frame_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a2_frame_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a2_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_37 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a2_frame_do[8]),
	.Q4(main_basesoc_afe5808a2_frame_do[9]),
	.Q5(main_basesoc_afe5808a2_frame_do[10]),
	.Q6(main_basesoc_afe5808a2_frame_do[11]),
	.Q7(main_basesoc_afe5808a2_frame_do[12]),
	.Q8(main_basesoc_afe5808a2_frame_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a2_frame_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a2_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_38 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a2_data_int[0]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a2_serdes16_do[0]),
	.Q2(main_basesoc_afe5808a2_serdes16_do[1]),
	.Q3(main_basesoc_afe5808a2_serdes16_do[2]),
	.Q4(main_basesoc_afe5808a2_serdes16_do[3]),
	.Q5(main_basesoc_afe5808a2_serdes16_do[4]),
	.Q6(main_basesoc_afe5808a2_serdes16_do[5]),
	.Q7(main_basesoc_afe5808a2_serdes16_do[6]),
	.Q8(main_basesoc_afe5808a2_serdes16_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a2_serdes16_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a2_serdes16_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_39 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a2_serdes16_do[8]),
	.Q4(main_basesoc_afe5808a2_serdes16_do[9]),
	.Q5(main_basesoc_afe5808a2_serdes16_do[10]),
	.Q6(main_basesoc_afe5808a2_serdes16_do[11]),
	.Q7(main_basesoc_afe5808a2_serdes16_do[12]),
	.Q8(main_basesoc_afe5808a2_serdes16_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a2_serdes16_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a2_serdes16_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_40 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a2_data_int[1]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a2_serdes17_do[0]),
	.Q2(main_basesoc_afe5808a2_serdes17_do[1]),
	.Q3(main_basesoc_afe5808a2_serdes17_do[2]),
	.Q4(main_basesoc_afe5808a2_serdes17_do[3]),
	.Q5(main_basesoc_afe5808a2_serdes17_do[4]),
	.Q6(main_basesoc_afe5808a2_serdes17_do[5]),
	.Q7(main_basesoc_afe5808a2_serdes17_do[6]),
	.Q8(main_basesoc_afe5808a2_serdes17_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a2_serdes17_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a2_serdes17_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_41 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a2_serdes17_do[8]),
	.Q4(main_basesoc_afe5808a2_serdes17_do[9]),
	.Q5(main_basesoc_afe5808a2_serdes17_do[10]),
	.Q6(main_basesoc_afe5808a2_serdes17_do[11]),
	.Q7(main_basesoc_afe5808a2_serdes17_do[12]),
	.Q8(main_basesoc_afe5808a2_serdes17_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a2_serdes17_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a2_serdes17_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_42 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a2_data_int[2]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a2_serdes18_do[0]),
	.Q2(main_basesoc_afe5808a2_serdes18_do[1]),
	.Q3(main_basesoc_afe5808a2_serdes18_do[2]),
	.Q4(main_basesoc_afe5808a2_serdes18_do[3]),
	.Q5(main_basesoc_afe5808a2_serdes18_do[4]),
	.Q6(main_basesoc_afe5808a2_serdes18_do[5]),
	.Q7(main_basesoc_afe5808a2_serdes18_do[6]),
	.Q8(main_basesoc_afe5808a2_serdes18_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a2_serdes18_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a2_serdes18_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_43 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a2_serdes18_do[8]),
	.Q4(main_basesoc_afe5808a2_serdes18_do[9]),
	.Q5(main_basesoc_afe5808a2_serdes18_do[10]),
	.Q6(main_basesoc_afe5808a2_serdes18_do[11]),
	.Q7(main_basesoc_afe5808a2_serdes18_do[12]),
	.Q8(main_basesoc_afe5808a2_serdes18_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a2_serdes18_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a2_serdes18_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_44 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a2_data_int[3]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a2_serdes19_do[0]),
	.Q2(main_basesoc_afe5808a2_serdes19_do[1]),
	.Q3(main_basesoc_afe5808a2_serdes19_do[2]),
	.Q4(main_basesoc_afe5808a2_serdes19_do[3]),
	.Q5(main_basesoc_afe5808a2_serdes19_do[4]),
	.Q6(main_basesoc_afe5808a2_serdes19_do[5]),
	.Q7(main_basesoc_afe5808a2_serdes19_do[6]),
	.Q8(main_basesoc_afe5808a2_serdes19_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a2_serdes19_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a2_serdes19_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_45 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a2_serdes19_do[8]),
	.Q4(main_basesoc_afe5808a2_serdes19_do[9]),
	.Q5(main_basesoc_afe5808a2_serdes19_do[10]),
	.Q6(main_basesoc_afe5808a2_serdes19_do[11]),
	.Q7(main_basesoc_afe5808a2_serdes19_do[12]),
	.Q8(main_basesoc_afe5808a2_serdes19_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a2_serdes19_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a2_serdes19_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_46 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a2_data_int[4]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a2_serdes20_do[0]),
	.Q2(main_basesoc_afe5808a2_serdes20_do[1]),
	.Q3(main_basesoc_afe5808a2_serdes20_do[2]),
	.Q4(main_basesoc_afe5808a2_serdes20_do[3]),
	.Q5(main_basesoc_afe5808a2_serdes20_do[4]),
	.Q6(main_basesoc_afe5808a2_serdes20_do[5]),
	.Q7(main_basesoc_afe5808a2_serdes20_do[6]),
	.Q8(main_basesoc_afe5808a2_serdes20_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a2_serdes20_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a2_serdes20_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_47 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a2_serdes20_do[8]),
	.Q4(main_basesoc_afe5808a2_serdes20_do[9]),
	.Q5(main_basesoc_afe5808a2_serdes20_do[10]),
	.Q6(main_basesoc_afe5808a2_serdes20_do[11]),
	.Q7(main_basesoc_afe5808a2_serdes20_do[12]),
	.Q8(main_basesoc_afe5808a2_serdes20_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a2_serdes20_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a2_serdes20_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_48 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a2_data_int[5]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a2_serdes21_do[0]),
	.Q2(main_basesoc_afe5808a2_serdes21_do[1]),
	.Q3(main_basesoc_afe5808a2_serdes21_do[2]),
	.Q4(main_basesoc_afe5808a2_serdes21_do[3]),
	.Q5(main_basesoc_afe5808a2_serdes21_do[4]),
	.Q6(main_basesoc_afe5808a2_serdes21_do[5]),
	.Q7(main_basesoc_afe5808a2_serdes21_do[6]),
	.Q8(main_basesoc_afe5808a2_serdes21_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a2_serdes21_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a2_serdes21_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_49 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a2_serdes21_do[8]),
	.Q4(main_basesoc_afe5808a2_serdes21_do[9]),
	.Q5(main_basesoc_afe5808a2_serdes21_do[10]),
	.Q6(main_basesoc_afe5808a2_serdes21_do[11]),
	.Q7(main_basesoc_afe5808a2_serdes21_do[12]),
	.Q8(main_basesoc_afe5808a2_serdes21_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a2_serdes21_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a2_serdes21_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_50 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a2_data_int[6]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a2_serdes22_do[0]),
	.Q2(main_basesoc_afe5808a2_serdes22_do[1]),
	.Q3(main_basesoc_afe5808a2_serdes22_do[2]),
	.Q4(main_basesoc_afe5808a2_serdes22_do[3]),
	.Q5(main_basesoc_afe5808a2_serdes22_do[4]),
	.Q6(main_basesoc_afe5808a2_serdes22_do[5]),
	.Q7(main_basesoc_afe5808a2_serdes22_do[6]),
	.Q8(main_basesoc_afe5808a2_serdes22_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a2_serdes22_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a2_serdes22_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_51 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a2_serdes22_do[8]),
	.Q4(main_basesoc_afe5808a2_serdes22_do[9]),
	.Q5(main_basesoc_afe5808a2_serdes22_do[10]),
	.Q6(main_basesoc_afe5808a2_serdes22_do[11]),
	.Q7(main_basesoc_afe5808a2_serdes22_do[12]),
	.Q8(main_basesoc_afe5808a2_serdes22_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a2_serdes22_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a2_serdes22_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_52 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a2_data_int[7]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a2_serdes23_do[0]),
	.Q2(main_basesoc_afe5808a2_serdes23_do[1]),
	.Q3(main_basesoc_afe5808a2_serdes23_do[2]),
	.Q4(main_basesoc_afe5808a2_serdes23_do[3]),
	.Q5(main_basesoc_afe5808a2_serdes23_do[4]),
	.Q6(main_basesoc_afe5808a2_serdes23_do[5]),
	.Q7(main_basesoc_afe5808a2_serdes23_do[6]),
	.Q8(main_basesoc_afe5808a2_serdes23_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a2_serdes23_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a2_serdes23_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_53 (
	.BITSLIP(main_basesoc_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc_2_digital_clk),
	.CLKB((~adc_2_digital_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a2_serdes23_do[8]),
	.Q4(main_basesoc_afe5808a2_serdes23_do[9]),
	.Q5(main_basesoc_afe5808a2_serdes23_do[10]),
	.Q6(main_basesoc_afe5808a2_serdes23_do[11]),
	.Q7(main_basesoc_afe5808a2_serdes23_do[12]),
	.Q8(main_basesoc_afe5808a2_serdes23_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a2_serdes23_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a2_serdes23_cascade2)
);

BUFG BUFG_9(
	.I(main_basesoc_afe5808a3_clkout0),
	.O(main_basesoc_afe5808a3_clkout_buf0)
);

BUFG BUFG_10(
	.I(main_basesoc_afe5808a3_clkout1),
	.O(main_basesoc_afe5808a3_clkout_buf1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_54 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a3_f_clk),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a3_frame_do[0]),
	.Q2(main_basesoc_afe5808a3_frame_do[1]),
	.Q3(main_basesoc_afe5808a3_frame_do[2]),
	.Q4(main_basesoc_afe5808a3_frame_do[3]),
	.Q5(main_basesoc_afe5808a3_frame_do[4]),
	.Q6(main_basesoc_afe5808a3_frame_do[5]),
	.Q7(main_basesoc_afe5808a3_frame_do[6]),
	.Q8(main_basesoc_afe5808a3_frame_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a3_frame_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a3_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_55 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a3_frame_do[8]),
	.Q4(main_basesoc_afe5808a3_frame_do[9]),
	.Q5(main_basesoc_afe5808a3_frame_do[10]),
	.Q6(main_basesoc_afe5808a3_frame_do[11]),
	.Q7(main_basesoc_afe5808a3_frame_do[12]),
	.Q8(main_basesoc_afe5808a3_frame_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a3_frame_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a3_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_56 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a3_data_int[0]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a3_serdes24_do[0]),
	.Q2(main_basesoc_afe5808a3_serdes24_do[1]),
	.Q3(main_basesoc_afe5808a3_serdes24_do[2]),
	.Q4(main_basesoc_afe5808a3_serdes24_do[3]),
	.Q5(main_basesoc_afe5808a3_serdes24_do[4]),
	.Q6(main_basesoc_afe5808a3_serdes24_do[5]),
	.Q7(main_basesoc_afe5808a3_serdes24_do[6]),
	.Q8(main_basesoc_afe5808a3_serdes24_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a3_serdes24_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a3_serdes24_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_57 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a3_serdes24_do[8]),
	.Q4(main_basesoc_afe5808a3_serdes24_do[9]),
	.Q5(main_basesoc_afe5808a3_serdes24_do[10]),
	.Q6(main_basesoc_afe5808a3_serdes24_do[11]),
	.Q7(main_basesoc_afe5808a3_serdes24_do[12]),
	.Q8(main_basesoc_afe5808a3_serdes24_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a3_serdes24_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a3_serdes24_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_58 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a3_data_int[1]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a3_serdes25_do[0]),
	.Q2(main_basesoc_afe5808a3_serdes25_do[1]),
	.Q3(main_basesoc_afe5808a3_serdes25_do[2]),
	.Q4(main_basesoc_afe5808a3_serdes25_do[3]),
	.Q5(main_basesoc_afe5808a3_serdes25_do[4]),
	.Q6(main_basesoc_afe5808a3_serdes25_do[5]),
	.Q7(main_basesoc_afe5808a3_serdes25_do[6]),
	.Q8(main_basesoc_afe5808a3_serdes25_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a3_serdes25_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a3_serdes25_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_59 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a3_serdes25_do[8]),
	.Q4(main_basesoc_afe5808a3_serdes25_do[9]),
	.Q5(main_basesoc_afe5808a3_serdes25_do[10]),
	.Q6(main_basesoc_afe5808a3_serdes25_do[11]),
	.Q7(main_basesoc_afe5808a3_serdes25_do[12]),
	.Q8(main_basesoc_afe5808a3_serdes25_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a3_serdes25_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a3_serdes25_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_60 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a3_data_int[2]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a3_serdes26_do[0]),
	.Q2(main_basesoc_afe5808a3_serdes26_do[1]),
	.Q3(main_basesoc_afe5808a3_serdes26_do[2]),
	.Q4(main_basesoc_afe5808a3_serdes26_do[3]),
	.Q5(main_basesoc_afe5808a3_serdes26_do[4]),
	.Q6(main_basesoc_afe5808a3_serdes26_do[5]),
	.Q7(main_basesoc_afe5808a3_serdes26_do[6]),
	.Q8(main_basesoc_afe5808a3_serdes26_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a3_serdes26_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a3_serdes26_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_61 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a3_serdes26_do[8]),
	.Q4(main_basesoc_afe5808a3_serdes26_do[9]),
	.Q5(main_basesoc_afe5808a3_serdes26_do[10]),
	.Q6(main_basesoc_afe5808a3_serdes26_do[11]),
	.Q7(main_basesoc_afe5808a3_serdes26_do[12]),
	.Q8(main_basesoc_afe5808a3_serdes26_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a3_serdes26_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a3_serdes26_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_62 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a3_data_int[3]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a3_serdes27_do[0]),
	.Q2(main_basesoc_afe5808a3_serdes27_do[1]),
	.Q3(main_basesoc_afe5808a3_serdes27_do[2]),
	.Q4(main_basesoc_afe5808a3_serdes27_do[3]),
	.Q5(main_basesoc_afe5808a3_serdes27_do[4]),
	.Q6(main_basesoc_afe5808a3_serdes27_do[5]),
	.Q7(main_basesoc_afe5808a3_serdes27_do[6]),
	.Q8(main_basesoc_afe5808a3_serdes27_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a3_serdes27_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a3_serdes27_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_63 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a3_serdes27_do[8]),
	.Q4(main_basesoc_afe5808a3_serdes27_do[9]),
	.Q5(main_basesoc_afe5808a3_serdes27_do[10]),
	.Q6(main_basesoc_afe5808a3_serdes27_do[11]),
	.Q7(main_basesoc_afe5808a3_serdes27_do[12]),
	.Q8(main_basesoc_afe5808a3_serdes27_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a3_serdes27_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a3_serdes27_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_64 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a3_data_int[4]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a3_serdes28_do[0]),
	.Q2(main_basesoc_afe5808a3_serdes28_do[1]),
	.Q3(main_basesoc_afe5808a3_serdes28_do[2]),
	.Q4(main_basesoc_afe5808a3_serdes28_do[3]),
	.Q5(main_basesoc_afe5808a3_serdes28_do[4]),
	.Q6(main_basesoc_afe5808a3_serdes28_do[5]),
	.Q7(main_basesoc_afe5808a3_serdes28_do[6]),
	.Q8(main_basesoc_afe5808a3_serdes28_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a3_serdes28_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a3_serdes28_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_65 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a3_serdes28_do[8]),
	.Q4(main_basesoc_afe5808a3_serdes28_do[9]),
	.Q5(main_basesoc_afe5808a3_serdes28_do[10]),
	.Q6(main_basesoc_afe5808a3_serdes28_do[11]),
	.Q7(main_basesoc_afe5808a3_serdes28_do[12]),
	.Q8(main_basesoc_afe5808a3_serdes28_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a3_serdes28_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a3_serdes28_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_66 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a3_data_int[5]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a3_serdes29_do[0]),
	.Q2(main_basesoc_afe5808a3_serdes29_do[1]),
	.Q3(main_basesoc_afe5808a3_serdes29_do[2]),
	.Q4(main_basesoc_afe5808a3_serdes29_do[3]),
	.Q5(main_basesoc_afe5808a3_serdes29_do[4]),
	.Q6(main_basesoc_afe5808a3_serdes29_do[5]),
	.Q7(main_basesoc_afe5808a3_serdes29_do[6]),
	.Q8(main_basesoc_afe5808a3_serdes29_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a3_serdes29_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a3_serdes29_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_67 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a3_serdes29_do[8]),
	.Q4(main_basesoc_afe5808a3_serdes29_do[9]),
	.Q5(main_basesoc_afe5808a3_serdes29_do[10]),
	.Q6(main_basesoc_afe5808a3_serdes29_do[11]),
	.Q7(main_basesoc_afe5808a3_serdes29_do[12]),
	.Q8(main_basesoc_afe5808a3_serdes29_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a3_serdes29_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a3_serdes29_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_68 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a3_data_int[6]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a3_serdes30_do[0]),
	.Q2(main_basesoc_afe5808a3_serdes30_do[1]),
	.Q3(main_basesoc_afe5808a3_serdes30_do[2]),
	.Q4(main_basesoc_afe5808a3_serdes30_do[3]),
	.Q5(main_basesoc_afe5808a3_serdes30_do[4]),
	.Q6(main_basesoc_afe5808a3_serdes30_do[5]),
	.Q7(main_basesoc_afe5808a3_serdes30_do[6]),
	.Q8(main_basesoc_afe5808a3_serdes30_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a3_serdes30_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a3_serdes30_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_69 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a3_serdes30_do[8]),
	.Q4(main_basesoc_afe5808a3_serdes30_do[9]),
	.Q5(main_basesoc_afe5808a3_serdes30_do[10]),
	.Q6(main_basesoc_afe5808a3_serdes30_do[11]),
	.Q7(main_basesoc_afe5808a3_serdes30_do[12]),
	.Q8(main_basesoc_afe5808a3_serdes30_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a3_serdes30_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a3_serdes30_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_70 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a3_data_int[7]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a3_serdes31_do[0]),
	.Q2(main_basesoc_afe5808a3_serdes31_do[1]),
	.Q3(main_basesoc_afe5808a3_serdes31_do[2]),
	.Q4(main_basesoc_afe5808a3_serdes31_do[3]),
	.Q5(main_basesoc_afe5808a3_serdes31_do[4]),
	.Q6(main_basesoc_afe5808a3_serdes31_do[5]),
	.Q7(main_basesoc_afe5808a3_serdes31_do[6]),
	.Q8(main_basesoc_afe5808a3_serdes31_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a3_serdes31_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a3_serdes31_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_71 (
	.BITSLIP(main_basesoc_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc_3_digital_clk),
	.CLKB((~adc_3_digital_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a3_serdes31_do[8]),
	.Q4(main_basesoc_afe5808a3_serdes31_do[9]),
	.Q5(main_basesoc_afe5808a3_serdes31_do[10]),
	.Q6(main_basesoc_afe5808a3_serdes31_do[11]),
	.Q7(main_basesoc_afe5808a3_serdes31_do[12]),
	.Q8(main_basesoc_afe5808a3_serdes31_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a3_serdes31_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a3_serdes31_cascade2)
);

BUFG BUFG_11(
	.I(main_basesoc_afe5808a4_clkout0),
	.O(main_basesoc_afe5808a4_clkout_buf0)
);

BUFG BUFG_12(
	.I(main_basesoc_afe5808a4_clkout1),
	.O(main_basesoc_afe5808a4_clkout_buf1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_72 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a4_f_clk),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a4_frame_do[0]),
	.Q2(main_basesoc_afe5808a4_frame_do[1]),
	.Q3(main_basesoc_afe5808a4_frame_do[2]),
	.Q4(main_basesoc_afe5808a4_frame_do[3]),
	.Q5(main_basesoc_afe5808a4_frame_do[4]),
	.Q6(main_basesoc_afe5808a4_frame_do[5]),
	.Q7(main_basesoc_afe5808a4_frame_do[6]),
	.Q8(main_basesoc_afe5808a4_frame_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a4_frame_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a4_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_73 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a4_frame_do[8]),
	.Q4(main_basesoc_afe5808a4_frame_do[9]),
	.Q5(main_basesoc_afe5808a4_frame_do[10]),
	.Q6(main_basesoc_afe5808a4_frame_do[11]),
	.Q7(main_basesoc_afe5808a4_frame_do[12]),
	.Q8(main_basesoc_afe5808a4_frame_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a4_frame_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a4_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_74 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a4_data_int[0]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a4_serdes32_do[0]),
	.Q2(main_basesoc_afe5808a4_serdes32_do[1]),
	.Q3(main_basesoc_afe5808a4_serdes32_do[2]),
	.Q4(main_basesoc_afe5808a4_serdes32_do[3]),
	.Q5(main_basesoc_afe5808a4_serdes32_do[4]),
	.Q6(main_basesoc_afe5808a4_serdes32_do[5]),
	.Q7(main_basesoc_afe5808a4_serdes32_do[6]),
	.Q8(main_basesoc_afe5808a4_serdes32_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a4_serdes32_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a4_serdes32_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_75 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a4_serdes32_do[8]),
	.Q4(main_basesoc_afe5808a4_serdes32_do[9]),
	.Q5(main_basesoc_afe5808a4_serdes32_do[10]),
	.Q6(main_basesoc_afe5808a4_serdes32_do[11]),
	.Q7(main_basesoc_afe5808a4_serdes32_do[12]),
	.Q8(main_basesoc_afe5808a4_serdes32_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a4_serdes32_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a4_serdes32_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_76 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a4_data_int[1]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a4_serdes33_do[0]),
	.Q2(main_basesoc_afe5808a4_serdes33_do[1]),
	.Q3(main_basesoc_afe5808a4_serdes33_do[2]),
	.Q4(main_basesoc_afe5808a4_serdes33_do[3]),
	.Q5(main_basesoc_afe5808a4_serdes33_do[4]),
	.Q6(main_basesoc_afe5808a4_serdes33_do[5]),
	.Q7(main_basesoc_afe5808a4_serdes33_do[6]),
	.Q8(main_basesoc_afe5808a4_serdes33_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a4_serdes33_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a4_serdes33_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_77 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a4_serdes33_do[8]),
	.Q4(main_basesoc_afe5808a4_serdes33_do[9]),
	.Q5(main_basesoc_afe5808a4_serdes33_do[10]),
	.Q6(main_basesoc_afe5808a4_serdes33_do[11]),
	.Q7(main_basesoc_afe5808a4_serdes33_do[12]),
	.Q8(main_basesoc_afe5808a4_serdes33_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a4_serdes33_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a4_serdes33_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_78 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a4_data_int[2]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a4_serdes34_do[0]),
	.Q2(main_basesoc_afe5808a4_serdes34_do[1]),
	.Q3(main_basesoc_afe5808a4_serdes34_do[2]),
	.Q4(main_basesoc_afe5808a4_serdes34_do[3]),
	.Q5(main_basesoc_afe5808a4_serdes34_do[4]),
	.Q6(main_basesoc_afe5808a4_serdes34_do[5]),
	.Q7(main_basesoc_afe5808a4_serdes34_do[6]),
	.Q8(main_basesoc_afe5808a4_serdes34_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a4_serdes34_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a4_serdes34_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_79 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a4_serdes34_do[8]),
	.Q4(main_basesoc_afe5808a4_serdes34_do[9]),
	.Q5(main_basesoc_afe5808a4_serdes34_do[10]),
	.Q6(main_basesoc_afe5808a4_serdes34_do[11]),
	.Q7(main_basesoc_afe5808a4_serdes34_do[12]),
	.Q8(main_basesoc_afe5808a4_serdes34_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a4_serdes34_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a4_serdes34_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_80 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a4_data_int[3]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a4_serdes35_do[0]),
	.Q2(main_basesoc_afe5808a4_serdes35_do[1]),
	.Q3(main_basesoc_afe5808a4_serdes35_do[2]),
	.Q4(main_basesoc_afe5808a4_serdes35_do[3]),
	.Q5(main_basesoc_afe5808a4_serdes35_do[4]),
	.Q6(main_basesoc_afe5808a4_serdes35_do[5]),
	.Q7(main_basesoc_afe5808a4_serdes35_do[6]),
	.Q8(main_basesoc_afe5808a4_serdes35_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a4_serdes35_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a4_serdes35_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_81 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a4_serdes35_do[8]),
	.Q4(main_basesoc_afe5808a4_serdes35_do[9]),
	.Q5(main_basesoc_afe5808a4_serdes35_do[10]),
	.Q6(main_basesoc_afe5808a4_serdes35_do[11]),
	.Q7(main_basesoc_afe5808a4_serdes35_do[12]),
	.Q8(main_basesoc_afe5808a4_serdes35_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a4_serdes35_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a4_serdes35_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_82 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a4_data_int[4]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a4_serdes36_do[0]),
	.Q2(main_basesoc_afe5808a4_serdes36_do[1]),
	.Q3(main_basesoc_afe5808a4_serdes36_do[2]),
	.Q4(main_basesoc_afe5808a4_serdes36_do[3]),
	.Q5(main_basesoc_afe5808a4_serdes36_do[4]),
	.Q6(main_basesoc_afe5808a4_serdes36_do[5]),
	.Q7(main_basesoc_afe5808a4_serdes36_do[6]),
	.Q8(main_basesoc_afe5808a4_serdes36_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a4_serdes36_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a4_serdes36_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_83 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a4_serdes36_do[8]),
	.Q4(main_basesoc_afe5808a4_serdes36_do[9]),
	.Q5(main_basesoc_afe5808a4_serdes36_do[10]),
	.Q6(main_basesoc_afe5808a4_serdes36_do[11]),
	.Q7(main_basesoc_afe5808a4_serdes36_do[12]),
	.Q8(main_basesoc_afe5808a4_serdes36_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a4_serdes36_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a4_serdes36_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_84 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a4_data_int[5]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a4_serdes37_do[0]),
	.Q2(main_basesoc_afe5808a4_serdes37_do[1]),
	.Q3(main_basesoc_afe5808a4_serdes37_do[2]),
	.Q4(main_basesoc_afe5808a4_serdes37_do[3]),
	.Q5(main_basesoc_afe5808a4_serdes37_do[4]),
	.Q6(main_basesoc_afe5808a4_serdes37_do[5]),
	.Q7(main_basesoc_afe5808a4_serdes37_do[6]),
	.Q8(main_basesoc_afe5808a4_serdes37_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a4_serdes37_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a4_serdes37_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_85 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a4_serdes37_do[8]),
	.Q4(main_basesoc_afe5808a4_serdes37_do[9]),
	.Q5(main_basesoc_afe5808a4_serdes37_do[10]),
	.Q6(main_basesoc_afe5808a4_serdes37_do[11]),
	.Q7(main_basesoc_afe5808a4_serdes37_do[12]),
	.Q8(main_basesoc_afe5808a4_serdes37_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a4_serdes37_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a4_serdes37_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_86 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a4_data_int[6]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a4_serdes38_do[0]),
	.Q2(main_basesoc_afe5808a4_serdes38_do[1]),
	.Q3(main_basesoc_afe5808a4_serdes38_do[2]),
	.Q4(main_basesoc_afe5808a4_serdes38_do[3]),
	.Q5(main_basesoc_afe5808a4_serdes38_do[4]),
	.Q6(main_basesoc_afe5808a4_serdes38_do[5]),
	.Q7(main_basesoc_afe5808a4_serdes38_do[6]),
	.Q8(main_basesoc_afe5808a4_serdes38_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a4_serdes38_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a4_serdes38_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_87 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a4_serdes38_do[8]),
	.Q4(main_basesoc_afe5808a4_serdes38_do[9]),
	.Q5(main_basesoc_afe5808a4_serdes38_do[10]),
	.Q6(main_basesoc_afe5808a4_serdes38_do[11]),
	.Q7(main_basesoc_afe5808a4_serdes38_do[12]),
	.Q8(main_basesoc_afe5808a4_serdes38_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a4_serdes38_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a4_serdes38_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_88 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_basesoc_afe5808a4_data_int[7]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_basesoc_afe5808a4_serdes39_do[0]),
	.Q2(main_basesoc_afe5808a4_serdes39_do[1]),
	.Q3(main_basesoc_afe5808a4_serdes39_do[2]),
	.Q4(main_basesoc_afe5808a4_serdes39_do[3]),
	.Q5(main_basesoc_afe5808a4_serdes39_do[4]),
	.Q6(main_basesoc_afe5808a4_serdes39_do[5]),
	.Q7(main_basesoc_afe5808a4_serdes39_do[6]),
	.Q8(main_basesoc_afe5808a4_serdes39_do[7]),
	.SHIFTOUT1(main_basesoc_afe5808a4_serdes39_cascade1),
	.SHIFTOUT2(main_basesoc_afe5808a4_serdes39_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_89 (
	.BITSLIP(main_basesoc_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc_4_digital_clk),
	.CLKB((~adc_4_digital_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_basesoc_afe5808a4_serdes39_do[8]),
	.Q4(main_basesoc_afe5808a4_serdes39_do[9]),
	.Q5(main_basesoc_afe5808a4_serdes39_do[10]),
	.Q6(main_basesoc_afe5808a4_serdes39_do[11]),
	.Q7(main_basesoc_afe5808a4_serdes39_do[12]),
	.Q8(main_basesoc_afe5808a4_serdes39_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_basesoc_afe5808a4_serdes39_cascade1),
	.SHIFTIN2(main_basesoc_afe5808a4_serdes39_cascade2)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO (
	.DI(main_basesoc_gearbox_14_340_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[0]),
	.RST(main_basesoc_gearbox_14_340_rst),
	.WRCLK(main_basesoc_gearbox_14_340_wrclk),
	.WREN(main_basesoc_gearbox_14_340_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_340_almostempty),
	.ALMOSTFULL(main_basesoc_gearbox_14_34_almostfull),
	.DO(fifo_dout_0),
	.EMPTY(main_basesoc_gearbox_14_340_empty0),
	.FULL(main_basesoc_gearbox_14_340_full),
	.RDCOUNT(main_basesoc_gearbox_14_340_rdcount),
	.RDERR(main_basesoc_gearbox_14_340_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_340_wrcount),
	.WRERR(main_basesoc_gearbox_14_340_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_1 (
	.DI(main_basesoc_gearbox_14_341_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[1]),
	.RST(main_basesoc_gearbox_14_341_rst),
	.WRCLK(main_basesoc_gearbox_14_341_wrclk),
	.WREN(main_basesoc_gearbox_14_341_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_341_almostempty),
	.ALMOSTFULL(gearbox_14_321_almostfull),
	.DO(fifo_dout_1),
	.EMPTY(main_basesoc_gearbox_14_341_empty0),
	.FULL(main_basesoc_gearbox_14_341_full),
	.RDCOUNT(main_basesoc_gearbox_14_341_rdcount),
	.RDERR(main_basesoc_gearbox_14_341_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_341_wrcount),
	.WRERR(main_basesoc_gearbox_14_341_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_2 (
	.DI(main_basesoc_gearbox_14_342_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[2]),
	.RST(main_basesoc_gearbox_14_342_rst),
	.WRCLK(main_basesoc_gearbox_14_342_wrclk),
	.WREN(main_basesoc_gearbox_14_342_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_342_almostempty),
	.ALMOSTFULL(gearbox_14_322_almostfull),
	.DO(fifo_dout_2),
	.EMPTY(main_basesoc_gearbox_14_342_empty0),
	.FULL(main_basesoc_gearbox_14_342_full),
	.RDCOUNT(main_basesoc_gearbox_14_342_rdcount),
	.RDERR(main_basesoc_gearbox_14_342_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_342_wrcount),
	.WRERR(main_basesoc_gearbox_14_342_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_3 (
	.DI(main_basesoc_gearbox_14_343_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[3]),
	.RST(main_basesoc_gearbox_14_343_rst),
	.WRCLK(main_basesoc_gearbox_14_343_wrclk),
	.WREN(main_basesoc_gearbox_14_343_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_343_almostempty),
	.ALMOSTFULL(gearbox_14_323_almostfull),
	.DO(fifo_dout_3),
	.EMPTY(main_basesoc_gearbox_14_343_empty0),
	.FULL(main_basesoc_gearbox_14_343_full),
	.RDCOUNT(main_basesoc_gearbox_14_343_rdcount),
	.RDERR(main_basesoc_gearbox_14_343_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_343_wrcount),
	.WRERR(main_basesoc_gearbox_14_343_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_4 (
	.DI(main_basesoc_gearbox_14_344_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[4]),
	.RST(main_basesoc_gearbox_14_344_rst),
	.WRCLK(main_basesoc_gearbox_14_344_wrclk),
	.WREN(main_basesoc_gearbox_14_344_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_344_almostempty),
	.ALMOSTFULL(gearbox_14_324_almostfull),
	.DO(fifo_dout_4),
	.EMPTY(main_basesoc_gearbox_14_344_empty0),
	.FULL(main_basesoc_gearbox_14_344_full),
	.RDCOUNT(main_basesoc_gearbox_14_344_rdcount),
	.RDERR(main_basesoc_gearbox_14_344_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_344_wrcount),
	.WRERR(main_basesoc_gearbox_14_344_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_5 (
	.DI(main_basesoc_gearbox_14_345_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[5]),
	.RST(main_basesoc_gearbox_14_345_rst),
	.WRCLK(main_basesoc_gearbox_14_345_wrclk),
	.WREN(main_basesoc_gearbox_14_345_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_345_almostempty),
	.ALMOSTFULL(gearbox_14_325_almostfull),
	.DO(fifo_dout_5),
	.EMPTY(main_basesoc_gearbox_14_345_empty0),
	.FULL(main_basesoc_gearbox_14_345_full),
	.RDCOUNT(main_basesoc_gearbox_14_345_rdcount),
	.RDERR(main_basesoc_gearbox_14_345_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_345_wrcount),
	.WRERR(main_basesoc_gearbox_14_345_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_6 (
	.DI(main_basesoc_gearbox_14_346_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[6]),
	.RST(main_basesoc_gearbox_14_346_rst),
	.WRCLK(main_basesoc_gearbox_14_346_wrclk),
	.WREN(main_basesoc_gearbox_14_346_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_346_almostempty),
	.ALMOSTFULL(gearbox_14_326_almostfull),
	.DO(fifo_dout_6),
	.EMPTY(main_basesoc_gearbox_14_346_empty0),
	.FULL(main_basesoc_gearbox_14_346_full),
	.RDCOUNT(main_basesoc_gearbox_14_346_rdcount),
	.RDERR(main_basesoc_gearbox_14_346_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_346_wrcount),
	.WRERR(main_basesoc_gearbox_14_346_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_7 (
	.DI(main_basesoc_gearbox_14_347_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[7]),
	.RST(main_basesoc_gearbox_14_347_rst),
	.WRCLK(main_basesoc_gearbox_14_347_wrclk),
	.WREN(main_basesoc_gearbox_14_347_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_347_almostempty),
	.ALMOSTFULL(gearbox_14_327_almostfull),
	.DO(fifo_dout_7),
	.EMPTY(main_basesoc_gearbox_14_347_empty0),
	.FULL(main_basesoc_gearbox_14_347_full),
	.RDCOUNT(main_basesoc_gearbox_14_347_rdcount),
	.RDERR(main_basesoc_gearbox_14_347_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_347_wrcount),
	.WRERR(main_basesoc_gearbox_14_347_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_8 (
	.DI(main_basesoc_gearbox_14_348_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[8]),
	.RST(main_basesoc_gearbox_14_348_rst),
	.WRCLK(main_basesoc_gearbox_14_348_wrclk),
	.WREN(main_basesoc_gearbox_14_348_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_348_almostempty),
	.ALMOSTFULL(gearbox_14_328_almostfull),
	.DO(fifo_dout_8),
	.EMPTY(main_basesoc_gearbox_14_348_empty0),
	.FULL(main_basesoc_gearbox_14_348_full),
	.RDCOUNT(main_basesoc_gearbox_14_348_rdcount),
	.RDERR(main_basesoc_gearbox_14_348_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_348_wrcount),
	.WRERR(main_basesoc_gearbox_14_348_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_9 (
	.DI(main_basesoc_gearbox_14_349_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[9]),
	.RST(main_basesoc_gearbox_14_349_rst),
	.WRCLK(main_basesoc_gearbox_14_349_wrclk),
	.WREN(main_basesoc_gearbox_14_349_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_349_almostempty),
	.ALMOSTFULL(gearbox_14_329_almostfull),
	.DO(fifo_dout_9),
	.EMPTY(main_basesoc_gearbox_14_349_empty0),
	.FULL(main_basesoc_gearbox_14_349_full),
	.RDCOUNT(main_basesoc_gearbox_14_349_rdcount),
	.RDERR(main_basesoc_gearbox_14_349_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_349_wrcount),
	.WRERR(main_basesoc_gearbox_14_349_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_10 (
	.DI(main_basesoc_gearbox_14_3410_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[10]),
	.RST(main_basesoc_gearbox_14_3410_rst),
	.WRCLK(main_basesoc_gearbox_14_3410_wrclk),
	.WREN(main_basesoc_gearbox_14_3410_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3410_almostempty),
	.ALMOSTFULL(gearbox_14_3210_almostfull),
	.DO(fifo_dout_10),
	.EMPTY(main_basesoc_gearbox_14_3410_empty0),
	.FULL(main_basesoc_gearbox_14_3410_full),
	.RDCOUNT(main_basesoc_gearbox_14_3410_rdcount),
	.RDERR(main_basesoc_gearbox_14_3410_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3410_wrcount),
	.WRERR(main_basesoc_gearbox_14_3410_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_11 (
	.DI(main_basesoc_gearbox_14_3411_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[11]),
	.RST(main_basesoc_gearbox_14_3411_rst),
	.WRCLK(main_basesoc_gearbox_14_3411_wrclk),
	.WREN(main_basesoc_gearbox_14_3411_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3411_almostempty),
	.ALMOSTFULL(gearbox_14_3211_almostfull),
	.DO(fifo_dout_11),
	.EMPTY(main_basesoc_gearbox_14_3411_empty0),
	.FULL(main_basesoc_gearbox_14_3411_full),
	.RDCOUNT(main_basesoc_gearbox_14_3411_rdcount),
	.RDERR(main_basesoc_gearbox_14_3411_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3411_wrcount),
	.WRERR(main_basesoc_gearbox_14_3411_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_12 (
	.DI(main_basesoc_gearbox_14_3412_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[12]),
	.RST(main_basesoc_gearbox_14_3412_rst),
	.WRCLK(main_basesoc_gearbox_14_3412_wrclk),
	.WREN(main_basesoc_gearbox_14_3412_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3412_almostempty),
	.ALMOSTFULL(gearbox_14_3212_almostfull),
	.DO(fifo_dout_12),
	.EMPTY(main_basesoc_gearbox_14_3412_empty0),
	.FULL(main_basesoc_gearbox_14_3412_full),
	.RDCOUNT(main_basesoc_gearbox_14_3412_rdcount),
	.RDERR(main_basesoc_gearbox_14_3412_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3412_wrcount),
	.WRERR(main_basesoc_gearbox_14_3412_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_13 (
	.DI(main_basesoc_gearbox_14_3413_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[13]),
	.RST(main_basesoc_gearbox_14_3413_rst),
	.WRCLK(main_basesoc_gearbox_14_3413_wrclk),
	.WREN(main_basesoc_gearbox_14_3413_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3413_almostempty),
	.ALMOSTFULL(gearbox_14_3213_almostfull),
	.DO(fifo_dout_13),
	.EMPTY(main_basesoc_gearbox_14_3413_empty0),
	.FULL(main_basesoc_gearbox_14_3413_full),
	.RDCOUNT(main_basesoc_gearbox_14_3413_rdcount),
	.RDERR(main_basesoc_gearbox_14_3413_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3413_wrcount),
	.WRERR(main_basesoc_gearbox_14_3413_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_14 (
	.DI(main_basesoc_gearbox_14_3414_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[14]),
	.RST(main_basesoc_gearbox_14_3414_rst),
	.WRCLK(main_basesoc_gearbox_14_3414_wrclk),
	.WREN(main_basesoc_gearbox_14_3414_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3414_almostempty),
	.ALMOSTFULL(gearbox_14_3214_almostfull),
	.DO(fifo_dout_14),
	.EMPTY(main_basesoc_gearbox_14_3414_empty0),
	.FULL(main_basesoc_gearbox_14_3414_full),
	.RDCOUNT(main_basesoc_gearbox_14_3414_rdcount),
	.RDERR(main_basesoc_gearbox_14_3414_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3414_wrcount),
	.WRERR(main_basesoc_gearbox_14_3414_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_15 (
	.DI(main_basesoc_gearbox_14_3415_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[15]),
	.RST(main_basesoc_gearbox_14_3415_rst),
	.WRCLK(main_basesoc_gearbox_14_3415_wrclk),
	.WREN(main_basesoc_gearbox_14_3415_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3415_almostempty),
	.ALMOSTFULL(gearbox_14_3215_almostfull),
	.DO(fifo_dout_15),
	.EMPTY(main_basesoc_gearbox_14_3415_empty0),
	.FULL(main_basesoc_gearbox_14_3415_full),
	.RDCOUNT(main_basesoc_gearbox_14_3415_rdcount),
	.RDERR(main_basesoc_gearbox_14_3415_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3415_wrcount),
	.WRERR(main_basesoc_gearbox_14_3415_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_16 (
	.DI(main_basesoc_gearbox_14_3416_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[16]),
	.RST(main_basesoc_gearbox_14_3416_rst),
	.WRCLK(main_basesoc_gearbox_14_3416_wrclk),
	.WREN(main_basesoc_gearbox_14_3416_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3416_almostempty),
	.ALMOSTFULL(gearbox_14_3216_almostfull),
	.DO(fifo_dout_16),
	.EMPTY(main_basesoc_gearbox_14_3416_empty0),
	.FULL(main_basesoc_gearbox_14_3416_full),
	.RDCOUNT(main_basesoc_gearbox_14_3416_rdcount),
	.RDERR(main_basesoc_gearbox_14_3416_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3416_wrcount),
	.WRERR(main_basesoc_gearbox_14_3416_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_17 (
	.DI(main_basesoc_gearbox_14_3417_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[17]),
	.RST(main_basesoc_gearbox_14_3417_rst),
	.WRCLK(main_basesoc_gearbox_14_3417_wrclk),
	.WREN(main_basesoc_gearbox_14_3417_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3417_almostempty),
	.ALMOSTFULL(gearbox_14_3217_almostfull),
	.DO(fifo_dout_17),
	.EMPTY(main_basesoc_gearbox_14_3417_empty0),
	.FULL(main_basesoc_gearbox_14_3417_full),
	.RDCOUNT(main_basesoc_gearbox_14_3417_rdcount),
	.RDERR(main_basesoc_gearbox_14_3417_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3417_wrcount),
	.WRERR(main_basesoc_gearbox_14_3417_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_18 (
	.DI(main_basesoc_gearbox_14_3418_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[18]),
	.RST(main_basesoc_gearbox_14_3418_rst),
	.WRCLK(main_basesoc_gearbox_14_3418_wrclk),
	.WREN(main_basesoc_gearbox_14_3418_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3418_almostempty),
	.ALMOSTFULL(gearbox_14_3218_almostfull),
	.DO(fifo_dout_18),
	.EMPTY(main_basesoc_gearbox_14_3418_empty0),
	.FULL(main_basesoc_gearbox_14_3418_full),
	.RDCOUNT(main_basesoc_gearbox_14_3418_rdcount),
	.RDERR(main_basesoc_gearbox_14_3418_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3418_wrcount),
	.WRERR(main_basesoc_gearbox_14_3418_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_19 (
	.DI(main_basesoc_gearbox_14_3419_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[19]),
	.RST(main_basesoc_gearbox_14_3419_rst),
	.WRCLK(main_basesoc_gearbox_14_3419_wrclk),
	.WREN(main_basesoc_gearbox_14_3419_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3419_almostempty),
	.ALMOSTFULL(gearbox_14_3219_almostfull),
	.DO(fifo_dout_19),
	.EMPTY(main_basesoc_gearbox_14_3419_empty0),
	.FULL(main_basesoc_gearbox_14_3419_full),
	.RDCOUNT(main_basesoc_gearbox_14_3419_rdcount),
	.RDERR(main_basesoc_gearbox_14_3419_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3419_wrcount),
	.WRERR(main_basesoc_gearbox_14_3419_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_20 (
	.DI(main_basesoc_gearbox_14_3420_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[20]),
	.RST(main_basesoc_gearbox_14_3420_rst),
	.WRCLK(main_basesoc_gearbox_14_3420_wrclk),
	.WREN(main_basesoc_gearbox_14_3420_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3420_almostempty),
	.ALMOSTFULL(gearbox_14_3220_almostfull),
	.DO(fifo_dout_20),
	.EMPTY(main_basesoc_gearbox_14_3420_empty0),
	.FULL(main_basesoc_gearbox_14_3420_full),
	.RDCOUNT(main_basesoc_gearbox_14_3420_rdcount),
	.RDERR(main_basesoc_gearbox_14_3420_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3420_wrcount),
	.WRERR(main_basesoc_gearbox_14_3420_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_21 (
	.DI(main_basesoc_gearbox_14_3421_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[21]),
	.RST(main_basesoc_gearbox_14_3421_rst),
	.WRCLK(main_basesoc_gearbox_14_3421_wrclk),
	.WREN(main_basesoc_gearbox_14_3421_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3421_almostempty),
	.ALMOSTFULL(gearbox_14_3221_almostfull),
	.DO(fifo_dout_21),
	.EMPTY(main_basesoc_gearbox_14_3421_empty0),
	.FULL(main_basesoc_gearbox_14_3421_full),
	.RDCOUNT(main_basesoc_gearbox_14_3421_rdcount),
	.RDERR(main_basesoc_gearbox_14_3421_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3421_wrcount),
	.WRERR(main_basesoc_gearbox_14_3421_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_22 (
	.DI(main_basesoc_gearbox_14_3422_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[22]),
	.RST(main_basesoc_gearbox_14_3422_rst),
	.WRCLK(main_basesoc_gearbox_14_3422_wrclk),
	.WREN(main_basesoc_gearbox_14_3422_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3422_almostempty),
	.ALMOSTFULL(gearbox_14_3222_almostfull),
	.DO(fifo_dout_22),
	.EMPTY(main_basesoc_gearbox_14_3422_empty0),
	.FULL(main_basesoc_gearbox_14_3422_full),
	.RDCOUNT(main_basesoc_gearbox_14_3422_rdcount),
	.RDERR(main_basesoc_gearbox_14_3422_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3422_wrcount),
	.WRERR(main_basesoc_gearbox_14_3422_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_23 (
	.DI(main_basesoc_gearbox_14_3423_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[23]),
	.RST(main_basesoc_gearbox_14_3423_rst),
	.WRCLK(main_basesoc_gearbox_14_3423_wrclk),
	.WREN(main_basesoc_gearbox_14_3423_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3423_almostempty),
	.ALMOSTFULL(gearbox_14_3223_almostfull),
	.DO(fifo_dout_23),
	.EMPTY(main_basesoc_gearbox_14_3423_empty0),
	.FULL(main_basesoc_gearbox_14_3423_full),
	.RDCOUNT(main_basesoc_gearbox_14_3423_rdcount),
	.RDERR(main_basesoc_gearbox_14_3423_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3423_wrcount),
	.WRERR(main_basesoc_gearbox_14_3423_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_24 (
	.DI(main_basesoc_gearbox_14_3424_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[24]),
	.RST(main_basesoc_gearbox_14_3424_rst),
	.WRCLK(main_basesoc_gearbox_14_3424_wrclk),
	.WREN(main_basesoc_gearbox_14_3424_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3424_almostempty),
	.ALMOSTFULL(gearbox_14_3224_almostfull),
	.DO(fifo_dout_24),
	.EMPTY(main_basesoc_gearbox_14_3424_empty0),
	.FULL(main_basesoc_gearbox_14_3424_full),
	.RDCOUNT(main_basesoc_gearbox_14_3424_rdcount),
	.RDERR(main_basesoc_gearbox_14_3424_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3424_wrcount),
	.WRERR(main_basesoc_gearbox_14_3424_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_25 (
	.DI(main_basesoc_gearbox_14_3425_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[25]),
	.RST(main_basesoc_gearbox_14_3425_rst),
	.WRCLK(main_basesoc_gearbox_14_3425_wrclk),
	.WREN(main_basesoc_gearbox_14_3425_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3425_almostempty),
	.ALMOSTFULL(gearbox_14_3225_almostfull),
	.DO(fifo_dout_25),
	.EMPTY(main_basesoc_gearbox_14_3425_empty0),
	.FULL(main_basesoc_gearbox_14_3425_full),
	.RDCOUNT(main_basesoc_gearbox_14_3425_rdcount),
	.RDERR(main_basesoc_gearbox_14_3425_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3425_wrcount),
	.WRERR(main_basesoc_gearbox_14_3425_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_26 (
	.DI(main_basesoc_gearbox_14_3426_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[26]),
	.RST(main_basesoc_gearbox_14_3426_rst),
	.WRCLK(main_basesoc_gearbox_14_3426_wrclk),
	.WREN(main_basesoc_gearbox_14_3426_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3426_almostempty),
	.ALMOSTFULL(gearbox_14_3226_almostfull),
	.DO(fifo_dout_26),
	.EMPTY(main_basesoc_gearbox_14_3426_empty0),
	.FULL(main_basesoc_gearbox_14_3426_full),
	.RDCOUNT(main_basesoc_gearbox_14_3426_rdcount),
	.RDERR(main_basesoc_gearbox_14_3426_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3426_wrcount),
	.WRERR(main_basesoc_gearbox_14_3426_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_27 (
	.DI(main_basesoc_gearbox_14_3427_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[27]),
	.RST(main_basesoc_gearbox_14_3427_rst),
	.WRCLK(main_basesoc_gearbox_14_3427_wrclk),
	.WREN(main_basesoc_gearbox_14_3427_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3427_almostempty),
	.ALMOSTFULL(gearbox_14_3227_almostfull),
	.DO(fifo_dout_27),
	.EMPTY(main_basesoc_gearbox_14_3427_empty0),
	.FULL(main_basesoc_gearbox_14_3427_full),
	.RDCOUNT(main_basesoc_gearbox_14_3427_rdcount),
	.RDERR(main_basesoc_gearbox_14_3427_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3427_wrcount),
	.WRERR(main_basesoc_gearbox_14_3427_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_28 (
	.DI(main_basesoc_gearbox_14_3428_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[28]),
	.RST(main_basesoc_gearbox_14_3428_rst),
	.WRCLK(main_basesoc_gearbox_14_3428_wrclk),
	.WREN(main_basesoc_gearbox_14_3428_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3428_almostempty),
	.ALMOSTFULL(gearbox_14_3228_almostfull),
	.DO(fifo_dout_28),
	.EMPTY(main_basesoc_gearbox_14_3428_empty0),
	.FULL(main_basesoc_gearbox_14_3428_full),
	.RDCOUNT(main_basesoc_gearbox_14_3428_rdcount),
	.RDERR(main_basesoc_gearbox_14_3428_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3428_wrcount),
	.WRERR(main_basesoc_gearbox_14_3428_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_29 (
	.DI(main_basesoc_gearbox_14_3429_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[29]),
	.RST(main_basesoc_gearbox_14_3429_rst),
	.WRCLK(main_basesoc_gearbox_14_3429_wrclk),
	.WREN(main_basesoc_gearbox_14_3429_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3429_almostempty),
	.ALMOSTFULL(gearbox_14_3229_almostfull),
	.DO(fifo_dout_29),
	.EMPTY(main_basesoc_gearbox_14_3429_empty0),
	.FULL(main_basesoc_gearbox_14_3429_full),
	.RDCOUNT(main_basesoc_gearbox_14_3429_rdcount),
	.RDERR(main_basesoc_gearbox_14_3429_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3429_wrcount),
	.WRERR(main_basesoc_gearbox_14_3429_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_30 (
	.DI(main_basesoc_gearbox_14_3430_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[30]),
	.RST(main_basesoc_gearbox_14_3430_rst),
	.WRCLK(main_basesoc_gearbox_14_3430_wrclk),
	.WREN(main_basesoc_gearbox_14_3430_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3430_almostempty),
	.ALMOSTFULL(gearbox_14_3230_almostfull),
	.DO(fifo_dout_30),
	.EMPTY(main_basesoc_gearbox_14_3430_empty0),
	.FULL(main_basesoc_gearbox_14_3430_full),
	.RDCOUNT(main_basesoc_gearbox_14_3430_rdcount),
	.RDERR(main_basesoc_gearbox_14_3430_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3430_wrcount),
	.WRERR(main_basesoc_gearbox_14_3430_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_31 (
	.DI(main_basesoc_gearbox_14_3431_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[31]),
	.RST(main_basesoc_gearbox_14_3431_rst),
	.WRCLK(main_basesoc_gearbox_14_3431_wrclk),
	.WREN(main_basesoc_gearbox_14_3431_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3431_almostempty),
	.ALMOSTFULL(gearbox_14_3231_almostfull),
	.DO(fifo_dout_31),
	.EMPTY(main_basesoc_gearbox_14_3431_empty0),
	.FULL(main_basesoc_gearbox_14_3431_full),
	.RDCOUNT(main_basesoc_gearbox_14_3431_rdcount),
	.RDERR(main_basesoc_gearbox_14_3431_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3431_wrcount),
	.WRERR(main_basesoc_gearbox_14_3431_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_32 (
	.DI(main_basesoc_gearbox_14_3432_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[32]),
	.RST(main_basesoc_gearbox_14_3432_rst),
	.WRCLK(main_basesoc_gearbox_14_3432_wrclk),
	.WREN(main_basesoc_gearbox_14_3432_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3432_almostempty),
	.ALMOSTFULL(gearbox_14_3232_almostfull),
	.DO(fifo_dout_32),
	.EMPTY(main_basesoc_gearbox_14_3432_empty0),
	.FULL(main_basesoc_gearbox_14_3432_full),
	.RDCOUNT(main_basesoc_gearbox_14_3432_rdcount),
	.RDERR(main_basesoc_gearbox_14_3432_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3432_wrcount),
	.WRERR(main_basesoc_gearbox_14_3432_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_33 (
	.DI(main_basesoc_gearbox_14_3433_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[33]),
	.RST(main_basesoc_gearbox_14_3433_rst),
	.WRCLK(main_basesoc_gearbox_14_3433_wrclk),
	.WREN(main_basesoc_gearbox_14_3433_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3433_almostempty),
	.ALMOSTFULL(gearbox_14_3233_almostfull),
	.DO(fifo_dout_33),
	.EMPTY(main_basesoc_gearbox_14_3433_empty0),
	.FULL(main_basesoc_gearbox_14_3433_full),
	.RDCOUNT(main_basesoc_gearbox_14_3433_rdcount),
	.RDERR(main_basesoc_gearbox_14_3433_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3433_wrcount),
	.WRERR(main_basesoc_gearbox_14_3433_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_34 (
	.DI(main_basesoc_gearbox_14_3434_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[34]),
	.RST(main_basesoc_gearbox_14_3434_rst),
	.WRCLK(main_basesoc_gearbox_14_3434_wrclk),
	.WREN(main_basesoc_gearbox_14_3434_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3434_almostempty),
	.ALMOSTFULL(gearbox_14_3234_almostfull),
	.DO(fifo_dout_34),
	.EMPTY(main_basesoc_gearbox_14_3434_empty0),
	.FULL(main_basesoc_gearbox_14_3434_full),
	.RDCOUNT(main_basesoc_gearbox_14_3434_rdcount),
	.RDERR(main_basesoc_gearbox_14_3434_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3434_wrcount),
	.WRERR(main_basesoc_gearbox_14_3434_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_35 (
	.DI(main_basesoc_gearbox_14_3435_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[35]),
	.RST(main_basesoc_gearbox_14_3435_rst),
	.WRCLK(main_basesoc_gearbox_14_3435_wrclk),
	.WREN(main_basesoc_gearbox_14_3435_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3435_almostempty),
	.ALMOSTFULL(gearbox_14_3235_almostfull),
	.DO(fifo_dout_35),
	.EMPTY(main_basesoc_gearbox_14_3435_empty0),
	.FULL(main_basesoc_gearbox_14_3435_full),
	.RDCOUNT(main_basesoc_gearbox_14_3435_rdcount),
	.RDERR(main_basesoc_gearbox_14_3435_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3435_wrcount),
	.WRERR(main_basesoc_gearbox_14_3435_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_36 (
	.DI(main_basesoc_gearbox_14_3436_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[36]),
	.RST(main_basesoc_gearbox_14_3436_rst),
	.WRCLK(main_basesoc_gearbox_14_3436_wrclk),
	.WREN(main_basesoc_gearbox_14_3436_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3436_almostempty),
	.ALMOSTFULL(gearbox_14_3236_almostfull),
	.DO(fifo_dout_36),
	.EMPTY(main_basesoc_gearbox_14_3436_empty0),
	.FULL(main_basesoc_gearbox_14_3436_full),
	.RDCOUNT(main_basesoc_gearbox_14_3436_rdcount),
	.RDERR(main_basesoc_gearbox_14_3436_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3436_wrcount),
	.WRERR(main_basesoc_gearbox_14_3436_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_37 (
	.DI(main_basesoc_gearbox_14_3437_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[37]),
	.RST(main_basesoc_gearbox_14_3437_rst),
	.WRCLK(main_basesoc_gearbox_14_3437_wrclk),
	.WREN(main_basesoc_gearbox_14_3437_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3437_almostempty),
	.ALMOSTFULL(gearbox_14_3237_almostfull),
	.DO(fifo_dout_37),
	.EMPTY(main_basesoc_gearbox_14_3437_empty0),
	.FULL(main_basesoc_gearbox_14_3437_full),
	.RDCOUNT(main_basesoc_gearbox_14_3437_rdcount),
	.RDERR(main_basesoc_gearbox_14_3437_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3437_wrcount),
	.WRERR(main_basesoc_gearbox_14_3437_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_38 (
	.DI(main_basesoc_gearbox_14_3438_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[38]),
	.RST(main_basesoc_gearbox_14_3438_rst),
	.WRCLK(main_basesoc_gearbox_14_3438_wrclk),
	.WREN(main_basesoc_gearbox_14_3438_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3438_almostempty),
	.ALMOSTFULL(gearbox_14_3238_almostfull),
	.DO(fifo_dout_38),
	.EMPTY(main_basesoc_gearbox_14_3438_empty0),
	.FULL(main_basesoc_gearbox_14_3438_full),
	.RDCOUNT(main_basesoc_gearbox_14_3438_rdcount),
	.RDERR(main_basesoc_gearbox_14_3438_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3438_wrcount),
	.WRERR(main_basesoc_gearbox_14_3438_wrerr)
);

FIFO_DUALCLOCK_MACRO #(
	.ALMOST_EMPTY_OFFSET(3'd6),
	.ALMOST_FULL_OFFSET(4'd12),
	.DATA_WIDTH(6'd34),
	.DEVICE("7SERIES"),
	.FIFO_SIZE("18Kb"),
	.FIRST_WORD_FALL_THROUGH("FALSE")
) FIFO_DUALCLOCK_MACRO_39 (
	.DI(main_basesoc_gearbox_14_3439_di),
	.RDCLK(fullmode_clk),
	.RDEN(re[39]),
	.RST(main_basesoc_gearbox_14_3439_rst),
	.WRCLK(main_basesoc_gearbox_14_3439_wrclk),
	.WREN(main_basesoc_gearbox_14_3439_wren),
	.ALMOSTEMPTY(main_basesoc_gearbox_14_3439_almostempty),
	.ALMOSTFULL(gearbox_14_3239_almostfull),
	.DO(fifo_dout_39),
	.EMPTY(main_basesoc_gearbox_14_3439_empty0),
	.FULL(main_basesoc_gearbox_14_3439_full),
	.RDCOUNT(main_basesoc_gearbox_14_3439_rdcount),
	.RDERR(main_basesoc_gearbox_14_3439_rderr),
	.WRCOUNT(main_basesoc_gearbox_14_3439_wrcount),
	.WRERR(main_basesoc_gearbox_14_3439_wrerr)
);


FD FD(
	.C(main_basesoc_crg_s7pll0_clkin),
	.D(main_basesoc_crg_main_pll_reset),
	.Q(builder_s7pll0_reset0)
);

FD FD_1(
	.C(main_basesoc_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset0),
	.Q(builder_s7pll0_reset1)
);

FD FD_2(
	.C(main_basesoc_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset1),
	.Q(builder_s7pll0_reset2)
);

FD FD_3(
	.C(main_basesoc_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset2),
	.Q(builder_s7pll0_reset3)
);

FD FD_4(
	.C(main_basesoc_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset3),
	.Q(builder_s7pll0_reset4)
);

FD FD_5(
	.C(main_basesoc_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset4),
	.Q(builder_s7pll0_reset5)
);

FD FD_6(
	.C(main_basesoc_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset5),
	.Q(builder_s7pll0_reset6)
);

FD FD_7(
	.C(main_basesoc_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset6),
	.Q(builder_s7pll0_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(5'd21),
	.CLKIN1_PERIOD(10.0),
	.CLKOUT0_DIVIDE(5'd21),
	.CLKOUT0_PHASE(1'd0),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV (
	.CLKFBIN(builder_s7pll0_pll_fb),
	.CLKIN1(main_basesoc_crg_s7pll0_clkin),
	.PWRDWN(main_basesoc_crg_main_pll_power_down),
	.RST(builder_s7pll0_reset7),
	.CLKFBOUT(builder_s7pll0_pll_fb),
	.CLKOUT0(main_basesoc_crg_s7pll0_clkout),
	.LOCKED(main_basesoc_crg_main_pll_locked)
);

FD FD_8(
	.C(main_basesoc_crg_s7pll1_clkin),
	.D(main_basesoc_crg_pll_ff_reset),
	.Q(builder_s7pll1_reset0)
);

FD FD_9(
	.C(main_basesoc_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset0),
	.Q(builder_s7pll1_reset1)
);

FD FD_10(
	.C(main_basesoc_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset1),
	.Q(builder_s7pll1_reset2)
);

FD FD_11(
	.C(main_basesoc_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset2),
	.Q(builder_s7pll1_reset3)
);

FD FD_12(
	.C(main_basesoc_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset3),
	.Q(builder_s7pll1_reset4)
);

FD FD_13(
	.C(main_basesoc_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset4),
	.Q(builder_s7pll1_reset5)
);

FD FD_14(
	.C(main_basesoc_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset5),
	.Q(builder_s7pll1_reset6)
);

FD FD_15(
	.C(main_basesoc_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset6),
	.Q(builder_s7pll1_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(6'd34),
	.CLKIN1_PERIOD(16.0),
	.CLKOUT0_DIVIDE(6'd34),
	.CLKOUT0_PHASE(1'd0),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_1 (
	.CLKFBIN(builder_s7pll1_pll_fb),
	.CLKIN1(main_basesoc_crg_s7pll1_clkin),
	.PWRDWN(main_basesoc_crg_pll_ff_power_down),
	.RST(builder_s7pll1_reset7),
	.CLKFBOUT(builder_s7pll1_pll_fb),
	.CLKOUT0(main_basesoc_crg_s7pll1_clkout),
	.LOCKED(main_basesoc_crg_pll_ff_locked)
);

FD FD_16(
	.C(main_basesoc_afe5808a0_clkin),
	.D(main_basesoc_afe5808a0_reset),
	.Q(builder_clockdomainsrenamer0_reset0)
);

FD FD_17(
	.C(main_basesoc_afe5808a0_clkin),
	.D(builder_clockdomainsrenamer0_reset0),
	.Q(builder_clockdomainsrenamer0_reset1)
);

FD FD_18(
	.C(main_basesoc_afe5808a0_clkin),
	.D(builder_clockdomainsrenamer0_reset1),
	.Q(builder_clockdomainsrenamer0_reset2)
);

FD FD_19(
	.C(main_basesoc_afe5808a0_clkin),
	.D(builder_clockdomainsrenamer0_reset2),
	.Q(builder_clockdomainsrenamer0_reset3)
);

FD FD_20(
	.C(main_basesoc_afe5808a0_clkin),
	.D(builder_clockdomainsrenamer0_reset3),
	.Q(builder_clockdomainsrenamer0_reset4)
);

FD FD_21(
	.C(main_basesoc_afe5808a0_clkin),
	.D(builder_clockdomainsrenamer0_reset4),
	.Q(builder_clockdomainsrenamer0_reset5)
);

FD FD_22(
	.C(main_basesoc_afe5808a0_clkin),
	.D(builder_clockdomainsrenamer0_reset5),
	.Q(builder_clockdomainsrenamer0_reset6)
);

FD FD_23(
	.C(main_basesoc_afe5808a0_clkin),
	.D(builder_clockdomainsrenamer0_reset6),
	.Q(builder_clockdomainsrenamer0_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd4),
	.CLKIN1_PERIOD(2.2857142857142856),
	.CLKOUT0_DIVIDE(5'd28),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(3'd4),
	.CLKOUT1_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_2 (
	.CLKFBIN(builder_clockdomainsrenamer0_pll_fb),
	.CLKIN1(main_basesoc_afe5808a0_clkin),
	.PWRDWN(main_basesoc_afe5808a0_power_down),
	.RST(builder_clockdomainsrenamer0_reset7),
	.CLKFBOUT(builder_clockdomainsrenamer0_pll_fb),
	.CLKOUT0(main_basesoc_afe5808a0_clkout0),
	.CLKOUT1(main_basesoc_afe5808a0_clkout1),
	.LOCKED(main_basesoc_afe5808a0_locked)
);

FD FD_24(
	.C(main_basesoc_afe5808a1_clkin),
	.D(main_basesoc_afe5808a1_reset),
	.Q(builder_clockdomainsrenamer1_reset0)
);

FD FD_25(
	.C(main_basesoc_afe5808a1_clkin),
	.D(builder_clockdomainsrenamer1_reset0),
	.Q(builder_clockdomainsrenamer1_reset1)
);

FD FD_26(
	.C(main_basesoc_afe5808a1_clkin),
	.D(builder_clockdomainsrenamer1_reset1),
	.Q(builder_clockdomainsrenamer1_reset2)
);

FD FD_27(
	.C(main_basesoc_afe5808a1_clkin),
	.D(builder_clockdomainsrenamer1_reset2),
	.Q(builder_clockdomainsrenamer1_reset3)
);

FD FD_28(
	.C(main_basesoc_afe5808a1_clkin),
	.D(builder_clockdomainsrenamer1_reset3),
	.Q(builder_clockdomainsrenamer1_reset4)
);

FD FD_29(
	.C(main_basesoc_afe5808a1_clkin),
	.D(builder_clockdomainsrenamer1_reset4),
	.Q(builder_clockdomainsrenamer1_reset5)
);

FD FD_30(
	.C(main_basesoc_afe5808a1_clkin),
	.D(builder_clockdomainsrenamer1_reset5),
	.Q(builder_clockdomainsrenamer1_reset6)
);

FD FD_31(
	.C(main_basesoc_afe5808a1_clkin),
	.D(builder_clockdomainsrenamer1_reset6),
	.Q(builder_clockdomainsrenamer1_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd4),
	.CLKIN1_PERIOD(2.2857142857142856),
	.CLKOUT0_DIVIDE(5'd28),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(3'd4),
	.CLKOUT1_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_3 (
	.CLKFBIN(builder_clockdomainsrenamer1_pll_fb),
	.CLKIN1(main_basesoc_afe5808a1_clkin),
	.PWRDWN(main_basesoc_afe5808a1_power_down),
	.RST(builder_clockdomainsrenamer1_reset7),
	.CLKFBOUT(builder_clockdomainsrenamer1_pll_fb),
	.CLKOUT0(main_basesoc_afe5808a1_clkout0),
	.CLKOUT1(main_basesoc_afe5808a1_clkout1),
	.LOCKED(main_basesoc_afe5808a1_locked)
);

FD FD_32(
	.C(main_basesoc_afe5808a2_clkin),
	.D(main_basesoc_afe5808a2_reset),
	.Q(builder_clockdomainsrenamer2_reset0)
);

FD FD_33(
	.C(main_basesoc_afe5808a2_clkin),
	.D(builder_clockdomainsrenamer2_reset0),
	.Q(builder_clockdomainsrenamer2_reset1)
);

FD FD_34(
	.C(main_basesoc_afe5808a2_clkin),
	.D(builder_clockdomainsrenamer2_reset1),
	.Q(builder_clockdomainsrenamer2_reset2)
);

FD FD_35(
	.C(main_basesoc_afe5808a2_clkin),
	.D(builder_clockdomainsrenamer2_reset2),
	.Q(builder_clockdomainsrenamer2_reset3)
);

FD FD_36(
	.C(main_basesoc_afe5808a2_clkin),
	.D(builder_clockdomainsrenamer2_reset3),
	.Q(builder_clockdomainsrenamer2_reset4)
);

FD FD_37(
	.C(main_basesoc_afe5808a2_clkin),
	.D(builder_clockdomainsrenamer2_reset4),
	.Q(builder_clockdomainsrenamer2_reset5)
);

FD FD_38(
	.C(main_basesoc_afe5808a2_clkin),
	.D(builder_clockdomainsrenamer2_reset5),
	.Q(builder_clockdomainsrenamer2_reset6)
);

FD FD_39(
	.C(main_basesoc_afe5808a2_clkin),
	.D(builder_clockdomainsrenamer2_reset6),
	.Q(builder_clockdomainsrenamer2_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd4),
	.CLKIN1_PERIOD(2.2857142857142856),
	.CLKOUT0_DIVIDE(5'd28),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(3'd4),
	.CLKOUT1_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_4 (
	.CLKFBIN(builder_clockdomainsrenamer2_pll_fb),
	.CLKIN1(main_basesoc_afe5808a2_clkin),
	.PWRDWN(main_basesoc_afe5808a2_power_down),
	.RST(builder_clockdomainsrenamer2_reset7),
	.CLKFBOUT(builder_clockdomainsrenamer2_pll_fb),
	.CLKOUT0(main_basesoc_afe5808a2_clkout0),
	.CLKOUT1(main_basesoc_afe5808a2_clkout1),
	.LOCKED(main_basesoc_afe5808a2_locked)
);

FD FD_40(
	.C(main_basesoc_afe5808a3_clkin),
	.D(main_basesoc_afe5808a3_reset),
	.Q(builder_clockdomainsrenamer3_reset0)
);

FD FD_41(
	.C(main_basesoc_afe5808a3_clkin),
	.D(builder_clockdomainsrenamer3_reset0),
	.Q(builder_clockdomainsrenamer3_reset1)
);

FD FD_42(
	.C(main_basesoc_afe5808a3_clkin),
	.D(builder_clockdomainsrenamer3_reset1),
	.Q(builder_clockdomainsrenamer3_reset2)
);

FD FD_43(
	.C(main_basesoc_afe5808a3_clkin),
	.D(builder_clockdomainsrenamer3_reset2),
	.Q(builder_clockdomainsrenamer3_reset3)
);

FD FD_44(
	.C(main_basesoc_afe5808a3_clkin),
	.D(builder_clockdomainsrenamer3_reset3),
	.Q(builder_clockdomainsrenamer3_reset4)
);

FD FD_45(
	.C(main_basesoc_afe5808a3_clkin),
	.D(builder_clockdomainsrenamer3_reset4),
	.Q(builder_clockdomainsrenamer3_reset5)
);

FD FD_46(
	.C(main_basesoc_afe5808a3_clkin),
	.D(builder_clockdomainsrenamer3_reset5),
	.Q(builder_clockdomainsrenamer3_reset6)
);

FD FD_47(
	.C(main_basesoc_afe5808a3_clkin),
	.D(builder_clockdomainsrenamer3_reset6),
	.Q(builder_clockdomainsrenamer3_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd4),
	.CLKIN1_PERIOD(2.2857142857142856),
	.CLKOUT0_DIVIDE(5'd28),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(3'd4),
	.CLKOUT1_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_5 (
	.CLKFBIN(builder_clockdomainsrenamer3_pll_fb),
	.CLKIN1(main_basesoc_afe5808a3_clkin),
	.PWRDWN(main_basesoc_afe5808a3_power_down),
	.RST(builder_clockdomainsrenamer3_reset7),
	.CLKFBOUT(builder_clockdomainsrenamer3_pll_fb),
	.CLKOUT0(main_basesoc_afe5808a3_clkout0),
	.CLKOUT1(main_basesoc_afe5808a3_clkout1),
	.LOCKED(main_basesoc_afe5808a3_locked)
);

FD FD_48(
	.C(main_basesoc_afe5808a4_clkin),
	.D(main_basesoc_afe5808a4_reset),
	.Q(builder_clockdomainsrenamer4_reset0)
);

FD FD_49(
	.C(main_basesoc_afe5808a4_clkin),
	.D(builder_clockdomainsrenamer4_reset0),
	.Q(builder_clockdomainsrenamer4_reset1)
);

FD FD_50(
	.C(main_basesoc_afe5808a4_clkin),
	.D(builder_clockdomainsrenamer4_reset1),
	.Q(builder_clockdomainsrenamer4_reset2)
);

FD FD_51(
	.C(main_basesoc_afe5808a4_clkin),
	.D(builder_clockdomainsrenamer4_reset2),
	.Q(builder_clockdomainsrenamer4_reset3)
);

FD FD_52(
	.C(main_basesoc_afe5808a4_clkin),
	.D(builder_clockdomainsrenamer4_reset3),
	.Q(builder_clockdomainsrenamer4_reset4)
);

FD FD_53(
	.C(main_basesoc_afe5808a4_clkin),
	.D(builder_clockdomainsrenamer4_reset4),
	.Q(builder_clockdomainsrenamer4_reset5)
);

FD FD_54(
	.C(main_basesoc_afe5808a4_clkin),
	.D(builder_clockdomainsrenamer4_reset5),
	.Q(builder_clockdomainsrenamer4_reset6)
);

FD FD_55(
	.C(main_basesoc_afe5808a4_clkin),
	.D(builder_clockdomainsrenamer4_reset6),
	.Q(builder_clockdomainsrenamer4_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd4),
	.CLKIN1_PERIOD(2.2857142857142856),
	.CLKOUT0_DIVIDE(5'd28),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(3'd4),
	.CLKOUT1_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_6 (
	.CLKFBIN(builder_clockdomainsrenamer4_pll_fb),
	.CLKIN1(main_basesoc_afe5808a4_clkin),
	.PWRDWN(main_basesoc_afe5808a4_power_down),
	.RST(builder_clockdomainsrenamer4_reset7),
	.CLKFBOUT(builder_clockdomainsrenamer4_pll_fb),
	.CLKOUT0(main_basesoc_afe5808a4_clkout0),
	.CLKOUT1(main_basesoc_afe5808a4_clkout1),
	.LOCKED(main_basesoc_afe5808a4_locked)
);

IBUFDS IBUFDS(
	.I(clk100_p),
	.IB(clk100_n),
	.O(main_basesoc_crg_s7pll0_clkin)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE (
	.C(sys_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl0),
	.Q(builder_xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_1 (
	.C(sys_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl0),
	.Q(sys_rst)
);

IBUFDS IBUFDS_1(
	.I(clk625_p),
	.IB(clk625_n),
	.O(main_basesoc_crg_od_ibufds)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_2 (
	.C(s625_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl1),
	.Q(builder_xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_3 (
	.C(s625_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl1),
	.Q(s625_rst)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR (
	.C(s625_clk),
	.CE(1'd1),
	.D1(1'd1),
	.D2(1'd0),
	.R(1'd0),
	.S(1'd0),
	.Q(main_basesoc_crg_mclk)
);

OBUFDS OBUFDS(
	.I(main_basesoc_crg_mclk),
	.O(mclk_p),
	.OB(mclk_n)
);

IBUFDS IBUFDS_2(
	.I(afe0_dclkp),
	.IB(afe0_dclkn),
	.O(main_basesoc_afe5808a0_d_clk)
);

IBUFDS IBUFDS_3(
	.I(afe0_fclkp),
	.IB(afe0_fclkn),
	.O(main_basesoc_afe5808a0_f_clk)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_4 (
	.C(adc0_adc_frame_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl2),
	.Q(builder_xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_5 (
	.C(adc0_adc_frame_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl2),
	.Q(adc0_adc_frame_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_6 (
	.C(adc_0_digital_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl3),
	.Q(builder_xilinxasyncresetsynchronizerimpl3_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_7 (
	.C(adc_0_digital_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl3_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl3),
	.Q(adc_0_digital_rst)
);

IBUFDS IBUFDS_4(
	.I(afe0_datap[0]),
	.IB(afe0_datan[0]),
	.O(main_basesoc_afe5808a0_data_int[0])
);

IBUFDS IBUFDS_5(
	.I(afe0_datap[1]),
	.IB(afe0_datan[1]),
	.O(main_basesoc_afe5808a0_data_int[1])
);

IBUFDS IBUFDS_6(
	.I(afe0_datap[2]),
	.IB(afe0_datan[2]),
	.O(main_basesoc_afe5808a0_data_int[2])
);

IBUFDS IBUFDS_7(
	.I(afe0_datap[3]),
	.IB(afe0_datan[3]),
	.O(main_basesoc_afe5808a0_data_int[3])
);

IBUFDS IBUFDS_8(
	.I(afe0_datap[4]),
	.IB(afe0_datan[4]),
	.O(main_basesoc_afe5808a0_data_int[4])
);

IBUFDS IBUFDS_9(
	.I(afe0_datap[5]),
	.IB(afe0_datan[5]),
	.O(main_basesoc_afe5808a0_data_int[5])
);

IBUFDS IBUFDS_10(
	.I(afe0_datap[6]),
	.IB(afe0_datan[6]),
	.O(main_basesoc_afe5808a0_data_int[6])
);

IBUFDS IBUFDS_11(
	.I(afe0_datap[7]),
	.IB(afe0_datan[7]),
	.O(main_basesoc_afe5808a0_data_int[7])
);

IBUFDS IBUFDS_12(
	.I(afe1_dclkp),
	.IB(afe1_dclkn),
	.O(main_basesoc_afe5808a1_d_clk)
);

IBUFDS IBUFDS_13(
	.I(afe1_fclkp),
	.IB(afe1_fclkn),
	.O(main_basesoc_afe5808a1_f_clk)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_8 (
	.C(adc1_adc_frame_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl4),
	.Q(builder_xilinxasyncresetsynchronizerimpl4_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_9 (
	.C(adc1_adc_frame_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl4_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl4),
	.Q(adc1_adc_frame_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_10 (
	.C(adc_1_digital_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl5),
	.Q(builder_xilinxasyncresetsynchronizerimpl5_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_11 (
	.C(adc_1_digital_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl5_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl5),
	.Q(adc_1_digital_rst)
);

IBUFDS IBUFDS_14(
	.I(afe1_datap[0]),
	.IB(afe1_datan[0]),
	.O(main_basesoc_afe5808a1_data_int[0])
);

IBUFDS IBUFDS_15(
	.I(afe1_datap[1]),
	.IB(afe1_datan[1]),
	.O(main_basesoc_afe5808a1_data_int[1])
);

IBUFDS IBUFDS_16(
	.I(afe1_datap[2]),
	.IB(afe1_datan[2]),
	.O(main_basesoc_afe5808a1_data_int[2])
);

IBUFDS IBUFDS_17(
	.I(afe1_datap[3]),
	.IB(afe1_datan[3]),
	.O(main_basesoc_afe5808a1_data_int[3])
);

IBUFDS IBUFDS_18(
	.I(afe1_datap[4]),
	.IB(afe1_datan[4]),
	.O(main_basesoc_afe5808a1_data_int[4])
);

IBUFDS IBUFDS_19(
	.I(afe1_datap[5]),
	.IB(afe1_datan[5]),
	.O(main_basesoc_afe5808a1_data_int[5])
);

IBUFDS IBUFDS_20(
	.I(afe1_datap[6]),
	.IB(afe1_datan[6]),
	.O(main_basesoc_afe5808a1_data_int[6])
);

IBUFDS IBUFDS_21(
	.I(afe1_datap[7]),
	.IB(afe1_datan[7]),
	.O(main_basesoc_afe5808a1_data_int[7])
);

IBUFDS IBUFDS_22(
	.I(afe2_dclkp),
	.IB(afe2_dclkn),
	.O(main_basesoc_afe5808a2_d_clk)
);

IBUFDS IBUFDS_23(
	.I(afe2_fclkp),
	.IB(afe2_fclkn),
	.O(main_basesoc_afe5808a2_f_clk)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_12 (
	.C(adc2_adc_frame_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl6),
	.Q(builder_xilinxasyncresetsynchronizerimpl6_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_13 (
	.C(adc2_adc_frame_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl6_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl6),
	.Q(adc2_adc_frame_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_14 (
	.C(adc_2_digital_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl7),
	.Q(builder_xilinxasyncresetsynchronizerimpl7_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_15 (
	.C(adc_2_digital_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl7_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl7),
	.Q(adc_2_digital_rst)
);

IBUFDS IBUFDS_24(
	.I(afe2_datap[0]),
	.IB(afe2_datan[0]),
	.O(main_basesoc_afe5808a2_data_int[0])
);

IBUFDS IBUFDS_25(
	.I(afe2_datap[1]),
	.IB(afe2_datan[1]),
	.O(main_basesoc_afe5808a2_data_int[1])
);

IBUFDS IBUFDS_26(
	.I(afe2_datap[2]),
	.IB(afe2_datan[2]),
	.O(main_basesoc_afe5808a2_data_int[2])
);

IBUFDS IBUFDS_27(
	.I(afe2_datap[3]),
	.IB(afe2_datan[3]),
	.O(main_basesoc_afe5808a2_data_int[3])
);

IBUFDS IBUFDS_28(
	.I(afe2_datap[4]),
	.IB(afe2_datan[4]),
	.O(main_basesoc_afe5808a2_data_int[4])
);

IBUFDS IBUFDS_29(
	.I(afe2_datap[5]),
	.IB(afe2_datan[5]),
	.O(main_basesoc_afe5808a2_data_int[5])
);

IBUFDS IBUFDS_30(
	.I(afe2_datap[6]),
	.IB(afe2_datan[6]),
	.O(main_basesoc_afe5808a2_data_int[6])
);

IBUFDS IBUFDS_31(
	.I(afe2_datap[7]),
	.IB(afe2_datan[7]),
	.O(main_basesoc_afe5808a2_data_int[7])
);

IBUFDS IBUFDS_32(
	.I(afe3_dclkp),
	.IB(afe3_dclkn),
	.O(main_basesoc_afe5808a3_d_clk)
);

IBUFDS IBUFDS_33(
	.I(afe3_fclkp),
	.IB(afe3_fclkn),
	.O(main_basesoc_afe5808a3_f_clk)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_16 (
	.C(adc3_adc_frame_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl8),
	.Q(builder_xilinxasyncresetsynchronizerimpl8_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_17 (
	.C(adc3_adc_frame_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl8_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl8),
	.Q(adc3_adc_frame_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_18 (
	.C(adc_3_digital_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl9),
	.Q(builder_xilinxasyncresetsynchronizerimpl9_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_19 (
	.C(adc_3_digital_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl9_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl9),
	.Q(adc_3_digital_rst)
);

IBUFDS IBUFDS_34(
	.I(afe3_datap[0]),
	.IB(afe3_datan[0]),
	.O(main_basesoc_afe5808a3_data_int[0])
);

IBUFDS IBUFDS_35(
	.I(afe3_datap[1]),
	.IB(afe3_datan[1]),
	.O(main_basesoc_afe5808a3_data_int[1])
);

IBUFDS IBUFDS_36(
	.I(afe3_datap[2]),
	.IB(afe3_datan[2]),
	.O(main_basesoc_afe5808a3_data_int[2])
);

IBUFDS IBUFDS_37(
	.I(afe3_datap[3]),
	.IB(afe3_datan[3]),
	.O(main_basesoc_afe5808a3_data_int[3])
);

IBUFDS IBUFDS_38(
	.I(afe3_datap[4]),
	.IB(afe3_datan[4]),
	.O(main_basesoc_afe5808a3_data_int[4])
);

IBUFDS IBUFDS_39(
	.I(afe3_datap[5]),
	.IB(afe3_datan[5]),
	.O(main_basesoc_afe5808a3_data_int[5])
);

IBUFDS IBUFDS_40(
	.I(afe3_datap[6]),
	.IB(afe3_datan[6]),
	.O(main_basesoc_afe5808a3_data_int[6])
);

IBUFDS IBUFDS_41(
	.I(afe3_datap[7]),
	.IB(afe3_datan[7]),
	.O(main_basesoc_afe5808a3_data_int[7])
);

IBUFDS IBUFDS_42(
	.I(afe4_dclkp),
	.IB(afe4_dclkn),
	.O(main_basesoc_afe5808a4_d_clk)
);

IBUFDS IBUFDS_43(
	.I(afe4_fclkp),
	.IB(afe4_fclkn),
	.O(main_basesoc_afe5808a4_f_clk)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_20 (
	.C(adc4_adc_frame_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl10),
	.Q(builder_xilinxasyncresetsynchronizerimpl10_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_21 (
	.C(adc4_adc_frame_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl10_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl10),
	.Q(adc4_adc_frame_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_22 (
	.C(adc_4_digital_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl11),
	.Q(builder_xilinxasyncresetsynchronizerimpl11_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_23 (
	.C(adc_4_digital_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl11_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl11),
	.Q(adc_4_digital_rst)
);

IBUFDS IBUFDS_44(
	.I(afe4_datap[0]),
	.IB(afe4_datan[0]),
	.O(main_basesoc_afe5808a4_data_int[0])
);

IBUFDS IBUFDS_45(
	.I(afe4_datap[1]),
	.IB(afe4_datan[1]),
	.O(main_basesoc_afe5808a4_data_int[1])
);

IBUFDS IBUFDS_46(
	.I(afe4_datap[2]),
	.IB(afe4_datan[2]),
	.O(main_basesoc_afe5808a4_data_int[2])
);

IBUFDS IBUFDS_47(
	.I(afe4_datap[3]),
	.IB(afe4_datan[3]),
	.O(main_basesoc_afe5808a4_data_int[3])
);

IBUFDS IBUFDS_48(
	.I(afe4_datap[4]),
	.IB(afe4_datan[4]),
	.O(main_basesoc_afe5808a4_data_int[4])
);

IBUFDS IBUFDS_49(
	.I(afe4_datap[5]),
	.IB(afe4_datan[5]),
	.O(main_basesoc_afe5808a4_data_int[5])
);

IBUFDS IBUFDS_50(
	.I(afe4_datap[6]),
	.IB(afe4_datan[6]),
	.O(main_basesoc_afe5808a4_data_int[6])
);

IBUFDS IBUFDS_51(
	.I(afe4_datap[7]),
	.IB(afe4_datan[7]),
	.O(main_basesoc_afe5808a4_data_int[7])
);

assign clk_200 = sys_clk;
assign fifo_empty[0] = !main_basesoc_gearbox_14_340_waveform_ready0;
assign fifo_empty[1] = !main_basesoc_gearbox_14_341_waveform_ready0;
assign fifo_empty[2] = !main_basesoc_gearbox_14_342_waveform_ready0;
assign fifo_empty[3] = !main_basesoc_gearbox_14_343_waveform_ready0;
assign fifo_empty[4] = !main_basesoc_gearbox_14_344_waveform_ready0;
assign fifo_empty[5] = !main_basesoc_gearbox_14_345_waveform_ready0;
assign fifo_empty[6] = !main_basesoc_gearbox_14_346_waveform_ready0;
assign fifo_empty[7] = !main_basesoc_gearbox_14_347_waveform_ready0;
assign fifo_empty[8] = !main_basesoc_gearbox_14_348_waveform_ready0;
assign fifo_empty[9] = !main_basesoc_gearbox_14_349_waveform_ready0;
assign fifo_empty[10] = !main_basesoc_gearbox_14_3410_waveform_ready0;
assign fifo_empty[11] = !main_basesoc_gearbox_14_3411_waveform_ready0;
assign fifo_empty[12] = !main_basesoc_gearbox_14_3412_waveform_ready0;
assign fifo_empty[13] = !main_basesoc_gearbox_14_3413_waveform_ready0;
assign fifo_empty[14] = !main_basesoc_gearbox_14_3414_waveform_ready0;
assign fifo_empty[15] = !main_basesoc_gearbox_14_3415_waveform_ready0;
assign fifo_empty[16] = !main_basesoc_gearbox_14_3416_waveform_ready0;
assign fifo_empty[17] = !main_basesoc_gearbox_14_3417_waveform_ready0;
assign fifo_empty[18] = !main_basesoc_gearbox_14_3418_waveform_ready0;
assign fifo_empty[19] = !main_basesoc_gearbox_14_3419_waveform_ready0;
assign fifo_empty[20] = !main_basesoc_gearbox_14_3420_waveform_ready0;
assign fifo_empty[21] = !main_basesoc_gearbox_14_3421_waveform_ready0;
assign fifo_empty[22] = !main_basesoc_gearbox_14_3422_waveform_ready0;
assign fifo_empty[23] = !main_basesoc_gearbox_14_3423_waveform_ready0;
assign fifo_empty[24] = !main_basesoc_gearbox_14_3424_waveform_ready0;
assign fifo_empty[25] = !main_basesoc_gearbox_14_3425_waveform_ready0;
assign fifo_empty[26] = !main_basesoc_gearbox_14_3426_waveform_ready0;
assign fifo_empty[27] = !main_basesoc_gearbox_14_3427_waveform_ready0;
assign fifo_empty[28] = !main_basesoc_gearbox_14_3428_waveform_ready0;
assign fifo_empty[29] = !main_basesoc_gearbox_14_3429_waveform_ready0;
assign fifo_empty[30] = !main_basesoc_gearbox_14_3430_waveform_ready0;
assign fifo_empty[31] = !main_basesoc_gearbox_14_3431_waveform_ready0;
assign fifo_empty[32] = !main_basesoc_gearbox_14_3432_waveform_ready0;
assign fifo_empty[33] = !main_basesoc_gearbox_14_3433_waveform_ready0;
assign fifo_empty[34] = !main_basesoc_gearbox_14_3434_waveform_ready0;
assign fifo_empty[35] = !main_basesoc_gearbox_14_3435_waveform_ready0;
assign fifo_empty[36] = !main_basesoc_gearbox_14_3436_waveform_ready0;
assign fifo_empty[37] = !main_basesoc_gearbox_14_3437_waveform_ready0;
assign fifo_empty[38] = !main_basesoc_gearbox_14_3438_waveform_ready0;
assign fifo_empty[39] = !main_basesoc_gearbox_14_3439_waveform_ready0;

endmodule
