{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371670368206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371670368206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 21:32:47 2013 " "Processing started: Wed Jun 19 21:32:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371670368206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371670368206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371670368207 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1371670368367 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1 1371670368414 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "" 0 -1 1371670368483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1371670368510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1371670368510 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BCNTRES " "No output dependent on input pin \"BCNTRES\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 544 -304 -136 560 "BCNTRES" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BCNTRES"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EVCNTHStr " "No output dependent on input pin \"EVCNTHStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 568 -304 -136 584 "EVCNTHStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|EVCNTHStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EVCNTLStr " "No output dependent on input pin \"EVCNTLStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 592 -304 -136 608 "EVCNTLStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|EVCNTLStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDA " "No output dependent on input pin \"SDA\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 944 -312 -144 960 "SDA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|SDA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCL " "No output dependent on input pin \"SCL\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 928 -312 -144 944 "SCL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|SCL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EVCNTRES " "No output dependent on input pin \"EVCNTRES\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 616 -304 -136 632 "EVCNTRES" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|EVCNTRES"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_L1A " "No output dependent on input pin \"CLK_L1A\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 680 -304 -136 696 "CLK_L1A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK_L1A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCSTSTR2 " "No output dependent on input pin \"BRCSTSTR2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 432 -304 -136 448 "BRCSTSTR2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCSTSTR2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L1_EXT " "No output dependent on input pin \"L1_EXT\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 264 -280 -112 280 "L1_EXT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|L1_EXT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_BUSY " "No output dependent on input pin \"G_BUSY\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1008 -312 -144 1024 "G_BUSY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|G_BUSY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBLERRStr " "No output dependent on input pin \"DBLERRStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 816 -304 -136 832 "DBLERRStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|DBLERRStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SINERRStr " "No output dependent on input pin \"SINERRStr\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 840 -304 -136 856 "SINERRStr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|SINERRStr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES2 " "No output dependent on input pin \"CLK40DES2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1216 -312 -144 1232 "CLK40DES2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK40DES2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCSTSTR1 " "No output dependent on input pin \"BRCSTSTR1\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 456 -304 -136 472 "BRCSTSTR1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCSTSTR1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES1_1 " "No output dependent on input pin \"CLK40DES1_1\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 64 -280 -112 80 "CLK40DES1_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK40DES1_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES1_2 " "No output dependent on input pin \"CLK40DES1_2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 88 -280 -112 104 "CLK40DES1_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK40DES1_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES1_3 " "No output dependent on input pin \"CLK40DES1_3\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 112 -280 -112 128 "CLK40DES1_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK40DES1_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK40DES2_1 " "No output dependent on input pin \"CLK40DES2_1\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1240 -312 -144 1256 "CLK40DES2_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|CLK40DES2_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1_TTL " "No output dependent on input pin \"SPARE1_TTL\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1280 -320 -152 1296 "SPARE1_TTL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|SPARE1_TTL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2_TTL " "No output dependent on input pin \"SPARE2_TTL\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 1304 -320 -152 1320 "SPARE2_TTL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|SPARE2_TTL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_RESETn_from_TTCRX " "No output dependent on input pin \"IN_RESETn_from_TTCRX\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { -208 -328 -160 -192 "IN_RESETn_from_TTCRX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|IN_RESETn_from_TTCRX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[7\] " "No output dependent on input pin \"BRCST\[7\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[6\] " "No output dependent on input pin \"BRCST\[6\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[5\] " "No output dependent on input pin \"BRCST\[5\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[4\] " "No output dependent on input pin \"BRCST\[4\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[3\] " "No output dependent on input pin \"BRCST\[3\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRCST\[2\] " "No output dependent on input pin \"BRCST\[2\]\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr_restored/ddl_ctrlr.bdf" { { 408 -304 -136 424 "BRCST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1371670368672 "|ddl_ctrlr|BRCST[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1371670368672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1457 " "Implemented 1457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1371670368677 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1371670368677 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1371670368677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1279 " "Implemented 1279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1371670368677 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1371670368677 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1371670368677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1371670368677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371670368820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 21:32:48 2013 " "Processing ended: Wed Jun 19 21:32:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371670368820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371670368820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371670368820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371670368820 ""}
