{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 17:22:13 2017 " "Info: Processing started: Mon Oct 09 17:22:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc0832.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adc0832.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC0832-behavior " "Info: Found design unit 1: ADC0832-behavior" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC0832 " "Info: Found entity 1: ADC0832" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_da.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ad_da.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD_DA-behavior " "Info: Found design unit 1: AD_DA-behavior" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AD_DA " "Info: Found entity 1: AD_DA" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AD_DA " "Info: Elaborating entity \"AD_DA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CS_1 AD_DA.vhd(20) " "Warning (10540): VHDL Signal Declaration warning at AD_DA.vhd(20): used explicit default value for signal \"CS_1\" because signal was never assigned a value" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS_1 AD_DA.vhd(76) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(76): signal \"CS_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI_1 AD_DA.vhd(77) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(77): signal \"DI_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0832 ADC0832:u1 " "Info: Elaborating entity \"ADC0832\" for hierarchy \"ADC0832:u1\"" {  } { { "AD_DA.vhd" "u1" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI1 ADC0832.vhd(69) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(69): signal \"DI1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI0 ADC0832.vhd(70) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(70): signal \"DI0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_input_model ADC0832.vhd(74) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(74): signal \"data_input_model\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(76) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(76): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(76) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(76): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(78) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(78): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(78) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(78): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(80) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(80): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(82) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(82): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_order ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"output_order\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DI1 ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"DI1\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DI0 ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"DI0\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_input_model ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"data_input_model\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[0\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[1\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[2\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[3\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[4\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[5\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[6\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[7\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_input_model\[0\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data_input_model\[0\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_input_model\[1\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data_input_model\[1\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DI0 ADC0832.vhd(45) " "Info (10041): Inferred latch for \"DI0\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DI1 ADC0832.vhd(45) " "Info (10041): Inferred latch for \"DI1\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_order ADC0832.vhd(45) " "Info (10041): Inferred latch for \"output_order\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CS_output GND " "Warning (13410): Pin \"CS_output\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "48 " "Warning: Design contains 48 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[8\] " "Warning (15610): No output dependent on input pin \"CH0_1\[8\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[9\] " "Warning (15610): No output dependent on input pin \"CH0_1\[9\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[10\] " "Warning (15610): No output dependent on input pin \"CH0_1\[10\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[11\] " "Warning (15610): No output dependent on input pin \"CH0_1\[11\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[12\] " "Warning (15610): No output dependent on input pin \"CH0_1\[12\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[13\] " "Warning (15610): No output dependent on input pin \"CH0_1\[13\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[14\] " "Warning (15610): No output dependent on input pin \"CH0_1\[14\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[15\] " "Warning (15610): No output dependent on input pin \"CH0_1\[15\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[16\] " "Warning (15610): No output dependent on input pin \"CH0_1\[16\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[17\] " "Warning (15610): No output dependent on input pin \"CH0_1\[17\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[18\] " "Warning (15610): No output dependent on input pin \"CH0_1\[18\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[19\] " "Warning (15610): No output dependent on input pin \"CH0_1\[19\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[20\] " "Warning (15610): No output dependent on input pin \"CH0_1\[20\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[21\] " "Warning (15610): No output dependent on input pin \"CH0_1\[21\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[22\] " "Warning (15610): No output dependent on input pin \"CH0_1\[22\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[23\] " "Warning (15610): No output dependent on input pin \"CH0_1\[23\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[24\] " "Warning (15610): No output dependent on input pin \"CH0_1\[24\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[25\] " "Warning (15610): No output dependent on input pin \"CH0_1\[25\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[26\] " "Warning (15610): No output dependent on input pin \"CH0_1\[26\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[27\] " "Warning (15610): No output dependent on input pin \"CH0_1\[27\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[28\] " "Warning (15610): No output dependent on input pin \"CH0_1\[28\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[29\] " "Warning (15610): No output dependent on input pin \"CH0_1\[29\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[30\] " "Warning (15610): No output dependent on input pin \"CH0_1\[30\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[31\] " "Warning (15610): No output dependent on input pin \"CH0_1\[31\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[8\] " "Warning (15610): No output dependent on input pin \"CH1_1\[8\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[9\] " "Warning (15610): No output dependent on input pin \"CH1_1\[9\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[10\] " "Warning (15610): No output dependent on input pin \"CH1_1\[10\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[11\] " "Warning (15610): No output dependent on input pin \"CH1_1\[11\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[12\] " "Warning (15610): No output dependent on input pin \"CH1_1\[12\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[13\] " "Warning (15610): No output dependent on input pin \"CH1_1\[13\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[14\] " "Warning (15610): No output dependent on input pin \"CH1_1\[14\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[15\] " "Warning (15610): No output dependent on input pin \"CH1_1\[15\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[16\] " "Warning (15610): No output dependent on input pin \"CH1_1\[16\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[17\] " "Warning (15610): No output dependent on input pin \"CH1_1\[17\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[18\] " "Warning (15610): No output dependent on input pin \"CH1_1\[18\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[19\] " "Warning (15610): No output dependent on input pin \"CH1_1\[19\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[20\] " "Warning (15610): No output dependent on input pin \"CH1_1\[20\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[21\] " "Warning (15610): No output dependent on input pin \"CH1_1\[21\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[22\] " "Warning (15610): No output dependent on input pin \"CH1_1\[22\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[23\] " "Warning (15610): No output dependent on input pin \"CH1_1\[23\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[24\] " "Warning (15610): No output dependent on input pin \"CH1_1\[24\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[25\] " "Warning (15610): No output dependent on input pin \"CH1_1\[25\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[26\] " "Warning (15610): No output dependent on input pin \"CH1_1\[26\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[27\] " "Warning (15610): No output dependent on input pin \"CH1_1\[27\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[28\] " "Warning (15610): No output dependent on input pin \"CH1_1\[28\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[29\] " "Warning (15610): No output dependent on input pin \"CH1_1\[29\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[30\] " "Warning (15610): No output dependent on input pin \"CH1_1\[30\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[31\] " "Warning (15610): No output dependent on input pin \"CH1_1\[31\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Info: Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Info: Implemented 118 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 17:22:15 2017 " "Info: Processing ended: Mon Oct 09 17:22:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 17:22:15 2017 " "Info: Processing started: Mon Oct 09 17:22:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "AD_DA EPM570F256C3 " "Info: Automatically selected device EPM570F256C3 for design AD_DA" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256C3 " "Info: Device EPM1270F256C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256C3 " "Info: Device EPM2210F256C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "104 104 " "Critical Warning: No exact pin location assignment(s) for 104 pins of 104 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[8\] " "Info: Pin CH0_1\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[9\] " "Info: Pin CH0_1\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[10\] " "Info: Pin CH0_1\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[11\] " "Info: Pin CH0_1\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[12\] " "Info: Pin CH0_1\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[13\] " "Info: Pin CH0_1\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[14\] " "Info: Pin CH0_1\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[15\] " "Info: Pin CH0_1\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[16\] " "Info: Pin CH0_1\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[17\] " "Info: Pin CH0_1\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[18\] " "Info: Pin CH0_1\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[19\] " "Info: Pin CH0_1\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[20\] " "Info: Pin CH0_1\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[21\] " "Info: Pin CH0_1\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[22\] " "Info: Pin CH0_1\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[23\] " "Info: Pin CH0_1\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[24\] " "Info: Pin CH0_1\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[25\] " "Info: Pin CH0_1\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[26\] " "Info: Pin CH0_1\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[27\] " "Info: Pin CH0_1\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[28\] " "Info: Pin CH0_1\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[29\] " "Info: Pin CH0_1\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[30\] " "Info: Pin CH0_1\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[31\] " "Info: Pin CH0_1\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[8\] " "Info: Pin CH1_1\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[9\] " "Info: Pin CH1_1\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[10\] " "Info: Pin CH1_1\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[11\] " "Info: Pin CH1_1\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[12\] " "Info: Pin CH1_1\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[13\] " "Info: Pin CH1_1\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[14\] " "Info: Pin CH1_1\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[15\] " "Info: Pin CH1_1\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[16\] " "Info: Pin CH1_1\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[17\] " "Info: Pin CH1_1\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[18\] " "Info: Pin CH1_1\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[19\] " "Info: Pin CH1_1\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[20\] " "Info: Pin CH1_1\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[21\] " "Info: Pin CH1_1\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[22\] " "Info: Pin CH1_1\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[23\] " "Info: Pin CH1_1\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 261 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[24\] " "Info: Pin CH1_1\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[25\] " "Info: Pin CH1_1\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[26\] " "Info: Pin CH1_1\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[27\] " "Info: Pin CH1_1\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[28\] " "Info: Pin CH1_1\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[29\] " "Info: Pin CH1_1\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[30\] " "Info: Pin CH1_1\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[31\] " "Info: Pin CH1_1\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CS_output " "Info: Pin CS_output not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CS_output } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 12 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI_output " "Info: Pin DI_output not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DI_output } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 13 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI_output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[0\] " "Info: Pin state_signal_1\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[1\] " "Info: Pin state_signal_1\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[2\] " "Info: Pin state_signal_1\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[3\] " "Info: Pin state_signal_1\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[0\] " "Info: Pin CLKNUM\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[1\] " "Info: Pin CLKNUM\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[2\] " "Info: Pin CLKNUM\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[3\] " "Info: Pin CLKNUM\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[4\] " "Info: Pin CLKNUM\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[5\] " "Info: Pin CLKNUM\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[6\] " "Info: Pin CLKNUM\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[7\] " "Info: Pin CLKNUM\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[8\] " "Info: Pin CLKNUM\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[9\] " "Info: Pin CLKNUM\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 150 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[10\] " "Info: Pin CLKNUM\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 148 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[11\] " "Info: Pin CLKNUM\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[12\] " "Info: Pin CLKNUM\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[13\] " "Info: Pin CLKNUM\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[14\] " "Info: Pin CLKNUM\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[15\] " "Info: Pin CLKNUM\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[16\] " "Info: Pin CLKNUM\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[17\] " "Info: Pin CLKNUM\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[18\] " "Info: Pin CLKNUM\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[19\] " "Info: Pin CLKNUM\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[20\] " "Info: Pin CLKNUM\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[21\] " "Info: Pin CLKNUM\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[22\] " "Info: Pin CLKNUM\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[23\] " "Info: Pin CLKNUM\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[24\] " "Info: Pin CLKNUM\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[25\] " "Info: Pin CLKNUM\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[26\] " "Info: Pin CLKNUM\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[27\] " "Info: Pin CLKNUM\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[28\] " "Info: Pin CLKNUM\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[29\] " "Info: Pin CLKNUM\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[30\] " "Info: Pin CLKNUM\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[31\] " "Info: Pin CLKNUM\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO_1 " "Info: Pin DO_1 not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DO_1 } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 17 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_1 " "Info: Pin clk_1 not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { clk_1 } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[6\] " "Info: Pin CH1_1\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[6\] " "Info: Pin CH0_1\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[2\] " "Info: Pin CH1_1\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[2\] " "Info: Pin CH0_1\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[1\] " "Info: Pin CH1_1\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[1\] " "Info: Pin CH0_1\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[3\] " "Info: Pin CH1_1\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[3\] " "Info: Pin CH0_1\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 209 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[5\] " "Info: Pin CH1_1\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[5\] " "Info: Pin CH0_1\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[7\] " "Info: Pin CH1_1\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[7\] " "Info: Pin CH0_1\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[4\] " "Info: Pin CH1_1\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[4\] " "Info: Pin CH0_1\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[0\] " "Info: Pin CH1_1\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[0\] " "Info: Pin CH0_1\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_1 Global clock in PIN H5 " "Info: Automatically promoted signal \"clk_1\" to use Global clock in PIN H5" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ADC0832:u1\|current_state.Data_Transform Global clock " "Info: Automatically promoted some destinations of signal \"ADC0832:u1\|current_state.Data_Transform\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC0832:u1\|Selector1~0 " "Info: Destination \"ADC0832:u1\|Selector1~0\" may be non-global or may not use global clock" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 50 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC0832:u1\|state_signal~4 " "Info: Destination \"ADC0832:u1\|state_signal~4\" may be non-global or may not use global clock" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 11 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ADC0832:u1\|current_state.Second_DI_Receive Global clock " "Info: Automatically promoted some destinations of signal \"ADC0832:u1\|current_state.Second_DI_Receive\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "state_signal_1\[3\] " "Info: Destination \"state_signal_1\[3\]\" may be non-global or may not use global clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC0832:u1\|current_state.Data_Transform " "Info: Destination \"ADC0832:u1\|current_state.Data_Transform\" may be non-global or may not use global clock" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC0832:u1\|output_order~0 " "Info: Destination \"ADC0832:u1\|output_order~0\" may be non-global or may not use global clock" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "103 unused 3.3V 64 39 0 " "Info: Number of I/O pins in group: 103 (unused VREF, 3.3V VCCIO, 64 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 77 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 82 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.213 ns register pin " "Info: Estimated most critical path is register to pin delay of 7.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKNUM\[15\]~reg0 1 REG LAB_X2_Y4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y4; Fanout = 4; REG Node = 'CLKNUM\[15\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[15]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.125 ns) 1.557 ns DI_1~3 2 COMB LAB_X3_Y6 1 " "Info: 2: + IC(1.432 ns) + CELL(0.125 ns) = 1.557 ns; Loc. = LAB_X3_Y6; Fanout = 1; COMB Node = 'DI_1~3'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { CLKNUM[15]~reg0 DI_1~3 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.125 ns) 3.003 ns DI_1~4 3 COMB LAB_X4_Y4 1 " "Info: 3: + IC(1.321 ns) + CELL(0.125 ns) = 3.003 ns; Loc. = LAB_X4_Y4; Fanout = 1; COMB Node = 'DI_1~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { DI_1~3 DI_1~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.168 ns) + CELL(0.571 ns) 3.742 ns DI_1~10 4 COMB LAB_X4_Y4 7 " "Info: 4: + IC(0.168 ns) + CELL(0.571 ns) = 3.742 ns; Loc. = LAB_X4_Y4; Fanout = 7; COMB Node = 'DI_1~10'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { DI_1~4 DI_1~10 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.319 ns) 4.731 ns ADC0832:u1\|Selector0~0 5 COMB LAB_X5_Y4 1 " "Info: 5: + IC(0.670 ns) + CELL(0.319 ns) = 4.731 ns; Loc. = LAB_X5_Y4; Fanout = 1; COMB Node = 'ADC0832:u1\|Selector0~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { DI_1~10 ADC0832:u1|Selector0~0 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(1.454 ns) 7.213 ns state_signal_1\[1\] 6 PIN PIN_M4 0 " "Info: 6: + IC(1.028 ns) + CELL(1.454 ns) = 7.213 ns; Loc. = PIN_M4; Fanout = 0; PIN Node = 'state_signal_1\[1\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { ADC0832:u1|Selector0~0 state_signal_1[1] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 35.96 % ) " "Info: Total cell delay = 2.594 ns ( 35.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.619 ns ( 64.04 % ) " "Info: Total interconnect delay = 4.619 ns ( 64.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.213 ns" { CLKNUM[15]~reg0 DI_1~3 DI_1~4 DI_1~10 ADC0832:u1|Selector0~0 state_signal_1[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/79864/Desktop/数电课程设计/AD_DA.fit.smsg " "Info: Generated suppressed messages file C:/Users/79864/Desktop/数电课程设计/AD_DA.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 17:22:16 2017 " "Info: Processing ended: Mon Oct 09 17:22:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 17:22:17 2017 " "Info: Processing started: Mon Oct 09 17:22:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 17:22:17 2017 " "Info: Processing ended: Mon Oct 09 17:22:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 17:22:18 2017 " "Info: Processing started: Mon Oct 09 17:22:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|output_order " "Warning: Node \"ADC0832:u1\|output_order\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[2\] " "Warning: Node \"ADC0832:u1\|data\[2\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[6\] " "Warning: Node \"ADC0832:u1\|data\[6\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[5\] " "Warning: Node \"ADC0832:u1\|data\[5\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[3\] " "Warning: Node \"ADC0832:u1\|data\[3\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[1\] " "Warning: Node \"ADC0832:u1\|data\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[7\] " "Warning: Node \"ADC0832:u1\|data\[7\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[0\] " "Warning: Node \"ADC0832:u1\|data\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[4\] " "Warning: Node \"ADC0832:u1\|data\[4\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[0\] " "Warning: Node \"ADC0832:u1\|data_input_model\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI0 " "Warning: Node \"ADC0832:u1\|DI0\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[1\] " "Warning: Node \"ADC0832:u1\|data_input_model\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI1 " "Warning: Node \"ADC0832:u1\|DI1\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1 " "Info: Assuming node \"clk_1\" is an undefined clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ADC0832:u1\|output_order~0 " "Info: Detected gated clock \"ADC0832:u1\|output_order~0\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|output_order~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Second_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Second_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Second_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Data_Transform " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Data_Transform\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Data_Transform" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.First_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.First_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.First_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1 register ADC0832:u1\|data\[7\] register ADC0832:u1\|DO 116.16 MHz 8.609 ns Internal " "Info: Clock \"clk_1\" has Internal fmax of 116.16 MHz between source register \"ADC0832:u1\|data\[7\]\" and destination register \"ADC0832:u1\|DO\" (period= 8.609 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.064 ns + Longest register register " "Info: + Longest register to register delay is 4.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC0832:u1\|data\[7\] 1 REG LC_X4_Y7_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N9; Fanout = 2; REG Node = 'ADC0832:u1\|data\[7\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC0832:u1|data[7] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.319 ns) 1.516 ns ADC0832:u1\|Mux8~2 2 COMB LC_X6_Y7_N3 1 " "Info: 2: + IC(1.197 ns) + CELL(0.319 ns) = 1.516 ns; Loc. = LC_X6_Y7_N3; Fanout = 1; COMB Node = 'ADC0832:u1\|Mux8~2'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { ADC0832:u1|data[7] ADC0832:u1|Mux8~2 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.319 ns) 2.975 ns ADC0832:u1\|Mux8~5 3 COMB LC_X6_Y6_N4 1 " "Info: 3: + IC(1.140 ns) + CELL(0.319 ns) = 2.975 ns; Loc. = LC_X6_Y6_N4; Fanout = 1; COMB Node = 'ADC0832:u1\|Mux8~5'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { ADC0832:u1|Mux8~2 ADC0832:u1|Mux8~5 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.369 ns) 4.064 ns ADC0832:u1\|DO 4 REG LC_X5_Y6_N5 1 " "Info: 4: + IC(0.720 ns) + CELL(0.369 ns) = 4.064 ns; Loc. = LC_X5_Y6_N5; Fanout = 1; REG Node = 'ADC0832:u1\|DO'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { ADC0832:u1|Mux8~5 ADC0832:u1|DO } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.007 ns ( 24.78 % ) " "Info: Total cell delay = 1.007 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.057 ns ( 75.22 % ) " "Info: Total interconnect delay = 3.057 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.064 ns" { ADC0832:u1|data[7] ADC0832:u1|Mux8~2 ADC0832:u1|Mux8~5 ADC0832:u1|DO } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "4.064 ns" { ADC0832:u1|data[7] {} ADC0832:u1|Mux8~2 {} ADC0832:u1|Mux8~5 {} ADC0832:u1|DO {} } { 0.000ns 1.197ns 1.140ns 0.720ns } { 0.000ns 0.319ns 0.319ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.337 ns - Smallest " "Info: - Smallest clock skew is -4.337 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 2.302 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 42; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns ADC0832:u1\|DO 2 REG LC_X5_Y6_N5 1 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X5_Y6_N5; Fanout = 1; REG Node = 'ADC0832:u1\|DO'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk_1 ADC0832:u1|DO } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk_1 ADC0832:u1|DO } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|DO {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 6.639 ns - Longest register " "Info: - Longest clock path from clock \"clk_1\" to source register is 6.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 42; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.809 ns) 2.537 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X4_Y4_N9 11 " "Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X4_Y4_N9; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.319 ns) 6.639 ns ADC0832:u1\|data\[7\] 3 REG LC_X4_Y7_N9 2 " "Info: 3: + IC(3.783 ns) + CELL(0.319 ns) = 6.639 ns; Loc. = LC_X4_Y7_N9; Fanout = 2; REG Node = 'ADC0832:u1\|data\[7\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[7] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 27.94 % ) " "Info: Total cell delay = 1.855 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.784 ns ( 72.06 % ) " "Info: Total interconnect delay = 4.784 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[7] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[7] {} } { 0.000ns 0.000ns 1.001ns 3.783ns } { 0.000ns 0.727ns 0.809ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk_1 ADC0832:u1|DO } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|DO {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[7] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[7] {} } { 0.000ns 0.000ns 1.001ns 3.783ns } { 0.000ns 0.727ns 0.809ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.064 ns" { ADC0832:u1|data[7] ADC0832:u1|Mux8~2 ADC0832:u1|Mux8~5 ADC0832:u1|DO } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "4.064 ns" { ADC0832:u1|data[7] {} ADC0832:u1|Mux8~2 {} ADC0832:u1|Mux8~5 {} ADC0832:u1|DO {} } { 0.000ns 1.197ns 1.140ns 0.720ns } { 0.000ns 0.319ns 0.319ns 0.369ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk_1 ADC0832:u1|DO } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|DO {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[7] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[7] {} } { 0.000ns 0.000ns 1.001ns 3.783ns } { 0.000ns 0.727ns 0.809ns 0.319ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_1 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk_1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ADC0832:u1\|current_state.Data_Output ADC0832:u1\|output_order clk_1 130 ps " "Info: Found hold time violation between source  pin or register \"ADC0832:u1\|current_state.Data_Output\" and destination pin or register \"ADC0832:u1\|output_order\" for clock \"clk_1\" (Hold time is 130 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.540 ns + Largest " "Info: + Largest clock skew is 1.540 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 3.842 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 3.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 42; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.809 ns) 2.537 ns ADC0832:u1\|current_state.First_DI_Receive 2 REG LC_X5_Y4_N2 5 " "Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X5_Y4_N2; Fanout = 5; REG Node = 'ADC0832:u1\|current_state.First_DI_Receive'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.125 ns) 3.253 ns ADC0832:u1\|output_order~0 3 COMB LC_X5_Y4_N8 1 " "Info: 3: + IC(0.591 ns) + CELL(0.125 ns) = 3.253 ns; Loc. = LC_X5_Y4_N8; Fanout = 1; COMB Node = 'ADC0832:u1\|output_order~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { ADC0832:u1|current_state.First_DI_Receive ADC0832:u1|output_order~0 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.125 ns) 3.842 ns ADC0832:u1\|output_order 4 REG LC_X5_Y4_N1 5 " "Info: 4: + IC(0.464 ns) + CELL(0.125 ns) = 3.842 ns; Loc. = LC_X5_Y4_N1; Fanout = 5; REG Node = 'ADC0832:u1\|output_order'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ADC0832:u1|output_order~0 ADC0832:u1|output_order } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.786 ns ( 46.49 % ) " "Info: Total cell delay = 1.786 ns ( 46.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 53.51 % ) " "Info: Total interconnect delay = 2.056 ns ( 53.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive ADC0832:u1|output_order~0 ADC0832:u1|output_order } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.842 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} ADC0832:u1|output_order~0 {} ADC0832:u1|output_order {} } { 0.000ns 0.000ns 1.001ns 0.591ns 0.464ns } { 0.000ns 0.727ns 0.809ns 0.125ns 0.125ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 2.302 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to source register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 42; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns ADC0832:u1\|current_state.Data_Output 2 REG LC_X5_Y4_N4 3 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X5_Y4_N4; Fanout = 3; REG Node = 'ADC0832:u1\|current_state.Data_Output'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk_1 ADC0832:u1|current_state.Data_Output } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk_1 ADC0832:u1|current_state.Data_Output } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Output {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive ADC0832:u1|output_order~0 ADC0832:u1|output_order } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.842 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} ADC0832:u1|output_order~0 {} ADC0832:u1|output_order {} } { 0.000ns 0.000ns 1.001ns 0.591ns 0.464ns } { 0.000ns 0.727ns 0.809ns 0.125ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk_1 ADC0832:u1|current_state.Data_Output } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Output {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.175 ns - Shortest register register " "Info: - Shortest register to register delay is 1.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC0832:u1\|current_state.Data_Output 1 REG LC_X5_Y4_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 3; REG Node = 'ADC0832:u1\|current_state.Data_Output'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC0832:u1|current_state.Data_Output } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 0.372 ns ADC0832:u1\|state_signal~4 2 COMB LC_X5_Y4_N4 2 " "Info: 2: + IC(0.000 ns) + CELL(0.372 ns) = 0.372 ns; Loc. = LC_X5_Y4_N4; Fanout = 2; COMB Node = 'ADC0832:u1\|state_signal~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { ADC0832:u1|current_state.Data_Output ADC0832:u1|state_signal~4 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.319 ns) 1.175 ns ADC0832:u1\|output_order 3 REG LC_X5_Y4_N1 5 " "Info: 3: + IC(0.484 ns) + CELL(0.319 ns) = 1.175 ns; Loc. = LC_X5_Y4_N1; Fanout = 5; REG Node = 'ADC0832:u1\|output_order'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { ADC0832:u1|state_signal~4 ADC0832:u1|output_order } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.691 ns ( 58.81 % ) " "Info: Total cell delay = 0.691 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.484 ns ( 41.19 % ) " "Info: Total interconnect delay = 0.484 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { ADC0832:u1|current_state.Data_Output ADC0832:u1|state_signal~4 ADC0832:u1|output_order } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "1.175 ns" { ADC0832:u1|current_state.Data_Output {} ADC0832:u1|state_signal~4 {} ADC0832:u1|output_order {} } { 0.000ns 0.000ns 0.484ns } { 0.000ns 0.372ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive ADC0832:u1|output_order~0 ADC0832:u1|output_order } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.842 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} ADC0832:u1|output_order~0 {} ADC0832:u1|output_order {} } { 0.000ns 0.000ns 1.001ns 0.591ns 0.464ns } { 0.000ns 0.727ns 0.809ns 0.125ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk_1 ADC0832:u1|current_state.Data_Output } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Output {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { ADC0832:u1|current_state.Data_Output ADC0832:u1|state_signal~4 ADC0832:u1|output_order } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "1.175 ns" { ADC0832:u1|current_state.Data_Output {} ADC0832:u1|state_signal~4 {} ADC0832:u1|output_order {} } { 0.000ns 0.000ns 0.484ns } { 0.000ns 0.372ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ADC0832:u1\|data\[4\] CH0_1\[0\] clk_1 1.450 ns register " "Info: tsu for register \"ADC0832:u1\|data\[4\]\" (data pin = \"CH0_1\[0\]\", clock pin = \"clk_1\") is 1.450 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.798 ns + Longest pin register " "Info: + Longest pin to register delay is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns CH0_1\[0\] 1 PIN PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H2; Fanout = 2; PIN Node = 'CH0_1\[0\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[0] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.125 ns) 2.403 ns ADC0832:u1\|Add0~72 2 COMB LC_X5_Y6_N1 3 " "Info: 2: + IC(1.570 ns) + CELL(0.125 ns) = 2.403 ns; Loc. = LC_X5_Y6_N1; Fanout = 3; COMB Node = 'ADC0832:u1\|Add0~72'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { CH0_1[0] ADC0832:u1|Add0~72 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.611 ns) 4.053 ns ADC0832:u1\|Add0~53 3 COMB LC_X4_Y7_N0 2 " "Info: 3: + IC(1.039 ns) + CELL(0.611 ns) = 4.053 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~53'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { ADC0832:u1|Add0~72 ADC0832:u1|Add0~53 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.130 ns ADC0832:u1\|Add0~18 4 COMB LC_X4_Y7_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 4.130 ns; Loc. = LC_X4_Y7_N1; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~18'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.207 ns ADC0832:u1\|Add0~11 5 COMB LC_X4_Y7_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 4.207 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~11'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.284 ns ADC0832:u1\|Add0~25 6 COMB LC_X4_Y7_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 4.284 ns; Loc. = LC_X4_Y7_N3; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~25'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 4.793 ns ADC0832:u1\|Add0~44 7 COMB LC_X4_Y7_N4 1 " "Info: 7: + IC(0.000 ns) + CELL(0.509 ns) = 4.793 ns; Loc. = LC_X4_Y7_N4; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~44'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { ADC0832:u1|Add0~25 ADC0832:u1|Add0~44 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.125 ns) 6.482 ns ADC0832:u1\|Add0~49 8 COMB LC_X5_Y6_N3 1 " "Info: 8: + IC(1.564 ns) + CELL(0.125 ns) = 6.482 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~49'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { ADC0832:u1|Add0~44 ADC0832:u1|Add0~49 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 6.798 ns ADC0832:u1\|data\[4\] 9 REG LC_X5_Y6_N4 1 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 6.798 ns; Loc. = LC_X5_Y6_N4; Fanout = 1; REG Node = 'ADC0832:u1\|data\[4\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { ADC0832:u1|Add0~49 ADC0832:u1|data[4] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 35.80 % ) " "Info: Total cell delay = 2.434 ns ( 35.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.364 ns ( 64.20 % ) " "Info: Total interconnect delay = 4.364 ns ( 64.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { CH0_1[0] ADC0832:u1|Add0~72 ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 ADC0832:u1|Add0~44 ADC0832:u1|Add0~49 ADC0832:u1|data[4] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { CH0_1[0] {} CH0_1[0]~combout {} ADC0832:u1|Add0~72 {} ADC0832:u1|Add0~53 {} ADC0832:u1|Add0~18 {} ADC0832:u1|Add0~11 {} ADC0832:u1|Add0~25 {} ADC0832:u1|Add0~44 {} ADC0832:u1|Add0~49 {} ADC0832:u1|data[4] {} } { 0.000ns 0.000ns 1.570ns 1.039ns 0.000ns 0.000ns 0.000ns 0.000ns 1.564ns 0.191ns } { 0.000ns 0.708ns 0.125ns 0.611ns 0.077ns 0.077ns 0.077ns 0.509ns 0.125ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.327 ns + " "Info: + Micro setup delay of destination is 1.327 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 6.675 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to destination register is 6.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 42; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.809 ns) 2.537 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X4_Y4_N9 11 " "Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X4_Y4_N9; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.819 ns) + CELL(0.319 ns) 6.675 ns ADC0832:u1\|data\[4\] 3 REG LC_X5_Y6_N4 1 " "Info: 3: + IC(3.819 ns) + CELL(0.319 ns) = 6.675 ns; Loc. = LC_X5_Y6_N4; Fanout = 1; REG Node = 'ADC0832:u1\|data\[4\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.138 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[4] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 27.79 % ) " "Info: Total cell delay = 1.855 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.820 ns ( 72.21 % ) " "Info: Total interconnect delay = 4.820 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[4] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[4] {} } { 0.000ns 0.000ns 1.001ns 3.819ns } { 0.000ns 0.727ns 0.809ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { CH0_1[0] ADC0832:u1|Add0~72 ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 ADC0832:u1|Add0~44 ADC0832:u1|Add0~49 ADC0832:u1|data[4] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { CH0_1[0] {} CH0_1[0]~combout {} ADC0832:u1|Add0~72 {} ADC0832:u1|Add0~53 {} ADC0832:u1|Add0~18 {} ADC0832:u1|Add0~11 {} ADC0832:u1|Add0~25 {} ADC0832:u1|Add0~44 {} ADC0832:u1|Add0~49 {} ADC0832:u1|data[4] {} } { 0.000ns 0.000ns 1.570ns 1.039ns 0.000ns 0.000ns 0.000ns 0.000ns 1.564ns 0.191ns } { 0.000ns 0.708ns 0.125ns 0.611ns 0.077ns 0.077ns 0.077ns 0.509ns 0.125ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.675 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[4] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.675 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[4] {} } { 0.000ns 0.000ns 1.001ns 3.819ns } { 0.000ns 0.727ns 0.809ns 0.319ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1 state_signal_1\[1\] CLKNUM\[23\]~reg0 9.827 ns register " "Info: tco from clock \"clk_1\" to destination pin \"state_signal_1\[1\]\" through register \"CLKNUM\[23\]~reg0\" is 9.827 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 2.302 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to source register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 42; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns CLKNUM\[23\]~reg0 2 REG LC_X3_Y4_N7 5 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X3_Y4_N7; Fanout = 5; REG Node = 'CLKNUM\[23\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk_1 CLKNUM[23]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk_1 CLKNUM[23]~reg0 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk_1 {} clk_1~combout {} CLKNUM[23]~reg0 {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.290 ns + Longest register pin " "Info: + Longest register to pin delay is 7.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKNUM\[23\]~reg0 1 REG LC_X3_Y4_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N7; Fanout = 5; REG Node = 'CLKNUM\[23\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[23]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.462 ns) 2.108 ns DI_1~6 2 COMB LC_X3_Y5_N6 1 " "Info: 2: + IC(1.646 ns) + CELL(0.462 ns) = 2.108 ns; Loc. = LC_X3_Y5_N6; Fanout = 1; COMB Node = 'DI_1~6'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { CLKNUM[23]~reg0 DI_1~6 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.424 ns DI_1~7 3 COMB LC_X3_Y5_N7 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 2.424 ns; Loc. = LC_X3_Y5_N7; Fanout = 1; COMB Node = 'DI_1~7'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { DI_1~6 DI_1~7 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.319 ns) 3.822 ns DI_1~10 4 COMB LC_X4_Y4_N7 7 " "Info: 4: + IC(1.079 ns) + CELL(0.319 ns) = 3.822 ns; Loc. = LC_X4_Y4_N7; Fanout = 7; COMB Node = 'DI_1~10'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { DI_1~7 DI_1~10 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.125 ns) 4.683 ns ADC0832:u1\|Selector0~0 5 COMB LC_X5_Y4_N7 1 " "Info: 5: + IC(0.736 ns) + CELL(0.125 ns) = 4.683 ns; Loc. = LC_X5_Y4_N7; Fanout = 1; COMB Node = 'ADC0832:u1\|Selector0~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { DI_1~10 ADC0832:u1|Selector0~0 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(1.454 ns) 7.290 ns state_signal_1\[1\] 6 PIN PIN_M4 0 " "Info: 6: + IC(1.153 ns) + CELL(1.454 ns) = 7.290 ns; Loc. = PIN_M4; Fanout = 0; PIN Node = 'state_signal_1\[1\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { ADC0832:u1|Selector0~0 state_signal_1[1] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.485 ns ( 34.09 % ) " "Info: Total cell delay = 2.485 ns ( 34.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.805 ns ( 65.91 % ) " "Info: Total interconnect delay = 4.805 ns ( 65.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { CLKNUM[23]~reg0 DI_1~6 DI_1~7 DI_1~10 ADC0832:u1|Selector0~0 state_signal_1[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { CLKNUM[23]~reg0 {} DI_1~6 {} DI_1~7 {} DI_1~10 {} ADC0832:u1|Selector0~0 {} state_signal_1[1] {} } { 0.000ns 1.646ns 0.191ns 1.079ns 0.736ns 1.153ns } { 0.000ns 0.462ns 0.125ns 0.319ns 0.125ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk_1 CLKNUM[23]~reg0 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk_1 {} clk_1~combout {} CLKNUM[23]~reg0 {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { CLKNUM[23]~reg0 DI_1~6 DI_1~7 DI_1~10 ADC0832:u1|Selector0~0 state_signal_1[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { CLKNUM[23]~reg0 {} DI_1~6 {} DI_1~7 {} DI_1~10 {} ADC0832:u1|Selector0~0 {} state_signal_1[1] {} } { 0.000ns 1.646ns 0.191ns 1.079ns 0.736ns 1.153ns } { 0.000ns 0.462ns 0.125ns 0.319ns 0.125ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADC0832:u1\|data\[1\] CH1_1\[1\] clk_1 3.179 ns register " "Info: th for register \"ADC0832:u1\|data\[1\]\" (data pin = \"CH1_1\[1\]\", clock pin = \"clk_1\") is 3.179 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 6.673 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 6.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 42; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.809 ns) 2.537 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X4_Y4_N9 11 " "Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X4_Y4_N9; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.817 ns) + CELL(0.319 ns) 6.673 ns ADC0832:u1\|data\[1\] 3 REG LC_X6_Y7_N9 2 " "Info: 3: + IC(3.817 ns) + CELL(0.319 ns) = 6.673 ns; Loc. = LC_X6_Y7_N9; Fanout = 2; REG Node = 'ADC0832:u1\|data\[1\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.136 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[1] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 27.80 % ) " "Info: Total cell delay = 1.855 ns ( 27.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.818 ns ( 72.20 % ) " "Info: Total interconnect delay = 4.818 ns ( 72.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.673 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.673 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[1] {} } { 0.000ns 0.000ns 1.001ns 3.817ns } { 0.000ns 0.727ns 0.809ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.494 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns CH1_1\[1\] 1 PIN PIN_A7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A7; Fanout = 2; PIN Node = 'CH1_1\[1\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[1] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.319 ns) 2.253 ns ADC0832:u1\|Add0~15 2 COMB LC_X6_Y7_N1 1 " "Info: 2: + IC(1.226 ns) + CELL(0.319 ns) = 2.253 ns; Loc. = LC_X6_Y7_N1; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~15'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { CH1_1[1] ADC0832:u1|Add0~15 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.462 ns) 3.178 ns ADC0832:u1\|Add0~21 3 COMB LC_X6_Y7_N8 1 " "Info: 3: + IC(0.463 ns) + CELL(0.462 ns) = 3.178 ns; Loc. = LC_X6_Y7_N8; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~21'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { ADC0832:u1|Add0~15 ADC0832:u1|Add0~21 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.494 ns ADC0832:u1\|data\[1\] 4 REG LC_X6_Y7_N9 2 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.494 ns; Loc. = LC_X6_Y7_N9; Fanout = 2; REG Node = 'ADC0832:u1\|data\[1\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { ADC0832:u1|Add0~21 ADC0832:u1|data[1] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 46.19 % ) " "Info: Total cell delay = 1.614 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.880 ns ( 53.81 % ) " "Info: Total interconnect delay = 1.880 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { CH1_1[1] ADC0832:u1|Add0~15 ADC0832:u1|Add0~21 ADC0832:u1|data[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { CH1_1[1] {} CH1_1[1]~combout {} ADC0832:u1|Add0~15 {} ADC0832:u1|Add0~21 {} ADC0832:u1|data[1] {} } { 0.000ns 0.000ns 1.226ns 0.463ns 0.191ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.673 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.673 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[1] {} } { 0.000ns 0.000ns 1.001ns 3.817ns } { 0.000ns 0.727ns 0.809ns 0.319ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { CH1_1[1] ADC0832:u1|Add0~15 ADC0832:u1|Add0~21 ADC0832:u1|data[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { CH1_1[1] {} CH1_1[1]~combout {} ADC0832:u1|Add0~15 {} ADC0832:u1|Add0~21 {} ADC0832:u1|data[1] {} } { 0.000ns 0.000ns 1.226ns 0.463ns 0.191ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 17 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 17:22:19 2017 " "Info: Processing ended: Mon Oct 09 17:22:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Info: Quartus II Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
