v 20001006
T 300 2750 9 10 1 0 0 0
74280
P 0 2500 300 2500 1
{
T 100 2550 5 8 1 1 0 0
pin1=8
}
T 360 2500 9 8 1 0 0 0
A
P 0 2200 300 2200 1
{
T 100 2250 5 8 1 1 0 0
pin2=9
}
T 360 2200 9 8 1 0 0 0
B
P 0 1900 300 1900 1
{
T 100 1950 5 8 1 1 0 0
pin3=10
}
T 360 1900 9 8 1 0 0 0
C
P 0 1600 300 1600 1
{
T 100 1650 5 8 1 1 0 0
pin4=11
}
T 360 1600 9 8 1 0 0 0
D
P 0 1300 300 1300 1
{
T 100 1350 5 8 1 1 0 0
pin5=12
}
T 360 1300 9 8 1 0 0 0
E
P 0 1000 300 1000 1
{
T 100 1050 5 8 1 1 0 0
pin6=13
}
T 360 1000 9 8 1 0 0 0
F
P 0 700 300 700 1
{
T 100 750 5 8 1 1 0 0
pin7=1
}
T 350 700 9 8 1 0 0 0
G
P 0 400 300 400 1
{
T 100 450 5 8 1 1 0 0
pin8=2
}
T 360 400 9 8 1 0 0 0
H
P 0 100 300 100 1
{
T 85 150 5 8 1 1 0 0
pin9=4
}
T 355 100 9 8 1 0 0 0
I
P 1700 1600 2000 1600 1
{
T 1785 1650 5 8 1 1 0 0
pin10=5
}
T 1205 1600 9 8 1 0 0 0
EVEN
P 1700 1300 2000 1300 1
{
T 1785 1350 5 8 1 1 0 0
pin11=6
}
T 1305 1300 9 8 1 0 0 0
ODD
T 2300 2500 5 10 0 0 0 0
device=74280
B 300 0 1400 2700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1700 2800 8 10 1 1 0 6
uref=U?
