// Seed: 386500900
module module_0 (
    input wand id_0,
    input wand id_1,
    output tri0 id_2,
    output wire id_3,
    input supply0 id_4
);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output wand id_2,
    output supply0 id_3
);
  wire [1 : (  -1  )] id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_3,
      id_0
  );
endmodule
module module_2 (
    input wand id_0,
    output wand id_1,
    input tri0 id_2
    , id_11,
    input supply1 id_3,
    output tri id_4,
    output wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input wor id_8,
    output wand id_9
);
  logic id_12;
  ;
  logic id_13;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_5,
      id_2
  );
  assign modCall_1.id_2 = 0;
  wire id_14;
  assign id_9 = 1;
endmodule
