-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bnn_dense_layer_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r : IN STD_LOGIC_VECTOR (63 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of bnn_dense_layer_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv12_C80 : STD_LOGIC_VECTOR (11 downto 0) := "110010000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv32_FFFFFCF0 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111110011110000";
    constant ap_const_lv12_19 : STD_LOGIC_VECTOR (11 downto 0) := "000000011001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln32_reg_2381 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_0_reg_2398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op41_readreq_state2 : BOOLEAN;
    signal ap_block_state2_io_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp2 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal golden_w1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal golden_w1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage1_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal gmem_addr_reg_2375 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln32_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_fu_373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_2385 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_2385_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_2385_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_2385_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_2385_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_2385_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_fu_379_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln32_reg_2391 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln32_reg_2391_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln32_reg_2391_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln32_reg_2391_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln32_reg_2391_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln32_reg_2391_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal first_iter_0_fu_387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_1_fu_403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_1_reg_2402 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal icmp_ln36_1_reg_2402_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_1_reg_2402_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_1_reg_2402_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_1_reg_2402_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_1_reg_2402_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal output_addr_reg_2411 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_addr_reg_2411_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal output_addr_reg_2411_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal output_addr_reg_2411_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal gmem_addr_read_reg_2421 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001_grp2 : BOOLEAN;
    signal trunc_ln18_fu_451_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_reg_2491 : STD_LOGIC_VECTOR (0 downto 0);
    signal golden_w1_load_reg_2497 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln10_fu_1494_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln10_reg_2502 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_reg_2507 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_2513 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_2518 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_2523 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2528 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_2533 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2538 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_2543 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2548 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_2553 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_2558 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_2563 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_2568 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_2573 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln47_fu_1804_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln47_reg_2578 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln47_5_fu_1830_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_5_reg_2583 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_9_fu_1856_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_9_reg_2588 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_12_fu_1882_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_12_reg_2593 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_15_fu_1888_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_15_reg_2598 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln43_fu_1990_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_reg_2603 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_3_fu_2041_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_3_reg_2609 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_14_fu_2107_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln43_14_reg_2614 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln47_6_fu_2137_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln47_6_reg_2619 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln47_29_fu_2276_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln47_29_reg_2624 : STD_LOGIC_VECTOR (4 downto 0);
    signal popcount_sum_2_fu_2313_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal popcount_sum_2_reg_2629 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln32_fu_430_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln37_fu_447_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal p_cast_cast_fu_325_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal popcount_sum_fu_256 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_loop_init : STD_LOGIC;
    signal w_fu_260 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln36_fu_398_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_w_load : STD_LOGIC_VECTOR (4 downto 0);
    signal n_fu_264 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal select_ln32_2_fu_423_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_268 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln32_fu_364_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (11 downto 0);
    signal golden_w1_ce0_local : STD_LOGIC;
    signal output_r_we0_local : STD_LOGIC;
    signal add_ln52_fu_2331_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_r_ce0_local : STD_LOGIC;
    signal p_cast_fu_315_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln32_1_fu_417_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2338_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal bit_sel3_fu_455_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_2_fu_468_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bit_sel4_fu_483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_32_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_4_fu_496_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bit_sel6_fu_511_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_33_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_6_fu_524_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal bit_sel7_fu_539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_34_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_8_fu_552_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal bit_sel9_fu_567_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_35_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_10_fu_580_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal bit_sel10_fu_595_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_36_fu_602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_12_fu_608_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal bit_sel12_fu_623_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_37_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_14_fu_636_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal bit_sel13_fu_651_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_38_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_16_fu_664_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bit_sel15_fu_679_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_39_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_18_fu_692_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal bit_sel16_fu_707_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_40_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_20_fu_720_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal bit_sel18_fu_735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_41_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_22_fu_748_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal bit_sel19_fu_763_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_42_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_24_fu_776_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal bit_sel21_fu_791_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_43_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_26_fu_804_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal bit_sel22_fu_819_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_44_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_28_fu_832_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal bit_sel24_fu_847_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_45_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_30_fu_860_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal bit_sel25_fu_875_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_46_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bit_sel27_fu_899_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_47_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_33_fu_912_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal bit_sel28_fu_927_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_48_fu_934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_35_fu_940_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal bit_sel30_fu_955_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_49_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_37_fu_968_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal bit_sel29_fu_983_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_50_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_39_fu_996_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal bit_sel26_fu_1011_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_51_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_41_fu_1024_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal bit_sel23_fu_1039_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_52_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_43_fu_1052_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal bit_sel20_fu_1067_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_53_fu_1074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_45_fu_1080_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal bit_sel17_fu_1095_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_54_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_47_fu_1108_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bit_sel14_fu_1123_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_55_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_49_fu_1136_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal bit_sel11_fu_1151_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_56_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_51_fu_1164_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bit_sel8_fu_1179_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_57_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_53_fu_1192_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal bit_sel5_fu_1207_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_58_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_55_fu_1220_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal bit_sel2_fu_1235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_59_fu_1242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_57_fu_1248_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal bit_sel_fu_1263_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_60_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_59_fu_1276_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln18_61_fu_1296_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_31_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_60_fu_1287_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln18_29_fu_1279_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln18_58_fu_1259_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_ln18_28_fu_1251_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln18_56_fu_1231_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal xor_ln18_27_fu_1223_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln18_54_fu_1203_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal xor_ln18_26_fu_1195_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln18_52_fu_1175_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal xor_ln18_25_fu_1167_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln18_50_fu_1147_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln18_24_fu_1139_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln18_48_fu_1119_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln18_23_fu_1111_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln18_46_fu_1091_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln18_22_fu_1083_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln18_44_fu_1063_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln18_21_fu_1055_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln18_42_fu_1035_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln18_20_fu_1027_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln18_40_fu_1007_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln18_19_fu_999_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln18_38_fu_979_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln18_18_fu_971_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln18_36_fu_951_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln18_17_fu_943_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_34_fu_923_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln18_16_fu_915_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln18_32_fu_895_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln18_15_fu_888_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln18_31_fu_871_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln18_14_fu_863_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln18_29_fu_843_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal xor_ln18_13_fu_835_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln18_27_fu_815_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal xor_ln18_12_fu_807_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln18_25_fu_787_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal xor_ln18_11_fu_779_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln18_23_fu_759_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal xor_ln18_10_fu_751_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln18_21_fu_731_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal xor_ln18_s_fu_723_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln18_19_fu_703_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal xor_ln18_9_fu_695_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln18_17_fu_675_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln18_8_fu_667_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln18_15_fu_647_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal xor_ln18_7_fu_639_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln18_13_fu_619_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal xor_ln18_6_fu_611_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln18_11_fu_591_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal xor_ln18_5_fu_583_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln18_9_fu_563_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal xor_ln18_4_fu_555_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln18_7_fu_535_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal xor_ln18_3_fu_527_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln18_5_fu_507_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln18_2_fu_499_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln18_3_fu_479_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln18_1_fu_471_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln37_30_fu_1480_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_1486_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln37_29_fu_1474_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln37_28_fu_1468_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal xor_ln37_27_fu_1462_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal xor_ln37_26_fu_1456_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal xor_ln37_25_fu_1450_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal xor_ln37_24_fu_1444_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal xor_ln37_23_fu_1438_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln37_22_fu_1432_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal xor_ln37_21_fu_1426_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal xor_ln37_20_fu_1420_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal xor_ln37_19_fu_1414_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal xor_ln37_18_fu_1408_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal xor_ln37_17_fu_1402_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal xor_ln37_16_fu_1396_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln37_15_fu_1390_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln37_14_fu_1384_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln37_13_fu_1378_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln37_12_fu_1372_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln37_11_fu_1366_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln37_10_fu_1360_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln37_9_fu_1354_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln37_8_fu_1348_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln37_7_fu_1342_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln37_6_fu_1336_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln37_5_fu_1330_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal xor_ln37_4_fu_1324_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal xor_ln37_3_fu_1318_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal xor_ln37_2_fu_1312_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_ln37_1_fu_1306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_1674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1642_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1706_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1626_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1714_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_1690_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1722_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1650_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1658_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1682_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_1698_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln37_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1666_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln47_fu_1730_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_2_fu_1738_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_1_fu_1794_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_16_fu_1800_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln47_14_fu_1786_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln47_1_fu_1734_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_4_fu_1746_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_3_fu_1810_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_3_fu_1742_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_6_fu_1754_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_4_fu_1820_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_18_fu_1826_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_17_fu_1816_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_5_fu_1750_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_8_fu_1762_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_7_fu_1836_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_7_fu_1758_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_10_fu_1770_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_8_fu_1846_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_21_fu_1852_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_20_fu_1842_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_9_fu_1766_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_12_fu_1778_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_10_fu_1862_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_11_fu_1774_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_13_fu_1782_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_11_fu_1872_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_24_fu_1878_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_23_fu_1868_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_15_fu_1790_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal bit_sel1_fu_1904_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_30_fu_1911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_1_fu_1917_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln_fu_1920_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_result_fu_1928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_1978_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln10_16_fu_1986_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln32_1_fu_1897_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln10_10_fu_1960_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln43_2_fu_1996_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln43_fu_2001_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln10_1_fu_1933_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln10_6_fu_1948_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln10_9_fu_1957_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln43_4_fu_2011_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln10_15_fu_1975_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln10_12_fu_1966_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln43_5_fu_2021_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln43_2_fu_2027_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln43_1_fu_2017_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln43_6_fu_2031_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln43_3_fu_2037_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_1_fu_2005_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln10_5_fu_1945_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln10_14_fu_1972_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln43_8_fu_2047_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln10_7_fu_1951_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln10_13_fu_1969_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln43_9_fu_2057_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln43_5_fu_2063_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln43_4_fu_2053_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln43_10_fu_2067_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln10_4_fu_1942_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln10_11_fu_1963_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln43_11_fu_2077_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln10_3_fu_1939_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln10_8_fu_1954_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln43_12_fu_2087_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln43_8_fu_2093_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln43_7_fu_2083_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln43_13_fu_2097_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln43_9_fu_2103_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln43_6_fu_2073_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln47_19_fu_2113_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln47_25_fu_2124_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln47_22_fu_2121_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln47_13_fu_2127_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln47_26_fu_2133_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln47_2_fu_2116_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln10_2_fu_1936_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_16_fu_2146_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_28_fu_2152_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_27_fu_2143_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_17_fu_2156_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_18_fu_2166_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_19_fu_2176_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_31_fu_2182_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_30_fu_2172_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_20_fu_2186_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_32_fu_2192_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln47_29_fu_2162_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln47_21_fu_2196_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln47_22_fu_2206_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_23_fu_2216_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_35_fu_2222_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_34_fu_2212_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_24_fu_2226_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_25_fu_2236_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln47_26_fu_2246_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln47_38_fu_2252_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_37_fu_2242_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln47_27_fu_2256_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln47_39_fu_2262_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln47_36_fu_2232_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln47_28_fu_2266_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln47_40_fu_2272_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln47_33_fu_2202_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln43_10_fu_2287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_7_fu_2290_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln47_41_fu_2300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln47_14_fu_2303_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln40_fu_2282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal popcount_sum_1_fu_2295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal popcount_sum_3_fu_2308_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln52_fu_2326_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2338_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2338_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_2338_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_2338_ce : STD_LOGIC;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to6 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_2338_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_2338_p20 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component bnn_mac_muladd_8ns_5ns_5ns_12_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component bnn_dense_layer_2_golden_w1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    golden_w1_U : component bnn_dense_layer_2_golden_w1_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 3200,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => golden_w1_address0,
        ce0 => golden_w1_ce0_local,
        q0 => golden_w1_q0);

    mac_muladd_8ns_5ns_5ns_12_4_1_U1 : component bnn_mac_muladd_8ns_5ns_5ns_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2338_p0,
        din1 => grp_fu_2338_p1,
        din2 => grp_fu_2338_p2,
        ce => grp_fu_2338_ce,
        dout => grp_fu_2338_p3);

    flow_control_loop_pipe_sequential_init_U : component bnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2)) then 
                        ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln32_fu_358_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_268 <= add_ln32_fu_364_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_268 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    n_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    n_fu_264 <= ap_const_lv8_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    n_fu_264 <= select_ln32_2_fu_423_p3;
                end if;
            end if; 
        end if;
    end process;

    popcount_sum_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    popcount_sum_fu_256 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    popcount_sum_fu_256 <= popcount_sum_2_fu_2313_p3;
                end if;
            end if; 
        end if;
    end process;

    w_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                w_fu_260 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln32_reg_2381 = ap_const_lv1_0))) then 
                w_fu_260 <= add_ln36_fu_398_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                add_ln43_14_reg_2614 <= add_ln43_14_fu_2107_p2;
                add_ln43_3_reg_2609 <= add_ln43_3_fu_2041_p2;
                add_ln43_reg_2603 <= add_ln43_fu_1990_p2;
                add_ln47_29_reg_2624 <= add_ln47_29_fu_2276_p2;
                add_ln47_6_reg_2619 <= add_ln47_6_fu_2137_p2;
                icmp_ln36_1_reg_2402 <= icmp_ln36_1_fu_403_p2;
                icmp_ln36_1_reg_2402_pp0_iter1_reg <= icmp_ln36_1_reg_2402;
                icmp_ln36_1_reg_2402_pp0_iter2_reg <= icmp_ln36_1_reg_2402_pp0_iter1_reg;
                icmp_ln36_1_reg_2402_pp0_iter3_reg <= icmp_ln36_1_reg_2402_pp0_iter2_reg;
                icmp_ln36_1_reg_2402_pp0_iter4_reg <= icmp_ln36_1_reg_2402_pp0_iter3_reg;
                icmp_ln36_1_reg_2402_pp0_iter5_reg <= icmp_ln36_1_reg_2402_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln47_12_reg_2593 <= add_ln47_12_fu_1882_p2;
                add_ln47_15_reg_2598 <= add_ln47_15_fu_1888_p2;
                add_ln47_5_reg_2583 <= add_ln47_5_fu_1830_p2;
                add_ln47_9_reg_2588 <= add_ln47_9_fu_1856_p2;
                add_ln47_reg_2578 <= add_ln47_fu_1804_p2;
                first_iter_0_reg_2398 <= first_iter_0_fu_387_p2;
                gmem_addr_reg_2375 <= p_cast_cast_fu_325_p1;
                golden_w1_load_reg_2497 <= golden_w1_q0;
                icmp_ln32_reg_2381 <= icmp_ln32_fu_358_p2;
                icmp_ln36_reg_2385 <= icmp_ln36_fu_373_p2;
                icmp_ln36_reg_2385_pp0_iter1_reg <= icmp_ln36_reg_2385;
                icmp_ln36_reg_2385_pp0_iter2_reg <= icmp_ln36_reg_2385_pp0_iter1_reg;
                icmp_ln36_reg_2385_pp0_iter3_reg <= icmp_ln36_reg_2385_pp0_iter2_reg;
                icmp_ln36_reg_2385_pp0_iter4_reg <= icmp_ln36_reg_2385_pp0_iter3_reg;
                icmp_ln36_reg_2385_pp0_iter5_reg <= icmp_ln36_reg_2385_pp0_iter4_reg;
                output_addr_reg_2411 <= zext_ln32_fu_430_p1(7 - 1 downto 0);
                output_addr_reg_2411_pp0_iter4_reg <= output_addr_reg_2411;
                output_addr_reg_2411_pp0_iter5_reg <= output_addr_reg_2411_pp0_iter4_reg;
                output_addr_reg_2411_pp0_iter6_reg <= output_addr_reg_2411_pp0_iter5_reg;
                popcount_sum_2_reg_2629 <= popcount_sum_2_fu_2313_p3;
                select_ln32_reg_2391 <= select_ln32_fu_379_p3;
                select_ln32_reg_2391_pp0_iter1_reg <= select_ln32_reg_2391;
                select_ln32_reg_2391_pp0_iter2_reg <= select_ln32_reg_2391_pp0_iter1_reg;
                select_ln32_reg_2391_pp0_iter3_reg <= select_ln32_reg_2391_pp0_iter2_reg;
                select_ln32_reg_2391_pp0_iter4_reg <= select_ln32_reg_2391_pp0_iter3_reg;
                select_ln32_reg_2391_pp0_iter5_reg <= select_ln32_reg_2391_pp0_iter4_reg;
                tmp_10_reg_2553 <= xor_ln37_20_fu_1420_p2(26 downto 26);
                tmp_11_reg_2558 <= xor_ln37_19_fu_1414_p2(27 downto 27);
                tmp_12_reg_2563 <= xor_ln37_18_fu_1408_p2(28 downto 28);
                tmp_13_reg_2568 <= xor_ln37_17_fu_1402_p2(29 downto 29);
                tmp_14_reg_2573 <= xor_ln37_16_fu_1396_p2(30 downto 30);
                tmp_1_reg_2507 <= xor_ln37_29_fu_1474_p2(17 downto 17);
                tmp_2_reg_2513 <= xor_ln37_28_fu_1468_p2(18 downto 18);
                tmp_3_reg_2518 <= xor_ln37_27_fu_1462_p2(19 downto 19);
                tmp_4_reg_2523 <= xor_ln37_26_fu_1456_p2(20 downto 20);
                tmp_5_reg_2528 <= xor_ln37_25_fu_1450_p2(21 downto 21);
                tmp_6_reg_2533 <= xor_ln37_24_fu_1444_p2(22 downto 22);
                tmp_7_reg_2538 <= xor_ln37_23_fu_1438_p2(23 downto 23);
                tmp_8_reg_2543 <= xor_ln37_22_fu_1432_p2(24 downto 24);
                tmp_9_reg_2548 <= xor_ln37_21_fu_1426_p2(25 downto 25);
                    zext_ln10_reg_2502(0) <= zext_ln10_fu_1494_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg))) then
                gmem_addr_read_reg_2421 <= m_axi_gmem_0_RDATA;
                trunc_ln18_reg_2491 <= trunc_ln18_fu_451_p1;
            end if;
        end if;
    end process;
    zext_ln10_reg_2502(1) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to6, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to6 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln32_1_fu_417_p2 <= std_logic_vector(unsigned(n_fu_264) + unsigned(ap_const_lv8_1));
    add_ln32_fu_364_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv12_1));
    add_ln36_fu_398_p2 <= std_logic_vector(unsigned(select_ln32_reg_2391) + unsigned(ap_const_lv5_1));
    add_ln43_10_fu_2067_p2 <= std_logic_vector(unsigned(zext_ln43_5_fu_2063_p1) + unsigned(zext_ln43_4_fu_2053_p1));
    add_ln43_11_fu_2077_p2 <= std_logic_vector(unsigned(zext_ln10_4_fu_1942_p1) + unsigned(zext_ln10_11_fu_1963_p1));
    add_ln43_12_fu_2087_p2 <= std_logic_vector(unsigned(zext_ln10_3_fu_1939_p1) + unsigned(zext_ln10_8_fu_1954_p1));
    add_ln43_13_fu_2097_p2 <= std_logic_vector(unsigned(zext_ln43_8_fu_2093_p1) + unsigned(zext_ln43_7_fu_2083_p1));
    add_ln43_14_fu_2107_p2 <= std_logic_vector(unsigned(zext_ln43_9_fu_2103_p1) + unsigned(zext_ln43_6_fu_2073_p1));
    add_ln43_1_fu_2005_p2 <= std_logic_vector(unsigned(zext_ln43_fu_2001_p1) + unsigned(zext_ln10_1_fu_1933_p1));
    add_ln43_2_fu_1996_p2 <= std_logic_vector(unsigned(zext_ln10_reg_2502) + unsigned(zext_ln10_10_fu_1960_p1));
    add_ln43_3_fu_2041_p2 <= std_logic_vector(unsigned(zext_ln43_3_fu_2037_p1) + unsigned(add_ln43_1_fu_2005_p2));
    add_ln43_4_fu_2011_p2 <= std_logic_vector(unsigned(zext_ln10_6_fu_1948_p1) + unsigned(zext_ln10_9_fu_1957_p1));
    add_ln43_5_fu_2021_p2 <= std_logic_vector(unsigned(zext_ln10_15_fu_1975_p1) + unsigned(zext_ln10_12_fu_1966_p1));
    add_ln43_6_fu_2031_p2 <= std_logic_vector(unsigned(zext_ln43_2_fu_2027_p1) + unsigned(zext_ln43_1_fu_2017_p1));
    add_ln43_7_fu_2290_p2 <= std_logic_vector(unsigned(zext_ln43_10_fu_2287_p1) + unsigned(add_ln43_3_reg_2609));
    add_ln43_8_fu_2047_p2 <= std_logic_vector(unsigned(zext_ln10_5_fu_1945_p1) + unsigned(zext_ln10_14_fu_1972_p1));
    add_ln43_9_fu_2057_p2 <= std_logic_vector(unsigned(zext_ln10_7_fu_1951_p1) + unsigned(zext_ln10_13_fu_1969_p1));
    add_ln43_fu_1990_p2 <= std_logic_vector(unsigned(zext_ln10_16_fu_1986_p1) + unsigned(select_ln32_1_fu_1897_p3));
    add_ln47_10_fu_1862_p2 <= std_logic_vector(unsigned(zext_ln47_9_fu_1766_p1) + unsigned(zext_ln47_12_fu_1778_p1));
    add_ln47_11_fu_1872_p2 <= std_logic_vector(unsigned(zext_ln47_11_fu_1774_p1) + unsigned(zext_ln47_13_fu_1782_p1));
    add_ln47_12_fu_1882_p2 <= std_logic_vector(unsigned(zext_ln47_24_fu_1878_p1) + unsigned(zext_ln47_23_fu_1868_p1));
    add_ln47_13_fu_2127_p2 <= std_logic_vector(unsigned(zext_ln47_25_fu_2124_p1) + unsigned(zext_ln47_22_fu_2121_p1));
    add_ln47_14_fu_2303_p2 <= std_logic_vector(unsigned(zext_ln47_41_fu_2300_p1) + unsigned(add_ln47_6_reg_2619));
    add_ln47_15_fu_1888_p2 <= std_logic_vector(unsigned(zext_ln47_15_fu_1790_p1) + unsigned(zext_ln10_fu_1494_p1));
    add_ln47_16_fu_2146_p2 <= std_logic_vector(unsigned(zext_ln10_2_fu_1936_p1) + unsigned(zext_ln10_3_fu_1939_p1));
    add_ln47_17_fu_2156_p2 <= std_logic_vector(unsigned(zext_ln47_28_fu_2152_p1) + unsigned(zext_ln47_27_fu_2143_p1));
    add_ln47_18_fu_2166_p2 <= std_logic_vector(unsigned(zext_ln10_4_fu_1942_p1) + unsigned(zext_ln10_5_fu_1945_p1));
    add_ln47_19_fu_2176_p2 <= std_logic_vector(unsigned(zext_ln10_6_fu_1948_p1) + unsigned(zext_ln10_7_fu_1951_p1));
    add_ln47_1_fu_1794_p2 <= std_logic_vector(unsigned(zext_ln47_fu_1730_p1) + unsigned(zext_ln47_2_fu_1738_p1));
    add_ln47_20_fu_2186_p2 <= std_logic_vector(unsigned(zext_ln47_31_fu_2182_p1) + unsigned(zext_ln47_30_fu_2172_p1));
    add_ln47_21_fu_2196_p2 <= std_logic_vector(unsigned(zext_ln47_32_fu_2192_p1) + unsigned(zext_ln47_29_fu_2162_p1));
    add_ln47_22_fu_2206_p2 <= std_logic_vector(unsigned(zext_ln10_8_fu_1954_p1) + unsigned(zext_ln10_9_fu_1957_p1));
    add_ln47_23_fu_2216_p2 <= std_logic_vector(unsigned(zext_ln10_10_fu_1960_p1) + unsigned(zext_ln10_11_fu_1963_p1));
    add_ln47_24_fu_2226_p2 <= std_logic_vector(unsigned(zext_ln47_35_fu_2222_p1) + unsigned(zext_ln47_34_fu_2212_p1));
    add_ln47_25_fu_2236_p2 <= std_logic_vector(unsigned(zext_ln10_12_fu_1966_p1) + unsigned(zext_ln10_13_fu_1969_p1));
    add_ln47_26_fu_2246_p2 <= std_logic_vector(unsigned(zext_ln10_14_fu_1972_p1) + unsigned(zext_ln10_15_fu_1975_p1));
    add_ln47_27_fu_2256_p2 <= std_logic_vector(unsigned(zext_ln47_38_fu_2252_p1) + unsigned(zext_ln47_37_fu_2242_p1));
    add_ln47_28_fu_2266_p2 <= std_logic_vector(unsigned(zext_ln47_39_fu_2262_p1) + unsigned(zext_ln47_36_fu_2232_p1));
    add_ln47_29_fu_2276_p2 <= std_logic_vector(unsigned(zext_ln47_40_fu_2272_p1) + unsigned(zext_ln47_33_fu_2202_p1));
    add_ln47_2_fu_2116_p2 <= std_logic_vector(unsigned(zext_ln47_19_fu_2113_p1) + unsigned(add_ln47_reg_2578));
    add_ln47_3_fu_1810_p2 <= std_logic_vector(unsigned(zext_ln47_1_fu_1734_p1) + unsigned(zext_ln47_4_fu_1746_p1));
    add_ln47_4_fu_1820_p2 <= std_logic_vector(unsigned(zext_ln47_3_fu_1742_p1) + unsigned(zext_ln47_6_fu_1754_p1));
    add_ln47_5_fu_1830_p2 <= std_logic_vector(unsigned(zext_ln47_18_fu_1826_p1) + unsigned(zext_ln47_17_fu_1816_p1));
    add_ln47_6_fu_2137_p2 <= std_logic_vector(unsigned(zext_ln47_26_fu_2133_p1) + unsigned(add_ln47_2_fu_2116_p2));
    add_ln47_7_fu_1836_p2 <= std_logic_vector(unsigned(zext_ln47_5_fu_1750_p1) + unsigned(zext_ln47_8_fu_1762_p1));
    add_ln47_8_fu_1846_p2 <= std_logic_vector(unsigned(zext_ln47_7_fu_1758_p1) + unsigned(zext_ln47_10_fu_1770_p1));
    add_ln47_9_fu_1856_p2 <= std_logic_vector(unsigned(zext_ln47_21_fu_1852_p1) + unsigned(zext_ln47_20_fu_1842_p1));
    add_ln47_fu_1804_p2 <= std_logic_vector(unsigned(zext_ln47_16_fu_1800_p1) + unsigned(zext_ln47_14_fu_1786_p1));
    add_ln52_fu_2331_p2 <= std_logic_vector(unsigned(shl_ln52_fu_2326_p2) + unsigned(ap_const_lv32_FFFFFCF0));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_gmem_0_RVALID, ap_block_state2_io_grp1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage1_11001 <= (((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg)) or ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_block_state2_io_grp1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage1_11001_grp1 <= ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_gmem_0_RVALID, ap_block_pp0_stage1_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp2 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_gmem_0_RVALID, ap_block_state2_io_grp1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage1_subdone <= (((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg)) or ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_grp1_assign_proc : process(ap_block_state2_io_grp1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage1_subdone_grp1 <= ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage1_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_gmem_0_RVALID, ap_block_pp0_stage1_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp2 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg));
    end process;


    ap_block_state2_io_grp1_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op41_readreq_state2)
    begin
                ap_block_state2_io_grp1 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (ap_predicate_op41_readreq_state2 = ap_const_boolean_1));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln32_reg_2381, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln32_reg_2381 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to6_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to6 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_predicate_op41_readreq_state2_assign_proc : process(icmp_ln32_reg_2381, first_iter_0_reg_2398)
    begin
                ap_predicate_op41_readreq_state2 <= ((first_iter_0_reg_2398 = ap_const_lv1_1) and (icmp_ln32_reg_2381 = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_268)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_268;
        end if; 
    end process;


    ap_sig_allocacmp_w_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, w_fu_260)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_w_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_w_load <= w_fu_260;
        end if; 
    end process;

    bit_sel10_fu_595_p3 <= gmem_addr_read_reg_2421(21 downto 21);
    bit_sel11_fu_1151_p3 <= gmem_addr_read_reg_2421(11 downto 11);
    bit_sel12_fu_623_p3 <= gmem_addr_read_reg_2421(22 downto 22);
    bit_sel13_fu_651_p3 <= gmem_addr_read_reg_2421(23 downto 23);
    bit_sel14_fu_1123_p3 <= gmem_addr_read_reg_2421(10 downto 10);
    bit_sel15_fu_679_p3 <= gmem_addr_read_reg_2421(24 downto 24);
    bit_sel16_fu_707_p3 <= gmem_addr_read_reg_2421(25 downto 25);
    bit_sel17_fu_1095_p3 <= gmem_addr_read_reg_2421(9 downto 9);
    bit_sel18_fu_735_p3 <= gmem_addr_read_reg_2421(26 downto 26);
    bit_sel19_fu_763_p3 <= gmem_addr_read_reg_2421(27 downto 27);
    bit_sel1_fu_1904_p3 <= gmem_addr_read_reg_2421(31 downto 31);
    bit_sel20_fu_1067_p3 <= gmem_addr_read_reg_2421(8 downto 8);
    bit_sel21_fu_791_p3 <= gmem_addr_read_reg_2421(28 downto 28);
    bit_sel22_fu_819_p3 <= gmem_addr_read_reg_2421(29 downto 29);
    bit_sel23_fu_1039_p3 <= gmem_addr_read_reg_2421(7 downto 7);
    bit_sel24_fu_847_p3 <= gmem_addr_read_reg_2421(30 downto 30);
    bit_sel25_fu_875_p3 <= gmem_addr_read_reg_2421(1 downto 1);
    bit_sel26_fu_1011_p3 <= gmem_addr_read_reg_2421(6 downto 6);
    bit_sel27_fu_899_p3 <= gmem_addr_read_reg_2421(2 downto 2);
    bit_sel28_fu_927_p3 <= gmem_addr_read_reg_2421(3 downto 3);
    bit_sel29_fu_983_p3 <= gmem_addr_read_reg_2421(5 downto 5);
    bit_sel2_fu_1235_p3 <= gmem_addr_read_reg_2421(14 downto 14);
    bit_sel30_fu_955_p3 <= gmem_addr_read_reg_2421(4 downto 4);
    bit_sel3_fu_455_p3 <= gmem_addr_read_reg_2421(16 downto 16);
    bit_sel4_fu_483_p3 <= gmem_addr_read_reg_2421(17 downto 17);
    bit_sel5_fu_1207_p3 <= gmem_addr_read_reg_2421(13 downto 13);
    bit_sel6_fu_511_p3 <= gmem_addr_read_reg_2421(18 downto 18);
    bit_sel7_fu_539_p3 <= gmem_addr_read_reg_2421(19 downto 19);
    bit_sel8_fu_1179_p3 <= gmem_addr_read_reg_2421(12 downto 12);
    bit_sel9_fu_567_p3 <= gmem_addr_read_reg_2421(20 downto 20);
    bit_sel_fu_1263_p3 <= gmem_addr_read_reg_2421(15 downto 15);
    first_iter_0_fu_387_p2 <= "1" when (select_ln32_fu_379_p3 = ap_const_lv5_0) else "0";

    gmem_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage1, m_axi_gmem_0_ARREADY, ap_predicate_op41_readreq_state2, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_grp1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (ap_predicate_op41_readreq_state2 = ap_const_boolean_1))) then 
            gmem_blk_n_AR <= m_axi_gmem_0_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, m_axi_gmem_0_RVALID, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_pp0_stage1_grp2)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg))) then 
            gmem_blk_n_R <= m_axi_gmem_0_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    golden_w1_address0 <= zext_ln37_fu_447_p1(12 - 1 downto 0);

    golden_w1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
            golden_w1_ce0_local <= ap_const_logic_1;
        else 
            golden_w1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2338_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_2338_ce <= ap_const_logic_1;
        else 
            grp_fu_2338_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2338_p0 <= grp_fu_2338_p00(8 - 1 downto 0);
    grp_fu_2338_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln32_2_fu_423_p3),12));
    grp_fu_2338_p1 <= ap_const_lv12_19(5 - 1 downto 0);
    grp_fu_2338_p2 <= grp_fu_2338_p20(5 - 1 downto 0);
    grp_fu_2338_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln32_reg_2391_pp0_iter3_reg),12));
    icmp_ln32_fu_358_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv12_C80) else "0";
    icmp_ln36_1_fu_403_p2 <= "1" when (add_ln36_fu_398_p2 = ap_const_lv5_19) else "0";
    icmp_ln36_fu_373_p2 <= "1" when (ap_sig_allocacmp_w_load = ap_const_lv5_19) else "0";
    icmp_ln40_fu_2282_p2 <= "1" when (select_ln32_reg_2391_pp0_iter5_reg = ap_const_lv5_18) else "0";
    m_axi_gmem_0_ARADDR <= gmem_addr_reg_2375;
    m_axi_gmem_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_ARID <= ap_const_lv1_0;
    m_axi_gmem_0_ARLEN <= ap_const_lv64_19(32 - 1 downto 0);
    m_axi_gmem_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_0_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_predicate_op41_readreq_state2, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (ap_predicate_op41_readreq_state2 = ap_const_boolean_1))) then 
            m_axi_gmem_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_0_BREADY <= ap_const_logic_0;

    m_axi_gmem_0_RREADY_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_pp0_stage1_11001_grp2)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg))) then 
            m_axi_gmem_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_0_WID <= ap_const_lv1_0;
    m_axi_gmem_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_0_WVALID <= ap_const_logic_0;
    output_r_address0 <= output_addr_reg_2411_pp0_iter6_reg;
    output_r_ce0 <= output_r_ce0_local;

    output_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
            output_r_ce0_local <= ap_const_logic_1;
        else 
            output_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= add_ln52_fu_2331_p2;
    output_r_we0 <= output_r_we0_local;

    output_r_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, icmp_ln36_1_reg_2402_pp0_iter5_reg)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln36_1_reg_2402_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
            output_r_we0_local <= ap_const_logic_1;
        else 
            output_r_we0_local <= ap_const_logic_0;
        end if; 
    end process;

        p_cast_cast_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast_fu_315_p4),64));

    p_cast_fu_315_p4 <= input_r(63 downto 2);
    popcount_sum_1_fu_2295_p2 <= std_logic_vector(unsigned(add_ln43_7_fu_2290_p2) + unsigned(add_ln43_reg_2603));
    popcount_sum_2_fu_2313_p3 <= 
        popcount_sum_1_fu_2295_p2 when (icmp_ln40_fu_2282_p2(0) = '1') else 
        popcount_sum_3_fu_2308_p2;
    popcount_sum_3_fu_2308_p2 <= std_logic_vector(unsigned(add_ln47_14_fu_2303_p2) + unsigned(add_ln43_reg_2603));
    select_ln32_1_fu_1897_p3 <= 
        ap_const_lv32_0 when (icmp_ln36_reg_2385_pp0_iter5_reg(0) = '1') else 
        popcount_sum_fu_256;
    select_ln32_2_fu_423_p3 <= 
        add_ln32_1_fu_417_p2 when (icmp_ln36_reg_2385_pp0_iter2_reg(0) = '1') else 
        n_fu_264;
    select_ln32_fu_379_p3 <= 
        ap_const_lv5_0 when (icmp_ln36_fu_373_p2(0) = '1') else 
        ap_sig_allocacmp_w_load;
    shl_ln52_fu_2326_p2 <= std_logic_vector(shift_left(unsigned(popcount_sum_2_reg_2629),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_15_fu_1978_p3 <= xnor_result_fu_1928_p2(31 downto 31);
    tmp_16_fu_1610_p3 <= xor_ln37_15_fu_1390_p2(1 downto 1);
    tmp_17_fu_1618_p3 <= xor_ln37_14_fu_1384_p2(2 downto 2);
    tmp_18_fu_1626_p3 <= xor_ln37_13_fu_1378_p2(3 downto 3);
    tmp_19_fu_1634_p3 <= xor_ln37_12_fu_1372_p2(4 downto 4);
    tmp_20_fu_1642_p3 <= xor_ln37_11_fu_1366_p2(5 downto 5);
    tmp_21_fu_1650_p3 <= xor_ln37_10_fu_1360_p2(6 downto 6);
    tmp_22_fu_1658_p3 <= xor_ln37_9_fu_1354_p2(7 downto 7);
    tmp_23_fu_1666_p3 <= xor_ln37_8_fu_1348_p2(8 downto 8);
    tmp_24_fu_1674_p3 <= xor_ln37_7_fu_1342_p2(9 downto 9);
    tmp_25_fu_1682_p3 <= xor_ln37_6_fu_1336_p2(10 downto 10);
    tmp_26_fu_1690_p3 <= xor_ln37_5_fu_1330_p2(11 downto 11);
    tmp_27_fu_1698_p3 <= xor_ln37_4_fu_1324_p2(12 downto 12);
    tmp_28_fu_1706_p3 <= xor_ln37_3_fu_1318_p2(13 downto 13);
    tmp_29_fu_1714_p3 <= xor_ln37_2_fu_1312_p2(14 downto 14);
    tmp_30_fu_1722_p3 <= xor_ln37_1_fu_1306_p2(15 downto 15);
    tmp_fu_1486_p3 <= xor_ln37_30_fu_1480_p2(16 downto 16);
    trunc_ln18_10_fu_580_p1 <= gmem_addr_read_reg_2421(20 - 1 downto 0);
    trunc_ln18_11_fu_591_p1 <= golden_w1_q0(21 - 1 downto 0);
    trunc_ln18_12_fu_608_p1 <= gmem_addr_read_reg_2421(21 - 1 downto 0);
    trunc_ln18_13_fu_619_p1 <= golden_w1_q0(22 - 1 downto 0);
    trunc_ln18_14_fu_636_p1 <= gmem_addr_read_reg_2421(22 - 1 downto 0);
    trunc_ln18_15_fu_647_p1 <= golden_w1_q0(23 - 1 downto 0);
    trunc_ln18_16_fu_664_p1 <= gmem_addr_read_reg_2421(23 - 1 downto 0);
    trunc_ln18_17_fu_675_p1 <= golden_w1_q0(24 - 1 downto 0);
    trunc_ln18_18_fu_692_p1 <= gmem_addr_read_reg_2421(24 - 1 downto 0);
    trunc_ln18_19_fu_703_p1 <= golden_w1_q0(25 - 1 downto 0);
    trunc_ln18_1_fu_1917_p1 <= gmem_addr_read_reg_2421(31 - 1 downto 0);
    trunc_ln18_20_fu_720_p1 <= gmem_addr_read_reg_2421(25 - 1 downto 0);
    trunc_ln18_21_fu_731_p1 <= golden_w1_q0(26 - 1 downto 0);
    trunc_ln18_22_fu_748_p1 <= gmem_addr_read_reg_2421(26 - 1 downto 0);
    trunc_ln18_23_fu_759_p1 <= golden_w1_q0(27 - 1 downto 0);
    trunc_ln18_24_fu_776_p1 <= gmem_addr_read_reg_2421(27 - 1 downto 0);
    trunc_ln18_25_fu_787_p1 <= golden_w1_q0(28 - 1 downto 0);
    trunc_ln18_26_fu_804_p1 <= gmem_addr_read_reg_2421(28 - 1 downto 0);
    trunc_ln18_27_fu_815_p1 <= golden_w1_q0(29 - 1 downto 0);
    trunc_ln18_28_fu_832_p1 <= gmem_addr_read_reg_2421(29 - 1 downto 0);
    trunc_ln18_29_fu_843_p1 <= golden_w1_q0(30 - 1 downto 0);
    trunc_ln18_2_fu_468_p1 <= gmem_addr_read_reg_2421(16 - 1 downto 0);
    trunc_ln18_30_fu_860_p1 <= gmem_addr_read_reg_2421(30 - 1 downto 0);
    trunc_ln18_31_fu_871_p1 <= golden_w1_q0(31 - 1 downto 0);
    trunc_ln18_32_fu_895_p1 <= golden_w1_q0(2 - 1 downto 0);
    trunc_ln18_33_fu_912_p1 <= gmem_addr_read_reg_2421(2 - 1 downto 0);
    trunc_ln18_34_fu_923_p1 <= golden_w1_q0(3 - 1 downto 0);
    trunc_ln18_35_fu_940_p1 <= gmem_addr_read_reg_2421(3 - 1 downto 0);
    trunc_ln18_36_fu_951_p1 <= golden_w1_q0(4 - 1 downto 0);
    trunc_ln18_37_fu_968_p1 <= gmem_addr_read_reg_2421(4 - 1 downto 0);
    trunc_ln18_38_fu_979_p1 <= golden_w1_q0(5 - 1 downto 0);
    trunc_ln18_39_fu_996_p1 <= gmem_addr_read_reg_2421(5 - 1 downto 0);
    trunc_ln18_3_fu_479_p1 <= golden_w1_q0(17 - 1 downto 0);
    trunc_ln18_40_fu_1007_p1 <= golden_w1_q0(6 - 1 downto 0);
    trunc_ln18_41_fu_1024_p1 <= gmem_addr_read_reg_2421(6 - 1 downto 0);
    trunc_ln18_42_fu_1035_p1 <= golden_w1_q0(7 - 1 downto 0);
    trunc_ln18_43_fu_1052_p1 <= gmem_addr_read_reg_2421(7 - 1 downto 0);
    trunc_ln18_44_fu_1063_p1 <= golden_w1_q0(8 - 1 downto 0);
    trunc_ln18_45_fu_1080_p1 <= gmem_addr_read_reg_2421(8 - 1 downto 0);
    trunc_ln18_46_fu_1091_p1 <= golden_w1_q0(9 - 1 downto 0);
    trunc_ln18_47_fu_1108_p1 <= gmem_addr_read_reg_2421(9 - 1 downto 0);
    trunc_ln18_48_fu_1119_p1 <= golden_w1_q0(10 - 1 downto 0);
    trunc_ln18_49_fu_1136_p1 <= gmem_addr_read_reg_2421(10 - 1 downto 0);
    trunc_ln18_4_fu_496_p1 <= gmem_addr_read_reg_2421(17 - 1 downto 0);
    trunc_ln18_50_fu_1147_p1 <= golden_w1_q0(11 - 1 downto 0);
    trunc_ln18_51_fu_1164_p1 <= gmem_addr_read_reg_2421(11 - 1 downto 0);
    trunc_ln18_52_fu_1175_p1 <= golden_w1_q0(12 - 1 downto 0);
    trunc_ln18_53_fu_1192_p1 <= gmem_addr_read_reg_2421(12 - 1 downto 0);
    trunc_ln18_54_fu_1203_p1 <= golden_w1_q0(13 - 1 downto 0);
    trunc_ln18_55_fu_1220_p1 <= gmem_addr_read_reg_2421(13 - 1 downto 0);
    trunc_ln18_56_fu_1231_p1 <= golden_w1_q0(14 - 1 downto 0);
    trunc_ln18_57_fu_1248_p1 <= gmem_addr_read_reg_2421(14 - 1 downto 0);
    trunc_ln18_58_fu_1259_p1 <= golden_w1_q0(15 - 1 downto 0);
    trunc_ln18_59_fu_1276_p1 <= gmem_addr_read_reg_2421(15 - 1 downto 0);
    trunc_ln18_5_fu_507_p1 <= golden_w1_q0(18 - 1 downto 0);
    trunc_ln18_60_fu_1287_p1 <= golden_w1_q0(16 - 1 downto 0);
    trunc_ln18_61_fu_1296_p1 <= golden_w1_q0(1 - 1 downto 0);
    trunc_ln18_6_fu_524_p1 <= gmem_addr_read_reg_2421(18 - 1 downto 0);
    trunc_ln18_7_fu_535_p1 <= golden_w1_q0(19 - 1 downto 0);
    trunc_ln18_8_fu_552_p1 <= gmem_addr_read_reg_2421(19 - 1 downto 0);
    trunc_ln18_9_fu_563_p1 <= golden_w1_q0(20 - 1 downto 0);
    trunc_ln18_fu_451_p1 <= m_axi_gmem_0_RDATA(1 - 1 downto 0);
    xnor_result_fu_1928_p2 <= (xor_ln_fu_1920_p3 xor golden_w1_load_reg_2497);
    xor_ln18_10_fu_751_p3 <= (xor_ln18_41_fu_742_p2 & trunc_ln18_22_fu_748_p1);
    xor_ln18_11_fu_779_p3 <= (xor_ln18_42_fu_770_p2 & trunc_ln18_24_fu_776_p1);
    xor_ln18_12_fu_807_p3 <= (xor_ln18_43_fu_798_p2 & trunc_ln18_26_fu_804_p1);
    xor_ln18_13_fu_835_p3 <= (xor_ln18_44_fu_826_p2 & trunc_ln18_28_fu_832_p1);
    xor_ln18_14_fu_863_p3 <= (xor_ln18_45_fu_854_p2 & trunc_ln18_30_fu_860_p1);
    xor_ln18_15_fu_888_p3 <= (xor_ln18_46_fu_882_p2 & trunc_ln18_reg_2491);
    xor_ln18_16_fu_915_p3 <= (xor_ln18_47_fu_906_p2 & trunc_ln18_33_fu_912_p1);
    xor_ln18_17_fu_943_p3 <= (xor_ln18_48_fu_934_p2 & trunc_ln18_35_fu_940_p1);
    xor_ln18_18_fu_971_p3 <= (xor_ln18_49_fu_962_p2 & trunc_ln18_37_fu_968_p1);
    xor_ln18_19_fu_999_p3 <= (xor_ln18_50_fu_990_p2 & trunc_ln18_39_fu_996_p1);
    xor_ln18_1_fu_471_p3 <= (xor_ln18_fu_462_p2 & trunc_ln18_2_fu_468_p1);
    xor_ln18_20_fu_1027_p3 <= (xor_ln18_51_fu_1018_p2 & trunc_ln18_41_fu_1024_p1);
    xor_ln18_21_fu_1055_p3 <= (xor_ln18_52_fu_1046_p2 & trunc_ln18_43_fu_1052_p1);
    xor_ln18_22_fu_1083_p3 <= (xor_ln18_53_fu_1074_p2 & trunc_ln18_45_fu_1080_p1);
    xor_ln18_23_fu_1111_p3 <= (xor_ln18_54_fu_1102_p2 & trunc_ln18_47_fu_1108_p1);
    xor_ln18_24_fu_1139_p3 <= (xor_ln18_55_fu_1130_p2 & trunc_ln18_49_fu_1136_p1);
    xor_ln18_25_fu_1167_p3 <= (xor_ln18_56_fu_1158_p2 & trunc_ln18_51_fu_1164_p1);
    xor_ln18_26_fu_1195_p3 <= (xor_ln18_57_fu_1186_p2 & trunc_ln18_53_fu_1192_p1);
    xor_ln18_27_fu_1223_p3 <= (xor_ln18_58_fu_1214_p2 & trunc_ln18_55_fu_1220_p1);
    xor_ln18_28_fu_1251_p3 <= (xor_ln18_59_fu_1242_p2 & trunc_ln18_57_fu_1248_p1);
    xor_ln18_29_fu_1279_p3 <= (xor_ln18_60_fu_1270_p2 & trunc_ln18_59_fu_1276_p1);
    xor_ln18_2_fu_499_p3 <= (xor_ln18_32_fu_490_p2 & trunc_ln18_4_fu_496_p1);
    xor_ln18_30_fu_1911_p2 <= (bit_sel1_fu_1904_p3 xor ap_const_lv1_1);
    xor_ln18_31_fu_1291_p2 <= (trunc_ln18_reg_2491 xor ap_const_lv1_1);
    xor_ln18_32_fu_490_p2 <= (bit_sel4_fu_483_p3 xor ap_const_lv1_1);
    xor_ln18_33_fu_518_p2 <= (bit_sel6_fu_511_p3 xor ap_const_lv1_1);
    xor_ln18_34_fu_546_p2 <= (bit_sel7_fu_539_p3 xor ap_const_lv1_1);
    xor_ln18_35_fu_574_p2 <= (bit_sel9_fu_567_p3 xor ap_const_lv1_1);
    xor_ln18_36_fu_602_p2 <= (bit_sel10_fu_595_p3 xor ap_const_lv1_1);
    xor_ln18_37_fu_630_p2 <= (bit_sel12_fu_623_p3 xor ap_const_lv1_1);
    xor_ln18_38_fu_658_p2 <= (bit_sel13_fu_651_p3 xor ap_const_lv1_1);
    xor_ln18_39_fu_686_p2 <= (bit_sel15_fu_679_p3 xor ap_const_lv1_1);
    xor_ln18_3_fu_527_p3 <= (xor_ln18_33_fu_518_p2 & trunc_ln18_6_fu_524_p1);
    xor_ln18_40_fu_714_p2 <= (bit_sel16_fu_707_p3 xor ap_const_lv1_1);
    xor_ln18_41_fu_742_p2 <= (bit_sel18_fu_735_p3 xor ap_const_lv1_1);
    xor_ln18_42_fu_770_p2 <= (bit_sel19_fu_763_p3 xor ap_const_lv1_1);
    xor_ln18_43_fu_798_p2 <= (bit_sel21_fu_791_p3 xor ap_const_lv1_1);
    xor_ln18_44_fu_826_p2 <= (bit_sel22_fu_819_p3 xor ap_const_lv1_1);
    xor_ln18_45_fu_854_p2 <= (bit_sel24_fu_847_p3 xor ap_const_lv1_1);
    xor_ln18_46_fu_882_p2 <= (bit_sel25_fu_875_p3 xor ap_const_lv1_1);
    xor_ln18_47_fu_906_p2 <= (bit_sel27_fu_899_p3 xor ap_const_lv1_1);
    xor_ln18_48_fu_934_p2 <= (bit_sel28_fu_927_p3 xor ap_const_lv1_1);
    xor_ln18_49_fu_962_p2 <= (bit_sel30_fu_955_p3 xor ap_const_lv1_1);
    xor_ln18_4_fu_555_p3 <= (xor_ln18_34_fu_546_p2 & trunc_ln18_8_fu_552_p1);
    xor_ln18_50_fu_990_p2 <= (bit_sel29_fu_983_p3 xor ap_const_lv1_1);
    xor_ln18_51_fu_1018_p2 <= (bit_sel26_fu_1011_p3 xor ap_const_lv1_1);
    xor_ln18_52_fu_1046_p2 <= (bit_sel23_fu_1039_p3 xor ap_const_lv1_1);
    xor_ln18_53_fu_1074_p2 <= (bit_sel20_fu_1067_p3 xor ap_const_lv1_1);
    xor_ln18_54_fu_1102_p2 <= (bit_sel17_fu_1095_p3 xor ap_const_lv1_1);
    xor_ln18_55_fu_1130_p2 <= (bit_sel14_fu_1123_p3 xor ap_const_lv1_1);
    xor_ln18_56_fu_1158_p2 <= (bit_sel11_fu_1151_p3 xor ap_const_lv1_1);
    xor_ln18_57_fu_1186_p2 <= (bit_sel8_fu_1179_p3 xor ap_const_lv1_1);
    xor_ln18_58_fu_1214_p2 <= (bit_sel5_fu_1207_p3 xor ap_const_lv1_1);
    xor_ln18_59_fu_1242_p2 <= (bit_sel2_fu_1235_p3 xor ap_const_lv1_1);
    xor_ln18_5_fu_583_p3 <= (xor_ln18_35_fu_574_p2 & trunc_ln18_10_fu_580_p1);
    xor_ln18_60_fu_1270_p2 <= (bit_sel_fu_1263_p3 xor ap_const_lv1_1);
    xor_ln18_6_fu_611_p3 <= (xor_ln18_36_fu_602_p2 & trunc_ln18_12_fu_608_p1);
    xor_ln18_7_fu_639_p3 <= (xor_ln18_37_fu_630_p2 & trunc_ln18_14_fu_636_p1);
    xor_ln18_8_fu_667_p3 <= (xor_ln18_38_fu_658_p2 & trunc_ln18_16_fu_664_p1);
    xor_ln18_9_fu_695_p3 <= (xor_ln18_39_fu_686_p2 & trunc_ln18_18_fu_692_p1);
    xor_ln18_fu_462_p2 <= (bit_sel3_fu_455_p3 xor ap_const_lv1_1);
    xor_ln18_s_fu_723_p3 <= (xor_ln18_40_fu_714_p2 & trunc_ln18_20_fu_720_p1);
    xor_ln37_10_fu_1360_p2 <= (xor_ln18_20_fu_1027_p3 xor trunc_ln18_42_fu_1035_p1);
    xor_ln37_11_fu_1366_p2 <= (xor_ln18_19_fu_999_p3 xor trunc_ln18_40_fu_1007_p1);
    xor_ln37_12_fu_1372_p2 <= (xor_ln18_18_fu_971_p3 xor trunc_ln18_38_fu_979_p1);
    xor_ln37_13_fu_1378_p2 <= (xor_ln18_17_fu_943_p3 xor trunc_ln18_36_fu_951_p1);
    xor_ln37_14_fu_1384_p2 <= (xor_ln18_16_fu_915_p3 xor trunc_ln18_34_fu_923_p1);
    xor_ln37_15_fu_1390_p2 <= (xor_ln18_15_fu_888_p3 xor trunc_ln18_32_fu_895_p1);
    xor_ln37_16_fu_1396_p2 <= (xor_ln18_14_fu_863_p3 xor trunc_ln18_31_fu_871_p1);
    xor_ln37_17_fu_1402_p2 <= (xor_ln18_13_fu_835_p3 xor trunc_ln18_29_fu_843_p1);
    xor_ln37_18_fu_1408_p2 <= (xor_ln18_12_fu_807_p3 xor trunc_ln18_27_fu_815_p1);
    xor_ln37_19_fu_1414_p2 <= (xor_ln18_11_fu_779_p3 xor trunc_ln18_25_fu_787_p1);
    xor_ln37_1_fu_1306_p2 <= (xor_ln18_29_fu_1279_p3 xor trunc_ln18_60_fu_1287_p1);
    xor_ln37_20_fu_1420_p2 <= (xor_ln18_10_fu_751_p3 xor trunc_ln18_23_fu_759_p1);
    xor_ln37_21_fu_1426_p2 <= (xor_ln18_s_fu_723_p3 xor trunc_ln18_21_fu_731_p1);
    xor_ln37_22_fu_1432_p2 <= (xor_ln18_9_fu_695_p3 xor trunc_ln18_19_fu_703_p1);
    xor_ln37_23_fu_1438_p2 <= (xor_ln18_8_fu_667_p3 xor trunc_ln18_17_fu_675_p1);
    xor_ln37_24_fu_1444_p2 <= (xor_ln18_7_fu_639_p3 xor trunc_ln18_15_fu_647_p1);
    xor_ln37_25_fu_1450_p2 <= (xor_ln18_6_fu_611_p3 xor trunc_ln18_13_fu_619_p1);
    xor_ln37_26_fu_1456_p2 <= (xor_ln18_5_fu_583_p3 xor trunc_ln18_11_fu_591_p1);
    xor_ln37_27_fu_1462_p2 <= (xor_ln18_4_fu_555_p3 xor trunc_ln18_9_fu_563_p1);
    xor_ln37_28_fu_1468_p2 <= (xor_ln18_3_fu_527_p3 xor trunc_ln18_7_fu_535_p1);
    xor_ln37_29_fu_1474_p2 <= (xor_ln18_2_fu_499_p3 xor trunc_ln18_5_fu_507_p1);
    xor_ln37_2_fu_1312_p2 <= (xor_ln18_28_fu_1251_p3 xor trunc_ln18_58_fu_1259_p1);
    xor_ln37_30_fu_1480_p2 <= (xor_ln18_1_fu_471_p3 xor trunc_ln18_3_fu_479_p1);
    xor_ln37_3_fu_1318_p2 <= (xor_ln18_27_fu_1223_p3 xor trunc_ln18_56_fu_1231_p1);
    xor_ln37_4_fu_1324_p2 <= (xor_ln18_26_fu_1195_p3 xor trunc_ln18_54_fu_1203_p1);
    xor_ln37_5_fu_1330_p2 <= (xor_ln18_25_fu_1167_p3 xor trunc_ln18_52_fu_1175_p1);
    xor_ln37_6_fu_1336_p2 <= (xor_ln18_24_fu_1139_p3 xor trunc_ln18_50_fu_1147_p1);
    xor_ln37_7_fu_1342_p2 <= (xor_ln18_23_fu_1111_p3 xor trunc_ln18_48_fu_1119_p1);
    xor_ln37_8_fu_1348_p2 <= (xor_ln18_22_fu_1083_p3 xor trunc_ln18_46_fu_1091_p1);
    xor_ln37_9_fu_1354_p2 <= (xor_ln18_21_fu_1055_p3 xor trunc_ln18_44_fu_1063_p1);
    xor_ln37_fu_1300_p2 <= (xor_ln18_31_fu_1291_p2 xor trunc_ln18_61_fu_1296_p1);
    xor_ln_fu_1920_p3 <= (xor_ln18_30_fu_1911_p2 & trunc_ln18_1_fu_1917_p1);
    zext_ln10_10_fu_1960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_2548),2));
    zext_ln10_11_fu_1963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_reg_2553),2));
    zext_ln10_12_fu_1966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_2558),2));
    zext_ln10_13_fu_1969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_2563),2));
    zext_ln10_14_fu_1972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_2568),2));
    zext_ln10_15_fu_1975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_2573),2));
    zext_ln10_16_fu_1986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_1978_p3),32));
    zext_ln10_1_fu_1933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_2507),32));
    zext_ln10_2_fu_1936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_2507),2));
    zext_ln10_3_fu_1939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_2513),2));
    zext_ln10_4_fu_1942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_2518),2));
    zext_ln10_5_fu_1945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_reg_2523),2));
    zext_ln10_6_fu_1948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_2528),2));
    zext_ln10_7_fu_1951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_2533),2));
    zext_ln10_8_fu_1954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_reg_2538),2));
    zext_ln10_9_fu_1957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_2543),2));
    zext_ln10_fu_1494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1486_p3),2));
    zext_ln32_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln32_2_fu_423_p3),64));
    zext_ln37_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2338_p3),64));
    zext_ln43_10_fu_2287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_14_reg_2614),32));
    zext_ln43_1_fu_2017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_4_fu_2011_p2),3));
    zext_ln43_2_fu_2027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_5_fu_2021_p2),3));
    zext_ln43_3_fu_2037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_6_fu_2031_p2),32));
    zext_ln43_4_fu_2053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_8_fu_2047_p2),3));
    zext_ln43_5_fu_2063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_9_fu_2057_p2),3));
    zext_ln43_6_fu_2073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_10_fu_2067_p2),4));
    zext_ln43_7_fu_2083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_11_fu_2077_p2),3));
    zext_ln43_8_fu_2093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_12_fu_2087_p2),3));
    zext_ln43_9_fu_2103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_13_fu_2097_p2),4));
    zext_ln43_fu_2001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_2_fu_1996_p2),32));
    zext_ln47_10_fu_1770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_1658_p3),2));
    zext_ln47_11_fu_1774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_1682_p3),2));
    zext_ln47_12_fu_1778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_1698_p3),2));
    zext_ln47_13_fu_1782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_1610_p3),2));
    zext_ln47_14_fu_1786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln37_fu_1300_p2),32));
    zext_ln47_15_fu_1790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_1666_p3),2));
    zext_ln47_16_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_1_fu_1794_p2),32));
    zext_ln47_17_fu_1816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_3_fu_1810_p2),3));
    zext_ln47_18_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_4_fu_1820_p2),3));
    zext_ln47_19_fu_2113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_5_reg_2583),32));
    zext_ln47_1_fu_1734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_1642_p3),2));
    zext_ln47_20_fu_1842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_7_fu_1836_p2),3));
    zext_ln47_21_fu_1852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_8_fu_1846_p2),3));
    zext_ln47_22_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_9_reg_2588),4));
    zext_ln47_23_fu_1868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_10_fu_1862_p2),3));
    zext_ln47_24_fu_1878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_11_fu_1872_p2),3));
    zext_ln47_25_fu_2124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_12_reg_2593),4));
    zext_ln47_26_fu_2133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_13_fu_2127_p2),32));
    zext_ln47_27_fu_2143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_15_reg_2598),3));
    zext_ln47_28_fu_2152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_16_fu_2146_p2),3));
    zext_ln47_29_fu_2162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_17_fu_2156_p2),4));
    zext_ln47_2_fu_1738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_1706_p3),2));
    zext_ln47_30_fu_2172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_18_fu_2166_p2),3));
    zext_ln47_31_fu_2182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_19_fu_2176_p2),3));
    zext_ln47_32_fu_2192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_20_fu_2186_p2),4));
    zext_ln47_33_fu_2202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_21_fu_2196_p2),5));
    zext_ln47_34_fu_2212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_22_fu_2206_p2),3));
    zext_ln47_35_fu_2222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_23_fu_2216_p2),3));
    zext_ln47_36_fu_2232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_24_fu_2226_p2),4));
    zext_ln47_37_fu_2242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_25_fu_2236_p2),3));
    zext_ln47_38_fu_2252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_26_fu_2246_p2),3));
    zext_ln47_39_fu_2262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_27_fu_2256_p2),4));
    zext_ln47_3_fu_1742_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_1618_p3),2));
    zext_ln47_40_fu_2272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_28_fu_2266_p2),5));
    zext_ln47_41_fu_2300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_29_reg_2624),32));
    zext_ln47_4_fu_1746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_1626_p3),2));
    zext_ln47_5_fu_1750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_1714_p3),2));
    zext_ln47_6_fu_1754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_1690_p3),2));
    zext_ln47_7_fu_1758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_1722_p3),2));
    zext_ln47_8_fu_1762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_1650_p3),2));
    zext_ln47_9_fu_1766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_1634_p3),2));
    zext_ln47_fu_1730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_1674_p3),2));
end behav;
