# rtl_core

Tested verilog module for hardware design.