// SPDX-License-Identifier: GPL-2.0
/*
 * dts file for Xilinx Versal Net VNX board revA
 *
 * (C) Copyright 2022, Xilinx, Inc.
 * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
 *
 * Michal Simek <michal.simek@amd.com>
 */

/dts-v1/;

#include "versal-net.dtsi"
#include "versal-net-clk-ccf.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/power/xlnx-versal-net-power.h>

/ {
	compatible = "xlnx,versal-net-vnx-revA", "xlnx,versal-net-vnx", "xlnx,versal-net";
	model = "Xilinx Versal NET VNX revA";
	dma-coherent;

	memory: memory@0 {
		reg = <0 0 0 0x80000000>;
		device_type = "memory";
	};

	memory_hi: memory@800000000 {
		reg = <8 0 3 0x80000000>;
		device_type = "memory";
	};

	memory_hi2: memory@50000000000 {
		reg = <0x500 0 4 0>;
		device_type = "memory";
	};

	chosen {
		bootargs = "console=ttyAMA1,115200n8";
		stdout-path = "serial1:115200n8";
	};

	cdx {
		compatible = "xlnx,versal-net-cdx";
		status = "okay";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		dma-ranges = <0 0 0 0 0x10000 0>;
		iommu-map = <0x0 &smmu 0x0 0xfffff>;
		msi-map = <0x0 &its 0x0 0xffff>;
		xlnx,rproc = <&remoteproc_r52>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		rsc_tbl_carveout: rproc@bbf14000 {
			reg = <0 0xbbf14000 0 0x1000>;
			no-map;
		};
		rpu0vdev0vring0: rpu0vdev0vring0@bbf15000 {
			reg = <0 0xbbf15000 0 0x1000>;
			no-map;
		};
		rpu0vdev0vring1: rpu0vdev0vring1@bbf16000 {
			reg = <0 0xbbf16000 0 0x1000>;
			no-map;
		};
		rpu0vdev0buffer: rpu0vdev0buffer@bbf17000 {
			reg = <0 0xbbf17000 0 0xD000>;
			no-map;
		};
		reserve_others: reserveothers@0 {
			reg = <0 0x0 0 0x1c200000>;
			no-map;
		};
		pdi_update: pdiupdate@1c200000 {
			reg = <0 0x1c200000 0 0x6000000>;
			no-map;
		};
		reserve_optee_atf: reserveopteeatf@22200000 {
			reg = <0 0x22200000 0 0x4100000>;
			no-map;
		};
	};

	zynqmp_ipi1_nobuf {
		compatible = "xlnx,versal-ipi-mailbox";
		reg = <0x00 0xeb3b0000 0x00 0x1ff>;
		reg-names = "ctrl";
		status = "okay";
		interrupts = <0 64 4>;
		xlnx,ipi-id = <10>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		ipi_mailbox_rpu0: mailbox@eb3b1000 {
			#mbox-cells = <1>;
			xlnx,ipi-id = <11>;
			reg = <0 0xeb3b1000 0 0x1000>;
			reg-names = "ctrl";
		};
	};

	r52ss@ff9a0000 {
		compatible = "xlnx,versal-net-r52-remoteproc";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		reg = <0 0xff9a0000 0 0x10000>;
		xlnx,cluster-mode = <1>;
		remoteproc_r52: r52_0 {
			compatible = "xilinx,r52";
			memory-region = <&rsc_tbl_carveout>, <&rpu0vdev0buffer>,
				<&rpu0vdev0vring0>, <&rpu0vdev0vring1>;
			power-domain = <&versal_net_firmware PM_DEV_RPU_A_0>;
			mboxes = <&ipi_mailbox_rpu0 0>, <&ipi_mailbox_rpu0 1>;
			mbox-names = "tx", "rx";
			xlnx,rsc-tbl = <&rsc_tbl_carveout 0xbbf14000>;
		};
	};
};

&gem1 {
	status = "okay";
	iommus = <&smmu 0x235>;
	phy-handle = <&phy>;
	phy-mode = "rmii";
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		phy: ethernet-phy@4 {
			reg = <4>;
		};
	};
};

&ospi {
	num-cs = <2>;
	reset-gpios = <&gpio1 12 GPIO_ACTIVE_HIGH>;
	iommus = <&smmu 0x245>;
	reset-names = "qspi";
	#address-cells = <1>;
	#size-cells = <0>;
	reset-names = "qspi";
	mt35xu02g: flash@0 {
		compatible = "micron,m25p80", "jedec,spi-nor";
		reg = <0>, <1>;
		stacked-memories = /bits/ 64 <0x8000000 0x8000000>; /* 128MB */
		#address-cells = <1>;
		#size-cells = <1>;
		cdns,read-delay = <0>;
		cdns,tshsl-ns = <0>;
		cdns,tsd2d-ns = <0>;
		cdns,tchsh-ns = <1>;
		cdns,tslch-ns = <1>;
		spi-tx-bus-width = <8>;
		spi-rx-bus-width = <8>;
		spi-max-frequency = <5000000>;
		broken-flash-reset;
	};
};

&usb1 {
	iommus = <&smmu 0x232>;
};

&sdhci1 {
	status = "okay";
	iommus = <&smmu 0x243>;
	non-removable;
	disable-wp;
	bus-width = <8>;
	no-1-8-v;
};

&serial1 {
	status = "okay";
	skip-init;
};

&smmu {
	status = "okay";
};

&versal_fpga {
	dma-noncoherent;
};
