--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml kotku.twx kotku.ncd -o kotku.twr kotku.pcf -ucf kotku.ucf

Design file:              kotku.ncd
Physical constraint file: kotku.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK50
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
M1_T1       |    9.243(R)|      SLOW  |   -3.863(R)|      FAST  |clk               |   0.000|
M1_T2       |    9.336(R)|      SLOW  |   -4.066(R)|      FAST  |clk               |   0.000|
RESET_N     |   10.253(R)|      SLOW  |   -4.572(R)|      FAST  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK50 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
FPGA_CCLK_2 |         7.803(R)|      SLOW  |         4.058(R)|      FAST  |clk               |   0.000|
FPGA_CSO    |         8.907(F)|      SLOW  |         4.842(F)|      FAST  |clk               |   0.000|
FPGA_MOSI0  |         8.094(R)|      SLOW  |         4.266(R)|      FAST  |clk               |   0.000|
LED2        |         9.986(R)|      SLOW  |         6.278(R)|      FAST  |clk               |   0.000|
M1_LED1     |         7.530(R)|      SLOW  |         4.065(R)|      FAST  |clk               |   0.000|
M1_SSEG_A<0>|         9.084(R)|      SLOW  |         4.503(R)|      FAST  |clk               |   0.000|
M1_SSEG_A<1>|         8.511(R)|      SLOW  |         4.175(R)|      FAST  |clk               |   0.000|
M1_SSEG_A<2>|         7.173(R)|      SLOW  |         3.580(R)|      FAST  |clk               |   0.000|
M1_SSEG_A<3>|         6.830(R)|      SLOW  |         3.396(R)|      FAST  |clk               |   0.000|
M1_SSEG_A<4>|         8.294(R)|      SLOW  |         4.089(R)|      FAST  |clk               |   0.000|
M1_SSEG_A<5>|         9.196(R)|      SLOW  |         4.586(R)|      FAST  |clk               |   0.000|
M1_SSEG_A<6>|         8.701(R)|      SLOW  |         4.407(R)|      FAST  |clk               |   0.000|
M1_SSEG_B<0>|         6.875(R)|      SLOW  |         3.308(R)|      FAST  |clk               |   0.000|
M1_SSEG_B<1>|         6.377(R)|      SLOW  |         3.014(R)|      FAST  |clk               |   0.000|
M1_SSEG_B<2>|         8.422(R)|      SLOW  |         4.246(R)|      FAST  |clk               |   0.000|
M1_SSEG_B<3>|         7.842(R)|      SLOW  |         3.899(R)|      FAST  |clk               |   0.000|
M1_SSEG_B<4>|         8.848(R)|      SLOW  |         4.412(R)|      FAST  |clk               |   0.000|
M1_SSEG_B<5>|         8.563(R)|      SLOW  |         4.262(R)|      FAST  |clk               |   0.000|
M1_SSEG_B<6>|         7.822(R)|      SLOW  |         3.949(R)|      FAST  |clk               |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |   39.028|         |   16.017|    2.315|
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep 18 23:59:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



