{
  "version": "0.1.0",
  "types": {
    "peripherals": {
      "AES": {
        "description": "Advanced encryption standard hardware\n      accelerator",
        "children": {
          "registers": {
            "CR": {
              "description": "control register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DMAOUTEN": {
                    "description": "Enable DMA management of data output\n              phase",
                    "offset": 12,
                    "size": 1
                  },
                  "DMAINEN": {
                    "description": "Enable DMA management of data input\n              phase",
                    "offset": 11,
                    "size": 1
                  },
                  "ERRIE": {
                    "description": "Error interrupt enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CCFIE": {
                    "description": "CCF flag interrupt enable",
                    "offset": 9,
                    "size": 1
                  },
                  "ERRC": {
                    "description": "Error clear",
                    "offset": 8,
                    "size": 1
                  },
                  "CCFC": {
                    "description": "Computation Complete Flag\n              Clear",
                    "offset": 7,
                    "size": 1
                  },
                  "CHMOD": {
                    "description": "AES chaining mode",
                    "offset": 5,
                    "size": 2
                  },
                  "MODE": {
                    "description": "AES operating mode",
                    "offset": 3,
                    "size": 2
                  },
                  "DATATYPE": {
                    "description": "Data type selection (for data in and\n              data out to/from the cryptographic\n              block)",
                    "offset": 1,
                    "size": 2
                  },
                  "EN": {
                    "description": "AES enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "WRERR": {
                    "description": "Write error flag",
                    "offset": 2,
                    "size": 1
                  },
                  "RDERR": {
                    "description": "Read error flag",
                    "offset": 1,
                    "size": 1
                  },
                  "CCF": {
                    "description": "Computation complete flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "DINR": {
              "description": "data input register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AES_DINR": {
                    "description": "Data Input Register.",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "DOUTR": {
              "description": "data output register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "AES_DOUTR": {
                    "description": "Data output register",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "KEYR0": {
              "description": "key register 0",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AES_KEYR0": {
                    "description": "Data Output Register (LSB key\n              [31:0])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "KEYR1": {
              "description": "key register 1",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AES_KEYR1": {
                    "description": "AES key register (key\n              [63:32])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "KEYR2": {
              "description": "key register 2",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AES_KEYR2": {
                    "description": "AES key register (key\n              [95:64])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "KEYR3": {
              "description": "key register 3",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AES_KEYR3": {
                    "description": "AES key register (MSB key\n              [127:96])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IVR0": {
              "description": "initialization vector register\n          0",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AES_IVR0": {
                    "description": "initialization vector register (LSB IVR\n              [31:0])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IVR1": {
              "description": "initialization vector register\n          1",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AES_IVR1": {
                    "description": "Initialization Vector Register (IVR\n              [63:32])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IVR2": {
              "description": "initialization vector register\n          2",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AES_IVR2": {
                    "description": "Initialization Vector Register (IVR\n              [95:64])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IVR3": {
              "description": "initialization vector register\n          3",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AES_IVR3": {
                    "description": "Initialization Vector Register (MSB IVR\n              [127:96])",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            }
          }
        }
      },
      "DAC": {
        "description": "Digital-to-analog converter",
        "children": {
          "registers": {
            "CR": {
              "description": "control register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DMAUDRIE1": {
                    "description": "DAC channel1 DMA Underrun Interrupt\n              enable",
                    "offset": 13,
                    "size": 1
                  },
                  "DMAEN1": {
                    "description": "DAC channel1 DMA enable",
                    "offset": 12,
                    "size": 1
                  },
                  "MAMP1": {
                    "description": "DAC channel1 mask/amplitude\n              selector",
                    "offset": 8,
                    "size": 4
                  },
                  "WAVE1": {
                    "description": "DAC channel1 noise/triangle wave\n              generation enable",
                    "offset": 6,
                    "size": 2
                  },
                  "TSEL1": {
                    "description": "DAC channel1 trigger\n              selection",
                    "offset": 3,
                    "size": 3
                  },
                  "TEN1": {
                    "description": "DAC channel1 trigger\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "BOFF1": {
                    "description": "DAC channel1 output buffer\n              disable",
                    "offset": 1,
                    "size": 1
                  },
                  "EN1": {
                    "description": "DAC channel1 enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SWTRIGR": {
              "description": "software trigger register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "SWTRIG1": {
                    "description": "DAC channel1 software\n              trigger",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "DHR12R1": {
              "description": "channel1 12-bit right-aligned data holding\n          register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DACC1DHR": {
                    "description": "DAC channel1 12-bit right-aligned\n              data",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "DHR12L1": {
              "description": "channel1 12-bit left-aligned data holding\n          register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DACC1DHR": {
                    "description": "DAC channel1 12-bit left-aligned\n              data",
                    "offset": 4,
                    "size": 12
                  }
                }
              }
            },
            "DHR8R1": {
              "description": "channel1 8-bit right-aligned data holding\n          register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DACC1DHR": {
                    "description": "DAC channel1 8-bit right-aligned\n              data",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "DOR1": {
              "description": "channel1 data output register",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "DACC1DOR": {
                    "description": "DAC channel1 data output",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DMAUDR1": {
                    "description": "DAC channel1 DMA underrun\n              flag",
                    "offset": 13,
                    "size": 1
                  }
                }
              }
            },
            "DHR12R2": {
              "description": "channel2 12-bit right-aligned data holding\n          register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DACC2DHR": {
                    "description": "DAC channel2 12-bit right-aligned\n              data",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "DHR12L2": {
              "description": "channel2 12-bit left-aligned data holding\n          register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DACC2DHR": {
                    "description": "DAC channel2 12-bit left-aligned\n              data",
                    "offset": 4,
                    "size": 12
                  }
                }
              }
            },
            "DHR8R2": {
              "description": "channel2 8-bit right-aligned data holding\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DACC2DHR": {
                    "description": "DAC channel2 8-bit right-aligned\n              data",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "DHR12RD": {
              "description": "Dual DAC 12-bit right-aligned data holding\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DACC1DHR": {
                    "description": "DAC channel1 12-bit right-aligned\n              data",
                    "offset": 0,
                    "size": 12
                  },
                  "DACC2DHR": {
                    "description": "DAC channel2 12-bit right-aligned\n              data",
                    "offset": 16,
                    "size": 12
                  }
                }
              }
            },
            "DHR12LD": {
              "description": "Dual DAC 12-bit left-aligned data holding\n          register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DACC1DHR": {
                    "description": "DAC channel1 12-bit left-aligned\n              data",
                    "offset": 4,
                    "size": 12
                  },
                  "DACC2DHR": {
                    "description": "DAC channel2 12-bit left-aligned\n              data",
                    "offset": 20,
                    "size": 12
                  }
                }
              }
            },
            "DHR8RD": {
              "description": "Dual DAC 8-bit right-aligned data holding\n          register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DACC1DHR": {
                    "description": "DAC channel1 8-bit right-aligned\n              data",
                    "offset": 0,
                    "size": 8
                  },
                  "DACC2DHR": {
                    "description": "DAC channel2 8-bit right-aligned\n              data",
                    "offset": 8,
                    "size": 8
                  }
                }
              }
            },
            "DOR2": {
              "description": "channel2 data output register",
              "offset": 48,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "DACC2DOR": {
                    "description": "DAC channel2 data output",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            }
          }
        }
      },
      "DMA1": {
        "description": "Direct memory access controller",
        "children": {
          "registers": {
            "ISR": {
              "description": "interrupt status register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "TEIF7": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 27,
                    "size": 1
                  },
                  "HTIF7": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 26,
                    "size": 1
                  },
                  "TCIF7": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 25,
                    "size": 1
                  },
                  "GIF7": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 24,
                    "size": 1
                  },
                  "TEIF6": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 23,
                    "size": 1
                  },
                  "HTIF6": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 22,
                    "size": 1
                  },
                  "TCIF6": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 21,
                    "size": 1
                  },
                  "GIF6": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 20,
                    "size": 1
                  },
                  "TEIF5": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 19,
                    "size": 1
                  },
                  "HTIF5": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 18,
                    "size": 1
                  },
                  "TCIF5": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 17,
                    "size": 1
                  },
                  "GIF5": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 16,
                    "size": 1
                  },
                  "TEIF4": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 15,
                    "size": 1
                  },
                  "HTIF4": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 14,
                    "size": 1
                  },
                  "TCIF4": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 13,
                    "size": 1
                  },
                  "GIF4": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 12,
                    "size": 1
                  },
                  "TEIF3": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 11,
                    "size": 1
                  },
                  "HTIF3": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 10,
                    "size": 1
                  },
                  "TCIF3": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 9,
                    "size": 1
                  },
                  "GIF3": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 8,
                    "size": 1
                  },
                  "TEIF2": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 7,
                    "size": 1
                  },
                  "HTIF2": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 6,
                    "size": 1
                  },
                  "TCIF2": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 5,
                    "size": 1
                  },
                  "GIF2": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 4,
                    "size": 1
                  },
                  "TEIF1": {
                    "description": "Channel x transfer error flag (x = 1\n              ..7)",
                    "offset": 3,
                    "size": 1
                  },
                  "HTIF1": {
                    "description": "Channel x half transfer flag (x = 1\n              ..7)",
                    "offset": 2,
                    "size": 1
                  },
                  "TCIF1": {
                    "description": "Channel x transfer complete flag (x = 1\n              ..7)",
                    "offset": 1,
                    "size": 1
                  },
                  "GIF1": {
                    "description": "Channel x global interrupt flag (x = 1\n              ..7)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IFCR": {
              "description": "interrupt flag clear register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "CTEIF7": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 27,
                    "size": 1
                  },
                  "CHTIF7": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 26,
                    "size": 1
                  },
                  "CTCIF7": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 25,
                    "size": 1
                  },
                  "CGIF7": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 24,
                    "size": 1
                  },
                  "CTEIF6": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 23,
                    "size": 1
                  },
                  "CHTIF6": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 22,
                    "size": 1
                  },
                  "CTCIF6": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 21,
                    "size": 1
                  },
                  "CGIF6": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 20,
                    "size": 1
                  },
                  "CTEIF5": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 19,
                    "size": 1
                  },
                  "CHTIF5": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 18,
                    "size": 1
                  },
                  "CTCIF5": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 17,
                    "size": 1
                  },
                  "CGIF5": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 16,
                    "size": 1
                  },
                  "CTEIF4": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 15,
                    "size": 1
                  },
                  "CHTIF4": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 14,
                    "size": 1
                  },
                  "CTCIF4": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 13,
                    "size": 1
                  },
                  "CGIF4": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 12,
                    "size": 1
                  },
                  "CTEIF3": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 11,
                    "size": 1
                  },
                  "CHTIF3": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 10,
                    "size": 1
                  },
                  "CTCIF3": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 9,
                    "size": 1
                  },
                  "CGIF3": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 8,
                    "size": 1
                  },
                  "CTEIF2": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 7,
                    "size": 1
                  },
                  "CHTIF2": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 6,
                    "size": 1
                  },
                  "CTCIF2": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 5,
                    "size": 1
                  },
                  "CGIF2": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 4,
                    "size": 1
                  },
                  "CTEIF1": {
                    "description": "Channel x transfer error clear (x = 1\n              ..7)",
                    "offset": 3,
                    "size": 1
                  },
                  "CHTIF1": {
                    "description": "Channel x half transfer clear (x = 1\n              ..7)",
                    "offset": 2,
                    "size": 1
                  },
                  "CTCIF1": {
                    "description": "Channel x transfer complete clear (x = 1\n              ..7)",
                    "offset": 1,
                    "size": 1
                  },
                  "CGIF1": {
                    "description": "Channel x global interrupt clear (x = 1\n              ..7)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CCR1": {
              "description": "channel x configuration\n          register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MEM2MEM": {
                    "description": "Memory to memory mode",
                    "offset": 14,
                    "size": 1
                  },
                  "PL": {
                    "description": "Channel priority level",
                    "offset": 12,
                    "size": 2
                  },
                  "MSIZE": {
                    "description": "Memory size",
                    "offset": 10,
                    "size": 2
                  },
                  "PSIZE": {
                    "description": "Peripheral size",
                    "offset": 8,
                    "size": 2
                  },
                  "MINC": {
                    "description": "Memory increment mode",
                    "offset": 7,
                    "size": 1
                  },
                  "PINC": {
                    "description": "Peripheral increment mode",
                    "offset": 6,
                    "size": 1
                  },
                  "CIRC": {
                    "description": "Circular mode",
                    "offset": 5,
                    "size": 1
                  },
                  "DIR": {
                    "description": "Data transfer direction",
                    "offset": 4,
                    "size": 1
                  },
                  "TEIE": {
                    "description": "Transfer error interrupt\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "HTIE": {
                    "description": "Half transfer interrupt\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "TCIE": {
                    "description": "Transfer complete interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EN": {
                    "description": "Channel enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CNDTR1": {
              "description": "channel x number of data\n          register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "NDT": {
                    "description": "Number of data to transfer",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CPAR1": {
              "description": "channel x peripheral address\n          register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PA": {
                    "description": "Peripheral address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CMAR1": {
              "description": "channel x memory address\n          register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MA": {
                    "description": "Memory address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CCR2": {
              "description": "channel x configuration\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MEM2MEM": {
                    "description": "Memory to memory mode",
                    "offset": 14,
                    "size": 1
                  },
                  "PL": {
                    "description": "Channel priority level",
                    "offset": 12,
                    "size": 2
                  },
                  "MSIZE": {
                    "description": "Memory size",
                    "offset": 10,
                    "size": 2
                  },
                  "PSIZE": {
                    "description": "Peripheral size",
                    "offset": 8,
                    "size": 2
                  },
                  "MINC": {
                    "description": "Memory increment mode",
                    "offset": 7,
                    "size": 1
                  },
                  "PINC": {
                    "description": "Peripheral increment mode",
                    "offset": 6,
                    "size": 1
                  },
                  "CIRC": {
                    "description": "Circular mode",
                    "offset": 5,
                    "size": 1
                  },
                  "DIR": {
                    "description": "Data transfer direction",
                    "offset": 4,
                    "size": 1
                  },
                  "TEIE": {
                    "description": "Transfer error interrupt\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "HTIE": {
                    "description": "Half transfer interrupt\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "TCIE": {
                    "description": "Transfer complete interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EN": {
                    "description": "Channel enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CNDTR2": {
              "description": "channel x number of data\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "NDT": {
                    "description": "Number of data to transfer",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CPAR2": {
              "description": "channel x peripheral address\n          register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PA": {
                    "description": "Peripheral address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CMAR2": {
              "description": "channel x memory address\n          register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MA": {
                    "description": "Memory address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CCR3": {
              "description": "channel x configuration\n          register",
              "offset": 48,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MEM2MEM": {
                    "description": "Memory to memory mode",
                    "offset": 14,
                    "size": 1
                  },
                  "PL": {
                    "description": "Channel priority level",
                    "offset": 12,
                    "size": 2
                  },
                  "MSIZE": {
                    "description": "Memory size",
                    "offset": 10,
                    "size": 2
                  },
                  "PSIZE": {
                    "description": "Peripheral size",
                    "offset": 8,
                    "size": 2
                  },
                  "MINC": {
                    "description": "Memory increment mode",
                    "offset": 7,
                    "size": 1
                  },
                  "PINC": {
                    "description": "Peripheral increment mode",
                    "offset": 6,
                    "size": 1
                  },
                  "CIRC": {
                    "description": "Circular mode",
                    "offset": 5,
                    "size": 1
                  },
                  "DIR": {
                    "description": "Data transfer direction",
                    "offset": 4,
                    "size": 1
                  },
                  "TEIE": {
                    "description": "Transfer error interrupt\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "HTIE": {
                    "description": "Half transfer interrupt\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "TCIE": {
                    "description": "Transfer complete interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EN": {
                    "description": "Channel enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CNDTR3": {
              "description": "channel x number of data\n          register",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "NDT": {
                    "description": "Number of data to transfer",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CPAR3": {
              "description": "channel x peripheral address\n          register",
              "offset": 56,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PA": {
                    "description": "Peripheral address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CMAR3": {
              "description": "channel x memory address\n          register",
              "offset": 60,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MA": {
                    "description": "Memory address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CCR4": {
              "description": "channel x configuration\n          register",
              "offset": 68,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MEM2MEM": {
                    "description": "Memory to memory mode",
                    "offset": 14,
                    "size": 1
                  },
                  "PL": {
                    "description": "Channel priority level",
                    "offset": 12,
                    "size": 2
                  },
                  "MSIZE": {
                    "description": "Memory size",
                    "offset": 10,
                    "size": 2
                  },
                  "PSIZE": {
                    "description": "Peripheral size",
                    "offset": 8,
                    "size": 2
                  },
                  "MINC": {
                    "description": "Memory increment mode",
                    "offset": 7,
                    "size": 1
                  },
                  "PINC": {
                    "description": "Peripheral increment mode",
                    "offset": 6,
                    "size": 1
                  },
                  "CIRC": {
                    "description": "Circular mode",
                    "offset": 5,
                    "size": 1
                  },
                  "DIR": {
                    "description": "Data transfer direction",
                    "offset": 4,
                    "size": 1
                  },
                  "TEIE": {
                    "description": "Transfer error interrupt\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "HTIE": {
                    "description": "Half transfer interrupt\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "TCIE": {
                    "description": "Transfer complete interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EN": {
                    "description": "Channel enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CNDTR4": {
              "description": "channel x number of data\n          register",
              "offset": 72,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "NDT": {
                    "description": "Number of data to transfer",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CPAR4": {
              "description": "channel x peripheral address\n          register",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PA": {
                    "description": "Peripheral address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CMAR4": {
              "description": "channel x memory address\n          register",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MA": {
                    "description": "Memory address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CCR5": {
              "description": "channel x configuration\n          register",
              "offset": 88,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MEM2MEM": {
                    "description": "Memory to memory mode",
                    "offset": 14,
                    "size": 1
                  },
                  "PL": {
                    "description": "Channel priority level",
                    "offset": 12,
                    "size": 2
                  },
                  "MSIZE": {
                    "description": "Memory size",
                    "offset": 10,
                    "size": 2
                  },
                  "PSIZE": {
                    "description": "Peripheral size",
                    "offset": 8,
                    "size": 2
                  },
                  "MINC": {
                    "description": "Memory increment mode",
                    "offset": 7,
                    "size": 1
                  },
                  "PINC": {
                    "description": "Peripheral increment mode",
                    "offset": 6,
                    "size": 1
                  },
                  "CIRC": {
                    "description": "Circular mode",
                    "offset": 5,
                    "size": 1
                  },
                  "DIR": {
                    "description": "Data transfer direction",
                    "offset": 4,
                    "size": 1
                  },
                  "TEIE": {
                    "description": "Transfer error interrupt\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "HTIE": {
                    "description": "Half transfer interrupt\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "TCIE": {
                    "description": "Transfer complete interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EN": {
                    "description": "Channel enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CNDTR5": {
              "description": "channel x number of data\n          register",
              "offset": 92,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "NDT": {
                    "description": "Number of data to transfer",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CPAR5": {
              "description": "channel x peripheral address\n          register",
              "offset": 96,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PA": {
                    "description": "Peripheral address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CMAR5": {
              "description": "channel x memory address\n          register",
              "offset": 100,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MA": {
                    "description": "Memory address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CCR6": {
              "description": "channel x configuration\n          register",
              "offset": 108,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MEM2MEM": {
                    "description": "Memory to memory mode",
                    "offset": 14,
                    "size": 1
                  },
                  "PL": {
                    "description": "Channel priority level",
                    "offset": 12,
                    "size": 2
                  },
                  "MSIZE": {
                    "description": "Memory size",
                    "offset": 10,
                    "size": 2
                  },
                  "PSIZE": {
                    "description": "Peripheral size",
                    "offset": 8,
                    "size": 2
                  },
                  "MINC": {
                    "description": "Memory increment mode",
                    "offset": 7,
                    "size": 1
                  },
                  "PINC": {
                    "description": "Peripheral increment mode",
                    "offset": 6,
                    "size": 1
                  },
                  "CIRC": {
                    "description": "Circular mode",
                    "offset": 5,
                    "size": 1
                  },
                  "DIR": {
                    "description": "Data transfer direction",
                    "offset": 4,
                    "size": 1
                  },
                  "TEIE": {
                    "description": "Transfer error interrupt\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "HTIE": {
                    "description": "Half transfer interrupt\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "TCIE": {
                    "description": "Transfer complete interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EN": {
                    "description": "Channel enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CNDTR6": {
              "description": "channel x number of data\n          register",
              "offset": 112,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "NDT": {
                    "description": "Number of data to transfer",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CPAR6": {
              "description": "channel x peripheral address\n          register",
              "offset": 116,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PA": {
                    "description": "Peripheral address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CMAR6": {
              "description": "channel x memory address\n          register",
              "offset": 120,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MA": {
                    "description": "Memory address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CCR7": {
              "description": "channel x configuration\n          register",
              "offset": 128,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MEM2MEM": {
                    "description": "Memory to memory mode",
                    "offset": 14,
                    "size": 1
                  },
                  "PL": {
                    "description": "Channel priority level",
                    "offset": 12,
                    "size": 2
                  },
                  "MSIZE": {
                    "description": "Memory size",
                    "offset": 10,
                    "size": 2
                  },
                  "PSIZE": {
                    "description": "Peripheral size",
                    "offset": 8,
                    "size": 2
                  },
                  "MINC": {
                    "description": "Memory increment mode",
                    "offset": 7,
                    "size": 1
                  },
                  "PINC": {
                    "description": "Peripheral increment mode",
                    "offset": 6,
                    "size": 1
                  },
                  "CIRC": {
                    "description": "Circular mode",
                    "offset": 5,
                    "size": 1
                  },
                  "DIR": {
                    "description": "Data transfer direction",
                    "offset": 4,
                    "size": 1
                  },
                  "TEIE": {
                    "description": "Transfer error interrupt\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "HTIE": {
                    "description": "Half transfer interrupt\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "TCIE": {
                    "description": "Transfer complete interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EN": {
                    "description": "Channel enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CNDTR7": {
              "description": "channel x number of data\n          register",
              "offset": 132,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "NDT": {
                    "description": "Number of data to transfer",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CPAR7": {
              "description": "channel x peripheral address\n          register",
              "offset": 136,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PA": {
                    "description": "Peripheral address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CMAR7": {
              "description": "channel x memory address\n          register",
              "offset": 140,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MA": {
                    "description": "Memory address",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "CSELR": {
              "description": "channel selection register",
              "offset": 168,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "C7S": {
                    "description": "DMA channel 7 selection",
                    "offset": 24,
                    "size": 4
                  },
                  "C6S": {
                    "description": "DMA channel 6 selection",
                    "offset": 20,
                    "size": 4
                  },
                  "C5S": {
                    "description": "DMA channel 5 selection",
                    "offset": 16,
                    "size": 4
                  },
                  "C4S": {
                    "description": "DMA channel 4 selection",
                    "offset": 12,
                    "size": 4
                  },
                  "C3S": {
                    "description": "DMA channel 3 selection",
                    "offset": 8,
                    "size": 4
                  },
                  "C2S": {
                    "description": "DMA channel 2 selection",
                    "offset": 4,
                    "size": 4
                  },
                  "C1S": {
                    "description": "DMA channel 1 selection",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            }
          }
        }
      },
      "CRC": {
        "description": "Cyclic redundancy check calculation\n      unit",
        "children": {
          "registers": {
            "DR": {
              "description": "Data register",
              "offset": 0,
              "size": 32,
              "reset_value": 4294967295,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DR": {
                    "description": "Data register bits",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IDR": {
              "description": "Independent data register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IDR": {
                    "description": "General-purpose 8-bit data register\n              bits",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CR": {
              "description": "Control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "REV_OUT": {
                    "description": "Reverse output data",
                    "offset": 7,
                    "size": 1
                  },
                  "REV_IN": {
                    "description": "Reverse input data",
                    "offset": 5,
                    "size": 2
                  },
                  "POLYSIZE": {
                    "description": "Polynomial size",
                    "offset": 3,
                    "size": 2
                  },
                  "RESET": {
                    "description": "RESET bit",
                    "offset": 0,
                    "size": 1,
                    "access": "write-only"
                  }
                }
              }
            },
            "INIT": {
              "description": "Initial CRC value",
              "offset": 16,
              "size": 32,
              "reset_value": 4294967295,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CRC_INIT": {
                    "description": "Programmable initial CRC\n              value",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "POL": {
              "description": "polynomial",
              "offset": 20,
              "size": 32,
              "reset_value": 79764919,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "Polynomialcoefficients": {
                    "description": "Programmable polynomial",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            }
          }
        }
      },
      "GPIOA": {
        "description": "General-purpose I/Os",
        "children": {
          "registers": {
            "MODER": {
              "description": "GPIO port mode register",
              "offset": 0,
              "size": 32,
              "reset_value": 3959422207,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MODE0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2
                  },
                  "MODE1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2
                  },
                  "MODE2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2
                  },
                  "MODE3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2
                  },
                  "MODE4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2
                  },
                  "MODE5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2
                  },
                  "MODE6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2
                  },
                  "MODE7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2
                  },
                  "MODE8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2
                  },
                  "MODE9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2
                  },
                  "MODE10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2
                  },
                  "MODE11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2
                  },
                  "MODE12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2
                  },
                  "MODE13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2
                  },
                  "MODE14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2
                  },
                  "MODE15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2
                  }
                }
              }
            },
            "OTYPER": {
              "description": "GPIO port output type register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OT15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 15,
                    "size": 1
                  },
                  "OT14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 1
                  },
                  "OT13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 13,
                    "size": 1
                  },
                  "OT12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 1
                  },
                  "OT11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 11,
                    "size": 1
                  },
                  "OT10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 1
                  },
                  "OT9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 9,
                    "size": 1
                  },
                  "OT8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 1
                  },
                  "OT7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 7,
                    "size": 1
                  },
                  "OT6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 1
                  },
                  "OT5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 5,
                    "size": 1
                  },
                  "OT4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 1
                  },
                  "OT3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 3,
                    "size": 1
                  },
                  "OT2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 1
                  },
                  "OT1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 1,
                    "size": 1
                  },
                  "OT0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "OSPEEDR": {
              "description": "GPIO port output speed\n          register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OSPEED15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2
                  },
                  "OSPEED14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2
                  },
                  "OSPEED13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2
                  },
                  "OSPEED12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2
                  },
                  "OSPEED11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2
                  },
                  "OSPEED10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2
                  },
                  "OSPEED9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2
                  },
                  "OSPEED8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2
                  },
                  "OSPEED7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2
                  },
                  "OSPEED6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2
                  },
                  "OSPEED5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2
                  },
                  "OSPEED4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2
                  },
                  "OSPEED3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2
                  },
                  "OSPEED2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2
                  },
                  "OSPEED1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2
                  },
                  "OSPEED0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "PUPDR": {
              "description": "GPIO port pull-up/pull-down\n          register",
              "offset": 12,
              "size": 32,
              "reset_value": 603979776,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PUPD15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2
                  },
                  "PUPD14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2
                  },
                  "PUPD13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2
                  },
                  "PUPD12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2
                  },
                  "PUPD11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2
                  },
                  "PUPD10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2
                  },
                  "PUPD9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2
                  },
                  "PUPD8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2
                  },
                  "PUPD7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2
                  },
                  "PUPD6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2
                  },
                  "PUPD5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2
                  },
                  "PUPD4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2
                  },
                  "PUPD3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2
                  },
                  "PUPD2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2
                  },
                  "PUPD1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2
                  },
                  "PUPD0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "IDR": {
              "description": "GPIO port input data register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "ID15": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 15,
                    "size": 1
                  },
                  "ID14": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 14,
                    "size": 1
                  },
                  "ID13": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 13,
                    "size": 1
                  },
                  "ID12": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 12,
                    "size": 1
                  },
                  "ID11": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 11,
                    "size": 1
                  },
                  "ID10": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 10,
                    "size": 1
                  },
                  "ID9": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 9,
                    "size": 1
                  },
                  "ID8": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 8,
                    "size": 1
                  },
                  "ID7": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 7,
                    "size": 1
                  },
                  "ID6": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 6,
                    "size": 1
                  },
                  "ID5": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 5,
                    "size": 1
                  },
                  "ID4": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 4,
                    "size": 1
                  },
                  "ID3": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 3,
                    "size": 1
                  },
                  "ID2": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 2,
                    "size": 1
                  },
                  "ID1": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 1,
                    "size": 1
                  },
                  "ID0": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ODR": {
              "description": "GPIO port output data register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OD15": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 15,
                    "size": 1
                  },
                  "OD14": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 14,
                    "size": 1
                  },
                  "OD13": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 13,
                    "size": 1
                  },
                  "OD12": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 12,
                    "size": 1
                  },
                  "OD11": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 11,
                    "size": 1
                  },
                  "OD10": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 10,
                    "size": 1
                  },
                  "OD9": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 9,
                    "size": 1
                  },
                  "OD8": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 8,
                    "size": 1
                  },
                  "OD7": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 7,
                    "size": 1
                  },
                  "OD6": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 6,
                    "size": 1
                  },
                  "OD5": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 5,
                    "size": 1
                  },
                  "OD4": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 4,
                    "size": 1
                  },
                  "OD3": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 3,
                    "size": 1
                  },
                  "OD2": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 2,
                    "size": 1
                  },
                  "OD1": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 1,
                    "size": 1
                  },
                  "OD0": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "BSRR": {
              "description": "GPIO port bit set/reset\n          register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "BR15": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 31,
                    "size": 1
                  },
                  "BR14": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 30,
                    "size": 1
                  },
                  "BR13": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 29,
                    "size": 1
                  },
                  "BR12": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 28,
                    "size": 1
                  },
                  "BR11": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 27,
                    "size": 1
                  },
                  "BR10": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 26,
                    "size": 1
                  },
                  "BR9": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 25,
                    "size": 1
                  },
                  "BR8": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 24,
                    "size": 1
                  },
                  "BR7": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 23,
                    "size": 1
                  },
                  "BR6": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 22,
                    "size": 1
                  },
                  "BR5": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 21,
                    "size": 1
                  },
                  "BR4": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 20,
                    "size": 1
                  },
                  "BR3": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 19,
                    "size": 1
                  },
                  "BR2": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 18,
                    "size": 1
                  },
                  "BR1": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 17,
                    "size": 1
                  },
                  "BR0": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 16,
                    "size": 1
                  },
                  "BS15": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 15,
                    "size": 1
                  },
                  "BS14": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 14,
                    "size": 1
                  },
                  "BS13": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 13,
                    "size": 1
                  },
                  "BS12": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 12,
                    "size": 1
                  },
                  "BS11": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 11,
                    "size": 1
                  },
                  "BS10": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 10,
                    "size": 1
                  },
                  "BS9": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 9,
                    "size": 1
                  },
                  "BS8": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 8,
                    "size": 1
                  },
                  "BS7": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 7,
                    "size": 1
                  },
                  "BS6": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 6,
                    "size": 1
                  },
                  "BS5": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 5,
                    "size": 1
                  },
                  "BS4": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 4,
                    "size": 1
                  },
                  "BS3": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 3,
                    "size": 1
                  },
                  "BS2": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 2,
                    "size": 1
                  },
                  "BS1": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 1,
                    "size": 1
                  },
                  "BS0": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LCKR": {
              "description": "GPIO port configuration lock\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LCKK": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 16,
                    "size": 1
                  },
                  "LCK15": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 15,
                    "size": 1
                  },
                  "LCK14": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 14,
                    "size": 1
                  },
                  "LCK13": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 13,
                    "size": 1
                  },
                  "LCK12": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 12,
                    "size": 1
                  },
                  "LCK11": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 11,
                    "size": 1
                  },
                  "LCK10": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 10,
                    "size": 1
                  },
                  "LCK9": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 9,
                    "size": 1
                  },
                  "LCK8": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 8,
                    "size": 1
                  },
                  "LCK7": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 7,
                    "size": 1
                  },
                  "LCK6": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 6,
                    "size": 1
                  },
                  "LCK5": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 5,
                    "size": 1
                  },
                  "LCK4": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 4,
                    "size": 1
                  },
                  "LCK3": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 3,
                    "size": 1
                  },
                  "LCK2": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 2,
                    "size": 1
                  },
                  "LCK1": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 1,
                    "size": 1
                  },
                  "LCK0": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "AFRL": {
              "description": "GPIO alternate function low\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AFSEL7": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 28,
                    "size": 4
                  },
                  "AFSEL6": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 24,
                    "size": 4
                  },
                  "AFSEL5": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 20,
                    "size": 4
                  },
                  "AFSEL4": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 16,
                    "size": 4
                  },
                  "AFSEL3": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 12,
                    "size": 4
                  },
                  "AFSEL2": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 8,
                    "size": 4
                  },
                  "AFSEL1": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 4,
                    "size": 4
                  },
                  "AFSEL0": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "AFRH": {
              "description": "GPIO alternate function high\n          register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AFSEL15": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 28,
                    "size": 4
                  },
                  "AFSEL14": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 24,
                    "size": 4
                  },
                  "AFSEL13": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 20,
                    "size": 4
                  },
                  "AFSEL12": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 16,
                    "size": 4
                  },
                  "AFSEL11": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 12,
                    "size": 4
                  },
                  "AFSEL10": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 8,
                    "size": 4
                  },
                  "AFSEL9": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 4,
                    "size": 4
                  },
                  "AFSEL8": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "BRR": {
              "description": "GPIO port bit reset register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "BR15": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 15,
                    "size": 1
                  },
                  "BR14": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 14,
                    "size": 1
                  },
                  "BR13": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 13,
                    "size": 1
                  },
                  "BR12": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 12,
                    "size": 1
                  },
                  "BR11": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 11,
                    "size": 1
                  },
                  "BR10": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 10,
                    "size": 1
                  },
                  "BR9": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 9,
                    "size": 1
                  },
                  "BR8": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 8,
                    "size": 1
                  },
                  "BR7": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 7,
                    "size": 1
                  },
                  "BR6": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 6,
                    "size": 1
                  },
                  "BR5": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 5,
                    "size": 1
                  },
                  "BR4": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 4,
                    "size": 1
                  },
                  "BR3": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 3,
                    "size": 1
                  },
                  "BR2": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 2,
                    "size": 1
                  },
                  "BR1": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 1,
                    "size": 1
                  },
                  "BR0": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "GPIOB": {
        "description": "General-purpose I/Os",
        "children": {
          "registers": {
            "MODER": {
              "description": "GPIO port mode register",
              "offset": 0,
              "size": 32,
              "reset_value": 4294967295,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MODE15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2
                  },
                  "MODE14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2
                  },
                  "MODE13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2
                  },
                  "MODE12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2
                  },
                  "MODE11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2
                  },
                  "MODE10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2
                  },
                  "MODE9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2
                  },
                  "MODE8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2
                  },
                  "MODE7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2
                  },
                  "MODE6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2
                  },
                  "MODE5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2
                  },
                  "MODE4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2
                  },
                  "MODE3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2
                  },
                  "MODE2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2
                  },
                  "MODE1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2
                  },
                  "MODE0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "OTYPER": {
              "description": "GPIO port output type register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OT15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 15,
                    "size": 1
                  },
                  "OT14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 1
                  },
                  "OT13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 13,
                    "size": 1
                  },
                  "OT12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 1
                  },
                  "OT11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 11,
                    "size": 1
                  },
                  "OT10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 1
                  },
                  "OT9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 9,
                    "size": 1
                  },
                  "OT8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 1
                  },
                  "OT7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 7,
                    "size": 1
                  },
                  "OT6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 1
                  },
                  "OT5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 5,
                    "size": 1
                  },
                  "OT4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 1
                  },
                  "OT3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 3,
                    "size": 1
                  },
                  "OT2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 1
                  },
                  "OT1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 1,
                    "size": 1
                  },
                  "OT0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "OSPEEDR": {
              "description": "GPIO port output speed\n          register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OSPEED15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2
                  },
                  "OSPEED14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2
                  },
                  "OSPEED13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2
                  },
                  "OSPEED12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2
                  },
                  "OSPEED11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2
                  },
                  "OSPEED10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2
                  },
                  "OSPEED9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2
                  },
                  "OSPEED8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2
                  },
                  "OSPEED7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2
                  },
                  "OSPEED6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2
                  },
                  "OSPEED5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2
                  },
                  "OSPEED4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2
                  },
                  "OSPEED3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2
                  },
                  "OSPEED2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2
                  },
                  "OSPEED1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2
                  },
                  "OSPEED0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "PUPDR": {
              "description": "GPIO port pull-up/pull-down\n          register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PUPD15": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 30,
                    "size": 2
                  },
                  "PUPD14": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 28,
                    "size": 2
                  },
                  "PUPD13": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 26,
                    "size": 2
                  },
                  "PUPD12": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 24,
                    "size": 2
                  },
                  "PUPD11": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 22,
                    "size": 2
                  },
                  "PUPD10": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 20,
                    "size": 2
                  },
                  "PUPD9": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 18,
                    "size": 2
                  },
                  "PUPD8": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 16,
                    "size": 2
                  },
                  "PUPD7": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 14,
                    "size": 2
                  },
                  "PUPD6": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 12,
                    "size": 2
                  },
                  "PUPD5": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 10,
                    "size": 2
                  },
                  "PUPD4": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 8,
                    "size": 2
                  },
                  "PUPD3": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 6,
                    "size": 2
                  },
                  "PUPD2": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 4,
                    "size": 2
                  },
                  "PUPD1": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 2,
                    "size": 2
                  },
                  "PUPD0": {
                    "description": "Port x configuration bits (y =\n              0..15)",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "IDR": {
              "description": "GPIO port input data register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "ID15": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 15,
                    "size": 1
                  },
                  "ID14": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 14,
                    "size": 1
                  },
                  "ID13": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 13,
                    "size": 1
                  },
                  "ID12": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 12,
                    "size": 1
                  },
                  "ID11": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 11,
                    "size": 1
                  },
                  "ID10": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 10,
                    "size": 1
                  },
                  "ID9": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 9,
                    "size": 1
                  },
                  "ID8": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 8,
                    "size": 1
                  },
                  "ID7": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 7,
                    "size": 1
                  },
                  "ID6": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 6,
                    "size": 1
                  },
                  "ID5": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 5,
                    "size": 1
                  },
                  "ID4": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 4,
                    "size": 1
                  },
                  "ID3": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 3,
                    "size": 1
                  },
                  "ID2": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 2,
                    "size": 1
                  },
                  "ID1": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 1,
                    "size": 1
                  },
                  "ID0": {
                    "description": "Port input data bit (y =\n              0..15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ODR": {
              "description": "GPIO port output data register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OD15": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 15,
                    "size": 1
                  },
                  "OD14": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 14,
                    "size": 1
                  },
                  "OD13": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 13,
                    "size": 1
                  },
                  "OD12": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 12,
                    "size": 1
                  },
                  "OD11": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 11,
                    "size": 1
                  },
                  "OD10": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 10,
                    "size": 1
                  },
                  "OD9": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 9,
                    "size": 1
                  },
                  "OD8": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 8,
                    "size": 1
                  },
                  "OD7": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 7,
                    "size": 1
                  },
                  "OD6": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 6,
                    "size": 1
                  },
                  "OD5": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 5,
                    "size": 1
                  },
                  "OD4": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 4,
                    "size": 1
                  },
                  "OD3": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 3,
                    "size": 1
                  },
                  "OD2": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 2,
                    "size": 1
                  },
                  "OD1": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 1,
                    "size": 1
                  },
                  "OD0": {
                    "description": "Port output data bit (y =\n              0..15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "BSRR": {
              "description": "GPIO port bit set/reset\n          register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "BR15": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 31,
                    "size": 1
                  },
                  "BR14": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 30,
                    "size": 1
                  },
                  "BR13": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 29,
                    "size": 1
                  },
                  "BR12": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 28,
                    "size": 1
                  },
                  "BR11": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 27,
                    "size": 1
                  },
                  "BR10": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 26,
                    "size": 1
                  },
                  "BR9": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 25,
                    "size": 1
                  },
                  "BR8": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 24,
                    "size": 1
                  },
                  "BR7": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 23,
                    "size": 1
                  },
                  "BR6": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 22,
                    "size": 1
                  },
                  "BR5": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 21,
                    "size": 1
                  },
                  "BR4": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 20,
                    "size": 1
                  },
                  "BR3": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 19,
                    "size": 1
                  },
                  "BR2": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 18,
                    "size": 1
                  },
                  "BR1": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 17,
                    "size": 1
                  },
                  "BR0": {
                    "description": "Port x reset bit y (y =\n              0..15)",
                    "offset": 16,
                    "size": 1
                  },
                  "BS15": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 15,
                    "size": 1
                  },
                  "BS14": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 14,
                    "size": 1
                  },
                  "BS13": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 13,
                    "size": 1
                  },
                  "BS12": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 12,
                    "size": 1
                  },
                  "BS11": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 11,
                    "size": 1
                  },
                  "BS10": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 10,
                    "size": 1
                  },
                  "BS9": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 9,
                    "size": 1
                  },
                  "BS8": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 8,
                    "size": 1
                  },
                  "BS7": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 7,
                    "size": 1
                  },
                  "BS6": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 6,
                    "size": 1
                  },
                  "BS5": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 5,
                    "size": 1
                  },
                  "BS4": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 4,
                    "size": 1
                  },
                  "BS3": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 3,
                    "size": 1
                  },
                  "BS2": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 2,
                    "size": 1
                  },
                  "BS1": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 1,
                    "size": 1
                  },
                  "BS0": {
                    "description": "Port x set bit y (y=\n              0..15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LCKR": {
              "description": "GPIO port configuration lock\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LCKK": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 16,
                    "size": 1
                  },
                  "LCK15": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 15,
                    "size": 1
                  },
                  "LCK14": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 14,
                    "size": 1
                  },
                  "LCK13": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 13,
                    "size": 1
                  },
                  "LCK12": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 12,
                    "size": 1
                  },
                  "LCK11": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 11,
                    "size": 1
                  },
                  "LCK10": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 10,
                    "size": 1
                  },
                  "LCK9": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 9,
                    "size": 1
                  },
                  "LCK8": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 8,
                    "size": 1
                  },
                  "LCK7": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 7,
                    "size": 1
                  },
                  "LCK6": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 6,
                    "size": 1
                  },
                  "LCK5": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 5,
                    "size": 1
                  },
                  "LCK4": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 4,
                    "size": 1
                  },
                  "LCK3": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 3,
                    "size": 1
                  },
                  "LCK2": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 2,
                    "size": 1
                  },
                  "LCK1": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 1,
                    "size": 1
                  },
                  "LCK0": {
                    "description": "Port x lock bit y (y=\n              0..15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "AFRL": {
              "description": "GPIO alternate function low\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AFSEL7": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 28,
                    "size": 4
                  },
                  "AFSEL6": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 24,
                    "size": 4
                  },
                  "AFSEL5": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 20,
                    "size": 4
                  },
                  "AFSEL4": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 16,
                    "size": 4
                  },
                  "AFSEL3": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 12,
                    "size": 4
                  },
                  "AFSEL2": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 8,
                    "size": 4
                  },
                  "AFSEL1": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 4,
                    "size": 4
                  },
                  "AFSEL0": {
                    "description": "Alternate function selection for port x\n              pin y (y = 0..7)",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "AFRH": {
              "description": "GPIO alternate function high\n          register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AFSEL15": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 28,
                    "size": 4
                  },
                  "AFSEL14": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 24,
                    "size": 4
                  },
                  "AFSEL13": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 20,
                    "size": 4
                  },
                  "AFSEL12": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 16,
                    "size": 4
                  },
                  "AFSEL11": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 12,
                    "size": 4
                  },
                  "AFSEL10": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 8,
                    "size": 4
                  },
                  "AFSEL9": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 4,
                    "size": 4
                  },
                  "AFSEL8": {
                    "description": "Alternate function selection for port x\n              pin y (y = 8..15)",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "BRR": {
              "description": "GPIO port bit reset register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "BR15": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 15,
                    "size": 1
                  },
                  "BR14": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 14,
                    "size": 1
                  },
                  "BR13": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 13,
                    "size": 1
                  },
                  "BR12": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 12,
                    "size": 1
                  },
                  "BR11": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 11,
                    "size": 1
                  },
                  "BR10": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 10,
                    "size": 1
                  },
                  "BR9": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 9,
                    "size": 1
                  },
                  "BR8": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 8,
                    "size": 1
                  },
                  "BR7": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 7,
                    "size": 1
                  },
                  "BR6": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 6,
                    "size": 1
                  },
                  "BR5": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 5,
                    "size": 1
                  },
                  "BR4": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 4,
                    "size": 1
                  },
                  "BR3": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 3,
                    "size": 1
                  },
                  "BR2": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 2,
                    "size": 1
                  },
                  "BR1": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 1,
                    "size": 1
                  },
                  "BR0": {
                    "description": "Port x Reset bit y (y= 0 ..\n              15)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "SCB": {
        "description": "System control block",
        "children": {
          "registers": {
            "CPUID": {
              "description": "CPUID base register",
              "offset": 0,
              "size": 32,
              "reset_value": 1091551809,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "Revision": {
                    "description": "Revision number",
                    "offset": 0,
                    "size": 4
                  },
                  "PartNo": {
                    "description": "Part number of the\n              processor",
                    "offset": 4,
                    "size": 12
                  },
                  "Architecture": {
                    "description": "Reads as 0xF",
                    "offset": 16,
                    "size": 4
                  },
                  "Variant": {
                    "description": "Variant number",
                    "offset": 20,
                    "size": 4
                  },
                  "Implementer": {
                    "description": "Implementer code",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "ICSR": {
              "description": "Interrupt control and state\n          register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "VECTACTIVE": {
                    "description": "Active vector",
                    "offset": 0,
                    "size": 9
                  },
                  "RETTOBASE": {
                    "description": "Return to base level",
                    "offset": 11,
                    "size": 1
                  },
                  "VECTPENDING": {
                    "description": "Pending vector",
                    "offset": 12,
                    "size": 7
                  },
                  "ISRPENDING": {
                    "description": "Interrupt pending flag",
                    "offset": 22,
                    "size": 1
                  },
                  "PENDSTCLR": {
                    "description": "SysTick exception clear-pending\n              bit",
                    "offset": 25,
                    "size": 1
                  },
                  "PENDSTSET": {
                    "description": "SysTick exception set-pending\n              bit",
                    "offset": 26,
                    "size": 1
                  },
                  "PENDSVCLR": {
                    "description": "PendSV clear-pending bit",
                    "offset": 27,
                    "size": 1
                  },
                  "PENDSVSET": {
                    "description": "PendSV set-pending bit",
                    "offset": 28,
                    "size": 1
                  },
                  "NMIPENDSET": {
                    "description": "NMI set-pending bit.",
                    "offset": 31,
                    "size": 1
                  }
                }
              }
            },
            "VTOR": {
              "description": "Vector table offset register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TBLOFF": {
                    "description": "Vector table base offset\n              field",
                    "offset": 7,
                    "size": 25
                  }
                }
              }
            },
            "AIRCR": {
              "description": "Application interrupt and reset control\n          register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "VECTCLRACTIVE": {
                    "description": "VECTCLRACTIVE",
                    "offset": 1,
                    "size": 1
                  },
                  "SYSRESETREQ": {
                    "description": "SYSRESETREQ",
                    "offset": 2,
                    "size": 1
                  },
                  "ENDIANESS": {
                    "description": "ENDIANESS",
                    "offset": 15,
                    "size": 1
                  },
                  "VECTKEYSTAT": {
                    "description": "Register key",
                    "offset": 16,
                    "size": 16
                  }
                }
              }
            },
            "SCR": {
              "description": "System control register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SLEEPONEXIT": {
                    "description": "SLEEPONEXIT",
                    "offset": 1,
                    "size": 1
                  },
                  "SLEEPDEEP": {
                    "description": "SLEEPDEEP",
                    "offset": 2,
                    "size": 1
                  },
                  "SEVEONPEND": {
                    "description": "Send Event on Pending bit",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "CCR": {
              "description": "Configuration and control\n          register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "NONBASETHRDENA": {
                    "description": "Configures how the processor enters\n              Thread mode",
                    "offset": 0,
                    "size": 1
                  },
                  "USERSETMPEND": {
                    "description": "USERSETMPEND",
                    "offset": 1,
                    "size": 1
                  },
                  "UNALIGN__TRP": {
                    "description": "UNALIGN_ TRP",
                    "offset": 3,
                    "size": 1
                  },
                  "DIV_0_TRP": {
                    "description": "DIV_0_TRP",
                    "offset": 4,
                    "size": 1
                  },
                  "BFHFNMIGN": {
                    "description": "BFHFNMIGN",
                    "offset": 8,
                    "size": 1
                  },
                  "STKALIGN": {
                    "description": "STKALIGN",
                    "offset": 9,
                    "size": 1
                  }
                }
              }
            },
            "SHPR2": {
              "description": "System handler priority\n          registers",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_11": {
                    "description": "Priority of system handler\n              11",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "SHPR3": {
              "description": "System handler priority\n          registers",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_14": {
                    "description": "Priority of system handler\n              14",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_15": {
                    "description": "Priority of system handler\n              15",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "STK": {
        "description": "SysTick timer",
        "children": {
          "registers": {
            "CSR": {
              "description": "SysTick control and status\n          register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ENABLE": {
                    "description": "Counter enable",
                    "offset": 0,
                    "size": 1
                  },
                  "TICKINT": {
                    "description": "SysTick exception request\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "CLKSOURCE": {
                    "description": "Clock source selection",
                    "offset": 2,
                    "size": 1
                  },
                  "COUNTFLAG": {
                    "description": "COUNTFLAG",
                    "offset": 16,
                    "size": 1
                  }
                }
              }
            },
            "RVR": {
              "description": "SysTick reload value register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RELOAD": {
                    "description": "RELOAD value",
                    "offset": 0,
                    "size": 24
                  }
                }
              }
            },
            "CVR": {
              "description": "SysTick current value register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CURRENT": {
                    "description": "Current counter value",
                    "offset": 0,
                    "size": 24
                  }
                }
              }
            },
            "CALIB": {
              "description": "SysTick calibration value\n          register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TENMS": {
                    "description": "Calibration value",
                    "offset": 0,
                    "size": 24
                  },
                  "SKEW": {
                    "description": "SKEW flag: Indicates whether the TENMS\n              value is exact",
                    "offset": 30,
                    "size": 1
                  },
                  "NOREF": {
                    "description": "NOREF flag. Reads as zero",
                    "offset": 31,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "MPU": {
        "description": "Memory protection unit",
        "children": {
          "registers": {
            "MPU_TYPER": {
              "description": "MPU type register",
              "offset": 0,
              "size": 32,
              "reset_value": 2048,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "SEPARATE": {
                    "description": "Separate flag",
                    "offset": 0,
                    "size": 1
                  },
                  "DREGION": {
                    "description": "Number of MPU data regions",
                    "offset": 8,
                    "size": 8
                  },
                  "IREGION": {
                    "description": "Number of MPU instruction\n              regions",
                    "offset": 16,
                    "size": 8
                  }
                }
              }
            },
            "MPU_CTRL": {
              "description": "MPU control register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "ENABLE": {
                    "description": "Enables the MPU",
                    "offset": 0,
                    "size": 1
                  },
                  "HFNMIENA": {
                    "description": "Enables the operation of MPU during hard\n              fault",
                    "offset": 1,
                    "size": 1
                  },
                  "PRIVDEFENA": {
                    "description": "Enable priviliged software access to\n              default memory map",
                    "offset": 2,
                    "size": 1
                  }
                }
              }
            },
            "MPU_RNR": {
              "description": "MPU region number register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "REGION": {
                    "description": "MPU region",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MPU_RBAR": {
              "description": "MPU region base address\n          register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "REGION": {
                    "description": "MPU region field",
                    "offset": 0,
                    "size": 4
                  },
                  "VALID": {
                    "description": "MPU region number valid",
                    "offset": 4,
                    "size": 1
                  },
                  "ADDR": {
                    "description": "Region base address field",
                    "offset": 5,
                    "size": 27
                  }
                }
              }
            },
            "MPU_RASR": {
              "description": "MPU region attribute and size\n          register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ENABLE": {
                    "description": "Region enable bit.",
                    "offset": 0,
                    "size": 1
                  },
                  "SIZE": {
                    "description": "Size of the MPU protection\n              region",
                    "offset": 1,
                    "size": 5
                  },
                  "SRD": {
                    "description": "Subregion disable bits",
                    "offset": 8,
                    "size": 8
                  },
                  "B": {
                    "description": "memory attribute",
                    "offset": 16,
                    "size": 1
                  },
                  "C": {
                    "description": "memory attribute",
                    "offset": 17,
                    "size": 1
                  },
                  "S": {
                    "description": "Shareable memory attribute",
                    "offset": 18,
                    "size": 1
                  },
                  "TEX": {
                    "description": "memory attribute",
                    "offset": 19,
                    "size": 3
                  },
                  "AP": {
                    "description": "Access permission",
                    "offset": 24,
                    "size": 3
                  },
                  "XN": {
                    "description": "Instruction access disable\n              bit",
                    "offset": 28,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "LCD": {
        "description": "Liquid crystal display controller",
        "children": {
          "registers": {
            "CR": {
              "description": "control register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BIAS": {
                    "description": "Bias selector",
                    "offset": 5,
                    "size": 2
                  },
                  "DUTY": {
                    "description": "Duty selection",
                    "offset": 2,
                    "size": 3
                  },
                  "VSEL": {
                    "description": "Voltage source selection",
                    "offset": 1,
                    "size": 1
                  },
                  "LCDEN": {
                    "description": "LCD controller enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "FCR": {
              "description": "frame control register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PS": {
                    "description": "PS 16-bit prescaler",
                    "offset": 22,
                    "size": 4
                  },
                  "DIV": {
                    "description": "DIV clock divider",
                    "offset": 18,
                    "size": 4
                  },
                  "BLINK": {
                    "description": "Blink mode selection",
                    "offset": 16,
                    "size": 2
                  },
                  "BLINKF": {
                    "description": "Blink frequency selection",
                    "offset": 13,
                    "size": 3
                  },
                  "CC": {
                    "description": "Contrast control",
                    "offset": 10,
                    "size": 3
                  },
                  "DEAD": {
                    "description": "Dead time duration",
                    "offset": 7,
                    "size": 3
                  },
                  "PON": {
                    "description": "Pulse ON duration",
                    "offset": 4,
                    "size": 3
                  },
                  "UDDIE": {
                    "description": "Update display done interrupt\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "SOFIE": {
                    "description": "Start of frame interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "HD": {
                    "description": "High drive enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 8,
              "size": 32,
              "reset_value": 32,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "FCRSF": {
                    "description": "LCD Frame Control Register\n              Synchronization flag",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RDY": {
                    "description": "Ready flag",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only"
                  },
                  "UDD": {
                    "description": "Update Display Done",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only"
                  },
                  "UDR": {
                    "description": "Update display request",
                    "offset": 2,
                    "size": 1,
                    "access": "write-only"
                  },
                  "SOF": {
                    "description": "Start of frame flag",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only"
                  },
                  "ENS": {
                    "description": "ENS",
                    "offset": 0,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "CLR": {
              "description": "clear register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "UDDC": {
                    "description": "Update display done clear",
                    "offset": 3,
                    "size": 1
                  },
                  "SOFC": {
                    "description": "Start of frame flag clear",
                    "offset": 1,
                    "size": 1
                  }
                }
              }
            },
            "RAM_COM0": {
              "description": "display memory",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "S30": {
                    "description": "S30",
                    "offset": 30,
                    "size": 1
                  },
                  "S29": {
                    "description": "S29",
                    "offset": 29,
                    "size": 1
                  },
                  "S28": {
                    "description": "S28",
                    "offset": 28,
                    "size": 1
                  },
                  "S27": {
                    "description": "S27",
                    "offset": 27,
                    "size": 1
                  },
                  "S26": {
                    "description": "S26",
                    "offset": 26,
                    "size": 1
                  },
                  "S25": {
                    "description": "S25",
                    "offset": 25,
                    "size": 1
                  },
                  "S24": {
                    "description": "S24",
                    "offset": 24,
                    "size": 1
                  },
                  "S23": {
                    "description": "S23",
                    "offset": 23,
                    "size": 1
                  },
                  "S22": {
                    "description": "S22",
                    "offset": 22,
                    "size": 1
                  },
                  "S21": {
                    "description": "S21",
                    "offset": 21,
                    "size": 1
                  },
                  "S20": {
                    "description": "S20",
                    "offset": 20,
                    "size": 1
                  },
                  "S19": {
                    "description": "S19",
                    "offset": 19,
                    "size": 1
                  },
                  "S18": {
                    "description": "S18",
                    "offset": 18,
                    "size": 1
                  },
                  "S17": {
                    "description": "S17",
                    "offset": 17,
                    "size": 1
                  },
                  "S16": {
                    "description": "S16",
                    "offset": 16,
                    "size": 1
                  },
                  "S15": {
                    "description": "S15",
                    "offset": 15,
                    "size": 1
                  },
                  "S14": {
                    "description": "S14",
                    "offset": 14,
                    "size": 1
                  },
                  "S13": {
                    "description": "S13",
                    "offset": 13,
                    "size": 1
                  },
                  "S12": {
                    "description": "S12",
                    "offset": 12,
                    "size": 1
                  },
                  "S11": {
                    "description": "S11",
                    "offset": 11,
                    "size": 1
                  },
                  "S10": {
                    "description": "S10",
                    "offset": 10,
                    "size": 1
                  },
                  "S09": {
                    "description": "S09",
                    "offset": 9,
                    "size": 1
                  },
                  "S08": {
                    "description": "S08",
                    "offset": 8,
                    "size": 1
                  },
                  "S07": {
                    "description": "S07",
                    "offset": 7,
                    "size": 1
                  },
                  "S06": {
                    "description": "S06",
                    "offset": 6,
                    "size": 1
                  },
                  "S05": {
                    "description": "S05",
                    "offset": 5,
                    "size": 1
                  },
                  "S04": {
                    "description": "S04",
                    "offset": 4,
                    "size": 1
                  },
                  "S03": {
                    "description": "S03",
                    "offset": 3,
                    "size": 1
                  },
                  "S02": {
                    "description": "S02",
                    "offset": 2,
                    "size": 1
                  },
                  "S01": {
                    "description": "S01",
                    "offset": 1,
                    "size": 1
                  },
                  "S00": {
                    "description": "S00",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "RAM_COM1": {
              "description": "display memory",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "S31": {
                    "description": "S31",
                    "offset": 31,
                    "size": 1
                  },
                  "S30": {
                    "description": "S30",
                    "offset": 30,
                    "size": 1
                  },
                  "S29": {
                    "description": "S29",
                    "offset": 29,
                    "size": 1
                  },
                  "S28": {
                    "description": "S28",
                    "offset": 28,
                    "size": 1
                  },
                  "S27": {
                    "description": "S27",
                    "offset": 27,
                    "size": 1
                  },
                  "S26": {
                    "description": "S26",
                    "offset": 26,
                    "size": 1
                  },
                  "S25": {
                    "description": "S25",
                    "offset": 25,
                    "size": 1
                  },
                  "S24": {
                    "description": "S24",
                    "offset": 24,
                    "size": 1
                  },
                  "S23": {
                    "description": "S23",
                    "offset": 23,
                    "size": 1
                  },
                  "S22": {
                    "description": "S22",
                    "offset": 22,
                    "size": 1
                  },
                  "S21": {
                    "description": "S21",
                    "offset": 21,
                    "size": 1
                  },
                  "S20": {
                    "description": "S20",
                    "offset": 20,
                    "size": 1
                  },
                  "S19": {
                    "description": "S19",
                    "offset": 19,
                    "size": 1
                  },
                  "S18": {
                    "description": "S18",
                    "offset": 18,
                    "size": 1
                  },
                  "S17": {
                    "description": "S17",
                    "offset": 17,
                    "size": 1
                  },
                  "S16": {
                    "description": "S16",
                    "offset": 16,
                    "size": 1
                  },
                  "S15": {
                    "description": "S15",
                    "offset": 15,
                    "size": 1
                  },
                  "S14": {
                    "description": "S14",
                    "offset": 14,
                    "size": 1
                  },
                  "S13": {
                    "description": "S13",
                    "offset": 13,
                    "size": 1
                  },
                  "S12": {
                    "description": "S12",
                    "offset": 12,
                    "size": 1
                  },
                  "S11": {
                    "description": "S11",
                    "offset": 11,
                    "size": 1
                  },
                  "S10": {
                    "description": "S10",
                    "offset": 10,
                    "size": 1
                  },
                  "S09": {
                    "description": "S09",
                    "offset": 9,
                    "size": 1
                  },
                  "S08": {
                    "description": "S08",
                    "offset": 8,
                    "size": 1
                  },
                  "S07": {
                    "description": "S07",
                    "offset": 7,
                    "size": 1
                  },
                  "S06": {
                    "description": "S06",
                    "offset": 6,
                    "size": 1
                  },
                  "S05": {
                    "description": "S05",
                    "offset": 5,
                    "size": 1
                  },
                  "S04": {
                    "description": "S04",
                    "offset": 4,
                    "size": 1
                  },
                  "S03": {
                    "description": "S03",
                    "offset": 3,
                    "size": 1
                  },
                  "S02": {
                    "description": "S02",
                    "offset": 2,
                    "size": 1
                  },
                  "S01": {
                    "description": "S01",
                    "offset": 1,
                    "size": 1
                  },
                  "S00": {
                    "description": "S00",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "RAM_COM2": {
              "description": "display memory",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "S31": {
                    "description": "S31",
                    "offset": 31,
                    "size": 1
                  },
                  "S30": {
                    "description": "S30",
                    "offset": 30,
                    "size": 1
                  },
                  "S29": {
                    "description": "S29",
                    "offset": 29,
                    "size": 1
                  },
                  "S28": {
                    "description": "S28",
                    "offset": 28,
                    "size": 1
                  },
                  "S27": {
                    "description": "S27",
                    "offset": 27,
                    "size": 1
                  },
                  "S26": {
                    "description": "S26",
                    "offset": 26,
                    "size": 1
                  },
                  "S25": {
                    "description": "S25",
                    "offset": 25,
                    "size": 1
                  },
                  "S24": {
                    "description": "S24",
                    "offset": 24,
                    "size": 1
                  },
                  "S23": {
                    "description": "S23",
                    "offset": 23,
                    "size": 1
                  },
                  "S22": {
                    "description": "S22",
                    "offset": 22,
                    "size": 1
                  },
                  "S21": {
                    "description": "S21",
                    "offset": 21,
                    "size": 1
                  },
                  "S20": {
                    "description": "S20",
                    "offset": 20,
                    "size": 1
                  },
                  "S19": {
                    "description": "S19",
                    "offset": 19,
                    "size": 1
                  },
                  "S18": {
                    "description": "S18",
                    "offset": 18,
                    "size": 1
                  },
                  "S17": {
                    "description": "S17",
                    "offset": 17,
                    "size": 1
                  },
                  "S16": {
                    "description": "S16",
                    "offset": 16,
                    "size": 1
                  },
                  "S15": {
                    "description": "S15",
                    "offset": 15,
                    "size": 1
                  },
                  "S14": {
                    "description": "S14",
                    "offset": 14,
                    "size": 1
                  },
                  "S13": {
                    "description": "S13",
                    "offset": 13,
                    "size": 1
                  },
                  "S12": {
                    "description": "S12",
                    "offset": 12,
                    "size": 1
                  },
                  "S11": {
                    "description": "S11",
                    "offset": 11,
                    "size": 1
                  },
                  "S10": {
                    "description": "S10",
                    "offset": 10,
                    "size": 1
                  },
                  "S09": {
                    "description": "S09",
                    "offset": 9,
                    "size": 1
                  },
                  "S08": {
                    "description": "S08",
                    "offset": 8,
                    "size": 1
                  },
                  "S07": {
                    "description": "S07",
                    "offset": 7,
                    "size": 1
                  },
                  "S06": {
                    "description": "S06",
                    "offset": 6,
                    "size": 1
                  },
                  "S05": {
                    "description": "S05",
                    "offset": 5,
                    "size": 1
                  },
                  "S04": {
                    "description": "S04",
                    "offset": 4,
                    "size": 1
                  },
                  "S03": {
                    "description": "S03",
                    "offset": 3,
                    "size": 1
                  },
                  "S02": {
                    "description": "S02",
                    "offset": 2,
                    "size": 1
                  },
                  "S01": {
                    "description": "S01",
                    "offset": 1,
                    "size": 1
                  },
                  "S00": {
                    "description": "S00",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "RAM_COM3": {
              "description": "display memory",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "S31": {
                    "description": "S31",
                    "offset": 31,
                    "size": 1
                  },
                  "S30": {
                    "description": "S30",
                    "offset": 30,
                    "size": 1
                  },
                  "S29": {
                    "description": "S29",
                    "offset": 29,
                    "size": 1
                  },
                  "S28": {
                    "description": "S28",
                    "offset": 28,
                    "size": 1
                  },
                  "S27": {
                    "description": "S27",
                    "offset": 27,
                    "size": 1
                  },
                  "S26": {
                    "description": "S26",
                    "offset": 26,
                    "size": 1
                  },
                  "S25": {
                    "description": "S25",
                    "offset": 25,
                    "size": 1
                  },
                  "S24": {
                    "description": "S24",
                    "offset": 24,
                    "size": 1
                  },
                  "S23": {
                    "description": "S23",
                    "offset": 23,
                    "size": 1
                  },
                  "S22": {
                    "description": "S22",
                    "offset": 22,
                    "size": 1
                  },
                  "S21": {
                    "description": "S21",
                    "offset": 21,
                    "size": 1
                  },
                  "S20": {
                    "description": "S20",
                    "offset": 20,
                    "size": 1
                  },
                  "S19": {
                    "description": "S19",
                    "offset": 19,
                    "size": 1
                  },
                  "S18": {
                    "description": "S18",
                    "offset": 18,
                    "size": 1
                  },
                  "S17": {
                    "description": "S17",
                    "offset": 17,
                    "size": 1
                  },
                  "S16": {
                    "description": "S16",
                    "offset": 16,
                    "size": 1
                  },
                  "S15": {
                    "description": "S15",
                    "offset": 15,
                    "size": 1
                  },
                  "S14": {
                    "description": "S14",
                    "offset": 14,
                    "size": 1
                  },
                  "S13": {
                    "description": "S13",
                    "offset": 13,
                    "size": 1
                  },
                  "S12": {
                    "description": "S12",
                    "offset": 12,
                    "size": 1
                  },
                  "S11": {
                    "description": "S11",
                    "offset": 11,
                    "size": 1
                  },
                  "S10": {
                    "description": "S10",
                    "offset": 10,
                    "size": 1
                  },
                  "S09": {
                    "description": "S09",
                    "offset": 9,
                    "size": 1
                  },
                  "S08": {
                    "description": "S08",
                    "offset": 8,
                    "size": 1
                  },
                  "S07": {
                    "description": "S07",
                    "offset": 7,
                    "size": 1
                  },
                  "S06": {
                    "description": "S06",
                    "offset": 6,
                    "size": 1
                  },
                  "S05": {
                    "description": "S05",
                    "offset": 5,
                    "size": 1
                  },
                  "S04": {
                    "description": "S04",
                    "offset": 4,
                    "size": 1
                  },
                  "S03": {
                    "description": "S03",
                    "offset": 3,
                    "size": 1
                  },
                  "S02": {
                    "description": "S02",
                    "offset": 2,
                    "size": 1
                  },
                  "S01": {
                    "description": "S01",
                    "offset": 1,
                    "size": 1
                  },
                  "S00": {
                    "description": "S00",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "RAM_COM4": {
              "description": "display memory",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "S31": {
                    "description": "S31",
                    "offset": 31,
                    "size": 1
                  },
                  "S30": {
                    "description": "S30",
                    "offset": 30,
                    "size": 1
                  },
                  "S29": {
                    "description": "S29",
                    "offset": 29,
                    "size": 1
                  },
                  "S28": {
                    "description": "S28",
                    "offset": 28,
                    "size": 1
                  },
                  "S27": {
                    "description": "S27",
                    "offset": 27,
                    "size": 1
                  },
                  "S26": {
                    "description": "S26",
                    "offset": 26,
                    "size": 1
                  },
                  "S25": {
                    "description": "S25",
                    "offset": 25,
                    "size": 1
                  },
                  "S24": {
                    "description": "S24",
                    "offset": 24,
                    "size": 1
                  },
                  "S23": {
                    "description": "S23",
                    "offset": 23,
                    "size": 1
                  },
                  "S22": {
                    "description": "S22",
                    "offset": 22,
                    "size": 1
                  },
                  "S21": {
                    "description": "S21",
                    "offset": 21,
                    "size": 1
                  },
                  "S20": {
                    "description": "S20",
                    "offset": 20,
                    "size": 1
                  },
                  "S19": {
                    "description": "S19",
                    "offset": 19,
                    "size": 1
                  },
                  "S18": {
                    "description": "S18",
                    "offset": 18,
                    "size": 1
                  },
                  "S17": {
                    "description": "S17",
                    "offset": 17,
                    "size": 1
                  },
                  "S16": {
                    "description": "S16",
                    "offset": 16,
                    "size": 1
                  },
                  "S15": {
                    "description": "S15",
                    "offset": 15,
                    "size": 1
                  },
                  "S14": {
                    "description": "S14",
                    "offset": 14,
                    "size": 1
                  },
                  "S13": {
                    "description": "S13",
                    "offset": 13,
                    "size": 1
                  },
                  "S12": {
                    "description": "S12",
                    "offset": 12,
                    "size": 1
                  },
                  "S11": {
                    "description": "S11",
                    "offset": 11,
                    "size": 1
                  },
                  "S10": {
                    "description": "S10",
                    "offset": 10,
                    "size": 1
                  },
                  "S09": {
                    "description": "S09",
                    "offset": 9,
                    "size": 1
                  },
                  "S08": {
                    "description": "S08",
                    "offset": 8,
                    "size": 1
                  },
                  "S07": {
                    "description": "S07",
                    "offset": 7,
                    "size": 1
                  },
                  "S06": {
                    "description": "S06",
                    "offset": 6,
                    "size": 1
                  },
                  "S05": {
                    "description": "S05",
                    "offset": 5,
                    "size": 1
                  },
                  "S04": {
                    "description": "S04",
                    "offset": 4,
                    "size": 1
                  },
                  "S03": {
                    "description": "S03",
                    "offset": 3,
                    "size": 1
                  },
                  "S02": {
                    "description": "S02",
                    "offset": 2,
                    "size": 1
                  },
                  "S01": {
                    "description": "S01",
                    "offset": 1,
                    "size": 1
                  },
                  "S00": {
                    "description": "S00",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "RAM_COM5": {
              "description": "display memory",
              "offset": 60,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "S31": {
                    "description": "S31",
                    "offset": 31,
                    "size": 1
                  },
                  "S30": {
                    "description": "S30",
                    "offset": 30,
                    "size": 1
                  },
                  "S29": {
                    "description": "S29",
                    "offset": 29,
                    "size": 1
                  },
                  "S28": {
                    "description": "S28",
                    "offset": 28,
                    "size": 1
                  },
                  "S27": {
                    "description": "S27",
                    "offset": 27,
                    "size": 1
                  },
                  "S26": {
                    "description": "S26",
                    "offset": 26,
                    "size": 1
                  },
                  "S25": {
                    "description": "S25",
                    "offset": 25,
                    "size": 1
                  },
                  "S24": {
                    "description": "S24",
                    "offset": 24,
                    "size": 1
                  },
                  "S23": {
                    "description": "S23",
                    "offset": 23,
                    "size": 1
                  },
                  "S22": {
                    "description": "S22",
                    "offset": 22,
                    "size": 1
                  },
                  "S21": {
                    "description": "S21",
                    "offset": 21,
                    "size": 1
                  },
                  "S20": {
                    "description": "S20",
                    "offset": 20,
                    "size": 1
                  },
                  "S19": {
                    "description": "S19",
                    "offset": 19,
                    "size": 1
                  },
                  "S18": {
                    "description": "S18",
                    "offset": 18,
                    "size": 1
                  },
                  "S17": {
                    "description": "S17",
                    "offset": 17,
                    "size": 1
                  },
                  "S16": {
                    "description": "S16",
                    "offset": 16,
                    "size": 1
                  },
                  "S15": {
                    "description": "S15",
                    "offset": 15,
                    "size": 1
                  },
                  "S14": {
                    "description": "S14",
                    "offset": 14,
                    "size": 1
                  },
                  "S13": {
                    "description": "S13",
                    "offset": 13,
                    "size": 1
                  },
                  "S12": {
                    "description": "S12",
                    "offset": 12,
                    "size": 1
                  },
                  "S11": {
                    "description": "S11",
                    "offset": 11,
                    "size": 1
                  },
                  "S10": {
                    "description": "S10",
                    "offset": 10,
                    "size": 1
                  },
                  "S09": {
                    "description": "S09",
                    "offset": 9,
                    "size": 1
                  },
                  "S08": {
                    "description": "S08",
                    "offset": 8,
                    "size": 1
                  },
                  "S07": {
                    "description": "S07",
                    "offset": 7,
                    "size": 1
                  },
                  "S06": {
                    "description": "S06",
                    "offset": 6,
                    "size": 1
                  },
                  "S05": {
                    "description": "S05",
                    "offset": 5,
                    "size": 1
                  },
                  "S04": {
                    "description": "S04",
                    "offset": 4,
                    "size": 1
                  },
                  "S03": {
                    "description": "S03",
                    "offset": 3,
                    "size": 1
                  },
                  "S02": {
                    "description": "S02",
                    "offset": 2,
                    "size": 1
                  },
                  "S01": {
                    "description": "S01",
                    "offset": 1,
                    "size": 1
                  },
                  "S00": {
                    "description": "S00",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "RAM_COM6": {
              "description": "display memory",
              "offset": 68,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "S31": {
                    "description": "S31",
                    "offset": 31,
                    "size": 1
                  },
                  "S30": {
                    "description": "S30",
                    "offset": 30,
                    "size": 1
                  },
                  "S29": {
                    "description": "S29",
                    "offset": 29,
                    "size": 1
                  },
                  "S28": {
                    "description": "S28",
                    "offset": 28,
                    "size": 1
                  },
                  "S27": {
                    "description": "S27",
                    "offset": 27,
                    "size": 1
                  },
                  "S26": {
                    "description": "S26",
                    "offset": 26,
                    "size": 1
                  },
                  "S25": {
                    "description": "S25",
                    "offset": 25,
                    "size": 1
                  },
                  "S24": {
                    "description": "S24",
                    "offset": 24,
                    "size": 1
                  },
                  "S23": {
                    "description": "S23",
                    "offset": 23,
                    "size": 1
                  },
                  "S22": {
                    "description": "S22",
                    "offset": 22,
                    "size": 1
                  },
                  "S21": {
                    "description": "S21",
                    "offset": 21,
                    "size": 1
                  },
                  "S20": {
                    "description": "S20",
                    "offset": 20,
                    "size": 1
                  },
                  "S19": {
                    "description": "S19",
                    "offset": 19,
                    "size": 1
                  },
                  "S18": {
                    "description": "S18",
                    "offset": 18,
                    "size": 1
                  },
                  "S17": {
                    "description": "S17",
                    "offset": 17,
                    "size": 1
                  },
                  "S16": {
                    "description": "S16",
                    "offset": 16,
                    "size": 1
                  },
                  "S15": {
                    "description": "S15",
                    "offset": 15,
                    "size": 1
                  },
                  "S14": {
                    "description": "S14",
                    "offset": 14,
                    "size": 1
                  },
                  "S13": {
                    "description": "S13",
                    "offset": 13,
                    "size": 1
                  },
                  "S12": {
                    "description": "S12",
                    "offset": 12,
                    "size": 1
                  },
                  "S11": {
                    "description": "S11",
                    "offset": 11,
                    "size": 1
                  },
                  "S10": {
                    "description": "S10",
                    "offset": 10,
                    "size": 1
                  },
                  "S09": {
                    "description": "S09",
                    "offset": 9,
                    "size": 1
                  },
                  "S08": {
                    "description": "S08",
                    "offset": 8,
                    "size": 1
                  },
                  "S07": {
                    "description": "S07",
                    "offset": 7,
                    "size": 1
                  },
                  "S06": {
                    "description": "S06",
                    "offset": 6,
                    "size": 1
                  },
                  "S05": {
                    "description": "S05",
                    "offset": 5,
                    "size": 1
                  },
                  "S04": {
                    "description": "S04",
                    "offset": 4,
                    "size": 1
                  },
                  "S03": {
                    "description": "S03",
                    "offset": 3,
                    "size": 1
                  },
                  "S02": {
                    "description": "S02",
                    "offset": 2,
                    "size": 1
                  },
                  "S01": {
                    "description": "S01",
                    "offset": 1,
                    "size": 1
                  },
                  "S00": {
                    "description": "S00",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "RAM_COM7": {
              "description": "display memory",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "S31": {
                    "description": "S31",
                    "offset": 31,
                    "size": 1
                  },
                  "S30": {
                    "description": "S30",
                    "offset": 30,
                    "size": 1
                  },
                  "S29": {
                    "description": "S29",
                    "offset": 29,
                    "size": 1
                  },
                  "S28": {
                    "description": "S28",
                    "offset": 28,
                    "size": 1
                  },
                  "S27": {
                    "description": "S27",
                    "offset": 27,
                    "size": 1
                  },
                  "S26": {
                    "description": "S26",
                    "offset": 26,
                    "size": 1
                  },
                  "S25": {
                    "description": "S25",
                    "offset": 25,
                    "size": 1
                  },
                  "S24": {
                    "description": "S24",
                    "offset": 24,
                    "size": 1
                  },
                  "S23": {
                    "description": "S23",
                    "offset": 23,
                    "size": 1
                  },
                  "S22": {
                    "description": "S22",
                    "offset": 22,
                    "size": 1
                  },
                  "S21": {
                    "description": "S21",
                    "offset": 21,
                    "size": 1
                  },
                  "S20": {
                    "description": "S20",
                    "offset": 20,
                    "size": 1
                  },
                  "S19": {
                    "description": "S19",
                    "offset": 19,
                    "size": 1
                  },
                  "S18": {
                    "description": "S18",
                    "offset": 18,
                    "size": 1
                  },
                  "S17": {
                    "description": "S17",
                    "offset": 17,
                    "size": 1
                  },
                  "S16": {
                    "description": "S16",
                    "offset": 16,
                    "size": 1
                  },
                  "S15": {
                    "description": "S15",
                    "offset": 15,
                    "size": 1
                  },
                  "S14": {
                    "description": "S14",
                    "offset": 14,
                    "size": 1
                  },
                  "S13": {
                    "description": "S13",
                    "offset": 13,
                    "size": 1
                  },
                  "S12": {
                    "description": "S12",
                    "offset": 12,
                    "size": 1
                  },
                  "S11": {
                    "description": "S11",
                    "offset": 11,
                    "size": 1
                  },
                  "S10": {
                    "description": "S10",
                    "offset": 10,
                    "size": 1
                  },
                  "S09": {
                    "description": "S09",
                    "offset": 9,
                    "size": 1
                  },
                  "S08": {
                    "description": "S08",
                    "offset": 8,
                    "size": 1
                  },
                  "S07": {
                    "description": "S07",
                    "offset": 7,
                    "size": 1
                  },
                  "S06": {
                    "description": "S06",
                    "offset": 6,
                    "size": 1
                  },
                  "S05": {
                    "description": "S05",
                    "offset": 5,
                    "size": 1
                  },
                  "S04": {
                    "description": "S04",
                    "offset": 4,
                    "size": 1
                  },
                  "S03": {
                    "description": "S03",
                    "offset": 3,
                    "size": 1
                  },
                  "S02": {
                    "description": "S02",
                    "offset": 2,
                    "size": 1
                  },
                  "S01": {
                    "description": "S01",
                    "offset": 1,
                    "size": 1
                  },
                  "S00": {
                    "description": "S00",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "LPTIM": {
        "description": "Low power timer",
        "children": {
          "registers": {
            "ISR": {
              "description": "Interrupt and Status Register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "DOWN": {
                    "description": "Counter direction change up to\n              down",
                    "offset": 6,
                    "size": 1
                  },
                  "UP": {
                    "description": "Counter direction change down to\n              up",
                    "offset": 5,
                    "size": 1
                  },
                  "ARROK": {
                    "description": "Autoreload register update\n              OK",
                    "offset": 4,
                    "size": 1
                  },
                  "CMPOK": {
                    "description": "Compare register update OK",
                    "offset": 3,
                    "size": 1
                  },
                  "EXTTRIG": {
                    "description": "External trigger edge\n              event",
                    "offset": 2,
                    "size": 1
                  },
                  "ARRM": {
                    "description": "Autoreload match",
                    "offset": 1,
                    "size": 1
                  },
                  "CMPM": {
                    "description": "Compare match",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ICR": {
              "description": "Interrupt Clear Register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "DOWNCF": {
                    "description": "Direction change to down Clear\n              Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "UPCF": {
                    "description": "Direction change to UP Clear\n              Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "ARROKCF": {
                    "description": "Autoreload register update OK Clear\n              Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "CMPOKCF": {
                    "description": "Compare register update OK Clear\n              Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "EXTTRIGCF": {
                    "description": "External trigger valid edge Clear\n              Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "ARRMCF": {
                    "description": "Autoreload match Clear\n              Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "CMPMCF": {
                    "description": "compare match Clear Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IER": {
              "description": "Interrupt Enable Register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DOWNIE": {
                    "description": "Direction change to down Interrupt\n              Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "UPIE": {
                    "description": "Direction change to UP Interrupt\n              Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "ARROKIE": {
                    "description": "Autoreload register update OK Interrupt\n              Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "CMPOKIE": {
                    "description": "Compare register update OK Interrupt\n              Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "EXTTRIGIE": {
                    "description": "External trigger valid edge Interrupt\n              Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "ARRMIE": {
                    "description": "Autoreload match Interrupt\n              Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "CMPMIE": {
                    "description": "Compare match Interrupt\n              Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CFGR": {
              "description": "Configuration Register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ENC": {
                    "description": "Encoder mode enable",
                    "offset": 24,
                    "size": 1
                  },
                  "COUNTMODE": {
                    "description": "counter mode enabled",
                    "offset": 23,
                    "size": 1
                  },
                  "PRELOAD": {
                    "description": "Registers update mode",
                    "offset": 22,
                    "size": 1
                  },
                  "WAVPOL": {
                    "description": "Waveform shape polarity",
                    "offset": 21,
                    "size": 1
                  },
                  "WAVE": {
                    "description": "Waveform shape",
                    "offset": 20,
                    "size": 1
                  },
                  "TIMOUT": {
                    "description": "Timeout enable",
                    "offset": 19,
                    "size": 1
                  },
                  "TRIGEN": {
                    "description": "Trigger enable and\n              polarity",
                    "offset": 17,
                    "size": 2
                  },
                  "TRIGSEL": {
                    "description": "Trigger selector",
                    "offset": 13,
                    "size": 3
                  },
                  "PRESC": {
                    "description": "Clock prescaler",
                    "offset": 9,
                    "size": 3
                  },
                  "TRGFLT": {
                    "description": "Configurable digital filter for\n              trigger",
                    "offset": 6,
                    "size": 2
                  },
                  "CKFLT": {
                    "description": "Configurable digital filter for external\n              clock",
                    "offset": 3,
                    "size": 2
                  },
                  "CKPOL": {
                    "description": "Clock Polarity",
                    "offset": 1,
                    "size": 2
                  },
                  "CKSEL": {
                    "description": "Clock selector",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CR": {
              "description": "Control Register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNTSTRT": {
                    "description": "Timer start in continuous\n              mode",
                    "offset": 2,
                    "size": 1
                  },
                  "SNGSTRT": {
                    "description": "LPTIM start in single mode",
                    "offset": 1,
                    "size": 1
                  },
                  "ENABLE": {
                    "description": "LPTIM Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CMP": {
              "description": "Compare Register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CMP": {
                    "description": "Compare value.",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ARR": {
              "description": "Autoreload Register",
              "offset": 24,
              "size": 32,
              "reset_value": 1,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARR": {
                    "description": "Auto reload value.",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CNT": {
              "description": "Counter Register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Counter value.",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            }
          }
        }
      },
      "RNG": {
        "description": "Random number generator",
        "children": {
          "registers": {
            "CR": {
              "description": "control register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IE": {
                    "description": "Interrupt enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RNGEN": {
                    "description": "Random number generator\n              enable",
                    "offset": 2,
                    "size": 1
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SEIS": {
                    "description": "Seed error interrupt\n              status",
                    "offset": 6,
                    "size": 1
                  },
                  "CEIS": {
                    "description": "Clock error interrupt\n              status",
                    "offset": 5,
                    "size": 1
                  },
                  "SECS": {
                    "description": "Seed error current status",
                    "offset": 2,
                    "size": 1,
                    "access": "read-only"
                  },
                  "CECS": {
                    "description": "Clock error current status",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only"
                  },
                  "DRDY": {
                    "description": "Data ready",
                    "offset": 0,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "DR": {
              "description": "data register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RNDATA": {
                    "description": "Random data",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            }
          }
        }
      },
      "RTC": {
        "description": "Real-time clock",
        "children": {
          "registers": {
            "TR": {
              "description": "RTC time register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PM": {
                    "description": "AM/PM notation",
                    "offset": 22,
                    "size": 1
                  },
                  "HT": {
                    "description": "Hour tens in BCD format",
                    "offset": 20,
                    "size": 2
                  },
                  "HU": {
                    "description": "Hour units in BCD format",
                    "offset": 16,
                    "size": 4
                  },
                  "MNT": {
                    "description": "Minute tens in BCD format",
                    "offset": 12,
                    "size": 3
                  },
                  "MNU": {
                    "description": "Minute units in BCD format",
                    "offset": 8,
                    "size": 4
                  },
                  "ST": {
                    "description": "Second tens in BCD format",
                    "offset": 4,
                    "size": 3
                  },
                  "SU": {
                    "description": "Second units in BCD format",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "DR": {
              "description": "RTC date register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "YT": {
                    "description": "Year tens in BCD format",
                    "offset": 20,
                    "size": 4
                  },
                  "YU": {
                    "description": "Year units in BCD format",
                    "offset": 16,
                    "size": 4
                  },
                  "WDU": {
                    "description": "Week day units",
                    "offset": 13,
                    "size": 3
                  },
                  "MT": {
                    "description": "Month tens in BCD format",
                    "offset": 12,
                    "size": 1
                  },
                  "MU": {
                    "description": "Month units in BCD format",
                    "offset": 8,
                    "size": 4
                  },
                  "DT": {
                    "description": "Date tens in BCD format",
                    "offset": 4,
                    "size": 2
                  },
                  "DU": {
                    "description": "Date units in BCD format",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "CR": {
              "description": "RTC control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "COE": {
                    "description": "Calibration output enable",
                    "offset": 23,
                    "size": 1
                  },
                  "OSEL": {
                    "description": "Output selection",
                    "offset": 21,
                    "size": 2
                  },
                  "POL": {
                    "description": "Output polarity",
                    "offset": 20,
                    "size": 1
                  },
                  "COSEL": {
                    "description": "Calibration output\n              selection",
                    "offset": 19,
                    "size": 1
                  },
                  "BKP": {
                    "description": "Backup",
                    "offset": 18,
                    "size": 1
                  },
                  "SUB1H": {
                    "description": "Subtract 1 hour (winter time\n              change)",
                    "offset": 17,
                    "size": 1,
                    "access": "write-only"
                  },
                  "ADD1H": {
                    "description": "Add 1 hour (summer time\n              change)",
                    "offset": 16,
                    "size": 1,
                    "access": "write-only"
                  },
                  "TSIE": {
                    "description": "Time-stamp interrupt\n              enable",
                    "offset": 15,
                    "size": 1
                  },
                  "WUTIE": {
                    "description": "Wakeup timer interrupt\n              enable",
                    "offset": 14,
                    "size": 1
                  },
                  "ALRBIE": {
                    "description": "Alarm B interrupt enable",
                    "offset": 13,
                    "size": 1
                  },
                  "ALRAIE": {
                    "description": "Alarm A interrupt enable",
                    "offset": 12,
                    "size": 1
                  },
                  "TSE": {
                    "description": "timestamp enable",
                    "offset": 11,
                    "size": 1
                  },
                  "WUTE": {
                    "description": "Wakeup timer enable",
                    "offset": 10,
                    "size": 1
                  },
                  "ALRBE": {
                    "description": "Alarm B enable",
                    "offset": 9,
                    "size": 1
                  },
                  "ALRAE": {
                    "description": "Alarm A enable",
                    "offset": 8,
                    "size": 1
                  },
                  "FMT": {
                    "description": "Hour format",
                    "offset": 6,
                    "size": 1
                  },
                  "BYPSHAD": {
                    "description": "Bypass the shadow\n              registers",
                    "offset": 5,
                    "size": 1
                  },
                  "REFCKON": {
                    "description": "RTC_REFIN reference clock detection\n              enable (50 or 60 Hz)",
                    "offset": 4,
                    "size": 1
                  },
                  "TSEDGE": {
                    "description": "Time-stamp event active\n              edge",
                    "offset": 3,
                    "size": 1
                  },
                  "WUCKSEL": {
                    "description": "Wakeup clock selection",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "ISR": {
              "description": "RTC initialization and status\n          register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TAMP2F": {
                    "description": "RTC_TAMP2 detection flag",
                    "offset": 14,
                    "size": 1
                  },
                  "TAMP1F": {
                    "description": "RTC_TAMP1 detection flag",
                    "offset": 13,
                    "size": 1
                  },
                  "TSOVF": {
                    "description": "Time-stamp overflow flag",
                    "offset": 12,
                    "size": 1
                  },
                  "TSF": {
                    "description": "Time-stamp flag",
                    "offset": 11,
                    "size": 1
                  },
                  "WUTF": {
                    "description": "Wakeup timer flag",
                    "offset": 10,
                    "size": 1
                  },
                  "ALRBF": {
                    "description": "Alarm B flag",
                    "offset": 9,
                    "size": 1
                  },
                  "ALRAF": {
                    "description": "Alarm A flag",
                    "offset": 8,
                    "size": 1
                  },
                  "INIT": {
                    "description": "Initialization mode",
                    "offset": 7,
                    "size": 1
                  },
                  "INITF": {
                    "description": "Initialization flag",
                    "offset": 6,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RSF": {
                    "description": "Registers synchronization\n              flag",
                    "offset": 5,
                    "size": 1
                  },
                  "INITS": {
                    "description": "Initialization status flag",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only"
                  },
                  "SHPF": {
                    "description": "Shift operation pending",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only"
                  },
                  "WUTWF": {
                    "description": "Wakeup timer write flag",
                    "offset": 2,
                    "size": 1,
                    "access": "read-only"
                  },
                  "ALRBWF": {
                    "description": "Alarm B write flag",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only"
                  },
                  "ALRAWF": {
                    "description": "Alarm A write flag",
                    "offset": 0,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "PRER": {
              "description": "RTC prescaler register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PREDIV_A": {
                    "description": "Asynchronous prescaler\n              factor",
                    "offset": 16,
                    "size": 7
                  },
                  "PREDIV_S": {
                    "description": "Synchronous prescaler\n              factor",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "WUTR": {
              "description": "RTC wakeup timer register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "WUT": {
                    "description": "Wakeup auto-reload value\n              bits",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ALRMAR": {
              "description": "RTC alarm A register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MSK4": {
                    "description": "Alarm A date mask",
                    "offset": 31,
                    "size": 1
                  },
                  "WDSEL": {
                    "description": "Week day selection",
                    "offset": 30,
                    "size": 1
                  },
                  "DT": {
                    "description": "Date tens in BCD format.",
                    "offset": 28,
                    "size": 2
                  },
                  "DU": {
                    "description": "Date units or day in BCD\n              format.",
                    "offset": 24,
                    "size": 4
                  },
                  "MSK3": {
                    "description": "Alarm A hours mask",
                    "offset": 23,
                    "size": 1
                  },
                  "PM": {
                    "description": "AM/PM notation",
                    "offset": 22,
                    "size": 1
                  },
                  "HT": {
                    "description": "Hour tens in BCD format.",
                    "offset": 20,
                    "size": 2
                  },
                  "HU": {
                    "description": "Hour units in BCD format.",
                    "offset": 16,
                    "size": 4
                  },
                  "MSK2": {
                    "description": "Alarm A minutes mask",
                    "offset": 15,
                    "size": 1
                  },
                  "MNT": {
                    "description": "Minute tens in BCD format.",
                    "offset": 12,
                    "size": 3
                  },
                  "MNU": {
                    "description": "Minute units in BCD\n              format.",
                    "offset": 8,
                    "size": 4
                  },
                  "MSK1": {
                    "description": "Alarm A seconds mask",
                    "offset": 7,
                    "size": 1
                  },
                  "ST": {
                    "description": "Second tens in BCD format.",
                    "offset": 4,
                    "size": 3
                  },
                  "SU": {
                    "description": "Second units in BCD\n              format.",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "ALRMBR": {
              "description": "RTC alarm B register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MSK4": {
                    "description": "Alarm B date mask",
                    "offset": 31,
                    "size": 1
                  },
                  "WDSEL": {
                    "description": "Week day selection",
                    "offset": 30,
                    "size": 1
                  },
                  "DT": {
                    "description": "Date tens in BCD format",
                    "offset": 28,
                    "size": 2
                  },
                  "DU": {
                    "description": "Date units or day in BCD\n              format",
                    "offset": 24,
                    "size": 4
                  },
                  "MSK3": {
                    "description": "Alarm B hours mask",
                    "offset": 23,
                    "size": 1
                  },
                  "PM": {
                    "description": "AM/PM notation",
                    "offset": 22,
                    "size": 1
                  },
                  "HT": {
                    "description": "Hour tens in BCD format",
                    "offset": 20,
                    "size": 2
                  },
                  "HU": {
                    "description": "Hour units in BCD format",
                    "offset": 16,
                    "size": 4
                  },
                  "MSK2": {
                    "description": "Alarm B minutes mask",
                    "offset": 15,
                    "size": 1
                  },
                  "MNT": {
                    "description": "Minute tens in BCD format",
                    "offset": 12,
                    "size": 3
                  },
                  "MNU": {
                    "description": "Minute units in BCD format",
                    "offset": 8,
                    "size": 4
                  },
                  "MSK1": {
                    "description": "Alarm B seconds mask",
                    "offset": 7,
                    "size": 1
                  },
                  "ST": {
                    "description": "Second tens in BCD format",
                    "offset": 4,
                    "size": 3
                  },
                  "SU": {
                    "description": "Second units in BCD format",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "WPR": {
              "description": "write protection register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "KEY": {
                    "description": "Write protection key",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SSR": {
              "description": "RTC sub second register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "SS": {
                    "description": "Sub second value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "SHIFTR": {
              "description": "RTC shift control register",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "ADD1S": {
                    "description": "Add one second",
                    "offset": 31,
                    "size": 1
                  },
                  "SUBFS": {
                    "description": "Subtract a fraction of a\n              second",
                    "offset": 0,
                    "size": 15
                  }
                }
              }
            },
            "TSTR": {
              "description": "RTC timestamp time register",
              "offset": 48,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "PM": {
                    "description": "AM/PM notation",
                    "offset": 22,
                    "size": 1
                  },
                  "HT": {
                    "description": "Hour tens in BCD format.",
                    "offset": 20,
                    "size": 2
                  },
                  "HU": {
                    "description": "Hour units in BCD format.",
                    "offset": 16,
                    "size": 4
                  },
                  "MNT": {
                    "description": "Minute tens in BCD format.",
                    "offset": 12,
                    "size": 3
                  },
                  "MNU": {
                    "description": "Minute units in BCD\n              format.",
                    "offset": 8,
                    "size": 4
                  },
                  "ST": {
                    "description": "Second tens in BCD format.",
                    "offset": 4,
                    "size": 3
                  },
                  "SU": {
                    "description": "Second units in BCD\n              format.",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "TSDR": {
              "description": "RTC timestamp date register",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "WDU": {
                    "description": "Week day units",
                    "offset": 13,
                    "size": 3
                  },
                  "MT": {
                    "description": "Month tens in BCD format",
                    "offset": 12,
                    "size": 1
                  },
                  "MU": {
                    "description": "Month units in BCD format",
                    "offset": 8,
                    "size": 4
                  },
                  "DT": {
                    "description": "Date tens in BCD format",
                    "offset": 4,
                    "size": 2
                  },
                  "DU": {
                    "description": "Date units in BCD format",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "TSSSR": {
              "description": "RTC time-stamp sub second\n          register",
              "offset": 56,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "SS": {
                    "description": "Sub second value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CALR": {
              "description": "RTC calibration register",
              "offset": 60,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CALP": {
                    "description": "Increase frequency of RTC by 488.5\n              ppm",
                    "offset": 15,
                    "size": 1
                  },
                  "CALW8": {
                    "description": "Use a 8-second calibration cycle\n              period",
                    "offset": 14,
                    "size": 1
                  },
                  "CALW16": {
                    "description": "Use a 16-second calibration cycle\n              period",
                    "offset": 13,
                    "size": 1
                  },
                  "CALM": {
                    "description": "Calibration minus",
                    "offset": 0,
                    "size": 9
                  }
                }
              }
            },
            "TAMPCR": {
              "description": "RTC tamper configuration\n          register",
              "offset": 64,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TAMP2MF": {
                    "description": "Tamper 2 mask flag",
                    "offset": 21,
                    "size": 1
                  },
                  "TAMP2NOERASE": {
                    "description": "Tamper 2 no erase",
                    "offset": 20,
                    "size": 1
                  },
                  "TAMP2IE": {
                    "description": "Tamper 2 interrupt enable",
                    "offset": 19,
                    "size": 1
                  },
                  "TAMP1MF": {
                    "description": "Tamper 1 mask flag",
                    "offset": 18,
                    "size": 1
                  },
                  "TAMP1NOERASE": {
                    "description": "Tamper 1 no erase",
                    "offset": 17,
                    "size": 1
                  },
                  "TAMP1IE": {
                    "description": "Tamper 1 interrupt enable",
                    "offset": 16,
                    "size": 1
                  },
                  "TAMPPUDIS": {
                    "description": "RTC_TAMPx pull-up disable",
                    "offset": 15,
                    "size": 1
                  },
                  "TAMPPRCH": {
                    "description": "RTC_TAMPx precharge\n              duration",
                    "offset": 13,
                    "size": 2
                  },
                  "TAMPFLT": {
                    "description": "RTC_TAMPx filter count",
                    "offset": 11,
                    "size": 2
                  },
                  "TAMPFREQ": {
                    "description": "Tamper sampling frequency",
                    "offset": 8,
                    "size": 3
                  },
                  "TAMPTS": {
                    "description": "Activate timestamp on tamper detection\n              event",
                    "offset": 7,
                    "size": 1
                  },
                  "TAMP2_TRG": {
                    "description": "Active level for RTC_TAMP2\n              input",
                    "offset": 4,
                    "size": 1
                  },
                  "TAMP2E": {
                    "description": "RTC_TAMP2 input detection\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "TAMPIE": {
                    "description": "Tamper interrupt enable",
                    "offset": 2,
                    "size": 1
                  },
                  "TAMP1TRG": {
                    "description": "Active level for RTC_TAMP1\n              input",
                    "offset": 1,
                    "size": 1
                  },
                  "TAMP1E": {
                    "description": "RTC_TAMP1 input detection\n              enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ALRMASSR": {
              "description": "RTC alarm A sub second\n          register",
              "offset": 68,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASKSS": {
                    "description": "Mask the most-significant bits starting\n              at this bit",
                    "offset": 24,
                    "size": 4
                  },
                  "SS": {
                    "description": "Sub seconds value",
                    "offset": 0,
                    "size": 15
                  }
                }
              }
            },
            "ALRMBSSR": {
              "description": "RTC alarm B sub second\n          register",
              "offset": 72,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASKSS": {
                    "description": "Mask the most-significant bits starting\n              at this bit",
                    "offset": 24,
                    "size": 4
                  },
                  "SS": {
                    "description": "Sub seconds value",
                    "offset": 0,
                    "size": 15
                  }
                }
              }
            },
            "OR": {
              "description": "option register",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RTC_OUT_RMP": {
                    "description": "RTC_ALARM on PC13 output\n              type",
                    "offset": 1,
                    "size": 1
                  },
                  "RTC_ALARM_TYPE": {
                    "description": "RTC_ALARM on PC13 output\n              type",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "BKP0R": {
              "description": "RTC backup registers",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BKP": {
                    "description": "BKP",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "BKP1R": {
              "description": "RTC backup registers",
              "offset": 84,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BKP": {
                    "description": "BKP",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "BKP2R": {
              "description": "RTC backup registers",
              "offset": 88,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BKP": {
                    "description": "BKP",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "BKP3R": {
              "description": "RTC backup registers",
              "offset": 92,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BKP": {
                    "description": "BKP",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "BKP4R": {
              "description": "RTC backup registers",
              "offset": 96,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BKP": {
                    "description": "BKP",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            }
          }
        }
      },
      "USART1": {
        "description": "Universal synchronous asynchronous receiver\n      transmitter",
        "children": {
          "registers": {
            "CR1": {
              "description": "Control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "M1": {
                    "description": "Word length",
                    "offset": 28,
                    "size": 1
                  },
                  "EOBIE": {
                    "description": "End of Block interrupt\n              enable",
                    "offset": 27,
                    "size": 1
                  },
                  "RTOIE": {
                    "description": "Receiver timeout interrupt\n              enable",
                    "offset": 26,
                    "size": 1
                  },
                  "DEAT4": {
                    "description": "Driver Enable assertion\n              time",
                    "offset": 25,
                    "size": 1
                  },
                  "DEAT3": {
                    "description": "DEAT3",
                    "offset": 24,
                    "size": 1
                  },
                  "DEAT2": {
                    "description": "DEAT2",
                    "offset": 23,
                    "size": 1
                  },
                  "DEAT1": {
                    "description": "DEAT1",
                    "offset": 22,
                    "size": 1
                  },
                  "DEAT0": {
                    "description": "DEAT0",
                    "offset": 21,
                    "size": 1
                  },
                  "DEDT4": {
                    "description": "Driver Enable de-assertion\n              time",
                    "offset": 20,
                    "size": 1
                  },
                  "DEDT3": {
                    "description": "DEDT3",
                    "offset": 19,
                    "size": 1
                  },
                  "DEDT2": {
                    "description": "DEDT2",
                    "offset": 18,
                    "size": 1
                  },
                  "DEDT1": {
                    "description": "DEDT1",
                    "offset": 17,
                    "size": 1
                  },
                  "DEDT0": {
                    "description": "DEDT0",
                    "offset": 16,
                    "size": 1
                  },
                  "OVER8": {
                    "description": "Oversampling mode",
                    "offset": 15,
                    "size": 1
                  },
                  "CMIE": {
                    "description": "Character match interrupt\n              enable",
                    "offset": 14,
                    "size": 1
                  },
                  "MME": {
                    "description": "Mute mode enable",
                    "offset": 13,
                    "size": 1
                  },
                  "M0": {
                    "description": "Word length",
                    "offset": 12,
                    "size": 1
                  },
                  "WAKE": {
                    "description": "Receiver wakeup method",
                    "offset": 11,
                    "size": 1
                  },
                  "PCE": {
                    "description": "Parity control enable",
                    "offset": 10,
                    "size": 1
                  },
                  "PS": {
                    "description": "Parity selection",
                    "offset": 9,
                    "size": 1
                  },
                  "PEIE": {
                    "description": "PE interrupt enable",
                    "offset": 8,
                    "size": 1
                  },
                  "TXEIE": {
                    "description": "interrupt enable",
                    "offset": 7,
                    "size": 1
                  },
                  "TCIE": {
                    "description": "Transmission complete interrupt\n              enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RXNEIE": {
                    "description": "RXNE interrupt enable",
                    "offset": 5,
                    "size": 1
                  },
                  "IDLEIE": {
                    "description": "IDLE interrupt enable",
                    "offset": 4,
                    "size": 1
                  },
                  "TE": {
                    "description": "Transmitter enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RE": {
                    "description": "Receiver enable",
                    "offset": 2,
                    "size": 1
                  },
                  "UESM": {
                    "description": "USART enable in Stop mode",
                    "offset": 1,
                    "size": 1
                  },
                  "UE": {
                    "description": "USART enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CR2": {
              "description": "Control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADD4_7": {
                    "description": "Address of the USART node",
                    "offset": 28,
                    "size": 4
                  },
                  "ADD0_3": {
                    "description": "Address of the USART node",
                    "offset": 24,
                    "size": 4
                  },
                  "RTOEN": {
                    "description": "Receiver timeout enable",
                    "offset": 23,
                    "size": 1
                  },
                  "ABRMOD1": {
                    "description": "Auto baud rate mode",
                    "offset": 22,
                    "size": 1
                  },
                  "ABRMOD0": {
                    "description": "ABRMOD0",
                    "offset": 21,
                    "size": 1
                  },
                  "ABREN": {
                    "description": "Auto baud rate enable",
                    "offset": 20,
                    "size": 1
                  },
                  "MSBFIRST": {
                    "description": "Most significant bit first",
                    "offset": 19,
                    "size": 1
                  },
                  "TAINV": {
                    "description": "Binary data inversion",
                    "offset": 18,
                    "size": 1
                  },
                  "TXINV": {
                    "description": "TX pin active level\n              inversion",
                    "offset": 17,
                    "size": 1
                  },
                  "RXINV": {
                    "description": "RX pin active level\n              inversion",
                    "offset": 16,
                    "size": 1
                  },
                  "SWAP": {
                    "description": "Swap TX/RX pins",
                    "offset": 15,
                    "size": 1
                  },
                  "LINEN": {
                    "description": "LIN mode enable",
                    "offset": 14,
                    "size": 1
                  },
                  "STOP": {
                    "description": "STOP bits",
                    "offset": 12,
                    "size": 2
                  },
                  "CLKEN": {
                    "description": "Clock enable",
                    "offset": 11,
                    "size": 1
                  },
                  "CPOL": {
                    "description": "Clock polarity",
                    "offset": 10,
                    "size": 1
                  },
                  "CPHA": {
                    "description": "Clock phase",
                    "offset": 9,
                    "size": 1
                  },
                  "LBCL": {
                    "description": "Last bit clock pulse",
                    "offset": 8,
                    "size": 1
                  },
                  "LBDIE": {
                    "description": "LIN break detection interrupt\n              enable",
                    "offset": 6,
                    "size": 1
                  },
                  "LBDL": {
                    "description": "LIN break detection length",
                    "offset": 5,
                    "size": 1
                  },
                  "ADDM7": {
                    "description": "7-bit Address Detection/4-bit Address\n              Detection",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "CR3": {
              "description": "Control register 3",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "WUFIE": {
                    "description": "Wakeup from Stop mode interrupt\n              enable",
                    "offset": 22,
                    "size": 1
                  },
                  "WUS": {
                    "description": "Wakeup from Stop mode interrupt flag\n              selection",
                    "offset": 20,
                    "size": 2
                  },
                  "SCARCNT": {
                    "description": "Smartcard auto-retry count",
                    "offset": 17,
                    "size": 3
                  },
                  "DEP": {
                    "description": "Driver enable polarity\n              selection",
                    "offset": 15,
                    "size": 1
                  },
                  "DEM": {
                    "description": "Driver enable mode",
                    "offset": 14,
                    "size": 1
                  },
                  "DDRE": {
                    "description": "DMA Disable on Reception\n              Error",
                    "offset": 13,
                    "size": 1
                  },
                  "OVRDIS": {
                    "description": "Overrun Disable",
                    "offset": 12,
                    "size": 1
                  },
                  "ONEBIT": {
                    "description": "One sample bit method\n              enable",
                    "offset": 11,
                    "size": 1
                  },
                  "CTSIE": {
                    "description": "CTS interrupt enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CTSE": {
                    "description": "CTS enable",
                    "offset": 9,
                    "size": 1
                  },
                  "RTSE": {
                    "description": "RTS enable",
                    "offset": 8,
                    "size": 1
                  },
                  "DMAT": {
                    "description": "DMA enable transmitter",
                    "offset": 7,
                    "size": 1
                  },
                  "DMAR": {
                    "description": "DMA enable receiver",
                    "offset": 6,
                    "size": 1
                  },
                  "SCEN": {
                    "description": "Smartcard mode enable",
                    "offset": 5,
                    "size": 1
                  },
                  "NACK": {
                    "description": "Smartcard NACK enable",
                    "offset": 4,
                    "size": 1
                  },
                  "HDSEL": {
                    "description": "Half-duplex selection",
                    "offset": 3,
                    "size": 1
                  },
                  "IRLP": {
                    "description": "Ir low-power",
                    "offset": 2,
                    "size": 1
                  },
                  "IREN": {
                    "description": "Ir mode enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EIE": {
                    "description": "Error interrupt enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "BRR": {
              "description": "Baud rate register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DIV_Mantissa": {
                    "description": "DIV_Mantissa",
                    "offset": 4,
                    "size": 12
                  },
                  "DIV_Fraction": {
                    "description": "DIV_Fraction",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "GTPR": {
              "description": "Guard time and prescaler\n          register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "GT": {
                    "description": "Guard time value",
                    "offset": 8,
                    "size": 8
                  },
                  "PSC": {
                    "description": "Prescaler value",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "RTOR": {
              "description": "Receiver timeout register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BLEN": {
                    "description": "Block Length",
                    "offset": 24,
                    "size": 8
                  },
                  "RTO": {
                    "description": "Receiver timeout value",
                    "offset": 0,
                    "size": 24
                  }
                }
              }
            },
            "RQR": {
              "description": "Request register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "TXFRQ": {
                    "description": "Transmit data flush\n              request",
                    "offset": 4,
                    "size": 1
                  },
                  "RXFRQ": {
                    "description": "Receive data flush request",
                    "offset": 3,
                    "size": 1
                  },
                  "MMRQ": {
                    "description": "Mute mode request",
                    "offset": 2,
                    "size": 1
                  },
                  "SBKRQ": {
                    "description": "Send break request",
                    "offset": 1,
                    "size": 1
                  },
                  "ABRRQ": {
                    "description": "Auto baud rate request",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ISR": {
              "description": "Interrupt & status\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 192,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "REACK": {
                    "description": "REACK",
                    "offset": 22,
                    "size": 1
                  },
                  "TEACK": {
                    "description": "TEACK",
                    "offset": 21,
                    "size": 1
                  },
                  "WUF": {
                    "description": "WUF",
                    "offset": 20,
                    "size": 1
                  },
                  "RWU": {
                    "description": "RWU",
                    "offset": 19,
                    "size": 1
                  },
                  "SBKF": {
                    "description": "SBKF",
                    "offset": 18,
                    "size": 1
                  },
                  "CMF": {
                    "description": "CMF",
                    "offset": 17,
                    "size": 1
                  },
                  "BUSY": {
                    "description": "BUSY",
                    "offset": 16,
                    "size": 1
                  },
                  "ABRF": {
                    "description": "ABRF",
                    "offset": 15,
                    "size": 1
                  },
                  "ABRE": {
                    "description": "ABRE",
                    "offset": 14,
                    "size": 1
                  },
                  "EOBF": {
                    "description": "EOBF",
                    "offset": 12,
                    "size": 1
                  },
                  "RTOF": {
                    "description": "RTOF",
                    "offset": 11,
                    "size": 1
                  },
                  "CTS": {
                    "description": "CTS",
                    "offset": 10,
                    "size": 1
                  },
                  "CTSIF": {
                    "description": "CTSIF",
                    "offset": 9,
                    "size": 1
                  },
                  "LBDF": {
                    "description": "LBDF",
                    "offset": 8,
                    "size": 1
                  },
                  "TXE": {
                    "description": "TXE",
                    "offset": 7,
                    "size": 1
                  },
                  "TC": {
                    "description": "TC",
                    "offset": 6,
                    "size": 1
                  },
                  "RXNE": {
                    "description": "RXNE",
                    "offset": 5,
                    "size": 1
                  },
                  "IDLE": {
                    "description": "IDLE",
                    "offset": 4,
                    "size": 1
                  },
                  "ORE": {
                    "description": "ORE",
                    "offset": 3,
                    "size": 1
                  },
                  "NF": {
                    "description": "NF",
                    "offset": 2,
                    "size": 1
                  },
                  "FE": {
                    "description": "FE",
                    "offset": 1,
                    "size": 1
                  },
                  "PE": {
                    "description": "PE",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ICR": {
              "description": "Interrupt flag clear register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "WUCF": {
                    "description": "Wakeup from Stop mode clear\n              flag",
                    "offset": 20,
                    "size": 1
                  },
                  "CMCF": {
                    "description": "Character match clear flag",
                    "offset": 17,
                    "size": 1
                  },
                  "EOBCF": {
                    "description": "End of block clear flag",
                    "offset": 12,
                    "size": 1
                  },
                  "RTOCF": {
                    "description": "Receiver timeout clear\n              flag",
                    "offset": 11,
                    "size": 1
                  },
                  "CTSCF": {
                    "description": "CTS clear flag",
                    "offset": 9,
                    "size": 1
                  },
                  "LBDCF": {
                    "description": "LIN break detection clear\n              flag",
                    "offset": 8,
                    "size": 1
                  },
                  "TCCF": {
                    "description": "Transmission complete clear\n              flag",
                    "offset": 6,
                    "size": 1
                  },
                  "IDLECF": {
                    "description": "Idle line detected clear\n              flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ORECF": {
                    "description": "Overrun error clear flag",
                    "offset": 3,
                    "size": 1
                  },
                  "NCF": {
                    "description": "Noise detected clear flag",
                    "offset": 2,
                    "size": 1
                  },
                  "FECF": {
                    "description": "Framing error clear flag",
                    "offset": 1,
                    "size": 1
                  },
                  "PECF": {
                    "description": "Parity error clear flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "RDR": {
              "description": "Receive data register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RDR": {
                    "description": "Receive data value",
                    "offset": 0,
                    "size": 9
                  }
                }
              }
            },
            "TDR": {
              "description": "Transmit data register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TDR": {
                    "description": "Transmit data value",
                    "offset": 0,
                    "size": 9
                  }
                }
              }
            }
          }
        }
      },
      "USB_SRAM": {
        "description": "Universal serial bus full-speed device\n      interface",
        "children": {
          "registers": {
            "EP0R": {
              "description": "endpoint 0 register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EA": {
                    "description": "Endpoint address",
                    "offset": 0,
                    "size": 4
                  },
                  "STAT_TX": {
                    "description": "Status bits, for transmission\n              transfers",
                    "offset": 4,
                    "size": 2
                  },
                  "DTOG_TX": {
                    "description": "Data Toggle, for transmission\n              transfers",
                    "offset": 6,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "Correct Transfer for\n              transmission",
                    "offset": 7,
                    "size": 1
                  },
                  "EP_KIND": {
                    "description": "Endpoint kind",
                    "offset": 8,
                    "size": 1
                  },
                  "EP_TYPE": {
                    "description": "Endpoint type",
                    "offset": 9,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "Setup transaction\n              completed",
                    "offset": 11,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "Status bits, for reception\n              transfers",
                    "offset": 12,
                    "size": 2
                  },
                  "DTOG_RX": {
                    "description": "Data Toggle, for reception\n              transfers",
                    "offset": 14,
                    "size": 1
                  },
                  "CTR_RX": {
                    "description": "Correct transfer for\n              reception",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "EP1R": {
              "description": "endpoint 1 register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EA": {
                    "description": "Endpoint address",
                    "offset": 0,
                    "size": 4
                  },
                  "STAT_TX": {
                    "description": "Status bits, for transmission\n              transfers",
                    "offset": 4,
                    "size": 2
                  },
                  "DTOG_TX": {
                    "description": "Data Toggle, for transmission\n              transfers",
                    "offset": 6,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "Correct Transfer for\n              transmission",
                    "offset": 7,
                    "size": 1
                  },
                  "EP_KIND": {
                    "description": "Endpoint kind",
                    "offset": 8,
                    "size": 1
                  },
                  "EP_TYPE": {
                    "description": "Endpoint type",
                    "offset": 9,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "Setup transaction\n              completed",
                    "offset": 11,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "Status bits, for reception\n              transfers",
                    "offset": 12,
                    "size": 2
                  },
                  "DTOG_RX": {
                    "description": "Data Toggle, for reception\n              transfers",
                    "offset": 14,
                    "size": 1
                  },
                  "CTR_RX": {
                    "description": "Correct transfer for\n              reception",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "EP2R": {
              "description": "endpoint 2 register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EA": {
                    "description": "Endpoint address",
                    "offset": 0,
                    "size": 4
                  },
                  "STAT_TX": {
                    "description": "Status bits, for transmission\n              transfers",
                    "offset": 4,
                    "size": 2
                  },
                  "DTOG_TX": {
                    "description": "Data Toggle, for transmission\n              transfers",
                    "offset": 6,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "Correct Transfer for\n              transmission",
                    "offset": 7,
                    "size": 1
                  },
                  "EP_KIND": {
                    "description": "Endpoint kind",
                    "offset": 8,
                    "size": 1
                  },
                  "EP_TYPE": {
                    "description": "Endpoint type",
                    "offset": 9,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "Setup transaction\n              completed",
                    "offset": 11,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "Status bits, for reception\n              transfers",
                    "offset": 12,
                    "size": 2
                  },
                  "DTOG_RX": {
                    "description": "Data Toggle, for reception\n              transfers",
                    "offset": 14,
                    "size": 1
                  },
                  "CTR_RX": {
                    "description": "Correct transfer for\n              reception",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "EP3R": {
              "description": "endpoint 3 register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EA": {
                    "description": "Endpoint address",
                    "offset": 0,
                    "size": 4
                  },
                  "STAT_TX": {
                    "description": "Status bits, for transmission\n              transfers",
                    "offset": 4,
                    "size": 2
                  },
                  "DTOG_TX": {
                    "description": "Data Toggle, for transmission\n              transfers",
                    "offset": 6,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "Correct Transfer for\n              transmission",
                    "offset": 7,
                    "size": 1
                  },
                  "EP_KIND": {
                    "description": "Endpoint kind",
                    "offset": 8,
                    "size": 1
                  },
                  "EP_TYPE": {
                    "description": "Endpoint type",
                    "offset": 9,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "Setup transaction\n              completed",
                    "offset": 11,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "Status bits, for reception\n              transfers",
                    "offset": 12,
                    "size": 2
                  },
                  "DTOG_RX": {
                    "description": "Data Toggle, for reception\n              transfers",
                    "offset": 14,
                    "size": 1
                  },
                  "CTR_RX": {
                    "description": "Correct transfer for\n              reception",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "EP4R": {
              "description": "endpoint 4 register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EA": {
                    "description": "Endpoint address",
                    "offset": 0,
                    "size": 4
                  },
                  "STAT_TX": {
                    "description": "Status bits, for transmission\n              transfers",
                    "offset": 4,
                    "size": 2
                  },
                  "DTOG_TX": {
                    "description": "Data Toggle, for transmission\n              transfers",
                    "offset": 6,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "Correct Transfer for\n              transmission",
                    "offset": 7,
                    "size": 1
                  },
                  "EP_KIND": {
                    "description": "Endpoint kind",
                    "offset": 8,
                    "size": 1
                  },
                  "EP_TYPE": {
                    "description": "Endpoint type",
                    "offset": 9,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "Setup transaction\n              completed",
                    "offset": 11,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "Status bits, for reception\n              transfers",
                    "offset": 12,
                    "size": 2
                  },
                  "DTOG_RX": {
                    "description": "Data Toggle, for reception\n              transfers",
                    "offset": 14,
                    "size": 1
                  },
                  "CTR_RX": {
                    "description": "Correct transfer for\n              reception",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "EP5R": {
              "description": "endpoint 5 register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EA": {
                    "description": "Endpoint address",
                    "offset": 0,
                    "size": 4
                  },
                  "STAT_TX": {
                    "description": "Status bits, for transmission\n              transfers",
                    "offset": 4,
                    "size": 2
                  },
                  "DTOG_TX": {
                    "description": "Data Toggle, for transmission\n              transfers",
                    "offset": 6,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "Correct Transfer for\n              transmission",
                    "offset": 7,
                    "size": 1
                  },
                  "EP_KIND": {
                    "description": "Endpoint kind",
                    "offset": 8,
                    "size": 1
                  },
                  "EP_TYPE": {
                    "description": "Endpoint type",
                    "offset": 9,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "Setup transaction\n              completed",
                    "offset": 11,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "Status bits, for reception\n              transfers",
                    "offset": 12,
                    "size": 2
                  },
                  "DTOG_RX": {
                    "description": "Data Toggle, for reception\n              transfers",
                    "offset": 14,
                    "size": 1
                  },
                  "CTR_RX": {
                    "description": "Correct transfer for\n              reception",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "EP6R": {
              "description": "endpoint 6 register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EA": {
                    "description": "Endpoint address",
                    "offset": 0,
                    "size": 4
                  },
                  "STAT_TX": {
                    "description": "Status bits, for transmission\n              transfers",
                    "offset": 4,
                    "size": 2
                  },
                  "DTOG_TX": {
                    "description": "Data Toggle, for transmission\n              transfers",
                    "offset": 6,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "Correct Transfer for\n              transmission",
                    "offset": 7,
                    "size": 1
                  },
                  "EP_KIND": {
                    "description": "Endpoint kind",
                    "offset": 8,
                    "size": 1
                  },
                  "EP_TYPE": {
                    "description": "Endpoint type",
                    "offset": 9,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "Setup transaction\n              completed",
                    "offset": 11,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "Status bits, for reception\n              transfers",
                    "offset": 12,
                    "size": 2
                  },
                  "DTOG_RX": {
                    "description": "Data Toggle, for reception\n              transfers",
                    "offset": 14,
                    "size": 1
                  },
                  "CTR_RX": {
                    "description": "Correct transfer for\n              reception",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "EP7R": {
              "description": "endpoint 7 register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EA": {
                    "description": "Endpoint address",
                    "offset": 0,
                    "size": 4
                  },
                  "STAT_TX": {
                    "description": "Status bits, for transmission\n              transfers",
                    "offset": 4,
                    "size": 2
                  },
                  "DTOG_TX": {
                    "description": "Data Toggle, for transmission\n              transfers",
                    "offset": 6,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "Correct Transfer for\n              transmission",
                    "offset": 7,
                    "size": 1
                  },
                  "EP_KIND": {
                    "description": "Endpoint kind",
                    "offset": 8,
                    "size": 1
                  },
                  "EP_TYPE": {
                    "description": "Endpoint type",
                    "offset": 9,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "Setup transaction\n              completed",
                    "offset": 11,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "Status bits, for reception\n              transfers",
                    "offset": 12,
                    "size": 2
                  },
                  "DTOG_RX": {
                    "description": "Data Toggle, for reception\n              transfers",
                    "offset": 14,
                    "size": 1
                  },
                  "CTR_RX": {
                    "description": "Correct transfer for\n              reception",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "CNTR": {
              "description": "control register",
              "offset": 64,
              "size": 32,
              "reset_value": 3,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "FRES": {
                    "description": "Force USB Reset",
                    "offset": 0,
                    "size": 1
                  },
                  "PDWN": {
                    "description": "Power down",
                    "offset": 1,
                    "size": 1
                  },
                  "LPMODE": {
                    "description": "Low-power mode",
                    "offset": 2,
                    "size": 1
                  },
                  "FSUSP": {
                    "description": "Force suspend",
                    "offset": 3,
                    "size": 1
                  },
                  "RESUME": {
                    "description": "Resume request",
                    "offset": 4,
                    "size": 1
                  },
                  "L1RESUME": {
                    "description": "LPM L1 Resume request",
                    "offset": 5,
                    "size": 1
                  },
                  "L1REQM": {
                    "description": "LPM L1 state request interrupt\n              mask",
                    "offset": 7,
                    "size": 1
                  },
                  "ESOFM": {
                    "description": "Expected start of frame interrupt\n              mask",
                    "offset": 8,
                    "size": 1
                  },
                  "SOFM": {
                    "description": "Start of frame interrupt\n              mask",
                    "offset": 9,
                    "size": 1
                  },
                  "RESETM": {
                    "description": "USB reset interrupt mask",
                    "offset": 10,
                    "size": 1
                  },
                  "SUSPM": {
                    "description": "Suspend mode interrupt\n              mask",
                    "offset": 11,
                    "size": 1
                  },
                  "WKUPM": {
                    "description": "Wakeup interrupt mask",
                    "offset": 12,
                    "size": 1
                  },
                  "ERRM": {
                    "description": "Error interrupt mask",
                    "offset": 13,
                    "size": 1
                  },
                  "PMAOVRM": {
                    "description": "Packet memory area over / underrun\n              interrupt mask",
                    "offset": 14,
                    "size": 1
                  },
                  "CTRM": {
                    "description": "Correct transfer interrupt\n              mask",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "ISTR": {
              "description": "interrupt status register",
              "offset": 68,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EP_ID": {
                    "description": "Endpoint Identifier",
                    "offset": 0,
                    "size": 4,
                    "access": "read-only"
                  },
                  "DIR": {
                    "description": "Direction of transaction",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only"
                  },
                  "L1REQ": {
                    "description": "LPM L1 state request",
                    "offset": 7,
                    "size": 1
                  },
                  "ESOF": {
                    "description": "Expected start frame",
                    "offset": 8,
                    "size": 1
                  },
                  "SOF": {
                    "description": "start of frame",
                    "offset": 9,
                    "size": 1
                  },
                  "RESET": {
                    "description": "reset request",
                    "offset": 10,
                    "size": 1
                  },
                  "SUSP": {
                    "description": "Suspend mode request",
                    "offset": 11,
                    "size": 1
                  },
                  "WKUP": {
                    "description": "Wakeup",
                    "offset": 12,
                    "size": 1
                  },
                  "ERR": {
                    "description": "Error",
                    "offset": 13,
                    "size": 1
                  },
                  "PMAOVR": {
                    "description": "Packet memory area over /\n              underrun",
                    "offset": 14,
                    "size": 1
                  },
                  "CTR": {
                    "description": "Correct transfer",
                    "offset": 15,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "FNR": {
              "description": "frame number register",
              "offset": 72,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "FN": {
                    "description": "Frame number",
                    "offset": 0,
                    "size": 11
                  },
                  "LSOF": {
                    "description": "Lost SOF",
                    "offset": 11,
                    "size": 2
                  },
                  "LCK": {
                    "description": "Locked",
                    "offset": 13,
                    "size": 1
                  },
                  "RXDM": {
                    "description": "Receive data - line status",
                    "offset": 14,
                    "size": 1
                  },
                  "RXDP": {
                    "description": "Receive data + line status",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "DADDR": {
              "description": "device address",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADD": {
                    "description": "Device address",
                    "offset": 0,
                    "size": 7
                  },
                  "EF": {
                    "description": "Enable function",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "BTABLE": {
              "description": "Buffer table address",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BTABLE": {
                    "description": "Buffer table",
                    "offset": 3,
                    "size": 13
                  }
                }
              }
            },
            "LPMCSR": {
              "description": "LPM control and status\n          register",
              "offset": 84,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPMEN": {
                    "description": "LPM support enable",
                    "offset": 0,
                    "size": 1
                  },
                  "LPMACK": {
                    "description": "LPM Token acknowledge\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "REMWAKE": {
                    "description": "bRemoteWake value",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only"
                  },
                  "BESL": {
                    "description": "BESL value",
                    "offset": 4,
                    "size": 4,
                    "access": "read-only"
                  }
                }
              }
            },
            "BCDR": {
              "description": "Battery charging detector",
              "offset": 88,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BCDEN": {
                    "description": "Battery charging detector",
                    "offset": 0,
                    "size": 1
                  },
                  "DCDEN": {
                    "description": "Data contact detection",
                    "offset": 1,
                    "size": 1
                  },
                  "PDEN": {
                    "description": "Primary detection",
                    "offset": 2,
                    "size": 1
                  },
                  "SDEN": {
                    "description": "Secondary detection",
                    "offset": 3,
                    "size": 1
                  },
                  "DCDET": {
                    "description": "Data contact detection",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only"
                  },
                  "PDET": {
                    "description": "Primary detection",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only"
                  },
                  "SDET": {
                    "description": "Secondary detection",
                    "offset": 6,
                    "size": 1,
                    "access": "read-only"
                  },
                  "PS2DET": {
                    "description": "DM pull-up detection\n              status",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only"
                  },
                  "DPPU": {
                    "description": "DP pull-up control",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "NVIC": {
        "description": "Nested Vectored Interrupt\n      Controller",
        "children": {
          "registers": {
            "ISER": {
              "description": "Interrupt Set Enable Register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SETENA": {
                    "description": "SETENA",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "ICER": {
              "description": "Interrupt Clear Enable\n          Register",
              "offset": 128,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CLRENA": {
                    "description": "CLRENA",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "ISPR": {
              "description": "Interrupt Set-Pending Register",
              "offset": 256,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SETPEND": {
                    "description": "SETPEND",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "ICPR": {
              "description": "Interrupt Clear-Pending\n          Register",
              "offset": 384,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CLRPEND": {
                    "description": "CLRPEND",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "IPR0": {
              "description": "Interrupt Priority Register 0",
              "offset": 768,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_0": {
                    "description": "priority for interrupt 0",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_1": {
                    "description": "priority for interrupt 1",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_2": {
                    "description": "priority for interrupt 2",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_3": {
                    "description": "priority for interrupt 3",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR1": {
              "description": "Interrupt Priority Register 1",
              "offset": 772,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_4": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_5": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_6": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_7": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR2": {
              "description": "Interrupt Priority Register 2",
              "offset": 776,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_8": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_9": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_10": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_11": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR3": {
              "description": "Interrupt Priority Register 3",
              "offset": 780,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_12": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_13": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_14": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_15": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR4": {
              "description": "Interrupt Priority Register 4",
              "offset": 784,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_16": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_17": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_18": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_19": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR5": {
              "description": "Interrupt Priority Register 5",
              "offset": 788,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_20": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_21": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_22": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_23": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR6": {
              "description": "Interrupt Priority Register 6",
              "offset": 792,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_24": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_25": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_26": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_27": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "IPR7": {
              "description": "Interrupt Priority Register 7",
              "offset": 796,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRI_28": {
                    "description": "priority for interrupt n",
                    "offset": 0,
                    "size": 8
                  },
                  "PRI_29": {
                    "description": "priority for interrupt n",
                    "offset": 8,
                    "size": 8
                  },
                  "PRI_30": {
                    "description": "priority for interrupt n",
                    "offset": 16,
                    "size": 8
                  },
                  "PRI_31": {
                    "description": "priority for interrupt n",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "LPUSART1": {
        "description": "Universal synchronous asynchronous receiver\n      transmitter",
        "children": {
          "registers": {
            "CR1": {
              "description": "Control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "M1": {
                    "description": "Word length",
                    "offset": 28,
                    "size": 1
                  },
                  "DEAT4": {
                    "description": "Driver Enable assertion\n              time",
                    "offset": 25,
                    "size": 1
                  },
                  "DEAT3": {
                    "description": "DEAT3",
                    "offset": 24,
                    "size": 1
                  },
                  "DEAT2": {
                    "description": "DEAT2",
                    "offset": 23,
                    "size": 1
                  },
                  "DEAT1": {
                    "description": "DEAT1",
                    "offset": 22,
                    "size": 1
                  },
                  "DEAT0": {
                    "description": "DEAT0",
                    "offset": 21,
                    "size": 1
                  },
                  "DEDT4": {
                    "description": "Driver Enable de-assertion\n              time",
                    "offset": 20,
                    "size": 1
                  },
                  "DEDT3": {
                    "description": "DEDT3",
                    "offset": 19,
                    "size": 1
                  },
                  "DEDT2": {
                    "description": "DEDT2",
                    "offset": 18,
                    "size": 1
                  },
                  "DEDT1": {
                    "description": "DEDT1",
                    "offset": 17,
                    "size": 1
                  },
                  "DEDT0": {
                    "description": "DEDT0",
                    "offset": 16,
                    "size": 1
                  },
                  "CMIE": {
                    "description": "Character match interrupt\n              enable",
                    "offset": 14,
                    "size": 1
                  },
                  "MME": {
                    "description": "Mute mode enable",
                    "offset": 13,
                    "size": 1
                  },
                  "M0": {
                    "description": "Word length",
                    "offset": 12,
                    "size": 1
                  },
                  "WAKE": {
                    "description": "Receiver wakeup method",
                    "offset": 11,
                    "size": 1
                  },
                  "PCE": {
                    "description": "Parity control enable",
                    "offset": 10,
                    "size": 1
                  },
                  "PS": {
                    "description": "Parity selection",
                    "offset": 9,
                    "size": 1
                  },
                  "PEIE": {
                    "description": "PE interrupt enable",
                    "offset": 8,
                    "size": 1
                  },
                  "TXEIE": {
                    "description": "interrupt enable",
                    "offset": 7,
                    "size": 1
                  },
                  "TCIE": {
                    "description": "Transmission complete interrupt\n              enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RXNEIE": {
                    "description": "RXNE interrupt enable",
                    "offset": 5,
                    "size": 1
                  },
                  "IDLEIE": {
                    "description": "IDLE interrupt enable",
                    "offset": 4,
                    "size": 1
                  },
                  "TE": {
                    "description": "Transmitter enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RE": {
                    "description": "Receiver enable",
                    "offset": 2,
                    "size": 1
                  },
                  "UESM": {
                    "description": "USART enable in Stop mode",
                    "offset": 1,
                    "size": 1
                  },
                  "UE": {
                    "description": "USART enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CR2": {
              "description": "Control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADD4_7": {
                    "description": "Address of the USART node",
                    "offset": 28,
                    "size": 4
                  },
                  "ADD0_3": {
                    "description": "Address of the USART node",
                    "offset": 24,
                    "size": 4
                  },
                  "MSBFIRST": {
                    "description": "Most significant bit first",
                    "offset": 19,
                    "size": 1
                  },
                  "TAINV": {
                    "description": "Binary data inversion",
                    "offset": 18,
                    "size": 1
                  },
                  "TXINV": {
                    "description": "TX pin active level\n              inversion",
                    "offset": 17,
                    "size": 1
                  },
                  "RXINV": {
                    "description": "RX pin active level\n              inversion",
                    "offset": 16,
                    "size": 1
                  },
                  "SWAP": {
                    "description": "Swap TX/RX pins",
                    "offset": 15,
                    "size": 1
                  },
                  "STOP": {
                    "description": "STOP bits",
                    "offset": 12,
                    "size": 2
                  },
                  "CLKEN": {
                    "description": "Clock enable",
                    "offset": 11,
                    "size": 1
                  },
                  "ADDM7": {
                    "description": "7-bit Address Detection/4-bit Address\n              Detection",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "CR3": {
              "description": "Control register 3",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "WUFIE": {
                    "description": "Wakeup from Stop mode interrupt\n              enable",
                    "offset": 22,
                    "size": 1
                  },
                  "WUS": {
                    "description": "Wakeup from Stop mode interrupt flag\n              selection",
                    "offset": 20,
                    "size": 2
                  },
                  "DEP": {
                    "description": "Driver enable polarity\n              selection",
                    "offset": 15,
                    "size": 1
                  },
                  "DEM": {
                    "description": "Driver enable mode",
                    "offset": 14,
                    "size": 1
                  },
                  "DDRE": {
                    "description": "DMA Disable on Reception\n              Error",
                    "offset": 13,
                    "size": 1
                  },
                  "OVRDIS": {
                    "description": "Overrun Disable",
                    "offset": 12,
                    "size": 1
                  },
                  "CTSIE": {
                    "description": "CTS interrupt enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CTSE": {
                    "description": "CTS enable",
                    "offset": 9,
                    "size": 1
                  },
                  "RTSE": {
                    "description": "RTS enable",
                    "offset": 8,
                    "size": 1
                  },
                  "DMAT": {
                    "description": "DMA enable transmitter",
                    "offset": 7,
                    "size": 1
                  },
                  "DMAR": {
                    "description": "DMA enable receiver",
                    "offset": 6,
                    "size": 1
                  },
                  "HDSEL": {
                    "description": "Half-duplex selection",
                    "offset": 3,
                    "size": 1
                  },
                  "EIE": {
                    "description": "Error interrupt enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "BRR": {
              "description": "Baud rate register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BRR": {
                    "description": "BRR",
                    "offset": 0,
                    "size": 20
                  }
                }
              }
            },
            "RQR": {
              "description": "Request register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "RXFRQ": {
                    "description": "Receive data flush request",
                    "offset": 3,
                    "size": 1
                  },
                  "MMRQ": {
                    "description": "Mute mode request",
                    "offset": 2,
                    "size": 1
                  },
                  "SBKRQ": {
                    "description": "Send break request",
                    "offset": 1,
                    "size": 1
                  }
                }
              }
            },
            "ISR": {
              "description": "Interrupt & status\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 192,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "REACK": {
                    "description": "REACK",
                    "offset": 22,
                    "size": 1
                  },
                  "TEACK": {
                    "description": "TEACK",
                    "offset": 21,
                    "size": 1
                  },
                  "WUF": {
                    "description": "WUF",
                    "offset": 20,
                    "size": 1
                  },
                  "RWU": {
                    "description": "RWU",
                    "offset": 19,
                    "size": 1
                  },
                  "SBKF": {
                    "description": "SBKF",
                    "offset": 18,
                    "size": 1
                  },
                  "CMF": {
                    "description": "CMF",
                    "offset": 17,
                    "size": 1
                  },
                  "BUSY": {
                    "description": "BUSY",
                    "offset": 16,
                    "size": 1
                  },
                  "CTS": {
                    "description": "CTS",
                    "offset": 10,
                    "size": 1
                  },
                  "CTSIF": {
                    "description": "CTSIF",
                    "offset": 9,
                    "size": 1
                  },
                  "TXE": {
                    "description": "TXE",
                    "offset": 7,
                    "size": 1
                  },
                  "TC": {
                    "description": "TC",
                    "offset": 6,
                    "size": 1
                  },
                  "RXNE": {
                    "description": "RXNE",
                    "offset": 5,
                    "size": 1
                  },
                  "IDLE": {
                    "description": "IDLE",
                    "offset": 4,
                    "size": 1
                  },
                  "ORE": {
                    "description": "ORE",
                    "offset": 3,
                    "size": 1
                  },
                  "NF": {
                    "description": "NF",
                    "offset": 2,
                    "size": 1
                  },
                  "FE": {
                    "description": "FE",
                    "offset": 1,
                    "size": 1
                  },
                  "PE": {
                    "description": "PE",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ICR": {
              "description": "Interrupt flag clear register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "WUCF": {
                    "description": "Wakeup from Stop mode clear\n              flag",
                    "offset": 20,
                    "size": 1
                  },
                  "CMCF": {
                    "description": "Character match clear flag",
                    "offset": 17,
                    "size": 1
                  },
                  "CTSCF": {
                    "description": "CTS clear flag",
                    "offset": 9,
                    "size": 1
                  },
                  "TCCF": {
                    "description": "Transmission complete clear\n              flag",
                    "offset": 6,
                    "size": 1
                  },
                  "IDLECF": {
                    "description": "Idle line detected clear\n              flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ORECF": {
                    "description": "Overrun error clear flag",
                    "offset": 3,
                    "size": 1
                  },
                  "NCF": {
                    "description": "Noise detected clear flag",
                    "offset": 2,
                    "size": 1
                  },
                  "FECF": {
                    "description": "Framing error clear flag",
                    "offset": 1,
                    "size": 1
                  },
                  "PECF": {
                    "description": "Parity error clear flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "RDR": {
              "description": "Receive data register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RDR": {
                    "description": "Receive data value",
                    "offset": 0,
                    "size": 9
                  }
                }
              }
            },
            "TDR": {
              "description": "Transmit data register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TDR": {
                    "description": "Transmit data value",
                    "offset": 0,
                    "size": 9
                  }
                }
              }
            }
          }
        }
      },
      "TSC": {
        "description": "Touch sensing controller",
        "children": {
          "registers": {
            "CR": {
              "description": "control register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CTPH": {
                    "description": "Charge transfer pulse high",
                    "offset": 28,
                    "size": 4
                  },
                  "CTPL": {
                    "description": "Charge transfer pulse low",
                    "offset": 24,
                    "size": 4
                  },
                  "SSD": {
                    "description": "Spread spectrum deviation",
                    "offset": 17,
                    "size": 7
                  },
                  "SSE": {
                    "description": "Spread spectrum enable",
                    "offset": 16,
                    "size": 1
                  },
                  "SSPSC": {
                    "description": "Spread spectrum prescaler",
                    "offset": 15,
                    "size": 1
                  },
                  "PGPSC": {
                    "description": "pulse generator prescaler",
                    "offset": 12,
                    "size": 3
                  },
                  "MCV": {
                    "description": "Max count value",
                    "offset": 5,
                    "size": 3
                  },
                  "IODEF": {
                    "description": "I/O Default mode",
                    "offset": 4,
                    "size": 1
                  },
                  "SYNCPOL": {
                    "description": "Synchronization pin\n              polarity",
                    "offset": 3,
                    "size": 1
                  },
                  "AM": {
                    "description": "Acquisition mode",
                    "offset": 2,
                    "size": 1
                  },
                  "START": {
                    "description": "Start a new acquisition",
                    "offset": 1,
                    "size": 1
                  },
                  "TSCE": {
                    "description": "Touch sensing controller\n              enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IER": {
              "description": "interrupt enable register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MCEIE": {
                    "description": "Max count error interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EOAIE": {
                    "description": "End of acquisition interrupt\n              enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ICR": {
              "description": "interrupt clear register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MCEIC": {
                    "description": "Max count error interrupt\n              clear",
                    "offset": 1,
                    "size": 1
                  },
                  "EOAIC": {
                    "description": "End of acquisition interrupt\n              clear",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ISR": {
              "description": "interrupt status register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MCEF": {
                    "description": "Max count error flag",
                    "offset": 1,
                    "size": 1
                  },
                  "EOAF": {
                    "description": "End of acquisition flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IOHCR": {
              "description": "I/O hysteresis control\n          register",
              "offset": 16,
              "size": 32,
              "reset_value": 4294967295,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "G8_IO4": {
                    "description": "G8_IO4",
                    "offset": 31,
                    "size": 1
                  },
                  "G8_IO3": {
                    "description": "G8_IO3",
                    "offset": 30,
                    "size": 1
                  },
                  "G8_IO2": {
                    "description": "G8_IO2",
                    "offset": 29,
                    "size": 1
                  },
                  "G8_IO1": {
                    "description": "G8_IO1",
                    "offset": 28,
                    "size": 1
                  },
                  "G7_IO4": {
                    "description": "G7_IO4",
                    "offset": 27,
                    "size": 1
                  },
                  "G7_IO3": {
                    "description": "G7_IO3",
                    "offset": 26,
                    "size": 1
                  },
                  "G7_IO2": {
                    "description": "G7_IO2",
                    "offset": 25,
                    "size": 1
                  },
                  "G7_IO1": {
                    "description": "G7_IO1",
                    "offset": 24,
                    "size": 1
                  },
                  "G6_IO4": {
                    "description": "G6_IO4",
                    "offset": 23,
                    "size": 1
                  },
                  "G6_IO3": {
                    "description": "G6_IO3",
                    "offset": 22,
                    "size": 1
                  },
                  "G6_IO2": {
                    "description": "G6_IO2",
                    "offset": 21,
                    "size": 1
                  },
                  "G6_IO1": {
                    "description": "G6_IO1",
                    "offset": 20,
                    "size": 1
                  },
                  "G5_IO4": {
                    "description": "G5_IO4",
                    "offset": 19,
                    "size": 1
                  },
                  "G5_IO3": {
                    "description": "G5_IO3",
                    "offset": 18,
                    "size": 1
                  },
                  "G5_IO2": {
                    "description": "G5_IO2",
                    "offset": 17,
                    "size": 1
                  },
                  "G5_IO1": {
                    "description": "G5_IO1",
                    "offset": 16,
                    "size": 1
                  },
                  "G4_IO4": {
                    "description": "G4_IO4",
                    "offset": 15,
                    "size": 1
                  },
                  "G4_IO3": {
                    "description": "G4_IO3",
                    "offset": 14,
                    "size": 1
                  },
                  "G4_IO2": {
                    "description": "G4_IO2",
                    "offset": 13,
                    "size": 1
                  },
                  "G4_IO1": {
                    "description": "G4_IO1",
                    "offset": 12,
                    "size": 1
                  },
                  "G3_IO4": {
                    "description": "G3_IO4",
                    "offset": 11,
                    "size": 1
                  },
                  "G3_IO3": {
                    "description": "G3_IO3",
                    "offset": 10,
                    "size": 1
                  },
                  "G3_IO2": {
                    "description": "G3_IO2",
                    "offset": 9,
                    "size": 1
                  },
                  "G3_IO1": {
                    "description": "G3_IO1",
                    "offset": 8,
                    "size": 1
                  },
                  "G2_IO4": {
                    "description": "G2_IO4",
                    "offset": 7,
                    "size": 1
                  },
                  "G2_IO3": {
                    "description": "G2_IO3",
                    "offset": 6,
                    "size": 1
                  },
                  "G2_IO2": {
                    "description": "G2_IO2",
                    "offset": 5,
                    "size": 1
                  },
                  "G2_IO1": {
                    "description": "G2_IO1",
                    "offset": 4,
                    "size": 1
                  },
                  "G1_IO4": {
                    "description": "G1_IO4",
                    "offset": 3,
                    "size": 1
                  },
                  "G1_IO3": {
                    "description": "G1_IO3",
                    "offset": 2,
                    "size": 1
                  },
                  "G1_IO2": {
                    "description": "G1_IO2",
                    "offset": 1,
                    "size": 1
                  },
                  "G1_IO1": {
                    "description": "G1_IO1",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IOASCR": {
              "description": "I/O analog switch control\n          register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "G8_IO4": {
                    "description": "G8_IO4",
                    "offset": 31,
                    "size": 1
                  },
                  "G8_IO3": {
                    "description": "G8_IO3",
                    "offset": 30,
                    "size": 1
                  },
                  "G8_IO2": {
                    "description": "G8_IO2",
                    "offset": 29,
                    "size": 1
                  },
                  "G8_IO1": {
                    "description": "G8_IO1",
                    "offset": 28,
                    "size": 1
                  },
                  "G7_IO4": {
                    "description": "G7_IO4",
                    "offset": 27,
                    "size": 1
                  },
                  "G7_IO3": {
                    "description": "G7_IO3",
                    "offset": 26,
                    "size": 1
                  },
                  "G7_IO2": {
                    "description": "G7_IO2",
                    "offset": 25,
                    "size": 1
                  },
                  "G7_IO1": {
                    "description": "G7_IO1",
                    "offset": 24,
                    "size": 1
                  },
                  "G6_IO4": {
                    "description": "G6_IO4",
                    "offset": 23,
                    "size": 1
                  },
                  "G6_IO3": {
                    "description": "G6_IO3",
                    "offset": 22,
                    "size": 1
                  },
                  "G6_IO2": {
                    "description": "G6_IO2",
                    "offset": 21,
                    "size": 1
                  },
                  "G6_IO1": {
                    "description": "G6_IO1",
                    "offset": 20,
                    "size": 1
                  },
                  "G5_IO4": {
                    "description": "G5_IO4",
                    "offset": 19,
                    "size": 1
                  },
                  "G5_IO3": {
                    "description": "G5_IO3",
                    "offset": 18,
                    "size": 1
                  },
                  "G5_IO2": {
                    "description": "G5_IO2",
                    "offset": 17,
                    "size": 1
                  },
                  "G5_IO1": {
                    "description": "G5_IO1",
                    "offset": 16,
                    "size": 1
                  },
                  "G4_IO4": {
                    "description": "G4_IO4",
                    "offset": 15,
                    "size": 1
                  },
                  "G4_IO3": {
                    "description": "G4_IO3",
                    "offset": 14,
                    "size": 1
                  },
                  "G4_IO2": {
                    "description": "G4_IO2",
                    "offset": 13,
                    "size": 1
                  },
                  "G4_IO1": {
                    "description": "G4_IO1",
                    "offset": 12,
                    "size": 1
                  },
                  "G3_IO4": {
                    "description": "G3_IO4",
                    "offset": 11,
                    "size": 1
                  },
                  "G3_IO3": {
                    "description": "G3_IO3",
                    "offset": 10,
                    "size": 1
                  },
                  "G3_IO2": {
                    "description": "G3_IO2",
                    "offset": 9,
                    "size": 1
                  },
                  "G3_IO1": {
                    "description": "G3_IO1",
                    "offset": 8,
                    "size": 1
                  },
                  "G2_IO4": {
                    "description": "G2_IO4",
                    "offset": 7,
                    "size": 1
                  },
                  "G2_IO3": {
                    "description": "G2_IO3",
                    "offset": 6,
                    "size": 1
                  },
                  "G2_IO2": {
                    "description": "G2_IO2",
                    "offset": 5,
                    "size": 1
                  },
                  "G2_IO1": {
                    "description": "G2_IO1",
                    "offset": 4,
                    "size": 1
                  },
                  "G1_IO4": {
                    "description": "G1_IO4",
                    "offset": 3,
                    "size": 1
                  },
                  "G1_IO3": {
                    "description": "G1_IO3",
                    "offset": 2,
                    "size": 1
                  },
                  "G1_IO2": {
                    "description": "G1_IO2",
                    "offset": 1,
                    "size": 1
                  },
                  "G1_IO1": {
                    "description": "G1_IO1",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IOSCR": {
              "description": "I/O sampling control register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "G8_IO4": {
                    "description": "G8_IO4",
                    "offset": 31,
                    "size": 1
                  },
                  "G8_IO3": {
                    "description": "G8_IO3",
                    "offset": 30,
                    "size": 1
                  },
                  "G8_IO2": {
                    "description": "G8_IO2",
                    "offset": 29,
                    "size": 1
                  },
                  "G8_IO1": {
                    "description": "G8_IO1",
                    "offset": 28,
                    "size": 1
                  },
                  "G7_IO4": {
                    "description": "G7_IO4",
                    "offset": 27,
                    "size": 1
                  },
                  "G7_IO3": {
                    "description": "G7_IO3",
                    "offset": 26,
                    "size": 1
                  },
                  "G7_IO2": {
                    "description": "G7_IO2",
                    "offset": 25,
                    "size": 1
                  },
                  "G7_IO1": {
                    "description": "G7_IO1",
                    "offset": 24,
                    "size": 1
                  },
                  "G6_IO4": {
                    "description": "G6_IO4",
                    "offset": 23,
                    "size": 1
                  },
                  "G6_IO3": {
                    "description": "G6_IO3",
                    "offset": 22,
                    "size": 1
                  },
                  "G6_IO2": {
                    "description": "G6_IO2",
                    "offset": 21,
                    "size": 1
                  },
                  "G6_IO1": {
                    "description": "G6_IO1",
                    "offset": 20,
                    "size": 1
                  },
                  "G5_IO4": {
                    "description": "G5_IO4",
                    "offset": 19,
                    "size": 1
                  },
                  "G5_IO3": {
                    "description": "G5_IO3",
                    "offset": 18,
                    "size": 1
                  },
                  "G5_IO2": {
                    "description": "G5_IO2",
                    "offset": 17,
                    "size": 1
                  },
                  "G5_IO1": {
                    "description": "G5_IO1",
                    "offset": 16,
                    "size": 1
                  },
                  "G4_IO4": {
                    "description": "G4_IO4",
                    "offset": 15,
                    "size": 1
                  },
                  "G4_IO3": {
                    "description": "G4_IO3",
                    "offset": 14,
                    "size": 1
                  },
                  "G4_IO2": {
                    "description": "G4_IO2",
                    "offset": 13,
                    "size": 1
                  },
                  "G4_IO1": {
                    "description": "G4_IO1",
                    "offset": 12,
                    "size": 1
                  },
                  "G3_IO4": {
                    "description": "G3_IO4",
                    "offset": 11,
                    "size": 1
                  },
                  "G3_IO3": {
                    "description": "G3_IO3",
                    "offset": 10,
                    "size": 1
                  },
                  "G3_IO2": {
                    "description": "G3_IO2",
                    "offset": 9,
                    "size": 1
                  },
                  "G3_IO1": {
                    "description": "G3_IO1",
                    "offset": 8,
                    "size": 1
                  },
                  "G2_IO4": {
                    "description": "G2_IO4",
                    "offset": 7,
                    "size": 1
                  },
                  "G2_IO3": {
                    "description": "G2_IO3",
                    "offset": 6,
                    "size": 1
                  },
                  "G2_IO2": {
                    "description": "G2_IO2",
                    "offset": 5,
                    "size": 1
                  },
                  "G2_IO1": {
                    "description": "G2_IO1",
                    "offset": 4,
                    "size": 1
                  },
                  "G1_IO4": {
                    "description": "G1_IO4",
                    "offset": 3,
                    "size": 1
                  },
                  "G1_IO3": {
                    "description": "G1_IO3",
                    "offset": 2,
                    "size": 1
                  },
                  "G1_IO2": {
                    "description": "G1_IO2",
                    "offset": 1,
                    "size": 1
                  },
                  "G1_IO1": {
                    "description": "G1_IO1",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IOCCR": {
              "description": "I/O channel control register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "G8_IO4": {
                    "description": "G8_IO4",
                    "offset": 31,
                    "size": 1
                  },
                  "G8_IO3": {
                    "description": "G8_IO3",
                    "offset": 30,
                    "size": 1
                  },
                  "G8_IO2": {
                    "description": "G8_IO2",
                    "offset": 29,
                    "size": 1
                  },
                  "G8_IO1": {
                    "description": "G8_IO1",
                    "offset": 28,
                    "size": 1
                  },
                  "G7_IO4": {
                    "description": "G7_IO4",
                    "offset": 27,
                    "size": 1
                  },
                  "G7_IO3": {
                    "description": "G7_IO3",
                    "offset": 26,
                    "size": 1
                  },
                  "G7_IO2": {
                    "description": "G7_IO2",
                    "offset": 25,
                    "size": 1
                  },
                  "G7_IO1": {
                    "description": "G7_IO1",
                    "offset": 24,
                    "size": 1
                  },
                  "G6_IO4": {
                    "description": "G6_IO4",
                    "offset": 23,
                    "size": 1
                  },
                  "G6_IO3": {
                    "description": "G6_IO3",
                    "offset": 22,
                    "size": 1
                  },
                  "G6_IO2": {
                    "description": "G6_IO2",
                    "offset": 21,
                    "size": 1
                  },
                  "G6_IO1": {
                    "description": "G6_IO1",
                    "offset": 20,
                    "size": 1
                  },
                  "G5_IO4": {
                    "description": "G5_IO4",
                    "offset": 19,
                    "size": 1
                  },
                  "G5_IO3": {
                    "description": "G5_IO3",
                    "offset": 18,
                    "size": 1
                  },
                  "G5_IO2": {
                    "description": "G5_IO2",
                    "offset": 17,
                    "size": 1
                  },
                  "G5_IO1": {
                    "description": "G5_IO1",
                    "offset": 16,
                    "size": 1
                  },
                  "G4_IO4": {
                    "description": "G4_IO4",
                    "offset": 15,
                    "size": 1
                  },
                  "G4_IO3": {
                    "description": "G4_IO3",
                    "offset": 14,
                    "size": 1
                  },
                  "G4_IO2": {
                    "description": "G4_IO2",
                    "offset": 13,
                    "size": 1
                  },
                  "G4_IO1": {
                    "description": "G4_IO1",
                    "offset": 12,
                    "size": 1
                  },
                  "G3_IO4": {
                    "description": "G3_IO4",
                    "offset": 11,
                    "size": 1
                  },
                  "G3_IO3": {
                    "description": "G3_IO3",
                    "offset": 10,
                    "size": 1
                  },
                  "G3_IO2": {
                    "description": "G3_IO2",
                    "offset": 9,
                    "size": 1
                  },
                  "G3_IO1": {
                    "description": "G3_IO1",
                    "offset": 8,
                    "size": 1
                  },
                  "G2_IO4": {
                    "description": "G2_IO4",
                    "offset": 7,
                    "size": 1
                  },
                  "G2_IO3": {
                    "description": "G2_IO3",
                    "offset": 6,
                    "size": 1
                  },
                  "G2_IO2": {
                    "description": "G2_IO2",
                    "offset": 5,
                    "size": 1
                  },
                  "G2_IO1": {
                    "description": "G2_IO1",
                    "offset": 4,
                    "size": 1
                  },
                  "G1_IO4": {
                    "description": "G1_IO4",
                    "offset": 3,
                    "size": 1
                  },
                  "G1_IO3": {
                    "description": "G1_IO3",
                    "offset": 2,
                    "size": 1
                  },
                  "G1_IO2": {
                    "description": "G1_IO2",
                    "offset": 1,
                    "size": 1
                  },
                  "G1_IO1": {
                    "description": "G1_IO1",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IOGCSR": {
              "description": "I/O group control status\n          register",
              "offset": 48,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "G8S": {
                    "description": "Analog I/O group x status",
                    "offset": 23,
                    "size": 1,
                    "access": "read-only"
                  },
                  "G7S": {
                    "description": "Analog I/O group x status",
                    "offset": 22,
                    "size": 1,
                    "access": "read-only"
                  },
                  "G6S": {
                    "description": "Analog I/O group x status",
                    "offset": 21,
                    "size": 1,
                    "access": "read-only"
                  },
                  "G5S": {
                    "description": "Analog I/O group x status",
                    "offset": 20,
                    "size": 1,
                    "access": "read-only"
                  },
                  "G4S": {
                    "description": "Analog I/O group x status",
                    "offset": 19,
                    "size": 1,
                    "access": "read-only"
                  },
                  "G3S": {
                    "description": "Analog I/O group x status",
                    "offset": 18,
                    "size": 1,
                    "access": "read-only"
                  },
                  "G2S": {
                    "description": "Analog I/O group x status",
                    "offset": 17,
                    "size": 1,
                    "access": "read-only"
                  },
                  "G1S": {
                    "description": "Analog I/O group x status",
                    "offset": 16,
                    "size": 1,
                    "access": "read-only"
                  },
                  "G8E": {
                    "description": "Analog I/O group x enable",
                    "offset": 7,
                    "size": 1
                  },
                  "G7E": {
                    "description": "Analog I/O group x enable",
                    "offset": 6,
                    "size": 1
                  },
                  "G6E": {
                    "description": "Analog I/O group x enable",
                    "offset": 5,
                    "size": 1
                  },
                  "G5E": {
                    "description": "Analog I/O group x enable",
                    "offset": 4,
                    "size": 1
                  },
                  "G4E": {
                    "description": "Analog I/O group x enable",
                    "offset": 3,
                    "size": 1
                  },
                  "G3E": {
                    "description": "Analog I/O group x enable",
                    "offset": 2,
                    "size": 1
                  },
                  "G2E": {
                    "description": "Analog I/O group x enable",
                    "offset": 1,
                    "size": 1
                  },
                  "G1E": {
                    "description": "Analog I/O group x enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IOG1CR": {
              "description": "I/O group x counter register",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Counter value",
                    "offset": 0,
                    "size": 14
                  }
                }
              }
            },
            "IOG2CR": {
              "description": "I/O group x counter register",
              "offset": 56,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Counter value",
                    "offset": 0,
                    "size": 14
                  }
                }
              }
            },
            "IOG3CR": {
              "description": "I/O group x counter register",
              "offset": 60,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Counter value",
                    "offset": 0,
                    "size": 14
                  }
                }
              }
            },
            "IOG4CR": {
              "description": "I/O group x counter register",
              "offset": 64,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Counter value",
                    "offset": 0,
                    "size": 14
                  }
                }
              }
            },
            "IOG5CR": {
              "description": "I/O group x counter register",
              "offset": 68,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Counter value",
                    "offset": 0,
                    "size": 14
                  }
                }
              }
            },
            "IOG6CR": {
              "description": "I/O group x counter register",
              "offset": 72,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Counter value",
                    "offset": 0,
                    "size": 14
                  }
                }
              }
            },
            "IOG7CR": {
              "description": "I/O group x counter register",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Counter value",
                    "offset": 0,
                    "size": 14
                  }
                }
              }
            },
            "IOG8CR": {
              "description": "I/O group x counter register",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Counter value",
                    "offset": 0,
                    "size": 14
                  }
                }
              }
            }
          }
        }
      },
      "IWDG": {
        "description": "Independent watchdog",
        "children": {
          "registers": {
            "KR": {
              "description": "Key register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "KEY": {
                    "description": "Key value (write only, read\n              0x0000)",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "PR": {
              "description": "Prescaler register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PR": {
                    "description": "Prescaler divider",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "RLR": {
              "description": "Reload register",
              "offset": 8,
              "size": 32,
              "reset_value": 4095,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RL": {
                    "description": "Watchdog counter reload\n              value",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "SR": {
              "description": "Status register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "WVU": {
                    "description": "Watchdog counter window value\n              update",
                    "offset": 2,
                    "size": 1
                  },
                  "RVU": {
                    "description": "Watchdog counter reload value\n              update",
                    "offset": 1,
                    "size": 1
                  },
                  "PVU": {
                    "description": "Watchdog prescaler value\n              update",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "WINR": {
              "description": "Window register",
              "offset": 16,
              "size": 32,
              "reset_value": 4095,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "WIN": {
                    "description": "Watchdog counter window\n              value",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            }
          }
        }
      },
      "WWDG": {
        "description": "System window watchdog",
        "children": {
          "registers": {
            "CR": {
              "description": "Control register",
              "offset": 0,
              "size": 32,
              "reset_value": 127,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "WDGA": {
                    "description": "Activation bit",
                    "offset": 7,
                    "size": 1
                  },
                  "T": {
                    "description": "7-bit counter (MSB to LSB)",
                    "offset": 0,
                    "size": 7
                  }
                }
              }
            },
            "CFR": {
              "description": "Configuration register",
              "offset": 4,
              "size": 32,
              "reset_value": 127,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EWI": {
                    "description": "Early wakeup interrupt",
                    "offset": 9,
                    "size": 1
                  },
                  "WDGTB1": {
                    "description": "Timer base",
                    "offset": 8,
                    "size": 1
                  },
                  "WDGTB0": {
                    "description": "WDGTB0",
                    "offset": 7,
                    "size": 1
                  },
                  "W": {
                    "description": "7-bit window value",
                    "offset": 0,
                    "size": 7
                  }
                }
              }
            },
            "SR": {
              "description": "Status register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EWIF": {
                    "description": "Early wakeup interrupt\n              flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "USB_FS": {
        "description": "Universal serial bus full-speed device\n      interface",
        "children": {
          "registers": {
            "EP0R": {
              "description": "endpoint register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CTR_RX": {
                    "description": "CTR_RX",
                    "offset": 15,
                    "size": 1
                  },
                  "DTOG_RX": {
                    "description": "DTOG_RX",
                    "offset": 14,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "STAT_RX",
                    "offset": 12,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "SETUP",
                    "offset": 11,
                    "size": 1
                  },
                  "EPTYPE": {
                    "description": "EPTYPE",
                    "offset": 9,
                    "size": 2
                  },
                  "EP_KIND": {
                    "description": "EP_KIND",
                    "offset": 8,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "CTR_TX",
                    "offset": 7,
                    "size": 1
                  },
                  "DTOG_TX": {
                    "description": "DTOG_TX",
                    "offset": 6,
                    "size": 1
                  },
                  "STAT_TX": {
                    "description": "STAT_TX",
                    "offset": 4,
                    "size": 2
                  },
                  "EA": {
                    "description": "EA",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "EP1R": {
              "description": "endpoint register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CTR_RX": {
                    "description": "CTR_RX",
                    "offset": 15,
                    "size": 1
                  },
                  "DTOG_RX": {
                    "description": "DTOG_RX",
                    "offset": 14,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "STAT_RX",
                    "offset": 12,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "SETUP",
                    "offset": 11,
                    "size": 1
                  },
                  "EPTYPE": {
                    "description": "EPTYPE",
                    "offset": 9,
                    "size": 2
                  },
                  "EP_KIND": {
                    "description": "EP_KIND",
                    "offset": 8,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "CTR_TX",
                    "offset": 7,
                    "size": 1
                  },
                  "DTOG_TX": {
                    "description": "DTOG_TX",
                    "offset": 6,
                    "size": 1
                  },
                  "STAT_TX": {
                    "description": "STAT_TX",
                    "offset": 4,
                    "size": 2
                  },
                  "EA": {
                    "description": "EA",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "EP2R": {
              "description": "endpoint register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CTR_RX": {
                    "description": "CTR_RX",
                    "offset": 15,
                    "size": 1
                  },
                  "DTOG_RX": {
                    "description": "DTOG_RX",
                    "offset": 14,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "STAT_RX",
                    "offset": 12,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "SETUP",
                    "offset": 11,
                    "size": 1
                  },
                  "EPTYPE": {
                    "description": "EPTYPE",
                    "offset": 9,
                    "size": 2
                  },
                  "EP_KIND": {
                    "description": "EP_KIND",
                    "offset": 8,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "CTR_TX",
                    "offset": 7,
                    "size": 1
                  },
                  "DTOG_TX": {
                    "description": "DTOG_TX",
                    "offset": 6,
                    "size": 1
                  },
                  "STAT_TX": {
                    "description": "STAT_TX",
                    "offset": 4,
                    "size": 2
                  },
                  "EA": {
                    "description": "EA",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "EP3R": {
              "description": "endpoint register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CTR_RX": {
                    "description": "CTR_RX",
                    "offset": 15,
                    "size": 1
                  },
                  "DTOG_RX": {
                    "description": "DTOG_RX",
                    "offset": 14,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "STAT_RX",
                    "offset": 12,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "SETUP",
                    "offset": 11,
                    "size": 1
                  },
                  "EPTYPE": {
                    "description": "EPTYPE",
                    "offset": 9,
                    "size": 2
                  },
                  "EP_KIND": {
                    "description": "EP_KIND",
                    "offset": 8,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "CTR_TX",
                    "offset": 7,
                    "size": 1
                  },
                  "DTOG_TX": {
                    "description": "DTOG_TX",
                    "offset": 6,
                    "size": 1
                  },
                  "STAT_TX": {
                    "description": "STAT_TX",
                    "offset": 4,
                    "size": 2
                  },
                  "EA": {
                    "description": "EA",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "EP4R": {
              "description": "endpoint register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CTR_RX": {
                    "description": "CTR_RX",
                    "offset": 15,
                    "size": 1
                  },
                  "DTOG_RX": {
                    "description": "DTOG_RX",
                    "offset": 14,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "STAT_RX",
                    "offset": 12,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "SETUP",
                    "offset": 11,
                    "size": 1
                  },
                  "EPTYPE": {
                    "description": "EPTYPE",
                    "offset": 9,
                    "size": 2
                  },
                  "EP_KIND": {
                    "description": "EP_KIND",
                    "offset": 8,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "CTR_TX",
                    "offset": 7,
                    "size": 1
                  },
                  "DTOG_TX": {
                    "description": "DTOG_TX",
                    "offset": 6,
                    "size": 1
                  },
                  "STAT_TX": {
                    "description": "STAT_TX",
                    "offset": 4,
                    "size": 2
                  },
                  "EA": {
                    "description": "EA",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "EP5R": {
              "description": "endpoint register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CTR_RX": {
                    "description": "CTR_RX",
                    "offset": 15,
                    "size": 1
                  },
                  "DTOG_RX": {
                    "description": "DTOG_RX",
                    "offset": 14,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "STAT_RX",
                    "offset": 12,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "SETUP",
                    "offset": 11,
                    "size": 1
                  },
                  "EPTYPE": {
                    "description": "EPTYPE",
                    "offset": 9,
                    "size": 2
                  },
                  "EP_KIND": {
                    "description": "EP_KIND",
                    "offset": 8,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "CTR_TX",
                    "offset": 7,
                    "size": 1
                  },
                  "DTOG_TX": {
                    "description": "DTOG_TX",
                    "offset": 6,
                    "size": 1
                  },
                  "STAT_TX": {
                    "description": "STAT_TX",
                    "offset": 4,
                    "size": 2
                  },
                  "EA": {
                    "description": "EA",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "EP6R": {
              "description": "endpoint register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CTR_RX": {
                    "description": "CTR_RX",
                    "offset": 15,
                    "size": 1
                  },
                  "DTOG_RX": {
                    "description": "DTOG_RX",
                    "offset": 14,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "STAT_RX",
                    "offset": 12,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "SETUP",
                    "offset": 11,
                    "size": 1
                  },
                  "EPTYPE": {
                    "description": "EPTYPE",
                    "offset": 9,
                    "size": 2
                  },
                  "EP_KIND": {
                    "description": "EP_KIND",
                    "offset": 8,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "CTR_TX",
                    "offset": 7,
                    "size": 1
                  },
                  "DTOG_TX": {
                    "description": "DTOG_TX",
                    "offset": 6,
                    "size": 1
                  },
                  "STAT_TX": {
                    "description": "STAT_TX",
                    "offset": 4,
                    "size": 2
                  },
                  "EA": {
                    "description": "EA",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "EP7R": {
              "description": "endpoint register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CTR_RX": {
                    "description": "CTR_RX",
                    "offset": 15,
                    "size": 1
                  },
                  "DTOG_RX": {
                    "description": "DTOG_RX",
                    "offset": 14,
                    "size": 1
                  },
                  "STAT_RX": {
                    "description": "STAT_RX",
                    "offset": 12,
                    "size": 2
                  },
                  "SETUP": {
                    "description": "SETUP",
                    "offset": 11,
                    "size": 1
                  },
                  "EPTYPE": {
                    "description": "EPTYPE",
                    "offset": 9,
                    "size": 2
                  },
                  "EP_KIND": {
                    "description": "EP_KIND",
                    "offset": 8,
                    "size": 1
                  },
                  "CTR_TX": {
                    "description": "CTR_TX",
                    "offset": 7,
                    "size": 1
                  },
                  "DTOG_TX": {
                    "description": "DTOG_TX",
                    "offset": 6,
                    "size": 1
                  },
                  "STAT_TX": {
                    "description": "STAT_TX",
                    "offset": 4,
                    "size": 2
                  },
                  "EA": {
                    "description": "EA",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "CNTR": {
              "description": "control register",
              "offset": 64,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CTRM": {
                    "description": "CTRM",
                    "offset": 15,
                    "size": 1
                  },
                  "PMAOVRM": {
                    "description": "PMAOVRM",
                    "offset": 14,
                    "size": 1
                  },
                  "ERRM": {
                    "description": "ERRM",
                    "offset": 13,
                    "size": 1
                  },
                  "WKUPM": {
                    "description": "WKUPM",
                    "offset": 12,
                    "size": 1
                  },
                  "SUSPM": {
                    "description": "SUSPM",
                    "offset": 11,
                    "size": 1
                  },
                  "RESETM": {
                    "description": "RESETM",
                    "offset": 10,
                    "size": 1
                  },
                  "SOFM": {
                    "description": "SOFM",
                    "offset": 9,
                    "size": 1
                  },
                  "ESOFM": {
                    "description": "ESOFM",
                    "offset": 8,
                    "size": 1
                  },
                  "L1REQM": {
                    "description": "L1REQM",
                    "offset": 7,
                    "size": 1
                  },
                  "L1RESUME": {
                    "description": "L1RESUME",
                    "offset": 5,
                    "size": 1
                  },
                  "RESUME": {
                    "description": "RESUME",
                    "offset": 4,
                    "size": 1
                  },
                  "FSUSP": {
                    "description": "FSUSP",
                    "offset": 3,
                    "size": 1
                  },
                  "LPMODE": {
                    "description": "LPMODE",
                    "offset": 2,
                    "size": 1
                  },
                  "PDWN": {
                    "description": "PDWN",
                    "offset": 1,
                    "size": 1
                  },
                  "FRES": {
                    "description": "FRES",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ISTR": {
              "description": "interrupt status register",
              "offset": 68,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CTR": {
                    "description": "CTR",
                    "offset": 15,
                    "size": 1
                  },
                  "PMAOVR": {
                    "description": "PMAOVR",
                    "offset": 14,
                    "size": 1
                  },
                  "ERR": {
                    "description": "ERR",
                    "offset": 13,
                    "size": 1
                  },
                  "WKUP": {
                    "description": "WKUP",
                    "offset": 12,
                    "size": 1
                  },
                  "SUSP": {
                    "description": "SUSP",
                    "offset": 11,
                    "size": 1
                  },
                  "RESET": {
                    "description": "RESET",
                    "offset": 10,
                    "size": 1
                  },
                  "SOF": {
                    "description": "SOF",
                    "offset": 9,
                    "size": 1
                  },
                  "ESOF": {
                    "description": "ESOF",
                    "offset": 8,
                    "size": 1
                  },
                  "L1REQ": {
                    "description": "L1REQ",
                    "offset": 7,
                    "size": 1
                  },
                  "DIR": {
                    "description": "DIR",
                    "offset": 4,
                    "size": 1
                  },
                  "EP_ID": {
                    "description": "EP_ID",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "FNR": {
              "description": "frame number register",
              "offset": 72,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RXDP": {
                    "description": "RXDP",
                    "offset": 15,
                    "size": 1
                  },
                  "RXDM": {
                    "description": "RXDM",
                    "offset": 14,
                    "size": 1
                  },
                  "LCK": {
                    "description": "LCK",
                    "offset": 13,
                    "size": 1
                  },
                  "LSOF": {
                    "description": "LSOF",
                    "offset": 11,
                    "size": 2
                  },
                  "FN": {
                    "description": "FN",
                    "offset": 0,
                    "size": 11
                  }
                }
              }
            },
            "DADDR": {
              "description": "device address",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EF": {
                    "description": "EF",
                    "offset": 7,
                    "size": 1
                  },
                  "ADD": {
                    "description": "ADD",
                    "offset": 0,
                    "size": 7
                  }
                }
              }
            },
            "BTABLE": {
              "description": "Buffer table address",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BTABLE": {
                    "description": "BTABLE",
                    "offset": 3,
                    "size": 13
                  }
                }
              }
            },
            "LPMCSR": {
              "description": "LPM control and status\n          register",
              "offset": 84,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BESL": {
                    "description": "BESL",
                    "offset": 4,
                    "size": 4,
                    "access": "read-only"
                  },
                  "REMWAKE": {
                    "description": "REMWAKE",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only"
                  },
                  "LPMACK": {
                    "description": "LPMACK",
                    "offset": 1,
                    "size": 1
                  },
                  "LPMEN": {
                    "description": "LPMEN",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "BCDR": {
              "description": "Battery charging detector",
              "offset": 88,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DPPU": {
                    "description": "DPPU",
                    "offset": 15,
                    "size": 1
                  },
                  "PS2DET": {
                    "description": "PS2DET",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only"
                  },
                  "SDET": {
                    "description": "SDET",
                    "offset": 6,
                    "size": 1,
                    "access": "read-only"
                  },
                  "PDET": {
                    "description": "PDET",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only"
                  },
                  "DCDET": {
                    "description": "DCDET",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only"
                  },
                  "SDEN": {
                    "description": "SDEN",
                    "offset": 3,
                    "size": 1
                  },
                  "PDEN": {
                    "description": "PDEN",
                    "offset": 2,
                    "size": 1
                  },
                  "DCDEN": {
                    "description": "DCDEN",
                    "offset": 1,
                    "size": 1
                  },
                  "BCDEN": {
                    "description": "BCDEN",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "CRS": {
        "description": "Clock recovery system",
        "children": {
          "registers": {
            "CR": {
              "description": "control register",
              "offset": 0,
              "size": 32,
              "reset_value": 8192,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TRIM": {
                    "description": "HSI48 oscillator smooth\n              trimming",
                    "offset": 8,
                    "size": 6
                  },
                  "SWSYNC": {
                    "description": "Generate software SYNC\n              event",
                    "offset": 7,
                    "size": 1
                  },
                  "AUTOTRIMEN": {
                    "description": "Automatic trimming enable",
                    "offset": 6,
                    "size": 1
                  },
                  "CEN": {
                    "description": "Frequency error counter\n              enable",
                    "offset": 5,
                    "size": 1
                  },
                  "ESYNCIE": {
                    "description": "Expected SYNC interrupt\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ERRIE": {
                    "description": "Synchronization or trimming error\n              interrupt enable",
                    "offset": 2,
                    "size": 1
                  },
                  "SYNCWARNIE": {
                    "description": "SYNC warning interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "SYNCOKIE": {
                    "description": "SYNC event OK interrupt\n              enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CFGR": {
              "description": "configuration register",
              "offset": 4,
              "size": 32,
              "reset_value": 539147135,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SYNCPOL": {
                    "description": "SYNC polarity selection",
                    "offset": 31,
                    "size": 1
                  },
                  "SYNCSRC": {
                    "description": "SYNC signal source\n              selection",
                    "offset": 28,
                    "size": 2
                  },
                  "SYNCDIV": {
                    "description": "SYNC divider",
                    "offset": 24,
                    "size": 3
                  },
                  "FELIM": {
                    "description": "Frequency error limit",
                    "offset": 16,
                    "size": 8
                  },
                  "RELOAD": {
                    "description": "Counter reload value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ISR": {
              "description": "interrupt and status register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "FECAP": {
                    "description": "Frequency error capture",
                    "offset": 16,
                    "size": 16
                  },
                  "FEDIR": {
                    "description": "Frequency error direction",
                    "offset": 15,
                    "size": 1
                  },
                  "TRIMOVF": {
                    "description": "Trimming overflow or\n              underflow",
                    "offset": 10,
                    "size": 1
                  },
                  "SYNCMISS": {
                    "description": "SYNC missed",
                    "offset": 9,
                    "size": 1
                  },
                  "SYNCERR": {
                    "description": "SYNC error",
                    "offset": 8,
                    "size": 1
                  },
                  "ESYNCF": {
                    "description": "Expected SYNC flag",
                    "offset": 3,
                    "size": 1
                  },
                  "ERRF": {
                    "description": "Error flag",
                    "offset": 2,
                    "size": 1
                  },
                  "SYNCWARNF": {
                    "description": "SYNC warning flag",
                    "offset": 1,
                    "size": 1
                  },
                  "SYNCOKF": {
                    "description": "SYNC event OK flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ICR": {
              "description": "interrupt flag clear register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ESYNCC": {
                    "description": "Expected SYNC clear flag",
                    "offset": 3,
                    "size": 1
                  },
                  "ERRC": {
                    "description": "Error clear flag",
                    "offset": 2,
                    "size": 1
                  },
                  "SYNCWARNC": {
                    "description": "SYNC warning clear flag",
                    "offset": 1,
                    "size": 1
                  },
                  "SYNCOKC": {
                    "description": "SYNC event OK clear flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "Firewall": {
        "description": "Firewall",
        "children": {
          "registers": {
            "FIREWALL_CSSA": {
              "description": "Code segment start address",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADD": {
                    "description": "code segment start address",
                    "offset": 8,
                    "size": 16
                  }
                }
              }
            },
            "FIREWALL_CSL": {
              "description": "Code segment length",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LENG": {
                    "description": "code segment length",
                    "offset": 8,
                    "size": 14
                  }
                }
              }
            },
            "FIREWALL_NVDSSA": {
              "description": "Non-volatile data segment start\n          address",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADD": {
                    "description": "Non-volatile data segment start\n              address",
                    "offset": 8,
                    "size": 16
                  }
                }
              }
            },
            "FIREWALL_NVDSL": {
              "description": "Non-volatile data segment\n          length",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LENG": {
                    "description": "Non-volatile data segment\n              length",
                    "offset": 8,
                    "size": 14
                  }
                }
              }
            },
            "FIREWALL_VDSSA": {
              "description": "Volatile data segment start\n          address",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADD": {
                    "description": "Volatile data segment start\n              address",
                    "offset": 6,
                    "size": 10
                  }
                }
              }
            },
            "FIREWALL_VDSL": {
              "description": "Volatile data segment length",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LENG": {
                    "description": "Non-volatile data segment\n              length",
                    "offset": 6,
                    "size": 10
                  }
                }
              }
            },
            "FIREWALL_CR": {
              "description": "Configuration register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "VDE": {
                    "description": "Volatile data execution",
                    "offset": 2,
                    "size": 1
                  },
                  "VDS": {
                    "description": "Volatile data shared",
                    "offset": 1,
                    "size": 1
                  },
                  "FPA": {
                    "description": "Firewall pre alarm",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "RCC": {
        "description": "Reset and clock control",
        "children": {
          "registers": {
            "CR": {
              "description": "Clock control register",
              "offset": 0,
              "size": 32,
              "reset_value": 768,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PLLRDY": {
                    "description": "PLL clock ready flag",
                    "offset": 25,
                    "size": 1,
                    "access": "read-only"
                  },
                  "PLLON": {
                    "description": "PLL enable bit",
                    "offset": 24,
                    "size": 1
                  },
                  "RTCPRE": {
                    "description": "TC/LCD prescaler",
                    "offset": 20,
                    "size": 2
                  },
                  "CSSLSEON": {
                    "description": "Clock security system on HSE enable\n              bit",
                    "offset": 19,
                    "size": 1
                  },
                  "HSEBYP": {
                    "description": "HSE clock bypass bit",
                    "offset": 18,
                    "size": 1
                  },
                  "HSERDY": {
                    "description": "HSE clock ready flag",
                    "offset": 17,
                    "size": 1,
                    "access": "read-only"
                  },
                  "HSEON": {
                    "description": "HSE clock enable bit",
                    "offset": 16,
                    "size": 1
                  },
                  "MSIRDY": {
                    "description": "MSI clock ready flag",
                    "offset": 9,
                    "size": 1,
                    "access": "read-only"
                  },
                  "MSION": {
                    "description": "MSI clock enable bit",
                    "offset": 8,
                    "size": 1
                  },
                  "HSI16DIVF": {
                    "description": "HSI16DIVF",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only"
                  },
                  "HSI16DIVEN": {
                    "description": "HSI16DIVEN",
                    "offset": 3,
                    "size": 1
                  },
                  "HSI16RDYF": {
                    "description": "Internal high-speed clock ready\n              flag",
                    "offset": 2,
                    "size": 1
                  },
                  "HSI16KERON": {
                    "description": "High-speed internal clock enable bit for\n              some IP kernels",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only"
                  },
                  "HSI16ON": {
                    "description": "16 MHz high-speed internal clock\n              enable",
                    "offset": 0,
                    "size": 1
                  },
                  "HSI16OUTEN": {
                    "description": "16 MHz high-speed internal clock output\n              enable",
                    "offset": 5,
                    "size": 1
                  }
                }
              }
            },
            "ICSCR": {
              "description": "Internal clock sources calibration\n          register",
              "offset": 4,
              "size": 32,
              "reset_value": 45056,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MSITRIM": {
                    "description": "MSI clock trimming",
                    "offset": 24,
                    "size": 8
                  },
                  "MSICAL": {
                    "description": "MSI clock calibration",
                    "offset": 16,
                    "size": 8,
                    "access": "read-only"
                  },
                  "MSIRANGE": {
                    "description": "MSI clock ranges",
                    "offset": 13,
                    "size": 3
                  },
                  "HSI16TRIM": {
                    "description": "High speed internal clock\n              trimming",
                    "offset": 8,
                    "size": 5
                  },
                  "HSI16CAL": {
                    "description": "nternal high speed clock\n              calibration",
                    "offset": 0,
                    "size": 8,
                    "access": "read-only"
                  }
                }
              }
            },
            "CRRCR": {
              "description": "Clock recovery RC register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "HSI48CAL": {
                    "description": "48 MHz HSI clock\n              calibration",
                    "offset": 8,
                    "size": 8,
                    "access": "read-only"
                  },
                  "HSI48RDY": {
                    "description": "48MHz HSI clock ready flag",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only"
                  },
                  "HSI48ON": {
                    "description": "48MHz HSI clock enable bit",
                    "offset": 0,
                    "size": 1
                  },
                  "HSI48DIV6EN": {
                    "description": "48 MHz HSI clock divided by 6 output\n              enable",
                    "offset": 2,
                    "size": 1
                  }
                }
              }
            },
            "CFGR": {
              "description": "Clock configuration register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MCOPRE": {
                    "description": "Microcontroller clock output\n              prescaler",
                    "offset": 28,
                    "size": 3
                  },
                  "MCOSEL": {
                    "description": "Microcontroller clock output\n              selection",
                    "offset": 24,
                    "size": 4
                  },
                  "PLLDIV": {
                    "description": "PLL output division",
                    "offset": 22,
                    "size": 2
                  },
                  "PLLMUL": {
                    "description": "PLL multiplication factor",
                    "offset": 18,
                    "size": 4
                  },
                  "PLLSRC": {
                    "description": "PLL entry clock source",
                    "offset": 16,
                    "size": 1
                  },
                  "STOPWUCK": {
                    "description": "Wake-up from stop clock\n              selection",
                    "offset": 15,
                    "size": 1
                  },
                  "PPRE2": {
                    "description": "APB high-speed prescaler\n              (APB2)",
                    "offset": 11,
                    "size": 3
                  },
                  "PPRE1": {
                    "description": "APB low-speed prescaler\n              (APB1)",
                    "offset": 8,
                    "size": 3
                  },
                  "HPRE": {
                    "description": "AHB prescaler",
                    "offset": 4,
                    "size": 4
                  },
                  "SWS": {
                    "description": "System clock switch status",
                    "offset": 2,
                    "size": 2,
                    "access": "read-only"
                  },
                  "SW": {
                    "description": "System clock switch",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "CIER": {
              "description": "Clock interrupt enable\n          register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CSSLSE": {
                    "description": "LSE CSS interrupt flag",
                    "offset": 7,
                    "size": 1
                  },
                  "HSI48RDYIE": {
                    "description": "HSI48 ready interrupt flag",
                    "offset": 6,
                    "size": 1
                  },
                  "MSIRDYIE": {
                    "description": "MSI ready interrupt flag",
                    "offset": 5,
                    "size": 1
                  },
                  "PLLRDYIE": {
                    "description": "PLL ready interrupt flag",
                    "offset": 4,
                    "size": 1
                  },
                  "HSERDYIE": {
                    "description": "HSE ready interrupt flag",
                    "offset": 3,
                    "size": 1
                  },
                  "HSI16RDYIE": {
                    "description": "HSI16 ready interrupt flag",
                    "offset": 2,
                    "size": 1
                  },
                  "LSERDYIE": {
                    "description": "LSE ready interrupt flag",
                    "offset": 1,
                    "size": 1
                  },
                  "LSIRDYIE": {
                    "description": "LSI ready interrupt flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CIFR": {
              "description": "Clock interrupt flag register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CSSHSEF": {
                    "description": "Clock Security System Interrupt\n              flag",
                    "offset": 8,
                    "size": 1
                  },
                  "CSSLSEF": {
                    "description": "LSE Clock Security System Interrupt\n              flag",
                    "offset": 7,
                    "size": 1
                  },
                  "HSI48RDYF": {
                    "description": "HSI48 ready interrupt flag",
                    "offset": 6,
                    "size": 1
                  },
                  "MSIRDYF": {
                    "description": "MSI ready interrupt flag",
                    "offset": 5,
                    "size": 1
                  },
                  "PLLRDYF": {
                    "description": "PLL ready interrupt flag",
                    "offset": 4,
                    "size": 1
                  },
                  "HSERDYF": {
                    "description": "HSE ready interrupt flag",
                    "offset": 3,
                    "size": 1
                  },
                  "HSI16RDYF": {
                    "description": "HSI16 ready interrupt flag",
                    "offset": 2,
                    "size": 1
                  },
                  "LSERDYF": {
                    "description": "LSE ready interrupt flag",
                    "offset": 1,
                    "size": 1
                  },
                  "LSIRDYF": {
                    "description": "LSI ready interrupt flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CICR": {
              "description": "Clock interrupt clear register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "CSSHSEC": {
                    "description": "Clock Security System Interrupt\n              clear",
                    "offset": 8,
                    "size": 1
                  },
                  "CSSLSEC": {
                    "description": "LSE Clock Security System Interrupt\n              clear",
                    "offset": 7,
                    "size": 1
                  },
                  "HSI48RDYC": {
                    "description": "HSI48 ready Interrupt\n              clear",
                    "offset": 6,
                    "size": 1
                  },
                  "MSIRDYC": {
                    "description": "MSI ready Interrupt clear",
                    "offset": 5,
                    "size": 1
                  },
                  "PLLRDYC": {
                    "description": "PLL ready Interrupt clear",
                    "offset": 4,
                    "size": 1
                  },
                  "HSERDYC": {
                    "description": "HSE ready Interrupt clear",
                    "offset": 3,
                    "size": 1
                  },
                  "HSI16RDYC": {
                    "description": "HSI16 ready Interrupt\n              clear",
                    "offset": 2,
                    "size": 1
                  },
                  "LSERDYC": {
                    "description": "LSE ready Interrupt clear",
                    "offset": 1,
                    "size": 1
                  },
                  "LSIRDYC": {
                    "description": "LSI ready Interrupt clear",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IOPRSTR": {
              "description": "GPIO reset register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IOPHRST": {
                    "description": "I/O port H reset",
                    "offset": 7,
                    "size": 1
                  },
                  "IOPDRST": {
                    "description": "I/O port D reset",
                    "offset": 3,
                    "size": 1
                  },
                  "IOPCRST": {
                    "description": "I/O port A reset",
                    "offset": 2,
                    "size": 1
                  },
                  "IOPBRST": {
                    "description": "I/O port B reset",
                    "offset": 1,
                    "size": 1
                  },
                  "IOPARST": {
                    "description": "I/O port A reset",
                    "offset": 0,
                    "size": 1
                  },
                  "IOPERST": {
                    "description": "I/O port E reset",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "AHBRSTR": {
              "description": "AHB peripheral reset register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CRYPRST": {
                    "description": "Crypto module reset",
                    "offset": 24,
                    "size": 1
                  },
                  "RNGRST": {
                    "description": "Random Number Generator module\n              reset",
                    "offset": 20,
                    "size": 1
                  },
                  "TOUCHRST": {
                    "description": "Touch Sensing reset",
                    "offset": 16,
                    "size": 1
                  },
                  "CRCRST": {
                    "description": "Test integration module\n              reset",
                    "offset": 12,
                    "size": 1
                  },
                  "MIFRST": {
                    "description": "Memory interface reset",
                    "offset": 8,
                    "size": 1
                  },
                  "DMARST": {
                    "description": "DMA reset",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "APB2RSTR": {
              "description": "APB2 peripheral reset register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBGRST": {
                    "description": "DBG reset",
                    "offset": 22,
                    "size": 1
                  },
                  "USART1RST": {
                    "description": "USART1 reset",
                    "offset": 14,
                    "size": 1
                  },
                  "SPI1RST": {
                    "description": "SPI 1 reset",
                    "offset": 12,
                    "size": 1
                  },
                  "ADCRST": {
                    "description": "ADC interface reset",
                    "offset": 9,
                    "size": 1
                  },
                  "TM12RST": {
                    "description": "TIM22 timer reset",
                    "offset": 5,
                    "size": 1
                  },
                  "TIM21RST": {
                    "description": "TIM21 timer reset",
                    "offset": 2,
                    "size": 1
                  },
                  "SYSCFGRST": {
                    "description": "System configuration controller\n              reset",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "APB1RSTR": {
              "description": "APB1 peripheral reset register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPTIM1RST": {
                    "description": "Low power timer reset",
                    "offset": 31,
                    "size": 1
                  },
                  "DACRST": {
                    "description": "DAC interface reset",
                    "offset": 29,
                    "size": 1
                  },
                  "PWRRST": {
                    "description": "Power interface reset",
                    "offset": 28,
                    "size": 1
                  },
                  "CRSRST": {
                    "description": "Clock recovery system\n              reset",
                    "offset": 27,
                    "size": 1
                  },
                  "USBRST": {
                    "description": "USB reset",
                    "offset": 23,
                    "size": 1
                  },
                  "I2C2RST": {
                    "description": "I2C2 reset",
                    "offset": 22,
                    "size": 1
                  },
                  "I2C1RST": {
                    "description": "I2C1 reset",
                    "offset": 21,
                    "size": 1
                  },
                  "LPUART1RST": {
                    "description": "LPUART1 reset",
                    "offset": 18,
                    "size": 1
                  },
                  "LPUART12RST": {
                    "description": "UART2 reset",
                    "offset": 17,
                    "size": 1
                  },
                  "SPI2RST": {
                    "description": "SPI2 reset",
                    "offset": 14,
                    "size": 1
                  },
                  "WWDRST": {
                    "description": "Window watchdog reset",
                    "offset": 11,
                    "size": 1
                  },
                  "TIM6RST": {
                    "description": "Timer 6 reset",
                    "offset": 4,
                    "size": 1
                  },
                  "TIM2RST": {
                    "description": "Timer2 reset",
                    "offset": 0,
                    "size": 1
                  },
                  "TIM3RST": {
                    "description": "Timer3 reset",
                    "offset": 1,
                    "size": 1
                  },
                  "TIM7RST": {
                    "description": "Timer 7 reset",
                    "offset": 5,
                    "size": 1
                  },
                  "USART4RST": {
                    "description": "USART4 reset",
                    "offset": 19,
                    "size": 1
                  },
                  "USART5RST": {
                    "description": "USART5 reset",
                    "offset": 20,
                    "size": 1
                  },
                  "I2C3RST": {
                    "description": "I2C3 reset",
                    "offset": 30,
                    "size": 1
                  }
                }
              }
            },
            "IOPENR": {
              "description": "GPIO clock enable register",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IOPHEN": {
                    "description": "I/O port H clock enable\n              bit",
                    "offset": 7,
                    "size": 1
                  },
                  "IOPDEN": {
                    "description": "I/O port D clock enable\n              bit",
                    "offset": 3,
                    "size": 1
                  },
                  "IOPCEN": {
                    "description": "IO port A clock enable bit",
                    "offset": 2,
                    "size": 1
                  },
                  "IOPBEN": {
                    "description": "IO port B clock enable bit",
                    "offset": 1,
                    "size": 1
                  },
                  "IOPAEN": {
                    "description": "IO port A clock enable bit",
                    "offset": 0,
                    "size": 1
                  },
                  "IOPEEN": {
                    "description": "I/O port E clock enable\n              bit",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "AHBENR": {
              "description": "AHB peripheral clock enable\n          register",
              "offset": 48,
              "size": 32,
              "reset_value": 256,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CRYPEN": {
                    "description": "Crypto clock enable bit",
                    "offset": 24,
                    "size": 1
                  },
                  "RNGEN": {
                    "description": "Random Number Generator clock enable\n              bit",
                    "offset": 20,
                    "size": 1
                  },
                  "TOUCHEN": {
                    "description": "Touch Sensing clock enable\n              bit",
                    "offset": 16,
                    "size": 1
                  },
                  "CRCEN": {
                    "description": "CRC clock enable bit",
                    "offset": 12,
                    "size": 1
                  },
                  "MIFEN": {
                    "description": "NVM interface clock enable\n              bit",
                    "offset": 8,
                    "size": 1
                  },
                  "DMAEN": {
                    "description": "DMA clock enable bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "APB2ENR": {
              "description": "APB2 peripheral clock enable\n          register",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBGEN": {
                    "description": "DBG clock enable bit",
                    "offset": 22,
                    "size": 1
                  },
                  "USART1EN": {
                    "description": "USART1 clock enable bit",
                    "offset": 14,
                    "size": 1
                  },
                  "SPI1EN": {
                    "description": "SPI1 clock enable bit",
                    "offset": 12,
                    "size": 1
                  },
                  "ADCEN": {
                    "description": "ADC clock enable bit",
                    "offset": 9,
                    "size": 1
                  },
                  "MIFIEN": {
                    "description": "MiFaRe Firewall clock enable\n              bit",
                    "offset": 7,
                    "size": 1
                  },
                  "TIM22EN": {
                    "description": "TIM22 timer clock enable\n              bit",
                    "offset": 5,
                    "size": 1
                  },
                  "TIM21EN": {
                    "description": "TIM21 timer clock enable\n              bit",
                    "offset": 2,
                    "size": 1
                  },
                  "SYSCFGEN": {
                    "description": "System configuration controller clock\n              enable bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "APB1ENR": {
              "description": "APB1 peripheral clock enable\n          register",
              "offset": 56,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPTIM1EN": {
                    "description": "Low power timer clock enable\n              bit",
                    "offset": 31,
                    "size": 1
                  },
                  "DACEN": {
                    "description": "DAC interface clock enable\n              bit",
                    "offset": 29,
                    "size": 1
                  },
                  "PWREN": {
                    "description": "Power interface clock enable\n              bit",
                    "offset": 28,
                    "size": 1
                  },
                  "CRSEN": {
                    "description": "Clock recovery system clock enable\n              bit",
                    "offset": 27,
                    "size": 1
                  },
                  "USBEN": {
                    "description": "USB clock enable bit",
                    "offset": 23,
                    "size": 1
                  },
                  "I2C2EN": {
                    "description": "I2C2 clock enable bit",
                    "offset": 22,
                    "size": 1
                  },
                  "I2C1EN": {
                    "description": "I2C1 clock enable bit",
                    "offset": 21,
                    "size": 1
                  },
                  "LPUART1EN": {
                    "description": "LPUART1 clock enable bit",
                    "offset": 18,
                    "size": 1
                  },
                  "USART2EN": {
                    "description": "UART2 clock enable bit",
                    "offset": 17,
                    "size": 1
                  },
                  "SPI2EN": {
                    "description": "SPI2 clock enable bit",
                    "offset": 14,
                    "size": 1
                  },
                  "WWDGEN": {
                    "description": "Window watchdog clock enable\n              bit",
                    "offset": 11,
                    "size": 1
                  },
                  "TIM6EN": {
                    "description": "Timer 6 clock enable bit",
                    "offset": 4,
                    "size": 1
                  },
                  "TIM2EN": {
                    "description": "Timer2 clock enable bit",
                    "offset": 0,
                    "size": 1
                  },
                  "TIM3EN": {
                    "description": "Timer3 clock enable bit",
                    "offset": 1,
                    "size": 1
                  },
                  "TIM7EN": {
                    "description": "Timer 7 clock enable bit",
                    "offset": 5,
                    "size": 1
                  },
                  "USART4EN": {
                    "description": "USART4 clock enable bit",
                    "offset": 19,
                    "size": 1
                  },
                  "USART5EN": {
                    "description": "USART5 clock enable bit",
                    "offset": 20,
                    "size": 1
                  },
                  "I2C3EN": {
                    "description": "I2C3 clock enable bit",
                    "offset": 30,
                    "size": 1
                  }
                }
              }
            },
            "IOPSMEN": {
              "description": "GPIO clock enable in sleep mode\n          register",
              "offset": 60,
              "size": 32,
              "reset_value": 143,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IOPHSMEN": {
                    "description": "IOPHSMEN",
                    "offset": 7,
                    "size": 1
                  },
                  "IOPDSMEN": {
                    "description": "IOPDSMEN",
                    "offset": 3,
                    "size": 1
                  },
                  "IOPCSMEN": {
                    "description": "IOPCSMEN",
                    "offset": 2,
                    "size": 1
                  },
                  "IOPBSMEN": {
                    "description": "IOPBSMEN",
                    "offset": 1,
                    "size": 1
                  },
                  "IOPASMEN": {
                    "description": "IOPASMEN",
                    "offset": 0,
                    "size": 1
                  },
                  "IOPESMEN": {
                    "description": "Port E clock enable during Sleep mode\n              bit",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "AHBSMENR": {
              "description": "AHB peripheral clock enable in sleep mode\n          register",
              "offset": 64,
              "size": 32,
              "reset_value": 17896193,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CRYPSMEN": {
                    "description": "Crypto clock enable during sleep mode\n              bit",
                    "offset": 24,
                    "size": 1
                  },
                  "RNGSMEN": {
                    "description": "Random Number Generator clock enable\n              during sleep mode bit",
                    "offset": 20,
                    "size": 1
                  },
                  "TOUCHSMEN": {
                    "description": "Touch Sensing clock enable during sleep\n              mode bit",
                    "offset": 16,
                    "size": 1
                  },
                  "CRCSMEN": {
                    "description": "CRC clock enable during sleep mode\n              bit",
                    "offset": 12,
                    "size": 1
                  },
                  "SRAMSMEN": {
                    "description": "SRAM interface clock enable during sleep\n              mode bit",
                    "offset": 9,
                    "size": 1
                  },
                  "MIFSMEN": {
                    "description": "NVM interface clock enable during sleep\n              mode bit",
                    "offset": 8,
                    "size": 1
                  },
                  "DMASMEN": {
                    "description": "DMA clock enable during sleep mode\n              bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "APB2SMENR": {
              "description": "APB2 peripheral clock enable in sleep mode\n          register",
              "offset": 68,
              "size": 32,
              "reset_value": 4215333,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBGSMEN": {
                    "description": "DBG clock enable during sleep mode\n              bit",
                    "offset": 22,
                    "size": 1
                  },
                  "USART1SMEN": {
                    "description": "USART1 clock enable during sleep mode\n              bit",
                    "offset": 14,
                    "size": 1
                  },
                  "SPI1SMEN": {
                    "description": "SPI1 clock enable during sleep mode\n              bit",
                    "offset": 12,
                    "size": 1
                  },
                  "ADCSMEN": {
                    "description": "ADC clock enable during sleep mode\n              bit",
                    "offset": 9,
                    "size": 1
                  },
                  "TIM22SMEN": {
                    "description": "TIM22 timer clock enable during sleep\n              mode bit",
                    "offset": 5,
                    "size": 1
                  },
                  "TIM21SMEN": {
                    "description": "TIM21 timer clock enable during sleep\n              mode bit",
                    "offset": 2,
                    "size": 1
                  },
                  "SYSCFGSMEN": {
                    "description": "System configuration controller clock\n              enable during sleep mode bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "APB1SMENR": {
              "description": "APB1 peripheral clock enable in sleep mode\n          register",
              "offset": 72,
              "size": 32,
              "reset_value": 3102099985,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPTIM1SMEN": {
                    "description": "Low power timer clock enable during\n              sleep mode bit",
                    "offset": 31,
                    "size": 1
                  },
                  "DACSMEN": {
                    "description": "DAC interface clock enable during sleep\n              mode bit",
                    "offset": 29,
                    "size": 1
                  },
                  "PWRSMEN": {
                    "description": "Power interface clock enable during\n              sleep mode bit",
                    "offset": 28,
                    "size": 1
                  },
                  "CRSSMEN": {
                    "description": "Clock recovery system clock enable\n              during sleep mode bit",
                    "offset": 27,
                    "size": 1
                  },
                  "USBSMEN": {
                    "description": "USB clock enable during sleep mode\n              bit",
                    "offset": 23,
                    "size": 1
                  },
                  "I2C2SMEN": {
                    "description": "I2C2 clock enable during sleep mode\n              bit",
                    "offset": 22,
                    "size": 1
                  },
                  "I2C1SMEN": {
                    "description": "I2C1 clock enable during sleep mode\n              bit",
                    "offset": 21,
                    "size": 1
                  },
                  "LPUART1SMEN": {
                    "description": "LPUART1 clock enable during sleep mode\n              bit",
                    "offset": 18,
                    "size": 1
                  },
                  "USART2SMEN": {
                    "description": "UART2 clock enable during sleep mode\n              bit",
                    "offset": 17,
                    "size": 1
                  },
                  "SPI2SMEN": {
                    "description": "SPI2 clock enable during sleep mode\n              bit",
                    "offset": 14,
                    "size": 1
                  },
                  "WWDGSMEN": {
                    "description": "Window watchdog clock enable during\n              sleep mode bit",
                    "offset": 11,
                    "size": 1
                  },
                  "TIM6SMEN": {
                    "description": "Timer 6 clock enable during sleep mode\n              bit",
                    "offset": 4,
                    "size": 1
                  },
                  "TIM2SMEN": {
                    "description": "Timer2 clock enable during sleep mode\n              bit",
                    "offset": 0,
                    "size": 1
                  },
                  "TIM3SMEN": {
                    "description": "Timer3 clock enable during Sleep mode\n              bit",
                    "offset": 1,
                    "size": 1
                  },
                  "TIM7SMEN": {
                    "description": "Timer 7 clock enable during Sleep mode\n              bit",
                    "offset": 5,
                    "size": 1
                  },
                  "USART4SMEN": {
                    "description": "USART4 clock enable during Sleep mode\n              bit",
                    "offset": 19,
                    "size": 1
                  },
                  "USART5SMEN": {
                    "description": "USART5 clock enable during Sleep mode\n              bit",
                    "offset": 20,
                    "size": 1
                  },
                  "I2C3SMEN": {
                    "description": "2C3 clock enable during Sleep mode\n              bit",
                    "offset": 30,
                    "size": 1
                  }
                }
              }
            },
            "CCIPR": {
              "description": "Clock configuration register",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "HSI48MSEL": {
                    "description": "48 MHz HSI48 clock source selection\n              bit",
                    "offset": 26,
                    "size": 1
                  },
                  "LPTIM1SEL1": {
                    "description": "Low Power Timer clock source selection\n              bits",
                    "offset": 19,
                    "size": 1
                  },
                  "LPTIM1SEL0": {
                    "description": "LPTIM1SEL0",
                    "offset": 18,
                    "size": 1
                  },
                  "I2C1SEL1": {
                    "description": "I2C1 clock source selection\n              bits",
                    "offset": 13,
                    "size": 1
                  },
                  "I2C1SEL0": {
                    "description": "I2C1SEL0",
                    "offset": 12,
                    "size": 1
                  },
                  "LPUART1SEL1": {
                    "description": "LPUART1 clock source selection\n              bits",
                    "offset": 11,
                    "size": 1
                  },
                  "LPUART1SEL0": {
                    "description": "LPUART1SEL0",
                    "offset": 10,
                    "size": 1
                  },
                  "USART2SEL1": {
                    "description": "USART2 clock source selection\n              bits",
                    "offset": 3,
                    "size": 1
                  },
                  "USART2SEL0": {
                    "description": "USART2SEL0",
                    "offset": 2,
                    "size": 1
                  },
                  "USART1SEL1": {
                    "description": "USART1 clock source selection\n              bits",
                    "offset": 1,
                    "size": 1
                  },
                  "USART1SEL0": {
                    "description": "USART1SEL0",
                    "offset": 0,
                    "size": 1
                  },
                  "I2C3SEL": {
                    "description": "I2C3 clock source selection\n              bits",
                    "offset": 16,
                    "size": 2
                  }
                }
              }
            },
            "CSR": {
              "description": "Control and status register",
              "offset": 80,
              "size": 32,
              "reset_value": 201326592,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPWRSTF": {
                    "description": "Low-power reset flag",
                    "offset": 31,
                    "size": 1
                  },
                  "WWDGRSTF": {
                    "description": "Window watchdog reset flag",
                    "offset": 30,
                    "size": 1
                  },
                  "IWDGRSTF": {
                    "description": "Independent watchdog reset\n              flag",
                    "offset": 29,
                    "size": 1
                  },
                  "SFTRSTF": {
                    "description": "Software reset flag",
                    "offset": 28,
                    "size": 1
                  },
                  "PORRSTF": {
                    "description": "POR/PDR reset flag",
                    "offset": 27,
                    "size": 1
                  },
                  "PINRSTF": {
                    "description": "PIN reset flag",
                    "offset": 26,
                    "size": 1
                  },
                  "OBLRSTF": {
                    "description": "OBLRSTF",
                    "offset": 25,
                    "size": 1
                  },
                  "RMVF": {
                    "description": "Remove reset flag",
                    "offset": 24,
                    "size": 1
                  },
                  "RTCRST": {
                    "description": "RTC software reset bit",
                    "offset": 19,
                    "size": 1
                  },
                  "RTCEN": {
                    "description": "RTC clock enable bit",
                    "offset": 18,
                    "size": 1
                  },
                  "RTCSEL": {
                    "description": "RTC and LCD clock source selection\n              bits",
                    "offset": 16,
                    "size": 2
                  },
                  "CSSLSED": {
                    "description": "CSS on LSE failure detection\n              flag",
                    "offset": 14,
                    "size": 1
                  },
                  "CSSLSEON": {
                    "description": "CSSLSEON",
                    "offset": 13,
                    "size": 1
                  },
                  "LSEDRV": {
                    "description": "LSEDRV",
                    "offset": 11,
                    "size": 2
                  },
                  "LSEBYP": {
                    "description": "External low-speed oscillator bypass\n              bit",
                    "offset": 10,
                    "size": 1
                  },
                  "LSERDY": {
                    "description": "External low-speed oscillator ready\n              bit",
                    "offset": 9,
                    "size": 1,
                    "access": "read-only"
                  },
                  "LSEON": {
                    "description": "External low-speed oscillator enable\n              bit",
                    "offset": 8,
                    "size": 1
                  },
                  "LSIRDY": {
                    "description": "Internal low-speed oscillator ready\n              bit",
                    "offset": 1,
                    "size": 1
                  },
                  "LSION": {
                    "description": "Internal low-speed oscillator\n              enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "SYSCFG_COMP": {
        "description": "System configuration controller and\n      Comparator",
        "children": {
          "registers": {
            "CFGR1": {
              "description": "SYSCFG configuration register\n          1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BOOT_MODE": {
                    "description": "Boot mode selected by the boot pins\n              status bits",
                    "offset": 8,
                    "size": 2,
                    "access": "read-only"
                  },
                  "MEM_MODE": {
                    "description": "Memory mapping selection\n              bits",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "CFGR2": {
              "description": "SYSCFG configuration register\n          2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "I2C2_FMP": {
                    "description": "I2C2 Fm+ drive capability enable\n              bit",
                    "offset": 13,
                    "size": 1
                  },
                  "I2C1_FMP": {
                    "description": "I2C1 Fm+ drive capability enable\n              bit",
                    "offset": 12,
                    "size": 1
                  },
                  "I2C_PB9_FMP": {
                    "description": "Fm+ drive capability on PB9 enable\n              bit",
                    "offset": 11,
                    "size": 1
                  },
                  "I2C_PB8_FMP": {
                    "description": "Fm+ drive capability on PB8 enable\n              bit",
                    "offset": 10,
                    "size": 1
                  },
                  "I2C_PB7_FMP": {
                    "description": "Fm+ drive capability on PB7 enable\n              bit",
                    "offset": 9,
                    "size": 1
                  },
                  "I2C_PB6_FMP": {
                    "description": "Fm+ drive capability on PB6 enable\n              bit",
                    "offset": 8,
                    "size": 1
                  },
                  "FWDISEN": {
                    "description": "Firewall disable bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "EXTICR1": {
              "description": "external interrupt configuration register\n          1",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EXTI3": {
                    "description": "EXTI x configuration (x = 0 to\n              3)",
                    "offset": 12,
                    "size": 4
                  },
                  "EXTI2": {
                    "description": "EXTI x configuration (x = 0 to\n              3)",
                    "offset": 8,
                    "size": 4
                  },
                  "EXTI1": {
                    "description": "EXTI x configuration (x = 0 to\n              3)",
                    "offset": 4,
                    "size": 4
                  },
                  "EXTI0": {
                    "description": "EXTI x configuration (x = 0 to\n              3)",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "EXTICR2": {
              "description": "external interrupt configuration register\n          2",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EXTI7": {
                    "description": "EXTI x configuration (x = 4 to\n              7)",
                    "offset": 12,
                    "size": 4
                  },
                  "EXTI6": {
                    "description": "EXTI x configuration (x = 4 to\n              7)",
                    "offset": 8,
                    "size": 4
                  },
                  "EXTI5": {
                    "description": "EXTI x configuration (x = 4 to\n              7)",
                    "offset": 4,
                    "size": 4
                  },
                  "EXTI4": {
                    "description": "EXTI x configuration (x = 4 to\n              7)",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "EXTICR3": {
              "description": "external interrupt configuration register\n          3",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EXTI11": {
                    "description": "EXTI x configuration (x = 8 to\n              11)",
                    "offset": 12,
                    "size": 4
                  },
                  "EXTI10": {
                    "description": "EXTI10",
                    "offset": 8,
                    "size": 4
                  },
                  "EXTI9": {
                    "description": "EXTI x configuration (x = 8 to\n              11)",
                    "offset": 4,
                    "size": 4
                  },
                  "EXTI8": {
                    "description": "EXTI x configuration (x = 8 to\n              11)",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "EXTICR4": {
              "description": "external interrupt configuration register\n          4",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EXTI15": {
                    "description": "EXTI x configuration (x = 12 to\n              15)",
                    "offset": 12,
                    "size": 4
                  },
                  "EXTI14": {
                    "description": "EXTI14",
                    "offset": 8,
                    "size": 4
                  },
                  "EXTI13": {
                    "description": "EXTI13",
                    "offset": 4,
                    "size": 4
                  },
                  "EXTI12": {
                    "description": "EXTI12",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "CFGR3": {
              "description": "SYSCFG configuration register\n          3",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "REF_LOCK": {
                    "description": "REF_CTRL lock bit",
                    "offset": 31,
                    "size": 1,
                    "access": "write-only"
                  },
                  "VREFINT_RDYF": {
                    "description": "VREFINT ready flag",
                    "offset": 30,
                    "size": 1,
                    "access": "read-only"
                  },
                  "VREFINT_COMP_RDYF": {
                    "description": "VREFINT for comparator ready\n              flag",
                    "offset": 29,
                    "size": 1,
                    "access": "read-only"
                  },
                  "VREFINT_ADC_RDYF": {
                    "description": "VREFINT for ADC ready flag",
                    "offset": 28,
                    "size": 1,
                    "access": "read-only"
                  },
                  "SENSOR_ADC_RDYF": {
                    "description": "Sensor for ADC ready flag",
                    "offset": 27,
                    "size": 1,
                    "access": "read-only"
                  },
                  "REF_RC48MHz_RDYF": {
                    "description": "VREFINT for 48 MHz RC oscillator ready\n              flag",
                    "offset": 26,
                    "size": 1,
                    "access": "read-only"
                  },
                  "ENREF_RC48MHz": {
                    "description": "VREFINT reference for 48 MHz RC\n              oscillator enable bit",
                    "offset": 13,
                    "size": 1
                  },
                  "ENBUF_VREFINT_COMP": {
                    "description": "VREFINT reference for comparator 2\n              enable bit",
                    "offset": 12,
                    "size": 1
                  },
                  "ENBUF_SENSOR_ADC": {
                    "description": "Sensor reference for ADC enable\n              bit",
                    "offset": 9,
                    "size": 1
                  },
                  "ENBUF_BGAP_ADC": {
                    "description": "VREFINT reference for ADC enable\n              bit",
                    "offset": 8,
                    "size": 1
                  },
                  "SEL_VREF_OUT": {
                    "description": "BGAP_ADC connection bit",
                    "offset": 4,
                    "size": 2
                  },
                  "EN_BGAP": {
                    "description": "Vref Enable bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "COMP1_CSR": {
              "description": "Comparator 1 control and status\n          register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "COMP1LOCK": {
                    "description": "COMP1_CSR register lock\n              bit",
                    "offset": 31,
                    "size": 1,
                    "access": "read-only"
                  },
                  "COMP1VALUE": {
                    "description": "Comparator 1 output status\n              bit",
                    "offset": 30,
                    "size": 1,
                    "access": "read-only"
                  },
                  "COMP1POLARITY": {
                    "description": "Comparator 1 polarity selection\n              bit",
                    "offset": 15,
                    "size": 1
                  },
                  "COMP1LPTIMIN1": {
                    "description": "Comparator 1 LPTIM input propagation\n              bit",
                    "offset": 12,
                    "size": 1
                  },
                  "COMP1WM": {
                    "description": "Comparator 1 window mode selection\n              bit",
                    "offset": 8,
                    "size": 1
                  },
                  "COMP1INNSEL": {
                    "description": "Comparator 1 Input Minus connection\n              configuration bit",
                    "offset": 4,
                    "size": 2
                  },
                  "COMP1EN": {
                    "description": "Comparator 1 enable bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "COMP2_CSR": {
              "description": "Comparator 2 control and status\n          register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "COMP2LOCK": {
                    "description": "COMP2_CSR register lock\n              bit",
                    "offset": 31,
                    "size": 1,
                    "access": "read-only"
                  },
                  "COMP2VALUE": {
                    "description": "Comparator 2 output status\n              bit",
                    "offset": 20,
                    "size": 1,
                    "access": "read-only"
                  },
                  "COMP2POLARITY": {
                    "description": "Comparator 2 polarity selection\n              bit",
                    "offset": 15,
                    "size": 1
                  },
                  "COMP2LPTIMIN1": {
                    "description": "Comparator 2 LPTIM input 1 propagation\n              bit",
                    "offset": 13,
                    "size": 1
                  },
                  "COMP2LPTIMIN2": {
                    "description": "Comparator 2 LPTIM input 2 propagation\n              bit",
                    "offset": 12,
                    "size": 1
                  },
                  "COMP2INPSEL": {
                    "description": "Comparator 2 Input Plus connection\n              configuration bit",
                    "offset": 8,
                    "size": 3
                  },
                  "COMP2INNSEL": {
                    "description": "Comparator 2 Input Minus connection\n              configuration bit",
                    "offset": 4,
                    "size": 3
                  },
                  "COMP2SPEED": {
                    "description": "Comparator 2 power mode selection\n              bit",
                    "offset": 3,
                    "size": 1
                  },
                  "COMP2EN": {
                    "description": "Comparator 2 enable bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "SPI1": {
        "description": "Serial peripheral interface",
        "children": {
          "registers": {
            "CR1": {
              "description": "control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BIDIMODE": {
                    "description": "Bidirectional data mode\n              enable",
                    "offset": 15,
                    "size": 1
                  },
                  "BIDIOE": {
                    "description": "Output enable in bidirectional\n              mode",
                    "offset": 14,
                    "size": 1
                  },
                  "CRCEN": {
                    "description": "Hardware CRC calculation\n              enable",
                    "offset": 13,
                    "size": 1
                  },
                  "CRCNEXT": {
                    "description": "CRC transfer next",
                    "offset": 12,
                    "size": 1
                  },
                  "DFF": {
                    "description": "Data frame format",
                    "offset": 11,
                    "size": 1
                  },
                  "RXONLY": {
                    "description": "Receive only",
                    "offset": 10,
                    "size": 1
                  },
                  "SSM": {
                    "description": "Software slave management",
                    "offset": 9,
                    "size": 1
                  },
                  "SSI": {
                    "description": "Internal slave select",
                    "offset": 8,
                    "size": 1
                  },
                  "LSBFIRST": {
                    "description": "Frame format",
                    "offset": 7,
                    "size": 1
                  },
                  "SPE": {
                    "description": "SPI enable",
                    "offset": 6,
                    "size": 1
                  },
                  "BR": {
                    "description": "Baud rate control",
                    "offset": 3,
                    "size": 3
                  },
                  "MSTR": {
                    "description": "Master selection",
                    "offset": 2,
                    "size": 1
                  },
                  "CPOL": {
                    "description": "Clock polarity",
                    "offset": 1,
                    "size": 1
                  },
                  "CPHA": {
                    "description": "Clock phase",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CR2": {
              "description": "control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RXDMAEN": {
                    "description": "Rx buffer DMA enable",
                    "offset": 0,
                    "size": 1
                  },
                  "TXDMAEN": {
                    "description": "Tx buffer DMA enable",
                    "offset": 1,
                    "size": 1
                  },
                  "SSOE": {
                    "description": "SS output enable",
                    "offset": 2,
                    "size": 1
                  },
                  "FRF": {
                    "description": "Frame format",
                    "offset": 4,
                    "size": 1
                  },
                  "ERRIE": {
                    "description": "Error interrupt enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RXNEIE": {
                    "description": "RX buffer not empty interrupt\n              enable",
                    "offset": 6,
                    "size": 1
                  },
                  "TXEIE": {
                    "description": "Tx buffer empty interrupt\n              enable",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 8,
              "size": 32,
              "reset_value": 2,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RXNE": {
                    "description": "Receive buffer not empty",
                    "offset": 0,
                    "size": 1,
                    "access": "read-only"
                  },
                  "TXE": {
                    "description": "Transmit buffer empty",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only"
                  },
                  "CHSIDE": {
                    "description": "Channel side",
                    "offset": 2,
                    "size": 1,
                    "access": "read-only"
                  },
                  "UDR": {
                    "description": "Underrun flag",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only"
                  },
                  "CRCERR": {
                    "description": "CRC error flag",
                    "offset": 4,
                    "size": 1
                  },
                  "MODF": {
                    "description": "Mode fault",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only"
                  },
                  "OVR": {
                    "description": "Overrun flag",
                    "offset": 6,
                    "size": 1,
                    "access": "read-only"
                  },
                  "BSY": {
                    "description": "Busy flag",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only"
                  },
                  "TIFRFE": {
                    "description": "TI frame format error",
                    "offset": 8,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "DR": {
              "description": "data register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DR": {
                    "description": "Data register",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CRCPR": {
              "description": "CRC polynomial register",
              "offset": 16,
              "size": 32,
              "reset_value": 7,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CRCPOLY": {
                    "description": "CRC polynomial register",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "RXCRCR": {
              "description": "RX CRC register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RxCRC": {
                    "description": "Rx CRC register",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "TXCRCR": {
              "description": "TX CRC register",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "TxCRC": {
                    "description": "Tx CRC register",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "I2SCFGR": {
              "description": "I2S configuration register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "I2SMOD": {
                    "description": "I2S mode selection",
                    "offset": 11,
                    "size": 1
                  },
                  "I2SE": {
                    "description": "I2S Enable",
                    "offset": 10,
                    "size": 1
                  },
                  "I2SCFG": {
                    "description": "I2S configuration mode",
                    "offset": 8,
                    "size": 2
                  },
                  "PCMSYNC": {
                    "description": "PCM frame synchronization",
                    "offset": 7,
                    "size": 1
                  },
                  "I2SSTD": {
                    "description": "I2S standard selection",
                    "offset": 4,
                    "size": 2
                  },
                  "CKPOL": {
                    "description": "Steady state clock\n              polarity",
                    "offset": 3,
                    "size": 1
                  },
                  "DATLEN": {
                    "description": "Data length to be\n              transferred",
                    "offset": 1,
                    "size": 2
                  },
                  "CHLEN": {
                    "description": "Channel length (number of bits per audio\n              channel)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "I2SPR": {
              "description": "I2S prescaler register",
              "offset": 32,
              "size": 32,
              "reset_value": 16,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MCKOE": {
                    "description": "Master clock output enable",
                    "offset": 9,
                    "size": 1
                  },
                  "ODD": {
                    "description": "Odd factor for the\n              prescaler",
                    "offset": 8,
                    "size": 1
                  },
                  "I2SDIV": {
                    "description": "I2S Linear prescaler",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "TIM22": {
        "description": "General-purpose-timers",
        "children": {
          "registers": {
            "CR1": {
              "description": "control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CEN": {
                    "description": "Counter enable",
                    "offset": 0,
                    "size": 1
                  },
                  "UDIS": {
                    "description": "Update disable",
                    "offset": 1,
                    "size": 1
                  },
                  "URS": {
                    "description": "Update request source",
                    "offset": 2,
                    "size": 1
                  },
                  "OPM": {
                    "description": "One-pulse mode",
                    "offset": 3,
                    "size": 1
                  },
                  "DIR": {
                    "description": "Direction",
                    "offset": 4,
                    "size": 1
                  },
                  "CMS": {
                    "description": "Center-aligned mode\n              selection",
                    "offset": 5,
                    "size": 2
                  },
                  "ARPE": {
                    "description": "Auto-reload preload enable",
                    "offset": 7,
                    "size": 1
                  },
                  "CKD": {
                    "description": "Clock division",
                    "offset": 8,
                    "size": 2
                  }
                }
              }
            },
            "CR2": {
              "description": "control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MMS": {
                    "description": "Master mode selection",
                    "offset": 4,
                    "size": 3
                  }
                }
              }
            },
            "SMCR": {
              "description": "slave mode control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SMS": {
                    "description": "Slave mode selection",
                    "offset": 0,
                    "size": 3
                  },
                  "TS": {
                    "description": "Trigger selection",
                    "offset": 4,
                    "size": 3
                  },
                  "MSM": {
                    "description": "Master/Slave mode",
                    "offset": 7,
                    "size": 1
                  },
                  "ETF": {
                    "description": "External trigger filter",
                    "offset": 8,
                    "size": 4
                  },
                  "ETPS": {
                    "description": "External trigger prescaler",
                    "offset": 12,
                    "size": 2
                  },
                  "ECE": {
                    "description": "External clock enable",
                    "offset": 14,
                    "size": 1
                  },
                  "ETP": {
                    "description": "External trigger polarity",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "DIER": {
              "description": "DMA/Interrupt enable register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TIE": {
                    "description": "Trigger interrupt enable",
                    "offset": 6,
                    "size": 1
                  },
                  "CC2IE": {
                    "description": "Capture/Compare 2 interrupt\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1IE": {
                    "description": "Capture/Compare 1 interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "UIE": {
                    "description": "Update interrupt enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC2OF": {
                    "description": "Capture/compare 2 overcapture\n              flag",
                    "offset": 10,
                    "size": 1
                  },
                  "CC1OF": {
                    "description": "Capture/Compare 1 overcapture\n              flag",
                    "offset": 9,
                    "size": 1
                  },
                  "TIF": {
                    "description": "Trigger interrupt flag",
                    "offset": 6,
                    "size": 1
                  },
                  "CC2IF": {
                    "description": "Capture/Compare 2 interrupt\n              flag",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1IF": {
                    "description": "Capture/compare 1 interrupt\n              flag",
                    "offset": 1,
                    "size": 1
                  },
                  "UIF": {
                    "description": "Update interrupt flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "EGR": {
              "description": "event generation register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "TG": {
                    "description": "Trigger generation",
                    "offset": 6,
                    "size": 1
                  },
                  "CC2G": {
                    "description": "Capture/compare 2\n              generation",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1G": {
                    "description": "Capture/compare 1\n              generation",
                    "offset": 1,
                    "size": 1
                  },
                  "UG": {
                    "description": "Update generation",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CCMR1_Output": {
              "description": "capture/compare mode register (output\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OC2M": {
                    "description": "Output Compare 2 mode",
                    "offset": 12,
                    "size": 3
                  },
                  "OC2PE": {
                    "description": "Output Compare 2 preload\n              enable",
                    "offset": 11,
                    "size": 1
                  },
                  "OC2FE": {
                    "description": "Output Compare 2 fast\n              enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CC2S": {
                    "description": "Capture/Compare 2\n              selection",
                    "offset": 8,
                    "size": 2
                  },
                  "OC1M": {
                    "description": "Output Compare 1 mode",
                    "offset": 4,
                    "size": 3
                  },
                  "OC1PE": {
                    "description": "Output Compare 1 preload\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "OC1FE": {
                    "description": "Output Compare 1 fast\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "CCMR1_Input": {
              "description": "capture/compare mode register 1 (input\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IC2F": {
                    "description": "Input capture 2 filter",
                    "offset": 12,
                    "size": 4
                  },
                  "IC2PSC": {
                    "description": "Input capture 2 prescaler",
                    "offset": 10,
                    "size": 2
                  },
                  "CC2S": {
                    "description": "Capture/Compare 2\n              selection",
                    "offset": 8,
                    "size": 2
                  },
                  "IC1F": {
                    "description": "Input capture 1 filter",
                    "offset": 4,
                    "size": 4
                  },
                  "IC1PSC": {
                    "description": "Input capture 1 prescaler",
                    "offset": 2,
                    "size": 2
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "CCER": {
              "description": "capture/compare enable\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC2NP": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 7,
                    "size": 1
                  },
                  "CC2P": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 5,
                    "size": 1
                  },
                  "CC2E": {
                    "description": "Capture/Compare 2 output\n              enable",
                    "offset": 4,
                    "size": 1
                  },
                  "CC1NP": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 3,
                    "size": 1
                  },
                  "CC1P": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 1,
                    "size": 1
                  },
                  "CC1E": {
                    "description": "Capture/Compare 1 output\n              enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CNT": {
              "description": "counter",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNT": {
                    "description": "counter value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "PSC": {
              "description": "prescaler",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PSC": {
                    "description": "Prescaler value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ARR": {
              "description": "auto-reload register",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARR": {
                    "description": "Auto-reload value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CCR1": {
              "description": "capture/compare register 1",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CCR1": {
                    "description": "Capture/Compare 1 value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CCR2": {
              "description": "capture/compare register 2",
              "offset": 56,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CCR2": {
                    "description": "Capture/Compare 2 value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "OR": {
              "description": "TIM22 option register",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ETR_RMP": {
                    "description": "Timer22 ETR remap",
                    "offset": 0,
                    "size": 2
                  },
                  "TI1_RMP": {
                    "description": "Timer22 TI1",
                    "offset": 2,
                    "size": 2
                  }
                }
              }
            }
          }
        }
      },
      "I2C1": {
        "description": "Inter-integrated circuit",
        "children": {
          "registers": {
            "CR1": {
              "description": "Control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PE": {
                    "description": "Peripheral enable",
                    "offset": 0,
                    "size": 1
                  },
                  "TXIE": {
                    "description": "TX Interrupt enable",
                    "offset": 1,
                    "size": 1
                  },
                  "RXIE": {
                    "description": "RX Interrupt enable",
                    "offset": 2,
                    "size": 1
                  },
                  "ADDRIE": {
                    "description": "Address match interrupt enable (slave\n              only)",
                    "offset": 3,
                    "size": 1
                  },
                  "NACKIE": {
                    "description": "Not acknowledge received interrupt\n              enable",
                    "offset": 4,
                    "size": 1
                  },
                  "STOPIE": {
                    "description": "STOP detection Interrupt\n              enable",
                    "offset": 5,
                    "size": 1
                  },
                  "TCIE": {
                    "description": "Transfer Complete interrupt\n              enable",
                    "offset": 6,
                    "size": 1
                  },
                  "ERRIE": {
                    "description": "Error interrupts enable",
                    "offset": 7,
                    "size": 1
                  },
                  "DNF": {
                    "description": "Digital noise filter",
                    "offset": 8,
                    "size": 4
                  },
                  "ANFOFF": {
                    "description": "Analog noise filter OFF",
                    "offset": 12,
                    "size": 1
                  },
                  "TXDMAEN": {
                    "description": "DMA transmission requests\n              enable",
                    "offset": 14,
                    "size": 1
                  },
                  "RXDMAEN": {
                    "description": "DMA reception requests\n              enable",
                    "offset": 15,
                    "size": 1
                  },
                  "SBC": {
                    "description": "Slave byte control",
                    "offset": 16,
                    "size": 1
                  },
                  "NOSTRETCH": {
                    "description": "Clock stretching disable",
                    "offset": 17,
                    "size": 1
                  },
                  "WUPEN": {
                    "description": "Wakeup from STOP enable",
                    "offset": 18,
                    "size": 1
                  },
                  "GCEN": {
                    "description": "General call enable",
                    "offset": 19,
                    "size": 1
                  },
                  "SMBHEN": {
                    "description": "SMBus Host address enable",
                    "offset": 20,
                    "size": 1
                  },
                  "SMBDEN": {
                    "description": "SMBus Device Default address\n              enable",
                    "offset": 21,
                    "size": 1
                  },
                  "ALERTEN": {
                    "description": "SMBUS alert enable",
                    "offset": 22,
                    "size": 1
                  },
                  "PECEN": {
                    "description": "PEC enable",
                    "offset": 23,
                    "size": 1
                  }
                }
              }
            },
            "CR2": {
              "description": "Control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PECBYTE": {
                    "description": "Packet error checking byte",
                    "offset": 26,
                    "size": 1
                  },
                  "AUTOEND": {
                    "description": "Automatic end mode (master\n              mode)",
                    "offset": 25,
                    "size": 1
                  },
                  "RELOAD": {
                    "description": "NBYTES reload mode",
                    "offset": 24,
                    "size": 1
                  },
                  "NBYTES": {
                    "description": "Number of bytes",
                    "offset": 16,
                    "size": 8
                  },
                  "NACK": {
                    "description": "NACK generation (slave\n              mode)",
                    "offset": 15,
                    "size": 1
                  },
                  "STOP": {
                    "description": "Stop generation (master\n              mode)",
                    "offset": 14,
                    "size": 1
                  },
                  "START": {
                    "description": "Start generation",
                    "offset": 13,
                    "size": 1
                  },
                  "HEAD10R": {
                    "description": "10-bit address header only read\n              direction (master receiver mode)",
                    "offset": 12,
                    "size": 1
                  },
                  "ADD10": {
                    "description": "10-bit addressing mode (master\n              mode)",
                    "offset": 11,
                    "size": 1
                  },
                  "RD_WRN": {
                    "description": "Transfer direction (master\n              mode)",
                    "offset": 10,
                    "size": 1
                  },
                  "SADD": {
                    "description": "Slave address bit (master\n              mode)",
                    "offset": 0,
                    "size": 10
                  }
                }
              }
            },
            "OAR1": {
              "description": "Own address register 1",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OA1": {
                    "description": "Interface address",
                    "offset": 0,
                    "size": 10
                  },
                  "OA1MODE": {
                    "description": "Own Address 1 10-bit mode",
                    "offset": 10,
                    "size": 1
                  },
                  "OA1EN": {
                    "description": "Own Address 1 enable",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "OAR2": {
              "description": "Own address register 2",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OA2": {
                    "description": "Interface address",
                    "offset": 1,
                    "size": 7
                  },
                  "OA2MSK": {
                    "description": "Own Address 2 masks",
                    "offset": 8,
                    "size": 3
                  },
                  "OA2EN": {
                    "description": "Own Address 2 enable",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "TIMINGR": {
              "description": "Timing register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SCLL": {
                    "description": "SCL low period (master\n              mode)",
                    "offset": 0,
                    "size": 8
                  },
                  "SCLH": {
                    "description": "SCL high period (master\n              mode)",
                    "offset": 8,
                    "size": 8
                  },
                  "SDADEL": {
                    "description": "Data hold time",
                    "offset": 16,
                    "size": 4
                  },
                  "SCLDEL": {
                    "description": "Data setup time",
                    "offset": 20,
                    "size": 4
                  },
                  "PRESC": {
                    "description": "Timing prescaler",
                    "offset": 28,
                    "size": 4
                  }
                }
              }
            },
            "TIMEOUTR": {
              "description": "Status register 1",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TIMEOUTA": {
                    "description": "Bus timeout A",
                    "offset": 0,
                    "size": 12
                  },
                  "TIDLE": {
                    "description": "Idle clock timeout\n              detection",
                    "offset": 12,
                    "size": 1
                  },
                  "TIMOUTEN": {
                    "description": "Clock timeout enable",
                    "offset": 15,
                    "size": 1
                  },
                  "TIMEOUTB": {
                    "description": "Bus timeout B",
                    "offset": 16,
                    "size": 12
                  },
                  "TEXTEN": {
                    "description": "Extended clock timeout\n              enable",
                    "offset": 31,
                    "size": 1
                  }
                }
              }
            },
            "ISR": {
              "description": "Interrupt and Status register",
              "offset": 24,
              "size": 32,
              "reset_value": 1,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADDCODE": {
                    "description": "Address match code (Slave\n              mode)",
                    "offset": 17,
                    "size": 7,
                    "access": "read-only"
                  },
                  "DIR": {
                    "description": "Transfer direction (Slave\n              mode)",
                    "offset": 16,
                    "size": 1,
                    "access": "read-only"
                  },
                  "BUSY": {
                    "description": "Bus busy",
                    "offset": 15,
                    "size": 1,
                    "access": "read-only"
                  },
                  "ALERT": {
                    "description": "SMBus alert",
                    "offset": 13,
                    "size": 1,
                    "access": "read-only"
                  },
                  "TIMEOUT": {
                    "description": "Timeout or t_low detection\n              flag",
                    "offset": 12,
                    "size": 1,
                    "access": "read-only"
                  },
                  "PECERR": {
                    "description": "PEC Error in reception",
                    "offset": 11,
                    "size": 1,
                    "access": "read-only"
                  },
                  "OVR": {
                    "description": "Overrun/Underrun (slave\n              mode)",
                    "offset": 10,
                    "size": 1,
                    "access": "read-only"
                  },
                  "ARLO": {
                    "description": "Arbitration lost",
                    "offset": 9,
                    "size": 1,
                    "access": "read-only"
                  },
                  "BERR": {
                    "description": "Bus error",
                    "offset": 8,
                    "size": 1,
                    "access": "read-only"
                  },
                  "TCR": {
                    "description": "Transfer Complete Reload",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only"
                  },
                  "TC": {
                    "description": "Transfer Complete (master\n              mode)",
                    "offset": 6,
                    "size": 1,
                    "access": "read-only"
                  },
                  "STOPF": {
                    "description": "Stop detection flag",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only"
                  },
                  "NACKF": {
                    "description": "Not acknowledge received\n              flag",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only"
                  },
                  "ADDR": {
                    "description": "Address matched (slave\n              mode)",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RXNE": {
                    "description": "Receive data register not empty\n              (receivers)",
                    "offset": 2,
                    "size": 1,
                    "access": "read-only"
                  },
                  "TXIS": {
                    "description": "Transmit interrupt status\n              (transmitters)",
                    "offset": 1,
                    "size": 1
                  },
                  "TXE": {
                    "description": "Transmit data register empty\n              (transmitters)",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "ICR": {
              "description": "Interrupt clear register",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "ALERTCF": {
                    "description": "Alert flag clear",
                    "offset": 13,
                    "size": 1
                  },
                  "TIMOUTCF": {
                    "description": "Timeout detection flag\n              clear",
                    "offset": 12,
                    "size": 1
                  },
                  "PECCF": {
                    "description": "PEC Error flag clear",
                    "offset": 11,
                    "size": 1
                  },
                  "OVRCF": {
                    "description": "Overrun/Underrun flag\n              clear",
                    "offset": 10,
                    "size": 1
                  },
                  "ARLOCF": {
                    "description": "Arbitration lost flag\n              clear",
                    "offset": 9,
                    "size": 1
                  },
                  "BERRCF": {
                    "description": "Bus error flag clear",
                    "offset": 8,
                    "size": 1
                  },
                  "STOPCF": {
                    "description": "Stop detection flag clear",
                    "offset": 5,
                    "size": 1
                  },
                  "NACKCF": {
                    "description": "Not Acknowledge flag clear",
                    "offset": 4,
                    "size": 1
                  },
                  "ADDRCF": {
                    "description": "Address Matched flag clear",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            },
            "PECR": {
              "description": "PEC register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "PEC": {
                    "description": "Packet error checking\n              register",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "RXDR": {
              "description": "Receive data register",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RXDATA": {
                    "description": "8-bit receive data",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "TXDR": {
              "description": "Transmit data register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TXDATA": {
                    "description": "8-bit transmit data",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "TIM21": {
        "description": "General-purpose-timers",
        "children": {
          "registers": {
            "CR1": {
              "description": "control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CEN": {
                    "description": "Counter enable",
                    "offset": 0,
                    "size": 1
                  },
                  "UDIS": {
                    "description": "Update disable",
                    "offset": 1,
                    "size": 1
                  },
                  "URS": {
                    "description": "Update request source",
                    "offset": 2,
                    "size": 1
                  },
                  "OPM": {
                    "description": "One-pulse mode",
                    "offset": 3,
                    "size": 1
                  },
                  "DIR": {
                    "description": "Direction",
                    "offset": 4,
                    "size": 1
                  },
                  "CMS": {
                    "description": "Center-aligned mode\n              selection",
                    "offset": 5,
                    "size": 2
                  },
                  "ARPE": {
                    "description": "Auto-reload preload enable",
                    "offset": 7,
                    "size": 1
                  },
                  "CKD": {
                    "description": "Clock division",
                    "offset": 8,
                    "size": 2
                  }
                }
              }
            },
            "CR2": {
              "description": "control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MMS": {
                    "description": "Master mode selection",
                    "offset": 4,
                    "size": 3
                  }
                }
              }
            },
            "SMCR": {
              "description": "slave mode control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SMS": {
                    "description": "Slave mode selection",
                    "offset": 0,
                    "size": 3
                  },
                  "TS": {
                    "description": "Trigger selection",
                    "offset": 4,
                    "size": 3
                  },
                  "MSM": {
                    "description": "Master/Slave mode",
                    "offset": 7,
                    "size": 1
                  },
                  "ETF": {
                    "description": "External trigger filter",
                    "offset": 8,
                    "size": 4
                  },
                  "ETPS": {
                    "description": "External trigger prescaler",
                    "offset": 12,
                    "size": 2
                  },
                  "ECE": {
                    "description": "External clock enable",
                    "offset": 14,
                    "size": 1
                  },
                  "ETP": {
                    "description": "External trigger polarity",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "DIER": {
              "description": "DMA/Interrupt enable register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TIE": {
                    "description": "Trigger interrupt enable",
                    "offset": 6,
                    "size": 1
                  },
                  "CC2IE": {
                    "description": "Capture/Compare 2 interrupt\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1IE": {
                    "description": "Capture/Compare 1 interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "UIE": {
                    "description": "Update interrupt enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC2OF": {
                    "description": "Capture/compare 2 overcapture\n              flag",
                    "offset": 10,
                    "size": 1
                  },
                  "CC1OF": {
                    "description": "Capture/Compare 1 overcapture\n              flag",
                    "offset": 9,
                    "size": 1
                  },
                  "TIF": {
                    "description": "Trigger interrupt flag",
                    "offset": 6,
                    "size": 1
                  },
                  "CC2IF": {
                    "description": "Capture/Compare 2 interrupt\n              flag",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1IF": {
                    "description": "Capture/compare 1 interrupt\n              flag",
                    "offset": 1,
                    "size": 1
                  },
                  "UIF": {
                    "description": "Update interrupt flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "EGR": {
              "description": "event generation register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "TG": {
                    "description": "Trigger generation",
                    "offset": 6,
                    "size": 1
                  },
                  "CC2G": {
                    "description": "Capture/compare 2\n              generation",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1G": {
                    "description": "Capture/compare 1\n              generation",
                    "offset": 1,
                    "size": 1
                  },
                  "UG": {
                    "description": "Update generation",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CCMR1_Output": {
              "description": "capture/compare mode register (output\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OC2M": {
                    "description": "Output Compare 2 mode",
                    "offset": 12,
                    "size": 3
                  },
                  "OC2PE": {
                    "description": "Output Compare 2 preload\n              enable",
                    "offset": 11,
                    "size": 1
                  },
                  "OC2FE": {
                    "description": "Output Compare 2 fast\n              enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CC2S": {
                    "description": "Capture/Compare 2\n              selection",
                    "offset": 8,
                    "size": 2
                  },
                  "OC1M": {
                    "description": "Output Compare 1 mode",
                    "offset": 4,
                    "size": 3
                  },
                  "OC1PE": {
                    "description": "Output Compare 1 preload\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "OC1FE": {
                    "description": "Output Compare 1 fast\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "CCMR1_Input": {
              "description": "capture/compare mode register 1 (input\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IC2F": {
                    "description": "Input capture 2 filter",
                    "offset": 12,
                    "size": 4
                  },
                  "IC2PSC": {
                    "description": "Input capture 2 prescaler",
                    "offset": 10,
                    "size": 2
                  },
                  "CC2S": {
                    "description": "Capture/Compare 2\n              selection",
                    "offset": 8,
                    "size": 2
                  },
                  "IC1F": {
                    "description": "Input capture 1 filter",
                    "offset": 4,
                    "size": 4
                  },
                  "IC1PSC": {
                    "description": "Input capture 1 prescaler",
                    "offset": 2,
                    "size": 2
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "CCER": {
              "description": "capture/compare enable\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC2NP": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 7,
                    "size": 1
                  },
                  "CC2P": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 5,
                    "size": 1
                  },
                  "CC2E": {
                    "description": "Capture/Compare 2 output\n              enable",
                    "offset": 4,
                    "size": 1
                  },
                  "CC1NP": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 3,
                    "size": 1
                  },
                  "CC1P": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 1,
                    "size": 1
                  },
                  "CC1E": {
                    "description": "Capture/Compare 1 output\n              enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CNT": {
              "description": "counter",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNT": {
                    "description": "counter value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "PSC": {
              "description": "prescaler",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PSC": {
                    "description": "Prescaler value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ARR": {
              "description": "auto-reload register",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARR": {
                    "description": "Auto-reload value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CCR1": {
              "description": "capture/compare register 1",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CCR1": {
                    "description": "Capture/Compare 1 value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CCR2": {
              "description": "capture/compare register 2",
              "offset": 56,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CCR2": {
                    "description": "Capture/Compare 2 value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "OR": {
              "description": "TIM21 option register",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ETR_RMP": {
                    "description": "Timer21 ETR remap",
                    "offset": 0,
                    "size": 2
                  },
                  "TI1_RMP": {
                    "description": "Timer21 TI1",
                    "offset": 2,
                    "size": 3
                  },
                  "TI2_RMP": {
                    "description": "Timer21 TI2",
                    "offset": 5,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "TIM6": {
        "description": "Basic-timers",
        "children": {
          "registers": {
            "CR1": {
              "description": "control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARPE": {
                    "description": "Auto-reload preload enable",
                    "offset": 7,
                    "size": 1
                  },
                  "OPM": {
                    "description": "One-pulse mode",
                    "offset": 3,
                    "size": 1
                  },
                  "URS": {
                    "description": "Update request source",
                    "offset": 2,
                    "size": 1
                  },
                  "UDIS": {
                    "description": "Update disable",
                    "offset": 1,
                    "size": 1
                  },
                  "CEN": {
                    "description": "Counter enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CR2": {
              "description": "control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MMS": {
                    "description": "Master mode selection",
                    "offset": 4,
                    "size": 3
                  }
                }
              }
            },
            "DIER": {
              "description": "DMA/Interrupt enable register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "UDE": {
                    "description": "Update DMA request enable",
                    "offset": 8,
                    "size": 1
                  },
                  "UIE": {
                    "description": "Update interrupt enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "UIF": {
                    "description": "Update interrupt flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "EGR": {
              "description": "event generation register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "UG": {
                    "description": "Update generation",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CNT": {
              "description": "counter",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNT": {
                    "description": "Low counter value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "PSC": {
              "description": "prescaler",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PSC": {
                    "description": "Prescaler value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ARR": {
              "description": "auto-reload register",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARR": {
                    "description": "Low Auto-reload value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            }
          }
        }
      },
      "PWR": {
        "description": "Power control",
        "children": {
          "registers": {
            "CR": {
              "description": "power control register",
              "offset": 0,
              "size": 32,
              "reset_value": 4096,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LPDS": {
                    "description": "Low-power deep sleep",
                    "offset": 0,
                    "size": 1
                  },
                  "PDDS": {
                    "description": "Power down deepsleep",
                    "offset": 1,
                    "size": 1
                  },
                  "CWUF": {
                    "description": "Clear wakeup flag",
                    "offset": 2,
                    "size": 1
                  },
                  "CSBF": {
                    "description": "Clear standby flag",
                    "offset": 3,
                    "size": 1
                  },
                  "PVDE": {
                    "description": "Power voltage detector\n              enable",
                    "offset": 4,
                    "size": 1
                  },
                  "PLS": {
                    "description": "PVD level selection",
                    "offset": 5,
                    "size": 3
                  },
                  "DBP": {
                    "description": "Disable backup domain write\n              protection",
                    "offset": 8,
                    "size": 1
                  },
                  "ULP": {
                    "description": "Ultra-low-power mode",
                    "offset": 9,
                    "size": 1
                  },
                  "FWU": {
                    "description": "Fast wakeup",
                    "offset": 10,
                    "size": 1
                  },
                  "VOS": {
                    "description": "Voltage scaling range\n              selection",
                    "offset": 11,
                    "size": 2
                  },
                  "DS_EE_KOFF": {
                    "description": "Deep sleep mode with Flash memory kept\n              off",
                    "offset": 13,
                    "size": 1
                  },
                  "LPRUN": {
                    "description": "Low power run mode",
                    "offset": 14,
                    "size": 1
                  }
                }
              }
            },
            "CSR": {
              "description": "power control/status register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BRE": {
                    "description": "Backup regulator enable",
                    "offset": 9,
                    "size": 1
                  },
                  "EWUP": {
                    "description": "Enable WKUP pin",
                    "offset": 8,
                    "size": 1
                  },
                  "BRR": {
                    "description": "Backup regulator ready",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only"
                  },
                  "PVDO": {
                    "description": "PVD output",
                    "offset": 2,
                    "size": 1,
                    "access": "read-only"
                  },
                  "SBF": {
                    "description": "Standby flag",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only"
                  },
                  "WUF": {
                    "description": "Wakeup flag",
                    "offset": 0,
                    "size": 1,
                    "access": "read-only"
                  },
                  "VOSF": {
                    "description": "Voltage Scaling select\n              flag",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only"
                  },
                  "REGLPF": {
                    "description": "Regulator LP flag",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            }
          }
        }
      },
      "Flash": {
        "description": "Flash",
        "children": {
          "registers": {
            "ACR": {
              "description": "Access control register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "LATENCY": {
                    "description": "Latency",
                    "offset": 0,
                    "size": 1
                  },
                  "PRFTEN": {
                    "description": "Prefetch enable",
                    "offset": 1,
                    "size": 1
                  },
                  "SLEEP_PD": {
                    "description": "Flash mode during Sleep",
                    "offset": 3,
                    "size": 1
                  },
                  "RUN_PD": {
                    "description": "Flash mode during Run",
                    "offset": 4,
                    "size": 1
                  },
                  "DESAB_BUF": {
                    "description": "Disable Buffer",
                    "offset": 5,
                    "size": 1
                  },
                  "PRE_READ": {
                    "description": "Pre-read data address",
                    "offset": 6,
                    "size": 1
                  }
                }
              }
            },
            "PECR": {
              "description": "Program/erase control register",
              "offset": 4,
              "size": 32,
              "reset_value": 7,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PELOCK": {
                    "description": "FLASH_PECR and data EEPROM\n              lock",
                    "offset": 0,
                    "size": 1
                  },
                  "PRGLOCK": {
                    "description": "Program memory lock",
                    "offset": 1,
                    "size": 1
                  },
                  "OPTLOCK": {
                    "description": "Option bytes block lock",
                    "offset": 2,
                    "size": 1
                  },
                  "PROG": {
                    "description": "Program memory selection",
                    "offset": 3,
                    "size": 1
                  },
                  "DATA": {
                    "description": "Data EEPROM selection",
                    "offset": 4,
                    "size": 1
                  },
                  "FTDW": {
                    "description": "Fixed time data write for Byte, Half\n              Word and Word programming",
                    "offset": 8,
                    "size": 1
                  },
                  "ERASE": {
                    "description": "Page or Double Word erase\n              mode",
                    "offset": 9,
                    "size": 1
                  },
                  "FPRG": {
                    "description": "Half Page/Double Word programming\n              mode",
                    "offset": 10,
                    "size": 1
                  },
                  "PARALLELBANK": {
                    "description": "Parallel bank mode",
                    "offset": 15,
                    "size": 1
                  },
                  "EOPIE": {
                    "description": "End of programming interrupt\n              enable",
                    "offset": 16,
                    "size": 1
                  },
                  "ERRIE": {
                    "description": "Error interrupt enable",
                    "offset": 17,
                    "size": 1
                  },
                  "OBL_LAUNCH": {
                    "description": "Launch the option byte\n              loading",
                    "offset": 18,
                    "size": 1
                  }
                }
              }
            },
            "PDKEYR": {
              "description": "Power down key register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "PDKEYR": {
                    "description": "RUN_PD in FLASH_ACR key",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "PEKEYR": {
              "description": "Program/erase key register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "PEKEYR": {
                    "description": "FLASH_PEC and data EEPROM\n              key",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "PRGKEYR": {
              "description": "Program memory key register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "PRGKEYR": {
                    "description": "Program memory key",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "OPTKEYR": {
              "description": "Option byte key register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "OPTKEYR": {
                    "description": "Option byte key",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "SR": {
              "description": "Status register",
              "offset": 24,
              "size": 32,
              "reset_value": 4,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "BSY": {
                    "description": "Write/erase operations in\n              progress",
                    "offset": 0,
                    "size": 1,
                    "access": "read-only"
                  },
                  "EOP": {
                    "description": "End of operation",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only"
                  },
                  "ENDHV": {
                    "description": "End of high voltage",
                    "offset": 2,
                    "size": 1,
                    "access": "read-only"
                  },
                  "READY": {
                    "description": "Flash memory module ready after low\n              power mode",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only"
                  },
                  "WRPERR": {
                    "description": "Write protected error",
                    "offset": 8,
                    "size": 1
                  },
                  "PGAERR": {
                    "description": "Programming alignment\n              error",
                    "offset": 9,
                    "size": 1
                  },
                  "SIZERR": {
                    "description": "Size error",
                    "offset": 10,
                    "size": 1
                  },
                  "OPTVERR": {
                    "description": "Option validity error",
                    "offset": 11,
                    "size": 1
                  },
                  "RDERR": {
                    "description": "RDERR",
                    "offset": 14,
                    "size": 1
                  },
                  "NOTZEROERR": {
                    "description": "NOTZEROERR",
                    "offset": 16,
                    "size": 1
                  },
                  "FWWERR": {
                    "description": "FWWERR",
                    "offset": 17,
                    "size": 1
                  }
                }
              }
            },
            "OBR": {
              "description": "Option byte register",
              "offset": 28,
              "size": 32,
              "reset_value": 16252928,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RDPRT": {
                    "description": "Read protection",
                    "offset": 0,
                    "size": 8
                  },
                  "BOR_LEV": {
                    "description": "BOR_LEV",
                    "offset": 16,
                    "size": 4
                  },
                  "SPRMOD": {
                    "description": "Selection of protection mode of WPR\n              bits",
                    "offset": 8,
                    "size": 1
                  }
                }
              }
            },
            "WRPR": {
              "description": "Write protection register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "WRP": {
                    "description": "Write protection",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            }
          }
        }
      },
      "EXTI": {
        "description": "External interrupt/event\n      controller",
        "children": {
          "registers": {
            "IMR": {
              "description": "Interrupt mask register\n          (EXTI_IMR)",
              "offset": 0,
              "size": 32,
              "reset_value": 4286840832,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IM0": {
                    "description": "Interrupt Mask on line 0",
                    "offset": 0,
                    "size": 1
                  },
                  "IM1": {
                    "description": "Interrupt Mask on line 1",
                    "offset": 1,
                    "size": 1
                  },
                  "IM2": {
                    "description": "Interrupt Mask on line 2",
                    "offset": 2,
                    "size": 1
                  },
                  "IM3": {
                    "description": "Interrupt Mask on line 3",
                    "offset": 3,
                    "size": 1
                  },
                  "IM4": {
                    "description": "Interrupt Mask on line 4",
                    "offset": 4,
                    "size": 1
                  },
                  "IM5": {
                    "description": "Interrupt Mask on line 5",
                    "offset": 5,
                    "size": 1
                  },
                  "IM6": {
                    "description": "Interrupt Mask on line 6",
                    "offset": 6,
                    "size": 1
                  },
                  "IM7": {
                    "description": "Interrupt Mask on line 7",
                    "offset": 7,
                    "size": 1
                  },
                  "IM8": {
                    "description": "Interrupt Mask on line 8",
                    "offset": 8,
                    "size": 1
                  },
                  "IM9": {
                    "description": "Interrupt Mask on line 9",
                    "offset": 9,
                    "size": 1
                  },
                  "IM10": {
                    "description": "Interrupt Mask on line 10",
                    "offset": 10,
                    "size": 1
                  },
                  "IM11": {
                    "description": "Interrupt Mask on line 11",
                    "offset": 11,
                    "size": 1
                  },
                  "IM12": {
                    "description": "Interrupt Mask on line 12",
                    "offset": 12,
                    "size": 1
                  },
                  "IM13": {
                    "description": "Interrupt Mask on line 13",
                    "offset": 13,
                    "size": 1
                  },
                  "IM14": {
                    "description": "Interrupt Mask on line 14",
                    "offset": 14,
                    "size": 1
                  },
                  "IM15": {
                    "description": "Interrupt Mask on line 15",
                    "offset": 15,
                    "size": 1
                  },
                  "IM16": {
                    "description": "Interrupt Mask on line 16",
                    "offset": 16,
                    "size": 1
                  },
                  "IM17": {
                    "description": "Interrupt Mask on line 17",
                    "offset": 17,
                    "size": 1
                  },
                  "IM18": {
                    "description": "Interrupt Mask on line 18",
                    "offset": 18,
                    "size": 1
                  },
                  "IM19": {
                    "description": "Interrupt Mask on line 19",
                    "offset": 19,
                    "size": 1
                  },
                  "IM20": {
                    "description": "Interrupt Mask on line 20",
                    "offset": 20,
                    "size": 1
                  },
                  "IM21": {
                    "description": "Interrupt Mask on line 21",
                    "offset": 21,
                    "size": 1
                  },
                  "IM22": {
                    "description": "Interrupt Mask on line 22",
                    "offset": 22,
                    "size": 1
                  },
                  "IM23": {
                    "description": "Interrupt Mask on line 23",
                    "offset": 23,
                    "size": 1
                  },
                  "IM24": {
                    "description": "Interrupt Mask on line 24",
                    "offset": 24,
                    "size": 1
                  },
                  "IM25": {
                    "description": "Interrupt Mask on line 25",
                    "offset": 25,
                    "size": 1
                  },
                  "IM26": {
                    "description": "Interrupt Mask on line 27",
                    "offset": 26,
                    "size": 1
                  },
                  "IM28": {
                    "description": "Interrupt Mask on line 27",
                    "offset": 28,
                    "size": 1
                  },
                  "IM29": {
                    "description": "Interrupt Mask on line 27",
                    "offset": 29,
                    "size": 1
                  }
                }
              }
            },
            "EMR": {
              "description": "Event mask register (EXTI_EMR)",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "EM0": {
                    "description": "Event Mask on line 0",
                    "offset": 0,
                    "size": 1
                  },
                  "EM1": {
                    "description": "Event Mask on line 1",
                    "offset": 1,
                    "size": 1
                  },
                  "EM2": {
                    "description": "Event Mask on line 2",
                    "offset": 2,
                    "size": 1
                  },
                  "EM3": {
                    "description": "Event Mask on line 3",
                    "offset": 3,
                    "size": 1
                  },
                  "EM4": {
                    "description": "Event Mask on line 4",
                    "offset": 4,
                    "size": 1
                  },
                  "EM5": {
                    "description": "Event Mask on line 5",
                    "offset": 5,
                    "size": 1
                  },
                  "EM6": {
                    "description": "Event Mask on line 6",
                    "offset": 6,
                    "size": 1
                  },
                  "EM7": {
                    "description": "Event Mask on line 7",
                    "offset": 7,
                    "size": 1
                  },
                  "EM8": {
                    "description": "Event Mask on line 8",
                    "offset": 8,
                    "size": 1
                  },
                  "EM9": {
                    "description": "Event Mask on line 9",
                    "offset": 9,
                    "size": 1
                  },
                  "EM10": {
                    "description": "Event Mask on line 10",
                    "offset": 10,
                    "size": 1
                  },
                  "EM11": {
                    "description": "Event Mask on line 11",
                    "offset": 11,
                    "size": 1
                  },
                  "EM12": {
                    "description": "Event Mask on line 12",
                    "offset": 12,
                    "size": 1
                  },
                  "EM13": {
                    "description": "Event Mask on line 13",
                    "offset": 13,
                    "size": 1
                  },
                  "EM14": {
                    "description": "Event Mask on line 14",
                    "offset": 14,
                    "size": 1
                  },
                  "EM15": {
                    "description": "Event Mask on line 15",
                    "offset": 15,
                    "size": 1
                  },
                  "EM16": {
                    "description": "Event Mask on line 16",
                    "offset": 16,
                    "size": 1
                  },
                  "EM17": {
                    "description": "Event Mask on line 17",
                    "offset": 17,
                    "size": 1
                  },
                  "EM18": {
                    "description": "Event Mask on line 18",
                    "offset": 18,
                    "size": 1
                  },
                  "EM19": {
                    "description": "Event Mask on line 19",
                    "offset": 19,
                    "size": 1
                  },
                  "EM20": {
                    "description": "Event Mask on line 20",
                    "offset": 20,
                    "size": 1
                  },
                  "EM21": {
                    "description": "Event Mask on line 21",
                    "offset": 21,
                    "size": 1
                  },
                  "EM22": {
                    "description": "Event Mask on line 22",
                    "offset": 22,
                    "size": 1
                  },
                  "EM23": {
                    "description": "Event Mask on line 23",
                    "offset": 23,
                    "size": 1
                  },
                  "EM24": {
                    "description": "Event Mask on line 24",
                    "offset": 24,
                    "size": 1
                  },
                  "EM25": {
                    "description": "Event Mask on line 25",
                    "offset": 25,
                    "size": 1
                  },
                  "EM26": {
                    "description": "Event Mask on line 26",
                    "offset": 26,
                    "size": 1
                  },
                  "EM28": {
                    "description": "Event Mask on line 28",
                    "offset": 28,
                    "size": 1
                  },
                  "EM29": {
                    "description": "Event Mask on line 29",
                    "offset": 29,
                    "size": 1
                  }
                }
              }
            },
            "RTSR": {
              "description": "Rising Trigger selection register\n          (EXTI_RTSR)",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RT0": {
                    "description": "Rising trigger event configuration of\n              line 0",
                    "offset": 0,
                    "size": 1
                  },
                  "RT1": {
                    "description": "Rising trigger event configuration of\n              line 1",
                    "offset": 1,
                    "size": 1
                  },
                  "RT2": {
                    "description": "Rising trigger event configuration of\n              line 2",
                    "offset": 2,
                    "size": 1
                  },
                  "RT3": {
                    "description": "Rising trigger event configuration of\n              line 3",
                    "offset": 3,
                    "size": 1
                  },
                  "RT4": {
                    "description": "Rising trigger event configuration of\n              line 4",
                    "offset": 4,
                    "size": 1
                  },
                  "RT5": {
                    "description": "Rising trigger event configuration of\n              line 5",
                    "offset": 5,
                    "size": 1
                  },
                  "RT6": {
                    "description": "Rising trigger event configuration of\n              line 6",
                    "offset": 6,
                    "size": 1
                  },
                  "RT7": {
                    "description": "Rising trigger event configuration of\n              line 7",
                    "offset": 7,
                    "size": 1
                  },
                  "RT8": {
                    "description": "Rising trigger event configuration of\n              line 8",
                    "offset": 8,
                    "size": 1
                  },
                  "RT9": {
                    "description": "Rising trigger event configuration of\n              line 9",
                    "offset": 9,
                    "size": 1
                  },
                  "RT10": {
                    "description": "Rising trigger event configuration of\n              line 10",
                    "offset": 10,
                    "size": 1
                  },
                  "RT11": {
                    "description": "Rising trigger event configuration of\n              line 11",
                    "offset": 11,
                    "size": 1
                  },
                  "RT12": {
                    "description": "Rising trigger event configuration of\n              line 12",
                    "offset": 12,
                    "size": 1
                  },
                  "RT13": {
                    "description": "Rising trigger event configuration of\n              line 13",
                    "offset": 13,
                    "size": 1
                  },
                  "RT14": {
                    "description": "Rising trigger event configuration of\n              line 14",
                    "offset": 14,
                    "size": 1
                  },
                  "RT15": {
                    "description": "Rising trigger event configuration of\n              line 15",
                    "offset": 15,
                    "size": 1
                  },
                  "RT16": {
                    "description": "Rising trigger event configuration of\n              line 16",
                    "offset": 16,
                    "size": 1
                  },
                  "RT17": {
                    "description": "Rising trigger event configuration of\n              line 17",
                    "offset": 17,
                    "size": 1
                  },
                  "RT19": {
                    "description": "Rising trigger event configuration of\n              line 19",
                    "offset": 19,
                    "size": 1
                  },
                  "RT20": {
                    "description": "Rising trigger event configuration of\n              line 20",
                    "offset": 20,
                    "size": 1
                  },
                  "RT21": {
                    "description": "Rising trigger event configuration of\n              line 21",
                    "offset": 21,
                    "size": 1
                  },
                  "RT22": {
                    "description": "Rising trigger event configuration of\n              line 22",
                    "offset": 22,
                    "size": 1
                  }
                }
              }
            },
            "FTSR": {
              "description": "Falling Trigger selection register\n          (EXTI_FTSR)",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "FT0": {
                    "description": "Falling trigger event configuration of\n              line 0",
                    "offset": 0,
                    "size": 1
                  },
                  "FT1": {
                    "description": "Falling trigger event configuration of\n              line 1",
                    "offset": 1,
                    "size": 1
                  },
                  "FT2": {
                    "description": "Falling trigger event configuration of\n              line 2",
                    "offset": 2,
                    "size": 1
                  },
                  "FT3": {
                    "description": "Falling trigger event configuration of\n              line 3",
                    "offset": 3,
                    "size": 1
                  },
                  "FT4": {
                    "description": "Falling trigger event configuration of\n              line 4",
                    "offset": 4,
                    "size": 1
                  },
                  "FT5": {
                    "description": "Falling trigger event configuration of\n              line 5",
                    "offset": 5,
                    "size": 1
                  },
                  "FT6": {
                    "description": "Falling trigger event configuration of\n              line 6",
                    "offset": 6,
                    "size": 1
                  },
                  "FT7": {
                    "description": "Falling trigger event configuration of\n              line 7",
                    "offset": 7,
                    "size": 1
                  },
                  "FT8": {
                    "description": "Falling trigger event configuration of\n              line 8",
                    "offset": 8,
                    "size": 1
                  },
                  "FT9": {
                    "description": "Falling trigger event configuration of\n              line 9",
                    "offset": 9,
                    "size": 1
                  },
                  "FT10": {
                    "description": "Falling trigger event configuration of\n              line 10",
                    "offset": 10,
                    "size": 1
                  },
                  "FT11": {
                    "description": "Falling trigger event configuration of\n              line 11",
                    "offset": 11,
                    "size": 1
                  },
                  "FT12": {
                    "description": "Falling trigger event configuration of\n              line 12",
                    "offset": 12,
                    "size": 1
                  },
                  "FT13": {
                    "description": "Falling trigger event configuration of\n              line 13",
                    "offset": 13,
                    "size": 1
                  },
                  "FT14": {
                    "description": "Falling trigger event configuration of\n              line 14",
                    "offset": 14,
                    "size": 1
                  },
                  "FT15": {
                    "description": "Falling trigger event configuration of\n              line 15",
                    "offset": 15,
                    "size": 1
                  },
                  "FT16": {
                    "description": "Falling trigger event configuration of\n              line 16",
                    "offset": 16,
                    "size": 1
                  },
                  "FT17": {
                    "description": "Falling trigger event configuration of\n              line 17",
                    "offset": 17,
                    "size": 1
                  },
                  "FT19": {
                    "description": "Falling trigger event configuration of\n              line 19",
                    "offset": 19,
                    "size": 1
                  },
                  "FT20": {
                    "description": "Falling trigger event configuration of\n              line 20",
                    "offset": 20,
                    "size": 1
                  },
                  "FT21": {
                    "description": "Falling trigger event configuration of\n              line 21",
                    "offset": 21,
                    "size": 1
                  },
                  "FT22": {
                    "description": "Falling trigger event configuration of\n              line 22",
                    "offset": 22,
                    "size": 1
                  }
                }
              }
            },
            "SWIER": {
              "description": "Software interrupt event register\n          (EXTI_SWIER)",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SWI0": {
                    "description": "Software Interrupt on line\n              0",
                    "offset": 0,
                    "size": 1
                  },
                  "SWI1": {
                    "description": "Software Interrupt on line\n              1",
                    "offset": 1,
                    "size": 1
                  },
                  "SWI2": {
                    "description": "Software Interrupt on line\n              2",
                    "offset": 2,
                    "size": 1
                  },
                  "SWI3": {
                    "description": "Software Interrupt on line\n              3",
                    "offset": 3,
                    "size": 1
                  },
                  "SWI4": {
                    "description": "Software Interrupt on line\n              4",
                    "offset": 4,
                    "size": 1
                  },
                  "SWI5": {
                    "description": "Software Interrupt on line\n              5",
                    "offset": 5,
                    "size": 1
                  },
                  "SWI6": {
                    "description": "Software Interrupt on line\n              6",
                    "offset": 6,
                    "size": 1
                  },
                  "SWI7": {
                    "description": "Software Interrupt on line\n              7",
                    "offset": 7,
                    "size": 1
                  },
                  "SWI8": {
                    "description": "Software Interrupt on line\n              8",
                    "offset": 8,
                    "size": 1
                  },
                  "SWI9": {
                    "description": "Software Interrupt on line\n              9",
                    "offset": 9,
                    "size": 1
                  },
                  "SWI10": {
                    "description": "Software Interrupt on line\n              10",
                    "offset": 10,
                    "size": 1
                  },
                  "SWI11": {
                    "description": "Software Interrupt on line\n              11",
                    "offset": 11,
                    "size": 1
                  },
                  "SWI12": {
                    "description": "Software Interrupt on line\n              12",
                    "offset": 12,
                    "size": 1
                  },
                  "SWI13": {
                    "description": "Software Interrupt on line\n              13",
                    "offset": 13,
                    "size": 1
                  },
                  "SWI14": {
                    "description": "Software Interrupt on line\n              14",
                    "offset": 14,
                    "size": 1
                  },
                  "SWI15": {
                    "description": "Software Interrupt on line\n              15",
                    "offset": 15,
                    "size": 1
                  },
                  "SWI16": {
                    "description": "Software Interrupt on line\n              16",
                    "offset": 16,
                    "size": 1
                  },
                  "SWI17": {
                    "description": "Software Interrupt on line\n              17",
                    "offset": 17,
                    "size": 1
                  },
                  "SWI19": {
                    "description": "Software Interrupt on line\n              19",
                    "offset": 19,
                    "size": 1
                  },
                  "SWI20": {
                    "description": "Software Interrupt on line\n              20",
                    "offset": 20,
                    "size": 1
                  },
                  "SWI21": {
                    "description": "Software Interrupt on line\n              21",
                    "offset": 21,
                    "size": 1
                  },
                  "SWI22": {
                    "description": "Software Interrupt on line\n              22",
                    "offset": 22,
                    "size": 1
                  }
                }
              }
            },
            "PR": {
              "description": "Pending register (EXTI_PR)",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PIF0": {
                    "description": "Pending bit 0",
                    "offset": 0,
                    "size": 1
                  },
                  "PIF1": {
                    "description": "Pending bit 1",
                    "offset": 1,
                    "size": 1
                  },
                  "PIF2": {
                    "description": "Pending bit 2",
                    "offset": 2,
                    "size": 1
                  },
                  "PIF3": {
                    "description": "Pending bit 3",
                    "offset": 3,
                    "size": 1
                  },
                  "PIF4": {
                    "description": "Pending bit 4",
                    "offset": 4,
                    "size": 1
                  },
                  "PIF5": {
                    "description": "Pending bit 5",
                    "offset": 5,
                    "size": 1
                  },
                  "PIF6": {
                    "description": "Pending bit 6",
                    "offset": 6,
                    "size": 1
                  },
                  "PIF7": {
                    "description": "Pending bit 7",
                    "offset": 7,
                    "size": 1
                  },
                  "PIF8": {
                    "description": "Pending bit 8",
                    "offset": 8,
                    "size": 1
                  },
                  "PIF9": {
                    "description": "Pending bit 9",
                    "offset": 9,
                    "size": 1
                  },
                  "PIF10": {
                    "description": "Pending bit 10",
                    "offset": 10,
                    "size": 1
                  },
                  "PIF11": {
                    "description": "Pending bit 11",
                    "offset": 11,
                    "size": 1
                  },
                  "PIF12": {
                    "description": "Pending bit 12",
                    "offset": 12,
                    "size": 1
                  },
                  "PIF13": {
                    "description": "Pending bit 13",
                    "offset": 13,
                    "size": 1
                  },
                  "PIF14": {
                    "description": "Pending bit 14",
                    "offset": 14,
                    "size": 1
                  },
                  "PIF15": {
                    "description": "Pending bit 15",
                    "offset": 15,
                    "size": 1
                  },
                  "PIF16": {
                    "description": "Pending bit 16",
                    "offset": 16,
                    "size": 1
                  },
                  "PIF17": {
                    "description": "Pending bit 17",
                    "offset": 17,
                    "size": 1
                  },
                  "PIF19": {
                    "description": "Pending bit 19",
                    "offset": 19,
                    "size": 1
                  },
                  "PIF20": {
                    "description": "Pending bit 20",
                    "offset": 20,
                    "size": 1
                  },
                  "PIF21": {
                    "description": "Pending bit 21",
                    "offset": 21,
                    "size": 1
                  },
                  "PIF22": {
                    "description": "Pending bit 22",
                    "offset": 22,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "ADC": {
        "description": "Analog-to-digital converter",
        "children": {
          "registers": {
            "ISR": {
              "description": "interrupt and status register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADRDY": {
                    "description": "ADC ready",
                    "offset": 0,
                    "size": 1
                  },
                  "EOSMP": {
                    "description": "End of sampling flag",
                    "offset": 1,
                    "size": 1
                  },
                  "EOC": {
                    "description": "End of conversion flag",
                    "offset": 2,
                    "size": 1
                  },
                  "EOS": {
                    "description": "End of sequence flag",
                    "offset": 3,
                    "size": 1
                  },
                  "OVR": {
                    "description": "ADC overrun",
                    "offset": 4,
                    "size": 1
                  },
                  "AWD": {
                    "description": "Analog watchdog flag",
                    "offset": 7,
                    "size": 1
                  },
                  "EOCAL": {
                    "description": "End Of Calibration flag",
                    "offset": 11,
                    "size": 1
                  }
                }
              }
            },
            "IER": {
              "description": "interrupt enable register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADRDYIE": {
                    "description": "ADC ready interrupt enable",
                    "offset": 0,
                    "size": 1
                  },
                  "EOSMPIE": {
                    "description": "End of sampling flag interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EOCIE": {
                    "description": "End of conversion interrupt\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "EOSIE": {
                    "description": "End of conversion sequence interrupt\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "OVRIE": {
                    "description": "Overrun interrupt enable",
                    "offset": 4,
                    "size": 1
                  },
                  "AWDIE": {
                    "description": "Analog watchdog interrupt\n              enable",
                    "offset": 7,
                    "size": 1
                  },
                  "EOCALIE": {
                    "description": "End of calibration interrupt\n              enable",
                    "offset": 11,
                    "size": 1
                  }
                }
              }
            },
            "CR": {
              "description": "control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADEN": {
                    "description": "ADC enable command",
                    "offset": 0,
                    "size": 1
                  },
                  "ADDIS": {
                    "description": "ADC disable command",
                    "offset": 1,
                    "size": 1
                  },
                  "ADSTART": {
                    "description": "ADC start conversion\n              command",
                    "offset": 2,
                    "size": 1
                  },
                  "ADSTP": {
                    "description": "ADC stop conversion\n              command",
                    "offset": 4,
                    "size": 1
                  },
                  "ADVREGEN": {
                    "description": "ADC Voltage Regulator\n              Enable",
                    "offset": 28,
                    "size": 1
                  },
                  "ADCAL": {
                    "description": "ADC calibration",
                    "offset": 31,
                    "size": 1
                  }
                }
              }
            },
            "CFGR1": {
              "description": "configuration register 1",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "AWDCH": {
                    "description": "Analog watchdog channel\n              selection",
                    "offset": 26,
                    "size": 5
                  },
                  "AWDEN": {
                    "description": "Analog watchdog enable",
                    "offset": 23,
                    "size": 1
                  },
                  "AWDSGL": {
                    "description": "Enable the watchdog on a single channel\n              or on all channels",
                    "offset": 22,
                    "size": 1
                  },
                  "DISCEN": {
                    "description": "Discontinuous mode",
                    "offset": 16,
                    "size": 1
                  },
                  "AUTOFF": {
                    "description": "Auto-off mode",
                    "offset": 15,
                    "size": 1
                  },
                  "AUTDLY": {
                    "description": "Auto-delayed conversion\n              mode",
                    "offset": 14,
                    "size": 1
                  },
                  "CONT": {
                    "description": "Single / continuous conversion\n              mode",
                    "offset": 13,
                    "size": 1
                  },
                  "OVRMOD": {
                    "description": "Overrun management mode",
                    "offset": 12,
                    "size": 1
                  },
                  "EXTEN": {
                    "description": "External trigger enable and polarity\n              selection",
                    "offset": 10,
                    "size": 2
                  },
                  "EXTSEL": {
                    "description": "External trigger selection",
                    "offset": 6,
                    "size": 3
                  },
                  "ALIGN": {
                    "description": "Data alignment",
                    "offset": 5,
                    "size": 1
                  },
                  "RES": {
                    "description": "Data resolution",
                    "offset": 3,
                    "size": 2
                  },
                  "SCANDIR": {
                    "description": "Scan sequence direction",
                    "offset": 2,
                    "size": 1
                  },
                  "DMACFG": {
                    "description": "Direct memery access\n              configuration",
                    "offset": 1,
                    "size": 1
                  },
                  "DMAEN": {
                    "description": "Direct memory access\n              enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CFGR2": {
              "description": "configuration register 2",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OVSE": {
                    "description": "Oversampler Enable",
                    "offset": 0,
                    "size": 1
                  },
                  "OVSR": {
                    "description": "Oversampling ratio",
                    "offset": 2,
                    "size": 3
                  },
                  "OVSS": {
                    "description": "Oversampling shift",
                    "offset": 5,
                    "size": 4
                  },
                  "TOVS": {
                    "description": "Triggered Oversampling",
                    "offset": 9,
                    "size": 1
                  },
                  "CKMODE": {
                    "description": "ADC clock mode",
                    "offset": 30,
                    "size": 2
                  }
                }
              }
            },
            "SMPR": {
              "description": "sampling time register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SMPR": {
                    "description": "Sampling time selection",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "TR": {
              "description": "watchdog threshold register",
              "offset": 32,
              "size": 32,
              "reset_value": 268369920,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "HT": {
                    "description": "Analog watchdog higher\n              threshold",
                    "offset": 16,
                    "size": 12
                  },
                  "LT": {
                    "description": "Analog watchdog lower\n              threshold",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "CHSELR": {
              "description": "channel selection register",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CHSEL18": {
                    "description": "Channel-x selection",
                    "offset": 18,
                    "size": 1
                  },
                  "CHSEL17": {
                    "description": "Channel-x selection",
                    "offset": 17,
                    "size": 1
                  },
                  "CHSEL16": {
                    "description": "Channel-x selection",
                    "offset": 16,
                    "size": 1
                  },
                  "CHSEL15": {
                    "description": "Channel-x selection",
                    "offset": 15,
                    "size": 1
                  },
                  "CHSEL14": {
                    "description": "Channel-x selection",
                    "offset": 14,
                    "size": 1
                  },
                  "CHSEL13": {
                    "description": "Channel-x selection",
                    "offset": 13,
                    "size": 1
                  },
                  "CHSEL12": {
                    "description": "Channel-x selection",
                    "offset": 12,
                    "size": 1
                  },
                  "CHSEL11": {
                    "description": "Channel-x selection",
                    "offset": 11,
                    "size": 1
                  },
                  "CHSEL10": {
                    "description": "Channel-x selection",
                    "offset": 10,
                    "size": 1
                  },
                  "CHSEL9": {
                    "description": "Channel-x selection",
                    "offset": 9,
                    "size": 1
                  },
                  "CHSEL8": {
                    "description": "Channel-x selection",
                    "offset": 8,
                    "size": 1
                  },
                  "CHSEL7": {
                    "description": "Channel-x selection",
                    "offset": 7,
                    "size": 1
                  },
                  "CHSEL6": {
                    "description": "Channel-x selection",
                    "offset": 6,
                    "size": 1
                  },
                  "CHSEL5": {
                    "description": "Channel-x selection",
                    "offset": 5,
                    "size": 1
                  },
                  "CHSEL4": {
                    "description": "Channel-x selection",
                    "offset": 4,
                    "size": 1
                  },
                  "CHSEL3": {
                    "description": "Channel-x selection",
                    "offset": 3,
                    "size": 1
                  },
                  "CHSEL2": {
                    "description": "Channel-x selection",
                    "offset": 2,
                    "size": 1
                  },
                  "CHSEL1": {
                    "description": "Channel-x selection",
                    "offset": 1,
                    "size": 1
                  },
                  "CHSEL0": {
                    "description": "Channel-x selection",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "DR": {
              "description": "data register",
              "offset": 64,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "DATA": {
                    "description": "Converted data",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CALFACT": {
              "description": "ADC Calibration factor",
              "offset": 180,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CALFACT": {
                    "description": "Calibration factor",
                    "offset": 0,
                    "size": 7
                  }
                }
              }
            },
            "CCR": {
              "description": "ADC common configuration\n          register",
              "offset": 776,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PRESC": {
                    "description": "ADC prescaler",
                    "offset": 18,
                    "size": 4
                  },
                  "VREFEN": {
                    "description": "VREFINT enable",
                    "offset": 22,
                    "size": 1
                  },
                  "TSEN": {
                    "description": "Temperature sensor enable",
                    "offset": 23,
                    "size": 1
                  },
                  "LFMEN": {
                    "description": "Low Frequency Mode enable",
                    "offset": 25,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "DBGMCU": {
        "description": "Debug support",
        "children": {
          "registers": {
            "IDCODE": {
              "description": "MCU Device ID Code Register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "DEV_ID": {
                    "description": "Device Identifier",
                    "offset": 0,
                    "size": 12
                  },
                  "REV_ID": {
                    "description": "Revision Identifier",
                    "offset": 16,
                    "size": 16
                  }
                }
              }
            },
            "CR": {
              "description": "Debug MCU Configuration\n          Register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBG_STOP": {
                    "description": "Debug Stop Mode",
                    "offset": 1,
                    "size": 1
                  },
                  "DBG_STANDBY": {
                    "description": "Debug Standby Mode",
                    "offset": 2,
                    "size": 1
                  },
                  "DBG_SLEEP": {
                    "description": "Debug Sleep Mode",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "APB1_FZ": {
              "description": "APB Low Freeze Register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBG_TIMER2_STOP": {
                    "description": "Debug Timer 2 stopped when Core is\n              halted",
                    "offset": 0,
                    "size": 1
                  },
                  "DBG_TIMER6_STOP": {
                    "description": "Debug Timer 6 stopped when Core is\n              halted",
                    "offset": 4,
                    "size": 1
                  },
                  "DBG_RTC_STOP": {
                    "description": "Debug RTC stopped when Core is\n              halted",
                    "offset": 10,
                    "size": 1
                  },
                  "DBG_WWDG_STOP": {
                    "description": "Debug Window Wachdog stopped when Core\n              is halted",
                    "offset": 11,
                    "size": 1
                  },
                  "DBG_IWDG_STOP": {
                    "description": "Debug Independent Wachdog stopped when\n              Core is halted",
                    "offset": 12,
                    "size": 1
                  },
                  "DBG_I2C1_STOP": {
                    "description": "I2C1 SMBUS timeout mode stopped when\n              core is halted",
                    "offset": 21,
                    "size": 1
                  },
                  "DBG_I2C2_STOP": {
                    "description": "I2C2 SMBUS timeout mode stopped when\n              core is halted",
                    "offset": 22,
                    "size": 1
                  },
                  "DBG_LPTIMER_STOP": {
                    "description": "LPTIM1 counter stopped when core is\n              halted",
                    "offset": 31,
                    "size": 1
                  }
                }
              }
            },
            "APB2_FZ": {
              "description": "APB High Freeze Register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBG_TIMER21_STOP": {
                    "description": "Debug Timer 21 stopped when Core is\n              halted",
                    "offset": 2,
                    "size": 1
                  },
                  "DBG_TIMER22_STO": {
                    "description": "Debug Timer 22 stopped when Core is\n              halted",
                    "offset": 6,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "TIM2": {
        "description": "General-purpose-timers",
        "children": {
          "registers": {
            "CR1": {
              "description": "control register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CKD": {
                    "description": "Clock division",
                    "offset": 8,
                    "size": 2
                  },
                  "ARPE": {
                    "description": "Auto-reload preload enable",
                    "offset": 7,
                    "size": 1
                  },
                  "CMS": {
                    "description": "Center-aligned mode\n              selection",
                    "offset": 5,
                    "size": 2
                  },
                  "DIR": {
                    "description": "Direction",
                    "offset": 4,
                    "size": 1
                  },
                  "OPM": {
                    "description": "One-pulse mode",
                    "offset": 3,
                    "size": 1
                  },
                  "URS": {
                    "description": "Update request source",
                    "offset": 2,
                    "size": 1
                  },
                  "UDIS": {
                    "description": "Update disable",
                    "offset": 1,
                    "size": 1
                  },
                  "CEN": {
                    "description": "Counter enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CR2": {
              "description": "control register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TI1S": {
                    "description": "TI1 selection",
                    "offset": 7,
                    "size": 1
                  },
                  "MMS": {
                    "description": "Master mode selection",
                    "offset": 4,
                    "size": 3
                  },
                  "CCDS": {
                    "description": "Capture/compare DMA\n              selection",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            },
            "SMCR": {
              "description": "slave mode control register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ETP": {
                    "description": "External trigger polarity",
                    "offset": 15,
                    "size": 1
                  },
                  "ECE": {
                    "description": "External clock enable",
                    "offset": 14,
                    "size": 1
                  },
                  "ETPS": {
                    "description": "External trigger prescaler",
                    "offset": 12,
                    "size": 2
                  },
                  "ETF": {
                    "description": "External trigger filter",
                    "offset": 8,
                    "size": 4
                  },
                  "MSM": {
                    "description": "Master/Slave mode",
                    "offset": 7,
                    "size": 1
                  },
                  "TS": {
                    "description": "Trigger selection",
                    "offset": 4,
                    "size": 3
                  },
                  "SMS": {
                    "description": "Slave mode selection",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "DIER": {
              "description": "DMA/Interrupt enable register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "TDE": {
                    "description": "Trigger DMA request enable",
                    "offset": 14,
                    "size": 1
                  },
                  "CC4DE": {
                    "description": "Capture/Compare 4 DMA request\n              enable",
                    "offset": 12,
                    "size": 1
                  },
                  "CC3DE": {
                    "description": "Capture/Compare 3 DMA request\n              enable",
                    "offset": 11,
                    "size": 1
                  },
                  "CC2DE": {
                    "description": "Capture/Compare 2 DMA request\n              enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CC1DE": {
                    "description": "Capture/Compare 1 DMA request\n              enable",
                    "offset": 9,
                    "size": 1
                  },
                  "UDE": {
                    "description": "Update DMA request enable",
                    "offset": 8,
                    "size": 1
                  },
                  "TIE": {
                    "description": "Trigger interrupt enable",
                    "offset": 6,
                    "size": 1
                  },
                  "CC4IE": {
                    "description": "Capture/Compare 4 interrupt\n              enable",
                    "offset": 4,
                    "size": 1
                  },
                  "CC3IE": {
                    "description": "Capture/Compare 3 interrupt\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "CC2IE": {
                    "description": "Capture/Compare 2 interrupt\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1IE": {
                    "description": "Capture/Compare 1 interrupt\n              enable",
                    "offset": 1,
                    "size": 1
                  },
                  "UIE": {
                    "description": "Update interrupt enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SR": {
              "description": "status register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC4OF": {
                    "description": "Capture/Compare 4 overcapture\n              flag",
                    "offset": 12,
                    "size": 1
                  },
                  "CC3OF": {
                    "description": "Capture/Compare 3 overcapture\n              flag",
                    "offset": 11,
                    "size": 1
                  },
                  "CC2OF": {
                    "description": "Capture/compare 2 overcapture\n              flag",
                    "offset": 10,
                    "size": 1
                  },
                  "CC1OF": {
                    "description": "Capture/Compare 1 overcapture\n              flag",
                    "offset": 9,
                    "size": 1
                  },
                  "TIF": {
                    "description": "Trigger interrupt flag",
                    "offset": 6,
                    "size": 1
                  },
                  "CC4IF": {
                    "description": "Capture/Compare 4 interrupt\n              flag",
                    "offset": 4,
                    "size": 1
                  },
                  "CC3IF": {
                    "description": "Capture/Compare 3 interrupt\n              flag",
                    "offset": 3,
                    "size": 1
                  },
                  "CC2IF": {
                    "description": "Capture/Compare 2 interrupt\n              flag",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1IF": {
                    "description": "Capture/compare 1 interrupt\n              flag",
                    "offset": 1,
                    "size": 1
                  },
                  "UIF": {
                    "description": "Update interrupt flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "EGR": {
              "description": "event generation register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "TG": {
                    "description": "Trigger generation",
                    "offset": 6,
                    "size": 1
                  },
                  "CC4G": {
                    "description": "Capture/compare 4\n              generation",
                    "offset": 4,
                    "size": 1
                  },
                  "CC3G": {
                    "description": "Capture/compare 3\n              generation",
                    "offset": 3,
                    "size": 1
                  },
                  "CC2G": {
                    "description": "Capture/compare 2\n              generation",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1G": {
                    "description": "Capture/compare 1\n              generation",
                    "offset": 1,
                    "size": 1
                  },
                  "UG": {
                    "description": "Update generation",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CCMR1_Output": {
              "description": "capture/compare mode register 1 (output\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OC2CE": {
                    "description": "Output compare 2 clear\n              enable",
                    "offset": 15,
                    "size": 1
                  },
                  "OC2M": {
                    "description": "Output compare 2 mode",
                    "offset": 12,
                    "size": 3
                  },
                  "OC2PE": {
                    "description": "Output compare 2 preload\n              enable",
                    "offset": 11,
                    "size": 1
                  },
                  "OC2FE": {
                    "description": "Output compare 2 fast\n              enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CC2S": {
                    "description": "Capture/Compare 2\n              selection",
                    "offset": 8,
                    "size": 2
                  },
                  "OC1CE": {
                    "description": "Output compare 1 clear\n              enable",
                    "offset": 7,
                    "size": 1
                  },
                  "OC1M": {
                    "description": "Output compare 1 mode",
                    "offset": 4,
                    "size": 3
                  },
                  "OC1PE": {
                    "description": "Output compare 1 preload\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "OC1FE": {
                    "description": "Output compare 1 fast\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "CCMR1_Input": {
              "description": "capture/compare mode register 1 (input\n          mode)",
              "offset": 24,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IC2F": {
                    "description": "Input capture 2 filter",
                    "offset": 12,
                    "size": 4
                  },
                  "IC2PSC": {
                    "description": "Input capture 2 prescaler",
                    "offset": 10,
                    "size": 2
                  },
                  "CC2S": {
                    "description": "Capture/compare 2\n              selection",
                    "offset": 8,
                    "size": 2
                  },
                  "IC1F": {
                    "description": "Input capture 1 filter",
                    "offset": 4,
                    "size": 4
                  },
                  "IC1PSC": {
                    "description": "Input capture 1 prescaler",
                    "offset": 2,
                    "size": 2
                  },
                  "CC1S": {
                    "description": "Capture/Compare 1\n              selection",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "CCMR2_Output": {
              "description": "capture/compare mode register 2 (output\n          mode)",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "OC4CE": {
                    "description": "Output compare 4 clear\n              enable",
                    "offset": 15,
                    "size": 1
                  },
                  "OC4M": {
                    "description": "Output compare 4 mode",
                    "offset": 12,
                    "size": 3
                  },
                  "OC4PE": {
                    "description": "Output compare 4 preload\n              enable",
                    "offset": 11,
                    "size": 1
                  },
                  "OC4FE": {
                    "description": "Output compare 4 fast\n              enable",
                    "offset": 10,
                    "size": 1
                  },
                  "CC4S": {
                    "description": "Capture/Compare 4\n              selection",
                    "offset": 8,
                    "size": 2
                  },
                  "OC3CE": {
                    "description": "Output compare 3 clear\n              enable",
                    "offset": 7,
                    "size": 1
                  },
                  "OC3M": {
                    "description": "Output compare 3 mode",
                    "offset": 4,
                    "size": 3
                  },
                  "OC3PE": {
                    "description": "Output compare 3 preload\n              enable",
                    "offset": 3,
                    "size": 1
                  },
                  "OC3FE": {
                    "description": "Output compare 3 fast\n              enable",
                    "offset": 2,
                    "size": 1
                  },
                  "CC3S": {
                    "description": "Capture/Compare 3\n              selection",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "CCMR2_Input": {
              "description": "capture/compare mode register 2 (input\n          mode)",
              "offset": 28,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IC4F": {
                    "description": "Input capture 4 filter",
                    "offset": 12,
                    "size": 4
                  },
                  "IC4PSC": {
                    "description": "Input capture 4 prescaler",
                    "offset": 10,
                    "size": 2
                  },
                  "CC4S": {
                    "description": "Capture/Compare 4\n              selection",
                    "offset": 8,
                    "size": 2
                  },
                  "IC3F": {
                    "description": "Input capture 3 filter",
                    "offset": 4,
                    "size": 4
                  },
                  "IC3PSC": {
                    "description": "Input capture 3 prescaler",
                    "offset": 2,
                    "size": 2
                  },
                  "CC3S": {
                    "description": "Capture/Compare 3\n              selection",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "CCER": {
              "description": "capture/compare enable\n          register",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CC4NP": {
                    "description": "Capture/Compare 4 output\n              Polarity",
                    "offset": 15,
                    "size": 1
                  },
                  "CC4P": {
                    "description": "Capture/Compare 3 output\n              Polarity",
                    "offset": 13,
                    "size": 1
                  },
                  "CC4E": {
                    "description": "Capture/Compare 4 output\n              enable",
                    "offset": 12,
                    "size": 1
                  },
                  "CC3NP": {
                    "description": "Capture/Compare 3 output\n              Polarity",
                    "offset": 11,
                    "size": 1
                  },
                  "CC3P": {
                    "description": "Capture/Compare 3 output\n              Polarity",
                    "offset": 9,
                    "size": 1
                  },
                  "CC3E": {
                    "description": "Capture/Compare 3 output\n              enable",
                    "offset": 8,
                    "size": 1
                  },
                  "CC2NP": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 7,
                    "size": 1
                  },
                  "CC2P": {
                    "description": "Capture/Compare 2 output\n              Polarity",
                    "offset": 5,
                    "size": 1
                  },
                  "CC2E": {
                    "description": "Capture/Compare 2 output\n              enable",
                    "offset": 4,
                    "size": 1
                  },
                  "CC1NP": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 3,
                    "size": 1
                  },
                  "CC1P": {
                    "description": "Capture/Compare 1 output\n              Polarity",
                    "offset": 1,
                    "size": 1
                  },
                  "CC1E": {
                    "description": "Capture/Compare 1 output\n              enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CNT": {
              "description": "counter",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNT_H": {
                    "description": "High counter value (TIM2\n              only)",
                    "offset": 16,
                    "size": 16
                  },
                  "CNT_L": {
                    "description": "Low counter value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "PSC": {
              "description": "prescaler",
              "offset": 40,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "PSC": {
                    "description": "Prescaler value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "ARR": {
              "description": "auto-reload register",
              "offset": 44,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ARR_H": {
                    "description": "High Auto-reload value (TIM2\n              only)",
                    "offset": 16,
                    "size": 16
                  },
                  "ARR_L": {
                    "description": "Low Auto-reload value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CCR1": {
              "description": "capture/compare register 1",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CCR1_H": {
                    "description": "High Capture/Compare 1 value (TIM2\n              only)",
                    "offset": 16,
                    "size": 16
                  },
                  "CCR1_L": {
                    "description": "Low Capture/Compare 1\n              value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CCR2": {
              "description": "capture/compare register 2",
              "offset": 56,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CCR2_H": {
                    "description": "High Capture/Compare 2 value (TIM2\n              only)",
                    "offset": 16,
                    "size": 16
                  },
                  "CCR2_L": {
                    "description": "Low Capture/Compare 2\n              value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CCR3": {
              "description": "capture/compare register 3",
              "offset": 60,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CCR3_H": {
                    "description": "High Capture/Compare value (TIM2\n              only)",
                    "offset": 16,
                    "size": 16
                  },
                  "CCR3_L": {
                    "description": "Low Capture/Compare value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "CCR4": {
              "description": "capture/compare register 4",
              "offset": 64,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CCR4_H": {
                    "description": "High Capture/Compare value (TIM2\n              only)",
                    "offset": 16,
                    "size": 16
                  },
                  "CCR4_L": {
                    "description": "Low Capture/Compare value",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "DCR": {
              "description": "DMA control register",
              "offset": 72,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DBL": {
                    "description": "DMA burst length",
                    "offset": 8,
                    "size": 5
                  },
                  "DBA": {
                    "description": "DMA base address",
                    "offset": 0,
                    "size": 5
                  }
                }
              }
            },
            "DMAR": {
              "description": "DMA address for full transfer",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "DMAB": {
                    "description": "DMA register for burst\n              accesses",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "OR": {
              "description": "TIM2 option register",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ETR_RMP": {
                    "description": "Timer2 ETR remap",
                    "offset": 0,
                    "size": 3
                  },
                  "TI4_RMP": {
                    "description": "Internal trigger",
                    "offset": 3,
                    "size": 2
                  }
                }
              }
            }
          }
        }
      }
    }
  },
  "devices": {
    "STM32L0x3": {
      "arch": "cortex_m0plus",
      "description": "STM32L0x3",
      "properties": {
        "cpu.endian": "little",
        "cpu.mpuPresent": "false",
        "cpu.revision": "r0p0",
        "cpu.name": "CM0+",
        "cpu.nvicPrioBits": "3",
        "cpu.vendorSystickConfig": "false",
        "cpu.fpuPresent": "false"
      },
      "children": {
        "interrupts": {
          "AES_RNG_LPUART1": {
            "index": 29,
            "description": "AES global interrupt RNG global interrupt and\n        LPUART1 global interrupt through"
          },
          "DMA1_Channel1": {
            "index": 9,
            "description": "DMA1 Channel1 global interrupt"
          },
          "DMA1_Channel2_3": {
            "index": 10,
            "description": "DMA1 Channel2 and 3 interrupts"
          },
          "DMA1_Channel4_7": {
            "index": 11,
            "description": "DMA1 Channel4 to 7 interrupts"
          },
          "LPTIM1": {
            "index": 13,
            "description": "LPTIMER1 interrupt through\n        EXTI29"
          },
          "RTC": {
            "index": 2,
            "description": "RTC global interrupt"
          },
          "USART4_USART5": {
            "index": 14,
            "description": "USART4/USART5 global interrupt"
          },
          "USART1": {
            "index": 27,
            "description": "USART1 global interrupt"
          },
          "USART2": {
            "index": 28,
            "description": "USART2 global interrupt"
          },
          "TSC": {
            "index": 8,
            "description": "Touch sensing interrupt"
          },
          "WWDG": {
            "index": 0,
            "description": "Window Watchdog interrupt"
          },
          "USB": {
            "index": 31,
            "description": "USB event interrupt through\n        EXTI18"
          },
          "RCC": {
            "index": 4,
            "description": "RCC global interrupt"
          },
          "SPI1": {
            "index": 25,
            "description": "SPI1_global_interrupt"
          },
          "SPI2": {
            "index": 26,
            "description": "SPI2 global interrupt"
          },
          "I2C1": {
            "index": 23,
            "description": "I2C1 global interrupt"
          },
          "I2C2": {
            "index": 24,
            "description": "I2C2 global interrupt"
          },
          "I2C3": {
            "index": 21,
            "description": "I2C3 global interrupt"
          },
          "PVD": {
            "index": 1,
            "description": "PVD through EXTI line detection"
          },
          "EXTI0_1": {
            "index": 5,
            "description": "EXTI Line[1:0] interrupts"
          },
          "EXTI2_3": {
            "index": 6,
            "description": "EXTI Line[3:2] interrupts"
          },
          "EXTI4_15": {
            "index": 7,
            "description": "EXTI Line15 and EXTI4 interrupts"
          },
          "ADC_COMP": {
            "index": 12,
            "description": "ADC and comparator 1 and 2"
          },
          "TIM2": {
            "index": 15,
            "description": "TIM2 global interrupt"
          },
          "TIM3": {
            "index": 16,
            "description": "TIM3 global interrupt"
          },
          "TIM6_DAC": {
            "index": 17,
            "description": "TIM6 global interrupt and DAC"
          },
          "TIM7": {
            "index": 18,
            "description": "TIM7 global interrupt and DAC"
          },
          "TIM21": {
            "index": 20,
            "description": "TIMER21 global interrupt"
          },
          "TIM22": {
            "index": 22,
            "description": "TIMER22 global interrupt"
          },
          "LCD": {
            "index": 30,
            "description": "LCD global interrupt"
          },
          "NMI": {
            "index": -14
          },
          "HardFault": {
            "index": -13
          },
          "SVCall": {
            "index": -5
          },
          "PendSV": {
            "index": -2
          },
          "SysTick": {
            "index": -1
          }
        },
        "peripheral_instances": {
          "AES": {
            "description": "Advanced encryption standard hardware\n      accelerator",
            "offset": 1073897472,
            "type": "types.peripherals.AES"
          },
          "DAC": {
            "description": "Digital-to-analog converter",
            "offset": 1073771520,
            "type": "types.peripherals.DAC"
          },
          "DMA1": {
            "description": "Direct memory access controller",
            "offset": 1073872896,
            "type": "types.peripherals.DMA1"
          },
          "CRC": {
            "description": "Cyclic redundancy check calculation\n      unit",
            "offset": 1073885184,
            "type": "types.peripherals.CRC"
          },
          "GPIOA": {
            "description": "General-purpose I/Os",
            "offset": 1342177280,
            "type": "types.peripherals.GPIOA"
          },
          "GPIOB": {
            "description": "General-purpose I/Os",
            "offset": 1342178304,
            "type": "types.peripherals.GPIOB"
          },
          "GPIOC": {
            "offset": 1342179328,
            "type": "types.peripherals.GPIOB"
          },
          "GPIOD": {
            "offset": 1342180352,
            "type": "types.peripherals.GPIOB"
          },
          "GPIOH": {
            "offset": 1342184448,
            "type": "types.peripherals.GPIOB"
          },
          "GPIOE": {
            "offset": 1342181376,
            "type": "types.peripherals.GPIOB"
          },
          "LPTIM": {
            "description": "Low power timer",
            "offset": 1073773568,
            "type": "types.peripherals.LPTIM"
          },
          "RNG": {
            "description": "Random number generator",
            "offset": 1073893376,
            "type": "types.peripherals.RNG"
          },
          "RTC": {
            "description": "Real-time clock",
            "offset": 1073752064,
            "type": "types.peripherals.RTC"
          },
          "USART1": {
            "description": "Universal synchronous asynchronous receiver\n      transmitter",
            "offset": 1073821696,
            "type": "types.peripherals.USART1"
          },
          "USART2": {
            "offset": 1073759232,
            "type": "types.peripherals.USART1"
          },
          "USART4": {
            "offset": 1073761280,
            "type": "types.peripherals.USART1"
          },
          "USART5": {
            "offset": 1073762304,
            "type": "types.peripherals.USART1"
          },
          "TSC": {
            "description": "Touch sensing controller",
            "offset": 1073889280,
            "type": "types.peripherals.TSC"
          },
          "IWDG": {
            "description": "Independent watchdog",
            "offset": 1073754112,
            "type": "types.peripherals.IWDG"
          },
          "WWDG": {
            "description": "System window watchdog",
            "offset": 1073753088,
            "type": "types.peripherals.WWDG"
          },
          "USB_FS": {
            "description": "Universal serial bus full-speed device\n      interface",
            "offset": 1073765376,
            "type": "types.peripherals.USB_FS"
          },
          "CRS": {
            "description": "Clock recovery system",
            "offset": 1073769472,
            "type": "types.peripherals.CRS"
          },
          "Firewall": {
            "description": "Firewall",
            "offset": 1073814528,
            "type": "types.peripherals.Firewall"
          },
          "RCC": {
            "description": "Reset and clock control",
            "offset": 1073876992,
            "type": "types.peripherals.RCC"
          },
          "SYSCFG_COMP": {
            "description": "System configuration controller and\n      Comparator",
            "offset": 1073807360,
            "type": "types.peripherals.SYSCFG_COMP"
          },
          "SPI1": {
            "description": "Serial peripheral interface",
            "offset": 1073819648,
            "type": "types.peripherals.SPI1"
          },
          "SPI2": {
            "offset": 1073756160,
            "type": "types.peripherals.SPI1"
          },
          "I2C1": {
            "description": "Inter-integrated circuit",
            "offset": 1073763328,
            "type": "types.peripherals.I2C1"
          },
          "I2C2": {
            "offset": 1073764352,
            "type": "types.peripherals.I2C1"
          },
          "I2C3": {
            "offset": 1073772544,
            "type": "types.peripherals.I2C1"
          },
          "PWR": {
            "description": "Power control",
            "offset": 1073770496,
            "type": "types.peripherals.PWR"
          },
          "Flash": {
            "description": "Flash",
            "offset": 1073881088,
            "type": "types.peripherals.Flash"
          },
          "EXTI": {
            "description": "External interrupt/event\n      controller",
            "offset": 1073808384,
            "type": "types.peripherals.EXTI"
          },
          "ADC": {
            "description": "Analog-to-digital converter",
            "offset": 1073816576,
            "type": "types.peripherals.ADC"
          },
          "DBGMCU": {
            "description": "Debug support",
            "offset": 1073829888,
            "type": "types.peripherals.DBGMCU"
          },
          "TIM2": {
            "description": "General-purpose-timers",
            "offset": 1073741824,
            "type": "types.peripherals.TIM2"
          },
          "TIM3": {
            "offset": 1073742848,
            "type": "types.peripherals.TIM2"
          },
          "TIM6": {
            "description": "Basic-timers",
            "offset": 1073745920,
            "type": "types.peripherals.TIM6"
          },
          "TIM7": {
            "offset": 1073746944,
            "type": "types.peripherals.TIM6"
          },
          "TIM21": {
            "description": "General-purpose-timers",
            "offset": 1073809408,
            "type": "types.peripherals.TIM21"
          },
          "TIM22": {
            "description": "General-purpose-timers",
            "offset": 1073812480,
            "type": "types.peripherals.TIM22"
          },
          "LPUSART1": {
            "description": "Universal synchronous asynchronous receiver\n      transmitter",
            "offset": 1073760256,
            "type": "types.peripherals.LPUSART1"
          },
          "NVIC": {
            "description": "Nested Vectored Interrupt\n      Controller",
            "offset": 3758153984,
            "type": "types.peripherals.NVIC"
          },
          "USB_SRAM": {
            "description": "Universal serial bus full-speed device\n      interface",
            "offset": 1073766400,
            "type": "types.peripherals.USB_SRAM"
          },
          "LCD": {
            "description": "Liquid crystal display controller",
            "offset": 1073751040,
            "type": "types.peripherals.LCD"
          },
          "MPU": {
            "description": "Memory protection unit",
            "offset": 3758157200,
            "type": "types.peripherals.MPU"
          },
          "STK": {
            "description": "SysTick timer",
            "offset": 3758153744,
            "type": "types.peripherals.STK"
          },
          "SCB": {
            "description": "System control block",
            "offset": 3758157056,
            "type": "types.peripherals.SCB"
          }
        }
      }
    }
  }
}