// Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
// Date        : Fri Jan 17 22:16:37 2025
// Host        : shakeelarkam00-Latitude-7520 running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_odma0_0_sim_netlist.v
// Design      : top_odma0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* HW_HANDOFF = "StreamingDataflowPartition_2.hwdef" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2
   (ap_clk,
    ap_rst_n,
    m_axi_gmem0_araddr,
    m_axi_gmem0_arburst,
    m_axi_gmem0_arcache,
    m_axi_gmem0_arid,
    m_axi_gmem0_arlen,
    m_axi_gmem0_arlock,
    m_axi_gmem0_arprot,
    m_axi_gmem0_arqos,
    m_axi_gmem0_arready,
    m_axi_gmem0_arregion,
    m_axi_gmem0_arsize,
    m_axi_gmem0_arvalid,
    m_axi_gmem0_awaddr,
    m_axi_gmem0_awburst,
    m_axi_gmem0_awcache,
    m_axi_gmem0_awid,
    m_axi_gmem0_awlen,
    m_axi_gmem0_awlock,
    m_axi_gmem0_awprot,
    m_axi_gmem0_awqos,
    m_axi_gmem0_awready,
    m_axi_gmem0_awregion,
    m_axi_gmem0_awsize,
    m_axi_gmem0_awvalid,
    m_axi_gmem0_bid,
    m_axi_gmem0_bready,
    m_axi_gmem0_bresp,
    m_axi_gmem0_bvalid,
    m_axi_gmem0_rdata,
    m_axi_gmem0_rid,
    m_axi_gmem0_rlast,
    m_axi_gmem0_rready,
    m_axi_gmem0_rresp,
    m_axi_gmem0_rvalid,
    m_axi_gmem0_wdata,
    m_axi_gmem0_wid,
    m_axi_gmem0_wlast,
    m_axi_gmem0_wready,
    m_axi_gmem0_wstrb,
    m_axi_gmem0_wvalid,
    s_axi_control_0_araddr,
    s_axi_control_0_arready,
    s_axi_control_0_arvalid,
    s_axi_control_0_awaddr,
    s_axi_control_0_awready,
    s_axi_control_0_awvalid,
    s_axi_control_0_bready,
    s_axi_control_0_bresp,
    s_axi_control_0_bvalid,
    s_axi_control_0_rdata,
    s_axi_control_0_rready,
    s_axi_control_0_rresp,
    s_axi_control_0_rvalid,
    s_axi_control_0_wdata,
    s_axi_control_0_wready,
    s_axi_control_0_wstrb,
    s_axi_control_0_wvalid,
    s_axis_0_tdata,
    s_axis_0_tready,
    s_axis_0_tvalid);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.AP_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.AP_CLK, ASSOCIATED_BUSIF s_axi_control_0:m_axi_gmem0:s_axis_0, ASSOCIATED_RESET ap_rst_n, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.AP_RST_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.AP_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 64, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, DATA_WIDTH 32, FREQ_HZ 100000000.000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 1, HAS_REGION 1, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 1, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) output [63:0]m_axi_gmem0_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [1:0]m_axi_gmem0_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [0:0]m_axi_gmem0_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [7:0]m_axi_gmem0_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [1:0]m_axi_gmem0_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [2:0]m_axi_gmem0_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [2:0]m_axi_gmem0_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [63:0]m_axi_gmem0_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [1:0]m_axi_gmem0_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [0:0]m_axi_gmem0_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [7:0]m_axi_gmem0_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [1:0]m_axi_gmem0_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [2:0]m_axi_gmem0_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [2:0]m_axi_gmem0_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input [0:0]m_axi_gmem0_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input [1:0]m_axi_gmem0_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input [31:0]m_axi_gmem0_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input [0:0]m_axi_gmem0_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input [1:0]m_axi_gmem0_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [31:0]m_axi_gmem0_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [0:0]m_axi_gmem0_wid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control_0, ADDR_WIDTH 16, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, DATA_WIDTH 32, FREQ_HZ 100000000.000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 0, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 1, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) input [5:0]s_axi_control_0_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARREADY" *) output s_axi_control_0_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARVALID" *) input s_axi_control_0_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWADDR" *) input [5:0]s_axi_control_0_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWREADY" *) output s_axi_control_0_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWVALID" *) input s_axi_control_0_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BREADY" *) input s_axi_control_0_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BRESP" *) output [1:0]s_axi_control_0_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BVALID" *) output s_axi_control_0_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RDATA" *) output [31:0]s_axi_control_0_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RREADY" *) input s_axi_control_0_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RRESP" *) output [1:0]s_axi_control_0_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RVALID" *) output s_axi_control_0_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WDATA" *) input [31:0]s_axi_control_0_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WREADY" *) output s_axi_control_0_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WSTRB" *) input [3:0]s_axi_control_0_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WVALID" *) input s_axi_control_0_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 " *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, FREQ_HZ 100000000.000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0" *) input [7:0]s_axis_0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 " *) output s_axis_0_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 " *) input s_axis_0_tvalid;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]\^m_axi_gmem0_awaddr ;
  wire [3:0]\^m_axi_gmem0_awlen ;
  wire m_axi_gmem0_awready;
  wire m_axi_gmem0_awvalid;
  wire m_axi_gmem0_bready;
  wire m_axi_gmem0_bvalid;
  wire m_axi_gmem0_rready;
  wire m_axi_gmem0_rvalid;
  wire [31:0]m_axi_gmem0_wdata;
  wire m_axi_gmem0_wlast;
  wire m_axi_gmem0_wready;
  wire [3:0]m_axi_gmem0_wstrb;
  wire m_axi_gmem0_wvalid;
  wire [5:0]s_axi_control_0_araddr;
  wire s_axi_control_0_arready;
  wire s_axi_control_0_arvalid;
  wire [5:0]s_axi_control_0_awaddr;
  wire s_axi_control_0_awready;
  wire s_axi_control_0_awvalid;
  wire s_axi_control_0_bready;
  wire s_axi_control_0_bvalid;
  wire [31:0]s_axi_control_0_rdata;
  wire s_axi_control_0_rready;
  wire s_axi_control_0_rvalid;
  wire [31:0]s_axi_control_0_wdata;
  wire s_axi_control_0_wready;
  wire [3:0]s_axi_control_0_wstrb;
  wire s_axi_control_0_wvalid;
  wire [7:0]s_axis_0_tdata;
  wire s_axis_0_tready;
  wire s_axis_0_tvalid;
  wire NLW_StreamingDataflowPartition_2_IODMA_0_interrupt_UNCONNECTED;
  wire NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARVALID_UNCONNECTED;
  wire [63:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_WID_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem0_araddr[63] = \<const0> ;
  assign m_axi_gmem0_araddr[62] = \<const0> ;
  assign m_axi_gmem0_araddr[61] = \<const0> ;
  assign m_axi_gmem0_araddr[60] = \<const0> ;
  assign m_axi_gmem0_araddr[59] = \<const0> ;
  assign m_axi_gmem0_araddr[58] = \<const0> ;
  assign m_axi_gmem0_araddr[57] = \<const0> ;
  assign m_axi_gmem0_araddr[56] = \<const0> ;
  assign m_axi_gmem0_araddr[55] = \<const0> ;
  assign m_axi_gmem0_araddr[54] = \<const0> ;
  assign m_axi_gmem0_araddr[53] = \<const0> ;
  assign m_axi_gmem0_araddr[52] = \<const0> ;
  assign m_axi_gmem0_araddr[51] = \<const0> ;
  assign m_axi_gmem0_araddr[50] = \<const0> ;
  assign m_axi_gmem0_araddr[49] = \<const0> ;
  assign m_axi_gmem0_araddr[48] = \<const0> ;
  assign m_axi_gmem0_araddr[47] = \<const0> ;
  assign m_axi_gmem0_araddr[46] = \<const0> ;
  assign m_axi_gmem0_araddr[45] = \<const0> ;
  assign m_axi_gmem0_araddr[44] = \<const0> ;
  assign m_axi_gmem0_araddr[43] = \<const0> ;
  assign m_axi_gmem0_araddr[42] = \<const0> ;
  assign m_axi_gmem0_araddr[41] = \<const0> ;
  assign m_axi_gmem0_araddr[40] = \<const0> ;
  assign m_axi_gmem0_araddr[39] = \<const0> ;
  assign m_axi_gmem0_araddr[38] = \<const0> ;
  assign m_axi_gmem0_araddr[37] = \<const0> ;
  assign m_axi_gmem0_araddr[36] = \<const0> ;
  assign m_axi_gmem0_araddr[35] = \<const0> ;
  assign m_axi_gmem0_araddr[34] = \<const0> ;
  assign m_axi_gmem0_araddr[33] = \<const0> ;
  assign m_axi_gmem0_araddr[32] = \<const0> ;
  assign m_axi_gmem0_araddr[31] = \<const0> ;
  assign m_axi_gmem0_araddr[30] = \<const0> ;
  assign m_axi_gmem0_araddr[29] = \<const0> ;
  assign m_axi_gmem0_araddr[28] = \<const0> ;
  assign m_axi_gmem0_araddr[27] = \<const0> ;
  assign m_axi_gmem0_araddr[26] = \<const0> ;
  assign m_axi_gmem0_araddr[25] = \<const0> ;
  assign m_axi_gmem0_araddr[24] = \<const0> ;
  assign m_axi_gmem0_araddr[23] = \<const0> ;
  assign m_axi_gmem0_araddr[22] = \<const0> ;
  assign m_axi_gmem0_araddr[21] = \<const0> ;
  assign m_axi_gmem0_araddr[20] = \<const0> ;
  assign m_axi_gmem0_araddr[19] = \<const0> ;
  assign m_axi_gmem0_araddr[18] = \<const0> ;
  assign m_axi_gmem0_araddr[17] = \<const0> ;
  assign m_axi_gmem0_araddr[16] = \<const0> ;
  assign m_axi_gmem0_araddr[15] = \<const0> ;
  assign m_axi_gmem0_araddr[14] = \<const0> ;
  assign m_axi_gmem0_araddr[13] = \<const0> ;
  assign m_axi_gmem0_araddr[12] = \<const0> ;
  assign m_axi_gmem0_araddr[11] = \<const0> ;
  assign m_axi_gmem0_araddr[10] = \<const0> ;
  assign m_axi_gmem0_araddr[9] = \<const0> ;
  assign m_axi_gmem0_araddr[8] = \<const0> ;
  assign m_axi_gmem0_araddr[7] = \<const0> ;
  assign m_axi_gmem0_araddr[6] = \<const0> ;
  assign m_axi_gmem0_araddr[5] = \<const0> ;
  assign m_axi_gmem0_araddr[4] = \<const0> ;
  assign m_axi_gmem0_araddr[3] = \<const0> ;
  assign m_axi_gmem0_araddr[2] = \<const0> ;
  assign m_axi_gmem0_araddr[1] = \<const0> ;
  assign m_axi_gmem0_araddr[0] = \<const0> ;
  assign m_axi_gmem0_arburst[1] = \<const0> ;
  assign m_axi_gmem0_arburst[0] = \<const0> ;
  assign m_axi_gmem0_arcache[3] = \<const0> ;
  assign m_axi_gmem0_arcache[2] = \<const0> ;
  assign m_axi_gmem0_arcache[1] = \<const0> ;
  assign m_axi_gmem0_arcache[0] = \<const0> ;
  assign m_axi_gmem0_arid[0] = \<const0> ;
  assign m_axi_gmem0_arlen[7] = \<const0> ;
  assign m_axi_gmem0_arlen[6] = \<const0> ;
  assign m_axi_gmem0_arlen[5] = \<const0> ;
  assign m_axi_gmem0_arlen[4] = \<const0> ;
  assign m_axi_gmem0_arlen[3] = \<const0> ;
  assign m_axi_gmem0_arlen[2] = \<const0> ;
  assign m_axi_gmem0_arlen[1] = \<const0> ;
  assign m_axi_gmem0_arlen[0] = \<const0> ;
  assign m_axi_gmem0_arlock[1] = \<const0> ;
  assign m_axi_gmem0_arlock[0] = \<const0> ;
  assign m_axi_gmem0_arprot[2] = \<const0> ;
  assign m_axi_gmem0_arprot[1] = \<const0> ;
  assign m_axi_gmem0_arprot[0] = \<const0> ;
  assign m_axi_gmem0_arqos[3] = \<const0> ;
  assign m_axi_gmem0_arqos[2] = \<const0> ;
  assign m_axi_gmem0_arqos[1] = \<const0> ;
  assign m_axi_gmem0_arqos[0] = \<const0> ;
  assign m_axi_gmem0_arregion[3] = \<const0> ;
  assign m_axi_gmem0_arregion[2] = \<const0> ;
  assign m_axi_gmem0_arregion[1] = \<const0> ;
  assign m_axi_gmem0_arregion[0] = \<const0> ;
  assign m_axi_gmem0_arsize[2] = \<const0> ;
  assign m_axi_gmem0_arsize[1] = \<const0> ;
  assign m_axi_gmem0_arsize[0] = \<const0> ;
  assign m_axi_gmem0_arvalid = \<const0> ;
  assign m_axi_gmem0_awaddr[63:2] = \^m_axi_gmem0_awaddr [63:2];
  assign m_axi_gmem0_awaddr[1] = \<const0> ;
  assign m_axi_gmem0_awaddr[0] = \<const0> ;
  assign m_axi_gmem0_awburst[1] = \<const0> ;
  assign m_axi_gmem0_awburst[0] = \<const0> ;
  assign m_axi_gmem0_awcache[3] = \<const0> ;
  assign m_axi_gmem0_awcache[2] = \<const0> ;
  assign m_axi_gmem0_awcache[1] = \<const0> ;
  assign m_axi_gmem0_awcache[0] = \<const0> ;
  assign m_axi_gmem0_awid[0] = \<const0> ;
  assign m_axi_gmem0_awlen[7] = \<const0> ;
  assign m_axi_gmem0_awlen[6] = \<const0> ;
  assign m_axi_gmem0_awlen[5] = \<const0> ;
  assign m_axi_gmem0_awlen[4] = \<const0> ;
  assign m_axi_gmem0_awlen[3:0] = \^m_axi_gmem0_awlen [3:0];
  assign m_axi_gmem0_awlock[1] = \<const0> ;
  assign m_axi_gmem0_awlock[0] = \<const0> ;
  assign m_axi_gmem0_awprot[2] = \<const0> ;
  assign m_axi_gmem0_awprot[1] = \<const0> ;
  assign m_axi_gmem0_awprot[0] = \<const0> ;
  assign m_axi_gmem0_awqos[3] = \<const0> ;
  assign m_axi_gmem0_awqos[2] = \<const0> ;
  assign m_axi_gmem0_awqos[1] = \<const0> ;
  assign m_axi_gmem0_awqos[0] = \<const0> ;
  assign m_axi_gmem0_awregion[3] = \<const0> ;
  assign m_axi_gmem0_awregion[2] = \<const0> ;
  assign m_axi_gmem0_awregion[1] = \<const0> ;
  assign m_axi_gmem0_awregion[0] = \<const0> ;
  assign m_axi_gmem0_awsize[2] = \<const0> ;
  assign m_axi_gmem0_awsize[1] = \<const0> ;
  assign m_axi_gmem0_awsize[0] = \<const0> ;
  assign m_axi_gmem0_wid[0] = \<const0> ;
  assign s_axi_control_0_bresp[1] = \<const0> ;
  assign s_axi_control_0_bresp[0] = \<const0> ;
  assign s_axi_control_0_rresp[1] = \<const0> ;
  assign s_axi_control_0_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CHECK_LICENSE_TYPE = "StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0,StreamingDataflowPartition_2_IODMA_0,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "HLS" *) 
  (* X_CORE_INFO = "StreamingDataflowPartition_2_IODMA_0,Vivado 2022.2.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0 StreamingDataflowPartition_2_IODMA_0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_TDATA(s_axis_0_tdata),
        .in0_V_TREADY(s_axis_0_tready),
        .in0_V_TVALID(s_axis_0_tvalid),
        .interrupt(NLW_StreamingDataflowPartition_2_IODMA_0_interrupt_UNCONNECTED),
        .m_axi_gmem_ARADDR(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem_ARBURST(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem_ARLOCK(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(1'b0),
        .m_axi_gmem_ARREGION(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARVALID(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARVALID_UNCONNECTED),
        .m_axi_gmem_AWADDR({\^m_axi_gmem0_awaddr ,NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem0_awlen }),
        .m_axi_gmem_AWLOCK(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem0_awready),
        .m_axi_gmem_AWREGION(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWVALID(m_axi_gmem0_awvalid),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem0_bready),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BVALID(m_axi_gmem0_bvalid),
        .m_axi_gmem_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(1'b0),
        .m_axi_gmem_RREADY(m_axi_gmem0_rready),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RVALID(m_axi_gmem0_rvalid),
        .m_axi_gmem_WDATA(m_axi_gmem0_wdata),
        .m_axi_gmem_WID(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem0_wlast),
        .m_axi_gmem_WREADY(m_axi_gmem0_wready),
        .m_axi_gmem_WSTRB(m_axi_gmem0_wstrb),
        .m_axi_gmem_WVALID(m_axi_gmem0_wvalid),
        .s_axi_control_ARADDR(s_axi_control_0_araddr),
        .s_axi_control_ARREADY(s_axi_control_0_arready),
        .s_axi_control_ARVALID(s_axi_control_0_arvalid),
        .s_axi_control_AWADDR(s_axi_control_0_awaddr),
        .s_axi_control_AWREADY(s_axi_control_0_awready),
        .s_axi_control_AWVALID(s_axi_control_0_awvalid),
        .s_axi_control_BREADY(s_axi_control_0_bready),
        .s_axi_control_BRESP(NLW_StreamingDataflowPartition_2_IODMA_0_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_0_bvalid),
        .s_axi_control_RDATA(s_axi_control_0_rdata),
        .s_axi_control_RREADY(s_axi_control_0_rready),
        .s_axi_control_RRESP(NLW_StreamingDataflowPartition_2_IODMA_0_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_0_rvalid),
        .s_axi_control_WDATA(s_axi_control_0_wdata),
        .s_axi_control_WREADY(s_axi_control_0_wready),
        .s_axi_control_WSTRB(s_axi_control_0_wstrb),
        .s_axi_control_WVALID(s_axi_control_0_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0
   (\FSM_onehot_rstate_reg[1] ,
    m_axi_gmem_AWVALID,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2] ,
    \FSM_onehot_wstate_reg[1] ,
    s_axi_control_RVALID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWADDR,
    WLAST,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    m_axi_gmem_WVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    s_axi_control_RDATA,
    in0_V_TREADY,
    ap_rst_n,
    m_axi_gmem_BVALID,
    m_axi_gmem_RVALID,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    m_axi_gmem_AWREADY,
    ap_clk,
    m_axi_gmem_WREADY,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    in0_V_TDATA,
    s_axi_control_RREADY,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    in0_V_TVALID,
    s_axi_control_AWVALID);
  output \FSM_onehot_rstate_reg[1] ;
  output m_axi_gmem_AWVALID;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2] ;
  output \FSM_onehot_wstate_reg[1] ;
  output s_axi_control_RVALID;
  output [3:0]m_axi_gmem_AWLEN;
  output [61:0]m_axi_gmem_AWADDR;
  output WLAST;
  output [3:0]m_axi_gmem_WSTRB;
  output [31:0]m_axi_gmem_WDATA;
  output m_axi_gmem_WVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output [31:0]s_axi_control_RDATA;
  output in0_V_TREADY;
  input ap_rst_n;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_RVALID;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input m_axi_gmem_AWREADY;
  input ap_clk;
  input m_axi_gmem_WREADY;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input [7:0]in0_V_TDATA;
  input s_axi_control_RREADY;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input in0_V_TVALID;
  input s_axi_control_AWVALID;

  wire AWREADY_Dummy;
  wire \FSM_onehot_rstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[2] ;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire Stream2Mem_Batch_16u_10u_U0_ap_start;
  wire [62:0]Stream2Mem_Batch_16u_10u_U0_m_axi_gmem_AWADDR;
  wire [0:0]Stream2Mem_Batch_16u_10u_U0_m_axi_gmem_AWLEN;
  wire [15:0]Stream2Mem_Batch_16u_10u_U0_m_axi_gmem_WDATA;
  wire Stream2Mem_Batch_16u_10u_U0_n_10;
  wire Stream2Mem_Batch_16u_10u_U0_n_12;
  wire Stream2Mem_Batch_16u_10u_U0_n_15;
  wire Stream2Mem_Batch_16u_10u_U0_n_16;
  wire Stream2Mem_Batch_16u_10u_U0_numReps_read;
  wire StreamingDataWidthConverter_Batch_8u_16u_10u_U0_n_3;
  wire WLAST;
  wire WLAST_Dummy_i_1_n_2;
  wire WVALID_Dummy;
  wire WVALID_Dummy_i_1_n_2;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire [11:11]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_n_2;
  wire [1:0]\bus_read/rs_rdata/state__0 ;
  wire \bus_wide_gen.data_valid_i_1__0_n_2 ;
  wire \bus_wide_gen.data_valid_i_1_n_2 ;
  wire \bus_wide_gen.first_pad_i_1_n_2 ;
  wire \bus_write/AWREADY_Dummy ;
  wire \bus_write/WREADY_Dummy ;
  wire \bus_write/burst_valid ;
  wire \bus_write/could_multi_bursts.last_loop__10 ;
  wire \bus_write/could_multi_bursts.next_loop ;
  wire \bus_write/fifo_burst/pop ;
  wire \bus_write/fifo_burst_ready ;
  wire \bus_write/fifo_resp_ready ;
  wire \bus_write/last_resp ;
  wire \bus_write/need_wrsp ;
  wire \bus_write/next_burst ;
  wire \bus_write/next_wreq ;
  wire \bus_write/resp_ready__1 ;
  wire \bus_write/resp_valid ;
  wire [1:0]\bus_write/rs_resp/state__0 ;
  wire [1:0]\bus_write/rs_wreq/state__0 ;
  wire \bus_write/wreq_throttle/data_fifo/pop ;
  wire \bus_write/wreq_throttle/fifo_valid ;
  wire \bus_write/wreq_throttle/flying_req0 ;
  wire \bus_write/wreq_throttle/req_en__0 ;
  wire \bus_write/wreq_throttle/req_fifo_valid ;
  wire \bus_write/wreq_throttle/rs_req_ready ;
  wire control_s_axi_U_n_106;
  wire control_s_axi_U_n_107;
  wire control_s_axi_U_n_108;
  wire control_s_axi_U_n_109;
  wire control_s_axi_U_n_110;
  wire control_s_axi_U_n_111;
  wire control_s_axi_U_n_112;
  wire control_s_axi_U_n_113;
  wire control_s_axi_U_n_114;
  wire control_s_axi_U_n_115;
  wire control_s_axi_U_n_116;
  wire control_s_axi_U_n_117;
  wire control_s_axi_U_n_118;
  wire control_s_axi_U_n_119;
  wire control_s_axi_U_n_120;
  wire control_s_axi_U_n_121;
  wire control_s_axi_U_n_122;
  wire control_s_axi_U_n_123;
  wire control_s_axi_U_n_124;
  wire control_s_axi_U_n_125;
  wire control_s_axi_U_n_126;
  wire control_s_axi_U_n_127;
  wire control_s_axi_U_n_128;
  wire control_s_axi_U_n_129;
  wire control_s_axi_U_n_130;
  wire control_s_axi_U_n_131;
  wire control_s_axi_U_n_132;
  wire control_s_axi_U_n_133;
  wire control_s_axi_U_n_134;
  wire control_s_axi_U_n_135;
  wire control_s_axi_U_n_8;
  wire \could_multi_bursts.AWVALID_Dummy_i_1_n_2 ;
  wire \could_multi_bursts.sect_handling_i_1_n_2 ;
  wire [15:0]dout;
  wire dout_vld_i_1__0_n_2;
  wire dout_vld_i_1__1_n_2;
  wire dout_vld_i_1__2_n_2;
  wire dout_vld_i_1__3_n_2;
  wire dout_vld_i_1__4_n_2;
  wire dout_vld_i_1__5_n_2;
  wire dout_vld_i_1__6_n_2;
  wire dout_vld_i_1__7_n_2;
  wire dout_vld_i_1__8_n_2;
  wire dout_vld_i_1_n_2;
  wire dwc2dma_empty_n;
  wire dwc2dma_full_n;
  wire [7:0]ei_V_reg_172;
  wire entry_proc_U0_n_3;
  wire entry_proc_U0_n_4;
  wire flying_req_i_1_n_2;
  wire full_n_i_2__8_n_2;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire gmem_m_axi_U_n_114;
  wire gmem_m_axi_U_n_115;
  wire gmem_m_axi_U_n_21;
  wire gmem_m_axi_U_n_24;
  wire gmem_m_axi_U_n_25;
  wire gmem_m_axi_U_n_3;
  wire gmem_m_axi_U_n_34;
  wire gmem_m_axi_U_n_38;
  wire gmem_m_axi_U_n_39;
  wire gmem_m_axi_U_n_40;
  wire gmem_m_axi_U_n_41;
  wire gmem_m_axi_U_n_42;
  wire gmem_m_axi_U_n_54;
  wire gmem_m_axi_U_n_59;
  wire gmem_m_axi_U_n_60;
  wire gmem_m_axi_U_n_64;
  wire gmem_m_axi_U_n_67;
  wire gmem_m_axi_U_n_68;
  wire gmem_m_axi_U_n_70;
  wire gmem_m_axi_U_n_71;
  wire gmem_m_axi_U_n_72;
  wire gmem_m_axi_U_n_73;
  wire gmem_m_axi_U_n_74;
  wire gmem_m_axi_U_n_75;
  wire grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_dwc2dma1_read;
  wire icmp_ln187_fu_121_p211_in;
  wire [7:0]in0_V_TDATA;
  wire in0_V_TREADY;
  wire in0_V_TVALID;
  wire \load_unit/beat_valid ;
  wire \mOutPtr[3]_i_1__8_n_2 ;
  wire \mOutPtr[4]_i_1__0__0_n_2 ;
  wire \mOutPtr[4]_i_1__1__0_n_2 ;
  wire \mOutPtr[4]_i_1__4_n_2 ;
  wire \mOutPtr[5]_i_1__0_n_2 ;
  wire \mOutPtr[8]_i_1_n_2 ;
  wire [61:0]m_axi_gmem_AWADDR;
  wire [3:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [31:0]numReps;
  wire numReps_c_U_n_10;
  wire numReps_c_U_n_11;
  wire numReps_c_U_n_12;
  wire numReps_c_U_n_13;
  wire numReps_c_U_n_14;
  wire numReps_c_U_n_15;
  wire numReps_c_U_n_16;
  wire numReps_c_U_n_17;
  wire numReps_c_U_n_18;
  wire numReps_c_U_n_19;
  wire numReps_c_U_n_20;
  wire numReps_c_U_n_21;
  wire numReps_c_U_n_22;
  wire numReps_c_U_n_23;
  wire numReps_c_U_n_24;
  wire numReps_c_U_n_25;
  wire numReps_c_U_n_26;
  wire numReps_c_U_n_27;
  wire numReps_c_U_n_28;
  wire numReps_c_U_n_29;
  wire numReps_c_U_n_30;
  wire numReps_c_U_n_31;
  wire numReps_c_U_n_32;
  wire numReps_c_U_n_33;
  wire numReps_c_U_n_34;
  wire numReps_c_U_n_35;
  wire numReps_c_U_n_4;
  wire numReps_c_U_n_5;
  wire numReps_c_U_n_6;
  wire numReps_c_U_n_7;
  wire numReps_c_U_n_8;
  wire numReps_c_U_n_9;
  wire numReps_c_empty_n;
  wire numReps_c_full_n;
  wire [63:0]out_r;
  wire out_r_c_U_n_3;
  wire out_r_c_U_n_5;
  wire out_r_c_U_n_6;
  wire [63:0]out_r_c_dout;
  wire out_r_c_empty_n;
  wire [7:0]p_Val2_s_fu_40;
  wire push;
  wire push_0;
  wire push_1;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire s_ready_t_i_1__0__0_n_2;
  wire s_ready_t_i_1__0_n_2;
  wire s_ready_t_i_1__1_n_2;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire start_for_Stream2Mem_Batch_16u_10u_U0_full_n;
  wire start_once_reg;
  wire \store_unit/buff_wdata/mOutPtr18_out ;
  wire \store_unit/buff_wdata/pop ;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/bus_wide_gen.last_beat0 ;
  wire \store_unit/bus_wide_gen.offset_full_n ;
  wire \store_unit/bus_wide_gen.offset_valid ;
  wire \store_unit/bus_wide_gen.ready_for_data__0 ;
  wire \store_unit/bus_wide_gen.wreq_offset/p_12_in ;
  wire \store_unit/bus_wide_gen.wreq_offset/p_8_in ;
  wire \store_unit/bus_wide_gen.wreq_offset/pop ;
  wire \store_unit/fifo_wreq/push ;
  wire \store_unit/p_22_in ;
  wire \store_unit/tmp_valid ;
  wire \store_unit/ursp_ready ;
  wire \store_unit/user_resp/p_12_in ;
  wire \store_unit/valid_length ;
  wire \store_unit/wdata_valid ;
  wire \store_unit/wreq_valid ;
  wire \store_unit/wrsp_ready ;
  wire \store_unit/wrsp_type ;
  wire \store_unit/wrsp_valid ;
  wire tmp_valid_i_1_n_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_s Stream2Mem_Batch_16u_10u_U0
       (.CO(icmp_ln187_fu_121_p211_in),
        .D({numReps_c_U_n_8,numReps_c_U_n_9,numReps_c_U_n_10,numReps_c_U_n_11,numReps_c_U_n_12,numReps_c_U_n_13,numReps_c_U_n_14,numReps_c_U_n_15,numReps_c_U_n_16,numReps_c_U_n_17,numReps_c_U_n_18,numReps_c_U_n_19,numReps_c_U_n_20,numReps_c_U_n_21,numReps_c_U_n_22,numReps_c_U_n_23,numReps_c_U_n_24,numReps_c_U_n_25,numReps_c_U_n_26,numReps_c_U_n_27,numReps_c_U_n_28,numReps_c_U_n_29,numReps_c_U_n_30,numReps_c_U_n_31,numReps_c_U_n_32,numReps_c_U_n_33,numReps_c_U_n_34,numReps_c_U_n_35}),
        .E(Stream2Mem_Batch_16u_10u_U0_n_10),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state5,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_16u_10u_U0_ap_start(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .Stream2Mem_Batch_16u_10u_U0_numReps_read(Stream2Mem_Batch_16u_10u_U0_numReps_read),
        .\ap_CS_fsm_reg[11]_0 (Stream2Mem_Batch_16u_10u_U0_n_12),
        .\ap_CS_fsm_reg[12]_0 (Stream2Mem_Batch_16u_10u_U0_n_16),
        .\ap_CS_iter1_fsm_reg[1] (grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_dwc2dma1_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(Stream2Mem_Batch_16u_10u_U0_m_axi_gmem_WDATA),
        .dwc2dma_empty_n(dwc2dma_empty_n),
        .\e_reg_127_reg[15] (dout),
        .empty_n_reg(Stream2Mem_Batch_16u_10u_U0_n_15),
        .full_n_reg({Stream2Mem_Batch_16u_10u_U0_m_axi_gmem_AWLEN,Stream2Mem_Batch_16u_10u_U0_m_axi_gmem_AWADDR}),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .in(ap_NS_fsm),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .numReps_c_empty_n(numReps_c_empty_n),
        .\numReps_read_reg_214_reg[0]_0 (numReps_c_U_n_4),
        .\numReps_read_reg_214_reg[1]_0 (numReps_c_U_n_5),
        .\numReps_read_reg_214_reg[2]_0 (numReps_c_U_n_6),
        .\numReps_read_reg_214_reg[3]_0 (numReps_c_U_n_7),
        .out(out_r_c_dout),
        .out_r_c_empty_n(out_r_c_empty_n),
        .pop(\store_unit/buff_wdata/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .we(\store_unit/buff_wdata/push ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_s StreamingDataWidthConverter_Batch_8u_16u_10u_U0
       (.\B_V_data_1_state_reg[1] (in0_V_TREADY),
        .D({ei_V_reg_172,p_Val2_s_fu_40}),
        .Q(numReps[27:0]),
        .S({control_s_axi_U_n_108,control_s_axi_U_n_109,control_s_axi_U_n_110}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (StreamingDataWidthConverter_Batch_8u_16u_10u_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready(ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .dwc2dma_full_n(dwc2dma_full_n),
        .in0_V_TDATA(in0_V_TDATA),
        .in0_V_TVALID(in0_V_TVALID),
        .numReps_c_full_n(numReps_c_full_n),
        .push(push),
        .\totalIters_reg_90_reg[13]_0 ({control_s_axi_U_n_115,control_s_axi_U_n_116,control_s_axi_U_n_117,control_s_axi_U_n_118}),
        .\totalIters_reg_90_reg[17]_0 ({control_s_axi_U_n_119,control_s_axi_U_n_120,control_s_axi_U_n_121,control_s_axi_U_n_122}),
        .\totalIters_reg_90_reg[21]_0 ({control_s_axi_U_n_123,control_s_axi_U_n_124,control_s_axi_U_n_125,control_s_axi_U_n_126}),
        .\totalIters_reg_90_reg[25]_0 ({control_s_axi_U_n_127,control_s_axi_U_n_128,control_s_axi_U_n_129,control_s_axi_U_n_130}),
        .\totalIters_reg_90_reg[29]_0 ({control_s_axi_U_n_131,control_s_axi_U_n_132,control_s_axi_U_n_133,control_s_axi_U_n_134}),
        .\totalIters_reg_90_reg[31]_0 ({control_s_axi_U_n_106,control_s_axi_U_n_107}),
        .\totalIters_reg_90_reg[9]_0 ({control_s_axi_U_n_111,control_s_axi_U_n_112,control_s_axi_U_n_113,control_s_axi_U_n_114}));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(\bus_write/next_burst ),
        .I1(gmem_m_axi_U_n_38),
        .I2(\bus_write/WREADY_Dummy ),
        .I3(gmem_m_axi_U_n_42),
        .O(WLAST_Dummy_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    WVALID_Dummy_i_1
       (.I0(\bus_write/WREADY_Dummy ),
        .I1(gmem_m_axi_U_n_38),
        .I2(\bus_write/burst_valid ),
        .I3(WVALID_Dummy),
        .O(WVALID_Dummy_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_135),
        .Q(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_r_c_U_n_6),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(\store_unit/p_22_in ),
        .I1(\bus_write/burst_valid ),
        .I2(\bus_write/WREADY_Dummy ),
        .I3(gmem_m_axi_U_n_38),
        .I4(WVALID_Dummy),
        .O(\bus_wide_gen.data_valid_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \bus_wide_gen.data_valid_i_1__0 
       (.I0(\load_unit/beat_valid ),
        .I1(gmem_m_axi_U_n_24),
        .I2(gmem_m_axi_U_n_25),
        .O(\bus_wide_gen.data_valid_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\store_unit/p_22_in ),
        .I1(\store_unit/bus_wide_gen.offset_valid ),
        .I2(\store_unit/bus_wide_gen.ready_for_data__0 ),
        .I3(\store_unit/wdata_valid ),
        .I4(gmem_m_axi_U_n_21),
        .O(\bus_wide_gen.first_pad_i_1_n_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_control_s_axi control_s_axi_U
       (.CO(icmp_ln187_fu_121_p211_in),
        .\FSM_onehot_rstate_reg[1]_0 (\FSM_onehot_rstate_reg[1] ),
        .\FSM_onehot_wstate_reg[1]_0 (\FSM_onehot_wstate_reg[1] ),
        .\FSM_onehot_wstate_reg[2]_0 (\FSM_onehot_wstate_reg[2] ),
        .Q({ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .S({control_s_axi_U_n_108,control_s_axi_U_n_109,control_s_axi_U_n_110}),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_16u_10u_U0_ap_start(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_135),
        .ap_start(ap_start),
        .ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready(ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_2),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(control_s_axi_U_n_8),
        .auto_restart_status_reg_0(entry_proc_U0_n_3),
        .in(out_r),
        .int_ap_idle_reg_0(StreamingDataWidthConverter_Batch_8u_16u_10u_U0_n_3),
        .int_ap_idle_reg_1(entry_proc_U0_n_4),
        .int_ap_start_reg_0(out_r_c_U_n_3),
        .\int_numReps_reg[10]_0 ({control_s_axi_U_n_115,control_s_axi_U_n_116,control_s_axi_U_n_117,control_s_axi_U_n_118}),
        .\int_numReps_reg[14]_0 ({control_s_axi_U_n_119,control_s_axi_U_n_120,control_s_axi_U_n_121,control_s_axi_U_n_122}),
        .\int_numReps_reg[18]_0 ({control_s_axi_U_n_123,control_s_axi_U_n_124,control_s_axi_U_n_125,control_s_axi_U_n_126}),
        .\int_numReps_reg[22]_0 ({control_s_axi_U_n_127,control_s_axi_U_n_128,control_s_axi_U_n_129,control_s_axi_U_n_130}),
        .\int_numReps_reg[26]_0 ({control_s_axi_U_n_131,control_s_axi_U_n_132,control_s_axi_U_n_133,control_s_axi_U_n_134}),
        .\int_numReps_reg[30]_0 ({control_s_axi_U_n_106,control_s_axi_U_n_107}),
        .\int_numReps_reg[31]_0 (numReps),
        .\int_numReps_reg[6]_0 ({control_s_axi_U_n_111,control_s_axi_U_n_112,control_s_axi_U_n_113,control_s_axi_U_n_114}),
        .numReps_c_full_n(numReps_c_full_n),
        .push(push_0),
        .push_0(push_1),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .start_for_Stream2Mem_Batch_16u_10u_U0_full_n(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .start_once_reg(start_once_reg));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(gmem_m_axi_U_n_39),
        .I1(\bus_write/fifo_burst_ready ),
        .I2(\bus_write/fifo_resp_ready ),
        .I3(gmem_m_axi_U_n_41),
        .I4(\bus_write/AWREADY_Dummy ),
        .O(\could_multi_bursts.AWVALID_Dummy_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(gmem_m_axi_U_n_41),
        .I1(\bus_write/could_multi_bursts.last_loop__10 ),
        .I2(\bus_write/could_multi_bursts.next_loop ),
        .I3(gmem_m_axi_U_n_40),
        .O(\could_multi_bursts.sect_handling_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    dout_vld_i_1
       (.I0(\store_unit/bus_wide_gen.last_beat0 ),
        .I1(\store_unit/p_22_in ),
        .I2(\store_unit/bus_wide_gen.wreq_offset/pop ),
        .I3(\store_unit/bus_wide_gen.offset_valid ),
        .O(dout_vld_i_1_n_2));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__0
       (.I0(gmem_m_axi_U_n_67),
        .I1(AWREADY_Dummy),
        .I2(\store_unit/bus_wide_gen.offset_full_n ),
        .I3(\store_unit/tmp_valid ),
        .I4(\store_unit/wreq_valid ),
        .I5(\store_unit/wrsp_ready ),
        .O(dout_vld_i_1__0_n_2));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__1
       (.I0(gmem_m_axi_U_n_3),
        .I1(\store_unit/wdata_valid ),
        .I2(\store_unit/bus_wide_gen.offset_valid ),
        .I3(\store_unit/bus_wide_gen.ready_for_data__0 ),
        .O(dout_vld_i_1__1_n_2));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    dout_vld_i_1__2
       (.I0(gmem_m_axi_U_n_68),
        .I1(\store_unit/ursp_ready ),
        .I2(\bus_write/resp_valid ),
        .I3(\bus_write/last_resp ),
        .I4(\store_unit/wrsp_type ),
        .I5(\store_unit/wrsp_valid ),
        .O(dout_vld_i_1__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__3
       (.I0(gmem_m_axi_U_n_60),
        .I1(ap_CS_fsm_state10),
        .I2(gmem_BVALID),
        .O(dout_vld_i_1__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hEEAE)) 
    dout_vld_i_1__4
       (.I0(gmem_m_axi_U_n_74),
        .I1(\load_unit/beat_valid ),
        .I2(gmem_m_axi_U_n_24),
        .I3(gmem_m_axi_U_n_25),
        .O(dout_vld_i_1__4_n_2));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(gmem_m_axi_U_n_64),
        .I1(\bus_write/burst_valid ),
        .I2(\bus_write/next_burst ),
        .O(dout_vld_i_1__5_n_2));
  LUT4 #(
    .INIT(16'hCEEE)) 
    dout_vld_i_1__6
       (.I0(\bus_write/wreq_throttle/req_fifo_valid ),
        .I1(gmem_m_axi_U_n_54),
        .I2(\bus_write/wreq_throttle/req_en__0 ),
        .I3(\bus_write/wreq_throttle/rs_req_ready ),
        .O(dout_vld_i_1__6_n_2));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__7
       (.I0(gmem_m_axi_U_n_115),
        .I1(\bus_write/wreq_throttle/fifo_valid ),
        .I2(m_axi_gmem_WREADY),
        .I3(gmem_m_axi_U_n_114),
        .O(dout_vld_i_1__7_n_2));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    dout_vld_i_1__8
       (.I0(gmem_m_axi_U_n_75),
        .I1(\bus_write/resp_valid ),
        .I2(\store_unit/wrsp_type ),
        .I3(\store_unit/ursp_ready ),
        .I4(\bus_write/last_resp ),
        .I5(\bus_write/need_wrsp ),
        .O(dout_vld_i_1__8_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S dwc2dma_U
       (.D({ei_V_reg_172,p_Val2_s_fu_40}),
        .E(Stream2Mem_Batch_16u_10u_U0_n_10),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state5}),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][15] (dout),
        .ap_clk(ap_clk),
        .dwc2dma_empty_n(dwc2dma_empty_n),
        .dwc2dma_full_n(dwc2dma_full_n),
        .\mOutPtr_reg[0]_0 (grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_dwc2dma1_read),
        .\mOutPtr_reg[1]_0 (Stream2Mem_Batch_16u_10u_U0_n_16),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_entry_proc entry_proc_U0
       (.Q(ap_CS_fsm_state1),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_16u_10u_U0_ap_start(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .\ap_CS_fsm_reg[0] (entry_proc_U0_n_3),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .auto_restart_status_reg(StreamingDataWidthConverter_Batch_8u_16u_10u_U0_n_3),
        .\mOutPtr_reg[0] (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_2),
        .start_for_Stream2Mem_Batch_16u_10u_U0_full_n(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(entry_proc_U0_n_4),
        .start_once_reg_reg_1(out_r_c_U_n_5));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    flying_req_i_1
       (.I0(\bus_write/wreq_throttle/flying_req0 ),
        .I1(gmem_m_axi_U_n_114),
        .I2(m_axi_gmem_WREADY),
        .I3(\bus_write/wreq_throttle/fifo_valid ),
        .I4(WLAST),
        .I5(gmem_m_axi_U_n_34),
        .O(flying_req_i_1_n_2));
  LUT6 #(
    .INIT(64'hEFFFFFFFEFFF0000)) 
    full_n_i_2__8
       (.I0(gmem_m_axi_U_n_71),
        .I1(gmem_m_axi_U_n_70),
        .I2(gmem_m_axi_U_n_72),
        .I3(gmem_m_axi_U_n_73),
        .I4(\store_unit/user_resp/p_12_in ),
        .I5(\store_unit/ursp_ready ),
        .O(full_n_i_2__8_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi gmem_m_axi_U
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWREADY_Dummy_0(\bus_write/AWREADY_Dummy ),
        .CO(\store_unit/bus_wide_gen.last_beat0 ),
        .E(\bus_write/wreq_throttle/flying_req0 ),
        .\FSM_sequential_state_reg[1] (\bus_write/rs_wreq/state__0 ),
        .\FSM_sequential_state_reg[1]_0 (\bus_write/rs_resp/state__0 ),
        .\FSM_sequential_state_reg[1]_1 (\bus_read/rs_rdata/state__0 ),
        .Q(\bus_write/resp_valid ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .WLAST_Dummy_reg(gmem_m_axi_U_n_42),
        .WLAST_Dummy_reg_0(WLAST_Dummy_i_1_n_2),
        .WREADY_Dummy(\bus_write/WREADY_Dummy ),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(gmem_m_axi_U_n_38),
        .WVALID_Dummy_reg_0(WVALID_Dummy_i_1_n_2),
        .\ap_CS_fsm_reg[11] ({ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state3}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(\load_unit/beat_valid ),
        .burst_valid(\bus_write/burst_valid ),
        .\bus_wide_gen.data_valid_reg (gmem_m_axi_U_n_25),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_i_1_n_2 ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_valid_i_1__0_n_2 ),
        .\bus_wide_gen.first_pad_reg (gmem_m_axi_U_n_21),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_i_1_n_2 ),
        .\bus_wide_gen.offset_full_n (\store_unit/bus_wide_gen.offset_full_n ),
        .\bus_wide_gen.offset_valid (\store_unit/bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data__0 (\store_unit/bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (gmem_m_axi_U_n_24),
        .\could_multi_bursts.AWVALID_Dummy_reg (gmem_m_axi_U_n_39),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_i_1_n_2 ),
        .\could_multi_bursts.last_loop__10 (\bus_write/could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\bus_write/could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (gmem_m_axi_U_n_41),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_i_1_n_2 ),
        .\data_p1_reg[67] ({m_axi_gmem_AWLEN,m_axi_gmem_AWADDR}),
        .din(Stream2Mem_Batch_16u_10u_U0_m_axi_gmem_WDATA),
        .\dout_reg[36] ({WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .\dout_reg[64] ({Stream2Mem_Batch_16u_10u_U0_m_axi_gmem_AWLEN,Stream2Mem_Batch_16u_10u_U0_m_axi_gmem_AWADDR}),
        .dout_vld_reg(gmem_m_axi_U_n_59),
        .dout_vld_reg_0(dout_vld_i_1_n_2),
        .dout_vld_reg_1(dout_vld_i_1__0_n_2),
        .dout_vld_reg_2(dout_vld_i_1__1_n_2),
        .dout_vld_reg_3(dout_vld_i_1__2_n_2),
        .dout_vld_reg_4(dout_vld_i_1__3_n_2),
        .dout_vld_reg_5(dout_vld_i_1__4_n_2),
        .dout_vld_reg_6(dout_vld_i_1__5_n_2),
        .dout_vld_reg_7(dout_vld_i_1__6_n_2),
        .dout_vld_reg_8(dout_vld_i_1__7_n_2),
        .dout_vld_reg_9(dout_vld_i_1__8_n_2),
        .empty_n_reg(gmem_m_axi_U_n_3),
        .empty_n_reg_0(gmem_m_axi_U_n_54),
        .empty_n_reg_1(gmem_m_axi_U_n_60),
        .empty_n_reg_2(gmem_m_axi_U_n_64),
        .empty_n_reg_3(gmem_m_axi_U_n_67),
        .empty_n_reg_4(gmem_m_axi_U_n_68),
        .empty_n_reg_5(gmem_m_axi_U_n_74),
        .empty_n_reg_6(gmem_m_axi_U_n_75),
        .empty_n_reg_7(gmem_m_axi_U_n_115),
        .fifo_burst_ready(\bus_write/fifo_burst_ready ),
        .fifo_resp_ready(\bus_write/fifo_resp_ready ),
        .fifo_valid(\bus_write/wreq_throttle/fifo_valid ),
        .flying_req_reg(gmem_m_axi_U_n_34),
        .flying_req_reg_0(gmem_m_axi_U_n_114),
        .flying_req_reg_1(flying_req_i_1_n_2),
        .full_n_reg(Stream2Mem_Batch_16u_10u_U0_n_12),
        .full_n_reg_0(full_n_i_2__8_n_2),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .in(ap_NS_fsm),
        .last_resp(\bus_write/last_resp ),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .\mOutPtr_reg[0] (\mOutPtr[4]_i_1__4_n_2 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr[5]_i_1__0_n_2 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr[3]_i_1__8_n_2 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr[8]_i_1_n_2 ),
        .\mOutPtr_reg[0]_3 (\mOutPtr[4]_i_1__0__0_n_2 ),
        .\mOutPtr_reg[3] ({gmem_m_axi_U_n_70,gmem_m_axi_U_n_71,gmem_m_axi_U_n_72,gmem_m_axi_U_n_73}),
        .\mOutPtr_reg[4] (\mOutPtr[4]_i_1__1__0_n_2 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(\bus_write/need_wrsp ),
        .next_burst(\bus_write/next_burst ),
        .next_wreq(\bus_write/next_wreq ),
        .p_12_in(\store_unit/bus_wide_gen.wreq_offset/p_12_in ),
        .p_12_in_4(\store_unit/user_resp/p_12_in ),
        .p_22_in(\store_unit/p_22_in ),
        .p_8_in(\store_unit/bus_wide_gen.wreq_offset/p_8_in ),
        .pop(\store_unit/buff_wdata/pop ),
        .pop_1(\bus_write/fifo_burst/pop ),
        .pop_2(\bus_write/wreq_throttle/data_fifo/pop ),
        .pop_3(\store_unit/bus_wide_gen.wreq_offset/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .req_en__0(\bus_write/wreq_throttle/req_en__0 ),
        .req_fifo_valid(\bus_write/wreq_throttle/req_fifo_valid ),
        .resp_ready__1(\bus_write/resp_ready__1 ),
        .rs_req_ready(\bus_write/wreq_throttle/rs_req_ready ),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .s_ready_t_reg_1(s_ready_t_i_1__0_n_2),
        .s_ready_t_reg_2(s_ready_t_i_1__0__0_n_2),
        .s_ready_t_reg_3(s_ready_t_i_1__1_n_2),
        .\state_reg[0] (RVALID_Dummy),
        .tmp_valid(\store_unit/tmp_valid ),
        .tmp_valid_reg(tmp_valid_i_1_n_2),
        .ursp_ready(\store_unit/ursp_ready ),
        .valid_length(\store_unit/valid_length ),
        .wdata_valid(\store_unit/wdata_valid ),
        .we(\store_unit/buff_wdata/push ),
        .wreq_handling_reg(gmem_m_axi_U_n_40),
        .wreq_valid(\store_unit/wreq_valid ),
        .wrsp_ready(\store_unit/wrsp_ready ),
        .wrsp_type(\store_unit/wrsp_type ),
        .wrsp_valid(\store_unit/wrsp_valid ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hB04F)) 
    \mOutPtr[3]_i_1__8 
       (.I0(ap_CS_fsm_state10),
        .I1(gmem_BVALID),
        .I2(gmem_m_axi_U_n_60),
        .I3(gmem_m_axi_U_n_59),
        .O(\mOutPtr[3]_i_1__8_n_2 ));
  LUT6 #(
    .INIT(64'h65AAAAAAAAAAAAAA)) 
    \mOutPtr[4]_i_1__0__0 
       (.I0(\bus_write/fifo_burst/pop ),
        .I1(\bus_write/AWREADY_Dummy ),
        .I2(gmem_m_axi_U_n_39),
        .I3(\bus_write/fifo_resp_ready ),
        .I4(gmem_m_axi_U_n_41),
        .I5(\bus_write/fifo_burst_ready ),
        .O(\mOutPtr[4]_i_1__0__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__1__0 
       (.I0(\bus_write/wreq_throttle/data_fifo/pop ),
        .I1(gmem_m_axi_U_n_38),
        .I2(\bus_write/WREADY_Dummy ),
        .O(\mOutPtr[4]_i_1__1__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[4]_i_1__4 
       (.I0(\store_unit/bus_wide_gen.wreq_offset/p_8_in ),
        .I1(\store_unit/bus_wide_gen.wreq_offset/p_12_in ),
        .O(\mOutPtr[4]_i_1__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\store_unit/buff_wdata/pop ),
        .I1(Stream2Mem_Batch_16u_10u_U0_n_12),
        .O(\mOutPtr[5]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB0FF4F004F004F00)) 
    \mOutPtr[8]_i_1 
       (.I0(gmem_m_axi_U_n_25),
        .I1(gmem_m_axi_U_n_24),
        .I2(\load_unit/beat_valid ),
        .I3(gmem_m_axi_U_n_74),
        .I4(RREADY_Dummy),
        .I5(RVALID_Dummy),
        .O(\mOutPtr[8]_i_1_n_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S numReps_c_U
       (.D({numReps_c_U_n_8,numReps_c_U_n_9,numReps_c_U_n_10,numReps_c_U_n_11,numReps_c_U_n_12,numReps_c_U_n_13,numReps_c_U_n_14,numReps_c_U_n_15,numReps_c_U_n_16,numReps_c_U_n_17,numReps_c_U_n_18,numReps_c_U_n_19,numReps_c_U_n_20,numReps_c_U_n_21,numReps_c_U_n_22,numReps_c_U_n_23,numReps_c_U_n_24,numReps_c_U_n_25,numReps_c_U_n_26,numReps_c_U_n_27,numReps_c_U_n_28,numReps_c_U_n_29,numReps_c_U_n_30,numReps_c_U_n_31,numReps_c_U_n_32,numReps_c_U_n_33,numReps_c_U_n_34,numReps_c_U_n_35}),
        .Q(ap_CS_fsm_state1),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][0] (numReps_c_U_n_4),
        .\SRL_SIG_reg[0][1] (numReps_c_U_n_5),
        .\SRL_SIG_reg[0][2] (numReps_c_U_n_6),
        .\SRL_SIG_reg[0][31] (numReps),
        .\SRL_SIG_reg[0][3] (numReps_c_U_n_7),
        .Stream2Mem_Batch_16u_10u_U0_ap_start(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .Stream2Mem_Batch_16u_10u_U0_numReps_read(Stream2Mem_Batch_16u_10u_U0_numReps_read),
        .ap_clk(ap_clk),
        .numReps_c_empty_n(numReps_c_empty_n),
        .numReps_c_full_n(numReps_c_full_n),
        .out_r_c_empty_n(out_r_c_empty_n),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S out_r_c_U
       (.Q(ap_CS_fsm_state1),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_16u_10u_U0_ap_start(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .Stream2Mem_Batch_16u_10u_U0_numReps_read(Stream2Mem_Batch_16u_10u_U0_numReps_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready(ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(out_r_c_U_n_6),
        .full_n_reg_0(out_r_c_U_n_3),
        .full_n_reg_1(out_r_c_U_n_5),
        .in(out_r),
        .numReps_c_empty_n(numReps_c_empty_n),
        .out(out_r_c_dout),
        .out_r_c_empty_n(out_r_c_empty_n),
        .push(push_1),
        .start_for_Stream2Mem_Batch_16u_10u_U0_full_n(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_2));
  LUT6 #(
    .INIT(64'hFDFF5151FFFF5151)) 
    s_ready_t_i_1__0
       (.I0(\bus_write/rs_wreq/state__0 [1]),
        .I1(\bus_write/rs_wreq/state__0 [0]),
        .I2(\bus_write/next_wreq ),
        .I3(\store_unit/tmp_valid ),
        .I4(AWREADY_Dummy),
        .I5(\store_unit/bus_wide_gen.offset_full_n ),
        .O(s_ready_t_i_1__0_n_2));
  LUT5 #(
    .INIT(32'hF5F0F575)) 
    s_ready_t_i_1__0__0
       (.I0(\bus_write/rs_resp/state__0 [1]),
        .I1(m_axi_gmem_BVALID),
        .I2(s_ready_t_reg),
        .I3(\bus_write/resp_ready__1 ),
        .I4(\bus_write/rs_resp/state__0 [0]),
        .O(s_ready_t_i_1__0__0_n_2));
  LUT5 #(
    .INIT(32'hF5F0F575)) 
    s_ready_t_i_1__1
       (.I0(\bus_read/rs_rdata/state__0 [1]),
        .I1(m_axi_gmem_RVALID),
        .I2(s_ready_t_reg_0),
        .I3(RREADY_Dummy),
        .I4(\bus_read/rs_rdata/state__0 [0]),
        .O(s_ready_t_i_1__1_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_16u_10u_U0 start_for_Stream2Mem_Batch_16u_10u_U0_U
       (.CO(icmp_ln187_fu_121_p211_in),
        .Q(ap_CS_fsm_state2),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_16u_10u_U0_ap_start(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .ap_clk(ap_clk),
        .full_n_reg_0(Stream2Mem_Batch_16u_10u_U0_n_15),
        .\mOutPtr_reg[0]_0 (entry_proc_U0_n_4),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_8),
        .start_for_Stream2Mem_Batch_16u_10u_U0_full_n(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .start_once_reg(start_once_reg));
  LUT6 #(
    .INIT(64'h88F8F8F800F0F0F0)) 
    tmp_valid_i_1
       (.I0(\store_unit/wrsp_ready ),
        .I1(\store_unit/wreq_valid ),
        .I2(\store_unit/tmp_valid ),
        .I3(\store_unit/bus_wide_gen.offset_full_n ),
        .I4(AWREADY_Dummy),
        .I5(\store_unit/valid_length ),
        .O(tmp_valid_i_1_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1
   (E,
    mOutPtr18_out,
    \ap_CS_fsm_reg[11] ,
    we,
    \ap_CS_fsm_reg[12] ,
    D,
    din,
    \ap_CS_fsm_reg[11]_0 ,
    SR,
    ap_clk,
    dwc2dma_empty_n,
    gmem_WREADY,
    grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg,
    pop,
    mem_reg,
    Q,
    \mOutPtr_reg[1] ,
    ap_rst_n,
    mem_reg_0,
    \e_reg_127_reg[15]_0 );
  output [0:0]E;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[11] ;
  output we;
  output \ap_CS_fsm_reg[12] ;
  output [1:0]D;
  output [15:0]din;
  output \ap_CS_fsm_reg[11]_0 ;
  input [0:0]SR;
  input ap_clk;
  input dwc2dma_empty_n;
  input gmem_WREADY;
  input grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg;
  input pop;
  input mem_reg;
  input [2:0]Q;
  input [0:0]\mOutPtr_reg[1] ;
  input ap_rst_n;
  input [15:0]mem_reg_0;
  input [15:0]\e_reg_127_reg[15]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[12] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire [1:1]ap_NS_iter1_fsm;
  wire [1:1]ap_NS_iter2_fsm;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_2;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_2__0_n_2;
  wire ap_rst_n;
  wire [15:0]din;
  wire dwc2dma_empty_n;
  wire [15:0]\e_reg_127_reg[15]_0 ;
  wire \e_reg_127_reg_n_2_[0] ;
  wire \e_reg_127_reg_n_2_[10] ;
  wire \e_reg_127_reg_n_2_[11] ;
  wire \e_reg_127_reg_n_2_[12] ;
  wire \e_reg_127_reg_n_2_[13] ;
  wire \e_reg_127_reg_n_2_[14] ;
  wire \e_reg_127_reg_n_2_[15] ;
  wire \e_reg_127_reg_n_2_[1] ;
  wire \e_reg_127_reg_n_2_[2] ;
  wire \e_reg_127_reg_n_2_[3] ;
  wire \e_reg_127_reg_n_2_[4] ;
  wire \e_reg_127_reg_n_2_[5] ;
  wire \e_reg_127_reg_n_2_[6] ;
  wire \e_reg_127_reg_n_2_[7] ;
  wire \e_reg_127_reg_n_2_[8] ;
  wire \e_reg_127_reg_n_2_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire gmem_WREADY;
  wire grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg;
  wire i_fu_52;
  wire \i_fu_52[6]_i_8_n_2 ;
  wire \i_fu_52_reg_n_2_[0] ;
  wire \i_fu_52_reg_n_2_[1] ;
  wire \i_fu_52_reg_n_2_[2] ;
  wire \i_fu_52_reg_n_2_[3] ;
  wire \i_fu_52_reg_n_2_[4] ;
  wire \i_fu_52_reg_n_2_[5] ;
  wire \i_fu_52_reg_n_2_[6] ;
  wire \icmp_ln153_reg_123_pp0_iter1_reg[0]_i_1__0_n_2 ;
  wire \icmp_ln153_reg_123_pp0_iter1_reg_reg_n_2_[0] ;
  wire \icmp_ln153_reg_123_reg_n_2_[0] ;
  wire mOutPtr18_out;
  wire [0:0]\mOutPtr_reg[1] ;
  wire mem_reg;
  wire [15:0]mem_reg_0;
  wire pop;
  wire we;

  LUT5 #(
    .INIT(32'hCACACACE)) 
    \ap_CS_iter1_fsm[1]_i_1__1 
       (.I0(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I1(ap_CS_iter1_fsm_state2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_10),
        .I3(dwc2dma_empty_n),
        .I4(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .O(ap_NS_iter1_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm),
        .Q(ap_CS_iter1_fsm_state2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFF1010101010)) 
    \ap_CS_iter2_fsm[1]_i_1__0 
       (.I0(gmem_WREADY),
        .I1(\icmp_ln153_reg_123_pp0_iter1_reg_reg_n_2_[0] ),
        .I2(ap_CS_iter2_fsm_state3),
        .I3(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .I4(dwc2dma_empty_n),
        .I5(ap_CS_iter1_fsm_state2),
        .O(ap_NS_iter2_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter2_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter2_fsm),
        .Q(ap_CS_iter2_fsm_state3),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDDD08080888)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg_i_2__0_n_2),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_CS_iter2_fsm_state3),
        .I3(\icmp_ln153_reg_123_pp0_iter1_reg_reg_n_2_[0] ),
        .I4(gmem_WREADY),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h101010FFFFFFFFFF)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_2__0
       (.I0(gmem_WREADY),
        .I1(\icmp_ln153_reg_123_pp0_iter1_reg_reg_n_2_[0] ),
        .I2(ap_CS_iter2_fsm_state3),
        .I3(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .I4(dwc2dma_empty_n),
        .I5(ap_CS_iter1_fsm_state2),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_2__0_n_2));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_2),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0808080808080008)) 
    \e_reg_127[15]_i_1__0 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(dwc2dma_empty_n),
        .I2(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .I3(ap_CS_iter2_fsm_state3),
        .I4(\icmp_ln153_reg_123_pp0_iter1_reg_reg_n_2_[0] ),
        .I5(gmem_WREADY),
        .O(E));
  FDRE \e_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [0]),
        .Q(\e_reg_127_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [10]),
        .Q(\e_reg_127_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [11]),
        .Q(\e_reg_127_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [12]),
        .Q(\e_reg_127_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [13]),
        .Q(\e_reg_127_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [14]),
        .Q(\e_reg_127_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [15]),
        .Q(\e_reg_127_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [1]),
        .Q(\e_reg_127_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [2]),
        .Q(\e_reg_127_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [3]),
        .Q(\e_reg_127_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [4]),
        .Q(\e_reg_127_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [5]),
        .Q(\e_reg_127_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [6]),
        .Q(\e_reg_127_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [7]),
        .Q(\e_reg_127_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [8]),
        .Q(\e_reg_127_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \e_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_0 [9]),
        .Q(\e_reg_127_reg_n_2_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init_2 flow_control_loop_pipe_sequential_init_U
       (.D({flow_control_loop_pipe_sequential_init_U_n_2,flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8}),
        .E(i_fu_52),
        .Q({\i_fu_52_reg_n_2_[6] ,\i_fu_52_reg_n_2_[5] ,\i_fu_52_reg_n_2_[4] ,\i_fu_52_reg_n_2_[3] ,\i_fu_52_reg_n_2_[2] ,\i_fu_52_reg_n_2_[1] ,\i_fu_52_reg_n_2_[0] }),
        .SR(SR),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11]_0 ),
        .\ap_CS_fsm_reg[12] (D),
        .\ap_CS_fsm_reg[12]_0 (Q[2:1]),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .\ap_CS_iter2_fsm_reg[1] (flow_control_loop_pipe_sequential_init_U_n_10),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln153_reg_123_pp0_iter1_reg_reg_n_2_[0] ),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(flow_control_loop_pipe_sequential_init_U_n_14),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .dwc2dma_empty_n(dwc2dma_empty_n),
        .gmem_WREADY(gmem_WREADY),
        .grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .\i_fu_52_reg[0] (\i_fu_52[6]_i_8_n_2 ),
        .\icmp_ln153_reg_123_reg[0] (flow_control_loop_pipe_sequential_init_U_n_15),
        .\icmp_ln153_reg_123_reg[0]_0 (\icmp_ln153_reg_123_reg_n_2_[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_fu_52[6]_i_8 
       (.I0(\i_fu_52_reg_n_2_[3] ),
        .I1(\i_fu_52_reg_n_2_[2] ),
        .I2(\i_fu_52_reg_n_2_[5] ),
        .I3(\i_fu_52_reg_n_2_[0] ),
        .I4(\i_fu_52_reg_n_2_[1] ),
        .O(\i_fu_52[6]_i_8_n_2 ));
  FDRE \i_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(\i_fu_52_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\i_fu_52_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(\i_fu_52_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(\i_fu_52_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(\i_fu_52_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(\i_fu_52_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_2),
        .Q(\i_fu_52_reg_n_2_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7A0A0F7F700A0)) 
    \icmp_ln153_reg_123_pp0_iter1_reg[0]_i_1__0 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(dwc2dma_empty_n),
        .I2(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .I3(ap_CS_iter2_fsm_state3),
        .I4(\icmp_ln153_reg_123_pp0_iter1_reg_reg_n_2_[0] ),
        .I5(gmem_WREADY),
        .O(\icmp_ln153_reg_123_pp0_iter1_reg[0]_i_1__0_n_2 ));
  FDRE \icmp_ln153_reg_123_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln153_reg_123_pp0_iter1_reg[0]_i_1__0_n_2 ),
        .Q(\icmp_ln153_reg_123_pp0_iter1_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \icmp_ln153_reg_123_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB888)) 
    \mOutPtr[1]_i_2__0 
       (.I0(E),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\mOutPtr_reg[1] ),
        .O(\ap_CS_fsm_reg[12] ));
  LUT2 #(
    .INIT(4'h1)) 
    \mOutPtr[5]_i_4 
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(pop),
        .O(mOutPtr18_out));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_1
       (.I0(\ap_CS_fsm_reg[11] ),
        .O(we));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_10
       (.I0(\e_reg_127_reg_n_2_[8] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[8]),
        .O(din[8]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_11
       (.I0(\e_reg_127_reg_n_2_[7] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[7]),
        .O(din[7]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_12
       (.I0(\e_reg_127_reg_n_2_[6] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[6]),
        .O(din[6]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_13
       (.I0(\e_reg_127_reg_n_2_[5] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[5]),
        .O(din[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_14
       (.I0(\e_reg_127_reg_n_2_[4] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[4]),
        .O(din[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_15
       (.I0(\e_reg_127_reg_n_2_[3] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[3]),
        .O(din[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_16
       (.I0(\e_reg_127_reg_n_2_[2] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[2]),
        .O(din[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_17
       (.I0(\e_reg_127_reg_n_2_[1] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[1]),
        .O(din[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_18
       (.I0(\e_reg_127_reg_n_2_[0] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[0]),
        .O(din[0]));
  LUT6 #(
    .INIT(64'hFDFD01FDFFFFFFFF)) 
    mem_reg_i_19
       (.I0(mem_reg),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ap_CS_iter2_fsm_state3),
        .I4(\icmp_ln153_reg_123_pp0_iter1_reg_reg_n_2_[0] ),
        .I5(gmem_WREADY),
        .O(\ap_CS_fsm_reg[11] ));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_3
       (.I0(\e_reg_127_reg_n_2_[15] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[15]),
        .O(din[15]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_4
       (.I0(\e_reg_127_reg_n_2_[14] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[14]),
        .O(din[14]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_5
       (.I0(\e_reg_127_reg_n_2_[13] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[13]),
        .O(din[13]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_6
       (.I0(\e_reg_127_reg_n_2_[12] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[12]),
        .O(din[12]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_7
       (.I0(\e_reg_127_reg_n_2_[11] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[11]),
        .O(din[11]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_8
       (.I0(\e_reg_127_reg_n_2_[10] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[10]),
        .O(din[10]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_9
       (.I0(\e_reg_127_reg_n_2_[9] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[9]),
        .O(din[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11
   (\ap_CS_fsm_reg[3] ,
    E,
    D,
    \ap_CS_fsm_reg[3]_0 ,
    \e_reg_127_reg[15]_0 ,
    SR,
    ap_clk,
    Q,
    gmem_WREADY,
    dwc2dma_empty_n,
    grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg,
    ap_rst_n,
    \e_reg_127_reg[15]_1 );
  output \ap_CS_fsm_reg[3] ;
  output [0:0]E;
  output [1:0]D;
  output \ap_CS_fsm_reg[3]_0 ;
  output [15:0]\e_reg_127_reg[15]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input gmem_WREADY;
  input dwc2dma_empty_n;
  input grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg;
  input ap_rst_n;
  input [15:0]\e_reg_127_reg[15]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire [1:1]ap_NS_iter1_fsm;
  wire [1:1]ap_NS_iter2_fsm;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_2;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_2_n_2;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire dwc2dma_empty_n;
  wire [15:0]\e_reg_127_reg[15]_0 ;
  wire [15:0]\e_reg_127_reg[15]_1 ;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem_WREADY;
  wire grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg;
  wire \i_fu_52[0]_i_1_n_2 ;
  wire \i_fu_52[1]_i_1_n_2 ;
  wire \i_fu_52[2]_i_1_n_2 ;
  wire \i_fu_52_reg_n_2_[0] ;
  wire \i_fu_52_reg_n_2_[1] ;
  wire \i_fu_52_reg_n_2_[2] ;
  wire icmp_ln153_reg_123_pp0_iter1_reg;
  wire \icmp_ln153_reg_123_pp0_iter1_reg[0]_i_1_n_2 ;
  wire \icmp_ln153_reg_123_reg_n_2_[0] ;

  LUT5 #(
    .INIT(32'hCACACACE)) 
    \ap_CS_iter1_fsm[1]_i_1__0 
       (.I0(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .I1(ap_CS_iter1_fsm_state2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_4),
        .I3(dwc2dma_empty_n),
        .I4(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .O(ap_NS_iter1_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm),
        .Q(ap_CS_iter1_fsm_state2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFF1010101010)) 
    \ap_CS_iter2_fsm[1]_i_1 
       (.I0(gmem_WREADY),
        .I1(icmp_ln153_reg_123_pp0_iter1_reg),
        .I2(ap_CS_iter2_fsm_state3),
        .I3(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .I4(dwc2dma_empty_n),
        .I5(ap_CS_iter1_fsm_state2),
        .O(ap_NS_iter2_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter2_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter2_fsm),
        .Q(ap_CS_iter2_fsm_state3),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDDD08080888)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg_i_2_n_2),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_CS_iter2_fsm_state3),
        .I3(icmp_ln153_reg_123_pp0_iter1_reg),
        .I4(gmem_WREADY),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_2));
  LUT6 #(
    .INIT(64'h101010FFFFFFFFFF)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_2
       (.I0(gmem_WREADY),
        .I1(icmp_ln153_reg_123_pp0_iter1_reg),
        .I2(ap_CS_iter2_fsm_state3),
        .I3(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .I4(dwc2dma_empty_n),
        .I5(ap_CS_iter1_fsm_state2),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_2_n_2));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_2),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0808080808080008)) 
    \e_reg_127[15]_i_1 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(dwc2dma_empty_n),
        .I2(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .I3(ap_CS_iter2_fsm_state3),
        .I4(icmp_ln153_reg_123_pp0_iter1_reg),
        .I5(gmem_WREADY),
        .O(E));
  FDRE \e_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [0]),
        .Q(\e_reg_127_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \e_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [10]),
        .Q(\e_reg_127_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \e_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [11]),
        .Q(\e_reg_127_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \e_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [12]),
        .Q(\e_reg_127_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \e_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [13]),
        .Q(\e_reg_127_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \e_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [14]),
        .Q(\e_reg_127_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \e_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [15]),
        .Q(\e_reg_127_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \e_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [1]),
        .Q(\e_reg_127_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \e_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [2]),
        .Q(\e_reg_127_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \e_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [3]),
        .Q(\e_reg_127_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \e_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [4]),
        .Q(\e_reg_127_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \e_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [5]),
        .Q(\e_reg_127_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \e_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [6]),
        .Q(\e_reg_127_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \e_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [7]),
        .Q(\e_reg_127_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \e_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [8]),
        .Q(\e_reg_127_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \e_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\e_reg_127_reg[15]_1 [9]),
        .Q(\e_reg_127_reg[15]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init_3 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_iter1_fsm_reg[1] (flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .\ap_CS_iter2_fsm_reg[1] (flow_control_loop_pipe_sequential_init_U_n_4),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(flow_control_loop_pipe_sequential_init_U_n_8),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .dwc2dma_empty_n(dwc2dma_empty_n),
        .gmem_WREADY(gmem_WREADY),
        .grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_9),
        .icmp_ln153_reg_123_pp0_iter1_reg(icmp_ln153_reg_123_pp0_iter1_reg),
        .\icmp_ln153_reg_123_reg[0] (\icmp_ln153_reg_123_reg_n_2_[0] ),
        .\icmp_ln153_reg_123_reg[0]_0 (\i_fu_52_reg_n_2_[0] ),
        .\icmp_ln153_reg_123_reg[0]_1 (\i_fu_52_reg_n_2_[2] ),
        .\icmp_ln153_reg_123_reg[0]_2 (\i_fu_52_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'hFFFF0000F444FFFF)) 
    \i_fu_52[0]_i_1 
       (.I0(\i_fu_52_reg_n_2_[1] ),
        .I1(\i_fu_52_reg_n_2_[2] ),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .I4(\i_fu_52_reg_n_2_[0] ),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\i_fu_52[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA01110AAA)) 
    \i_fu_52[1]_i_1 
       (.I0(\i_fu_52_reg_n_2_[1] ),
        .I1(\i_fu_52_reg_n_2_[2] ),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .I4(\i_fu_52_reg_n_2_[0] ),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\i_fu_52[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC06660CCC)) 
    \i_fu_52[2]_i_1 
       (.I0(\i_fu_52_reg_n_2_[1] ),
        .I1(\i_fu_52_reg_n_2_[2] ),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .I4(\i_fu_52_reg_n_2_[0] ),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\i_fu_52[2]_i_1_n_2 ));
  FDRE \i_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_52[0]_i_1_n_2 ),
        .Q(\i_fu_52_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_52[1]_i_1_n_2 ),
        .Q(\i_fu_52_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_52[2]_i_1_n_2 ),
        .Q(\i_fu_52_reg_n_2_[2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7A0A0F7F700A0)) 
    \icmp_ln153_reg_123_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(dwc2dma_empty_n),
        .I2(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .I3(ap_CS_iter2_fsm_state3),
        .I4(icmp_ln153_reg_123_pp0_iter1_reg),
        .I5(gmem_WREADY),
        .O(\icmp_ln153_reg_123_pp0_iter1_reg[0]_i_1_n_2 ));
  FDRE \icmp_ln153_reg_123_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln153_reg_123_pp0_iter1_reg[0]_i_1_n_2 ),
        .Q(icmp_ln153_reg_123_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln153_reg_123_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\icmp_ln153_reg_123_reg_n_2_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E00000)) 
    mem_reg_i_21
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_CS_iter2_fsm_state3),
        .I3(icmp_ln153_reg_123_pp0_iter1_reg),
        .I4(gmem_WREADY),
        .O(\ap_CS_fsm_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_s
   (Q,
    CO,
    E,
    mOutPtr18_out,
    \ap_CS_fsm_reg[11]_0 ,
    push,
    we,
    empty_n_reg,
    \ap_CS_fsm_reg[12]_0 ,
    \ap_CS_iter1_fsm_reg[1] ,
    Stream2Mem_Batch_16u_10u_U0_numReps_read,
    full_n_reg,
    din,
    SR,
    ap_clk,
    \numReps_read_reg_214_reg[3]_0 ,
    \numReps_read_reg_214_reg[0]_0 ,
    \numReps_read_reg_214_reg[1]_0 ,
    \numReps_read_reg_214_reg[2]_0 ,
    gmem_WREADY,
    dwc2dma_empty_n,
    pop,
    gmem_AWREADY,
    in,
    out_r_c_empty_n,
    numReps_c_empty_n,
    Stream2Mem_Batch_16u_10u_U0_ap_start,
    ap_rst_n,
    gmem_BVALID,
    D,
    out,
    \e_reg_127_reg[15] );
  output [6:0]Q;
  output [0:0]CO;
  output [0:0]E;
  output mOutPtr18_out;
  output \ap_CS_fsm_reg[11]_0 ;
  output push;
  output we;
  output empty_n_reg;
  output \ap_CS_fsm_reg[12]_0 ;
  output [0:0]\ap_CS_iter1_fsm_reg[1] ;
  output Stream2Mem_Batch_16u_10u_U0_numReps_read;
  output [63:0]full_n_reg;
  output [15:0]din;
  input [0:0]SR;
  input ap_clk;
  input \numReps_read_reg_214_reg[3]_0 ;
  input \numReps_read_reg_214_reg[0]_0 ;
  input \numReps_read_reg_214_reg[1]_0 ;
  input \numReps_read_reg_214_reg[2]_0 ;
  input gmem_WREADY;
  input dwc2dma_empty_n;
  input pop;
  input gmem_AWREADY;
  input [0:0]in;
  input out_r_c_empty_n;
  input numReps_c_empty_n;
  input Stream2Mem_Batch_16u_10u_U0_ap_start;
  input ap_rst_n;
  input gmem_BVALID;
  input [27:0]D;
  input [63:0]out;
  input [15:0]\e_reg_127_reg[15] ;

  wire [0:0]CO;
  wire [27:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire Stream2Mem_Batch_16u_10u_U0_ap_start;
  wire Stream2Mem_Batch_16u_10u_U0_numReps_read;
  wire [63:1]add_ln153_fu_159_p2;
  wire [31:1]add_ln191_fu_141_p2;
  wire add_ln191_fu_141_p2_carry__0_i_1_n_2;
  wire add_ln191_fu_141_p2_carry__0_i_2_n_2;
  wire add_ln191_fu_141_p2_carry__0_i_3_n_2;
  wire add_ln191_fu_141_p2_carry__0_i_4_n_2;
  wire add_ln191_fu_141_p2_carry__0_n_2;
  wire add_ln191_fu_141_p2_carry__0_n_3;
  wire add_ln191_fu_141_p2_carry__0_n_4;
  wire add_ln191_fu_141_p2_carry__0_n_5;
  wire add_ln191_fu_141_p2_carry__1_i_1_n_2;
  wire add_ln191_fu_141_p2_carry__1_i_2_n_2;
  wire add_ln191_fu_141_p2_carry__1_i_3_n_2;
  wire add_ln191_fu_141_p2_carry__1_i_4_n_2;
  wire add_ln191_fu_141_p2_carry__1_n_2;
  wire add_ln191_fu_141_p2_carry__1_n_3;
  wire add_ln191_fu_141_p2_carry__1_n_4;
  wire add_ln191_fu_141_p2_carry__1_n_5;
  wire add_ln191_fu_141_p2_carry__2_i_1_n_2;
  wire add_ln191_fu_141_p2_carry__2_i_2_n_2;
  wire add_ln191_fu_141_p2_carry__2_i_3_n_2;
  wire add_ln191_fu_141_p2_carry__2_i_4_n_2;
  wire add_ln191_fu_141_p2_carry__2_n_2;
  wire add_ln191_fu_141_p2_carry__2_n_3;
  wire add_ln191_fu_141_p2_carry__2_n_4;
  wire add_ln191_fu_141_p2_carry__2_n_5;
  wire add_ln191_fu_141_p2_carry__3_i_1_n_2;
  wire add_ln191_fu_141_p2_carry__3_i_2_n_2;
  wire add_ln191_fu_141_p2_carry__3_i_3_n_2;
  wire add_ln191_fu_141_p2_carry__3_i_4_n_2;
  wire add_ln191_fu_141_p2_carry__3_n_2;
  wire add_ln191_fu_141_p2_carry__3_n_3;
  wire add_ln191_fu_141_p2_carry__3_n_4;
  wire add_ln191_fu_141_p2_carry__3_n_5;
  wire add_ln191_fu_141_p2_carry__4_i_1_n_2;
  wire add_ln191_fu_141_p2_carry__4_i_2_n_2;
  wire add_ln191_fu_141_p2_carry__4_i_3_n_2;
  wire add_ln191_fu_141_p2_carry__4_i_4_n_2;
  wire add_ln191_fu_141_p2_carry__4_n_2;
  wire add_ln191_fu_141_p2_carry__4_n_3;
  wire add_ln191_fu_141_p2_carry__4_n_4;
  wire add_ln191_fu_141_p2_carry__4_n_5;
  wire add_ln191_fu_141_p2_carry__5_i_1_n_2;
  wire add_ln191_fu_141_p2_carry__5_i_2_n_2;
  wire add_ln191_fu_141_p2_carry__5_i_3_n_2;
  wire add_ln191_fu_141_p2_carry__5_i_4_n_2;
  wire add_ln191_fu_141_p2_carry__5_n_2;
  wire add_ln191_fu_141_p2_carry__5_n_3;
  wire add_ln191_fu_141_p2_carry__5_n_4;
  wire add_ln191_fu_141_p2_carry__5_n_5;
  wire add_ln191_fu_141_p2_carry__6_i_1_n_2;
  wire add_ln191_fu_141_p2_carry__6_i_2_n_2;
  wire add_ln191_fu_141_p2_carry__6_i_3_n_2;
  wire add_ln191_fu_141_p2_carry__6_n_4;
  wire add_ln191_fu_141_p2_carry__6_n_5;
  wire add_ln191_fu_141_p2_carry_i_1_n_2;
  wire add_ln191_fu_141_p2_carry_i_2_n_2;
  wire add_ln191_fu_141_p2_carry_i_3_n_2;
  wire add_ln191_fu_141_p2_carry_n_2;
  wire add_ln191_fu_141_p2_carry_n_3;
  wire add_ln191_fu_141_p2_carry_n_4;
  wire add_ln191_fu_141_p2_carry_n_5;
  wire \ap_CS_fsm[0]_i_2__0_n_2 ;
  wire \ap_CS_fsm[0]_i_3_n_2 ;
  wire \ap_CS_fsm[0]_i_4_n_2 ;
  wire \ap_CS_fsm[0]_i_5_n_2 ;
  wire \ap_CS_fsm[10]_i_2_n_2 ;
  wire \ap_CS_fsm[10]_i_3_n_2 ;
  wire \ap_CS_fsm[2]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg_n_2_[13] ;
  wire \ap_CS_fsm_reg_n_2_[14] ;
  wire \ap_CS_fsm_reg_n_2_[15] ;
  wire \ap_CS_fsm_reg_n_2_[16] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire \ap_CS_fsm_reg_n_2_[8] ;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state4;
  wire [0:0]\ap_CS_iter1_fsm_reg[1] ;
  wire [13:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]din;
  wire dwc2dma_empty_n;
  wire [15:0]e_reg_127;
  wire [15:0]\e_reg_127_reg[15] ;
  wire empty_n_reg;
  wire [63:0]full_n_reg;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire [62:0]gmem_addr_reg_242;
  wire \gmem_addr_reg_242[10]_i_2_n_2 ;
  wire \gmem_addr_reg_242[10]_i_3_n_2 ;
  wire \gmem_addr_reg_242[10]_i_4_n_2 ;
  wire \gmem_addr_reg_242[10]_i_5_n_2 ;
  wire \gmem_addr_reg_242[14]_i_2_n_2 ;
  wire \gmem_addr_reg_242[14]_i_3_n_2 ;
  wire \gmem_addr_reg_242[14]_i_4_n_2 ;
  wire \gmem_addr_reg_242[14]_i_5_n_2 ;
  wire \gmem_addr_reg_242[18]_i_2_n_2 ;
  wire \gmem_addr_reg_242[18]_i_3_n_2 ;
  wire \gmem_addr_reg_242[18]_i_4_n_2 ;
  wire \gmem_addr_reg_242[18]_i_5_n_2 ;
  wire \gmem_addr_reg_242[22]_i_2_n_2 ;
  wire \gmem_addr_reg_242[22]_i_3_n_2 ;
  wire \gmem_addr_reg_242[22]_i_4_n_2 ;
  wire \gmem_addr_reg_242[22]_i_5_n_2 ;
  wire \gmem_addr_reg_242[26]_i_2_n_2 ;
  wire \gmem_addr_reg_242[26]_i_3_n_2 ;
  wire \gmem_addr_reg_242[26]_i_4_n_2 ;
  wire \gmem_addr_reg_242[26]_i_5_n_2 ;
  wire \gmem_addr_reg_242[2]_i_2_n_2 ;
  wire \gmem_addr_reg_242[2]_i_3_n_2 ;
  wire \gmem_addr_reg_242[2]_i_4_n_2 ;
  wire \gmem_addr_reg_242[30]_i_2_n_2 ;
  wire \gmem_addr_reg_242[30]_i_3_n_2 ;
  wire \gmem_addr_reg_242[30]_i_4_n_2 ;
  wire \gmem_addr_reg_242[30]_i_5_n_2 ;
  wire \gmem_addr_reg_242[34]_i_2_n_2 ;
  wire \gmem_addr_reg_242[6]_i_2_n_2 ;
  wire \gmem_addr_reg_242[6]_i_3_n_2 ;
  wire \gmem_addr_reg_242[6]_i_4_n_2 ;
  wire \gmem_addr_reg_242[6]_i_5_n_2 ;
  wire \gmem_addr_reg_242_reg[10]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[10]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[10]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[10]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[14]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[14]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[14]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[14]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[18]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[18]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[18]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[18]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[22]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[22]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[22]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[22]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[26]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[26]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[26]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[26]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[2]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[2]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[2]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[2]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[30]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[30]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[30]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[30]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[34]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[34]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[34]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[34]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[38]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[38]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[38]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[38]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[42]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[42]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[42]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[42]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[46]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[46]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[46]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[46]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[50]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[50]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[50]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[50]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[54]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[54]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[54]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[54]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[58]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[58]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[58]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[58]_i_1_n_5 ;
  wire \gmem_addr_reg_242_reg[62]_i_2_n_3 ;
  wire \gmem_addr_reg_242_reg[62]_i_2_n_4 ;
  wire \gmem_addr_reg_242_reg[62]_i_2_n_5 ;
  wire \gmem_addr_reg_242_reg[6]_i_1_n_2 ;
  wire \gmem_addr_reg_242_reg[6]_i_1_n_3 ;
  wire \gmem_addr_reg_242_reg[6]_i_1_n_4 ;
  wire \gmem_addr_reg_242_reg[6]_i_1_n_5 ;
  wire grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg;
  wire grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_n_2;
  wire grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_n_6;
  wire grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg;
  wire grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_n_25;
  wire i__carry__0_i_1_n_2;
  wire i__carry__0_i_2_n_2;
  wire i__carry__0_i_3_n_2;
  wire i__carry__0_i_4_n_2;
  wire i__carry__1_i_1_n_2;
  wire i__carry__1_i_2_n_2;
  wire i__carry__1_i_3_n_2;
  wire i__carry_i_1_n_2;
  wire i__carry_i_2_n_2;
  wire i__carry_i_3_n_2;
  wire i__carry_i_4_n_2;
  wire icmp_ln187_fu_121_p2;
  wire \icmp_ln187_fu_121_p2_inferred__0/i__carry__0_n_2 ;
  wire \icmp_ln187_fu_121_p2_inferred__0/i__carry__0_n_3 ;
  wire \icmp_ln187_fu_121_p2_inferred__0/i__carry__0_n_4 ;
  wire \icmp_ln187_fu_121_p2_inferred__0/i__carry__0_n_5 ;
  wire \icmp_ln187_fu_121_p2_inferred__0/i__carry__1_n_4 ;
  wire \icmp_ln187_fu_121_p2_inferred__0/i__carry__1_n_5 ;
  wire \icmp_ln187_fu_121_p2_inferred__0/i__carry_n_2 ;
  wire \icmp_ln187_fu_121_p2_inferred__0/i__carry_n_3 ;
  wire \icmp_ln187_fu_121_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln187_fu_121_p2_inferred__0/i__carry_n_5 ;
  wire [0:0]in;
  wire mOutPtr18_out;
  wire numReps_c_empty_n;
  wire [31:0]numReps_read_reg_214;
  wire \numReps_read_reg_214_reg[0]_0 ;
  wire \numReps_read_reg_214_reg[1]_0 ;
  wire \numReps_read_reg_214_reg[2]_0 ;
  wire \numReps_read_reg_214_reg[3]_0 ;
  wire [63:0]out;
  wire out_r_c_empty_n;
  wire [63:0]out_read_reg_219;
  wire pop;
  wire push;
  wire \rep_fu_66[0]_i_3_n_2 ;
  wire \rep_fu_66[4]_i_2_n_2 ;
  wire [31:0]rep_fu_66_reg;
  wire \rep_fu_66_reg[0]_i_2_n_2 ;
  wire \rep_fu_66_reg[0]_i_2_n_3 ;
  wire \rep_fu_66_reg[0]_i_2_n_4 ;
  wire \rep_fu_66_reg[0]_i_2_n_5 ;
  wire \rep_fu_66_reg[0]_i_2_n_6 ;
  wire \rep_fu_66_reg[0]_i_2_n_7 ;
  wire \rep_fu_66_reg[0]_i_2_n_8 ;
  wire \rep_fu_66_reg[0]_i_2_n_9 ;
  wire \rep_fu_66_reg[12]_i_1_n_2 ;
  wire \rep_fu_66_reg[12]_i_1_n_3 ;
  wire \rep_fu_66_reg[12]_i_1_n_4 ;
  wire \rep_fu_66_reg[12]_i_1_n_5 ;
  wire \rep_fu_66_reg[12]_i_1_n_6 ;
  wire \rep_fu_66_reg[12]_i_1_n_7 ;
  wire \rep_fu_66_reg[12]_i_1_n_8 ;
  wire \rep_fu_66_reg[12]_i_1_n_9 ;
  wire \rep_fu_66_reg[16]_i_1_n_2 ;
  wire \rep_fu_66_reg[16]_i_1_n_3 ;
  wire \rep_fu_66_reg[16]_i_1_n_4 ;
  wire \rep_fu_66_reg[16]_i_1_n_5 ;
  wire \rep_fu_66_reg[16]_i_1_n_6 ;
  wire \rep_fu_66_reg[16]_i_1_n_7 ;
  wire \rep_fu_66_reg[16]_i_1_n_8 ;
  wire \rep_fu_66_reg[16]_i_1_n_9 ;
  wire \rep_fu_66_reg[20]_i_1_n_2 ;
  wire \rep_fu_66_reg[20]_i_1_n_3 ;
  wire \rep_fu_66_reg[20]_i_1_n_4 ;
  wire \rep_fu_66_reg[20]_i_1_n_5 ;
  wire \rep_fu_66_reg[20]_i_1_n_6 ;
  wire \rep_fu_66_reg[20]_i_1_n_7 ;
  wire \rep_fu_66_reg[20]_i_1_n_8 ;
  wire \rep_fu_66_reg[20]_i_1_n_9 ;
  wire \rep_fu_66_reg[24]_i_1_n_2 ;
  wire \rep_fu_66_reg[24]_i_1_n_3 ;
  wire \rep_fu_66_reg[24]_i_1_n_4 ;
  wire \rep_fu_66_reg[24]_i_1_n_5 ;
  wire \rep_fu_66_reg[24]_i_1_n_6 ;
  wire \rep_fu_66_reg[24]_i_1_n_7 ;
  wire \rep_fu_66_reg[24]_i_1_n_8 ;
  wire \rep_fu_66_reg[24]_i_1_n_9 ;
  wire \rep_fu_66_reg[28]_i_1_n_3 ;
  wire \rep_fu_66_reg[28]_i_1_n_4 ;
  wire \rep_fu_66_reg[28]_i_1_n_5 ;
  wire \rep_fu_66_reg[28]_i_1_n_6 ;
  wire \rep_fu_66_reg[28]_i_1_n_7 ;
  wire \rep_fu_66_reg[28]_i_1_n_8 ;
  wire \rep_fu_66_reg[28]_i_1_n_9 ;
  wire \rep_fu_66_reg[4]_i_1_n_2 ;
  wire \rep_fu_66_reg[4]_i_1_n_3 ;
  wire \rep_fu_66_reg[4]_i_1_n_4 ;
  wire \rep_fu_66_reg[4]_i_1_n_5 ;
  wire \rep_fu_66_reg[4]_i_1_n_6 ;
  wire \rep_fu_66_reg[4]_i_1_n_7 ;
  wire \rep_fu_66_reg[4]_i_1_n_8 ;
  wire \rep_fu_66_reg[4]_i_1_n_9 ;
  wire \rep_fu_66_reg[8]_i_1_n_2 ;
  wire \rep_fu_66_reg[8]_i_1_n_3 ;
  wire \rep_fu_66_reg[8]_i_1_n_4 ;
  wire \rep_fu_66_reg[8]_i_1_n_5 ;
  wire \rep_fu_66_reg[8]_i_1_n_6 ;
  wire \rep_fu_66_reg[8]_i_1_n_7 ;
  wire \rep_fu_66_reg[8]_i_1_n_8 ;
  wire \rep_fu_66_reg[8]_i_1_n_9 ;
  wire we;
  wire [3:2]NLW_add_ln191_fu_141_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln191_fu_141_p2_carry__6_O_UNCONNECTED;
  wire [0:0]\NLW_gmem_addr_reg_242_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_242_reg[62]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln187_fu_121_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln187_fu_121_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln187_fu_121_p2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln187_fu_121_p2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_rep_fu_66_reg[28]_i_1_CO_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln191_fu_141_p2_carry
       (.CI(1'b0),
        .CO({add_ln191_fu_141_p2_carry_n_2,add_ln191_fu_141_p2_carry_n_3,add_ln191_fu_141_p2_carry_n_4,add_ln191_fu_141_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({rep_fu_66_reg[2:0],1'b0}),
        .O(add_ln191_fu_141_p2[4:1]),
        .S({add_ln191_fu_141_p2_carry_i_1_n_2,add_ln191_fu_141_p2_carry_i_2_n_2,add_ln191_fu_141_p2_carry_i_3_n_2,rep_fu_66_reg[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln191_fu_141_p2_carry__0
       (.CI(add_ln191_fu_141_p2_carry_n_2),
        .CO({add_ln191_fu_141_p2_carry__0_n_2,add_ln191_fu_141_p2_carry__0_n_3,add_ln191_fu_141_p2_carry__0_n_4,add_ln191_fu_141_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI(rep_fu_66_reg[6:3]),
        .O(add_ln191_fu_141_p2[8:5]),
        .S({add_ln191_fu_141_p2_carry__0_i_1_n_2,add_ln191_fu_141_p2_carry__0_i_2_n_2,add_ln191_fu_141_p2_carry__0_i_3_n_2,add_ln191_fu_141_p2_carry__0_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__0_i_1
       (.I0(rep_fu_66_reg[6]),
        .I1(rep_fu_66_reg[8]),
        .O(add_ln191_fu_141_p2_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__0_i_2
       (.I0(rep_fu_66_reg[5]),
        .I1(rep_fu_66_reg[7]),
        .O(add_ln191_fu_141_p2_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__0_i_3
       (.I0(rep_fu_66_reg[4]),
        .I1(rep_fu_66_reg[6]),
        .O(add_ln191_fu_141_p2_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__0_i_4
       (.I0(rep_fu_66_reg[3]),
        .I1(rep_fu_66_reg[5]),
        .O(add_ln191_fu_141_p2_carry__0_i_4_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln191_fu_141_p2_carry__1
       (.CI(add_ln191_fu_141_p2_carry__0_n_2),
        .CO({add_ln191_fu_141_p2_carry__1_n_2,add_ln191_fu_141_p2_carry__1_n_3,add_ln191_fu_141_p2_carry__1_n_4,add_ln191_fu_141_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI(rep_fu_66_reg[10:7]),
        .O(add_ln191_fu_141_p2[12:9]),
        .S({add_ln191_fu_141_p2_carry__1_i_1_n_2,add_ln191_fu_141_p2_carry__1_i_2_n_2,add_ln191_fu_141_p2_carry__1_i_3_n_2,add_ln191_fu_141_p2_carry__1_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__1_i_1
       (.I0(rep_fu_66_reg[10]),
        .I1(rep_fu_66_reg[12]),
        .O(add_ln191_fu_141_p2_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__1_i_2
       (.I0(rep_fu_66_reg[9]),
        .I1(rep_fu_66_reg[11]),
        .O(add_ln191_fu_141_p2_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__1_i_3
       (.I0(rep_fu_66_reg[8]),
        .I1(rep_fu_66_reg[10]),
        .O(add_ln191_fu_141_p2_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__1_i_4
       (.I0(rep_fu_66_reg[7]),
        .I1(rep_fu_66_reg[9]),
        .O(add_ln191_fu_141_p2_carry__1_i_4_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln191_fu_141_p2_carry__2
       (.CI(add_ln191_fu_141_p2_carry__1_n_2),
        .CO({add_ln191_fu_141_p2_carry__2_n_2,add_ln191_fu_141_p2_carry__2_n_3,add_ln191_fu_141_p2_carry__2_n_4,add_ln191_fu_141_p2_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI(rep_fu_66_reg[14:11]),
        .O(add_ln191_fu_141_p2[16:13]),
        .S({add_ln191_fu_141_p2_carry__2_i_1_n_2,add_ln191_fu_141_p2_carry__2_i_2_n_2,add_ln191_fu_141_p2_carry__2_i_3_n_2,add_ln191_fu_141_p2_carry__2_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__2_i_1
       (.I0(rep_fu_66_reg[14]),
        .I1(rep_fu_66_reg[16]),
        .O(add_ln191_fu_141_p2_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__2_i_2
       (.I0(rep_fu_66_reg[13]),
        .I1(rep_fu_66_reg[15]),
        .O(add_ln191_fu_141_p2_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__2_i_3
       (.I0(rep_fu_66_reg[12]),
        .I1(rep_fu_66_reg[14]),
        .O(add_ln191_fu_141_p2_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__2_i_4
       (.I0(rep_fu_66_reg[11]),
        .I1(rep_fu_66_reg[13]),
        .O(add_ln191_fu_141_p2_carry__2_i_4_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln191_fu_141_p2_carry__3
       (.CI(add_ln191_fu_141_p2_carry__2_n_2),
        .CO({add_ln191_fu_141_p2_carry__3_n_2,add_ln191_fu_141_p2_carry__3_n_3,add_ln191_fu_141_p2_carry__3_n_4,add_ln191_fu_141_p2_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI(rep_fu_66_reg[18:15]),
        .O(add_ln191_fu_141_p2[20:17]),
        .S({add_ln191_fu_141_p2_carry__3_i_1_n_2,add_ln191_fu_141_p2_carry__3_i_2_n_2,add_ln191_fu_141_p2_carry__3_i_3_n_2,add_ln191_fu_141_p2_carry__3_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__3_i_1
       (.I0(rep_fu_66_reg[18]),
        .I1(rep_fu_66_reg[20]),
        .O(add_ln191_fu_141_p2_carry__3_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__3_i_2
       (.I0(rep_fu_66_reg[17]),
        .I1(rep_fu_66_reg[19]),
        .O(add_ln191_fu_141_p2_carry__3_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__3_i_3
       (.I0(rep_fu_66_reg[16]),
        .I1(rep_fu_66_reg[18]),
        .O(add_ln191_fu_141_p2_carry__3_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__3_i_4
       (.I0(rep_fu_66_reg[15]),
        .I1(rep_fu_66_reg[17]),
        .O(add_ln191_fu_141_p2_carry__3_i_4_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln191_fu_141_p2_carry__4
       (.CI(add_ln191_fu_141_p2_carry__3_n_2),
        .CO({add_ln191_fu_141_p2_carry__4_n_2,add_ln191_fu_141_p2_carry__4_n_3,add_ln191_fu_141_p2_carry__4_n_4,add_ln191_fu_141_p2_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI(rep_fu_66_reg[22:19]),
        .O(add_ln191_fu_141_p2[24:21]),
        .S({add_ln191_fu_141_p2_carry__4_i_1_n_2,add_ln191_fu_141_p2_carry__4_i_2_n_2,add_ln191_fu_141_p2_carry__4_i_3_n_2,add_ln191_fu_141_p2_carry__4_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__4_i_1
       (.I0(rep_fu_66_reg[22]),
        .I1(rep_fu_66_reg[24]),
        .O(add_ln191_fu_141_p2_carry__4_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__4_i_2
       (.I0(rep_fu_66_reg[21]),
        .I1(rep_fu_66_reg[23]),
        .O(add_ln191_fu_141_p2_carry__4_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__4_i_3
       (.I0(rep_fu_66_reg[20]),
        .I1(rep_fu_66_reg[22]),
        .O(add_ln191_fu_141_p2_carry__4_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__4_i_4
       (.I0(rep_fu_66_reg[19]),
        .I1(rep_fu_66_reg[21]),
        .O(add_ln191_fu_141_p2_carry__4_i_4_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln191_fu_141_p2_carry__5
       (.CI(add_ln191_fu_141_p2_carry__4_n_2),
        .CO({add_ln191_fu_141_p2_carry__5_n_2,add_ln191_fu_141_p2_carry__5_n_3,add_ln191_fu_141_p2_carry__5_n_4,add_ln191_fu_141_p2_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI(rep_fu_66_reg[26:23]),
        .O(add_ln191_fu_141_p2[28:25]),
        .S({add_ln191_fu_141_p2_carry__5_i_1_n_2,add_ln191_fu_141_p2_carry__5_i_2_n_2,add_ln191_fu_141_p2_carry__5_i_3_n_2,add_ln191_fu_141_p2_carry__5_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__5_i_1
       (.I0(rep_fu_66_reg[26]),
        .I1(rep_fu_66_reg[28]),
        .O(add_ln191_fu_141_p2_carry__5_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__5_i_2
       (.I0(rep_fu_66_reg[25]),
        .I1(rep_fu_66_reg[27]),
        .O(add_ln191_fu_141_p2_carry__5_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__5_i_3
       (.I0(rep_fu_66_reg[24]),
        .I1(rep_fu_66_reg[26]),
        .O(add_ln191_fu_141_p2_carry__5_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__5_i_4
       (.I0(rep_fu_66_reg[23]),
        .I1(rep_fu_66_reg[25]),
        .O(add_ln191_fu_141_p2_carry__5_i_4_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln191_fu_141_p2_carry__6
       (.CI(add_ln191_fu_141_p2_carry__5_n_2),
        .CO({NLW_add_ln191_fu_141_p2_carry__6_CO_UNCONNECTED[3:2],add_ln191_fu_141_p2_carry__6_n_4,add_ln191_fu_141_p2_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rep_fu_66_reg[28:27]}),
        .O({NLW_add_ln191_fu_141_p2_carry__6_O_UNCONNECTED[3],add_ln191_fu_141_p2[31:29]}),
        .S({1'b0,add_ln191_fu_141_p2_carry__6_i_1_n_2,add_ln191_fu_141_p2_carry__6_i_2_n_2,add_ln191_fu_141_p2_carry__6_i_3_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__6_i_1
       (.I0(rep_fu_66_reg[29]),
        .I1(rep_fu_66_reg[31]),
        .O(add_ln191_fu_141_p2_carry__6_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__6_i_2
       (.I0(rep_fu_66_reg[28]),
        .I1(rep_fu_66_reg[30]),
        .O(add_ln191_fu_141_p2_carry__6_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry__6_i_3
       (.I0(rep_fu_66_reg[27]),
        .I1(rep_fu_66_reg[29]),
        .O(add_ln191_fu_141_p2_carry__6_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry_i_1
       (.I0(rep_fu_66_reg[2]),
        .I1(rep_fu_66_reg[4]),
        .O(add_ln191_fu_141_p2_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry_i_2
       (.I0(rep_fu_66_reg[1]),
        .I1(rep_fu_66_reg[3]),
        .O(add_ln191_fu_141_p2_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln191_fu_141_p2_carry_i_3
       (.I0(rep_fu_66_reg[0]),
        .I1(rep_fu_66_reg[2]),
        .O(add_ln191_fu_141_p2_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h7F007F007FFF7F00)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(out_r_c_empty_n),
        .I1(numReps_c_empty_n),
        .I2(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .I3(Q[0]),
        .I4(\ap_CS_fsm[0]_i_2__0_n_2 ),
        .I5(\ap_CS_fsm[0]_i_3_n_2 ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_2_[7] ),
        .I1(Q[2]),
        .I2(\ap_CS_fsm_reg_n_2_[14] ),
        .I3(\ap_CS_fsm[0]_i_4_n_2 ),
        .I4(\ap_CS_fsm[0]_i_5_n_2 ),
        .O(\ap_CS_fsm[0]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(Q[6]),
        .I1(ap_CS_fsm_state12),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_CS_fsm_state4),
        .I5(Q[3]),
        .O(\ap_CS_fsm[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\ap_CS_fsm_reg_n_2_[16] ),
        .I1(\ap_CS_fsm_reg_n_2_[8] ),
        .I2(\ap_CS_fsm_reg_n_2_[13] ),
        .I3(\ap_CS_fsm_reg_n_2_[6] ),
        .O(\ap_CS_fsm[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\ap_CS_fsm_reg_n_2_[15] ),
        .I3(\ap_CS_fsm_reg_n_2_[5] ),
        .O(\ap_CS_fsm[0]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(\ap_CS_fsm[10]_i_2_n_2 ),
        .I1(gmem_AWREADY),
        .I2(Q[5]),
        .I3(Q[1]),
        .O(ap_NS_fsm[10]));
  LUT5 #(
    .INIT(32'h00900000)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(rep_fu_66_reg[3]),
        .I1(numReps_read_reg_214[3]),
        .I2(\ap_CS_fsm[10]_i_3_n_2 ),
        .I3(CO),
        .I4(Q[1]),
        .O(\ap_CS_fsm[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(rep_fu_66_reg[0]),
        .I1(numReps_read_reg_214[0]),
        .I2(rep_fu_66_reg[1]),
        .I3(numReps_read_reg_214[1]),
        .I4(numReps_read_reg_214[2]),
        .I5(rep_fu_66_reg[2]),
        .O(\ap_CS_fsm[10]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(out_r_c_empty_n),
        .I1(numReps_c_empty_n),
        .I2(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .I3(Q[0]),
        .I4(gmem_BVALID),
        .I5(Q[4]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h11110F00)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .I1(CO),
        .I2(gmem_AWREADY),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'h82)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[10]_i_3_n_2 ),
        .I1(numReps_read_reg_214[3]),
        .I2(rep_fu_66_reg[3]),
        .O(\ap_CS_fsm[2]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(gmem_BVALID),
        .I1(Q[4]),
        .I2(\ap_CS_fsm_reg_n_2_[16] ),
        .I3(\ap_CS_fsm_reg_n_2_[8] ),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(Q[5]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(Q[6]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(\ap_CS_fsm_reg_n_2_[13] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[13] ),
        .Q(\ap_CS_fsm_reg_n_2_[14] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[14] ),
        .Q(\ap_CS_fsm_reg_n_2_[15] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[15] ),
        .Q(\ap_CS_fsm_reg_n_2_[16] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[3]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[7] ),
        .Q(\ap_CS_fsm_reg_n_2_[8] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(Q[4]),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__8__0
       (.I0(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .O(empty_n_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[10]_i_2 
       (.I0(out_read_reg_219[11]),
        .I1(add_ln191_fu_141_p2[10]),
        .O(\gmem_addr_reg_242[10]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[10]_i_3 
       (.I0(out_read_reg_219[10]),
        .I1(add_ln191_fu_141_p2[9]),
        .O(\gmem_addr_reg_242[10]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[10]_i_4 
       (.I0(out_read_reg_219[9]),
        .I1(add_ln191_fu_141_p2[8]),
        .O(\gmem_addr_reg_242[10]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[10]_i_5 
       (.I0(out_read_reg_219[8]),
        .I1(add_ln191_fu_141_p2[7]),
        .O(\gmem_addr_reg_242[10]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[14]_i_2 
       (.I0(out_read_reg_219[15]),
        .I1(add_ln191_fu_141_p2[14]),
        .O(\gmem_addr_reg_242[14]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[14]_i_3 
       (.I0(out_read_reg_219[14]),
        .I1(add_ln191_fu_141_p2[13]),
        .O(\gmem_addr_reg_242[14]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[14]_i_4 
       (.I0(out_read_reg_219[13]),
        .I1(add_ln191_fu_141_p2[12]),
        .O(\gmem_addr_reg_242[14]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[14]_i_5 
       (.I0(out_read_reg_219[12]),
        .I1(add_ln191_fu_141_p2[11]),
        .O(\gmem_addr_reg_242[14]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[18]_i_2 
       (.I0(out_read_reg_219[19]),
        .I1(add_ln191_fu_141_p2[18]),
        .O(\gmem_addr_reg_242[18]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[18]_i_3 
       (.I0(out_read_reg_219[18]),
        .I1(add_ln191_fu_141_p2[17]),
        .O(\gmem_addr_reg_242[18]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[18]_i_4 
       (.I0(out_read_reg_219[17]),
        .I1(add_ln191_fu_141_p2[16]),
        .O(\gmem_addr_reg_242[18]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[18]_i_5 
       (.I0(out_read_reg_219[16]),
        .I1(add_ln191_fu_141_p2[15]),
        .O(\gmem_addr_reg_242[18]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[22]_i_2 
       (.I0(out_read_reg_219[23]),
        .I1(add_ln191_fu_141_p2[22]),
        .O(\gmem_addr_reg_242[22]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[22]_i_3 
       (.I0(out_read_reg_219[22]),
        .I1(add_ln191_fu_141_p2[21]),
        .O(\gmem_addr_reg_242[22]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[22]_i_4 
       (.I0(out_read_reg_219[21]),
        .I1(add_ln191_fu_141_p2[20]),
        .O(\gmem_addr_reg_242[22]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[22]_i_5 
       (.I0(out_read_reg_219[20]),
        .I1(add_ln191_fu_141_p2[19]),
        .O(\gmem_addr_reg_242[22]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[26]_i_2 
       (.I0(out_read_reg_219[27]),
        .I1(add_ln191_fu_141_p2[26]),
        .O(\gmem_addr_reg_242[26]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[26]_i_3 
       (.I0(out_read_reg_219[26]),
        .I1(add_ln191_fu_141_p2[25]),
        .O(\gmem_addr_reg_242[26]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[26]_i_4 
       (.I0(out_read_reg_219[25]),
        .I1(add_ln191_fu_141_p2[24]),
        .O(\gmem_addr_reg_242[26]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[26]_i_5 
       (.I0(out_read_reg_219[24]),
        .I1(add_ln191_fu_141_p2[23]),
        .O(\gmem_addr_reg_242[26]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[2]_i_2 
       (.I0(out_read_reg_219[3]),
        .I1(add_ln191_fu_141_p2[2]),
        .O(\gmem_addr_reg_242[2]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[2]_i_3 
       (.I0(out_read_reg_219[2]),
        .I1(add_ln191_fu_141_p2[1]),
        .O(\gmem_addr_reg_242[2]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[2]_i_4 
       (.I0(out_read_reg_219[1]),
        .I1(rep_fu_66_reg[0]),
        .O(\gmem_addr_reg_242[2]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[30]_i_2 
       (.I0(out_read_reg_219[31]),
        .I1(add_ln191_fu_141_p2[30]),
        .O(\gmem_addr_reg_242[30]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[30]_i_3 
       (.I0(out_read_reg_219[30]),
        .I1(add_ln191_fu_141_p2[29]),
        .O(\gmem_addr_reg_242[30]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[30]_i_4 
       (.I0(out_read_reg_219[29]),
        .I1(add_ln191_fu_141_p2[28]),
        .O(\gmem_addr_reg_242[30]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[30]_i_5 
       (.I0(out_read_reg_219[28]),
        .I1(add_ln191_fu_141_p2[27]),
        .O(\gmem_addr_reg_242[30]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[34]_i_2 
       (.I0(out_read_reg_219[32]),
        .I1(add_ln191_fu_141_p2[31]),
        .O(\gmem_addr_reg_242[34]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem_addr_reg_242[62]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(icmp_ln187_fu_121_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[6]_i_2 
       (.I0(out_read_reg_219[7]),
        .I1(add_ln191_fu_141_p2[6]),
        .O(\gmem_addr_reg_242[6]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[6]_i_3 
       (.I0(out_read_reg_219[6]),
        .I1(add_ln191_fu_141_p2[5]),
        .O(\gmem_addr_reg_242[6]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[6]_i_4 
       (.I0(out_read_reg_219[5]),
        .I1(add_ln191_fu_141_p2[4]),
        .O(\gmem_addr_reg_242[6]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_242[6]_i_5 
       (.I0(out_read_reg_219[4]),
        .I1(add_ln191_fu_141_p2[3]),
        .O(\gmem_addr_reg_242[6]_i_5_n_2 ));
  FDRE \gmem_addr_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[1]),
        .Q(gmem_addr_reg_242[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[11]),
        .Q(gmem_addr_reg_242[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[10]_i_1 
       (.CI(\gmem_addr_reg_242_reg[6]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[10]_i_1_n_2 ,\gmem_addr_reg_242_reg[10]_i_1_n_3 ,\gmem_addr_reg_242_reg[10]_i_1_n_4 ,\gmem_addr_reg_242_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_219[11:8]),
        .O(add_ln153_fu_159_p2[11:8]),
        .S({\gmem_addr_reg_242[10]_i_2_n_2 ,\gmem_addr_reg_242[10]_i_3_n_2 ,\gmem_addr_reg_242[10]_i_4_n_2 ,\gmem_addr_reg_242[10]_i_5_n_2 }));
  FDRE \gmem_addr_reg_242_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[12]),
        .Q(gmem_addr_reg_242[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[13]),
        .Q(gmem_addr_reg_242[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[14]),
        .Q(gmem_addr_reg_242[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[15]),
        .Q(gmem_addr_reg_242[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[14]_i_1 
       (.CI(\gmem_addr_reg_242_reg[10]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[14]_i_1_n_2 ,\gmem_addr_reg_242_reg[14]_i_1_n_3 ,\gmem_addr_reg_242_reg[14]_i_1_n_4 ,\gmem_addr_reg_242_reg[14]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_219[15:12]),
        .O(add_ln153_fu_159_p2[15:12]),
        .S({\gmem_addr_reg_242[14]_i_2_n_2 ,\gmem_addr_reg_242[14]_i_3_n_2 ,\gmem_addr_reg_242[14]_i_4_n_2 ,\gmem_addr_reg_242[14]_i_5_n_2 }));
  FDRE \gmem_addr_reg_242_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[16]),
        .Q(gmem_addr_reg_242[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[17]),
        .Q(gmem_addr_reg_242[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[18]),
        .Q(gmem_addr_reg_242[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[19]),
        .Q(gmem_addr_reg_242[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[18]_i_1 
       (.CI(\gmem_addr_reg_242_reg[14]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[18]_i_1_n_2 ,\gmem_addr_reg_242_reg[18]_i_1_n_3 ,\gmem_addr_reg_242_reg[18]_i_1_n_4 ,\gmem_addr_reg_242_reg[18]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_219[19:16]),
        .O(add_ln153_fu_159_p2[19:16]),
        .S({\gmem_addr_reg_242[18]_i_2_n_2 ,\gmem_addr_reg_242[18]_i_3_n_2 ,\gmem_addr_reg_242[18]_i_4_n_2 ,\gmem_addr_reg_242[18]_i_5_n_2 }));
  FDRE \gmem_addr_reg_242_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[20]),
        .Q(gmem_addr_reg_242[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[2]),
        .Q(gmem_addr_reg_242[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[21]),
        .Q(gmem_addr_reg_242[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[22]),
        .Q(gmem_addr_reg_242[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[23]),
        .Q(gmem_addr_reg_242[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[22]_i_1 
       (.CI(\gmem_addr_reg_242_reg[18]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[22]_i_1_n_2 ,\gmem_addr_reg_242_reg[22]_i_1_n_3 ,\gmem_addr_reg_242_reg[22]_i_1_n_4 ,\gmem_addr_reg_242_reg[22]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_219[23:20]),
        .O(add_ln153_fu_159_p2[23:20]),
        .S({\gmem_addr_reg_242[22]_i_2_n_2 ,\gmem_addr_reg_242[22]_i_3_n_2 ,\gmem_addr_reg_242[22]_i_4_n_2 ,\gmem_addr_reg_242[22]_i_5_n_2 }));
  FDRE \gmem_addr_reg_242_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[24]),
        .Q(gmem_addr_reg_242[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[25]),
        .Q(gmem_addr_reg_242[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[26]),
        .Q(gmem_addr_reg_242[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[27]),
        .Q(gmem_addr_reg_242[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[26]_i_1 
       (.CI(\gmem_addr_reg_242_reg[22]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[26]_i_1_n_2 ,\gmem_addr_reg_242_reg[26]_i_1_n_3 ,\gmem_addr_reg_242_reg[26]_i_1_n_4 ,\gmem_addr_reg_242_reg[26]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_219[27:24]),
        .O(add_ln153_fu_159_p2[27:24]),
        .S({\gmem_addr_reg_242[26]_i_2_n_2 ,\gmem_addr_reg_242[26]_i_3_n_2 ,\gmem_addr_reg_242[26]_i_4_n_2 ,\gmem_addr_reg_242[26]_i_5_n_2 }));
  FDRE \gmem_addr_reg_242_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[28]),
        .Q(gmem_addr_reg_242[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[29]),
        .Q(gmem_addr_reg_242[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[30]),
        .Q(gmem_addr_reg_242[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[3]),
        .Q(gmem_addr_reg_242[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_242_reg[2]_i_1_n_2 ,\gmem_addr_reg_242_reg[2]_i_1_n_3 ,\gmem_addr_reg_242_reg[2]_i_1_n_4 ,\gmem_addr_reg_242_reg[2]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({out_read_reg_219[3:1],1'b0}),
        .O({add_ln153_fu_159_p2[3:1],\NLW_gmem_addr_reg_242_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_242[2]_i_2_n_2 ,\gmem_addr_reg_242[2]_i_3_n_2 ,\gmem_addr_reg_242[2]_i_4_n_2 ,out_read_reg_219[0]}));
  FDRE \gmem_addr_reg_242_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[31]),
        .Q(gmem_addr_reg_242[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[30]_i_1 
       (.CI(\gmem_addr_reg_242_reg[26]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[30]_i_1_n_2 ,\gmem_addr_reg_242_reg[30]_i_1_n_3 ,\gmem_addr_reg_242_reg[30]_i_1_n_4 ,\gmem_addr_reg_242_reg[30]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_219[31:28]),
        .O(add_ln153_fu_159_p2[31:28]),
        .S({\gmem_addr_reg_242[30]_i_2_n_2 ,\gmem_addr_reg_242[30]_i_3_n_2 ,\gmem_addr_reg_242[30]_i_4_n_2 ,\gmem_addr_reg_242[30]_i_5_n_2 }));
  FDRE \gmem_addr_reg_242_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[32]),
        .Q(gmem_addr_reg_242[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[32] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[33]),
        .Q(gmem_addr_reg_242[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[33] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[34]),
        .Q(gmem_addr_reg_242[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[34] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[35]),
        .Q(gmem_addr_reg_242[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[34]_i_1 
       (.CI(\gmem_addr_reg_242_reg[30]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[34]_i_1_n_2 ,\gmem_addr_reg_242_reg[34]_i_1_n_3 ,\gmem_addr_reg_242_reg[34]_i_1_n_4 ,\gmem_addr_reg_242_reg[34]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_read_reg_219[32]}),
        .O(add_ln153_fu_159_p2[35:32]),
        .S({out_read_reg_219[35:33],\gmem_addr_reg_242[34]_i_2_n_2 }));
  FDRE \gmem_addr_reg_242_reg[35] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[36]),
        .Q(gmem_addr_reg_242[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[36] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[37]),
        .Q(gmem_addr_reg_242[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[37] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[38]),
        .Q(gmem_addr_reg_242[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[38] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[39]),
        .Q(gmem_addr_reg_242[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[38]_i_1 
       (.CI(\gmem_addr_reg_242_reg[34]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[38]_i_1_n_2 ,\gmem_addr_reg_242_reg[38]_i_1_n_3 ,\gmem_addr_reg_242_reg[38]_i_1_n_4 ,\gmem_addr_reg_242_reg[38]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_159_p2[39:36]),
        .S(out_read_reg_219[39:36]));
  FDRE \gmem_addr_reg_242_reg[39] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[40]),
        .Q(gmem_addr_reg_242[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[4]),
        .Q(gmem_addr_reg_242[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[40] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[41]),
        .Q(gmem_addr_reg_242[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[41] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[42]),
        .Q(gmem_addr_reg_242[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[42] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[43]),
        .Q(gmem_addr_reg_242[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[42]_i_1 
       (.CI(\gmem_addr_reg_242_reg[38]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[42]_i_1_n_2 ,\gmem_addr_reg_242_reg[42]_i_1_n_3 ,\gmem_addr_reg_242_reg[42]_i_1_n_4 ,\gmem_addr_reg_242_reg[42]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_159_p2[43:40]),
        .S(out_read_reg_219[43:40]));
  FDRE \gmem_addr_reg_242_reg[43] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[44]),
        .Q(gmem_addr_reg_242[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[44] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[45]),
        .Q(gmem_addr_reg_242[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[45] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[46]),
        .Q(gmem_addr_reg_242[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[46] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[47]),
        .Q(gmem_addr_reg_242[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[46]_i_1 
       (.CI(\gmem_addr_reg_242_reg[42]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[46]_i_1_n_2 ,\gmem_addr_reg_242_reg[46]_i_1_n_3 ,\gmem_addr_reg_242_reg[46]_i_1_n_4 ,\gmem_addr_reg_242_reg[46]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_159_p2[47:44]),
        .S(out_read_reg_219[47:44]));
  FDRE \gmem_addr_reg_242_reg[47] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[48]),
        .Q(gmem_addr_reg_242[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[48] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[49]),
        .Q(gmem_addr_reg_242[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[49] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[50]),
        .Q(gmem_addr_reg_242[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[5]),
        .Q(gmem_addr_reg_242[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[50] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[51]),
        .Q(gmem_addr_reg_242[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[50]_i_1 
       (.CI(\gmem_addr_reg_242_reg[46]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[50]_i_1_n_2 ,\gmem_addr_reg_242_reg[50]_i_1_n_3 ,\gmem_addr_reg_242_reg[50]_i_1_n_4 ,\gmem_addr_reg_242_reg[50]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_159_p2[51:48]),
        .S(out_read_reg_219[51:48]));
  FDRE \gmem_addr_reg_242_reg[51] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[52]),
        .Q(gmem_addr_reg_242[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[52] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[53]),
        .Q(gmem_addr_reg_242[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[53] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[54]),
        .Q(gmem_addr_reg_242[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[54] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[55]),
        .Q(gmem_addr_reg_242[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[54]_i_1 
       (.CI(\gmem_addr_reg_242_reg[50]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[54]_i_1_n_2 ,\gmem_addr_reg_242_reg[54]_i_1_n_3 ,\gmem_addr_reg_242_reg[54]_i_1_n_4 ,\gmem_addr_reg_242_reg[54]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_159_p2[55:52]),
        .S(out_read_reg_219[55:52]));
  FDRE \gmem_addr_reg_242_reg[55] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[56]),
        .Q(gmem_addr_reg_242[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[56] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[57]),
        .Q(gmem_addr_reg_242[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[57] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[58]),
        .Q(gmem_addr_reg_242[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[58] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[59]),
        .Q(gmem_addr_reg_242[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[58]_i_1 
       (.CI(\gmem_addr_reg_242_reg[54]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[58]_i_1_n_2 ,\gmem_addr_reg_242_reg[58]_i_1_n_3 ,\gmem_addr_reg_242_reg[58]_i_1_n_4 ,\gmem_addr_reg_242_reg[58]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_159_p2[59:56]),
        .S(out_read_reg_219[59:56]));
  FDRE \gmem_addr_reg_242_reg[59] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[60]),
        .Q(gmem_addr_reg_242[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[6]),
        .Q(gmem_addr_reg_242[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[60] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[61]),
        .Q(gmem_addr_reg_242[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[61] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[62]),
        .Q(gmem_addr_reg_242[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[62] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[63]),
        .Q(gmem_addr_reg_242[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[62]_i_2 
       (.CI(\gmem_addr_reg_242_reg[58]_i_1_n_2 ),
        .CO({\NLW_gmem_addr_reg_242_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_reg_242_reg[62]_i_2_n_3 ,\gmem_addr_reg_242_reg[62]_i_2_n_4 ,\gmem_addr_reg_242_reg[62]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_159_p2[63:60]),
        .S(out_read_reg_219[63:60]));
  FDRE \gmem_addr_reg_242_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[7]),
        .Q(gmem_addr_reg_242[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_242_reg[6]_i_1 
       (.CI(\gmem_addr_reg_242_reg[2]_i_1_n_2 ),
        .CO({\gmem_addr_reg_242_reg[6]_i_1_n_2 ,\gmem_addr_reg_242_reg[6]_i_1_n_3 ,\gmem_addr_reg_242_reg[6]_i_1_n_4 ,\gmem_addr_reg_242_reg[6]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_219[7:4]),
        .O(add_ln153_fu_159_p2[7:4]),
        .S({\gmem_addr_reg_242[6]_i_2_n_2 ,\gmem_addr_reg_242[6]_i_3_n_2 ,\gmem_addr_reg_242[6]_i_4_n_2 ,\gmem_addr_reg_242[6]_i_5_n_2 }));
  FDRE \gmem_addr_reg_242_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[8]),
        .Q(gmem_addr_reg_242[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[9]),
        .Q(gmem_addr_reg_242[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_242_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(add_ln153_fu_159_p2[10]),
        .Q(gmem_addr_reg_242[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11 grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91
       (.D(ap_NS_fsm[5:4]),
        .E(\ap_CS_iter1_fsm_reg[1] ),
        .Q({Q[3],ap_CS_fsm_state4}),
        .SR(SR),
        .\ap_CS_fsm_reg[3] (grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_n_2),
        .\ap_CS_fsm_reg[3]_0 (grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dwc2dma_empty_n(dwc2dma_empty_n),
        .\e_reg_127_reg[15]_0 (e_reg_127),
        .\e_reg_127_reg[15]_1 (\e_reg_127_reg[15] ),
        .gmem_WREADY(gmem_WREADY),
        .grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_n_6),
        .Q(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1 grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100
       (.D(ap_NS_fsm[13:12]),
        .E(E),
        .Q({Q[6],ap_CS_fsm_state12,Q[3]}),
        .SR(SR),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11]_0 ),
        .\ap_CS_fsm_reg[11]_0 (grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_n_25),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dwc2dma_empty_n(dwc2dma_empty_n),
        .\e_reg_127_reg[15]_0 (\e_reg_127_reg[15] ),
        .gmem_WREADY(gmem_WREADY),
        .grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[1] (\ap_CS_iter1_fsm_reg[1] ),
        .mem_reg(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_n_2),
        .mem_reg_0(e_reg_127),
        .pop(pop),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_n_25),
        .Q(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1
       (.I0(rep_fu_66_reg[21]),
        .I1(numReps_read_reg_214[21]),
        .I2(rep_fu_66_reg[22]),
        .I3(numReps_read_reg_214[22]),
        .I4(numReps_read_reg_214[23]),
        .I5(rep_fu_66_reg[23]),
        .O(i__carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(rep_fu_66_reg[19]),
        .I1(numReps_read_reg_214[19]),
        .I2(rep_fu_66_reg[18]),
        .I3(numReps_read_reg_214[18]),
        .I4(numReps_read_reg_214[20]),
        .I5(rep_fu_66_reg[20]),
        .O(i__carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3
       (.I0(rep_fu_66_reg[15]),
        .I1(numReps_read_reg_214[15]),
        .I2(rep_fu_66_reg[16]),
        .I3(numReps_read_reg_214[16]),
        .I4(numReps_read_reg_214[17]),
        .I5(rep_fu_66_reg[17]),
        .O(i__carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4
       (.I0(rep_fu_66_reg[12]),
        .I1(numReps_read_reg_214[12]),
        .I2(rep_fu_66_reg[13]),
        .I3(numReps_read_reg_214[13]),
        .I4(numReps_read_reg_214[14]),
        .I5(rep_fu_66_reg[14]),
        .O(i__carry__0_i_4_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1
       (.I0(numReps_read_reg_214[31]),
        .I1(rep_fu_66_reg[31]),
        .I2(numReps_read_reg_214[30]),
        .I3(rep_fu_66_reg[30]),
        .O(i__carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2
       (.I0(rep_fu_66_reg[27]),
        .I1(numReps_read_reg_214[27]),
        .I2(rep_fu_66_reg[28]),
        .I3(numReps_read_reg_214[28]),
        .I4(numReps_read_reg_214[29]),
        .I5(rep_fu_66_reg[29]),
        .O(i__carry__1_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3
       (.I0(rep_fu_66_reg[24]),
        .I1(numReps_read_reg_214[24]),
        .I2(rep_fu_66_reg[25]),
        .I3(numReps_read_reg_214[25]),
        .I4(numReps_read_reg_214[26]),
        .I5(rep_fu_66_reg[26]),
        .O(i__carry__1_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(rep_fu_66_reg[9]),
        .I1(numReps_read_reg_214[9]),
        .I2(rep_fu_66_reg[10]),
        .I3(numReps_read_reg_214[10]),
        .I4(numReps_read_reg_214[11]),
        .I5(rep_fu_66_reg[11]),
        .O(i__carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(rep_fu_66_reg[6]),
        .I1(numReps_read_reg_214[6]),
        .I2(rep_fu_66_reg[7]),
        .I3(numReps_read_reg_214[7]),
        .I4(numReps_read_reg_214[8]),
        .I5(rep_fu_66_reg[8]),
        .O(i__carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(rep_fu_66_reg[4]),
        .I1(numReps_read_reg_214[4]),
        .I2(rep_fu_66_reg[5]),
        .I3(numReps_read_reg_214[5]),
        .I4(numReps_read_reg_214[3]),
        .I5(rep_fu_66_reg[3]),
        .O(i__carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(rep_fu_66_reg[0]),
        .I1(numReps_read_reg_214[0]),
        .I2(rep_fu_66_reg[1]),
        .I3(numReps_read_reg_214[1]),
        .I4(numReps_read_reg_214[2]),
        .I5(rep_fu_66_reg[2]),
        .O(i__carry_i_4_n_2));
  CARRY4 \icmp_ln187_fu_121_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln187_fu_121_p2_inferred__0/i__carry_n_2 ,\icmp_ln187_fu_121_p2_inferred__0/i__carry_n_3 ,\icmp_ln187_fu_121_p2_inferred__0/i__carry_n_4 ,\icmp_ln187_fu_121_p2_inferred__0/i__carry_n_5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln187_fu_121_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_2,i__carry_i_2_n_2,i__carry_i_3_n_2,i__carry_i_4_n_2}));
  CARRY4 \icmp_ln187_fu_121_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln187_fu_121_p2_inferred__0/i__carry_n_2 ),
        .CO({\icmp_ln187_fu_121_p2_inferred__0/i__carry__0_n_2 ,\icmp_ln187_fu_121_p2_inferred__0/i__carry__0_n_3 ,\icmp_ln187_fu_121_p2_inferred__0/i__carry__0_n_4 ,\icmp_ln187_fu_121_p2_inferred__0/i__carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln187_fu_121_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_2,i__carry__0_i_2_n_2,i__carry__0_i_3_n_2,i__carry__0_i_4_n_2}));
  CARRY4 \icmp_ln187_fu_121_p2_inferred__0/i__carry__1 
       (.CI(\icmp_ln187_fu_121_p2_inferred__0/i__carry__0_n_2 ),
        .CO({\NLW_icmp_ln187_fu_121_p2_inferred__0/i__carry__1_CO_UNCONNECTED [3],CO,\icmp_ln187_fu_121_p2_inferred__0/i__carry__1_n_4 ,\icmp_ln187_fu_121_p2_inferred__0/i__carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln187_fu_121_p2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1_n_2,i__carry__1_i_2_n_2,i__carry__1_i_3_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[5]),
        .I2(Q[2]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][0]_srl4_i_2 
       (.I0(gmem_addr_reg_242[0]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][10]_srl4_i_1 
       (.I0(gmem_addr_reg_242[10]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][11]_srl4_i_1 
       (.I0(gmem_addr_reg_242[11]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][12]_srl4_i_1 
       (.I0(gmem_addr_reg_242[12]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][13]_srl4_i_1 
       (.I0(gmem_addr_reg_242[13]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][14]_srl4_i_1 
       (.I0(gmem_addr_reg_242[14]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][15]_srl4_i_1 
       (.I0(gmem_addr_reg_242[15]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][16]_srl4_i_1 
       (.I0(gmem_addr_reg_242[16]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[16]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][17]_srl4_i_1 
       (.I0(gmem_addr_reg_242[17]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[17]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][18]_srl4_i_1 
       (.I0(gmem_addr_reg_242[18]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][19]_srl4_i_1 
       (.I0(gmem_addr_reg_242[19]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[19]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][1]_srl4_i_1 
       (.I0(gmem_addr_reg_242[1]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][20]_srl4_i_1 
       (.I0(gmem_addr_reg_242[20]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[20]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][21]_srl4_i_1 
       (.I0(gmem_addr_reg_242[21]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[21]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][22]_srl4_i_1 
       (.I0(gmem_addr_reg_242[22]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[22]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][23]_srl4_i_1 
       (.I0(gmem_addr_reg_242[23]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][24]_srl4_i_1 
       (.I0(gmem_addr_reg_242[24]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[24]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][25]_srl4_i_1 
       (.I0(gmem_addr_reg_242[25]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[25]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][26]_srl4_i_1 
       (.I0(gmem_addr_reg_242[26]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[26]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][27]_srl4_i_1 
       (.I0(gmem_addr_reg_242[27]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[27]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][28]_srl4_i_1 
       (.I0(gmem_addr_reg_242[28]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[28]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][29]_srl4_i_1 
       (.I0(gmem_addr_reg_242[29]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[29]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][2]_srl4_i_1 
       (.I0(gmem_addr_reg_242[2]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][30]_srl4_i_1 
       (.I0(gmem_addr_reg_242[30]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[30]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][31]_srl4_i_1 
       (.I0(gmem_addr_reg_242[31]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[31]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][32]_srl4_i_1 
       (.I0(gmem_addr_reg_242[32]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[32]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][33]_srl4_i_1 
       (.I0(gmem_addr_reg_242[33]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[33]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][34]_srl4_i_1 
       (.I0(gmem_addr_reg_242[34]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[34]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][35]_srl4_i_1 
       (.I0(gmem_addr_reg_242[35]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[35]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][36]_srl4_i_1 
       (.I0(gmem_addr_reg_242[36]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[36]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][37]_srl4_i_1 
       (.I0(gmem_addr_reg_242[37]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[37]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][38]_srl4_i_1 
       (.I0(gmem_addr_reg_242[38]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[38]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][39]_srl4_i_1 
       (.I0(gmem_addr_reg_242[39]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[39]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][3]_srl4_i_1 
       (.I0(gmem_addr_reg_242[3]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][40]_srl4_i_1 
       (.I0(gmem_addr_reg_242[40]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[40]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][41]_srl4_i_1 
       (.I0(gmem_addr_reg_242[41]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[41]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][42]_srl4_i_1 
       (.I0(gmem_addr_reg_242[42]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[42]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][43]_srl4_i_1 
       (.I0(gmem_addr_reg_242[43]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[43]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][44]_srl4_i_1 
       (.I0(gmem_addr_reg_242[44]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[44]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][45]_srl4_i_1 
       (.I0(gmem_addr_reg_242[45]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[45]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][46]_srl4_i_1 
       (.I0(gmem_addr_reg_242[46]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[46]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][47]_srl4_i_1 
       (.I0(gmem_addr_reg_242[47]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[47]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][48]_srl4_i_1 
       (.I0(gmem_addr_reg_242[48]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[48]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][49]_srl4_i_1 
       (.I0(gmem_addr_reg_242[49]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[49]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][4]_srl4_i_1 
       (.I0(gmem_addr_reg_242[4]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][50]_srl4_i_1 
       (.I0(gmem_addr_reg_242[50]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[50]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][51]_srl4_i_1 
       (.I0(gmem_addr_reg_242[51]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[51]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][52]_srl4_i_1 
       (.I0(gmem_addr_reg_242[52]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[52]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][53]_srl4_i_1 
       (.I0(gmem_addr_reg_242[53]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[53]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][54]_srl4_i_1 
       (.I0(gmem_addr_reg_242[54]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[54]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][55]_srl4_i_1 
       (.I0(gmem_addr_reg_242[55]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[55]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][56]_srl4_i_1 
       (.I0(gmem_addr_reg_242[56]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[56]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][57]_srl4_i_1 
       (.I0(gmem_addr_reg_242[57]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[57]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][58]_srl4_i_1 
       (.I0(gmem_addr_reg_242[58]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[58]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][59]_srl4_i_1 
       (.I0(gmem_addr_reg_242[59]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[59]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][5]_srl4_i_1 
       (.I0(gmem_addr_reg_242[5]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][60]_srl4_i_1 
       (.I0(gmem_addr_reg_242[60]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[60]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][61]_srl4_i_1 
       (.I0(gmem_addr_reg_242[61]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[61]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][62]_srl4_i_1 
       (.I0(gmem_addr_reg_242[62]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[62]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mem_reg[3][64]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[2]),
        .I2(Q[5]),
        .O(full_n_reg[63]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][6]_srl4_i_1 
       (.I0(gmem_addr_reg_242[6]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][7]_srl4_i_1 
       (.I0(gmem_addr_reg_242[7]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][8]_srl4_i_1 
       (.I0(gmem_addr_reg_242[8]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hA080)) 
    \mem_reg[3][9]_srl4_i_1 
       (.I0(gmem_addr_reg_242[9]),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[5]),
        .O(full_n_reg[9]));
  FDRE \numReps_read_reg_214_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\numReps_read_reg_214_reg[0]_0 ),
        .Q(numReps_read_reg_214[0]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(numReps_read_reg_214[10]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(numReps_read_reg_214[11]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(numReps_read_reg_214[12]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(numReps_read_reg_214[13]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(numReps_read_reg_214[14]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(numReps_read_reg_214[15]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(numReps_read_reg_214[16]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(numReps_read_reg_214[17]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(numReps_read_reg_214[18]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(numReps_read_reg_214[19]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\numReps_read_reg_214_reg[1]_0 ),
        .Q(numReps_read_reg_214[1]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[16]),
        .Q(numReps_read_reg_214[20]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[17]),
        .Q(numReps_read_reg_214[21]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[18]),
        .Q(numReps_read_reg_214[22]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[19]),
        .Q(numReps_read_reg_214[23]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[20]),
        .Q(numReps_read_reg_214[24]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[21]),
        .Q(numReps_read_reg_214[25]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[22]),
        .Q(numReps_read_reg_214[26]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[23]),
        .Q(numReps_read_reg_214[27]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[24]),
        .Q(numReps_read_reg_214[28]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[25]),
        .Q(numReps_read_reg_214[29]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\numReps_read_reg_214_reg[2]_0 ),
        .Q(numReps_read_reg_214[2]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[26]),
        .Q(numReps_read_reg_214[30]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[27]),
        .Q(numReps_read_reg_214[31]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\numReps_read_reg_214_reg[3]_0 ),
        .Q(numReps_read_reg_214[3]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(numReps_read_reg_214[4]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(numReps_read_reg_214[5]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(numReps_read_reg_214[6]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(numReps_read_reg_214[7]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(numReps_read_reg_214[8]),
        .R(1'b0));
  FDRE \numReps_read_reg_214_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(numReps_read_reg_214[9]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[0]),
        .Q(out_read_reg_219[0]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[10]),
        .Q(out_read_reg_219[10]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[11]),
        .Q(out_read_reg_219[11]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[12]),
        .Q(out_read_reg_219[12]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[13]),
        .Q(out_read_reg_219[13]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[14]),
        .Q(out_read_reg_219[14]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[15]),
        .Q(out_read_reg_219[15]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[16]),
        .Q(out_read_reg_219[16]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[17]),
        .Q(out_read_reg_219[17]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[18]),
        .Q(out_read_reg_219[18]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[19]),
        .Q(out_read_reg_219[19]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[1]),
        .Q(out_read_reg_219[1]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[20]),
        .Q(out_read_reg_219[20]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[21]),
        .Q(out_read_reg_219[21]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[22]),
        .Q(out_read_reg_219[22]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[23]),
        .Q(out_read_reg_219[23]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[24]),
        .Q(out_read_reg_219[24]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[25]),
        .Q(out_read_reg_219[25]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[26]),
        .Q(out_read_reg_219[26]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[27]),
        .Q(out_read_reg_219[27]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[28]),
        .Q(out_read_reg_219[28]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[29]),
        .Q(out_read_reg_219[29]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[2]),
        .Q(out_read_reg_219[2]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[30]),
        .Q(out_read_reg_219[30]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[31]),
        .Q(out_read_reg_219[31]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[32] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[32]),
        .Q(out_read_reg_219[32]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[33] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[33]),
        .Q(out_read_reg_219[33]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[34] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[34]),
        .Q(out_read_reg_219[34]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[35] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[35]),
        .Q(out_read_reg_219[35]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[36] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[36]),
        .Q(out_read_reg_219[36]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[37] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[37]),
        .Q(out_read_reg_219[37]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[38] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[38]),
        .Q(out_read_reg_219[38]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[39] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[39]),
        .Q(out_read_reg_219[39]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[3]),
        .Q(out_read_reg_219[3]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[40] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[40]),
        .Q(out_read_reg_219[40]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[41] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[41]),
        .Q(out_read_reg_219[41]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[42] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[42]),
        .Q(out_read_reg_219[42]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[43] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[43]),
        .Q(out_read_reg_219[43]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[44] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[44]),
        .Q(out_read_reg_219[44]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[45] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[45]),
        .Q(out_read_reg_219[45]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[46] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[46]),
        .Q(out_read_reg_219[46]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[47] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[47]),
        .Q(out_read_reg_219[47]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[48] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[48]),
        .Q(out_read_reg_219[48]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[49] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[49]),
        .Q(out_read_reg_219[49]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[4]),
        .Q(out_read_reg_219[4]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[50] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[50]),
        .Q(out_read_reg_219[50]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[51] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[51]),
        .Q(out_read_reg_219[51]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[52] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[52]),
        .Q(out_read_reg_219[52]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[53] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[53]),
        .Q(out_read_reg_219[53]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[54] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[54]),
        .Q(out_read_reg_219[54]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[55] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[55]),
        .Q(out_read_reg_219[55]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[56] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[56]),
        .Q(out_read_reg_219[56]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[57] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[57]),
        .Q(out_read_reg_219[57]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[58] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[58]),
        .Q(out_read_reg_219[58]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[59] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[59]),
        .Q(out_read_reg_219[59]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[5]),
        .Q(out_read_reg_219[5]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[60] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[60]),
        .Q(out_read_reg_219[60]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[61] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[61]),
        .Q(out_read_reg_219[61]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[62] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[62]),
        .Q(out_read_reg_219[62]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[63] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[63]),
        .Q(out_read_reg_219[63]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[6]),
        .Q(out_read_reg_219[6]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[7]),
        .Q(out_read_reg_219[7]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[8]),
        .Q(out_read_reg_219[8]),
        .R(1'b0));
  FDRE \out_read_reg_219_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[9]),
        .Q(out_read_reg_219[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \rep_fu_66[0]_i_1 
       (.I0(Q[0]),
        .I1(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .I2(numReps_c_empty_n),
        .I3(out_r_c_empty_n),
        .O(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  LUT2 #(
    .INIT(4'h9)) 
    \rep_fu_66[0]_i_3 
       (.I0(\ap_CS_fsm[10]_i_2_n_2 ),
        .I1(rep_fu_66_reg[0]),
        .O(\rep_fu_66[0]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rep_fu_66[4]_i_2 
       (.I0(\ap_CS_fsm[10]_i_2_n_2 ),
        .I1(rep_fu_66_reg[4]),
        .O(\rep_fu_66[4]_i_2_n_2 ));
  FDRE \rep_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[0]_i_2_n_9 ),
        .Q(rep_fu_66_reg[0]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_66_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rep_fu_66_reg[0]_i_2_n_2 ,\rep_fu_66_reg[0]_i_2_n_3 ,\rep_fu_66_reg[0]_i_2_n_4 ,\rep_fu_66_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rep_fu_66_reg[0]}),
        .O({\rep_fu_66_reg[0]_i_2_n_6 ,\rep_fu_66_reg[0]_i_2_n_7 ,\rep_fu_66_reg[0]_i_2_n_8 ,\rep_fu_66_reg[0]_i_2_n_9 }),
        .S({rep_fu_66_reg[3:1],\rep_fu_66[0]_i_3_n_2 }));
  FDRE \rep_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[8]_i_1_n_7 ),
        .Q(rep_fu_66_reg[10]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[8]_i_1_n_6 ),
        .Q(rep_fu_66_reg[11]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[12]_i_1_n_9 ),
        .Q(rep_fu_66_reg[12]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_66_reg[12]_i_1 
       (.CI(\rep_fu_66_reg[8]_i_1_n_2 ),
        .CO({\rep_fu_66_reg[12]_i_1_n_2 ,\rep_fu_66_reg[12]_i_1_n_3 ,\rep_fu_66_reg[12]_i_1_n_4 ,\rep_fu_66_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_66_reg[12]_i_1_n_6 ,\rep_fu_66_reg[12]_i_1_n_7 ,\rep_fu_66_reg[12]_i_1_n_8 ,\rep_fu_66_reg[12]_i_1_n_9 }),
        .S(rep_fu_66_reg[15:12]));
  FDRE \rep_fu_66_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[12]_i_1_n_8 ),
        .Q(rep_fu_66_reg[13]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[12]_i_1_n_7 ),
        .Q(rep_fu_66_reg[14]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[12]_i_1_n_6 ),
        .Q(rep_fu_66_reg[15]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[16]_i_1_n_9 ),
        .Q(rep_fu_66_reg[16]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_66_reg[16]_i_1 
       (.CI(\rep_fu_66_reg[12]_i_1_n_2 ),
        .CO({\rep_fu_66_reg[16]_i_1_n_2 ,\rep_fu_66_reg[16]_i_1_n_3 ,\rep_fu_66_reg[16]_i_1_n_4 ,\rep_fu_66_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_66_reg[16]_i_1_n_6 ,\rep_fu_66_reg[16]_i_1_n_7 ,\rep_fu_66_reg[16]_i_1_n_8 ,\rep_fu_66_reg[16]_i_1_n_9 }),
        .S(rep_fu_66_reg[19:16]));
  FDRE \rep_fu_66_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[16]_i_1_n_8 ),
        .Q(rep_fu_66_reg[17]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[16]_i_1_n_7 ),
        .Q(rep_fu_66_reg[18]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[16]_i_1_n_6 ),
        .Q(rep_fu_66_reg[19]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[0]_i_2_n_8 ),
        .Q(rep_fu_66_reg[1]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[20]_i_1_n_9 ),
        .Q(rep_fu_66_reg[20]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_66_reg[20]_i_1 
       (.CI(\rep_fu_66_reg[16]_i_1_n_2 ),
        .CO({\rep_fu_66_reg[20]_i_1_n_2 ,\rep_fu_66_reg[20]_i_1_n_3 ,\rep_fu_66_reg[20]_i_1_n_4 ,\rep_fu_66_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_66_reg[20]_i_1_n_6 ,\rep_fu_66_reg[20]_i_1_n_7 ,\rep_fu_66_reg[20]_i_1_n_8 ,\rep_fu_66_reg[20]_i_1_n_9 }),
        .S(rep_fu_66_reg[23:20]));
  FDRE \rep_fu_66_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[20]_i_1_n_8 ),
        .Q(rep_fu_66_reg[21]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[20]_i_1_n_7 ),
        .Q(rep_fu_66_reg[22]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[20]_i_1_n_6 ),
        .Q(rep_fu_66_reg[23]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[24]_i_1_n_9 ),
        .Q(rep_fu_66_reg[24]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_66_reg[24]_i_1 
       (.CI(\rep_fu_66_reg[20]_i_1_n_2 ),
        .CO({\rep_fu_66_reg[24]_i_1_n_2 ,\rep_fu_66_reg[24]_i_1_n_3 ,\rep_fu_66_reg[24]_i_1_n_4 ,\rep_fu_66_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_66_reg[24]_i_1_n_6 ,\rep_fu_66_reg[24]_i_1_n_7 ,\rep_fu_66_reg[24]_i_1_n_8 ,\rep_fu_66_reg[24]_i_1_n_9 }),
        .S(rep_fu_66_reg[27:24]));
  FDRE \rep_fu_66_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[24]_i_1_n_8 ),
        .Q(rep_fu_66_reg[25]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[24]_i_1_n_7 ),
        .Q(rep_fu_66_reg[26]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[24]_i_1_n_6 ),
        .Q(rep_fu_66_reg[27]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[28]_i_1_n_9 ),
        .Q(rep_fu_66_reg[28]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_66_reg[28]_i_1 
       (.CI(\rep_fu_66_reg[24]_i_1_n_2 ),
        .CO({\NLW_rep_fu_66_reg[28]_i_1_CO_UNCONNECTED [3],\rep_fu_66_reg[28]_i_1_n_3 ,\rep_fu_66_reg[28]_i_1_n_4 ,\rep_fu_66_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_66_reg[28]_i_1_n_6 ,\rep_fu_66_reg[28]_i_1_n_7 ,\rep_fu_66_reg[28]_i_1_n_8 ,\rep_fu_66_reg[28]_i_1_n_9 }),
        .S(rep_fu_66_reg[31:28]));
  FDRE \rep_fu_66_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[28]_i_1_n_8 ),
        .Q(rep_fu_66_reg[29]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[0]_i_2_n_7 ),
        .Q(rep_fu_66_reg[2]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[28]_i_1_n_7 ),
        .Q(rep_fu_66_reg[30]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[28]_i_1_n_6 ),
        .Q(rep_fu_66_reg[31]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[0]_i_2_n_6 ),
        .Q(rep_fu_66_reg[3]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[4]_i_1_n_9 ),
        .Q(rep_fu_66_reg[4]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_66_reg[4]_i_1 
       (.CI(\rep_fu_66_reg[0]_i_2_n_2 ),
        .CO({\rep_fu_66_reg[4]_i_1_n_2 ,\rep_fu_66_reg[4]_i_1_n_3 ,\rep_fu_66_reg[4]_i_1_n_4 ,\rep_fu_66_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[10]_i_2_n_2 }),
        .O({\rep_fu_66_reg[4]_i_1_n_6 ,\rep_fu_66_reg[4]_i_1_n_7 ,\rep_fu_66_reg[4]_i_1_n_8 ,\rep_fu_66_reg[4]_i_1_n_9 }),
        .S({rep_fu_66_reg[7:5],\rep_fu_66[4]_i_2_n_2 }));
  FDRE \rep_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[4]_i_1_n_8 ),
        .Q(rep_fu_66_reg[5]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[4]_i_1_n_7 ),
        .Q(rep_fu_66_reg[6]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[4]_i_1_n_6 ),
        .Q(rep_fu_66_reg[7]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  FDRE \rep_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[8]_i_1_n_9 ),
        .Q(rep_fu_66_reg[8]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_66_reg[8]_i_1 
       (.CI(\rep_fu_66_reg[4]_i_1_n_2 ),
        .CO({\rep_fu_66_reg[8]_i_1_n_2 ,\rep_fu_66_reg[8]_i_1_n_3 ,\rep_fu_66_reg[8]_i_1_n_4 ,\rep_fu_66_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_66_reg[8]_i_1_n_6 ,\rep_fu_66_reg[8]_i_1_n_7 ,\rep_fu_66_reg[8]_i_1_n_8 ,\rep_fu_66_reg[8]_i_1_n_9 }),
        .S(rep_fu_66_reg[11:8]));
  FDRE \rep_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln187_fu_121_p2),
        .D(\rep_fu_66_reg[8]_i_1_n_8 ),
        .Q(rep_fu_66_reg[9]),
        .R(Stream2Mem_Batch_16u_10u_U0_numReps_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3
   (\B_V_data_1_state_reg[0] ,
    D,
    push,
    ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ei_V_reg_172_reg[7]_0 ,
    SR,
    ap_clk,
    Q,
    grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg,
    in0_V_TVALID_int_regslice,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready,
    ap_start,
    numReps_c_full_n,
    \ap_CS_fsm_reg[2]_0 ,
    dwc2dma_full_n,
    ap_rst_n,
    B_V_data_1_sel,
    \ei_V_reg_172_reg[7]_1 );
  output \B_V_data_1_state_reg[0] ;
  output [1:0]D;
  output push;
  output ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[2] ;
  output [15:0]\ei_V_reg_172_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [30:0]Q;
  input grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg;
  input in0_V_TVALID_int_regslice;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  input ap_start;
  input numReps_c_full_n;
  input [2:0]\ap_CS_fsm_reg[2]_0 ;
  input dwc2dma_full_n;
  input ap_rst_n;
  input B_V_data_1_sel;
  input [7:0]\ei_V_reg_172_reg[7]_1 ;

  wire B_V_data_1_sel;
  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [30:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire [2:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_iter1_fsm_state2;
  wire [1:1]ap_NS_iter1_fsm;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_2_n_2;
  wire ap_rst_n;
  wire [31:0]ap_sig_allocacmp_i_load;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire dwc2dma_full_n;
  wire [15:0]\ei_V_reg_172_reg[7]_0 ;
  wire [7:0]\ei_V_reg_172_reg[7]_1 ;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg;
  wire [31:1]i_1_fu_104_p2;
  wire i_1_fu_104_p2_carry__0_n_2;
  wire i_1_fu_104_p2_carry__0_n_3;
  wire i_1_fu_104_p2_carry__0_n_4;
  wire i_1_fu_104_p2_carry__0_n_5;
  wire i_1_fu_104_p2_carry__1_n_2;
  wire i_1_fu_104_p2_carry__1_n_3;
  wire i_1_fu_104_p2_carry__1_n_4;
  wire i_1_fu_104_p2_carry__1_n_5;
  wire i_1_fu_104_p2_carry__2_n_2;
  wire i_1_fu_104_p2_carry__2_n_3;
  wire i_1_fu_104_p2_carry__2_n_4;
  wire i_1_fu_104_p2_carry__2_n_5;
  wire i_1_fu_104_p2_carry__3_n_2;
  wire i_1_fu_104_p2_carry__3_n_3;
  wire i_1_fu_104_p2_carry__3_n_4;
  wire i_1_fu_104_p2_carry__3_n_5;
  wire i_1_fu_104_p2_carry__4_n_2;
  wire i_1_fu_104_p2_carry__4_n_3;
  wire i_1_fu_104_p2_carry__4_n_4;
  wire i_1_fu_104_p2_carry__4_n_5;
  wire i_1_fu_104_p2_carry__5_n_2;
  wire i_1_fu_104_p2_carry__5_n_3;
  wire i_1_fu_104_p2_carry__5_n_4;
  wire i_1_fu_104_p2_carry__5_n_5;
  wire i_1_fu_104_p2_carry__6_n_4;
  wire i_1_fu_104_p2_carry__6_n_5;
  wire i_1_fu_104_p2_carry_n_2;
  wire i_1_fu_104_p2_carry_n_3;
  wire i_1_fu_104_p2_carry_n_4;
  wire i_1_fu_104_p2_carry_n_5;
  wire i_fu_44;
  wire \i_fu_44[0]_i_11_n_2 ;
  wire \i_fu_44[0]_i_6_n_2 ;
  wire [31:0]i_fu_44_reg;
  wire icmp_ln481_fu_89_p24_in;
  wire icmp_ln481_fu_89_p2_carry__0_n_2;
  wire icmp_ln481_fu_89_p2_carry__0_n_3;
  wire icmp_ln481_fu_89_p2_carry__0_n_4;
  wire icmp_ln481_fu_89_p2_carry__0_n_5;
  wire icmp_ln481_fu_89_p2_carry__1_n_4;
  wire icmp_ln481_fu_89_p2_carry__1_n_5;
  wire icmp_ln481_fu_89_p2_carry_n_2;
  wire icmp_ln481_fu_89_p2_carry_n_3;
  wire icmp_ln481_fu_89_p2_carry_n_4;
  wire icmp_ln481_fu_89_p2_carry_n_5;
  wire icmp_ln481_reg_168;
  wire icmp_ln490_fu_110_p2;
  wire icmp_ln490_reg_178;
  wire \icmp_ln490_reg_178[0]_i_6_n_2 ;
  wire \icmp_ln490_reg_178[0]_i_8_n_2 ;
  wire \icmp_ln490_reg_178[0]_i_9_n_2 ;
  wire in0_V_TVALID_int_regslice;
  wire numReps_c_full_n;
  wire p_Val2_s_fu_400;
  wire p_Val2_s_fu_4000_out;
  wire push;
  wire [31:0]t_2_fu_95_p2;
  wire \t_fu_48_reg_n_2_[0] ;
  wire \t_fu_48_reg_n_2_[10] ;
  wire \t_fu_48_reg_n_2_[11] ;
  wire \t_fu_48_reg_n_2_[12] ;
  wire \t_fu_48_reg_n_2_[13] ;
  wire \t_fu_48_reg_n_2_[14] ;
  wire \t_fu_48_reg_n_2_[15] ;
  wire \t_fu_48_reg_n_2_[16] ;
  wire \t_fu_48_reg_n_2_[17] ;
  wire \t_fu_48_reg_n_2_[18] ;
  wire \t_fu_48_reg_n_2_[19] ;
  wire \t_fu_48_reg_n_2_[1] ;
  wire \t_fu_48_reg_n_2_[20] ;
  wire \t_fu_48_reg_n_2_[21] ;
  wire \t_fu_48_reg_n_2_[22] ;
  wire \t_fu_48_reg_n_2_[23] ;
  wire \t_fu_48_reg_n_2_[24] ;
  wire \t_fu_48_reg_n_2_[25] ;
  wire \t_fu_48_reg_n_2_[26] ;
  wire \t_fu_48_reg_n_2_[27] ;
  wire \t_fu_48_reg_n_2_[28] ;
  wire \t_fu_48_reg_n_2_[29] ;
  wire \t_fu_48_reg_n_2_[2] ;
  wire \t_fu_48_reg_n_2_[30] ;
  wire \t_fu_48_reg_n_2_[31] ;
  wire \t_fu_48_reg_n_2_[3] ;
  wire \t_fu_48_reg_n_2_[4] ;
  wire \t_fu_48_reg_n_2_[5] ;
  wire \t_fu_48_reg_n_2_[6] ;
  wire \t_fu_48_reg_n_2_[7] ;
  wire \t_fu_48_reg_n_2_[8] ;
  wire \t_fu_48_reg_n_2_[9] ;
  wire [3:2]NLW_i_1_fu_104_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_1_fu_104_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln481_fu_89_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln481_fu_89_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln481_fu_89_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln481_fu_89_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 [2]),
        .I1(ap_CS_iter1_fsm_state2),
        .I2(icmp_ln481_reg_168),
        .I3(icmp_ln490_reg_178),
        .I4(dwc2dma_full_n),
        .O(push));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm),
        .Q(ap_CS_iter1_fsm_state2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(dwc2dma_full_n),
        .I1(icmp_ln490_reg_178),
        .I2(icmp_ln481_reg_168),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_2));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \ei_V_reg_172_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(\ei_V_reg_172_reg[7]_1 [0]),
        .Q(\ei_V_reg_172_reg[7]_0 [8]),
        .R(1'b0));
  FDRE \ei_V_reg_172_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(\ei_V_reg_172_reg[7]_1 [1]),
        .Q(\ei_V_reg_172_reg[7]_0 [9]),
        .R(1'b0));
  FDRE \ei_V_reg_172_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(\ei_V_reg_172_reg[7]_1 [2]),
        .Q(\ei_V_reg_172_reg[7]_0 [10]),
        .R(1'b0));
  FDRE \ei_V_reg_172_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(\ei_V_reg_172_reg[7]_1 [3]),
        .Q(\ei_V_reg_172_reg[7]_0 [11]),
        .R(1'b0));
  FDRE \ei_V_reg_172_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(\ei_V_reg_172_reg[7]_1 [4]),
        .Q(\ei_V_reg_172_reg[7]_0 [12]),
        .R(1'b0));
  FDRE \ei_V_reg_172_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(\ei_V_reg_172_reg[7]_1 [5]),
        .Q(\ei_V_reg_172_reg[7]_0 [13]),
        .R(1'b0));
  FDRE \ei_V_reg_172_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(\ei_V_reg_172_reg[7]_1 [6]),
        .Q(\ei_V_reg_172_reg[7]_0 [14]),
        .R(1'b0));
  FDRE \ei_V_reg_172_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(\ei_V_reg_172_reg[7]_1 [7]),
        .Q(\ei_V_reg_172_reg[7]_0 [15]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .CO(icmp_ln481_fu_89_p24_in),
        .D(D),
        .E(\B_V_data_1_state_reg[0] ),
        .O({flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91}),
        .Q({\t_fu_48_reg_n_2_[31] ,\t_fu_48_reg_n_2_[30] ,\t_fu_48_reg_n_2_[29] ,\t_fu_48_reg_n_2_[28] ,\t_fu_48_reg_n_2_[27] ,\t_fu_48_reg_n_2_[26] ,\t_fu_48_reg_n_2_[25] ,\t_fu_48_reg_n_2_[24] ,\t_fu_48_reg_n_2_[23] ,\t_fu_48_reg_n_2_[22] ,\t_fu_48_reg_n_2_[21] ,\t_fu_48_reg_n_2_[20] ,\t_fu_48_reg_n_2_[19] ,\t_fu_48_reg_n_2_[18] ,\t_fu_48_reg_n_2_[17] ,\t_fu_48_reg_n_2_[16] ,\t_fu_48_reg_n_2_[15] ,\t_fu_48_reg_n_2_[14] ,\t_fu_48_reg_n_2_[13] ,\t_fu_48_reg_n_2_[12] ,\t_fu_48_reg_n_2_[11] ,\t_fu_48_reg_n_2_[10] ,\t_fu_48_reg_n_2_[9] ,\t_fu_48_reg_n_2_[8] ,\t_fu_48_reg_n_2_[7] ,\t_fu_48_reg_n_2_[6] ,\t_fu_48_reg_n_2_[5] ,\t_fu_48_reg_n_2_[4] ,\t_fu_48_reg_n_2_[3] ,\t_fu_48_reg_n_2_[2] ,\t_fu_48_reg_n_2_[1] ,\t_fu_48_reg_n_2_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6}),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_NS_iter1_fsm(ap_NS_iter1_fsm),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(flow_control_loop_pipe_sequential_init_U_n_8),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_2),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_7),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_12),
        .ap_loop_init_int_reg_2(p_Val2_s_fu_400),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_i_load(ap_sig_allocacmp_i_load),
        .ap_start(ap_start),
        .ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready(ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .dwc2dma_full_n(dwc2dma_full_n),
        .grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .i_1_fu_104_p2({i_1_fu_104_p2[31:27],i_1_fu_104_p2[25:23],i_1_fu_104_p2[17],i_1_fu_104_p2[12],i_1_fu_104_p2[10],i_1_fu_104_p2[8],i_1_fu_104_p2[5],i_1_fu_104_p2[2:1]}),
        .i_fu_44(i_fu_44),
        .i_fu_44_reg(i_fu_44_reg),
        .\i_fu_44_reg[0]_0 (\i_fu_44[0]_i_11_n_2 ),
        .\i_fu_44_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .\i_fu_44_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}),
        .\i_fu_44_reg[19] ({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107}),
        .\i_fu_44_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111}),
        .\i_fu_44_reg[27] ({flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115}),
        .\i_fu_44_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119}),
        .\i_fu_44_reg[31]_0 (\icmp_ln490_reg_178[0]_i_6_n_2 ),
        .\i_fu_44_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95}),
        .i_fu_44_reg_0_sp_1(\i_fu_44[0]_i_6_n_2 ),
        .icmp_ln481_fu_89_p2_carry__1(Q),
        .icmp_ln481_reg_168(icmp_ln481_reg_168),
        .\icmp_ln481_reg_168_reg[0] (flow_control_loop_pipe_sequential_init_U_n_121),
        .icmp_ln490_fu_110_p2(icmp_ln490_fu_110_p2),
        .icmp_ln490_reg_178(icmp_ln490_reg_178),
        .\icmp_ln490_reg_178_reg[0] (\icmp_ln490_reg_178[0]_i_8_n_2 ),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .numReps_c_full_n(numReps_c_full_n),
        .\t_fu_48_reg[21] ({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}),
        .\t_fu_48_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55}),
        .\t_fu_48_reg[31] (t_2_fu_95_p2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_104_p2_carry
       (.CI(1'b0),
        .CO({i_1_fu_104_p2_carry_n_2,i_1_fu_104_p2_carry_n_3,i_1_fu_104_p2_carry_n_4,i_1_fu_104_p2_carry_n_5}),
        .CYINIT(ap_sig_allocacmp_i_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_104_p2[4:1]),
        .S(ap_sig_allocacmp_i_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_104_p2_carry__0
       (.CI(i_1_fu_104_p2_carry_n_2),
        .CO({i_1_fu_104_p2_carry__0_n_2,i_1_fu_104_p2_carry__0_n_3,i_1_fu_104_p2_carry__0_n_4,i_1_fu_104_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_104_p2[8:5]),
        .S(ap_sig_allocacmp_i_load[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_104_p2_carry__1
       (.CI(i_1_fu_104_p2_carry__0_n_2),
        .CO({i_1_fu_104_p2_carry__1_n_2,i_1_fu_104_p2_carry__1_n_3,i_1_fu_104_p2_carry__1_n_4,i_1_fu_104_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_104_p2[12:9]),
        .S(ap_sig_allocacmp_i_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_104_p2_carry__2
       (.CI(i_1_fu_104_p2_carry__1_n_2),
        .CO({i_1_fu_104_p2_carry__2_n_2,i_1_fu_104_p2_carry__2_n_3,i_1_fu_104_p2_carry__2_n_4,i_1_fu_104_p2_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_104_p2[16:13]),
        .S(ap_sig_allocacmp_i_load[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_104_p2_carry__3
       (.CI(i_1_fu_104_p2_carry__2_n_2),
        .CO({i_1_fu_104_p2_carry__3_n_2,i_1_fu_104_p2_carry__3_n_3,i_1_fu_104_p2_carry__3_n_4,i_1_fu_104_p2_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_104_p2[20:17]),
        .S(ap_sig_allocacmp_i_load[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_104_p2_carry__4
       (.CI(i_1_fu_104_p2_carry__3_n_2),
        .CO({i_1_fu_104_p2_carry__4_n_2,i_1_fu_104_p2_carry__4_n_3,i_1_fu_104_p2_carry__4_n_4,i_1_fu_104_p2_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_104_p2[24:21]),
        .S(ap_sig_allocacmp_i_load[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_104_p2_carry__5
       (.CI(i_1_fu_104_p2_carry__4_n_2),
        .CO({i_1_fu_104_p2_carry__5_n_2,i_1_fu_104_p2_carry__5_n_3,i_1_fu_104_p2_carry__5_n_4,i_1_fu_104_p2_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_104_p2[28:25]),
        .S(ap_sig_allocacmp_i_load[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_104_p2_carry__6
       (.CI(i_1_fu_104_p2_carry__5_n_2),
        .CO({NLW_i_1_fu_104_p2_carry__6_CO_UNCONNECTED[3:2],i_1_fu_104_p2_carry__6_n_4,i_1_fu_104_p2_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_1_fu_104_p2_carry__6_O_UNCONNECTED[3],i_1_fu_104_p2[31:29]}),
        .S({1'b0,ap_sig_allocacmp_i_load[31:29]}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_fu_44[0]_i_11 
       (.I0(i_1_fu_104_p2[7]),
        .I1(i_1_fu_104_p2[4]),
        .I2(i_1_fu_104_p2[18]),
        .I3(i_1_fu_104_p2[9]),
        .O(\i_fu_44[0]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_fu_44[0]_i_6 
       (.I0(i_1_fu_104_p2[23]),
        .I1(i_1_fu_104_p2[28]),
        .I2(i_1_fu_104_p2[27]),
        .I3(i_1_fu_104_p2[25]),
        .I4(\icmp_ln490_reg_178[0]_i_8_n_2 ),
        .O(\i_fu_44[0]_i_6_n_2 ));
  FDRE \i_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(i_fu_44_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(i_fu_44_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(i_fu_44_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(i_fu_44_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(i_fu_44_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(i_fu_44_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(i_fu_44_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(i_fu_44_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(i_fu_44_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(i_fu_44_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(i_fu_44_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(i_fu_44_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(i_fu_44_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(i_fu_44_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(i_fu_44_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(i_fu_44_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(i_fu_44_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(i_fu_44_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(i_fu_44_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(i_fu_44_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(i_fu_44_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(i_fu_44_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(i_fu_44_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(i_fu_44_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(i_fu_44_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(i_fu_44_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(i_fu_44_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(i_fu_44_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(i_fu_44_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(i_fu_44_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(i_fu_44_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  FDRE \i_fu_44_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(i_fu_44_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_12));
  CARRY4 icmp_ln481_fu_89_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln481_fu_89_p2_carry_n_2,icmp_ln481_fu_89_p2_carry_n_3,icmp_ln481_fu_89_p2_carry_n_4,icmp_ln481_fu_89_p2_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln481_fu_89_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6}));
  CARRY4 icmp_ln481_fu_89_p2_carry__0
       (.CI(icmp_ln481_fu_89_p2_carry_n_2),
        .CO({icmp_ln481_fu_89_p2_carry__0_n_2,icmp_ln481_fu_89_p2_carry__0_n_3,icmp_ln481_fu_89_p2_carry__0_n_4,icmp_ln481_fu_89_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln481_fu_89_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52}));
  CARRY4 icmp_ln481_fu_89_p2_carry__1
       (.CI(icmp_ln481_fu_89_p2_carry__0_n_2),
        .CO({NLW_icmp_ln481_fu_89_p2_carry__1_CO_UNCONNECTED[3],icmp_ln481_fu_89_p24_in,icmp_ln481_fu_89_p2_carry__1_n_4,icmp_ln481_fu_89_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln481_fu_89_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55}));
  FDRE \icmp_ln481_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(icmp_ln481_reg_168),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln490_reg_178[0]_i_6 
       (.I0(i_1_fu_104_p2[11]),
        .I1(i_1_fu_104_p2[14]),
        .I2(i_1_fu_104_p2[13]),
        .I3(i_1_fu_104_p2[21]),
        .I4(\icmp_ln490_reg_178[0]_i_9_n_2 ),
        .O(\icmp_ln490_reg_178[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln490_reg_178[0]_i_8 
       (.I0(i_1_fu_104_p2[19]),
        .I1(i_1_fu_104_p2[3]),
        .I2(i_1_fu_104_p2[20]),
        .I3(i_1_fu_104_p2[15]),
        .O(\icmp_ln490_reg_178[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln490_reg_178[0]_i_9 
       (.I0(i_1_fu_104_p2[26]),
        .I1(i_1_fu_104_p2[22]),
        .I2(i_1_fu_104_p2[16]),
        .I3(i_1_fu_104_p2[6]),
        .O(\icmp_ln490_reg_178[0]_i_9_n_2 ));
  FDRE \icmp_ln490_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(icmp_ln490_fu_110_p2),
        .Q(icmp_ln490_reg_178),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B00)) 
    \p_Val2_s_fu_40[7]_i_2 
       (.I0(dwc2dma_full_n),
        .I1(icmp_ln490_reg_178),
        .I2(icmp_ln481_reg_168),
        .I3(ap_CS_iter1_fsm_state2),
        .O(p_Val2_s_fu_4000_out));
  FDRE \p_Val2_s_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4000_out),
        .D(\ei_V_reg_172_reg[7]_0 [8]),
        .Q(\ei_V_reg_172_reg[7]_0 [0]),
        .R(p_Val2_s_fu_400));
  FDRE \p_Val2_s_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4000_out),
        .D(\ei_V_reg_172_reg[7]_0 [9]),
        .Q(\ei_V_reg_172_reg[7]_0 [1]),
        .R(p_Val2_s_fu_400));
  FDRE \p_Val2_s_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4000_out),
        .D(\ei_V_reg_172_reg[7]_0 [10]),
        .Q(\ei_V_reg_172_reg[7]_0 [2]),
        .R(p_Val2_s_fu_400));
  FDRE \p_Val2_s_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4000_out),
        .D(\ei_V_reg_172_reg[7]_0 [11]),
        .Q(\ei_V_reg_172_reg[7]_0 [3]),
        .R(p_Val2_s_fu_400));
  FDRE \p_Val2_s_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4000_out),
        .D(\ei_V_reg_172_reg[7]_0 [12]),
        .Q(\ei_V_reg_172_reg[7]_0 [4]),
        .R(p_Val2_s_fu_400));
  FDRE \p_Val2_s_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4000_out),
        .D(\ei_V_reg_172_reg[7]_0 [13]),
        .Q(\ei_V_reg_172_reg[7]_0 [5]),
        .R(p_Val2_s_fu_400));
  FDRE \p_Val2_s_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4000_out),
        .D(\ei_V_reg_172_reg[7]_0 [14]),
        .Q(\ei_V_reg_172_reg[7]_0 [6]),
        .R(p_Val2_s_fu_400));
  FDRE \p_Val2_s_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4000_out),
        .D(\ei_V_reg_172_reg[7]_0 [15]),
        .Q(\ei_V_reg_172_reg[7]_0 [7]),
        .R(p_Val2_s_fu_400));
  FDRE \t_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[0]),
        .Q(\t_fu_48_reg_n_2_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[10]),
        .Q(\t_fu_48_reg_n_2_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[11]),
        .Q(\t_fu_48_reg_n_2_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[12]),
        .Q(\t_fu_48_reg_n_2_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[13]),
        .Q(\t_fu_48_reg_n_2_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[14]),
        .Q(\t_fu_48_reg_n_2_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[15]),
        .Q(\t_fu_48_reg_n_2_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[16]),
        .Q(\t_fu_48_reg_n_2_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[17]),
        .Q(\t_fu_48_reg_n_2_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[18]),
        .Q(\t_fu_48_reg_n_2_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[19]),
        .Q(\t_fu_48_reg_n_2_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[1]),
        .Q(\t_fu_48_reg_n_2_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[20]),
        .Q(\t_fu_48_reg_n_2_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[21]),
        .Q(\t_fu_48_reg_n_2_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[22]),
        .Q(\t_fu_48_reg_n_2_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[23]),
        .Q(\t_fu_48_reg_n_2_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[24]),
        .Q(\t_fu_48_reg_n_2_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[25]),
        .Q(\t_fu_48_reg_n_2_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[26]),
        .Q(\t_fu_48_reg_n_2_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[27]),
        .Q(\t_fu_48_reg_n_2_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[28]),
        .Q(\t_fu_48_reg_n_2_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[29]),
        .Q(\t_fu_48_reg_n_2_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[2]),
        .Q(\t_fu_48_reg_n_2_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[30]),
        .Q(\t_fu_48_reg_n_2_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[31]),
        .Q(\t_fu_48_reg_n_2_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[3]),
        .Q(\t_fu_48_reg_n_2_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[4]),
        .Q(\t_fu_48_reg_n_2_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[5]),
        .Q(\t_fu_48_reg_n_2_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[6]),
        .Q(\t_fu_48_reg_n_2_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[7]),
        .Q(\t_fu_48_reg_n_2_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[8]),
        .Q(\t_fu_48_reg_n_2_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \t_fu_48_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_state_reg[0] ),
        .D(t_2_fu_95_p2[9]),
        .Q(\t_fu_48_reg_n_2_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_s
   (\B_V_data_1_state_reg[1] ,
    \ap_CS_fsm_reg[0]_0 ,
    push,
    ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready,
    D,
    SR,
    ap_clk,
    Q,
    S,
    \totalIters_reg_90_reg[9]_0 ,
    \totalIters_reg_90_reg[13]_0 ,
    \totalIters_reg_90_reg[17]_0 ,
    \totalIters_reg_90_reg[21]_0 ,
    \totalIters_reg_90_reg[25]_0 ,
    \totalIters_reg_90_reg[29]_0 ,
    \totalIters_reg_90_reg[31]_0 ,
    numReps_c_full_n,
    ap_start,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready,
    dwc2dma_full_n,
    in0_V_TVALID,
    ap_rst_n,
    in0_V_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output push;
  output ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  output [15:0]D;
  input [0:0]SR;
  input ap_clk;
  input [27:0]Q;
  input [2:0]S;
  input [3:0]\totalIters_reg_90_reg[9]_0 ;
  input [3:0]\totalIters_reg_90_reg[13]_0 ;
  input [3:0]\totalIters_reg_90_reg[17]_0 ;
  input [3:0]\totalIters_reg_90_reg[21]_0 ;
  input [3:0]\totalIters_reg_90_reg[25]_0 ;
  input [3:0]\totalIters_reg_90_reg[29]_0 ;
  input [1:0]\totalIters_reg_90_reg[31]_0 ;
  input numReps_c_full_n;
  input ap_start;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  input dwc2dma_full_n;
  input in0_V_TVALID;
  input ap_rst_n;
  input [7:0]in0_V_TDATA;

  wire [7:0]B_V_data_1_data_out;
  wire B_V_data_1_sel;
  wire \B_V_data_1_state_reg[1] ;
  wire [15:0]D;
  wire [27:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire dwc2dma_full_n;
  wire grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg;
  wire grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_n_2;
  wire grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_n_7;
  wire grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_n_8;
  wire [7:0]in0_V_TDATA;
  wire in0_V_TVALID;
  wire in0_V_TVALID_int_regslice;
  wire numReps_c_full_n;
  wire push;
  wire [31:1]totalIters;
  wire [31:2]totalIters_fu_77_p2;
  wire totalIters_fu_77_p2_carry__0_n_2;
  wire totalIters_fu_77_p2_carry__0_n_3;
  wire totalIters_fu_77_p2_carry__0_n_4;
  wire totalIters_fu_77_p2_carry__0_n_5;
  wire totalIters_fu_77_p2_carry__1_n_2;
  wire totalIters_fu_77_p2_carry__1_n_3;
  wire totalIters_fu_77_p2_carry__1_n_4;
  wire totalIters_fu_77_p2_carry__1_n_5;
  wire totalIters_fu_77_p2_carry__2_n_2;
  wire totalIters_fu_77_p2_carry__2_n_3;
  wire totalIters_fu_77_p2_carry__2_n_4;
  wire totalIters_fu_77_p2_carry__2_n_5;
  wire totalIters_fu_77_p2_carry__3_n_2;
  wire totalIters_fu_77_p2_carry__3_n_3;
  wire totalIters_fu_77_p2_carry__3_n_4;
  wire totalIters_fu_77_p2_carry__3_n_5;
  wire totalIters_fu_77_p2_carry__4_n_2;
  wire totalIters_fu_77_p2_carry__4_n_3;
  wire totalIters_fu_77_p2_carry__4_n_4;
  wire totalIters_fu_77_p2_carry__4_n_5;
  wire totalIters_fu_77_p2_carry__5_n_2;
  wire totalIters_fu_77_p2_carry__5_n_3;
  wire totalIters_fu_77_p2_carry__5_n_4;
  wire totalIters_fu_77_p2_carry__5_n_5;
  wire totalIters_fu_77_p2_carry__6_n_5;
  wire totalIters_fu_77_p2_carry_n_2;
  wire totalIters_fu_77_p2_carry_n_3;
  wire totalIters_fu_77_p2_carry_n_4;
  wire totalIters_fu_77_p2_carry_n_5;
  wire [3:0]\totalIters_reg_90_reg[13]_0 ;
  wire [3:0]\totalIters_reg_90_reg[17]_0 ;
  wire [3:0]\totalIters_reg_90_reg[21]_0 ;
  wire [3:0]\totalIters_reg_90_reg[25]_0 ;
  wire [3:0]\totalIters_reg_90_reg[29]_0 ;
  wire [1:0]\totalIters_reg_90_reg[31]_0 ;
  wire [3:0]\totalIters_reg_90_reg[9]_0 ;
  wire [3:1]NLW_totalIters_fu_77_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_totalIters_fu_77_p2_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(numReps_c_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .I4(ap_CS_fsm_state2),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3 grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58
       (.B_V_data_1_sel(B_V_data_1_sel),
        .\B_V_data_1_state_reg[0] (grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_n_2),
        .D({ap_NS_fsm[2],ap_NS_fsm[0]}),
        .Q(totalIters),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_n_7),
        .\ap_CS_fsm_reg[2] (grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_n_8),
        .\ap_CS_fsm_reg[2]_0 ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready(ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .dwc2dma_full_n(dwc2dma_full_n),
        .\ei_V_reg_172_reg[7]_0 (D),
        .\ei_V_reg_172_reg[7]_1 (B_V_data_1_data_out),
        .grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .numReps_c_full_n(numReps_c_full_n),
        .push(push));
  FDRE #(
    .INIT(1'b0)) 
    grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_n_7),
        .Q(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_regslice_both regslice_both_in0_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (B_V_data_1_data_out),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_n_8),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .\B_V_data_1_state_reg[1]_1 (grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_n_2),
        .Q(ap_CS_fsm_state3),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_TDATA(in0_V_TDATA),
        .in0_V_TVALID(in0_V_TVALID),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 totalIters_fu_77_p2_carry
       (.CI(1'b0),
        .CO({totalIters_fu_77_p2_carry_n_2,totalIters_fu_77_p2_carry_n_3,totalIters_fu_77_p2_carry_n_4,totalIters_fu_77_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({Q[2:0],1'b0}),
        .O(totalIters_fu_77_p2[5:2]),
        .S({S,Q[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 totalIters_fu_77_p2_carry__0
       (.CI(totalIters_fu_77_p2_carry_n_2),
        .CO({totalIters_fu_77_p2_carry__0_n_2,totalIters_fu_77_p2_carry__0_n_3,totalIters_fu_77_p2_carry__0_n_4,totalIters_fu_77_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI(Q[6:3]),
        .O(totalIters_fu_77_p2[9:6]),
        .S(\totalIters_reg_90_reg[9]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 totalIters_fu_77_p2_carry__1
       (.CI(totalIters_fu_77_p2_carry__0_n_2),
        .CO({totalIters_fu_77_p2_carry__1_n_2,totalIters_fu_77_p2_carry__1_n_3,totalIters_fu_77_p2_carry__1_n_4,totalIters_fu_77_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI(Q[10:7]),
        .O(totalIters_fu_77_p2[13:10]),
        .S(\totalIters_reg_90_reg[13]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 totalIters_fu_77_p2_carry__2
       (.CI(totalIters_fu_77_p2_carry__1_n_2),
        .CO({totalIters_fu_77_p2_carry__2_n_2,totalIters_fu_77_p2_carry__2_n_3,totalIters_fu_77_p2_carry__2_n_4,totalIters_fu_77_p2_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI(Q[14:11]),
        .O(totalIters_fu_77_p2[17:14]),
        .S(\totalIters_reg_90_reg[17]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 totalIters_fu_77_p2_carry__3
       (.CI(totalIters_fu_77_p2_carry__2_n_2),
        .CO({totalIters_fu_77_p2_carry__3_n_2,totalIters_fu_77_p2_carry__3_n_3,totalIters_fu_77_p2_carry__3_n_4,totalIters_fu_77_p2_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI(Q[18:15]),
        .O(totalIters_fu_77_p2[21:18]),
        .S(\totalIters_reg_90_reg[21]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 totalIters_fu_77_p2_carry__4
       (.CI(totalIters_fu_77_p2_carry__3_n_2),
        .CO({totalIters_fu_77_p2_carry__4_n_2,totalIters_fu_77_p2_carry__4_n_3,totalIters_fu_77_p2_carry__4_n_4,totalIters_fu_77_p2_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI(Q[22:19]),
        .O(totalIters_fu_77_p2[25:22]),
        .S(\totalIters_reg_90_reg[25]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 totalIters_fu_77_p2_carry__5
       (.CI(totalIters_fu_77_p2_carry__4_n_2),
        .CO({totalIters_fu_77_p2_carry__5_n_2,totalIters_fu_77_p2_carry__5_n_3,totalIters_fu_77_p2_carry__5_n_4,totalIters_fu_77_p2_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI(Q[26:23]),
        .O(totalIters_fu_77_p2[29:26]),
        .S(\totalIters_reg_90_reg[29]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 totalIters_fu_77_p2_carry__6
       (.CI(totalIters_fu_77_p2_carry__5_n_2),
        .CO({NLW_totalIters_fu_77_p2_carry__6_CO_UNCONNECTED[3:1],totalIters_fu_77_p2_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[27]}),
        .O({NLW_totalIters_fu_77_p2_carry__6_O_UNCONNECTED[3:2],totalIters_fu_77_p2[31:30]}),
        .S({1'b0,1'b0,\totalIters_reg_90_reg[31]_0 }));
  FDRE \totalIters_reg_90_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[10]),
        .Q(totalIters[10]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[11]),
        .Q(totalIters[11]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[12]),
        .Q(totalIters[12]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[13]),
        .Q(totalIters[13]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[14]),
        .Q(totalIters[14]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[15]),
        .Q(totalIters[15]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[16]),
        .Q(totalIters[16]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[17]),
        .Q(totalIters[17]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[18]),
        .Q(totalIters[18]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[19]),
        .Q(totalIters[19]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(Q[0]),
        .Q(totalIters[1]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[20]),
        .Q(totalIters[20]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[21]),
        .Q(totalIters[21]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[22]),
        .Q(totalIters[22]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[23]),
        .Q(totalIters[23]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[24]),
        .Q(totalIters[24]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[25]),
        .Q(totalIters[25]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[26]),
        .Q(totalIters[26]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[27]),
        .Q(totalIters[27]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[28]),
        .Q(totalIters[28]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[29]),
        .Q(totalIters[29]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[2]),
        .Q(totalIters[2]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[30]),
        .Q(totalIters[30]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[31]),
        .Q(totalIters[31]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[3]),
        .Q(totalIters[3]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[4]),
        .Q(totalIters[4]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[5]),
        .Q(totalIters[5]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[6]),
        .Q(totalIters[6]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[7]),
        .Q(totalIters[7]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[8]),
        .Q(totalIters[8]),
        .R(1'b0));
  FDRE \totalIters_reg_90_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(totalIters_fu_77_p2[9]),
        .Q(totalIters[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_control_s_axi
   (\FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    ap_start,
    push,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    in,
    \int_numReps_reg[31]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    \int_numReps_reg[30]_0 ,
    S,
    \int_numReps_reg[6]_0 ,
    \int_numReps_reg[10]_0 ,
    \int_numReps_reg[14]_0 ,
    \int_numReps_reg[18]_0 ,
    \int_numReps_reg[22]_0 ,
    \int_numReps_reg[26]_0 ,
    ap_rst_n_0,
    s_axi_control_RDATA,
    SR,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    auto_restart_status_reg_0,
    CO,
    Q,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready,
    Stream2Mem_Batch_16u_10u_U0_ap_start,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    numReps_c_full_n,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready_reg,
    start_for_Stream2Mem_Batch_16u_10u_U0_full_n,
    start_once_reg,
    s_axi_control_AWVALID,
    int_ap_start_reg_0,
    ap_rst_n,
    ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready,
    push_0,
    s_axi_control_AWADDR);
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output ap_start;
  output push;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output [63:0]in;
  output [31:0]\int_numReps_reg[31]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [1:0]\int_numReps_reg[30]_0 ;
  output [2:0]S;
  output [3:0]\int_numReps_reg[6]_0 ;
  output [3:0]\int_numReps_reg[10]_0 ;
  output [3:0]\int_numReps_reg[14]_0 ;
  output [3:0]\int_numReps_reg[18]_0 ;
  output [3:0]\int_numReps_reg[22]_0 ;
  output [3:0]\int_numReps_reg[26]_0 ;
  output ap_rst_n_0;
  output [31:0]s_axi_control_RDATA;
  input [0:0]SR;
  input ap_clk;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input auto_restart_status_reg_0;
  input [0:0]CO;
  input [1:0]Q;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  input Stream2Mem_Batch_16u_10u_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input numReps_c_full_n;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready_reg;
  input start_for_Stream2Mem_Batch_16u_10u_U0_full_n;
  input start_once_reg;
  input s_axi_control_AWVALID;
  input int_ap_start_reg_0;
  input ap_rst_n;
  input ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  input push_0;
  input [5:0]s_axi_control_AWADDR;

  wire [0:0]CO;
  wire \FSM_onehot_rstate[1]_i_1_n_2 ;
  wire \FSM_onehot_rstate[2]_i_1_n_2 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1_n_2 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire Stream2Mem_Batch_16u_10u_U0_ap_start;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_2;
  wire auto_restart_status_reg_0;
  wire auto_restart_status_reg_n_2;
  wire [63:0]in;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_2;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_2;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_2;
  wire int_gie_i_1_n_2;
  wire int_gie_reg_n_2;
  wire \int_ier[0]_i_1_n_2 ;
  wire \int_ier[1]_i_1_n_2 ;
  wire \int_ier[1]_i_2_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire int_interrupt0;
  wire int_interrupt_reg_n_2;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_isr_reg_n_2_[0] ;
  wire \int_isr_reg_n_2_[1] ;
  wire [31:0]int_numReps0;
  wire \int_numReps[31]_i_1_n_2 ;
  wire [3:0]\int_numReps_reg[10]_0 ;
  wire [3:0]\int_numReps_reg[14]_0 ;
  wire [3:0]\int_numReps_reg[18]_0 ;
  wire [3:0]\int_numReps_reg[22]_0 ;
  wire [3:0]\int_numReps_reg[26]_0 ;
  wire [1:0]\int_numReps_reg[30]_0 ;
  wire [31:0]\int_numReps_reg[31]_0 ;
  wire [3:0]\int_numReps_reg[6]_0 ;
  wire \int_out_r[31]_i_1_n_2 ;
  wire \int_out_r[31]_i_3_n_2 ;
  wire \int_out_r[63]_i_1_n_2 ;
  wire [31:0]int_out_r_reg0;
  wire [31:0]int_out_r_reg02_out;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_2;
  wire int_task_ap_done_i_2_n_2;
  wire numReps_c_full_n;
  wire p_0_in;
  wire [7:2]p_3_in;
  wire push;
  wire push_0;
  wire \rdata[0]_i_1_n_2 ;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[0]_i_3_n_2 ;
  wire \rdata[10]_i_1_n_2 ;
  wire \rdata[11]_i_1_n_2 ;
  wire \rdata[12]_i_1_n_2 ;
  wire \rdata[13]_i_1_n_2 ;
  wire \rdata[14]_i_1_n_2 ;
  wire \rdata[15]_i_1_n_2 ;
  wire \rdata[16]_i_1_n_2 ;
  wire \rdata[17]_i_1_n_2 ;
  wire \rdata[18]_i_1_n_2 ;
  wire \rdata[19]_i_1_n_2 ;
  wire \rdata[1]_i_1_n_2 ;
  wire \rdata[1]_i_2_n_2 ;
  wire \rdata[1]_i_3_n_2 ;
  wire \rdata[20]_i_1_n_2 ;
  wire \rdata[21]_i_1_n_2 ;
  wire \rdata[22]_i_1_n_2 ;
  wire \rdata[23]_i_1_n_2 ;
  wire \rdata[24]_i_1_n_2 ;
  wire \rdata[25]_i_1_n_2 ;
  wire \rdata[26]_i_1_n_2 ;
  wire \rdata[27]_i_1_n_2 ;
  wire \rdata[28]_i_1_n_2 ;
  wire \rdata[29]_i_1_n_2 ;
  wire \rdata[2]_i_1_n_2 ;
  wire \rdata[2]_i_2_n_2 ;
  wire \rdata[30]_i_1_n_2 ;
  wire \rdata[31]_i_1_n_2 ;
  wire \rdata[31]_i_3_n_2 ;
  wire \rdata[31]_i_4_n_2 ;
  wire \rdata[31]_i_5_n_2 ;
  wire \rdata[3]_i_1_n_2 ;
  wire \rdata[3]_i_2_n_2 ;
  wire \rdata[4]_i_1_n_2 ;
  wire \rdata[5]_i_1_n_2 ;
  wire \rdata[6]_i_1_n_2 ;
  wire \rdata[7]_i_1_n_2 ;
  wire \rdata[7]_i_2_n_2 ;
  wire \rdata[8]_i_1_n_2 ;
  wire \rdata[9]_i_1_n_2 ;
  wire \rdata[9]_i_2_n_2 ;
  wire \rdata[9]_i_3_n_2 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire start_for_Stream2Mem_Batch_16u_10u_U0_full_n;
  wire start_once_reg;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire \waddr_reg_n_2_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_2 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BVALID),
        .I3(s_axi_control_BREADY),
        .O(\FSM_onehot_wstate[3]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_2 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_2 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  LUT4 #(
    .INIT(16'h4000)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .I1(ap_start),
        .I2(numReps_c_full_n),
        .I3(int_ap_idle_reg_0),
        .O(push));
  LUT5 #(
    .INIT(32'h202020A0)) 
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .I3(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready_reg),
        .I4(push_0),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(auto_restart_status_reg_0),
        .I2(auto_restart_status_reg_n_2),
        .O(auto_restart_status_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_2),
        .Q(auto_restart_status_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000B00000)) 
    int_ap_idle_i_1
       (.I0(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .I5(int_ap_idle_reg_1),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFBFBFFF000000FF)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_2),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(int_ap_start_reg_0),
        .I4(p_3_in[7]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_2),
        .Q(int_ap_ready),
        .R(SR));
  LUT4 #(
    .INIT(16'hFECE)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(int_ap_start5_out),
        .I2(int_ap_start_reg_0),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\int_ier[1]_i_2_n_2 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(ap_start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_2_[2] ),
        .I5(p_3_in[7]),
        .O(int_auto_restart_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(p_3_in[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\waddr_reg_n_2_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_2_[2] ),
        .I5(\int_ier_reg_n_2_[0] ),
        .O(\int_ier[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_2_[2] ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(\waddr_reg_n_2_[5] ),
        .I2(\waddr_reg_n_2_[0] ),
        .I3(\waddr_reg_n_2_[1] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_control_WVALID),
        .O(\int_ier[1]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_2 ),
        .Q(p_0_in),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_2),
        .I1(\int_isr_reg_n_2_[1] ),
        .I2(\int_isr_reg_n_2_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(int_interrupt_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(CO),
        .I3(Q[1]),
        .I4(\int_ier_reg_n_2_[0] ),
        .I5(\int_isr_reg_n_2_[0] ),
        .O(\int_isr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \int_isr[0]_i_2 
       (.I0(\int_ier[1]_i_2_n_2 ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(s_axi_control_WSTRB[0]),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'h7F778F88)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(int_ap_start_reg_0),
        .I3(p_0_in),
        .I4(\int_isr_reg_n_2_[1] ),
        .O(\int_isr[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numReps_reg[31]_0 [0]),
        .O(int_numReps0[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numReps_reg[31]_0 [10]),
        .O(int_numReps0[10]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numReps_reg[31]_0 [11]),
        .O(int_numReps0[11]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numReps_reg[31]_0 [12]),
        .O(int_numReps0[12]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numReps_reg[31]_0 [13]),
        .O(int_numReps0[13]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numReps_reg[31]_0 [14]),
        .O(int_numReps0[14]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numReps_reg[31]_0 [15]),
        .O(int_numReps0[15]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_numReps_reg[31]_0 [16]),
        .O(int_numReps0[16]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_numReps_reg[31]_0 [17]),
        .O(int_numReps0[17]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_numReps_reg[31]_0 [18]),
        .O(int_numReps0[18]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_numReps_reg[31]_0 [19]),
        .O(int_numReps0[19]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numReps_reg[31]_0 [1]),
        .O(int_numReps0[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_numReps_reg[31]_0 [20]),
        .O(int_numReps0[20]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_numReps_reg[31]_0 [21]),
        .O(int_numReps0[21]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_numReps_reg[31]_0 [22]),
        .O(int_numReps0[22]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_numReps_reg[31]_0 [23]),
        .O(int_numReps0[23]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_numReps_reg[31]_0 [24]),
        .O(int_numReps0[24]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_numReps_reg[31]_0 [25]),
        .O(int_numReps0[25]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_numReps_reg[31]_0 [26]),
        .O(int_numReps0[26]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_numReps_reg[31]_0 [27]),
        .O(int_numReps0[27]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_numReps_reg[31]_0 [28]),
        .O(int_numReps0[28]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_numReps_reg[31]_0 [29]),
        .O(int_numReps0[29]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numReps_reg[31]_0 [2]),
        .O(int_numReps0[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_numReps_reg[31]_0 [30]),
        .O(int_numReps0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_numReps[31]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\int_out_r[31]_i_3_n_2 ),
        .O(\int_numReps[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_numReps_reg[31]_0 [31]),
        .O(int_numReps0[31]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numReps_reg[31]_0 [3]),
        .O(int_numReps0[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numReps_reg[31]_0 [4]),
        .O(int_numReps0[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numReps_reg[31]_0 [5]),
        .O(int_numReps0[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numReps_reg[31]_0 [6]),
        .O(int_numReps0[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numReps_reg[31]_0 [7]),
        .O(int_numReps0[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numReps_reg[31]_0 [8]),
        .O(int_numReps0[8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numReps[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numReps_reg[31]_0 [9]),
        .O(int_numReps0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[0] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[0]),
        .Q(\int_numReps_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[10] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[10]),
        .Q(\int_numReps_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[11] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[11]),
        .Q(\int_numReps_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[12] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[12]),
        .Q(\int_numReps_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[13] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[13]),
        .Q(\int_numReps_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[14] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[14]),
        .Q(\int_numReps_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[15] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[15]),
        .Q(\int_numReps_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[16] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[16]),
        .Q(\int_numReps_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[17] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[17]),
        .Q(\int_numReps_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[18] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[18]),
        .Q(\int_numReps_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[19] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[19]),
        .Q(\int_numReps_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[1] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[1]),
        .Q(\int_numReps_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[20] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[20]),
        .Q(\int_numReps_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[21] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[21]),
        .Q(\int_numReps_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[22] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[22]),
        .Q(\int_numReps_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[23] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[23]),
        .Q(\int_numReps_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[24] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[24]),
        .Q(\int_numReps_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[25] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[25]),
        .Q(\int_numReps_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[26] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[26]),
        .Q(\int_numReps_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[27] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[27]),
        .Q(\int_numReps_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[28] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[28]),
        .Q(\int_numReps_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[29] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[29]),
        .Q(\int_numReps_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[2] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[2]),
        .Q(\int_numReps_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[30] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[30]),
        .Q(\int_numReps_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[31] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[31]),
        .Q(\int_numReps_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[3] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[3]),
        .Q(\int_numReps_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[4] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[4]),
        .Q(\int_numReps_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[5] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[5]),
        .Q(\int_numReps_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[6] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[6]),
        .Q(\int_numReps_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[7] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[7]),
        .Q(\int_numReps_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[8] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[8]),
        .Q(\int_numReps_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[9] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[9]),
        .Q(\int_numReps_reg[31]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[0]),
        .O(int_out_r_reg02_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[10]),
        .O(int_out_r_reg02_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[11]),
        .O(int_out_r_reg02_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[12]),
        .O(int_out_r_reg02_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[13]),
        .O(int_out_r_reg02_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[14]),
        .O(int_out_r_reg02_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[15]),
        .O(int_out_r_reg02_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[16]),
        .O(int_out_r_reg02_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[17]),
        .O(int_out_r_reg02_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[18]),
        .O(int_out_r_reg02_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[19]),
        .O(int_out_r_reg02_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[1]),
        .O(int_out_r_reg02_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[20]),
        .O(int_out_r_reg02_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[21]),
        .O(int_out_r_reg02_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[22]),
        .O(int_out_r_reg02_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[23]),
        .O(int_out_r_reg02_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[24]),
        .O(int_out_r_reg02_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[25]),
        .O(int_out_r_reg02_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[26]),
        .O(int_out_r_reg02_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[27]),
        .O(int_out_r_reg02_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[28]),
        .O(int_out_r_reg02_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[29]),
        .O(int_out_r_reg02_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[2]),
        .O(int_out_r_reg02_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[30]),
        .O(int_out_r_reg02_out[30]));
  LUT3 #(
    .INIT(8'h01)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\int_out_r[31]_i_3_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .O(\int_out_r[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[31]),
        .O(int_out_r_reg02_out[31]));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \int_out_r[31]_i_3 
       (.I0(\waddr_reg_n_2_[5] ),
        .I1(\waddr_reg_n_2_[0] ),
        .I2(\waddr_reg_n_2_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .I5(\waddr_reg_n_2_[4] ),
        .O(\int_out_r[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[32]),
        .O(int_out_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[33]),
        .O(int_out_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[34]),
        .O(int_out_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[35]),
        .O(int_out_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[36]),
        .O(int_out_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[37]),
        .O(int_out_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[38]),
        .O(int_out_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[39]),
        .O(int_out_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[3]),
        .O(int_out_r_reg02_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[40]),
        .O(int_out_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[41]),
        .O(int_out_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[42]),
        .O(int_out_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[43]),
        .O(int_out_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[44]),
        .O(int_out_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[45]),
        .O(int_out_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[46]),
        .O(int_out_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[47]),
        .O(int_out_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[48]),
        .O(int_out_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[49]),
        .O(int_out_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[4]),
        .O(int_out_r_reg02_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[50]),
        .O(int_out_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[51]),
        .O(int_out_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[52]),
        .O(int_out_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[53]),
        .O(int_out_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[54]),
        .O(int_out_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[55]),
        .O(int_out_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[56]),
        .O(int_out_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[57]),
        .O(int_out_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[58]),
        .O(int_out_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[59]),
        .O(int_out_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[5]),
        .O(int_out_r_reg02_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[60]),
        .O(int_out_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[61]),
        .O(int_out_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[62]),
        .O(int_out_r_reg0[30]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_out_r[63]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\int_out_r[31]_i_3_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .O(\int_out_r[63]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[63]),
        .O(int_out_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[6]),
        .O(int_out_r_reg02_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[7]),
        .O(int_out_r_reg02_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[8]),
        .O(int_out_r_reg02_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[9]),
        .O(int_out_r_reg02_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[0]),
        .Q(in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[10]),
        .Q(in[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[11]),
        .Q(in[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[12]),
        .Q(in[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[13]),
        .Q(in[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[14]),
        .Q(in[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[15]),
        .Q(in[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[16]),
        .Q(in[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[17]),
        .Q(in[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[18]),
        .Q(in[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[19]),
        .Q(in[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[1]),
        .Q(in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[20]),
        .Q(in[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[21]),
        .Q(in[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[22]),
        .Q(in[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[23]),
        .Q(in[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[24]),
        .Q(in[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[25]),
        .Q(in[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[26]),
        .Q(in[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[27]),
        .Q(in[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[28]),
        .Q(in[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[29]),
        .Q(in[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[2]),
        .Q(in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[30]),
        .Q(in[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[31]),
        .Q(in[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[0]),
        .Q(in[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[1]),
        .Q(in[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[2]),
        .Q(in[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[3]),
        .Q(in[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[4]),
        .Q(in[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[5]),
        .Q(in[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[6]),
        .Q(in[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[7]),
        .Q(in[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[3]),
        .Q(in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[8]),
        .Q(in[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[9]),
        .Q(in[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[10]),
        .Q(in[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[11]),
        .Q(in[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[12]),
        .Q(in[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[13]),
        .Q(in[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[14]),
        .Q(in[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[15]),
        .Q(in[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[16]),
        .Q(in[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[17]),
        .Q(in[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[4]),
        .Q(in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[18]),
        .Q(in[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[19]),
        .Q(in[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[20]),
        .Q(in[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[21]),
        .Q(in[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[22]),
        .Q(in[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[23]),
        .Q(in[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[24]),
        .Q(in[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[25]),
        .Q(in[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[26]),
        .Q(in[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[27]),
        .Q(in[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[5]),
        .Q(in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[28]),
        .Q(in[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[29]),
        .Q(in[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[30]),
        .Q(in[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[31]),
        .Q(in[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[6]),
        .Q(in[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[7]),
        .Q(in[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[8]),
        .Q(in[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[9]),
        .Q(in[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFBFFF00)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_2),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(task_ap_done),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(int_task_ap_done_i_2_n_2));
  LUT5 #(
    .INIT(32'h1111F000)) 
    int_task_ap_done_i_3
       (.I0(auto_restart_status_reg_0),
        .I1(p_3_in[2]),
        .I2(CO),
        .I3(Q[1]),
        .I4(auto_restart_status_reg_n_2),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_2),
        .Q(int_task_ap_done),
        .R(SR));
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[1]_i_2 
       (.I0(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready_reg),
        .I1(ap_start),
        .I2(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .I3(start_once_reg),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h1111111011111115)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(\rdata[0]_i_2_n_2 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\rdata[0]_i_3_n_2 ),
        .O(\rdata[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    \rdata[0]_i_2 
       (.I0(in[0]),
        .I1(in[32]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_numReps_reg[31]_0 [0]),
        .O(\rdata[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[0]_i_3 
       (.I0(ap_start),
        .I1(int_gie_reg_n_2),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(\int_ier_reg_n_2_[0] ),
        .I4(\rdata[31]_i_5_n_2 ),
        .I5(\int_isr_reg_n_2_[0] ),
        .O(\rdata[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [10]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[42]),
        .I4(in[10]),
        .O(\rdata[10]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [11]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[43]),
        .I4(in[11]),
        .O(\rdata[11]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [12]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[44]),
        .I4(in[12]),
        .O(\rdata[12]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [13]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[45]),
        .I4(in[13]),
        .O(\rdata[13]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [14]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[46]),
        .I4(in[14]),
        .O(\rdata[14]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [15]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[47]),
        .I4(in[15]),
        .O(\rdata[15]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [16]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[48]),
        .I4(in[16]),
        .O(\rdata[16]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [17]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[49]),
        .I4(in[17]),
        .O(\rdata[17]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [18]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[50]),
        .I4(in[18]),
        .O(\rdata[18]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [19]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[51]),
        .I4(in[19]),
        .O(\rdata[19]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000AAABAAA8)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_2 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\rdata[1]_i_3_n_2 ),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(in[1]),
        .I1(in[33]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(\int_numReps_reg[31]_0 [1]),
        .I4(\rdata[31]_i_5_n_2 ),
        .O(\rdata[1]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_3 
       (.I0(int_task_ap_done),
        .I1(\rdata[31]_i_4_n_2 ),
        .I2(p_0_in),
        .I3(\rdata[31]_i_5_n_2 ),
        .I4(\int_isr_reg_n_2_[1] ),
        .O(\rdata[1]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [20]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[52]),
        .I4(in[20]),
        .O(\rdata[20]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [21]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[53]),
        .I4(in[21]),
        .O(\rdata[21]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [22]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[54]),
        .I4(in[22]),
        .O(\rdata[22]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [23]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[55]),
        .I4(in[23]),
        .O(\rdata[23]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [24]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[56]),
        .I4(in[24]),
        .O(\rdata[24]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [25]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[57]),
        .I4(in[25]),
        .O(\rdata[25]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [26]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[58]),
        .I4(in[26]),
        .O(\rdata[26]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [27]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[59]),
        .I4(in[27]),
        .O(\rdata[27]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [28]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[60]),
        .I4(in[28]),
        .O(\rdata[28]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [29]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[61]),
        .I4(in[29]),
        .O(\rdata[29]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \rdata[2]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(p_3_in[2]),
        .I5(\rdata[2]_i_2_n_2 ),
        .O(\rdata[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[2]_i_2 
       (.I0(\rdata[9]_i_3_n_2 ),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\int_numReps_reg[31]_0 [2]),
        .I3(\rdata[31]_i_4_n_2 ),
        .I4(in[34]),
        .I5(in[2]),
        .O(\rdata[2]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [30]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[62]),
        .I4(in[30]),
        .O(\rdata[30]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h8888888800000008)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[31]_i_3 
       (.I0(in[31]),
        .I1(in[63]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(\int_numReps_reg[31]_0 [31]),
        .I4(\rdata[31]_i_5_n_2 ),
        .O(\rdata[31]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h10000111)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \rdata[3]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(int_ap_ready),
        .I5(\rdata[3]_i_2_n_2 ),
        .O(\rdata[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[3]_i_2 
       (.I0(\rdata[9]_i_3_n_2 ),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\int_numReps_reg[31]_0 [3]),
        .I3(\rdata[31]_i_4_n_2 ),
        .I4(in[35]),
        .I5(in[3]),
        .O(\rdata[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [4]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[36]),
        .I4(in[4]),
        .O(\rdata[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [5]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[37]),
        .I4(in[5]),
        .O(\rdata[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [6]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[38]),
        .I4(in[6]),
        .O(\rdata[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(p_3_in[7]),
        .I5(\rdata[7]_i_2_n_2 ),
        .O(\rdata[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[7]_i_2 
       (.I0(\rdata[9]_i_3_n_2 ),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\int_numReps_reg[31]_0 [7]),
        .I3(\rdata[31]_i_4_n_2 ),
        .I4(in[39]),
        .I5(in[7]),
        .O(\rdata[7]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(\int_numReps_reg[31]_0 [8]),
        .I2(\rdata[31]_i_4_n_2 ),
        .I3(in[40]),
        .I4(in[8]),
        .O(\rdata[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(int_interrupt_reg_n_2),
        .I5(\rdata[9]_i_2_n_2 ),
        .O(\rdata[9]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_3_n_2 ),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\int_numReps_reg[31]_0 [9]),
        .I3(\rdata[31]_i_4_n_2 ),
        .I4(in[41]),
        .I5(in[9]),
        .O(\rdata[9]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h5554)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_3_n_2 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_2 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__0_i_1
       (.I0(\int_numReps_reg[31]_0 [6]),
        .I1(\int_numReps_reg[31]_0 [8]),
        .O(\int_numReps_reg[6]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__0_i_2
       (.I0(\int_numReps_reg[31]_0 [5]),
        .I1(\int_numReps_reg[31]_0 [7]),
        .O(\int_numReps_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__0_i_3
       (.I0(\int_numReps_reg[31]_0 [4]),
        .I1(\int_numReps_reg[31]_0 [6]),
        .O(\int_numReps_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__0_i_4
       (.I0(\int_numReps_reg[31]_0 [3]),
        .I1(\int_numReps_reg[31]_0 [5]),
        .O(\int_numReps_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__1_i_1
       (.I0(\int_numReps_reg[31]_0 [10]),
        .I1(\int_numReps_reg[31]_0 [12]),
        .O(\int_numReps_reg[10]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__1_i_2
       (.I0(\int_numReps_reg[31]_0 [9]),
        .I1(\int_numReps_reg[31]_0 [11]),
        .O(\int_numReps_reg[10]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__1_i_3
       (.I0(\int_numReps_reg[31]_0 [8]),
        .I1(\int_numReps_reg[31]_0 [10]),
        .O(\int_numReps_reg[10]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__1_i_4
       (.I0(\int_numReps_reg[31]_0 [7]),
        .I1(\int_numReps_reg[31]_0 [9]),
        .O(\int_numReps_reg[10]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__2_i_1
       (.I0(\int_numReps_reg[31]_0 [14]),
        .I1(\int_numReps_reg[31]_0 [16]),
        .O(\int_numReps_reg[14]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__2_i_2
       (.I0(\int_numReps_reg[31]_0 [13]),
        .I1(\int_numReps_reg[31]_0 [15]),
        .O(\int_numReps_reg[14]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__2_i_3
       (.I0(\int_numReps_reg[31]_0 [12]),
        .I1(\int_numReps_reg[31]_0 [14]),
        .O(\int_numReps_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__2_i_4
       (.I0(\int_numReps_reg[31]_0 [11]),
        .I1(\int_numReps_reg[31]_0 [13]),
        .O(\int_numReps_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__3_i_1
       (.I0(\int_numReps_reg[31]_0 [18]),
        .I1(\int_numReps_reg[31]_0 [20]),
        .O(\int_numReps_reg[18]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__3_i_2
       (.I0(\int_numReps_reg[31]_0 [17]),
        .I1(\int_numReps_reg[31]_0 [19]),
        .O(\int_numReps_reg[18]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__3_i_3
       (.I0(\int_numReps_reg[31]_0 [16]),
        .I1(\int_numReps_reg[31]_0 [18]),
        .O(\int_numReps_reg[18]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__3_i_4
       (.I0(\int_numReps_reg[31]_0 [15]),
        .I1(\int_numReps_reg[31]_0 [17]),
        .O(\int_numReps_reg[18]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__4_i_1
       (.I0(\int_numReps_reg[31]_0 [22]),
        .I1(\int_numReps_reg[31]_0 [24]),
        .O(\int_numReps_reg[22]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__4_i_2
       (.I0(\int_numReps_reg[31]_0 [21]),
        .I1(\int_numReps_reg[31]_0 [23]),
        .O(\int_numReps_reg[22]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__4_i_3
       (.I0(\int_numReps_reg[31]_0 [20]),
        .I1(\int_numReps_reg[31]_0 [22]),
        .O(\int_numReps_reg[22]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__4_i_4
       (.I0(\int_numReps_reg[31]_0 [19]),
        .I1(\int_numReps_reg[31]_0 [21]),
        .O(\int_numReps_reg[22]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__5_i_1
       (.I0(\int_numReps_reg[31]_0 [26]),
        .I1(\int_numReps_reg[31]_0 [28]),
        .O(\int_numReps_reg[26]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__5_i_2
       (.I0(\int_numReps_reg[31]_0 [25]),
        .I1(\int_numReps_reg[31]_0 [27]),
        .O(\int_numReps_reg[26]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__5_i_3
       (.I0(\int_numReps_reg[31]_0 [24]),
        .I1(\int_numReps_reg[31]_0 [26]),
        .O(\int_numReps_reg[26]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__5_i_4
       (.I0(\int_numReps_reg[31]_0 [23]),
        .I1(\int_numReps_reg[31]_0 [25]),
        .O(\int_numReps_reg[26]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__6_i_1
       (.I0(\int_numReps_reg[31]_0 [30]),
        .I1(\int_numReps_reg[31]_0 [28]),
        .O(\int_numReps_reg[30]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry__6_i_2
       (.I0(\int_numReps_reg[31]_0 [27]),
        .I1(\int_numReps_reg[31]_0 [29]),
        .O(\int_numReps_reg[30]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry_i_1
       (.I0(\int_numReps_reg[31]_0 [2]),
        .I1(\int_numReps_reg[31]_0 [4]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry_i_2
       (.I0(\int_numReps_reg[31]_0 [1]),
        .I1(\int_numReps_reg[31]_0 [3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    totalIters_fu_77_p2_carry_i_3
       (.I0(\int_numReps_reg[31]_0 [0]),
        .I1(\int_numReps_reg[31]_0 [2]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_2_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_entry_proc
   (start_once_reg,
    \ap_CS_fsm_reg[0] ,
    start_once_reg_reg_0,
    SR,
    start_once_reg_reg_1,
    ap_clk,
    auto_restart_status_reg,
    Stream2Mem_Batch_16u_10u_U0_ap_start,
    Q,
    ap_start,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready,
    start_for_Stream2Mem_Batch_16u_10u_U0_full_n,
    \mOutPtr_reg[0] );
  output start_once_reg;
  output \ap_CS_fsm_reg[0] ;
  output start_once_reg_reg_0;
  input [0:0]SR;
  input start_once_reg_reg_1;
  input ap_clk;
  input [0:0]auto_restart_status_reg;
  input Stream2Mem_Batch_16u_10u_U0_ap_start;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  input start_for_Stream2Mem_Batch_16u_10u_U0_full_n;
  input \mOutPtr_reg[0] ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire Stream2Mem_Batch_16u_10u_U0_ap_start;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire [0:0]auto_restart_status_reg;
  wire \mOutPtr_reg[0] ;
  wire start_for_Stream2Mem_Batch_16u_10u_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT6 #(
    .INIT(64'hFBFFFBFFFFFFFBFF)) 
    auto_restart_status_i_2
       (.I0(start_once_reg_reg_0),
        .I1(auto_restart_status_reg),
        .I2(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .I3(Q),
        .I4(ap_start),
        .I5(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .O(\ap_CS_fsm_reg[0] ));
  LUT4 #(
    .INIT(16'h00E0)) 
    int_ap_idle_i_2
       (.I0(start_once_reg),
        .I1(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .I2(ap_start),
        .I3(\mOutPtr_reg[0] ),
        .O(start_once_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S
   (dwc2dma_empty_n,
    dwc2dma_full_n,
    \SRL_SIG_reg[0][15] ,
    SR,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    push,
    E,
    Q,
    \mOutPtr_reg[0]_0 ,
    D);
  output dwc2dma_empty_n;
  output dwc2dma_full_n;
  output [15:0]\SRL_SIG_reg[0][15] ;
  input [0:0]SR;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input push;
  input [0:0]E;
  input [1:0]Q;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire ap_clk;
  wire dwc2dma_empty_n;
  wire dwc2dma_full_n;
  wire empty_n_i_1__0_n_2;
  wire full_n_i_1__10_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S_ShiftReg U_StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\e_reg_127_reg[0] (\mOutPtr_reg_n_2_[1] ),
        .\e_reg_127_reg[0]_0 (\mOutPtr_reg_n_2_[0] ),
        .push(push));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(dwc2dma_empty_n),
        .O(empty_n_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(dwc2dma_empty_n),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__10
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(push),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(dwc2dma_full_n),
        .O(full_n_i_1__10_n_2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_2),
        .Q(dwc2dma_full_n),
        .S(SR));
  LUT6 #(
    .INIT(64'hB88847774777B888)) 
    \mOutPtr[0]_i_1 
       (.I0(E),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(push),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(SR));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S_ShiftReg
   (\SRL_SIG_reg[0][15]_0 ,
    \e_reg_127_reg[0] ,
    \e_reg_127_reg[0]_0 ,
    push,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  input \e_reg_127_reg[0] ;
  input \e_reg_127_reg[0]_0 ;
  input push;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0] ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1] ;
  wire ap_clk;
  wire \e_reg_127_reg[0] ;
  wire \e_reg_127_reg[0]_0 ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0] [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0] [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0] [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0] [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0] [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0] [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0] [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0] [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [10]),
        .Q(\SRL_SIG_reg[1] [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [11]),
        .Q(\SRL_SIG_reg[1] [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [12]),
        .Q(\SRL_SIG_reg[1] [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [13]),
        .Q(\SRL_SIG_reg[1] [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [14]),
        .Q(\SRL_SIG_reg[1] [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [15]),
        .Q(\SRL_SIG_reg[1] [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [6]),
        .Q(\SRL_SIG_reg[1] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [7]),
        .Q(\SRL_SIG_reg[1] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [8]),
        .Q(\SRL_SIG_reg[1] [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [9]),
        .Q(\SRL_SIG_reg[1] [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[0]_i_1 
       (.I0(\SRL_SIG_reg[0] [0]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [0]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[10]_i_1 
       (.I0(\SRL_SIG_reg[0] [10]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [10]),
        .O(\SRL_SIG_reg[0][15]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[11]_i_1 
       (.I0(\SRL_SIG_reg[0] [11]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [11]),
        .O(\SRL_SIG_reg[0][15]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[12]_i_1 
       (.I0(\SRL_SIG_reg[0] [12]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [12]),
        .O(\SRL_SIG_reg[0][15]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[13]_i_1 
       (.I0(\SRL_SIG_reg[0] [13]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [13]),
        .O(\SRL_SIG_reg[0][15]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[14]_i_1 
       (.I0(\SRL_SIG_reg[0] [14]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [14]),
        .O(\SRL_SIG_reg[0][15]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[15]_i_2 
       (.I0(\SRL_SIG_reg[0] [15]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [15]),
        .O(\SRL_SIG_reg[0][15]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[1]_i_1 
       (.I0(\SRL_SIG_reg[0] [1]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [1]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[2]_i_1 
       (.I0(\SRL_SIG_reg[0] [2]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [2]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[3]_i_1 
       (.I0(\SRL_SIG_reg[0] [3]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [3]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[4]_i_1 
       (.I0(\SRL_SIG_reg[0] [4]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [4]),
        .O(\SRL_SIG_reg[0][15]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[5]_i_1 
       (.I0(\SRL_SIG_reg[0] [5]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [5]),
        .O(\SRL_SIG_reg[0][15]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[6]_i_1 
       (.I0(\SRL_SIG_reg[0] [6]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [6]),
        .O(\SRL_SIG_reg[0][15]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[7]_i_1 
       (.I0(\SRL_SIG_reg[0] [7]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [7]),
        .O(\SRL_SIG_reg[0][15]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[8]_i_1 
       (.I0(\SRL_SIG_reg[0] [8]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [8]),
        .O(\SRL_SIG_reg[0][15]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \e_reg_127[9]_i_1 
       (.I0(\SRL_SIG_reg[0] [9]),
        .I1(\e_reg_127_reg[0] ),
        .I2(\e_reg_127_reg[0]_0 ),
        .I3(\SRL_SIG_reg[1] [9]),
        .O(\SRL_SIG_reg[0][15]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S
   (numReps_c_empty_n,
    numReps_c_full_n,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    D,
    SR,
    ap_clk,
    Stream2Mem_Batch_16u_10u_U0_numReps_read,
    push,
    Q,
    Stream2Mem_Batch_16u_10u_U0_ap_start,
    out_r_c_empty_n,
    \SRL_SIG_reg[0][31] );
  output numReps_c_empty_n;
  output numReps_c_full_n;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output [27:0]D;
  input [0:0]SR;
  input ap_clk;
  input Stream2Mem_Batch_16u_10u_U0_numReps_read;
  input push;
  input [0:0]Q;
  input Stream2Mem_Batch_16u_10u_U0_ap_start;
  input out_r_c_empty_n;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [27:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire \SRL_SIG_reg[0][3] ;
  wire Stream2Mem_Batch_16u_10u_U0_ap_start;
  wire Stream2Mem_Batch_16u_10u_U0_numReps_read;
  wire ap_clk;
  wire empty_n_i_1__1_n_2;
  wire full_n_i_1__11_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire numReps_c_empty_n;
  wire numReps_c_full_n;
  wire out_r_c_empty_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ShiftReg U_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .ap_clk(ap_clk),
        .\numReps_read_reg_214_reg[0] (\mOutPtr_reg_n_2_[1] ),
        .\numReps_read_reg_214_reg[0]_0 (\mOutPtr_reg_n_2_[0] ),
        .push(push));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(Stream2Mem_Batch_16u_10u_U0_numReps_read),
        .I3(push),
        .I4(numReps_c_empty_n),
        .O(empty_n_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_2),
        .Q(numReps_c_empty_n),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__11
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(push),
        .I3(Stream2Mem_Batch_16u_10u_U0_numReps_read),
        .I4(numReps_c_full_n),
        .O(full_n_i_1__11_n_2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_2),
        .Q(numReps_c_full_n),
        .S(SR));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \mOutPtr[0]_i_1 
       (.I0(push),
        .I1(Q),
        .I2(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .I3(numReps_c_empty_n),
        .I4(out_r_c_empty_n),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(Stream2Mem_Batch_16u_10u_U0_numReps_read),
        .I2(push),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(SR));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ShiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    D,
    \numReps_read_reg_214_reg[0] ,
    \numReps_read_reg_214_reg[0]_0 ,
    push,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output [27:0]D;
  input \numReps_read_reg_214_reg[0] ;
  input \numReps_read_reg_214_reg[0]_0 ;
  input push;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [27:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg_n_2_[0][0] ;
  wire \SRL_SIG_reg_n_2_[0][10] ;
  wire \SRL_SIG_reg_n_2_[0][11] ;
  wire \SRL_SIG_reg_n_2_[0][12] ;
  wire \SRL_SIG_reg_n_2_[0][13] ;
  wire \SRL_SIG_reg_n_2_[0][14] ;
  wire \SRL_SIG_reg_n_2_[0][15] ;
  wire \SRL_SIG_reg_n_2_[0][16] ;
  wire \SRL_SIG_reg_n_2_[0][17] ;
  wire \SRL_SIG_reg_n_2_[0][18] ;
  wire \SRL_SIG_reg_n_2_[0][19] ;
  wire \SRL_SIG_reg_n_2_[0][1] ;
  wire \SRL_SIG_reg_n_2_[0][20] ;
  wire \SRL_SIG_reg_n_2_[0][21] ;
  wire \SRL_SIG_reg_n_2_[0][22] ;
  wire \SRL_SIG_reg_n_2_[0][23] ;
  wire \SRL_SIG_reg_n_2_[0][24] ;
  wire \SRL_SIG_reg_n_2_[0][25] ;
  wire \SRL_SIG_reg_n_2_[0][26] ;
  wire \SRL_SIG_reg_n_2_[0][27] ;
  wire \SRL_SIG_reg_n_2_[0][28] ;
  wire \SRL_SIG_reg_n_2_[0][29] ;
  wire \SRL_SIG_reg_n_2_[0][2] ;
  wire \SRL_SIG_reg_n_2_[0][30] ;
  wire \SRL_SIG_reg_n_2_[0][31] ;
  wire \SRL_SIG_reg_n_2_[0][3] ;
  wire \SRL_SIG_reg_n_2_[0][4] ;
  wire \SRL_SIG_reg_n_2_[0][5] ;
  wire \SRL_SIG_reg_n_2_[0][6] ;
  wire \SRL_SIG_reg_n_2_[0][7] ;
  wire \SRL_SIG_reg_n_2_[0][8] ;
  wire \SRL_SIG_reg_n_2_[0][9] ;
  wire \SRL_SIG_reg_n_2_[1][0] ;
  wire \SRL_SIG_reg_n_2_[1][10] ;
  wire \SRL_SIG_reg_n_2_[1][11] ;
  wire \SRL_SIG_reg_n_2_[1][12] ;
  wire \SRL_SIG_reg_n_2_[1][13] ;
  wire \SRL_SIG_reg_n_2_[1][14] ;
  wire \SRL_SIG_reg_n_2_[1][15] ;
  wire \SRL_SIG_reg_n_2_[1][16] ;
  wire \SRL_SIG_reg_n_2_[1][17] ;
  wire \SRL_SIG_reg_n_2_[1][18] ;
  wire \SRL_SIG_reg_n_2_[1][19] ;
  wire \SRL_SIG_reg_n_2_[1][1] ;
  wire \SRL_SIG_reg_n_2_[1][20] ;
  wire \SRL_SIG_reg_n_2_[1][21] ;
  wire \SRL_SIG_reg_n_2_[1][22] ;
  wire \SRL_SIG_reg_n_2_[1][23] ;
  wire \SRL_SIG_reg_n_2_[1][24] ;
  wire \SRL_SIG_reg_n_2_[1][25] ;
  wire \SRL_SIG_reg_n_2_[1][26] ;
  wire \SRL_SIG_reg_n_2_[1][27] ;
  wire \SRL_SIG_reg_n_2_[1][28] ;
  wire \SRL_SIG_reg_n_2_[1][29] ;
  wire \SRL_SIG_reg_n_2_[1][2] ;
  wire \SRL_SIG_reg_n_2_[1][30] ;
  wire \SRL_SIG_reg_n_2_[1][31] ;
  wire \SRL_SIG_reg_n_2_[1][3] ;
  wire \SRL_SIG_reg_n_2_[1][4] ;
  wire \SRL_SIG_reg_n_2_[1][5] ;
  wire \SRL_SIG_reg_n_2_[1][6] ;
  wire \SRL_SIG_reg_n_2_[1][7] ;
  wire \SRL_SIG_reg_n_2_[1][8] ;
  wire \SRL_SIG_reg_n_2_[1][9] ;
  wire ap_clk;
  wire \numReps_read_reg_214_reg[0] ;
  wire \numReps_read_reg_214_reg[0]_0 ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_2_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_2_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_2_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_2_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_2_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_2_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_2_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_2_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_2_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_2_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_2_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_2_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_2_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_2_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_2_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_2_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_2_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_2_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_2_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_2_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_2_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_2_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_2_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_2_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_2_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_2_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_2_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_2_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_2_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_2_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_2_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_2_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][0] ),
        .Q(\SRL_SIG_reg_n_2_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][10] ),
        .Q(\SRL_SIG_reg_n_2_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][11] ),
        .Q(\SRL_SIG_reg_n_2_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][12] ),
        .Q(\SRL_SIG_reg_n_2_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][13] ),
        .Q(\SRL_SIG_reg_n_2_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][14] ),
        .Q(\SRL_SIG_reg_n_2_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][15] ),
        .Q(\SRL_SIG_reg_n_2_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][16] ),
        .Q(\SRL_SIG_reg_n_2_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][17] ),
        .Q(\SRL_SIG_reg_n_2_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][18] ),
        .Q(\SRL_SIG_reg_n_2_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][19] ),
        .Q(\SRL_SIG_reg_n_2_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][1] ),
        .Q(\SRL_SIG_reg_n_2_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][20] ),
        .Q(\SRL_SIG_reg_n_2_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][21] ),
        .Q(\SRL_SIG_reg_n_2_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][22] ),
        .Q(\SRL_SIG_reg_n_2_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][23] ),
        .Q(\SRL_SIG_reg_n_2_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][24] ),
        .Q(\SRL_SIG_reg_n_2_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][25] ),
        .Q(\SRL_SIG_reg_n_2_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][26] ),
        .Q(\SRL_SIG_reg_n_2_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][27] ),
        .Q(\SRL_SIG_reg_n_2_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][28] ),
        .Q(\SRL_SIG_reg_n_2_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][29] ),
        .Q(\SRL_SIG_reg_n_2_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][2] ),
        .Q(\SRL_SIG_reg_n_2_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][30] ),
        .Q(\SRL_SIG_reg_n_2_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][31] ),
        .Q(\SRL_SIG_reg_n_2_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][3] ),
        .Q(\SRL_SIG_reg_n_2_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][4] ),
        .Q(\SRL_SIG_reg_n_2_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][5] ),
        .Q(\SRL_SIG_reg_n_2_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][6] ),
        .Q(\SRL_SIG_reg_n_2_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][7] ),
        .Q(\SRL_SIG_reg_n_2_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][8] ),
        .Q(\SRL_SIG_reg_n_2_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_2_[0][9] ),
        .Q(\SRL_SIG_reg_n_2_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[0]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][0] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[10]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][10] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][10] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[11]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][11] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][11] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[12]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][12] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][12] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[13]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][13] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][13] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[14]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][14] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][14] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[15]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][15] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][15] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[16]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][16] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][16] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[17]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][17] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][17] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[18]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][18] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][18] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[19]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][19] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][19] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[1]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][1] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[20]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][20] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][20] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[21]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][21] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][21] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[22]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][22] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][22] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[23]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][23] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][23] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[24]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][24] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][24] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[25]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][25] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][25] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[26]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][26] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][26] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[27]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][27] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][27] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[28]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][28] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][28] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[29]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][29] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][29] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[2]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][2] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[30]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][30] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][30] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[31]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][31] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][31] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[3]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][3] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[4]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][4] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][4] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[5]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][5] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][5] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[6]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][6] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][6] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[7]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][7] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][7] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[8]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][8] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][8] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \numReps_read_reg_214[9]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[0][9] ),
        .I1(\numReps_read_reg_214_reg[0] ),
        .I2(\numReps_read_reg_214_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[1][9] ),
        .O(D[5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S
   (out_r_c_empty_n,
    full_n_reg_0,
    push,
    full_n_reg_1,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    out,
    SR,
    ap_clk,
    start_once_reg_reg,
    ap_start,
    start_for_Stream2Mem_Batch_16u_10u_U0_full_n,
    start_once_reg,
    ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready,
    Stream2Mem_Batch_16u_10u_U0_numReps_read,
    ap_rst_n,
    in,
    Q,
    Stream2Mem_Batch_16u_10u_U0_ap_start,
    numReps_c_empty_n);
  output out_r_c_empty_n;
  output full_n_reg_0;
  output push;
  output full_n_reg_1;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output [63:0]out;
  input [0:0]SR;
  input ap_clk;
  input start_once_reg_reg;
  input ap_start;
  input start_for_Stream2Mem_Batch_16u_10u_U0_full_n;
  input start_once_reg;
  input ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  input Stream2Mem_Batch_16u_10u_U0_numReps_read;
  input ap_rst_n;
  input [63:0]in;
  input [0:0]Q;
  input Stream2Mem_Batch_16u_10u_U0_ap_start;
  input numReps_c_empty_n;

  wire [0:0]Q;
  wire [0:0]SR;
  wire Stream2Mem_Batch_16u_10u_U0_ap_start;
  wire Stream2Mem_Batch_16u_10u_U0_numReps_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire empty_n_i_1_n_2;
  wire full_n_i_1__9_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [63:0]in;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[2]_i_1_n_2 ;
  wire numReps_c_empty_n;
  wire [63:0]out;
  wire out_r_c_empty_n;
  wire out_r_c_full_n;
  wire push;
  wire start_for_Stream2Mem_Batch_16u_10u_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg
       (.ap_clk(ap_clk),
        .ap_start(ap_start),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .out_r_c_full_n(out_r_c_full_n),
        .\out_read_reg_219_reg[0] (start_once_reg_reg),
        .sel(push),
        .start_for_Stream2Mem_Batch_16u_10u_U0_full_n(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .start_once_reg(start_once_reg));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(start_once_reg_reg),
        .I1(push),
        .I2(ap_rst_n),
        .I3(ap_start),
        .I4(full_n_reg_0),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(Stream2Mem_Batch_16u_10u_U0_numReps_read),
        .I4(push),
        .I5(out_r_c_empty_n),
        .O(empty_n_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(out_r_c_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF0C0C0C0C)) 
    full_n_i_1__9
       (.I0(mOutPtr[1]),
        .I1(Stream2Mem_Batch_16u_10u_U0_numReps_read),
        .I2(push),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(out_r_c_full_n),
        .O(full_n_i_1__9_n_2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_2),
        .Q(out_r_c_full_n),
        .S(SR));
  LUT6 #(
    .INIT(64'h13131333FFFFFFFF)) 
    int_ap_start_i_3
       (.I0(out_r_c_full_n),
        .I1(start_once_reg_reg),
        .I2(ap_start),
        .I3(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .I4(start_once_reg),
        .I5(ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .I2(numReps_c_empty_n),
        .I3(out_r_c_empty_n),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(Stream2Mem_Batch_16u_10u_U0_numReps_read),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(Stream2Mem_Batch_16u_10u_U0_numReps_read),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_2 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(mOutPtr[0]),
        .S(SR));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(mOutPtr[1]),
        .S(SR));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_2 ),
        .Q(mOutPtr[2]),
        .S(SR));
  LUT5 #(
    .INIT(32'hCCCC54CC)) 
    start_once_reg_i_1
       (.I0(out_r_c_full_n),
        .I1(start_once_reg),
        .I2(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .I3(ap_start),
        .I4(start_once_reg_reg),
        .O(full_n_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg
   (sel,
    out,
    out_r_c_full_n,
    \out_read_reg_219_reg[0] ,
    ap_start,
    start_for_Stream2Mem_Batch_16u_10u_U0_full_n,
    start_once_reg,
    mOutPtr,
    in,
    ap_clk);
  output sel;
  output [63:0]out;
  input out_r_c_full_n;
  input \out_read_reg_219_reg[0] ;
  input ap_start;
  input start_for_Stream2Mem_Batch_16u_10u_U0_full_n;
  input start_once_reg;
  input [2:0]mOutPtr;
  input [63:0]in;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire ap_start;
  wire [63:0]in;
  wire [2:0]mOutPtr;
  wire [63:0]out;
  wire out_r_c_full_n;
  wire \out_read_reg_219_reg[0] ;
  wire sel;
  wire start_for_Stream2Mem_Batch_16u_10u_U0_full_n;
  wire start_once_reg;

  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(out_r_c_full_n),
        .I1(\out_read_reg_219_reg[0] ),
        .I2(ap_start),
        .I3(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .I4(start_once_reg),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][32]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][33]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][34]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][35]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][36]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][37]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][38]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][39]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][40]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][41]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][42]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][43]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][44]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][45]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][46]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][47]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][48]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][49]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][50]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][51]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][52]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][53]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][54]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][55]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][56]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][57]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][58]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][59]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][60]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][61]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][62]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][63]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][63]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init
   (E,
    S,
    ap_loop_init_int_reg_0,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    D,
    ap_NS_iter1_fsm,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    i_fu_44,
    ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready,
    icmp_ln490_fu_110_p2,
    \t_fu_48_reg[31] ,
    \t_fu_48_reg[21] ,
    \t_fu_48_reg[30] ,
    ap_sig_allocacmp_i_load,
    O,
    \i_fu_44_reg[7] ,
    \i_fu_44_reg[11] ,
    \i_fu_44_reg[15] ,
    \i_fu_44_reg[19] ,
    \i_fu_44_reg[23] ,
    \i_fu_44_reg[27] ,
    \i_fu_44_reg[31] ,
    \ap_CS_fsm_reg[1] ,
    \icmp_ln481_reg_168_reg[0] ,
    \ap_CS_fsm_reg[2] ,
    SR,
    ap_clk,
    CO,
    Q,
    icmp_ln481_fu_89_p2_carry__1,
    grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    in0_V_TVALID_int_regslice,
    ap_CS_iter1_fsm_state2,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready,
    ap_start,
    numReps_c_full_n,
    \ap_CS_fsm_reg[2]_0 ,
    \i_fu_44_reg[31]_0 ,
    i_fu_44_reg_0_sp_1,
    ap_rst_n,
    icmp_ln481_reg_168,
    icmp_ln490_reg_178,
    dwc2dma_full_n,
    i_fu_44_reg,
    \icmp_ln490_reg_178_reg[0] ,
    i_1_fu_104_p2,
    \i_fu_44_reg[0]_0 ,
    B_V_data_1_sel);
  output [0:0]E;
  output [3:0]S;
  output [0:0]ap_loop_init_int_reg_0;
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output [1:0]D;
  output [0:0]ap_NS_iter1_fsm;
  output ap_loop_init_int_reg_1;
  output [0:0]ap_loop_init_int_reg_2;
  output i_fu_44;
  output ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  output icmp_ln490_fu_110_p2;
  output [31:0]\t_fu_48_reg[31] ;
  output [3:0]\t_fu_48_reg[21] ;
  output [2:0]\t_fu_48_reg[30] ;
  output [31:0]ap_sig_allocacmp_i_load;
  output [3:0]O;
  output [3:0]\i_fu_44_reg[7] ;
  output [3:0]\i_fu_44_reg[11] ;
  output [3:0]\i_fu_44_reg[15] ;
  output [3:0]\i_fu_44_reg[19] ;
  output [3:0]\i_fu_44_reg[23] ;
  output [3:0]\i_fu_44_reg[27] ;
  output [3:0]\i_fu_44_reg[31] ;
  output \ap_CS_fsm_reg[1] ;
  output \icmp_ln481_reg_168_reg[0] ;
  output \ap_CS_fsm_reg[2] ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]CO;
  input [31:0]Q;
  input [30:0]icmp_ln481_fu_89_p2_carry__1;
  input grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input in0_V_TVALID_int_regslice;
  input ap_CS_iter1_fsm_state2;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  input ap_start;
  input numReps_c_full_n;
  input [2:0]\ap_CS_fsm_reg[2]_0 ;
  input \i_fu_44_reg[31]_0 ;
  input i_fu_44_reg_0_sp_1;
  input ap_rst_n;
  input icmp_ln481_reg_168;
  input icmp_ln490_reg_178;
  input dwc2dma_full_n;
  input [31:0]i_fu_44_reg;
  input \icmp_ln490_reg_178_reg[0] ;
  input [14:0]i_1_fu_104_p2;
  input \i_fu_44_reg[0]_0 ;
  input B_V_data_1_sel;

  wire B_V_data_1_sel;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire [2:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_iter1_fsm[1]_i_2_n_2 ;
  wire ap_CS_iter1_fsm_state2;
  wire [0:0]ap_NS_iter1_fsm;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_2;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_2;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire [0:0]ap_loop_init_int_reg_2;
  wire ap_rst_n;
  wire [31:0]ap_sig_allocacmp_i_load;
  wire [31:0]ap_sig_allocacmp_t_1;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready;
  wire dwc2dma_full_n;
  wire grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg;
  wire [14:0]i_1_fu_104_p2;
  wire i_fu_44;
  wire \i_fu_44[0]_i_10_n_2 ;
  wire \i_fu_44[0]_i_4_n_2 ;
  wire \i_fu_44[0]_i_5_n_2 ;
  wire \i_fu_44[0]_i_7_n_2 ;
  wire \i_fu_44[0]_i_8_n_2 ;
  wire \i_fu_44[0]_i_9_n_2 ;
  wire \i_fu_44[12]_i_2_n_2 ;
  wire \i_fu_44[12]_i_3_n_2 ;
  wire \i_fu_44[12]_i_4_n_2 ;
  wire \i_fu_44[12]_i_5_n_2 ;
  wire \i_fu_44[16]_i_2_n_2 ;
  wire \i_fu_44[16]_i_3_n_2 ;
  wire \i_fu_44[16]_i_4_n_2 ;
  wire \i_fu_44[16]_i_5_n_2 ;
  wire \i_fu_44[20]_i_2_n_2 ;
  wire \i_fu_44[20]_i_3_n_2 ;
  wire \i_fu_44[20]_i_4_n_2 ;
  wire \i_fu_44[20]_i_5_n_2 ;
  wire \i_fu_44[24]_i_2_n_2 ;
  wire \i_fu_44[24]_i_3_n_2 ;
  wire \i_fu_44[24]_i_4_n_2 ;
  wire \i_fu_44[24]_i_5_n_2 ;
  wire \i_fu_44[28]_i_2_n_2 ;
  wire \i_fu_44[28]_i_3_n_2 ;
  wire \i_fu_44[28]_i_4_n_2 ;
  wire \i_fu_44[28]_i_5_n_2 ;
  wire \i_fu_44[4]_i_2_n_2 ;
  wire \i_fu_44[4]_i_3_n_2 ;
  wire \i_fu_44[4]_i_4_n_2 ;
  wire \i_fu_44[4]_i_5_n_2 ;
  wire \i_fu_44[8]_i_2_n_2 ;
  wire \i_fu_44[8]_i_3_n_2 ;
  wire \i_fu_44[8]_i_4_n_2 ;
  wire \i_fu_44[8]_i_5_n_2 ;
  wire [31:0]i_fu_44_reg;
  wire \i_fu_44_reg[0]_0 ;
  wire \i_fu_44_reg[0]_i_3_n_2 ;
  wire \i_fu_44_reg[0]_i_3_n_3 ;
  wire \i_fu_44_reg[0]_i_3_n_4 ;
  wire \i_fu_44_reg[0]_i_3_n_5 ;
  wire [3:0]\i_fu_44_reg[11] ;
  wire \i_fu_44_reg[12]_i_1_n_2 ;
  wire \i_fu_44_reg[12]_i_1_n_3 ;
  wire \i_fu_44_reg[12]_i_1_n_4 ;
  wire \i_fu_44_reg[12]_i_1_n_5 ;
  wire [3:0]\i_fu_44_reg[15] ;
  wire \i_fu_44_reg[16]_i_1_n_2 ;
  wire \i_fu_44_reg[16]_i_1_n_3 ;
  wire \i_fu_44_reg[16]_i_1_n_4 ;
  wire \i_fu_44_reg[16]_i_1_n_5 ;
  wire [3:0]\i_fu_44_reg[19] ;
  wire \i_fu_44_reg[20]_i_1_n_2 ;
  wire \i_fu_44_reg[20]_i_1_n_3 ;
  wire \i_fu_44_reg[20]_i_1_n_4 ;
  wire \i_fu_44_reg[20]_i_1_n_5 ;
  wire [3:0]\i_fu_44_reg[23] ;
  wire \i_fu_44_reg[24]_i_1_n_2 ;
  wire \i_fu_44_reg[24]_i_1_n_3 ;
  wire \i_fu_44_reg[24]_i_1_n_4 ;
  wire \i_fu_44_reg[24]_i_1_n_5 ;
  wire [3:0]\i_fu_44_reg[27] ;
  wire \i_fu_44_reg[28]_i_1_n_3 ;
  wire \i_fu_44_reg[28]_i_1_n_4 ;
  wire \i_fu_44_reg[28]_i_1_n_5 ;
  wire [3:0]\i_fu_44_reg[31] ;
  wire \i_fu_44_reg[31]_0 ;
  wire \i_fu_44_reg[4]_i_1_n_2 ;
  wire \i_fu_44_reg[4]_i_1_n_3 ;
  wire \i_fu_44_reg[4]_i_1_n_4 ;
  wire \i_fu_44_reg[4]_i_1_n_5 ;
  wire [3:0]\i_fu_44_reg[7] ;
  wire \i_fu_44_reg[8]_i_1_n_2 ;
  wire \i_fu_44_reg[8]_i_1_n_3 ;
  wire \i_fu_44_reg[8]_i_1_n_4 ;
  wire \i_fu_44_reg[8]_i_1_n_5 ;
  wire i_fu_44_reg_0_sn_1;
  wire icmp_ln481_fu_89_p2_carry__0_i_5_n_2;
  wire icmp_ln481_fu_89_p2_carry__0_i_6_n_2;
  wire icmp_ln481_fu_89_p2_carry__0_i_7_n_2;
  wire icmp_ln481_fu_89_p2_carry__0_i_8_n_2;
  wire [30:0]icmp_ln481_fu_89_p2_carry__1;
  wire icmp_ln481_fu_89_p2_carry__1_i_4_n_2;
  wire icmp_ln481_fu_89_p2_carry__1_i_5_n_2;
  wire icmp_ln481_fu_89_p2_carry_i_5_n_2;
  wire icmp_ln481_fu_89_p2_carry_i_6_n_2;
  wire icmp_ln481_fu_89_p2_carry_i_7_n_2;
  wire icmp_ln481_fu_89_p2_carry_i_8_n_2;
  wire icmp_ln481_reg_168;
  wire \icmp_ln481_reg_168_reg[0] ;
  wire icmp_ln490_fu_110_p2;
  wire icmp_ln490_reg_178;
  wire \icmp_ln490_reg_178[0]_i_3_n_2 ;
  wire \icmp_ln490_reg_178[0]_i_4_n_2 ;
  wire \icmp_ln490_reg_178[0]_i_5_n_2 ;
  wire \icmp_ln490_reg_178[0]_i_7_n_2 ;
  wire \icmp_ln490_reg_178_reg[0] ;
  wire in0_V_TVALID_int_regslice;
  wire numReps_c_full_n;
  wire \t_fu_48_reg[12]_i_1_n_2 ;
  wire \t_fu_48_reg[12]_i_1_n_3 ;
  wire \t_fu_48_reg[12]_i_1_n_4 ;
  wire \t_fu_48_reg[12]_i_1_n_5 ;
  wire \t_fu_48_reg[16]_i_1_n_2 ;
  wire \t_fu_48_reg[16]_i_1_n_3 ;
  wire \t_fu_48_reg[16]_i_1_n_4 ;
  wire \t_fu_48_reg[16]_i_1_n_5 ;
  wire \t_fu_48_reg[20]_i_1_n_2 ;
  wire \t_fu_48_reg[20]_i_1_n_3 ;
  wire \t_fu_48_reg[20]_i_1_n_4 ;
  wire \t_fu_48_reg[20]_i_1_n_5 ;
  wire [3:0]\t_fu_48_reg[21] ;
  wire \t_fu_48_reg[24]_i_1_n_2 ;
  wire \t_fu_48_reg[24]_i_1_n_3 ;
  wire \t_fu_48_reg[24]_i_1_n_4 ;
  wire \t_fu_48_reg[24]_i_1_n_5 ;
  wire \t_fu_48_reg[28]_i_1_n_2 ;
  wire \t_fu_48_reg[28]_i_1_n_3 ;
  wire \t_fu_48_reg[28]_i_1_n_4 ;
  wire \t_fu_48_reg[28]_i_1_n_5 ;
  wire [2:0]\t_fu_48_reg[30] ;
  wire [31:0]\t_fu_48_reg[31] ;
  wire \t_fu_48_reg[31]_i_2_n_4 ;
  wire \t_fu_48_reg[31]_i_2_n_5 ;
  wire \t_fu_48_reg[4]_i_1_n_2 ;
  wire \t_fu_48_reg[4]_i_1_n_3 ;
  wire \t_fu_48_reg[4]_i_1_n_4 ;
  wire \t_fu_48_reg[4]_i_1_n_5 ;
  wire \t_fu_48_reg[8]_i_1_n_2 ;
  wire \t_fu_48_reg[8]_i_1_n_3 ;
  wire \t_fu_48_reg[8]_i_1_n_4 ;
  wire \t_fu_48_reg[8]_i_1_n_5 ;
  wire [3:3]\NLW_i_fu_44_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_t_fu_48_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_fu_48_reg[31]_i_2_O_UNCONNECTED ;

  assign i_fu_44_reg_0_sn_1 = i_fu_44_reg_0_sp_1;
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(E),
        .I1(\ap_CS_fsm_reg[2]_0 [2]),
        .I2(B_V_data_1_sel),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h000000008AAAAAAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm[0]_i_2_n_2 ),
        .I1(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .I2(ap_start),
        .I3(numReps_c_full_n),
        .I4(\ap_CS_fsm_reg[2]_0 [0]),
        .I5(\ap_CS_fsm_reg[2]_0 [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(ap_done_cache),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I3(ap_done_reg1),
        .I4(\ap_CS_fsm_reg[2]_0 [2]),
        .O(\ap_CS_fsm[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7577)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 [2]),
        .I1(ap_done_reg1),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[2]_0 [1]),
        .I5(\ap_CS_fsm_reg[2]_0 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(dwc2dma_full_n),
        .I2(icmp_ln490_reg_178),
        .I3(icmp_ln481_reg_168),
        .I4(ap_CS_iter1_fsm_state2),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \ap_CS_iter1_fsm[1]_i_1 
       (.I0(\ap_CS_iter1_fsm[1]_i_2_n_2 ),
        .I1(CO),
        .I2(in0_V_TVALID_int_regslice),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_NS_iter1_fsm));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_iter1_fsm[1]_i_2 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(icmp_ln481_reg_168),
        .I2(icmp_ln490_reg_178),
        .I3(dwc2dma_full_n),
        .O(\ap_CS_iter1_fsm[1]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1
       (.I0(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I1(ap_done_reg1),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_2),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'hCC00EE2AAAAAEE2A)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I2(in0_V_TVALID_int_regslice),
        .I3(CO),
        .I4(ap_CS_iter1_fsm_state2),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    ap_loop_init_int_i_1
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(\icmp_ln490_reg_178[0]_i_3_n_2 ),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready_i_2
       (.I0(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready),
        .I1(ap_done_cache),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I3(ap_done_reg1),
        .I4(\ap_CS_fsm_reg[2]_0 [2]),
        .O(ap_sync_StreamingDataWidthConverter_Batch_8u_16u_10u_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(\icmp_ln490_reg_178[0]_i_3_n_2 ),
        .I2(CO),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__0_i_1
       (.I0(i_fu_44_reg[8]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__0_i_2
       (.I0(i_fu_44_reg[7]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__0_i_3
       (.I0(i_fu_44_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__0_i_4
       (.I0(i_fu_44_reg[5]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__1_i_1
       (.I0(i_fu_44_reg[12]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__1_i_2
       (.I0(i_fu_44_reg[11]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__1_i_3
       (.I0(i_fu_44_reg[10]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__1_i_4
       (.I0(i_fu_44_reg[9]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__2_i_1
       (.I0(i_fu_44_reg[16]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__2_i_2
       (.I0(i_fu_44_reg[15]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__2_i_3
       (.I0(i_fu_44_reg[14]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__2_i_4
       (.I0(i_fu_44_reg[13]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__3_i_1
       (.I0(i_fu_44_reg[20]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__3_i_2
       (.I0(i_fu_44_reg[19]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__3_i_3
       (.I0(i_fu_44_reg[18]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__3_i_4
       (.I0(i_fu_44_reg[17]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__4_i_1
       (.I0(i_fu_44_reg[24]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__4_i_2
       (.I0(i_fu_44_reg[23]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__4_i_3
       (.I0(i_fu_44_reg[22]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__4_i_4
       (.I0(i_fu_44_reg[21]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__5_i_1
       (.I0(i_fu_44_reg[28]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__5_i_2
       (.I0(i_fu_44_reg[27]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__5_i_3
       (.I0(i_fu_44_reg[26]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__5_i_4
       (.I0(i_fu_44_reg[25]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[25]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__6_i_1
       (.I0(i_fu_44_reg[31]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__6_i_2
       (.I0(i_fu_44_reg[30]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry__6_i_3
       (.I0(i_fu_44_reg[29]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry_i_1
       (.I0(i_fu_44_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry_i_2
       (.I0(i_fu_44_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry_i_3
       (.I0(i_fu_44_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry_i_4
       (.I0(i_fu_44_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_104_p2_carry_i_5
       (.I0(i_fu_44_reg[1]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[1]));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \i_fu_44[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\i_fu_44[0]_i_4_n_2 ),
        .I2(\icmp_ln490_reg_178[0]_i_5_n_2 ),
        .I3(\i_fu_44_reg[31]_0 ),
        .I4(E),
        .O(ap_loop_init_int_reg_1));
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_44[0]_i_10 
       (.I0(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_44_reg[0]),
        .O(\i_fu_44[0]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \i_fu_44[0]_i_2 
       (.I0(E),
        .I1(\i_fu_44_reg[31]_0 ),
        .I2(\i_fu_44[0]_i_5_n_2 ),
        .I3(i_fu_44_reg_0_sn_1),
        .I4(\i_fu_44[0]_i_4_n_2 ),
        .O(i_fu_44));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \i_fu_44[0]_i_4 
       (.I0(icmp_ln481_fu_89_p2_carry_i_8_n_2),
        .I1(i_fu_44_reg[0]),
        .I2(\icmp_ln490_reg_178[0]_i_7_n_2 ),
        .I3(i_1_fu_104_p2[2]),
        .I4(i_1_fu_104_p2[0]),
        .I5(i_1_fu_104_p2[1]),
        .O(\i_fu_44[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_fu_44[0]_i_5 
       (.I0(i_1_fu_104_p2[6]),
        .I1(i_1_fu_104_p2[13]),
        .I2(i_1_fu_104_p2[3]),
        .I3(i_1_fu_104_p2[14]),
        .I4(\i_fu_44_reg[0]_0 ),
        .O(\i_fu_44[0]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[0]_i_7 
       (.I0(i_fu_44_reg[3]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[0]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[0]_i_8 
       (.I0(i_fu_44_reg[2]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[0]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[0]_i_9 
       (.I0(i_fu_44_reg[1]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[0]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[12]_i_2 
       (.I0(i_fu_44_reg[15]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[12]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[12]_i_3 
       (.I0(i_fu_44_reg[14]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[12]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[12]_i_4 
       (.I0(i_fu_44_reg[13]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[12]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[12]_i_5 
       (.I0(i_fu_44_reg[12]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[12]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[16]_i_2 
       (.I0(i_fu_44_reg[19]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[16]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[16]_i_3 
       (.I0(i_fu_44_reg[18]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[16]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[16]_i_4 
       (.I0(i_fu_44_reg[17]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[16]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[16]_i_5 
       (.I0(i_fu_44_reg[16]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[16]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[20]_i_2 
       (.I0(i_fu_44_reg[23]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[20]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[20]_i_3 
       (.I0(i_fu_44_reg[22]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[20]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[20]_i_4 
       (.I0(i_fu_44_reg[21]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[20]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[20]_i_5 
       (.I0(i_fu_44_reg[20]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[20]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[24]_i_2 
       (.I0(i_fu_44_reg[27]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[24]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[24]_i_3 
       (.I0(i_fu_44_reg[26]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[24]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[24]_i_4 
       (.I0(i_fu_44_reg[25]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[24]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[24]_i_5 
       (.I0(i_fu_44_reg[24]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[24]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[28]_i_2 
       (.I0(i_fu_44_reg[31]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[28]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[28]_i_3 
       (.I0(i_fu_44_reg[30]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[28]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[28]_i_4 
       (.I0(i_fu_44_reg[29]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[28]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[28]_i_5 
       (.I0(i_fu_44_reg[28]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[28]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[4]_i_2 
       (.I0(i_fu_44_reg[7]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[4]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[4]_i_3 
       (.I0(i_fu_44_reg[6]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[4]_i_4 
       (.I0(i_fu_44_reg[5]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[4]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[4]_i_5 
       (.I0(i_fu_44_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[4]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[8]_i_2 
       (.I0(i_fu_44_reg[11]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[8]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[8]_i_3 
       (.I0(i_fu_44_reg[10]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[8]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[8]_i_4 
       (.I0(i_fu_44_reg[9]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[8]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_44[8]_i_5 
       (.I0(i_fu_44_reg[8]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\i_fu_44[8]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_44_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_44_reg[0]_i_3_n_2 ,\i_fu_44_reg[0]_i_3_n_3 ,\i_fu_44_reg[0]_i_3_n_4 ,\i_fu_44_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(O),
        .S({\i_fu_44[0]_i_7_n_2 ,\i_fu_44[0]_i_8_n_2 ,\i_fu_44[0]_i_9_n_2 ,\i_fu_44[0]_i_10_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_44_reg[12]_i_1 
       (.CI(\i_fu_44_reg[8]_i_1_n_2 ),
        .CO({\i_fu_44_reg[12]_i_1_n_2 ,\i_fu_44_reg[12]_i_1_n_3 ,\i_fu_44_reg[12]_i_1_n_4 ,\i_fu_44_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_44_reg[15] ),
        .S({\i_fu_44[12]_i_2_n_2 ,\i_fu_44[12]_i_3_n_2 ,\i_fu_44[12]_i_4_n_2 ,\i_fu_44[12]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_44_reg[16]_i_1 
       (.CI(\i_fu_44_reg[12]_i_1_n_2 ),
        .CO({\i_fu_44_reg[16]_i_1_n_2 ,\i_fu_44_reg[16]_i_1_n_3 ,\i_fu_44_reg[16]_i_1_n_4 ,\i_fu_44_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_44_reg[19] ),
        .S({\i_fu_44[16]_i_2_n_2 ,\i_fu_44[16]_i_3_n_2 ,\i_fu_44[16]_i_4_n_2 ,\i_fu_44[16]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_44_reg[20]_i_1 
       (.CI(\i_fu_44_reg[16]_i_1_n_2 ),
        .CO({\i_fu_44_reg[20]_i_1_n_2 ,\i_fu_44_reg[20]_i_1_n_3 ,\i_fu_44_reg[20]_i_1_n_4 ,\i_fu_44_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_44_reg[23] ),
        .S({\i_fu_44[20]_i_2_n_2 ,\i_fu_44[20]_i_3_n_2 ,\i_fu_44[20]_i_4_n_2 ,\i_fu_44[20]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_44_reg[24]_i_1 
       (.CI(\i_fu_44_reg[20]_i_1_n_2 ),
        .CO({\i_fu_44_reg[24]_i_1_n_2 ,\i_fu_44_reg[24]_i_1_n_3 ,\i_fu_44_reg[24]_i_1_n_4 ,\i_fu_44_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_44_reg[27] ),
        .S({\i_fu_44[24]_i_2_n_2 ,\i_fu_44[24]_i_3_n_2 ,\i_fu_44[24]_i_4_n_2 ,\i_fu_44[24]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_44_reg[28]_i_1 
       (.CI(\i_fu_44_reg[24]_i_1_n_2 ),
        .CO({\NLW_i_fu_44_reg[28]_i_1_CO_UNCONNECTED [3],\i_fu_44_reg[28]_i_1_n_3 ,\i_fu_44_reg[28]_i_1_n_4 ,\i_fu_44_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_44_reg[31] ),
        .S({\i_fu_44[28]_i_2_n_2 ,\i_fu_44[28]_i_3_n_2 ,\i_fu_44[28]_i_4_n_2 ,\i_fu_44[28]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_44_reg[4]_i_1 
       (.CI(\i_fu_44_reg[0]_i_3_n_2 ),
        .CO({\i_fu_44_reg[4]_i_1_n_2 ,\i_fu_44_reg[4]_i_1_n_3 ,\i_fu_44_reg[4]_i_1_n_4 ,\i_fu_44_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_44_reg[7] ),
        .S({\i_fu_44[4]_i_2_n_2 ,\i_fu_44[4]_i_3_n_2 ,\i_fu_44[4]_i_4_n_2 ,\i_fu_44[4]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_44_reg[8]_i_1 
       (.CI(\i_fu_44_reg[4]_i_1_n_2 ),
        .CO({\i_fu_44_reg[8]_i_1_n_2 ,\i_fu_44_reg[8]_i_1_n_3 ,\i_fu_44_reg[8]_i_1_n_4 ,\i_fu_44_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_44_reg[11] ),
        .S({\i_fu_44[8]_i_2_n_2 ,\i_fu_44[8]_i_3_n_2 ,\i_fu_44[8]_i_4_n_2 ,\i_fu_44[8]_i_5_n_2 }));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln481_fu_89_p2_carry__0_i_1
       (.I0(icmp_ln481_fu_89_p2_carry__0_i_5_n_2),
        .I1(Q[21]),
        .I2(ap_loop_init_int),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I4(icmp_ln481_fu_89_p2_carry__1[20]),
        .O(\t_fu_48_reg[21] [3]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln481_fu_89_p2_carry__0_i_2
       (.I0(icmp_ln481_fu_89_p2_carry__0_i_6_n_2),
        .I1(Q[18]),
        .I2(ap_loop_init_int),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I4(icmp_ln481_fu_89_p2_carry__1[17]),
        .O(\t_fu_48_reg[21] [2]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln481_fu_89_p2_carry__0_i_3
       (.I0(icmp_ln481_fu_89_p2_carry__0_i_7_n_2),
        .I1(Q[15]),
        .I2(ap_loop_init_int),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I4(icmp_ln481_fu_89_p2_carry__1[14]),
        .O(\t_fu_48_reg[21] [1]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln481_fu_89_p2_carry__0_i_4
       (.I0(icmp_ln481_fu_89_p2_carry__0_i_8_n_2),
        .I1(Q[12]),
        .I2(ap_loop_init_int),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I4(icmp_ln481_fu_89_p2_carry__1[11]),
        .O(\t_fu_48_reg[21] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln481_fu_89_p2_carry__0_i_5
       (.I0(Q[23]),
        .I1(icmp_ln481_fu_89_p2_carry__1[22]),
        .I2(Q[22]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I5(icmp_ln481_fu_89_p2_carry__1[21]),
        .O(icmp_ln481_fu_89_p2_carry__0_i_5_n_2));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln481_fu_89_p2_carry__0_i_6
       (.I0(Q[20]),
        .I1(icmp_ln481_fu_89_p2_carry__1[19]),
        .I2(Q[19]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I5(icmp_ln481_fu_89_p2_carry__1[18]),
        .O(icmp_ln481_fu_89_p2_carry__0_i_6_n_2));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln481_fu_89_p2_carry__0_i_7
       (.I0(Q[17]),
        .I1(icmp_ln481_fu_89_p2_carry__1[16]),
        .I2(Q[16]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I5(icmp_ln481_fu_89_p2_carry__1[15]),
        .O(icmp_ln481_fu_89_p2_carry__0_i_7_n_2));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln481_fu_89_p2_carry__0_i_8
       (.I0(Q[14]),
        .I1(icmp_ln481_fu_89_p2_carry__1[13]),
        .I2(Q[13]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I5(icmp_ln481_fu_89_p2_carry__1[12]),
        .O(icmp_ln481_fu_89_p2_carry__0_i_8_n_2));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln481_fu_89_p2_carry__1_i_1
       (.I0(Q[30]),
        .I1(icmp_ln481_fu_89_p2_carry__1[29]),
        .I2(Q[31]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I5(icmp_ln481_fu_89_p2_carry__1[30]),
        .O(\t_fu_48_reg[30] [2]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln481_fu_89_p2_carry__1_i_2
       (.I0(icmp_ln481_fu_89_p2_carry__1_i_4_n_2),
        .I1(Q[27]),
        .I2(ap_loop_init_int),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I4(icmp_ln481_fu_89_p2_carry__1[26]),
        .O(\t_fu_48_reg[30] [1]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln481_fu_89_p2_carry__1_i_3
       (.I0(icmp_ln481_fu_89_p2_carry__1_i_5_n_2),
        .I1(Q[24]),
        .I2(ap_loop_init_int),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I4(icmp_ln481_fu_89_p2_carry__1[23]),
        .O(\t_fu_48_reg[30] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln481_fu_89_p2_carry__1_i_4
       (.I0(Q[29]),
        .I1(icmp_ln481_fu_89_p2_carry__1[28]),
        .I2(Q[28]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I5(icmp_ln481_fu_89_p2_carry__1[27]),
        .O(icmp_ln481_fu_89_p2_carry__1_i_4_n_2));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln481_fu_89_p2_carry__1_i_5
       (.I0(Q[26]),
        .I1(icmp_ln481_fu_89_p2_carry__1[25]),
        .I2(Q[25]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I5(icmp_ln481_fu_89_p2_carry__1[24]),
        .O(icmp_ln481_fu_89_p2_carry__1_i_5_n_2));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln481_fu_89_p2_carry_i_1
       (.I0(icmp_ln481_fu_89_p2_carry_i_5_n_2),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I4(icmp_ln481_fu_89_p2_carry__1[8]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln481_fu_89_p2_carry_i_2
       (.I0(icmp_ln481_fu_89_p2_carry_i_6_n_2),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I4(icmp_ln481_fu_89_p2_carry__1[5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln481_fu_89_p2_carry_i_3
       (.I0(icmp_ln481_fu_89_p2_carry_i_7_n_2),
        .I1(Q[3]),
        .I2(ap_loop_init_int),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I4(icmp_ln481_fu_89_p2_carry__1[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0401303000003431)) 
    icmp_ln481_fu_89_p2_carry_i_4
       (.I0(Q[0]),
        .I1(icmp_ln481_fu_89_p2_carry__1[1]),
        .I2(icmp_ln481_fu_89_p2_carry_i_8_n_2),
        .I3(Q[2]),
        .I4(icmp_ln481_fu_89_p2_carry__1[0]),
        .I5(Q[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln481_fu_89_p2_carry_i_5
       (.I0(Q[11]),
        .I1(icmp_ln481_fu_89_p2_carry__1[10]),
        .I2(Q[10]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I5(icmp_ln481_fu_89_p2_carry__1[9]),
        .O(icmp_ln481_fu_89_p2_carry_i_5_n_2));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln481_fu_89_p2_carry_i_6
       (.I0(Q[8]),
        .I1(icmp_ln481_fu_89_p2_carry__1[7]),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I5(icmp_ln481_fu_89_p2_carry__1[6]),
        .O(icmp_ln481_fu_89_p2_carry_i_6_n_2));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln481_fu_89_p2_carry_i_7
       (.I0(Q[5]),
        .I1(icmp_ln481_fu_89_p2_carry__1[4]),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I5(icmp_ln481_fu_89_p2_carry__1[3]),
        .O(icmp_ln481_fu_89_p2_carry_i_7_n_2));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln481_fu_89_p2_carry_i_8
       (.I0(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(icmp_ln481_fu_89_p2_carry_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln481_reg_168[0]_i_1 
       (.I0(CO),
        .I1(\icmp_ln490_reg_178[0]_i_3_n_2 ),
        .I2(icmp_ln481_reg_168),
        .O(\icmp_ln481_reg_168_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln490_reg_178[0]_i_1 
       (.I0(CO),
        .I1(\icmp_ln490_reg_178[0]_i_3_n_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000444)) 
    \icmp_ln490_reg_178[0]_i_2 
       (.I0(\icmp_ln490_reg_178[0]_i_4_n_2 ),
        .I1(i_fu_44_reg[0]),
        .I2(ap_loop_init_int),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I4(\icmp_ln490_reg_178[0]_i_5_n_2 ),
        .I5(\i_fu_44_reg[31]_0 ),
        .O(icmp_ln490_fu_110_p2));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hABFF)) 
    \icmp_ln490_reg_178[0]_i_3 
       (.I0(\ap_CS_iter1_fsm[1]_i_2_n_2 ),
        .I1(CO),
        .I2(in0_V_TVALID_int_regslice),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(\icmp_ln490_reg_178[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \icmp_ln490_reg_178[0]_i_4 
       (.I0(i_1_fu_104_p2[1]),
        .I1(i_1_fu_104_p2[0]),
        .I2(i_1_fu_104_p2[2]),
        .I3(\icmp_ln490_reg_178[0]_i_7_n_2 ),
        .O(\icmp_ln490_reg_178[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln490_reg_178[0]_i_5 
       (.I0(\icmp_ln490_reg_178_reg[0] ),
        .I1(i_1_fu_104_p2[9]),
        .I2(i_1_fu_104_p2[10]),
        .I3(i_1_fu_104_p2[11]),
        .I4(i_1_fu_104_p2[7]),
        .I5(\i_fu_44[0]_i_5_n_2 ),
        .O(\icmp_ln490_reg_178[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln490_reg_178[0]_i_7 
       (.I0(i_1_fu_104_p2[8]),
        .I1(i_1_fu_104_p2[4]),
        .I2(i_1_fu_104_p2[12]),
        .I3(i_1_fu_104_p2[5]),
        .O(\icmp_ln490_reg_178[0]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_Val2_s_fu_40[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I2(\icmp_ln490_reg_178[0]_i_3_n_2 ),
        .O(ap_loop_init_int_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \t_fu_48[0]_i_1 
       (.I0(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .O(\t_fu_48_reg[31] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[12]_i_2 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[12]_i_3 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[12]_i_4 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[12]_i_5 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[16]_i_2 
       (.I0(Q[16]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[16]_i_3 
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[16]_i_4 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[16]_i_5 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[20]_i_2 
       (.I0(Q[20]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[20]_i_3 
       (.I0(Q[19]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[20]_i_4 
       (.I0(Q[18]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[20]_i_5 
       (.I0(Q[17]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[24]_i_2 
       (.I0(Q[24]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[24]_i_3 
       (.I0(Q[23]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[24]_i_4 
       (.I0(Q[22]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[24]_i_5 
       (.I0(Q[21]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[28]_i_2 
       (.I0(Q[28]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[28]_i_3 
       (.I0(Q[27]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[28]_i_4 
       (.I0(Q[26]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[28]_i_5 
       (.I0(Q[25]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \t_fu_48[31]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .I2(\icmp_ln490_reg_178[0]_i_3_n_2 ),
        .I3(CO),
        .O(ap_loop_init_int_reg_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[31]_i_3 
       (.I0(Q[31]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[31]_i_4 
       (.I0(Q[30]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[31]_i_5 
       (.I0(Q[29]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[4]_i_2 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[4]_i_3 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[4]_i_4 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[4]_i_5 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[4]_i_6 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[8]_i_2 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[8]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[8]_i_4 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_48[8]_i_5 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_16u_10u_Pipeline_VITIS_LOOP_481_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_48_reg[12]_i_1 
       (.CI(\t_fu_48_reg[8]_i_1_n_2 ),
        .CO({\t_fu_48_reg[12]_i_1_n_2 ,\t_fu_48_reg[12]_i_1_n_3 ,\t_fu_48_reg[12]_i_1_n_4 ,\t_fu_48_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_fu_48_reg[31] [12:9]),
        .S(ap_sig_allocacmp_t_1[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_48_reg[16]_i_1 
       (.CI(\t_fu_48_reg[12]_i_1_n_2 ),
        .CO({\t_fu_48_reg[16]_i_1_n_2 ,\t_fu_48_reg[16]_i_1_n_3 ,\t_fu_48_reg[16]_i_1_n_4 ,\t_fu_48_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_fu_48_reg[31] [16:13]),
        .S(ap_sig_allocacmp_t_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_48_reg[20]_i_1 
       (.CI(\t_fu_48_reg[16]_i_1_n_2 ),
        .CO({\t_fu_48_reg[20]_i_1_n_2 ,\t_fu_48_reg[20]_i_1_n_3 ,\t_fu_48_reg[20]_i_1_n_4 ,\t_fu_48_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_fu_48_reg[31] [20:17]),
        .S(ap_sig_allocacmp_t_1[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_48_reg[24]_i_1 
       (.CI(\t_fu_48_reg[20]_i_1_n_2 ),
        .CO({\t_fu_48_reg[24]_i_1_n_2 ,\t_fu_48_reg[24]_i_1_n_3 ,\t_fu_48_reg[24]_i_1_n_4 ,\t_fu_48_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_fu_48_reg[31] [24:21]),
        .S(ap_sig_allocacmp_t_1[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_48_reg[28]_i_1 
       (.CI(\t_fu_48_reg[24]_i_1_n_2 ),
        .CO({\t_fu_48_reg[28]_i_1_n_2 ,\t_fu_48_reg[28]_i_1_n_3 ,\t_fu_48_reg[28]_i_1_n_4 ,\t_fu_48_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_fu_48_reg[31] [28:25]),
        .S(ap_sig_allocacmp_t_1[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_48_reg[31]_i_2 
       (.CI(\t_fu_48_reg[28]_i_1_n_2 ),
        .CO({\NLW_t_fu_48_reg[31]_i_2_CO_UNCONNECTED [3:2],\t_fu_48_reg[31]_i_2_n_4 ,\t_fu_48_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_fu_48_reg[31]_i_2_O_UNCONNECTED [3],\t_fu_48_reg[31] [31:29]}),
        .S({1'b0,ap_sig_allocacmp_t_1[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_48_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\t_fu_48_reg[4]_i_1_n_2 ,\t_fu_48_reg[4]_i_1_n_3 ,\t_fu_48_reg[4]_i_1_n_4 ,\t_fu_48_reg[4]_i_1_n_5 }),
        .CYINIT(ap_sig_allocacmp_t_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_fu_48_reg[31] [4:1]),
        .S(ap_sig_allocacmp_t_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_48_reg[8]_i_1 
       (.CI(\t_fu_48_reg[4]_i_1_n_2 ),
        .CO({\t_fu_48_reg[8]_i_1_n_2 ,\t_fu_48_reg[8]_i_1_n_3 ,\t_fu_48_reg[8]_i_1_n_4 ,\t_fu_48_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\t_fu_48_reg[31] [8:5]),
        .S(ap_sig_allocacmp_t_1[8:5]));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init_2
   (D,
    E,
    \ap_CS_iter2_fsm_reg[1] ,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[11] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    \icmp_ln153_reg_123_reg[0] ,
    SR,
    ap_clk,
    Q,
    grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg,
    ap_rst_n,
    \icmp_ln153_reg_123_reg[0]_0 ,
    dwc2dma_empty_n,
    ap_CS_iter1_fsm_state2,
    ap_CS_iter2_fsm_state3,
    ap_done_cache_reg_0,
    gmem_WREADY,
    \ap_CS_fsm_reg[12]_0 ,
    ap_loop_exit_ready_pp0_iter2_reg,
    \i_fu_52_reg[0] ,
    ap_loop_exit_ready_pp0_iter1_reg);
  output [6:0]D;
  output [0:0]E;
  output \ap_CS_iter2_fsm_reg[1] ;
  output [1:0]\ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[11] ;
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output \icmp_ln153_reg_123_reg[0] ;
  input [0:0]SR;
  input ap_clk;
  input [6:0]Q;
  input grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg;
  input ap_rst_n;
  input \icmp_ln153_reg_123_reg[0]_0 ;
  input dwc2dma_empty_n;
  input ap_CS_iter1_fsm_state2;
  input ap_CS_iter2_fsm_state3;
  input ap_done_cache_reg_0;
  input gmem_WREADY;
  input [1:0]\ap_CS_fsm_reg[12]_0 ;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input \i_fu_52_reg[0] ;
  input ap_loop_exit_ready_pp0_iter1_reg;

  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[11] ;
  wire [1:0]\ap_CS_fsm_reg[12] ;
  wire [1:0]\ap_CS_fsm_reg[12]_0 ;
  wire ap_CS_iter1_fsm_state2;
  wire \ap_CS_iter2_fsm_reg[1] ;
  wire ap_CS_iter2_fsm_state3;
  wire ap_clk;
  wire ap_condition_238;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_2;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_2;
  wire ap_rst_n;
  wire dwc2dma_empty_n;
  wire gmem_WREADY;
  wire grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg;
  wire \i_fu_52[6]_i_4_n_2 ;
  wire \i_fu_52[6]_i_5_n_2 ;
  wire \i_fu_52[6]_i_6_n_2 ;
  wire \i_fu_52[6]_i_7_n_2 ;
  wire \i_fu_52[6]_i_9_n_2 ;
  wire \i_fu_52_reg[0] ;
  wire \icmp_ln153_reg_123_reg[0] ;
  wire \icmp_ln153_reg_123_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(\ap_CS_fsm_reg[12]_0 [0]),
        .I1(ap_done_reg1),
        .I2(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[12]_0 [1]),
        .O(\ap_CS_fsm_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\ap_CS_fsm_reg[12]_0 [1]),
        .I1(ap_done_cache),
        .I2(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I3(ap_done_reg1),
        .O(\ap_CS_fsm_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(gmem_WREADY),
        .I2(ap_done_cache_reg_0),
        .I3(ap_CS_iter2_fsm_state3),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_iter1_fsm[1]_i_2__1 
       (.I0(ap_CS_iter2_fsm_state3),
        .I1(ap_done_cache_reg_0),
        .I2(gmem_WREADY),
        .O(\ap_CS_iter2_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hDDD55555CCC00000)) 
    ap_done_cache_i_1__1
       (.I0(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I1(ap_CS_iter2_fsm_state3),
        .I2(ap_done_cache_reg_0),
        .I3(gmem_WREADY),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_2),
        .Q(ap_done_cache),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h74)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(\i_fu_52[6]_i_4_n_2 ),
        .I1(ap_condition_238),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_condition_238),
        .O(ap_loop_init_int_i_1__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[12]_0 [0]),
        .I1(\i_fu_52[6]_i_4_n_2 ),
        .I2(ap_condition_238),
        .I3(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .O(\ap_CS_fsm_reg[11] ));
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_52[0]_i_1 
       (.I0(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \i_fu_52[1]_i_1 
       (.I0(Q[0]),
        .I1(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h06660AAA)) 
    \i_fu_52[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I4(Q[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h152A2A2A2A2A2A2A)) 
    \i_fu_52[3]_i_1 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h28882222)) 
    \i_fu_52[4]_i_1 
       (.I0(\i_fu_52[6]_i_5_n_2 ),
        .I1(\i_fu_52[6]_i_7_n_2 ),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I4(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h708F7070)) 
    \i_fu_52[5]_i_1 
       (.I0(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[5]),
        .I3(\i_fu_52[6]_i_7_n_2 ),
        .I4(Q[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_52[6]_i_1 
       (.I0(ap_condition_238),
        .I1(\i_fu_52[6]_i_4_n_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'h2202222200200000)) 
    \i_fu_52[6]_i_2 
       (.I0(\i_fu_52[6]_i_5_n_2 ),
        .I1(\i_fu_52[6]_i_6_n_2 ),
        .I2(Q[5]),
        .I3(\i_fu_52[6]_i_7_n_2 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \i_fu_52[6]_i_3 
       (.I0(\icmp_ln153_reg_123_reg[0]_0 ),
        .I1(dwc2dma_empty_n),
        .I2(ap_CS_iter1_fsm_state2),
        .I3(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I4(\ap_CS_iter2_fsm_reg[1] ),
        .O(ap_condition_238));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hEAFFFFFF)) 
    \i_fu_52[6]_i_4 
       (.I0(\i_fu_52_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\i_fu_52[6]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFFFFF)) 
    \i_fu_52[6]_i_5 
       (.I0(\i_fu_52[6]_i_9_n_2 ),
        .I1(Q[1]),
        .I2(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\i_fu_52[6]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_52[6]_i_6 
       (.I0(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\i_fu_52[6]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \i_fu_52[6]_i_7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[3]),
        .O(\i_fu_52[6]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFBFB)) 
    \i_fu_52[6]_i_9 
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(ap_loop_init_int),
        .I4(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_1_fu_100_ap_start_reg),
        .I5(Q[0]),
        .O(\i_fu_52[6]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h74)) 
    \icmp_ln153_reg_123[0]_i_1__0 
       (.I0(\i_fu_52[6]_i_4_n_2 ),
        .I1(ap_condition_238),
        .I2(\icmp_ln153_reg_123_reg[0]_0 ),
        .O(\icmp_ln153_reg_123_reg[0] ));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init_3
   (ap_loop_init_int,
    \ap_CS_iter1_fsm_reg[1] ,
    \ap_CS_iter2_fsm_reg[1] ,
    D,
    \ap_CS_fsm_reg[3] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg_reg,
    SR,
    ap_clk,
    ap_rst_n,
    ap_CS_iter1_fsm_state2,
    \icmp_ln153_reg_123_reg[0] ,
    dwc2dma_empty_n,
    grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg,
    ap_CS_iter2_fsm_state3,
    icmp_ln153_reg_123_pp0_iter1_reg,
    gmem_WREADY,
    Q,
    ap_loop_exit_ready_pp0_iter2_reg,
    \icmp_ln153_reg_123_reg[0]_0 ,
    \icmp_ln153_reg_123_reg[0]_1 ,
    \icmp_ln153_reg_123_reg[0]_2 ,
    ap_loop_exit_ready_pp0_iter1_reg);
  output ap_loop_init_int;
  output \ap_CS_iter1_fsm_reg[1] ;
  output \ap_CS_iter2_fsm_reg[1] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[3] ;
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ap_CS_iter1_fsm_state2;
  input \icmp_ln153_reg_123_reg[0] ;
  input dwc2dma_empty_n;
  input grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg;
  input ap_CS_iter2_fsm_state3;
  input icmp_ln153_reg_123_pp0_iter1_reg;
  input gmem_WREADY;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input \icmp_ln153_reg_123_reg[0]_0 ;
  input \icmp_ln153_reg_123_reg[0]_1 ;
  input \icmp_ln153_reg_123_reg[0]_2 ;
  input ap_loop_exit_ready_pp0_iter1_reg;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_iter1_fsm_reg[1] ;
  wire ap_CS_iter1_fsm_state2;
  wire \ap_CS_iter2_fsm_reg[1] ;
  wire ap_CS_iter2_fsm_state3;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_2;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_2;
  wire ap_rst_n;
  wire dwc2dma_empty_n;
  wire gmem_WREADY;
  wire grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg;
  wire grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg_reg;
  wire icmp_ln153_fu_94_p2;
  wire icmp_ln153_reg_123_pp0_iter1_reg;
  wire \icmp_ln153_reg_123_reg[0] ;
  wire \icmp_ln153_reg_123_reg[0]_0 ;
  wire \icmp_ln153_reg_123_reg[0]_1 ;
  wire \icmp_ln153_reg_123_reg[0]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_reg1),
        .I2(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .I3(ap_done_reg1),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(gmem_WREADY),
        .I2(icmp_ln153_reg_123_pp0_iter1_reg),
        .I3(ap_CS_iter2_fsm_state3),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_iter1_fsm[1]_i_2__0 
       (.I0(ap_CS_iter2_fsm_state3),
        .I1(icmp_ln153_reg_123_pp0_iter1_reg),
        .I2(gmem_WREADY),
        .O(\ap_CS_iter2_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hDDD55555CCC00000)) 
    ap_done_cache_i_1__0
       (.I0(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .I1(ap_CS_iter2_fsm_state3),
        .I2(icmp_ln153_reg_123_pp0_iter1_reg),
        .I3(gmem_WREADY),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_2),
        .Q(ap_done_cache),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(icmp_ln153_fu_94_p2),
        .I1(\ap_CS_iter1_fsm_reg[1] ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  LUT4 #(
    .INIT(16'hFBBB)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(\ap_CS_iter1_fsm_reg[1] ),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\ap_CS_iter1_fsm_reg[1] ),
        .I2(icmp_ln153_fu_94_p2),
        .I3(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFF02FF)) 
    \i_fu_52[2]_i_2 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(\icmp_ln153_reg_123_reg[0] ),
        .I2(dwc2dma_empty_n),
        .I3(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .I4(\ap_CS_iter2_fsm_reg[1] ),
        .O(\ap_CS_iter1_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hEFEF2000EFEF2020)) 
    \icmp_ln153_reg_123[0]_i_1 
       (.I0(icmp_ln153_fu_94_p2),
        .I1(\ap_CS_iter2_fsm_reg[1] ),
        .I2(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .I3(dwc2dma_empty_n),
        .I4(\icmp_ln153_reg_123_reg[0] ),
        .I5(ap_CS_iter1_fsm_state2),
        .O(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h00002A00)) 
    \icmp_ln153_reg_123[0]_i_2 
       (.I0(\icmp_ln153_reg_123_reg[0]_0 ),
        .I1(grp_Stream2Mem_Batch_16u_10u_Pipeline_VITIS_LOOP_153_11_fu_91_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln153_reg_123_reg[0]_1 ),
        .I4(\icmp_ln153_reg_123_reg[0]_2 ),
        .O(icmp_ln153_fu_94_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi
   (valid_length,
    empty_n_reg,
    SR,
    wrsp_type,
    last_resp,
    p_22_in,
    CO,
    \bus_wide_gen.offset_valid ,
    \bus_wide_gen.offset_full_n ,
    wreq_valid,
    gmem_AWREADY,
    wdata_valid,
    gmem_WREADY,
    wrsp_valid,
    wrsp_ready,
    gmem_BVALID,
    ursp_ready,
    tmp_valid,
    WVALID_Dummy,
    \bus_wide_gen.first_pad_reg ,
    beat_valid,
    RREADY_Dummy,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \bus_wide_gen.data_valid_reg ,
    AWREADY_Dummy,
    burst_valid,
    fifo_burst_ready,
    rs_req_ready,
    req_fifo_valid,
    AWREADY_Dummy_0,
    fifo_valid,
    WREADY_Dummy,
    flying_req_reg,
    s_ready_t_reg,
    need_wrsp,
    fifo_resp_ready,
    WVALID_Dummy_reg,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    WLAST_Dummy_reg,
    s_ready_t_reg_0,
    \bus_wide_gen.ready_for_data__0 ,
    next_burst,
    pop,
    resp_ready__1,
    Q,
    \state_reg[0] ,
    \could_multi_bursts.last_loop__10 ,
    \could_multi_bursts.next_loop ,
    next_wreq,
    req_en__0,
    empty_n_reg_0,
    E,
    m_axi_gmem_AWVALID,
    p_12_in,
    p_8_in,
    dout_vld_reg,
    empty_n_reg_1,
    pop_1,
    pop_2,
    pop_3,
    empty_n_reg_2,
    \FSM_sequential_state_reg[1] ,
    empty_n_reg_3,
    empty_n_reg_4,
    p_12_in_4,
    \mOutPtr_reg[3] ,
    empty_n_reg_5,
    empty_n_reg_6,
    \dout_reg[36] ,
    m_axi_gmem_WVALID,
    flying_req_reg_0,
    empty_n_reg_7,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    in,
    \data_p1_reg[67] ,
    ap_clk,
    dout_vld_reg_0,
    dout_vld_reg_1,
    dout_vld_reg_2,
    dout_vld_reg_3,
    dout_vld_reg_4,
    tmp_valid_reg,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.first_pad_reg_0 ,
    dout_vld_reg_5,
    \bus_wide_gen.data_valid_reg_1 ,
    s_ready_t_reg_1,
    dout_vld_reg_6,
    dout_vld_reg_7,
    dout_vld_reg_8,
    flying_req_reg_1,
    s_ready_t_reg_2,
    dout_vld_reg_9,
    WVALID_Dummy_reg_0,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    WLAST_Dummy_reg_0,
    s_ready_t_reg_3,
    ap_rst_n,
    m_axi_gmem_BVALID,
    m_axi_gmem_RVALID,
    m_axi_gmem_AWREADY,
    full_n_reg,
    mOutPtr18_out,
    full_n_reg_0,
    \ap_CS_fsm_reg[11] ,
    m_axi_gmem_WREADY,
    push,
    \dout_reg[64] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    we,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \mOutPtr_reg[0]_3 ,
    \mOutPtr_reg[4] ,
    din);
  output valid_length;
  output empty_n_reg;
  output [0:0]SR;
  output wrsp_type;
  output last_resp;
  output p_22_in;
  output [0:0]CO;
  output \bus_wide_gen.offset_valid ;
  output \bus_wide_gen.offset_full_n ;
  output wreq_valid;
  output gmem_AWREADY;
  output wdata_valid;
  output gmem_WREADY;
  output wrsp_valid;
  output wrsp_ready;
  output gmem_BVALID;
  output ursp_ready;
  output tmp_valid;
  output WVALID_Dummy;
  output \bus_wide_gen.first_pad_reg ;
  output beat_valid;
  output RREADY_Dummy;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output \bus_wide_gen.data_valid_reg ;
  output AWREADY_Dummy;
  output burst_valid;
  output fifo_burst_ready;
  output rs_req_ready;
  output req_fifo_valid;
  output AWREADY_Dummy_0;
  output fifo_valid;
  output WREADY_Dummy;
  output flying_req_reg;
  output s_ready_t_reg;
  output need_wrsp;
  output fifo_resp_ready;
  output WVALID_Dummy_reg;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output WLAST_Dummy_reg;
  output s_ready_t_reg_0;
  output \bus_wide_gen.ready_for_data__0 ;
  output next_burst;
  output pop;
  output resp_ready__1;
  output [0:0]Q;
  output [0:0]\state_reg[0] ;
  output \could_multi_bursts.last_loop__10 ;
  output \could_multi_bursts.next_loop ;
  output next_wreq;
  output req_en__0;
  output empty_n_reg_0;
  output [0:0]E;
  output m_axi_gmem_AWVALID;
  output p_12_in;
  output p_8_in;
  output dout_vld_reg;
  output empty_n_reg_1;
  output pop_1;
  output pop_2;
  output pop_3;
  output empty_n_reg_2;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output empty_n_reg_3;
  output empty_n_reg_4;
  output p_12_in_4;
  output [3:0]\mOutPtr_reg[3] ;
  output empty_n_reg_5;
  output empty_n_reg_6;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem_WVALID;
  output flying_req_reg_0;
  output empty_n_reg_7;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output [1:0]\FSM_sequential_state_reg[1]_1 ;
  output [0:0]in;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input dout_vld_reg_2;
  input dout_vld_reg_3;
  input dout_vld_reg_4;
  input tmp_valid_reg;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.first_pad_reg_0 ;
  input dout_vld_reg_5;
  input \bus_wide_gen.data_valid_reg_1 ;
  input s_ready_t_reg_1;
  input dout_vld_reg_6;
  input dout_vld_reg_7;
  input dout_vld_reg_8;
  input flying_req_reg_1;
  input s_ready_t_reg_2;
  input dout_vld_reg_9;
  input WVALID_Dummy_reg_0;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input WLAST_Dummy_reg_0;
  input s_ready_t_reg_3;
  input ap_rst_n;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_RVALID;
  input m_axi_gmem_AWREADY;
  input full_n_reg;
  input mOutPtr18_out;
  input full_n_reg_0;
  input [2:0]\ap_CS_fsm_reg[11] ;
  input m_axi_gmem_WREADY;
  input push;
  input [63:0]\dout_reg[64] ;
  input [0:0]\mOutPtr_reg[0] ;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input we;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input [0:0]\mOutPtr_reg[0]_2 ;
  input [0:0]\mOutPtr_reg[0]_3 ;
  input [0:0]\mOutPtr_reg[4] ;
  input [15:0]din;

  wire [63:1]AWADDR_Dummy;
  wire [30:1]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire [1:0]\FSM_sequential_state_reg[1]_1 ;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire WVALID_Dummy_reg_0;
  wire [2:0]\ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire bus_write_n_21;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [65:0]\data_p1_reg[67] ;
  wire [15:0]din;
  wire [36:0]\dout_reg[36] ;
  wire [63:0]\dout_reg[64] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire dout_vld_reg_5;
  wire dout_vld_reg_6;
  wire dout_vld_reg_7;
  wire dout_vld_reg_8;
  wire dout_vld_reg_9;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire empty_n_reg_4;
  wire empty_n_reg_5;
  wire empty_n_reg_6;
  wire empty_n_reg_7;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire flying_req_reg_1;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire [0:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[0]_2 ;
  wire [0:0]\mOutPtr_reg[0]_3 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [0:0]\mOutPtr_reg[4] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire next_burst;
  wire next_wreq;
  wire p_12_in;
  wire p_12_in_4;
  wire p_22_in;
  wire p_8_in;
  wire pop;
  wire pop_1;
  wire pop_2;
  wire pop_3;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire resp_ready__1;
  wire rs_req_ready;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire s_ready_t_reg_3;
  wire [0:0]\state_reg[0] ;
  wire store_unit_n_26;
  wire tmp_valid;
  wire tmp_valid_reg;
  wire ursp_ready;
  wire valid_length;
  wire wdata_valid;
  wire we;
  wire wreq_handling_reg;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_read bus_read
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1]_1 ),
        .\FSM_sequential_state_reg[1]_0 (RREADY_Dummy),
        .Q(\state_reg[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0),
        .s_ready_t_reg_0(s_ready_t_reg_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_write bus_write
       (.E(\could_multi_bursts.next_loop ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1]_0 ),
        .Q(Q),
        .SR(SR),
        .WDATA_Dummy(WDATA_Dummy),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WSTRB_Dummy(WSTRB_Dummy),
        .WVALID_Dummy_reg_0(WVALID_Dummy_reg),
        .WVALID_Dummy_reg_1(WVALID_Dummy_reg_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (store_unit_n_26),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg ),
        .\could_multi_bursts.sect_handling_reg_1 (next_wreq),
        .\could_multi_bursts.sect_handling_reg_2 (\could_multi_bursts.sect_handling_reg_0 ),
        .\data_buf_reg[31]_0 (WVALID_Dummy),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[1] (\rs_wreq/load_p2 ),
        .\data_p2_reg[63] (AWADDR_Dummy),
        .\data_p2_reg[95] ({AWLEN_Dummy[30],AWLEN_Dummy[7:1]}),
        .\dout_reg[0] (last_resp),
        .\dout_reg[0]_0 (wrsp_type),
        .\dout_reg[0]_1 (ursp_ready),
        .\dout_reg[36] (req_en__0),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .dout_vld_reg(burst_valid),
        .dout_vld_reg_0(req_fifo_valid),
        .dout_vld_reg_1(fifo_valid),
        .dout_vld_reg_10(dout_vld_reg_9),
        .dout_vld_reg_2(need_wrsp),
        .dout_vld_reg_3(bus_write_n_21),
        .dout_vld_reg_4(E),
        .dout_vld_reg_5(pop_1),
        .dout_vld_reg_6(\bus_wide_gen.ready_for_data__0 ),
        .dout_vld_reg_7(dout_vld_reg_6),
        .dout_vld_reg_8(dout_vld_reg_7),
        .dout_vld_reg_9(dout_vld_reg_8),
        .empty_n_reg(empty_n_reg_0),
        .empty_n_reg_0(empty_n_reg_2),
        .empty_n_reg_1(empty_n_reg_6),
        .empty_n_reg_2(empty_n_reg_7),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .flying_req_reg_1(flying_req_reg_1),
        .full_n_reg(fifo_burst_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .full_n_reg_1(WREADY_Dummy),
        .full_n_reg_2(fifo_resp_ready),
        .in(WLAST_Dummy_reg),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_3 ),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .m_axi_gmem0_wready(pop_2),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .next_burst(next_burst),
        .s_ready_t_reg(AWREADY_Dummy),
        .s_ready_t_reg_0(rs_req_ready),
        .s_ready_t_reg_1(s_ready_t_reg),
        .s_ready_t_reg_2(s_ready_t_reg_1),
        .s_ready_t_reg_3(s_ready_t_reg_2),
        .\sect_len_buf_reg[7]_0 (\could_multi_bursts.last_loop__10 ),
        .\state_reg[1] (resp_ready__1),
        .\state_reg[1]_0 (\bus_wide_gen.offset_full_n ),
        .\state_reg[1]_1 (tmp_valid),
        .wreq_handling_reg_0(wreq_handling_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_load load_unit
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_valid_reg_1 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .dout_vld_reg(beat_valid),
        .dout_vld_reg_0(dout_vld_reg_5),
        .empty_n_reg(empty_n_reg_5),
        .full_n_reg(RREADY_Dummy),
        .full_n_reg_0(\state_reg[0] ),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_store store_unit
       (.CO(CO),
        .E(pop_3),
        .Q(\mOutPtr_reg[3] ),
        .SR(SR),
        .WDATA_Dummy(WDATA_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WSTRB_Dummy(WSTRB_Dummy),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 (bus_write_n_21),
        .\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.data_valid_reg_0 (WVALID_Dummy),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg ),
        .\bus_wide_gen.first_pad_reg_1 (\bus_wide_gen.first_pad_reg_0 ),
        .\bus_wide_gen.len_cnt_reg[29]_0 (WVALID_Dummy_reg),
        .din(din),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (Q),
        .\dout_reg[0]_1 (last_resp),
        .\dout_reg[31] (store_unit_n_26),
        .\dout_reg[64] (\dout_reg[64] ),
        .dout_vld_reg(p_22_in),
        .dout_vld_reg_0(\bus_wide_gen.offset_valid ),
        .dout_vld_reg_1(wreq_valid),
        .dout_vld_reg_10(dout_vld_reg_4),
        .dout_vld_reg_2(wdata_valid),
        .dout_vld_reg_3(wrsp_valid),
        .dout_vld_reg_4(pop),
        .dout_vld_reg_5(dout_vld_reg),
        .dout_vld_reg_6(dout_vld_reg_0),
        .dout_vld_reg_7(dout_vld_reg_1),
        .dout_vld_reg_8(dout_vld_reg_2),
        .dout_vld_reg_9(dout_vld_reg_3),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_1),
        .empty_n_reg_1(empty_n_reg_3),
        .empty_n_reg_2(empty_n_reg_4),
        .empty_n_reg_3(p_12_in_4),
        .full_n_reg(\bus_wide_gen.offset_full_n ),
        .full_n_reg_0(gmem_AWREADY),
        .full_n_reg_1(wrsp_ready),
        .full_n_reg_2(ursp_ready),
        .full_n_reg_3(full_n_reg),
        .full_n_reg_4(full_n_reg_0),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .in(in),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .need_wrsp(need_wrsp),
        .push(push),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(p_12_in),
        .s_ready_t_reg_0(p_8_in),
        .\tmp_addr_reg[63]_0 (AWADDR_Dummy),
        .\tmp_addr_reg[63]_1 (AWREADY_Dummy),
        .\tmp_len_reg[30]_0 ({AWLEN_Dummy[30],AWLEN_Dummy[7:1]}),
        .tmp_valid_reg_0(tmp_valid),
        .tmp_valid_reg_1(\rs_wreq/load_p2 ),
        .tmp_valid_reg_2(tmp_valid_reg),
        .valid_length(valid_length),
        .we(we));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo
   (dout_vld_reg_0,
    full_n_reg_0,
    ap_rst_n_0,
    dout_vld_reg_1,
    \dout_reg[30] ,
    s_ready_t_reg,
    s_ready_t_reg_0,
    \dout_reg[31] ,
    \dout_reg[31]_0 ,
    E,
    tmp_valid_reg,
    S,
    \dout_reg[22] ,
    \dout_reg[29] ,
    \bus_wide_gen.first_pad_reg ,
    SR,
    dout_vld_reg_2,
    ap_clk,
    CO,
    ap_rst_n,
    \bus_wide_gen.data_gen[1].data_buf_reg[16] ,
    \data_p2_reg[1] ,
    \data_p2_reg[1]_0 ,
    \bus_wide_gen.data_gen[1].strb_buf_reg[2] ,
    \bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 ,
    \bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.len_cnt_reg_29_sp_1 ,
    \bus_wide_gen.len_cnt_reg[29]_0 ,
    \bus_wide_gen.len_cnt_reg ,
    Q,
    \dout_reg[31]_1 ,
    \mOutPtr_reg[0]_0 );
  output dout_vld_reg_0;
  output full_n_reg_0;
  output ap_rst_n_0;
  output dout_vld_reg_1;
  output [0:0]\dout_reg[30] ;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output \dout_reg[31] ;
  output \dout_reg[31]_0 ;
  output [0:0]E;
  output [0:0]tmp_valid_reg;
  output [3:0]S;
  output [3:0]\dout_reg[22] ;
  output [1:0]\dout_reg[29] ;
  output \bus_wide_gen.first_pad_reg ;
  input [0:0]SR;
  input dout_vld_reg_2;
  input ap_clk;
  input [0:0]CO;
  input ap_rst_n;
  input \bus_wide_gen.data_gen[1].data_buf_reg[16] ;
  input \data_p2_reg[1] ;
  input \data_p2_reg[1]_0 ;
  input \bus_wide_gen.data_gen[1].strb_buf_reg[2] ;
  input \bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 ;
  input \bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.len_cnt_reg_29_sp_1 ;
  input \bus_wide_gen.len_cnt_reg[29]_0 ;
  input [29:0]\bus_wide_gen.len_cnt_reg ;
  input [7:0]Q;
  input [0:0]\dout_reg[31]_1 ;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_21;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_8;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[1].data_buf[31]_i_5_n_2 ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[16] ;
  wire \bus_wide_gen.data_gen[1].strb_buf_reg[2] ;
  wire \bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 ;
  wire \bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.len_cnt_reg[29]_0 ;
  wire \bus_wide_gen.len_cnt_reg_29_sn_1 ;
  wire \data_p2_reg[1] ;
  wire \data_p2_reg[1]_0 ;
  wire [3:0]\dout_reg[22] ;
  wire [1:0]\dout_reg[29] ;
  wire [0:0]\dout_reg[30] ;
  wire \dout_reg[31] ;
  wire \dout_reg[31]_0 ;
  wire [0:0]\dout_reg[31]_1 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2_n_2;
  wire empty_n_reg_n_2;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire p_1_in;
  wire p_24_in;
  wire \raddr[0]_i_1_n_2 ;
  wire [3:0]raddr_reg;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [0:0]tmp_valid_reg;

  assign \bus_wide_gen.len_cnt_reg_29_sn_1  = \bus_wide_gen.len_cnt_reg_29_sp_1 ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl U_fifo_srl
       (.CO(CO),
        .D({U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12}),
        .E(U_fifo_srl_n_8),
        .Q(raddr_reg),
        .S(S),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(U_fifo_srl_n_5),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[1].data_buf_reg[16] (\bus_wide_gen.data_gen[1].data_buf_reg[16] ),
        .\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 (dout_vld_reg_0),
        .\bus_wide_gen.data_gen[1].strb_buf_reg[2] (\bus_wide_gen.data_gen[1].strb_buf_reg[2] ),
        .\bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 (\bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 ),
        .\bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 (\bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg ),
        .\bus_wide_gen.len_cnt_reg (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.len_cnt_reg[29]_0 (\bus_wide_gen.len_cnt_reg[29]_0 ),
        .\bus_wide_gen.len_cnt_reg_10_sp_1 (U_fifo_srl_n_20),
        .\bus_wide_gen.len_cnt_reg_11_sp_1 (U_fifo_srl_n_21),
        .\bus_wide_gen.len_cnt_reg_18_sp_1 (U_fifo_srl_n_19),
        .\bus_wide_gen.len_cnt_reg_29_sp_1 (\bus_wide_gen.len_cnt_reg_29_sn_1 ),
        .\dout_reg[0]_0 (\data_p2_reg[1] ),
        .\dout_reg[0]_1 (\data_p2_reg[1]_0 ),
        .\dout_reg[22]_0 (\dout_reg[22] ),
        .\dout_reg[29]_0 (\dout_reg[29] ),
        .\dout_reg[29]_1 (Q),
        .\dout_reg[30]_0 (\dout_reg[30] ),
        .\dout_reg[31]_0 (\dout_reg[31] ),
        .\dout_reg[31]_1 (\dout_reg[31]_0 ),
        .\dout_reg[31]_2 (\dout_reg[31]_1 ),
        .dout_vld_reg(dout_vld_reg_1),
        .dout_vld_reg_0(E),
        .full_n_reg(full_n_reg_0),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15,U_fifo_srl_n_16}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_2_[4] ,\mOutPtr_reg_n_2_[3] ,\mOutPtr_reg_n_2_[2] ,\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .p_1_in(p_1_in),
        .p_24_in(p_24_in),
        .\raddr_reg[1] (empty_n_reg_n_2),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(s_ready_t_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \bus_wide_gen.data_gen[1].data_buf[31]_i_3 
       (.I0(U_fifo_srl_n_21),
        .I1(\bus_wide_gen.data_gen[1].data_buf[31]_i_5_n_2 ),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(U_fifo_srl_n_19),
        .O(p_24_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \bus_wide_gen.data_gen[1].data_buf[31]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [4]),
        .I2(\bus_wide_gen.len_cnt_reg [5]),
        .I3(\bus_wide_gen.len_cnt_reg [6]),
        .I4(U_fifo_srl_n_20),
        .O(\bus_wide_gen.data_gen[1].data_buf[31]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[95]_i_1 
       (.I0(\data_p2_reg[1]_0 ),
        .I1(\data_p2_reg[1] ),
        .I2(full_n_reg_0),
        .O(tmp_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_2),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_2),
        .I1(\mOutPtr_reg_n_2_[4] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(s_ready_t_reg_0),
        .I4(s_ready_t_reg),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[4] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(U_fifo_srl_n_16),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(U_fifo_srl_n_15),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[0]_i_1_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_12),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized0
   (dout_vld_reg_0,
    full_n_reg_0,
    empty_n_reg_0,
    valid_length,
    Q,
    S,
    \dout_reg[70] ,
    in,
    SR,
    dout_vld_reg_1,
    ap_clk,
    ap_rst_n,
    next_wreq,
    \ap_CS_fsm_reg[11] ,
    \dout_reg[70]_0 ,
    \dout_reg[70]_1 ,
    \dout_reg[70]_2 ,
    \dout_reg[70]_3 ,
    push,
    \dout_reg[64] );
  output dout_vld_reg_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  output valid_length;
  output [66:0]Q;
  output [1:0]S;
  output [1:0]\dout_reg[70] ;
  output [0:0]in;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_clk;
  input ap_rst_n;
  input next_wreq;
  input [1:0]\ap_CS_fsm_reg[11] ;
  input \dout_reg[70]_0 ;
  input \dout_reg[70]_1 ;
  input \dout_reg[70]_2 ;
  input \dout_reg[70]_3 ;
  input push;
  input [63:0]\dout_reg[64] ;

  wire [66:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]\dout_reg[64] ;
  wire [1:0]\dout_reg[70] ;
  wire \dout_reg[70]_0 ;
  wire \dout_reg[70]_1 ;
  wire \dout_reg[70]_2 ;
  wire \dout_reg[70]_3 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__0_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_2;
  wire full_n_i_2__0_n_2;
  wire full_n_reg_0;
  wire [0:0]in;
  wire \mOutPtr[0]_i_1__0_n_2 ;
  wire \mOutPtr[1]_i_1__2_n_2 ;
  wire \mOutPtr[2]_i_1__2_n_2 ;
  wire \mOutPtr[3]_i_1__2_n_2 ;
  wire \mOutPtr[3]_i_2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire push;
  wire \raddr[0]_i_1_n_2 ;
  wire \raddr[1]_i_1_n_2 ;
  wire \raddr[2]_i_1_n_2 ;
  wire \raddr_reg_n_2_[0] ;
  wire \raddr_reg_n_2_[1] ;
  wire \raddr_reg_n_2_[2] ;
  wire valid_length;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[11] (full_n_reg_0),
        .\ap_CS_fsm_reg[11]_0 (\ap_CS_fsm_reg[11] [1]),
        .ap_clk(ap_clk),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[70]_1 (empty_n_reg_0),
        .\dout_reg[70]_2 (\dout_reg[70]_0 ),
        .\dout_reg[70]_3 (\dout_reg[70]_1 ),
        .\dout_reg[70]_4 (\dout_reg[70]_2 ),
        .\dout_reg[70]_5 (\dout_reg[70]_3 ),
        .\dout_reg[70]_6 (dout_vld_reg_0),
        .\dout_reg[70]_7 (\raddr_reg_n_2_[0] ),
        .\dout_reg[70]_8 (\raddr_reg_n_2_[1] ),
        .in(in),
        .push(push),
        .valid_length(valid_length));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(empty_n_i_2__0_n_2),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(empty_n_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h5700000057005700)) 
    empty_n_i_3
       (.I0(full_n_reg_0),
        .I1(\ap_CS_fsm_reg[11] [1]),
        .I2(\ap_CS_fsm_reg[11] [0]),
        .I3(empty_n_reg_0),
        .I4(next_wreq),
        .I5(dout_vld_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_2),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[3] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .O(full_n_i_2__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[2]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h2F2F2FD0D0D0D0D0)) 
    \mOutPtr[3]_i_1__2 
       (.I0(dout_vld_reg_0),
        .I1(next_wreq),
        .I2(empty_n_reg_0),
        .I3(\ap_CS_fsm_reg[11] [0]),
        .I4(\ap_CS_fsm_reg[11] [1]),
        .I5(full_n_reg_0),
        .O(\mOutPtr[3]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h7500750075000000)) 
    \mOutPtr[3]_i_3 
       (.I0(empty_n_reg_0),
        .I1(next_wreq),
        .I2(dout_vld_reg_0),
        .I3(full_n_reg_0),
        .I4(\ap_CS_fsm_reg[11] [1]),
        .I5(\ap_CS_fsm_reg[11] [0]),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_2 ),
        .D(\mOutPtr[0]_i_1__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_2 ),
        .D(\mOutPtr[1]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_2 ),
        .D(\mOutPtr[2]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_2 ),
        .D(\mOutPtr[3]_i_2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00007777FFF88888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(\raddr_reg_n_2_[1] ),
        .I3(\raddr_reg_n_2_[2] ),
        .I4(p_8_in),
        .I5(\raddr_reg_n_2_[0] ),
        .O(\raddr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h33CCDD20DD20DD20)) 
    \raddr[1]_i_1 
       (.I0(p_8_in),
        .I1(\raddr_reg_n_2_[0] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(\raddr_reg_n_2_[1] ),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h3CF0F0D0F0D0F0D0)) 
    \raddr[2]_i_1 
       (.I0(p_8_in),
        .I1(\raddr_reg_n_2_[0] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(\raddr_reg_n_2_[1] ),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    dout_vld_reg_0,
    gmem_WREADY,
    dout_vld_reg_1,
    E,
    dout,
    SR,
    ap_clk,
    dout_vld_reg_2,
    ap_rst_n,
    full_n_reg_0,
    mOutPtr18_out,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]_1 ,
    \raddr_reg_reg[4] ,
    \mOutPtr_reg[0]_0 ,
    we,
    din);
  output empty_n_reg_0;
  output dout_vld_reg_0;
  output gmem_WREADY;
  output dout_vld_reg_1;
  output [0:0]E;
  output [17:0]dout;
  input [0:0]SR;
  input ap_clk;
  input dout_vld_reg_2;
  input ap_rst_n;
  input full_n_reg_0;
  input mOutPtr18_out;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0]_1 ;
  input \raddr_reg_reg[4] ;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input we;
  input [15:0]din;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0]_1 ;
  wire [15:0]din;
  wire [17:0]dout;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1__3_n_2;
  wire empty_n_i_2__1_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1__1_n_2;
  wire full_n_i_2__1_n_2;
  wire full_n_reg_0;
  wire gmem_WREADY;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__1_n_2 ;
  wire \mOutPtr[1]_i_1__1_n_2 ;
  wire \mOutPtr[2]_i_1__1_n_2 ;
  wire \mOutPtr[3]_i_1__1_n_2 ;
  wire \mOutPtr[4]_i_1_n_2 ;
  wire \mOutPtr[5]_i_2_n_2 ;
  wire \mOutPtr[5]_i_3_n_2 ;
  wire \mOutPtr[5]_i_5_n_2 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire \mOutPtr_reg_n_2_[5] ;
  wire [4:0]raddr;
  wire \raddr_reg_reg[4] ;
  wire [4:0]rnext;
  wire \waddr[0]_i_1_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr[4]_i_1_n_2 ;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire we;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_2_[4] ,\waddr_reg_n_2_[3] ,\waddr_reg_n_2_[2] ,\waddr_reg_n_2_[1] ,\waddr_reg_n_2_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg_1),
        .raddr(raddr),
        .\raddr_reg_reg[4]_0 (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\raddr_reg_reg[4]_1 (\raddr_reg_reg[4] ),
        .\raddr_reg_reg[4]_2 (dout_vld_reg_0),
        .\raddr_reg_reg[4]_3 (empty_n_reg_0),
        .rnext(rnext),
        .we(we));
  LUT4 #(
    .INIT(16'h8000)) 
    \bus_wide_gen.data_gen[0].data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ),
        .I2(dout_vld_reg_0),
        .I3(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_1 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_2),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF69990)) 
    empty_n_i_1__3
       (.I0(dout_vld_reg_1),
        .I1(full_n_reg_0),
        .I2(empty_n_i_2__1_n_2),
        .I3(mOutPtr18_out),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__3_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_2_[5] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[4] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(empty_n_i_2__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF5F5DD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_2),
        .I2(gmem_WREADY),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_1),
        .O(full_n_i_1__1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[3] ),
        .I2(\mOutPtr_reg_n_2_[4] ),
        .I3(\mOutPtr_reg_n_2_[5] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(full_n_i_2__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_2),
        .Q(gmem_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[2]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[3]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h7F80FF00FF00FE01)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[4] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFE00013FFEC001)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr[5]_i_3_n_2 ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[5] ),
        .I5(\mOutPtr[5]_i_5_n_2 ),
        .O(\mOutPtr[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[3] ),
        .I2(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[5]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[5]_i_5 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[3] ),
        .I2(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[5]_i_5_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[2]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[3]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[4]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[5]_i_2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \waddr[0]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\waddr_reg_n_2_[0] ),
        .O(\waddr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h33334CCC)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\waddr_reg_n_2_[0] ),
        .O(\waddr[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h66662AAA)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\waddr_reg_n_2_[0] ),
        .O(\waddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h77887F00)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\waddr_reg_n_2_[0] ),
        .O(\waddr[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h78F070F0)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\waddr_reg_n_2_[0] ),
        .O(\waddr[4]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[0]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[4]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[4] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized2
   (next_wreq,
    \dout_reg[0] ,
    dout_vld_reg_0,
    full_n_reg_0,
    dout_vld_reg_1,
    empty_n_reg_0,
    resp_ready__1,
    valid_length,
    ap_clk,
    SR,
    dout_vld_reg_2,
    ap_rst_n,
    \tmp_addr_reg[63] ,
    \tmp_addr_reg[63]_0 ,
    \tmp_addr_reg[63]_1 ,
    \tmp_addr_reg[63]_2 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    need_wrsp);
  output next_wreq;
  output \dout_reg[0] ;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output dout_vld_reg_1;
  output empty_n_reg_0;
  output resp_ready__1;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_2;
  input ap_rst_n;
  input \tmp_addr_reg[63] ;
  input \tmp_addr_reg[63]_0 ;
  input \tmp_addr_reg[63]_1 ;
  input \tmp_addr_reg[63]_2 ;
  input \dout_reg[0]_0 ;
  input [0:0]\dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input need_wrsp;

  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__2_n_2;
  wire empty_n_reg_0;
  wire full_n_i_2__2_n_2;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__0_n_2 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire \tmp_addr_reg[63] ;
  wire \tmp_addr_reg[63]_0 ;
  wire \tmp_addr_reg[63]_1 ;
  wire \tmp_addr_reg[63]_2 ;
  wire valid_length;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized1 U_fifo_srl
       (.D({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .E(U_fifo_srl_n_7),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_4),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (dout_vld_reg_0),
        .\dout_reg[0]_2 (empty_n_reg_0),
        .\dout_reg[0]_3 (\dout_reg[0]_0 ),
        .\dout_reg[0]_4 (\dout_reg[0]_1 ),
        .\dout_reg[0]_5 (\dout_reg[0]_2 ),
        .dout_vld_reg(dout_vld_reg_1),
        .full_n_reg(next_wreq),
        .full_n_reg_0(full_n_i_2__2_n_2),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15,U_fifo_srl_n_16}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_2_[4] ,\mOutPtr_reg_n_2_[3] ,\mOutPtr_reg_n_2_[2] ,\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .\raddr_reg[1] (U_fifo_srl_n_12),
        .resp_ready__1(resp_ready__1),
        .\tmp_addr_reg[63] (full_n_reg_0),
        .\tmp_addr_reg[63]_0 (\tmp_addr_reg[63] ),
        .\tmp_addr_reg[63]_1 (\tmp_addr_reg[63]_0 ),
        .\tmp_addr_reg[63]_2 (\tmp_addr_reg[63]_1 ),
        .\tmp_addr_reg[63]_3 (\tmp_addr_reg[63]_2 ),
        .valid_length(valid_length));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_2),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_2),
        .I1(\mOutPtr_reg_n_2_[4] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[4] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(full_n_i_2__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\mOutPtr[0]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_16),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_15),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(\raddr[0]_i_1__0_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized2_0
   (\dout_reg[0] ,
    dout_vld_reg_0,
    full_n_reg_0,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    \could_multi_bursts.sect_handling_reg_2 ,
    \could_multi_bursts.sect_handling_reg_3 ,
    E,
    \could_multi_bursts.sect_handling_reg_4 ,
    \could_multi_bursts.sect_handling_reg_5 ,
    empty_n_reg_0,
    ap_clk,
    SR,
    dout_vld_reg_1,
    \sect_addr_buf_reg[2] ,
    \sect_addr_buf_reg[2]_0 ,
    \sect_addr_buf_reg[2]_1 ,
    CO,
    ap_rst_n,
    \start_addr_reg[63] ,
    Q,
    \dout_reg[0]_0 ,
    \mOutPtr_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 );
  output \dout_reg[0] ;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  output \could_multi_bursts.sect_handling_reg_3 ;
  output [0:0]E;
  output \could_multi_bursts.sect_handling_reg_4 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_5 ;
  output empty_n_reg_0;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_1;
  input \sect_addr_buf_reg[2] ;
  input \sect_addr_buf_reg[2]_0 ;
  input \sect_addr_buf_reg[2]_1 ;
  input [0:0]CO;
  input ap_rst_n;
  input [0:0]\start_addr_reg[63] ;
  input [0:0]Q;
  input \dout_reg[0]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]\dout_reg[0]_1 ;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input \could_multi_bursts.loop_cnt_reg[5]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[5]_1 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire \could_multi_bursts.sect_handling_reg_3 ;
  wire \could_multi_bursts.sect_handling_reg_4 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_5 ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__8_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1__8_n_2;
  wire full_n_i_2__7_n_2;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__8_n_2 ;
  wire \mOutPtr[1]_i_1__6_n_2 ;
  wire \mOutPtr[2]_i_1__6_n_2 ;
  wire \mOutPtr[3]_i_1__5_n_2 ;
  wire \mOutPtr[4]_i_1__2_n_2 ;
  wire \mOutPtr[4]_i_2__2_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__4_n_2 ;
  wire \raddr[1]_i_1__2_n_2 ;
  wire \raddr[2]_i_1__2_n_2 ;
  wire \raddr[3]_i_1__2_n_2 ;
  wire \raddr[3]_i_2__2_n_2 ;
  wire \raddr[3]_i_3__2_n_2 ;
  wire [3:0]raddr_reg;
  wire \sect_addr_buf_reg[2] ;
  wire \sect_addr_buf_reg[2]_0 ;
  wire \sect_addr_buf_reg[2]_1 ;
  wire [0:0]\start_addr_reg[63] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized1_1 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\sect_addr_buf_reg[2] ),
        .\dout_reg[0]_10 (\dout_reg[0]_2 ),
        .\dout_reg[0]_11 (\dout_reg[0]_3 ),
        .\dout_reg[0]_12 (dout_vld_reg_0),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (full_n_reg_0),
        .\dout_reg[0]_4 (\sect_addr_buf_reg[2]_0 ),
        .\dout_reg[0]_5 (\could_multi_bursts.loop_cnt_reg[5] ),
        .\dout_reg[0]_6 (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\dout_reg[0]_7 (\could_multi_bursts.loop_cnt_reg[5]_1 ),
        .\dout_reg[0]_8 (empty_n_reg_0),
        .\dout_reg[0]_9 (\dout_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg[2]_0 ),
        .I1(full_n_reg_0),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_1 ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h8F00FFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\sect_addr_buf_reg[2]_0 ),
        .I3(\sect_addr_buf_reg[2]_1 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_2),
        .I1(\mOutPtr_reg_n_2_[4] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__8_n_2));
  LUT6 #(
    .INIT(64'h7000000070707070)) 
    empty_n_i_3__1
       (.I0(full_n_reg_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(empty_n_reg_0),
        .I3(\dout_reg[0]_1 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(dout_vld_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_2),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[4] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(full_n_i_2__7_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[2]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[3]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1__2 
       (.I0(dout_vld_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(empty_n_reg_0),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(full_n_reg_0),
        .O(\mOutPtr[4]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[4] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[4]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'h7F55000000000000)) 
    \mOutPtr[4]_i_3__2 
       (.I0(empty_n_reg_0),
        .I1(\dout_reg[0]_1 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(full_n_reg_0),
        .I5(\could_multi_bursts.sect_handling_reg_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_2 ),
        .D(\mOutPtr[0]_i_1__8_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_2 ),
        .D(\mOutPtr[1]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_2 ),
        .D(\mOutPtr[2]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_2 ),
        .D(\mOutPtr[3]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_2 ),
        .D(\mOutPtr[4]_i_2__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__2 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3__2_n_2 ),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .O(\raddr[3]_i_3__2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[0]_i_1__4_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[1]_i_1__2_n_2 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[2]_i_1__2_n_2 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[3]_i_2__2_n_2 ),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00008F00FFFFFFFF)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\sect_addr_buf_reg[2]_0 ),
        .I3(\sect_addr_buf_reg[2]_1 ),
        .I4(CO),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\sect_addr_buf_reg[2]_0 ),
        .I3(\sect_addr_buf_reg[2]_1 ),
        .O(\could_multi_bursts.sect_handling_reg_5 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \sect_cnt[51]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\sect_addr_buf_reg[2]_0 ),
        .I3(\sect_addr_buf_reg[2]_1 ),
        .I4(\could_multi_bursts.sect_handling_reg_3 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\sect_addr_buf_reg[2]_0 ),
        .I3(\sect_addr_buf_reg[2]_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h8FFF00FF00000000)) 
    \start_addr[63]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\sect_addr_buf_reg[2]_0 ),
        .I3(\sect_addr_buf_reg[2]_1 ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7000FF00)) 
    wreq_handling_i_1
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\sect_addr_buf_reg[2]_0 ),
        .I3(\sect_addr_buf_reg[2]_1 ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(\could_multi_bursts.sect_handling_reg_4 ));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized3
   (gmem_BVALID,
    full_n_reg_0,
    empty_n_reg_0,
    empty_n_reg_1,
    Q,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    \mOutPtr_reg[0]_0 );
  output gmem_BVALID;
  output full_n_reg_0;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [3:0]Q;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input full_n_reg_1;
  input full_n_reg_2;
  input [0:0]full_n_reg_3;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__3_n_2;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__3_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire [0:0]full_n_reg_3;
  wire gmem_BVALID;
  wire \mOutPtr[0]_i_1__3_n_2 ;
  wire \mOutPtr[1]_i_1__4_n_2 ;
  wire \mOutPtr[2]_i_1__4_n_2 ;
  wire \mOutPtr[3]_i_2__0_n_2 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(gmem_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(Q[3]),
        .I1(empty_n_i_2__3_n_2),
        .I2(Q[0]),
        .I3(empty_n_reg_1),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__3
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(empty_n_i_2__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDDDFDDDDDDDFDDD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_reg_1),
        .I2(full_n_reg_2),
        .I3(empty_n_reg_0),
        .I4(gmem_BVALID),
        .I5(full_n_reg_3),
        .O(full_n_i_1__3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(empty_n_reg_1),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\mOutPtr[1]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(empty_n_reg_1),
        .I3(Q[1]),
        .O(\mOutPtr[2]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(empty_n_reg_1),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(\mOutPtr[3]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'h1151)) 
    \mOutPtr[3]_i_3__0 
       (.I0(full_n_reg_2),
        .I1(empty_n_reg_0),
        .I2(gmem_BVALID),
        .I3(full_n_reg_3),
        .O(empty_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__3_n_2 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__4_n_2 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[2]_i_1__4_n_2 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[3]_i_2__0_n_2 ),
        .Q(Q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized5
   (dout_vld_reg_0,
    full_n_reg_0,
    empty_n_reg_0,
    ap_rst_n_0,
    SR,
    dout_vld_reg_1,
    ap_clk,
    ap_rst_n,
    full_n_reg_1,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \mOutPtr_reg[0]_0 );
  output dout_vld_reg_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  output ap_rst_n_0;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_clk;
  input ap_rst_n;
  input [0:0]full_n_reg_1;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__4_n_2;
  wire empty_n_i_3__2_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_2;
  wire full_n_i_2__3_n_2;
  wire full_n_i_4_n_2;
  wire full_n_i_5_n_2;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__4_n_2 ;
  wire \mOutPtr[1]_i_1__5_n_2 ;
  wire \mOutPtr[2]_i_1__5_n_2 ;
  wire \mOutPtr[3]_i_1__4_n_2 ;
  wire \mOutPtr[4]_i_1__1_n_2 ;
  wire \mOutPtr[5]_i_1_n_2 ;
  wire \mOutPtr[5]_i_2__0_n_2 ;
  wire \mOutPtr[6]_i_1_n_2 ;
  wire \mOutPtr[7]_i_1_n_2 ;
  wire \mOutPtr[8]_i_2_n_2 ;
  wire \mOutPtr[8]_i_3_n_2 ;
  wire \mOutPtr[8]_i_4_n_2 ;
  wire \mOutPtr[8]_i_6_n_2 ;
  wire \mOutPtr[8]_i_7_n_2 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire \mOutPtr_reg_n_2_[5] ;
  wire \mOutPtr_reg_n_2_[6] ;
  wire \mOutPtr_reg_n_2_[7] ;
  wire \mOutPtr_reg_n_2_[8] ;
  wire pop;

  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hA008)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(dout_vld_reg_0),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_2),
        .I1(empty_n_i_3__2_n_2),
        .I2(\mOutPtr_reg_n_2_[8] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_2_[7] ),
        .I1(\mOutPtr_reg_n_2_[6] ),
        .I2(\mOutPtr_reg_n_2_[5] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(empty_n_i_2__4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_3__2
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .O(empty_n_i_3__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_2),
        .I2(full_n_reg_1),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__4_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    full_n_i_2__3
       (.I0(full_n_i_4_n_2),
        .I1(\mOutPtr_reg_n_2_[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[8] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .I5(full_n_i_5_n_2),
        .O(full_n_i_2__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h4F00)) 
    full_n_i_3
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_0),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4
       (.I0(\mOutPtr_reg_n_2_[6] ),
        .I1(\mOutPtr_reg_n_2_[5] ),
        .O(full_n_i_4_n_2));
  LUT3 #(
    .INIT(8'h7F)) 
    full_n_i_5
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .O(full_n_i_5_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[2]_i_1__5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[3]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[3] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[4]_i_1__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2__0_n_2 ),
        .I1(\mOutPtr_reg_n_2_[5] ),
        .O(\mOutPtr[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_2_[4] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[5]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h3FC0DD22)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_4_n_2 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_6_n_2 ),
        .I3(\mOutPtr_reg_n_2_[6] ),
        .I4(\mOutPtr_reg_n_2_[5] ),
        .O(\mOutPtr[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h3FC0FF00FF00DD22)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_4_n_2 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_6_n_2 ),
        .I3(\mOutPtr_reg_n_2_[7] ),
        .I4(\mOutPtr_reg_n_2_[5] ),
        .I5(\mOutPtr_reg_n_2_[6] ),
        .O(\mOutPtr[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFBFB04040BFBF404)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr[8]_i_3_n_2 ),
        .I1(\mOutPtr[8]_i_4_n_2 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_6_n_2 ),
        .I4(\mOutPtr_reg_n_2_[8] ),
        .I5(\mOutPtr[8]_i_7_n_2 ),
        .O(\mOutPtr[8]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_2_[5] ),
        .I1(\mOutPtr_reg_n_2_[6] ),
        .I2(\mOutPtr_reg_n_2_[7] ),
        .O(\mOutPtr[8]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \mOutPtr[8]_i_4 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[8]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h8808880808088808)) 
    \mOutPtr[8]_i_5 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[8]_i_6 
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[8]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[8]_i_7 
       (.I0(\mOutPtr_reg_n_2_[5] ),
        .I1(\mOutPtr_reg_n_2_[6] ),
        .I2(\mOutPtr_reg_n_2_[7] ),
        .O(\mOutPtr[8]_i_7_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[2]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[3]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[4]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[5]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[6]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[7]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[8]_i_2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[8] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized6
   (dout_vld_reg_0,
    full_n_reg_0,
    dout_vld_reg_1,
    ap_rst_n_0,
    next_burst,
    dout_vld_reg_2,
    empty_n_reg_0,
    E,
    dout_vld_reg_3,
    in,
    \sect_len_buf_reg[7] ,
    SR,
    dout_vld_reg_4,
    ap_clk,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \len_cnt_reg[7] ,
    \len_cnt_reg[7]_0 ,
    \len_cnt_reg[7]_1 ,
    ap_rst_n,
    full_n_reg_1,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    Q,
    \mem_reg[14][0]_srl15_i_3 ,
    \mem_reg[14][0]_srl15_i_3_0 ,
    \mOutPtr_reg[0]_0 );
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [0:0]dout_vld_reg_1;
  output [0:0]ap_rst_n_0;
  output next_burst;
  output dout_vld_reg_2;
  output empty_n_reg_0;
  output [0:0]E;
  output dout_vld_reg_3;
  output [3:0]in;
  output \sect_len_buf_reg[7] ;
  input [0:0]SR;
  input dout_vld_reg_4;
  input ap_clk;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \len_cnt_reg[7] ;
  input \len_cnt_reg[7]_0 ;
  input \len_cnt_reg[7]_1 ;
  input ap_rst_n;
  input full_n_reg_1;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input [7:0]Q;
  input [9:0]\mem_reg[14][0]_srl15_i_3 ;
  input [5:0]\mem_reg[14][0]_srl15_i_3_0 ;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__5_n_2;
  wire empty_n_reg_0;
  wire full_n_i_2__4_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [3:0]in;
  wire \len_cnt_reg[7] ;
  wire \len_cnt_reg[7]_0 ;
  wire \len_cnt_reg[7]_1 ;
  wire \mOutPtr[0]_i_1__5_n_2 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire [9:0]\mem_reg[14][0]_srl15_i_3 ;
  wire [5:0]\mem_reg[14][0]_srl15_i_3_0 ;
  wire next_burst;
  wire p_12_in;
  wire \raddr[0]_i_1__1_n_2 ;
  wire [3:0]raddr_reg;
  wire \sect_len_buf_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(dout_vld_reg_2),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(U_fifo_srl_n_4),
        .\bus_wide_gen.data_valid_reg (E),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .\dout_reg[0]_3 (\dout_reg[0]_2 ),
        .\dout_reg[3]_0 (empty_n_reg_0),
        .\dout_reg[3]_1 (Q),
        .full_n_reg(full_n_i_2__4_n_2),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(full_n_reg_1),
        .in(in),
        .\len_cnt_reg[7] (dout_vld_reg_0),
        .\len_cnt_reg[7]_0 (\len_cnt_reg[7]_1 ),
        .\len_cnt_reg[7]_1 (\len_cnt_reg[7]_0 ),
        .\len_cnt_reg[7]_2 (\len_cnt_reg[7] ),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_2_[4] ,\mOutPtr_reg_n_2_[3] ,\mOutPtr_reg_n_2_[2] ,\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .\mem_reg[14][0]_srl15_i_3_0 (\mem_reg[14][0]_srl15_i_3 ),
        .\mem_reg[14][0]_srl15_i_3_1 (\mem_reg[14][0]_srl15_i_3_0 ),
        .next_burst(next_burst),
        .p_12_in(p_12_in),
        .\raddr_reg[1] (U_fifo_srl_n_6),
        .\sect_len_buf_reg[7] (\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h40445555FFFFFFFF)) 
    \bus_wide_gen.data_gen[0].data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I1(dout_vld_reg_0),
        .I2(\len_cnt_reg[7] ),
        .I3(\len_cnt_reg[7]_0 ),
        .I4(\len_cnt_reg[7]_1 ),
        .I5(ap_rst_n),
        .O(dout_vld_reg_1));
  LUT4 #(
    .INIT(16'h8AFF)) 
    \bus_wide_gen.pad_oh_reg[1]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(\len_cnt_reg[7] ),
        .I2(\len_cnt_reg[7]_0 ),
        .I3(\len_cnt_reg[7]_1 ),
        .O(dout_vld_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_4),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_2),
        .I1(\mOutPtr_reg_n_2_[4] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__5_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[4] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(full_n_i_2__4_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[0]_i_1__1_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized7
   (dout_vld_reg_0,
    ap_rst_n_0,
    full_n_reg_0,
    empty_n_reg_0,
    Q,
    dout_vld_reg_1,
    ap_clk,
    \dout_reg[67] ,
    \dout_reg[67]_0 ,
    \dout_reg[2] ,
    ap_rst_n,
    in);
  output dout_vld_reg_0;
  output ap_rst_n_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [65:0]Q;
  input dout_vld_reg_1;
  input ap_clk;
  input \dout_reg[67] ;
  input \dout_reg[67]_0 ;
  input \dout_reg[2] ;
  input ap_rst_n;
  input [65:0]in;

  wire [65:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[2] ;
  wire \dout_reg[67] ;
  wire \dout_reg[67]_0 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__6_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1__6_n_2;
  wire full_n_i_2__5_n_2;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \mOutPtr[0]_i_1__6_n_2 ;
  wire \mOutPtr[1]_i_1__7_n_2 ;
  wire \mOutPtr[2]_i_1__7_n_2 ;
  wire \mOutPtr[3]_i_1__6_n_2 ;
  wire \mOutPtr[4]_i_1__3_n_2 ;
  wire \mOutPtr[4]_i_2__3_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__2_n_2 ;
  wire \raddr[1]_i_1__3_n_2 ;
  wire \raddr[2]_i_1__3_n_2 ;
  wire \raddr[3]_i_1__3_n_2 ;
  wire \raddr[3]_i_2__3_n_2 ;
  wire \raddr[3]_i_3__3_n_2 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized5 U_fifo_srl
       (.Q(raddr_reg),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[2]_0 (full_n_reg_0),
        .\dout_reg[2]_1 (\dout_reg[2] ),
        .\dout_reg[67]_0 (Q),
        .\dout_reg[67]_1 (dout_vld_reg_0),
        .\dout_reg[67]_2 (\dout_reg[67] ),
        .\dout_reg[67]_3 (\dout_reg[67]_0 ),
        .\dout_reg[67]_4 (empty_n_reg_0),
        .in(in));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_2),
        .I1(\mOutPtr_reg_n_2_[4] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__6_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_2),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__6_n_2));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[4] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(full_n_i_2__5_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[2]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[3]_i_1__6_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[4]_i_1__3 
       (.I0(p_12_in),
        .I1(p_8_in),
        .O(\mOutPtr[4]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[4] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[4]_i_2__3_n_2 ));
  LUT6 #(
    .INIT(64'h2AFF000000000000)) 
    \mOutPtr[4]_i_3__4 
       (.I0(dout_vld_reg_0),
        .I1(\dout_reg[67] ),
        .I2(\dout_reg[67]_0 ),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .I5(\dout_reg[2] ),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'h0000D500D500D500)) 
    \mOutPtr[4]_i_4__1 
       (.I0(dout_vld_reg_0),
        .I1(\dout_reg[67] ),
        .I2(\dout_reg[67]_0 ),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .I5(\dout_reg[2] ),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[0]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[1]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[2]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[3]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[4]_i_2__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__3 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__3 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3__3_n_2 ),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__3 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .O(\raddr[3]_i_3__3_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[0]_i_1__2_n_2 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[1]_i_1__3_n_2 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[2]_i_1__3_n_2 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[3]_i_2__3_n_2 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized8
   (dout_vld_reg_0,
    full_n_reg_0,
    ap_rst_n_0,
    full_n_reg_1,
    E,
    \dout_reg[36] ,
    m_axi_gmem0_wready,
    \dout_reg[36]_0 ,
    m_axi_gmem_WVALID,
    flying_req_reg,
    empty_n_reg_0,
    full_n_reg_2,
    D,
    \dout_reg[36]_1 ,
    dout_vld_reg_1,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[0] ,
    \data_buf_reg[31] ,
    \data_buf_reg[31]_0 ,
    \data_p2_reg[67] ,
    \data_p2_reg[67]_0 ,
    m_axi_gmem_WREADY,
    \data_p2_reg[67]_1 ,
    \data_p2_reg[67]_2 ,
    Q,
    in,
    \mOutPtr_reg[4]_0 );
  output dout_vld_reg_0;
  output full_n_reg_0;
  output ap_rst_n_0;
  output full_n_reg_1;
  output [0:0]E;
  output \dout_reg[36] ;
  output [0:0]m_axi_gmem0_wready;
  output [36:0]\dout_reg[36]_0 ;
  output m_axi_gmem_WVALID;
  output flying_req_reg;
  output empty_n_reg_0;
  output [0:0]full_n_reg_2;
  output [3:0]D;
  input \dout_reg[36]_1 ;
  input dout_vld_reg_1;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[0] ;
  input \data_buf_reg[31] ;
  input \data_buf_reg[31]_0 ;
  input \data_p2_reg[67] ;
  input \data_p2_reg[67]_0 ;
  input m_axi_gmem_WREADY;
  input \data_p2_reg[67]_1 ;
  input \data_p2_reg[67]_2 ;
  input [4:0]Q;
  input [36:0]in;
  input [0:0]\mOutPtr_reg[4]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_buf_reg[31] ;
  wire \data_buf_reg[31]_0 ;
  wire \data_p2_reg[67] ;
  wire \data_p2_reg[67]_0 ;
  wire \data_p2_reg[67]_1 ;
  wire \data_p2_reg[67]_2 ;
  wire \dout_reg[36] ;
  wire [36:0]\dout_reg[36]_0 ;
  wire \dout_reg[36]_1 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__7_n_2;
  wire empty_n_reg_0;
  wire flying_req_reg;
  wire full_n_i_1__7_n_2;
  wire full_n_i_2__6_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [0:0]full_n_reg_2;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire \mOutPtr[0]_i_1__7_n_2 ;
  wire \mOutPtr[1]_i_1__8_n_2 ;
  wire \mOutPtr[2]_i_1__8_n_2 ;
  wire \mOutPtr[3]_i_1__7_n_2 ;
  wire \mOutPtr[4]_i_2__4_n_2 ;
  wire [0:0]\mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire [0:0]m_axi_gmem0_wready;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire \raddr[0]_i_1__3_n_2 ;
  wire \raddr[1]_i_1__4_n_2 ;
  wire \raddr[2]_i_1__4_n_2 ;
  wire \raddr[3]_i_1__4_n_2 ;
  wire \raddr[3]_i_2__4_n_2 ;
  wire \raddr[3]_i_3__4_n_2 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized6 U_fifo_srl
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .\data_p2_reg[67] (\data_p2_reg[67] ),
        .\data_p2_reg[67]_0 (\data_p2_reg[67]_0 ),
        .\data_p2_reg[67]_1 (\data_p2_reg[67]_1 ),
        .\data_p2_reg[67]_2 (\data_p2_reg[67]_2 ),
        .\dout_reg[0]_0 (dout_vld_reg_0),
        .\dout_reg[0]_1 (empty_n_reg_0),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (\dout_reg[36]_0 ),
        .\dout_reg[36]_2 (raddr_reg),
        .\dout_reg[36]_3 (\dout_reg[36]_1 ),
        .flying_req_reg(flying_req_reg),
        .full_n_reg(full_n_reg_2),
        .in(in),
        .\last_cnt_reg[0] (full_n_reg_0),
        .\last_cnt_reg[0]_0 (\last_cnt_reg[0] ),
        .m_axi_gmem0_wready(m_axi_gmem0_wready),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h10555555)) 
    \data_buf[31]_i_1 
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\data_buf_reg[31] ),
        .I4(\data_buf_reg[31]_0 ),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hB000FFFF)) 
    \data_buf[31]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(\data_buf_reg[31] ),
        .I3(\data_buf_reg[31]_0 ),
        .I4(ap_rst_n),
        .O(full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(\dout_reg[36]_1 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_2),
        .I1(\mOutPtr_reg_n_2_[4] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4]_0 ),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__7_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(\dout_reg[36]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_2),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(m_axi_gmem0_wready),
        .O(full_n_i_1__7_n_2));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[4] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(full_n_i_2__6_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[1]_i_1__8 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(m_axi_gmem0_wready),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_2 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \mOutPtr[2]_i_1__8 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(m_axi_gmem0_wready),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[2]_i_1__8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[3]_i_1__7_n_2 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[4] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[4]_i_2__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__3 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(m_axi_gmem0_wready),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[0]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(\dout_reg[36]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[1]_i_1__8_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(\dout_reg[36]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[2]_i_1__8_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(\dout_reg[36]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[3]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(\dout_reg[36]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[4]_i_2__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(\dout_reg[36]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(flying_req_reg),
        .I1(dout_vld_reg_0),
        .O(m_axi_gmem_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h9999999969999999)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_0),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(m_axi_gmem0_wready),
        .O(\raddr[1]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__4 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3__4_n_2 ),
        .I3(p_8_in_0),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_2 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \raddr[3]_i_3__4 
       (.I0(m_axi_gmem0_wready),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .I3(empty_n_reg_0),
        .O(\raddr[3]_i_3__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \raddr[3]_i_4__0 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(m_axi_gmem0_wready),
        .O(p_8_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_2 ),
        .D(\raddr[0]_i_1__3_n_2 ),
        .Q(raddr_reg[0]),
        .R(\dout_reg[36]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_2 ),
        .D(\raddr[1]_i_1__4_n_2 ),
        .Q(raddr_reg[1]),
        .R(\dout_reg[36]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_2 ),
        .D(\raddr[2]_i_1__4_n_2 ),
        .Q(raddr_reg[2]),
        .R(\dout_reg[36]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_2 ),
        .D(\raddr[3]_i_2__4_n_2 ),
        .Q(raddr_reg[3]),
        .R(\dout_reg[36]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_load
   (dout_vld_reg,
    full_n_reg,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.data_valid_reg_0 ,
    empty_n_reg,
    SR,
    dout_vld_reg_0,
    ap_clk,
    \bus_wide_gen.data_valid_reg_1 ,
    ap_rst_n,
    full_n_reg_0,
    \mOutPtr_reg[0] );
  output dout_vld_reg;
  output full_n_reg;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  output \bus_wide_gen.data_valid_reg_0 ;
  output empty_n_reg;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input \bus_wide_gen.data_valid_reg_1 ;
  input ap_rst_n;
  input [0:0]full_n_reg_0;
  input [0:0]\mOutPtr_reg[0] ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_5;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire [0:0]\mOutPtr_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized5 buff_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(buff_rdata_n_5),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.data_valid_reg_0 ),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.data_valid_reg_1 ),
        .Q(\bus_wide_gen.data_valid_reg_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_5),
        .Q(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_mem
   (dout_vld_reg,
    rnext,
    dout,
    ap_rst_n,
    raddr,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[4]_1 ,
    \raddr_reg_reg[4]_2 ,
    \raddr_reg_reg[4]_3 ,
    ap_clk,
    we,
    SR,
    Q,
    din);
  output dout_vld_reg;
  output [4:0]rnext;
  output [17:0]dout;
  input ap_rst_n;
  input [4:0]raddr;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[4]_1 ;
  input \raddr_reg_reg[4]_2 ;
  input \raddr_reg_reg[4]_3 ;
  input ap_clk;
  input we;
  input [0:0]SR;
  input [4:0]Q;
  input [15:0]din;

  wire [4:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]din;
  wire [17:0]dout;
  wire dout_vld_reg;
  wire mem_reg_i_2_n_2;
  wire [4:0]raddr;
  wire [4:0]raddr_reg;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[4]_1 ;
  wire \raddr_reg_reg[4]_2 ;
  wire \raddr_reg_reg[4]_3 ;
  wire [4:0]rnext;
  wire we;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 5}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "558" *) 
  (* RTL_RAM_NAME = "inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(dout[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(dout[17:16]),
        .ENARDEN(we),
        .ENBWREN(mem_reg_i_2_n_2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_2
       (.I0(dout_vld_reg),
        .I1(ap_rst_n),
        .O(mem_reg_i_2_n_2));
  LUT4 #(
    .INIT(16'h8F00)) 
    mem_reg_i_20
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[4]_1 ),
        .I2(\raddr_reg_reg[4]_2 ),
        .I3(\raddr_reg_reg[4]_3 ),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h2666666666666666)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[0]),
        .I1(dout_vld_reg),
        .I2(raddr[3]),
        .I3(raddr[4]),
        .I4(raddr[2]),
        .I5(raddr[1]),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h46666666AAAAAAAA)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(raddr[2]),
        .I3(raddr[4]),
        .I4(raddr[3]),
        .I5(dout_vld_reg),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0FF070F0F0F0F0F0)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(dout_vld_reg),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6A2A6AAAAAAAAAAA)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[4]),
        .I5(dout_vld_reg),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h6CCC4CCCCCCCCCCC)) 
    \raddr_reg[4]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(dout_vld_reg),
        .O(rnext[4]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_read
   (s_ready_t_reg,
    Q,
    \FSM_sequential_state_reg[1] ,
    SR,
    s_ready_t_reg_0,
    ap_clk,
    \FSM_sequential_state_reg[1]_0 ,
    m_axi_gmem_RVALID);
  output s_ready_t_reg;
  output [0:0]Q;
  output [1:0]\FSM_sequential_state_reg[1] ;
  input [0:0]SR;
  input s_ready_t_reg_0;
  input ap_clk;
  input \FSM_sequential_state_reg[1]_0 ;
  input m_axi_gmem_RVALID;

  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_RVALID;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state_reg[1]_0 ),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    S,
    \state_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    D,
    \data_p1_reg[95]_0 ,
    \data_p1_reg[63]_0 ,
    \data_p1_reg[95]_1 ,
    SR,
    s_ready_t_reg_1,
    ap_clk,
    Q,
    last_sect_buf_reg,
    \state_reg[1]_0 ,
    \state_reg[1]_1 ,
    \state_reg[1]_2 ,
    sect_cnt0,
    \data_p2_reg[95]_0 ,
    \end_addr_reg[4] ,
    \end_addr_reg[8] ,
    \end_addr_reg[12] ,
    \end_addr_reg[16] ,
    \end_addr_reg[20] ,
    \end_addr_reg[24] ,
    \end_addr_reg[28] ,
    \end_addr_reg[32] ,
    \data_p2_reg[1]_0 );
  output s_ready_t_reg_0;
  output [1:0]S;
  output [0:0]\state_reg[0]_0 ;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output [51:0]D;
  output [70:0]\data_p1_reg[95]_0 ;
  output [61:0]\data_p1_reg[63]_0 ;
  output [9:0]\data_p1_reg[95]_1 ;
  input [0:0]SR;
  input s_ready_t_reg_1;
  input ap_clk;
  input [3:0]Q;
  input [4:0]last_sect_buf_reg;
  input \state_reg[1]_0 ;
  input \state_reg[1]_1 ;
  input \state_reg[1]_2 ;
  input [50:0]sect_cnt0;
  input [70:0]\data_p2_reg[95]_0 ;
  input [3:0]\end_addr_reg[4] ;
  input [3:0]\end_addr_reg[8] ;
  input [3:0]\end_addr_reg[12] ;
  input [3:0]\end_addr_reg[16] ;
  input [3:0]\end_addr_reg[20] ;
  input [3:0]\end_addr_reg[24] ;
  input [3:0]\end_addr_reg[28] ;
  input [2:0]\end_addr_reg[32] ;
  input [0:0]\data_p2_reg[1]_0 ;

  wire [51:0]D;
  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \beat_len[2]_i_2_n_2 ;
  wire \beat_len_reg[2]_i_1_n_2 ;
  wire \beat_len_reg[2]_i_1_n_3 ;
  wire \beat_len_reg[2]_i_1_n_4 ;
  wire \beat_len_reg[2]_i_1_n_5 ;
  wire \beat_len_reg[6]_i_1_n_2 ;
  wire \beat_len_reg[6]_i_1_n_3 ;
  wire \beat_len_reg[6]_i_1_n_4 ;
  wire \beat_len_reg[6]_i_1_n_5 ;
  wire \beat_len_reg[9]_i_1_n_4 ;
  wire \beat_len_reg[9]_i_1_n_5 ;
  wire \data_p1[10]_i_1_n_2 ;
  wire \data_p1[11]_i_1_n_2 ;
  wire \data_p1[12]_i_1_n_2 ;
  wire \data_p1[13]_i_1_n_2 ;
  wire \data_p1[14]_i_1_n_2 ;
  wire \data_p1[15]_i_1_n_2 ;
  wire \data_p1[16]_i_1_n_2 ;
  wire \data_p1[17]_i_1_n_2 ;
  wire \data_p1[18]_i_1_n_2 ;
  wire \data_p1[19]_i_1_n_2 ;
  wire \data_p1[1]_i_1_n_2 ;
  wire \data_p1[20]_i_1_n_2 ;
  wire \data_p1[21]_i_1_n_2 ;
  wire \data_p1[22]_i_1_n_2 ;
  wire \data_p1[23]_i_1_n_2 ;
  wire \data_p1[24]_i_1_n_2 ;
  wire \data_p1[25]_i_1_n_2 ;
  wire \data_p1[26]_i_1_n_2 ;
  wire \data_p1[27]_i_1_n_2 ;
  wire \data_p1[28]_i_1_n_2 ;
  wire \data_p1[29]_i_1_n_2 ;
  wire \data_p1[2]_i_1_n_2 ;
  wire \data_p1[30]_i_1_n_2 ;
  wire \data_p1[31]_i_1_n_2 ;
  wire \data_p1[32]_i_1_n_2 ;
  wire \data_p1[33]_i_1_n_2 ;
  wire \data_p1[34]_i_1_n_2 ;
  wire \data_p1[35]_i_1_n_2 ;
  wire \data_p1[36]_i_1_n_2 ;
  wire \data_p1[37]_i_1_n_2 ;
  wire \data_p1[38]_i_1_n_2 ;
  wire \data_p1[39]_i_1_n_2 ;
  wire \data_p1[3]_i_1_n_2 ;
  wire \data_p1[40]_i_1_n_2 ;
  wire \data_p1[41]_i_1_n_2 ;
  wire \data_p1[42]_i_1_n_2 ;
  wire \data_p1[43]_i_1_n_2 ;
  wire \data_p1[44]_i_1_n_2 ;
  wire \data_p1[45]_i_1_n_2 ;
  wire \data_p1[46]_i_1_n_2 ;
  wire \data_p1[47]_i_1_n_2 ;
  wire \data_p1[48]_i_1_n_2 ;
  wire \data_p1[49]_i_1_n_2 ;
  wire \data_p1[4]_i_1_n_2 ;
  wire \data_p1[50]_i_1_n_2 ;
  wire \data_p1[51]_i_1_n_2 ;
  wire \data_p1[52]_i_1_n_2 ;
  wire \data_p1[53]_i_1_n_2 ;
  wire \data_p1[54]_i_1_n_2 ;
  wire \data_p1[55]_i_1_n_2 ;
  wire \data_p1[56]_i_1_n_2 ;
  wire \data_p1[57]_i_1_n_2 ;
  wire \data_p1[58]_i_1_n_2 ;
  wire \data_p1[59]_i_1_n_2 ;
  wire \data_p1[5]_i_1_n_2 ;
  wire \data_p1[60]_i_1_n_2 ;
  wire \data_p1[61]_i_1_n_2 ;
  wire \data_p1[62]_i_1_n_2 ;
  wire \data_p1[63]_i_1_n_2 ;
  wire \data_p1[65]_i_1_n_2 ;
  wire \data_p1[66]_i_1_n_2 ;
  wire \data_p1[67]_i_1_n_2 ;
  wire \data_p1[68]_i_1_n_2 ;
  wire \data_p1[69]_i_1_n_2 ;
  wire \data_p1[6]_i_1_n_2 ;
  wire \data_p1[70]_i_1_n_2 ;
  wire \data_p1[71]_i_1_n_2 ;
  wire \data_p1[7]_i_1_n_2 ;
  wire \data_p1[8]_i_1_n_2 ;
  wire \data_p1[95]_i_2_n_2 ;
  wire \data_p1[9]_i_1_n_2 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [70:0]\data_p1_reg[95]_0 ;
  wire [9:0]\data_p1_reg[95]_1 ;
  wire [0:0]\data_p2_reg[1]_0 ;
  wire [70:0]\data_p2_reg[95]_0 ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[32] ;
  wire \data_p2_reg_n_2_[33] ;
  wire \data_p2_reg_n_2_[34] ;
  wire \data_p2_reg_n_2_[35] ;
  wire \data_p2_reg_n_2_[36] ;
  wire \data_p2_reg_n_2_[37] ;
  wire \data_p2_reg_n_2_[38] ;
  wire \data_p2_reg_n_2_[39] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[40] ;
  wire \data_p2_reg_n_2_[41] ;
  wire \data_p2_reg_n_2_[42] ;
  wire \data_p2_reg_n_2_[43] ;
  wire \data_p2_reg_n_2_[44] ;
  wire \data_p2_reg_n_2_[45] ;
  wire \data_p2_reg_n_2_[46] ;
  wire \data_p2_reg_n_2_[47] ;
  wire \data_p2_reg_n_2_[48] ;
  wire \data_p2_reg_n_2_[49] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[50] ;
  wire \data_p2_reg_n_2_[51] ;
  wire \data_p2_reg_n_2_[52] ;
  wire \data_p2_reg_n_2_[53] ;
  wire \data_p2_reg_n_2_[54] ;
  wire \data_p2_reg_n_2_[55] ;
  wire \data_p2_reg_n_2_[56] ;
  wire \data_p2_reg_n_2_[57] ;
  wire \data_p2_reg_n_2_[58] ;
  wire \data_p2_reg_n_2_[59] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[60] ;
  wire \data_p2_reg_n_2_[61] ;
  wire \data_p2_reg_n_2_[62] ;
  wire \data_p2_reg_n_2_[63] ;
  wire \data_p2_reg_n_2_[65] ;
  wire \data_p2_reg_n_2_[66] ;
  wire \data_p2_reg_n_2_[67] ;
  wire \data_p2_reg_n_2_[68] ;
  wire \data_p2_reg_n_2_[69] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[70] ;
  wire \data_p2_reg_n_2_[71] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[95] ;
  wire \data_p2_reg_n_2_[9] ;
  wire [3:0]\end_addr_reg[12] ;
  wire \end_addr_reg[12]_i_1_n_2 ;
  wire \end_addr_reg[12]_i_1_n_3 ;
  wire \end_addr_reg[12]_i_1_n_4 ;
  wire \end_addr_reg[12]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[16] ;
  wire \end_addr_reg[16]_i_1_n_2 ;
  wire \end_addr_reg[16]_i_1_n_3 ;
  wire \end_addr_reg[16]_i_1_n_4 ;
  wire \end_addr_reg[16]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[20] ;
  wire \end_addr_reg[20]_i_1_n_2 ;
  wire \end_addr_reg[20]_i_1_n_3 ;
  wire \end_addr_reg[20]_i_1_n_4 ;
  wire \end_addr_reg[20]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[24] ;
  wire \end_addr_reg[24]_i_1_n_2 ;
  wire \end_addr_reg[24]_i_1_n_3 ;
  wire \end_addr_reg[24]_i_1_n_4 ;
  wire \end_addr_reg[24]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[28] ;
  wire \end_addr_reg[28]_i_1_n_2 ;
  wire \end_addr_reg[28]_i_1_n_3 ;
  wire \end_addr_reg[28]_i_1_n_4 ;
  wire \end_addr_reg[28]_i_1_n_5 ;
  wire [2:0]\end_addr_reg[32] ;
  wire \end_addr_reg[32]_i_1_n_2 ;
  wire \end_addr_reg[32]_i_1_n_3 ;
  wire \end_addr_reg[32]_i_1_n_4 ;
  wire \end_addr_reg[32]_i_1_n_5 ;
  wire \end_addr_reg[36]_i_1_n_2 ;
  wire \end_addr_reg[36]_i_1_n_3 ;
  wire \end_addr_reg[36]_i_1_n_4 ;
  wire \end_addr_reg[36]_i_1_n_5 ;
  wire \end_addr_reg[40]_i_1_n_2 ;
  wire \end_addr_reg[40]_i_1_n_3 ;
  wire \end_addr_reg[40]_i_1_n_4 ;
  wire \end_addr_reg[40]_i_1_n_5 ;
  wire \end_addr_reg[44]_i_1_n_2 ;
  wire \end_addr_reg[44]_i_1_n_3 ;
  wire \end_addr_reg[44]_i_1_n_4 ;
  wire \end_addr_reg[44]_i_1_n_5 ;
  wire \end_addr_reg[48]_i_1_n_2 ;
  wire \end_addr_reg[48]_i_1_n_3 ;
  wire \end_addr_reg[48]_i_1_n_4 ;
  wire \end_addr_reg[48]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[4] ;
  wire \end_addr_reg[4]_i_1_n_2 ;
  wire \end_addr_reg[4]_i_1_n_3 ;
  wire \end_addr_reg[4]_i_1_n_4 ;
  wire \end_addr_reg[4]_i_1_n_5 ;
  wire \end_addr_reg[52]_i_1_n_2 ;
  wire \end_addr_reg[52]_i_1_n_3 ;
  wire \end_addr_reg[52]_i_1_n_4 ;
  wire \end_addr_reg[52]_i_1_n_5 ;
  wire \end_addr_reg[56]_i_1_n_2 ;
  wire \end_addr_reg[56]_i_1_n_3 ;
  wire \end_addr_reg[56]_i_1_n_4 ;
  wire \end_addr_reg[56]_i_1_n_5 ;
  wire \end_addr_reg[60]_i_1_n_2 ;
  wire \end_addr_reg[60]_i_1_n_3 ;
  wire \end_addr_reg[60]_i_1_n_4 ;
  wire \end_addr_reg[60]_i_1_n_5 ;
  wire \end_addr_reg[63]_i_1_n_4 ;
  wire \end_addr_reg[63]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[8] ;
  wire \end_addr_reg[8]_i_1_n_2 ;
  wire \end_addr_reg[8]_i_1_n_3 ;
  wire \end_addr_reg[8]_i_1_n_4 ;
  wire \end_addr_reg[8]_i_1_n_5 ;
  wire [4:0]last_sect_buf_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_2 ;
  wire \state[1]_i_1_n_2 ;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire [0:0]\NLW_beat_len_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000B000FF0000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\state_reg[1]_1 ),
        .I3(\state_reg[1]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 [0]),
        .I5(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0000B04FFF008080)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\state_reg[1]_1 ),
        .I3(\state_reg[1]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 [0]),
        .I5(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(\FSM_sequential_state_reg[1]_0 [0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(\FSM_sequential_state_reg[1]_0 [1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[2]_i_2 
       (.I0(\data_p1_reg[95]_0 [63]),
        .I1(\data_p1_reg[95]_0 [0]),
        .O(\beat_len[2]_i_2_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[2]_i_1_n_2 ,\beat_len_reg[2]_i_1_n_3 ,\beat_len_reg[2]_i_1_n_4 ,\beat_len_reg[2]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\data_p1_reg[95]_0 [63]}),
        .O({\data_p1_reg[95]_1 [2:0],\NLW_beat_len_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\data_p1_reg[95]_0 [66:64],\beat_len[2]_i_2_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[6]_i_1 
       (.CI(\beat_len_reg[2]_i_1_n_2 ),
        .CO({\beat_len_reg[6]_i_1_n_2 ,\beat_len_reg[6]_i_1_n_3 ,\beat_len_reg[6]_i_1_n_4 ,\beat_len_reg[6]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[95]_1 [6:3]),
        .S(\data_p1_reg[95]_0 [70:67]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1 
       (.CI(\beat_len_reg[6]_i_1_n_2 ),
        .CO({\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED [3:2],\beat_len_reg[9]_i_1_n_4 ,\beat_len_reg[9]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_reg[9]_i_1_O_UNCONNECTED [3],\data_p1_reg[95]_1 [9:7]}),
        .S({1'b0,\data_p1_reg[95]_0 [70],\data_p1_reg[95]_0 [70],\data_p1_reg[95]_0 [70]}));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[11]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[12]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[13]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[14]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[16]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[17]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[18]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[19]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_2_[1] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[20]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[21]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[22]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[25]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[26]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[27]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[28]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[29]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[30]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[31]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_2_[32] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[32]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_2_[33] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[33]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_2_[34] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[34]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_2_[35] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[35]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_2_[36] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[36]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_2_[37] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[37]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_2_[38] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[38]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_2_[39] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[39]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_2_[40] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[40]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_2_[41] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[41]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_2_[42] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[42]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_2_[43] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[43]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_2_[44] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[44]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_2_[45] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[45]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_2_[46] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[46]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_2_[47] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[47]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_2_[48] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[48]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_2_[49] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[49]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_2_[50] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[50]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_2_[51] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[51]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_2_[52] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[52]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_2_[53] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[53]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_2_[54] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[54]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_2_[55] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[55]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_2_[56] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[56]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_2_[57] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[57]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_2_[58] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[58]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_2_[59] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[59]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_2_[60] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[60]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_2_[61] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[61]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_2_[62] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[62]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_2_[63] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[63]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_2_[65] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[65]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_2_[66] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[66]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_2_[67] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[67]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_2_[68] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[68]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_2_[69] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[69]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_2_[70] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[70]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_2_[71] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[71]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000A200FF00A2A2)) 
    \data_p1[95]_i_1 
       (.I0(\state_reg[1]_1 ),
        .I1(s_ready_t_reg_0),
        .I2(\state_reg[1]_0 ),
        .I3(\state_reg[1]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 [0]),
        .I5(\FSM_sequential_state_reg[1]_0 [1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_2_[95] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[95]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[9]_i_1_n_2 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_2 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(\data_p2_reg_n_2_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(\data_p2_reg_n_2_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(\data_p2_reg_n_2_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(\data_p2_reg_n_2_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(\data_p2_reg_n_2_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(\data_p2_reg_n_2_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(\data_p2_reg_n_2_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(\data_p2_reg_n_2_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(\data_p2_reg_n_2_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(\data_p2_reg_n_2_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(\data_p2_reg_n_2_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(\data_p2_reg_n_2_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(\data_p2_reg_n_2_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(\data_p2_reg_n_2_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(\data_p2_reg_n_2_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(\data_p2_reg_n_2_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(\data_p2_reg_n_2_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(\data_p2_reg_n_2_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(\data_p2_reg_n_2_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(\data_p2_reg_n_2_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(\data_p2_reg_n_2_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(\data_p2_reg_n_2_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(\data_p2_reg_n_2_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(\data_p2_reg_n_2_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(\data_p2_reg_n_2_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(\data_p2_reg_n_2_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(\data_p2_reg_n_2_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(\data_p2_reg_n_2_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(\data_p2_reg_n_2_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(\data_p2_reg_n_2_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(\data_p2_reg_n_2_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(\data_p2_reg_n_2_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(\data_p2_reg_n_2_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(\data_p2_reg_n_2_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(\data_p2_reg_n_2_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(\data_p2_reg_n_2_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(\data_p2_reg_n_2_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(\data_p2_reg_n_2_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(\data_p2_reg_n_2_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(\data_p2_reg_n_2_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[1]_0 ),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[12]_i_1 
       (.CI(\end_addr_reg[8]_i_1_n_2 ),
        .CO({\end_addr_reg[12]_i_1_n_2 ,\end_addr_reg[12]_i_1_n_3 ,\end_addr_reg[12]_i_1_n_4 ,\end_addr_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [10:7]),
        .S(\end_addr_reg[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[16]_i_1 
       (.CI(\end_addr_reg[12]_i_1_n_2 ),
        .CO({\end_addr_reg[16]_i_1_n_2 ,\end_addr_reg[16]_i_1_n_3 ,\end_addr_reg[16]_i_1_n_4 ,\end_addr_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [14:11]),
        .S(\end_addr_reg[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[20]_i_1 
       (.CI(\end_addr_reg[16]_i_1_n_2 ),
        .CO({\end_addr_reg[20]_i_1_n_2 ,\end_addr_reg[20]_i_1_n_3 ,\end_addr_reg[20]_i_1_n_4 ,\end_addr_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [18:15]),
        .S(\end_addr_reg[20] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[24]_i_1 
       (.CI(\end_addr_reg[20]_i_1_n_2 ),
        .CO({\end_addr_reg[24]_i_1_n_2 ,\end_addr_reg[24]_i_1_n_3 ,\end_addr_reg[24]_i_1_n_4 ,\end_addr_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [22:19]),
        .S(\end_addr_reg[24] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[28]_i_1 
       (.CI(\end_addr_reg[24]_i_1_n_2 ),
        .CO({\end_addr_reg[28]_i_1_n_2 ,\end_addr_reg[28]_i_1_n_3 ,\end_addr_reg[28]_i_1_n_4 ,\end_addr_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [26:23]),
        .S(\end_addr_reg[28] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[32]_i_1 
       (.CI(\end_addr_reg[28]_i_1_n_2 ),
        .CO({\end_addr_reg[32]_i_1_n_2 ,\end_addr_reg[32]_i_1_n_3 ,\end_addr_reg[32]_i_1_n_4 ,\end_addr_reg[32]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_p1_reg[95]_0 [30:28]}),
        .O(\data_p1_reg[63]_0 [30:27]),
        .S({\data_p1_reg[95]_0 [31],\end_addr_reg[32] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[36]_i_1 
       (.CI(\end_addr_reg[32]_i_1_n_2 ),
        .CO({\end_addr_reg[36]_i_1_n_2 ,\end_addr_reg[36]_i_1_n_3 ,\end_addr_reg[36]_i_1_n_4 ,\end_addr_reg[36]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [34:31]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[40]_i_1 
       (.CI(\end_addr_reg[36]_i_1_n_2 ),
        .CO({\end_addr_reg[40]_i_1_n_2 ,\end_addr_reg[40]_i_1_n_3 ,\end_addr_reg[40]_i_1_n_4 ,\end_addr_reg[40]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [38:35]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[44]_i_1 
       (.CI(\end_addr_reg[40]_i_1_n_2 ),
        .CO({\end_addr_reg[44]_i_1_n_2 ,\end_addr_reg[44]_i_1_n_3 ,\end_addr_reg[44]_i_1_n_4 ,\end_addr_reg[44]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [42:39]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[48]_i_1 
       (.CI(\end_addr_reg[44]_i_1_n_2 ),
        .CO({\end_addr_reg[48]_i_1_n_2 ,\end_addr_reg[48]_i_1_n_3 ,\end_addr_reg[48]_i_1_n_4 ,\end_addr_reg[48]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [46:43]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[4]_i_1_n_2 ,\end_addr_reg[4]_i_1_n_3 ,\end_addr_reg[4]_i_1_n_4 ,\end_addr_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O({\data_p1_reg[63]_0 [2:0],\NLW_end_addr_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S(\end_addr_reg[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[52]_i_1 
       (.CI(\end_addr_reg[48]_i_1_n_2 ),
        .CO({\end_addr_reg[52]_i_1_n_2 ,\end_addr_reg[52]_i_1_n_3 ,\end_addr_reg[52]_i_1_n_4 ,\end_addr_reg[52]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [50:47]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[56]_i_1 
       (.CI(\end_addr_reg[52]_i_1_n_2 ),
        .CO({\end_addr_reg[56]_i_1_n_2 ,\end_addr_reg[56]_i_1_n_3 ,\end_addr_reg[56]_i_1_n_4 ,\end_addr_reg[56]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [54:51]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[60]_i_1 
       (.CI(\end_addr_reg[56]_i_1_n_2 ),
        .CO({\end_addr_reg[60]_i_1_n_2 ,\end_addr_reg[60]_i_1_n_3 ,\end_addr_reg[60]_i_1_n_4 ,\end_addr_reg[60]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [58:55]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[60]_i_1_n_2 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:2],\end_addr_reg[63]_i_1_n_4 ,\end_addr_reg[63]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3],\data_p1_reg[63]_0 [61:59]}),
        .S({1'b0,\data_p1_reg[95]_0 [62:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[8]_i_1 
       (.CI(\end_addr_reg[4]_i_1_n_2 ),
        .CO({\end_addr_reg[8]_i_1_n_2 ,\end_addr_reg[8]_i_1_n_3 ,\end_addr_reg[8]_i_1_n_4 ,\end_addr_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [6:3]),
        .S(\end_addr_reg[8] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(Q[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(Q[0]),
        .I1(last_sect_buf_reg[1]),
        .I2(Q[1]),
        .I3(last_sect_buf_reg[2]),
        .I4(last_sect_buf_reg[3]),
        .I5(Q[2]),
        .O(S[0]));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_1),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(\state_reg[1]_2 ),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [62]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(\state_reg[1]_2 ),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hDD5DFFFFC0000000)) 
    \state[0]_i_1 
       (.I0(\state_reg[1]_2 ),
        .I1(\state_reg[1]_1 ),
        .I2(s_ready_t_reg_0),
        .I3(\state_reg[1]_0 ),
        .I4(state),
        .I5(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20AAFFFF)) 
    \state[1]_i_1 
       (.I0(state),
        .I1(\state_reg[1]_0 ),
        .I2(s_ready_t_reg_0),
        .I3(\state_reg[1]_1 ),
        .I4(\state_reg[0]_0 ),
        .I5(\state_reg[1]_2 ),
        .O(\state[1]_i_1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_2 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    m_axi_gmem_AWVALID,
    \last_cnt_reg[3] ,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    s_ready_t_reg_1,
    s_ready_t_reg_2,
    m_axi_gmem_AWREADY,
    Q,
    D,
    E);
  output s_ready_t_reg_0;
  output m_axi_gmem_AWVALID;
  output \last_cnt_reg[3] ;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_1;
  input s_ready_t_reg_2;
  input m_axi_gmem_AWREADY;
  input [3:0]Q;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__0_n_2 ;
  wire \data_p1[11]_i_1__0_n_2 ;
  wire \data_p1[12]_i_1__0_n_2 ;
  wire \data_p1[13]_i_1__0_n_2 ;
  wire \data_p1[14]_i_1__0_n_2 ;
  wire \data_p1[15]_i_1__0_n_2 ;
  wire \data_p1[16]_i_1__0_n_2 ;
  wire \data_p1[17]_i_1__0_n_2 ;
  wire \data_p1[18]_i_1__0_n_2 ;
  wire \data_p1[19]_i_1__0_n_2 ;
  wire \data_p1[20]_i_1__0_n_2 ;
  wire \data_p1[21]_i_1__0_n_2 ;
  wire \data_p1[22]_i_1__0_n_2 ;
  wire \data_p1[23]_i_1__0_n_2 ;
  wire \data_p1[24]_i_1__0_n_2 ;
  wire \data_p1[25]_i_1__0_n_2 ;
  wire \data_p1[26]_i_1__0_n_2 ;
  wire \data_p1[27]_i_1__0_n_2 ;
  wire \data_p1[28]_i_1__0_n_2 ;
  wire \data_p1[29]_i_1__0_n_2 ;
  wire \data_p1[2]_i_1__0_n_2 ;
  wire \data_p1[30]_i_1__0_n_2 ;
  wire \data_p1[31]_i_1__0_n_2 ;
  wire \data_p1[32]_i_1__0_n_2 ;
  wire \data_p1[33]_i_1__0_n_2 ;
  wire \data_p1[34]_i_1__0_n_2 ;
  wire \data_p1[35]_i_1__0_n_2 ;
  wire \data_p1[36]_i_1__0_n_2 ;
  wire \data_p1[37]_i_1__0_n_2 ;
  wire \data_p1[38]_i_1__0_n_2 ;
  wire \data_p1[39]_i_1__0_n_2 ;
  wire \data_p1[3]_i_1__0_n_2 ;
  wire \data_p1[40]_i_1__0_n_2 ;
  wire \data_p1[41]_i_1__0_n_2 ;
  wire \data_p1[42]_i_1__0_n_2 ;
  wire \data_p1[43]_i_1__0_n_2 ;
  wire \data_p1[44]_i_1__0_n_2 ;
  wire \data_p1[45]_i_1__0_n_2 ;
  wire \data_p1[46]_i_1__0_n_2 ;
  wire \data_p1[47]_i_1__0_n_2 ;
  wire \data_p1[48]_i_1__0_n_2 ;
  wire \data_p1[49]_i_1__0_n_2 ;
  wire \data_p1[4]_i_1__0_n_2 ;
  wire \data_p1[50]_i_1__0_n_2 ;
  wire \data_p1[51]_i_1__0_n_2 ;
  wire \data_p1[52]_i_1__0_n_2 ;
  wire \data_p1[53]_i_1__0_n_2 ;
  wire \data_p1[54]_i_1__0_n_2 ;
  wire \data_p1[55]_i_1__0_n_2 ;
  wire \data_p1[56]_i_1__0_n_2 ;
  wire \data_p1[57]_i_1__0_n_2 ;
  wire \data_p1[58]_i_1__0_n_2 ;
  wire \data_p1[59]_i_1__0_n_2 ;
  wire \data_p1[5]_i_1__0_n_2 ;
  wire \data_p1[60]_i_1__0_n_2 ;
  wire \data_p1[61]_i_1__0_n_2 ;
  wire \data_p1[62]_i_1__0_n_2 ;
  wire \data_p1[63]_i_2_n_2 ;
  wire \data_p1[64]_i_1_n_2 ;
  wire \data_p1[65]_i_1__0_n_2 ;
  wire \data_p1[66]_i_1__0_n_2 ;
  wire \data_p1[67]_i_1__0_n_2 ;
  wire \data_p1[6]_i_1__0_n_2 ;
  wire \data_p1[7]_i_1__0_n_2 ;
  wire \data_p1[8]_i_1__0_n_2 ;
  wire \data_p1[9]_i_1__0_n_2 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[32] ;
  wire \data_p2_reg_n_2_[33] ;
  wire \data_p2_reg_n_2_[34] ;
  wire \data_p2_reg_n_2_[35] ;
  wire \data_p2_reg_n_2_[36] ;
  wire \data_p2_reg_n_2_[37] ;
  wire \data_p2_reg_n_2_[38] ;
  wire \data_p2_reg_n_2_[39] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[40] ;
  wire \data_p2_reg_n_2_[41] ;
  wire \data_p2_reg_n_2_[42] ;
  wire \data_p2_reg_n_2_[43] ;
  wire \data_p2_reg_n_2_[44] ;
  wire \data_p2_reg_n_2_[45] ;
  wire \data_p2_reg_n_2_[46] ;
  wire \data_p2_reg_n_2_[47] ;
  wire \data_p2_reg_n_2_[48] ;
  wire \data_p2_reg_n_2_[49] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[50] ;
  wire \data_p2_reg_n_2_[51] ;
  wire \data_p2_reg_n_2_[52] ;
  wire \data_p2_reg_n_2_[53] ;
  wire \data_p2_reg_n_2_[54] ;
  wire \data_p2_reg_n_2_[55] ;
  wire \data_p2_reg_n_2_[56] ;
  wire \data_p2_reg_n_2_[57] ;
  wire \data_p2_reg_n_2_[58] ;
  wire \data_p2_reg_n_2_[59] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[60] ;
  wire \data_p2_reg_n_2_[61] ;
  wire \data_p2_reg_n_2_[62] ;
  wire \data_p2_reg_n_2_[63] ;
  wire \data_p2_reg_n_2_[64] ;
  wire \data_p2_reg_n_2_[65] ;
  wire \data_p2_reg_n_2_[66] ;
  wire \data_p2_reg_n_2_[67] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire \last_cnt_reg[3] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1_n_2;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_2 ;
  wire \state[1]_i_1__2_n_2 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0000FF0088778080)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(s_ready_t_reg_0),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_2_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_2_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_2_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_2_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_2_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_2_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_2_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_2_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_2_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_2_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_2_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_2_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_2_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_2_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_2_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_2_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_2_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_2_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_2_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_2_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_2_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_2_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_2_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_2_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_2_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_2_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_2_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_2_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_2_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_2_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_2_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'h0080F088)) 
    \data_p1[63]_i_1__0 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_2_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_p1[63]_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\last_cnt_reg[3] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_2_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1__0 
       (.I0(\data_p2_reg_n_2_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_2_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_2_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_2 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_2 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_2_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_2_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_2_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_2_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_2_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_2_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_2_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_2_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_2_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_2_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_2_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_2_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_2_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_2_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_2_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_2_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_2_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_2_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_2_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_2_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_2_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_2_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_2_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_2_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_2_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_2_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_2_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_2_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_2_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_2_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_2_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_2_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_2_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_2_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_2_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_2_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0F0FFF7F000F)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .I5(m_axi_gmem_AWREADY),
        .O(s_ready_t_i_1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_2),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF88000000)) 
    \state[0]_i_1__2 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(m_axi_gmem_AWREADY),
        .I3(s_ready_t_reg_0),
        .I4(state),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    \state[1]_i_1__2 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(state),
        .I3(m_axi_gmem_AWVALID),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__2_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_2 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    \FSM_sequential_state_reg[1]_0 ,
    SR,
    s_ready_t_reg_1,
    ap_clk,
    \state_reg[1]_0 ,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  input [0:0]SR;
  input s_ready_t_reg_1;
  input ap_clk;
  input \state_reg[1]_0 ;
  input m_axi_gmem_BVALID;

  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_2 ;
  wire \state[1]_i_1__0_n_2 ;
  wire \state_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\FSM_sequential_state_reg[1]_0 [0]),
        .I1(\FSM_sequential_state_reg[1]_0 [1]),
        .I2(m_axi_gmem_BVALID),
        .I3(\state_reg[1]_0 ),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(\state_reg[1]_0 ),
        .I2(m_axi_gmem_BVALID),
        .I3(\FSM_sequential_state_reg[1]_0 [1]),
        .I4(\FSM_sequential_state_reg[1]_0 [0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(\FSM_sequential_state_reg[1]_0 [0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(\FSM_sequential_state_reg[1]_0 [1]),
        .R(SR));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_1),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8080)) 
    \state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(state),
        .I3(\state_reg[1]_0 ),
        .I4(Q),
        .O(\state[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__0 
       (.I0(\state_reg[1]_0 ),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__0_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    \FSM_sequential_state_reg[1]_0 ,
    SR,
    s_ready_t_reg_1,
    ap_clk,
    \FSM_sequential_state_reg[1]_1 ,
    m_axi_gmem_RVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  input [0:0]SR;
  input s_ready_t_reg_1;
  input ap_clk;
  input \FSM_sequential_state_reg[1]_1 ;
  input m_axi_gmem_RVALID;

  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_2 ;
  wire \state[1]_i_1__1_n_2 ;

  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\FSM_sequential_state_reg[1]_0 [0]),
        .I1(\FSM_sequential_state_reg[1]_0 [1]),
        .I2(m_axi_gmem_RVALID),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(m_axi_gmem_RVALID),
        .I3(\FSM_sequential_state_reg[1]_0 [1]),
        .I4(\FSM_sequential_state_reg[1]_0 [0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(\FSM_sequential_state_reg[1]_0 [0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(\FSM_sequential_state_reg[1]_0 [1]),
        .R(SR));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_1),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFA30F0F0)) 
    \state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(Q),
        .I3(m_axi_gmem_RVALID),
        .I4(state),
        .O(\state[0]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_2 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl
   (ap_rst_n_0,
    dout_vld_reg,
    \dout_reg[30]_0 ,
    ap_rst_n_1,
    s_ready_t_reg,
    s_ready_t_reg_0,
    E,
    \dout_reg[31]_0 ,
    D,
    \mOutPtr_reg[0] ,
    \dout_reg[31]_1 ,
    dout_vld_reg_0,
    \bus_wide_gen.len_cnt_reg_18_sp_1 ,
    \bus_wide_gen.len_cnt_reg_10_sp_1 ,
    \bus_wide_gen.len_cnt_reg_11_sp_1 ,
    S,
    \dout_reg[22]_0 ,
    \dout_reg[29]_0 ,
    \bus_wide_gen.first_pad_reg ,
    CO,
    ap_rst_n,
    \bus_wide_gen.data_gen[1].data_buf_reg[16] ,
    \bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ,
    p_1_in,
    full_n_reg,
    Q,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \raddr_reg[1] ,
    \mOutPtr_reg[4] ,
    \bus_wide_gen.data_gen[1].strb_buf_reg[2] ,
    \bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 ,
    \bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ,
    p_24_in,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.len_cnt_reg_29_sp_1 ,
    \bus_wide_gen.len_cnt_reg[29]_0 ,
    \bus_wide_gen.len_cnt_reg ,
    \dout_reg[29]_1 ,
    \dout_reg[31]_2 ,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output dout_vld_reg;
  output [0:0]\dout_reg[30]_0 ;
  output ap_rst_n_1;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output [0:0]E;
  output [0:0]\dout_reg[31]_0 ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[0] ;
  output \dout_reg[31]_1 ;
  output [0:0]dout_vld_reg_0;
  output \bus_wide_gen.len_cnt_reg_18_sp_1 ;
  output \bus_wide_gen.len_cnt_reg_10_sp_1 ;
  output \bus_wide_gen.len_cnt_reg_11_sp_1 ;
  output [3:0]S;
  output [3:0]\dout_reg[22]_0 ;
  output [1:0]\dout_reg[29]_0 ;
  output \bus_wide_gen.first_pad_reg ;
  input [0:0]CO;
  input ap_rst_n;
  input \bus_wide_gen.data_gen[1].data_buf_reg[16] ;
  input \bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ;
  input p_1_in;
  input full_n_reg;
  input [3:0]Q;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \raddr_reg[1] ;
  input [4:0]\mOutPtr_reg[4] ;
  input \bus_wide_gen.data_gen[1].strb_buf_reg[2] ;
  input \bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 ;
  input \bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ;
  input p_24_in;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.len_cnt_reg_29_sp_1 ;
  input \bus_wide_gen.len_cnt_reg[29]_0 ;
  input [29:0]\bus_wide_gen.len_cnt_reg ;
  input [7:0]\dout_reg[29]_1 ;
  input [0:0]\dout_reg[31]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[16] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ;
  wire \bus_wide_gen.data_gen[1].strb_buf_reg[2] ;
  wire \bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 ;
  wire \bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ;
  wire \bus_wide_gen.din ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.last_pad__1 ;
  wire \bus_wide_gen.len_cnt[0]_i_6_n_2 ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.len_cnt_reg[29]_0 ;
  wire \bus_wide_gen.len_cnt_reg_10_sn_1 ;
  wire \bus_wide_gen.len_cnt_reg_11_sn_1 ;
  wire \bus_wide_gen.len_cnt_reg_18_sn_1 ;
  wire \bus_wide_gen.len_cnt_reg_29_sn_1 ;
  wire \dout[31]_i_10_n_2 ;
  wire \dout[31]_i_11_n_2 ;
  wire \dout[31]_i_12_n_2 ;
  wire \dout[31]_i_3_n_2 ;
  wire \dout[31]_i_4_n_2 ;
  wire \dout[31]_i_5_n_2 ;
  wire \dout[31]_i_6_n_2 ;
  wire \dout[31]_i_7_n_2 ;
  wire \dout[31]_i_9_n_2 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [3:0]\dout_reg[22]_0 ;
  wire [1:0]\dout_reg[29]_0 ;
  wire [7:0]\dout_reg[29]_1 ;
  wire [0:0]\dout_reg[30]_0 ;
  wire [0:0]\dout_reg[31]_0 ;
  wire \dout_reg[31]_1 ;
  wire [0:0]\dout_reg[31]_2 ;
  wire \dout_reg_n_2_[0] ;
  wire \dout_reg_n_2_[10] ;
  wire \dout_reg_n_2_[11] ;
  wire \dout_reg_n_2_[12] ;
  wire \dout_reg_n_2_[13] ;
  wire \dout_reg_n_2_[14] ;
  wire \dout_reg_n_2_[15] ;
  wire \dout_reg_n_2_[16] ;
  wire \dout_reg_n_2_[17] ;
  wire \dout_reg_n_2_[18] ;
  wire \dout_reg_n_2_[19] ;
  wire \dout_reg_n_2_[1] ;
  wire \dout_reg_n_2_[20] ;
  wire \dout_reg_n_2_[21] ;
  wire \dout_reg_n_2_[22] ;
  wire \dout_reg_n_2_[23] ;
  wire \dout_reg_n_2_[24] ;
  wire \dout_reg_n_2_[25] ;
  wire \dout_reg_n_2_[26] ;
  wire \dout_reg_n_2_[27] ;
  wire \dout_reg_n_2_[28] ;
  wire \dout_reg_n_2_[29] ;
  wire \dout_reg_n_2_[2] ;
  wire \dout_reg_n_2_[3] ;
  wire \dout_reg_n_2_[4] ;
  wire \dout_reg_n_2_[5] ;
  wire \dout_reg_n_2_[6] ;
  wire \dout_reg_n_2_[7] ;
  wire \dout_reg_n_2_[8] ;
  wire \dout_reg_n_2_[9] ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire full_n_reg;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_2 ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_3 ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_4 ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_5 ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_6 ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_7 ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_8 ;
  wire \mem_reg[14][0]_srl15_i_3__0_n_2 ;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][10]_srl15_n_2 ;
  wire \mem_reg[14][11]_srl15_i_1_n_2 ;
  wire \mem_reg[14][11]_srl15_i_1_n_3 ;
  wire \mem_reg[14][11]_srl15_i_1_n_4 ;
  wire \mem_reg[14][11]_srl15_i_1_n_5 ;
  wire \mem_reg[14][11]_srl15_i_1_n_6 ;
  wire \mem_reg[14][11]_srl15_i_1_n_7 ;
  wire \mem_reg[14][11]_srl15_i_1_n_8 ;
  wire \mem_reg[14][11]_srl15_i_1_n_9 ;
  wire \mem_reg[14][11]_srl15_n_2 ;
  wire \mem_reg[14][12]_srl15_n_2 ;
  wire \mem_reg[14][13]_srl15_n_2 ;
  wire \mem_reg[14][14]_srl15_n_2 ;
  wire \mem_reg[14][15]_srl15_i_1_n_2 ;
  wire \mem_reg[14][15]_srl15_i_1_n_3 ;
  wire \mem_reg[14][15]_srl15_i_1_n_4 ;
  wire \mem_reg[14][15]_srl15_i_1_n_5 ;
  wire \mem_reg[14][15]_srl15_i_1_n_6 ;
  wire \mem_reg[14][15]_srl15_i_1_n_7 ;
  wire \mem_reg[14][15]_srl15_i_1_n_8 ;
  wire \mem_reg[14][15]_srl15_i_1_n_9 ;
  wire \mem_reg[14][15]_srl15_n_2 ;
  wire \mem_reg[14][16]_srl15_n_2 ;
  wire \mem_reg[14][17]_srl15_n_2 ;
  wire \mem_reg[14][18]_srl15_n_2 ;
  wire \mem_reg[14][19]_srl15_i_1_n_2 ;
  wire \mem_reg[14][19]_srl15_i_1_n_3 ;
  wire \mem_reg[14][19]_srl15_i_1_n_4 ;
  wire \mem_reg[14][19]_srl15_i_1_n_5 ;
  wire \mem_reg[14][19]_srl15_i_1_n_6 ;
  wire \mem_reg[14][19]_srl15_i_1_n_7 ;
  wire \mem_reg[14][19]_srl15_i_1_n_8 ;
  wire \mem_reg[14][19]_srl15_i_1_n_9 ;
  wire \mem_reg[14][19]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire \mem_reg[14][20]_srl15_n_2 ;
  wire \mem_reg[14][21]_srl15_n_2 ;
  wire \mem_reg[14][22]_srl15_n_2 ;
  wire \mem_reg[14][23]_srl15_i_1_n_2 ;
  wire \mem_reg[14][23]_srl15_i_1_n_3 ;
  wire \mem_reg[14][23]_srl15_i_1_n_4 ;
  wire \mem_reg[14][23]_srl15_i_1_n_5 ;
  wire \mem_reg[14][23]_srl15_i_1_n_6 ;
  wire \mem_reg[14][23]_srl15_i_1_n_7 ;
  wire \mem_reg[14][23]_srl15_i_1_n_8 ;
  wire \mem_reg[14][23]_srl15_i_1_n_9 ;
  wire \mem_reg[14][23]_srl15_n_2 ;
  wire \mem_reg[14][24]_srl15_n_2 ;
  wire \mem_reg[14][25]_srl15_n_2 ;
  wire \mem_reg[14][26]_srl15_n_2 ;
  wire \mem_reg[14][27]_srl15_i_1_n_4 ;
  wire \mem_reg[14][27]_srl15_i_1_n_5 ;
  wire \mem_reg[14][27]_srl15_i_1_n_7 ;
  wire \mem_reg[14][27]_srl15_i_1_n_8 ;
  wire \mem_reg[14][27]_srl15_i_1_n_9 ;
  wire \mem_reg[14][27]_srl15_n_2 ;
  wire \mem_reg[14][28]_srl15_n_2 ;
  wire \mem_reg[14][29]_srl15_n_2 ;
  wire \mem_reg[14][2]_srl15_n_2 ;
  wire \mem_reg[14][30]_srl15_n_2 ;
  wire \mem_reg[14][31]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_i_1__0_n_2 ;
  wire \mem_reg[14][3]_srl15_i_1__0_n_3 ;
  wire \mem_reg[14][3]_srl15_i_1__0_n_4 ;
  wire \mem_reg[14][3]_srl15_i_1__0_n_5 ;
  wire \mem_reg[14][3]_srl15_i_1__0_n_6 ;
  wire \mem_reg[14][3]_srl15_i_1__0_n_7 ;
  wire \mem_reg[14][3]_srl15_i_1__0_n_8 ;
  wire \mem_reg[14][3]_srl15_i_1__0_n_9 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire \mem_reg[14][4]_srl15_n_2 ;
  wire \mem_reg[14][5]_srl15_n_2 ;
  wire \mem_reg[14][6]_srl15_n_2 ;
  wire \mem_reg[14][7]_srl15_i_1_n_2 ;
  wire \mem_reg[14][7]_srl15_i_1_n_3 ;
  wire \mem_reg[14][7]_srl15_i_1_n_4 ;
  wire \mem_reg[14][7]_srl15_i_1_n_5 ;
  wire \mem_reg[14][7]_srl15_i_1_n_6 ;
  wire \mem_reg[14][7]_srl15_i_1_n_7 ;
  wire \mem_reg[14][7]_srl15_i_1_n_8 ;
  wire \mem_reg[14][7]_srl15_i_1_n_9 ;
  wire \mem_reg[14][7]_srl15_n_2 ;
  wire \mem_reg[14][8]_srl15_n_2 ;
  wire \mem_reg[14][9]_srl15_n_2 ;
  wire p_1_in;
  wire p_1_in19_in;
  wire p_24_in;
  wire [30:30]p_2_out;
  wire push;
  wire \raddr[3]_i_3_n_2 ;
  wire \raddr_reg[1] ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [0:0]\NLW_mem_reg[14][0]_srl15_i_2__2_O_UNCONNECTED ;
  wire [3:2]\NLW_mem_reg[14][27]_srl15_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mem_reg[14][27]_srl15_i_1_O_UNCONNECTED ;

  assign \bus_wide_gen.len_cnt_reg_10_sp_1  = \bus_wide_gen.len_cnt_reg_10_sn_1 ;
  assign \bus_wide_gen.len_cnt_reg_11_sp_1  = \bus_wide_gen.len_cnt_reg_11_sn_1 ;
  assign \bus_wide_gen.len_cnt_reg_18_sp_1  = \bus_wide_gen.len_cnt_reg_18_sn_1 ;
  assign \bus_wide_gen.len_cnt_reg_29_sn_1  = \bus_wide_gen.len_cnt_reg_29_sp_1 ;
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \bus_wide_gen.data_gen[1].data_buf[31]_i_1 
       (.I0(\bus_wide_gen.din ),
        .I1(CO),
        .I2(\bus_wide_gen.data_gen[1].data_buf_reg[16] ),
        .I3(\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ),
        .I4(ap_rst_n),
        .O(\dout_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h8880008000800080)) 
    \bus_wide_gen.data_gen[1].data_buf[31]_i_2 
       (.I0(\bus_wide_gen.data_gen[1].strb_buf_reg[2] ),
        .I1(\bus_wide_gen.data_gen[1].data_buf_reg[16] ),
        .I2(\bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 ),
        .I3(\bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ),
        .I4(p_1_in19_in),
        .I5(p_24_in),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \bus_wide_gen.data_gen[1].data_buf[31]_i_4 
       (.I0(\bus_wide_gen.len_cnt_reg [11]),
        .I1(\bus_wide_gen.len_cnt_reg [12]),
        .I2(\bus_wide_gen.len_cnt_reg [13]),
        .I3(\bus_wide_gen.len_cnt_reg [14]),
        .I4(\bus_wide_gen.len_cnt_reg [15]),
        .I5(\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ),
        .O(\bus_wide_gen.len_cnt_reg_11_sn_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_1 
       (.I0(\dout_reg_n_2_[22] ),
        .I1(\bus_wide_gen.len_cnt_reg [22]),
        .I2(\dout_reg_n_2_[23] ),
        .I3(\bus_wide_gen.len_cnt_reg [23]),
        .I4(\bus_wide_gen.len_cnt_reg [21]),
        .I5(\dout_reg_n_2_[21] ),
        .O(\dout_reg[22]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_2 
       (.I0(\dout_reg_n_2_[20] ),
        .I1(\bus_wide_gen.len_cnt_reg [20]),
        .I2(\dout_reg_n_2_[18] ),
        .I3(\bus_wide_gen.len_cnt_reg [18]),
        .I4(\bus_wide_gen.len_cnt_reg [19]),
        .I5(\dout_reg_n_2_[19] ),
        .O(\dout_reg[22]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_3 
       (.I0(\dout_reg_n_2_[16] ),
        .I1(\bus_wide_gen.len_cnt_reg [16]),
        .I2(\dout_reg_n_2_[17] ),
        .I3(\bus_wide_gen.len_cnt_reg [17]),
        .I4(\bus_wide_gen.len_cnt_reg [15]),
        .I5(\dout_reg_n_2_[15] ),
        .O(\dout_reg[22]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_4 
       (.I0(\dout_reg_n_2_[14] ),
        .I1(\bus_wide_gen.len_cnt_reg [14]),
        .I2(\dout_reg_n_2_[12] ),
        .I3(\bus_wide_gen.len_cnt_reg [12]),
        .I4(\bus_wide_gen.len_cnt_reg [13]),
        .I5(\dout_reg_n_2_[13] ),
        .O(\dout_reg[22]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__1_i_1 
       (.I0(\dout_reg_n_2_[29] ),
        .I1(\bus_wide_gen.len_cnt_reg [29]),
        .I2(\dout_reg_n_2_[28] ),
        .I3(\bus_wide_gen.len_cnt_reg [28]),
        .I4(\bus_wide_gen.len_cnt_reg [27]),
        .I5(\dout_reg_n_2_[27] ),
        .O(\dout_reg[29]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__1_i_2 
       (.I0(\dout_reg_n_2_[26] ),
        .I1(\bus_wide_gen.len_cnt_reg [26]),
        .I2(\dout_reg_n_2_[24] ),
        .I3(\bus_wide_gen.len_cnt_reg [24]),
        .I4(\bus_wide_gen.len_cnt_reg [25]),
        .I5(\dout_reg_n_2_[25] ),
        .O(\dout_reg[29]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_1 
       (.I0(\dout_reg_n_2_[10] ),
        .I1(\bus_wide_gen.len_cnt_reg [10]),
        .I2(\dout_reg_n_2_[11] ),
        .I3(\bus_wide_gen.len_cnt_reg [11]),
        .I4(\bus_wide_gen.len_cnt_reg [9]),
        .I5(\dout_reg_n_2_[9] ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_2 
       (.I0(\dout_reg_n_2_[8] ),
        .I1(\bus_wide_gen.len_cnt_reg [8]),
        .I2(\dout_reg_n_2_[6] ),
        .I3(\bus_wide_gen.len_cnt_reg [6]),
        .I4(\bus_wide_gen.len_cnt_reg [7]),
        .I5(\dout_reg_n_2_[7] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_3 
       (.I0(\dout_reg_n_2_[4] ),
        .I1(\bus_wide_gen.len_cnt_reg [4]),
        .I2(\dout_reg_n_2_[5] ),
        .I3(\bus_wide_gen.len_cnt_reg [5]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .I5(\dout_reg_n_2_[3] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_4 
       (.I0(\dout_reg_n_2_[2] ),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\dout_reg_n_2_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [1]),
        .I5(\dout_reg_n_2_[1] ),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(CO),
        .I1(dout_vld_reg),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h8088AAAA00000000)) 
    \bus_wide_gen.len_cnt[0]_i_2 
       (.I0(\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ),
        .I1(burst_valid),
        .I2(WREADY_Dummy),
        .I3(\bus_wide_gen.len_cnt_reg_29_sn_1 ),
        .I4(\bus_wide_gen.len_cnt_reg[29]_0 ),
        .I5(\bus_wide_gen.last_pad__1 ),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h8F80707000000000)) 
    \bus_wide_gen.len_cnt[0]_i_4 
       (.I0(p_24_in),
        .I1(p_1_in19_in),
        .I2(\bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ),
        .I3(\bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 ),
        .I4(\bus_wide_gen.len_cnt[0]_i_6_n_2 ),
        .I5(\bus_wide_gen.data_gen[1].strb_buf_reg[2] ),
        .O(\bus_wide_gen.last_pad__1 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \bus_wide_gen.len_cnt[0]_i_6 
       (.I0(CO),
        .I1(\bus_wide_gen.din ),
        .I2(\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ),
        .O(\bus_wide_gen.len_cnt[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF80000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ),
        .I1(\dout_reg[31]_1 ),
        .I2(\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_gen[1].data_buf_reg[16] ),
        .I4(\bus_wide_gen.data_gen[1].strb_buf_reg[2] ),
        .I5(\bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    \dout[31]_i_1 
       (.I0(\dout_reg[31]_1 ),
        .I1(\dout[31]_i_3_n_2 ),
        .I2(\dout[31]_i_4_n_2 ),
        .I3(\dout[31]_i_5_n_2 ),
        .I4(\dout[31]_i_6_n_2 ),
        .I5(\dout[31]_i_7_n_2 ),
        .O(\dout_reg[31]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dout[31]_i_10 
       (.I0(\bus_wide_gen.len_cnt_reg [22]),
        .I1(\bus_wide_gen.len_cnt_reg [23]),
        .I2(\bus_wide_gen.len_cnt_reg [24]),
        .I3(\bus_wide_gen.len_cnt_reg [25]),
        .O(\dout[31]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dout[31]_i_11 
       (.I0(\bus_wide_gen.len_cnt_reg [28]),
        .I1(\bus_wide_gen.len_cnt_reg [29]),
        .I2(\bus_wide_gen.len_cnt_reg [27]),
        .I3(\bus_wide_gen.len_cnt_reg [26]),
        .I4(\bus_wide_gen.len_cnt_reg [16]),
        .I5(\bus_wide_gen.len_cnt_reg [17]),
        .O(\dout[31]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \dout[31]_i_12 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt_reg [5]),
        .I2(\bus_wide_gen.len_cnt_reg [4]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(\dout[31]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \dout[31]_i_13 
       (.I0(\bus_wide_gen.len_cnt_reg [10]),
        .I1(\bus_wide_gen.len_cnt_reg [9]),
        .I2(\bus_wide_gen.len_cnt_reg [8]),
        .I3(\bus_wide_gen.len_cnt_reg [7]),
        .O(\bus_wide_gen.len_cnt_reg_10_sn_1 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \dout[31]_i_2 
       (.I0(p_1_in19_in),
        .I1(\bus_wide_gen.len_cnt_reg_18_sn_1 ),
        .I2(\dout[31]_i_9_n_2 ),
        .O(\dout_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \dout[31]_i_3 
       (.I0(\bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ),
        .I1(\bus_wide_gen.data_gen[1].strb_buf_reg[2] ),
        .I2(\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.din ),
        .I4(CO),
        .O(\dout[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \dout[31]_i_4 
       (.I0(\dout[31]_i_9_n_2 ),
        .I1(\bus_wide_gen.len_cnt_reg_18_sn_1 ),
        .I2(p_1_in19_in),
        .I3(\bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 ),
        .I4(\bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 ),
        .O(\dout[31]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \dout[31]_i_5 
       (.I0(\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ),
        .I1(\bus_wide_gen.din ),
        .I2(CO),
        .I3(\bus_wide_gen.data_gen[1].strb_buf_reg[2] ),
        .O(\dout[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h8888088808080808)) 
    \dout[31]_i_6 
       (.I0(CO),
        .I1(\raddr_reg[1] ),
        .I2(\bus_wide_gen.len_cnt_reg[29]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg_29_sn_1 ),
        .I4(WREADY_Dummy),
        .I5(burst_valid),
        .O(\dout[31]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout[31]_i_7 
       (.I0(\raddr_reg[1] ),
        .I1(\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ),
        .O(\dout[31]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dout[31]_i_8 
       (.I0(\dout[31]_i_10_n_2 ),
        .I1(\bus_wide_gen.len_cnt_reg [18]),
        .I2(\bus_wide_gen.len_cnt_reg [19]),
        .I3(\bus_wide_gen.len_cnt_reg [20]),
        .I4(\bus_wide_gen.len_cnt_reg [21]),
        .I5(\dout[31]_i_11_n_2 ),
        .O(\bus_wide_gen.len_cnt_reg_18_sn_1 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \dout[31]_i_9 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\dout[31]_i_12_n_2 ),
        .I4(\bus_wide_gen.len_cnt_reg_10_sn_1 ),
        .I5(\bus_wide_gen.len_cnt_reg_11_sn_1 ),
        .O(\dout[31]_i_9_n_2 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[0] ),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][10]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[10] ),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][11]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[11] ),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][12]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[12] ),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][13]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[13] ),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][14]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[14] ),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][15]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[15] ),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][16]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[16] ),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][17]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[17] ),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][18]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[18] ),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][19]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[19] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[1] ),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][20]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[20] ),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][21]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[21] ),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][22]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[22] ),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][23]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[23] ),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][24]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[24] ),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][25]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[25] ),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][26]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[26] ),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][27]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[27] ),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][28]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[28] ),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][29]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[29] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][2]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[2] ),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][30]_srl15_n_2 ),
        .Q(\bus_wide_gen.din ),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][31]_srl15_n_2 ),
        .Q(p_1_in19_in),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[3] ),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][4]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[4] ),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][5]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[5] ),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][6]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[6] ),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][7]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[7] ),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][8]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[8] ),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(\dout_reg[31]_0 ),
        .D(\mem_reg[14][9]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg),
        .I3(s_ready_t_reg),
        .I4(s_ready_t_reg_0),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(s_ready_t_reg),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1 
       (.I0(s_ready_t_reg),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1 
       (.I0(s_ready_t_reg),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2 
       (.I0(s_ready_t_reg),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \mOutPtr[4]_i_3 
       (.I0(\dout_reg[31]_0 ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(full_n_reg),
        .O(s_ready_t_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[4]_i_4 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(full_n_reg),
        .I3(\dout_reg[31]_0 ),
        .O(s_ready_t_reg));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__2_n_8 ),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(full_n_reg),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_0 ),
        .O(push));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][0]_srl15_i_2__2 
       (.CI(1'b0),
        .CO({\mem_reg[14][0]_srl15_i_2__2_n_2 ,\mem_reg[14][0]_srl15_i_2__2_n_3 ,\mem_reg[14][0]_srl15_i_2__2_n_4 ,\mem_reg[14][0]_srl15_i_2__2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dout_reg[29]_1 [0]}),
        .O({\mem_reg[14][0]_srl15_i_2__2_n_6 ,\mem_reg[14][0]_srl15_i_2__2_n_7 ,\mem_reg[14][0]_srl15_i_2__2_n_8 ,\NLW_mem_reg[14][0]_srl15_i_2__2_O_UNCONNECTED [0]}),
        .S({\dout_reg[29]_1 [3:1],\mem_reg[14][0]_srl15_i_3__0_n_2 }));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_3__0 
       (.I0(\dout_reg[29]_1 [0]),
        .I1(\dout_reg[31]_2 ),
        .O(\mem_reg[14][0]_srl15_i_3__0_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][7]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][10]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][11]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][11]_srl15_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][11]_srl15_i_1 
       (.CI(\mem_reg[14][7]_srl15_i_1_n_2 ),
        .CO({\mem_reg[14][11]_srl15_i_1_n_2 ,\mem_reg[14][11]_srl15_i_1_n_3 ,\mem_reg[14][11]_srl15_i_1_n_4 ,\mem_reg[14][11]_srl15_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][11]_srl15_i_1_n_6 ,\mem_reg[14][11]_srl15_i_1_n_7 ,\mem_reg[14][11]_srl15_i_1_n_8 ,\mem_reg[14][11]_srl15_i_1_n_9 }),
        .S({\dout_reg[29]_1 [7],\dout_reg[29]_1 [7],\dout_reg[29]_1 [7],\dout_reg[29]_1 [7]}));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][11]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][12]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][11]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][13]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][11]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][14]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][15]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][15]_srl15_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][15]_srl15_i_1 
       (.CI(\mem_reg[14][11]_srl15_i_1_n_2 ),
        .CO({\mem_reg[14][15]_srl15_i_1_n_2 ,\mem_reg[14][15]_srl15_i_1_n_3 ,\mem_reg[14][15]_srl15_i_1_n_4 ,\mem_reg[14][15]_srl15_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][15]_srl15_i_1_n_6 ,\mem_reg[14][15]_srl15_i_1_n_7 ,\mem_reg[14][15]_srl15_i_1_n_8 ,\mem_reg[14][15]_srl15_i_1_n_9 }),
        .S({\dout_reg[29]_1 [7],\dout_reg[29]_1 [7],\dout_reg[29]_1 [7],\dout_reg[29]_1 [7]}));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][15]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][16]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][15]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][17]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][15]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][18]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][19]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][19]_srl15_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][19]_srl15_i_1 
       (.CI(\mem_reg[14][15]_srl15_i_1_n_2 ),
        .CO({\mem_reg[14][19]_srl15_i_1_n_2 ,\mem_reg[14][19]_srl15_i_1_n_3 ,\mem_reg[14][19]_srl15_i_1_n_4 ,\mem_reg[14][19]_srl15_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][19]_srl15_i_1_n_6 ,\mem_reg[14][19]_srl15_i_1_n_7 ,\mem_reg[14][19]_srl15_i_1_n_8 ,\mem_reg[14][19]_srl15_i_1_n_9 }),
        .S({\dout_reg[29]_1 [7],\dout_reg[29]_1 [7],\dout_reg[29]_1 [7],\dout_reg[29]_1 [7]}));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__2_n_7 ),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][19]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][20]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][19]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][21]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][19]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][22]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][23]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][23]_srl15_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][23]_srl15_i_1 
       (.CI(\mem_reg[14][19]_srl15_i_1_n_2 ),
        .CO({\mem_reg[14][23]_srl15_i_1_n_2 ,\mem_reg[14][23]_srl15_i_1_n_3 ,\mem_reg[14][23]_srl15_i_1_n_4 ,\mem_reg[14][23]_srl15_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][23]_srl15_i_1_n_6 ,\mem_reg[14][23]_srl15_i_1_n_7 ,\mem_reg[14][23]_srl15_i_1_n_8 ,\mem_reg[14][23]_srl15_i_1_n_9 }),
        .S({\dout_reg[29]_1 [7],\dout_reg[29]_1 [7],\dout_reg[29]_1 [7],\dout_reg[29]_1 [7]}));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][23]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][24]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][23]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][25]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][23]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][26]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][27]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][27]_srl15_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][27]_srl15_i_1 
       (.CI(\mem_reg[14][23]_srl15_i_1_n_2 ),
        .CO({\NLW_mem_reg[14][27]_srl15_i_1_CO_UNCONNECTED [3:2],\mem_reg[14][27]_srl15_i_1_n_4 ,\mem_reg[14][27]_srl15_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mem_reg[14][27]_srl15_i_1_O_UNCONNECTED [3],\mem_reg[14][27]_srl15_i_1_n_7 ,\mem_reg[14][27]_srl15_i_1_n_8 ,\mem_reg[14][27]_srl15_i_1_n_9 }),
        .S({1'b0,\dout_reg[29]_1 [7],\dout_reg[29]_1 [7],\dout_reg[29]_1 [7]}));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][27]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][28]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][27]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][29]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__2_n_6 ),
        .Q(\mem_reg[14][2]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(p_2_out),
        .Q(\mem_reg[14][30]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_reg[14][30]_srl15_i_1 
       (.I0(\dout_reg[31]_2 ),
        .I1(\dout_reg[29]_1 [0]),
        .O(p_2_out));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[31]_2 ),
        .Q(\mem_reg[14][31]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][3]_srl15_i_1__0_n_9 ),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][3]_srl15_i_1__0 
       (.CI(\mem_reg[14][0]_srl15_i_2__2_n_2 ),
        .CO({\mem_reg[14][3]_srl15_i_1__0_n_2 ,\mem_reg[14][3]_srl15_i_1__0_n_3 ,\mem_reg[14][3]_srl15_i_1__0_n_4 ,\mem_reg[14][3]_srl15_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][3]_srl15_i_1__0_n_6 ,\mem_reg[14][3]_srl15_i_1__0_n_7 ,\mem_reg[14][3]_srl15_i_1__0_n_8 ,\mem_reg[14][3]_srl15_i_1__0_n_9 }),
        .S(\dout_reg[29]_1 [7:4]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][3]_srl15_i_1__0_n_8 ),
        .Q(\mem_reg[14][4]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][3]_srl15_i_1__0_n_7 ),
        .Q(\mem_reg[14][5]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][3]_srl15_i_1__0_n_6 ),
        .Q(\mem_reg[14][6]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][7]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][7]_srl15_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][7]_srl15_i_1 
       (.CI(\mem_reg[14][3]_srl15_i_1__0_n_2 ),
        .CO({\mem_reg[14][7]_srl15_i_1_n_2 ,\mem_reg[14][7]_srl15_i_1_n_3 ,\mem_reg[14][7]_srl15_i_1_n_4 ,\mem_reg[14][7]_srl15_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][7]_srl15_i_1_n_6 ,\mem_reg[14][7]_srl15_i_1_n_7 ,\mem_reg[14][7]_srl15_i_1_n_8 ,\mem_reg[14][7]_srl15_i_1_n_9 }),
        .S({\dout_reg[29]_1 [7],\dout_reg[29]_1 [7],\dout_reg[29]_1 [7],\dout_reg[29]_1 [7]}));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][7]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][8]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][7]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][9]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\raddr_reg[1] ),
        .I3(s_ready_t_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1 
       (.I0(Q[2]),
        .I1(\raddr_reg[1] ),
        .I2(s_ready_t_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \raddr[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3_n_2 ),
        .I3(s_ready_t_reg_0),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2 
       (.I0(Q[3]),
        .I1(\raddr_reg[1] ),
        .I2(s_ready_t_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \raddr[3]_i_3 
       (.I0(\dout_reg[31]_0 ),
        .I1(full_n_reg),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[0]_0 ),
        .I4(\raddr_reg[1] ),
        .O(\raddr[3]_i_3_n_2 ));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized0
   (valid_length,
    Q,
    S,
    \dout_reg[70]_0 ,
    in,
    \dout_reg[70]_1 ,
    \dout_reg[70]_2 ,
    \dout_reg[70]_3 ,
    \dout_reg[70]_4 ,
    \dout_reg[70]_5 ,
    \dout_reg[70]_6 ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[11]_0 ,
    push,
    \dout_reg[64]_0 ,
    \dout_reg[70]_7 ,
    \dout_reg[70]_8 ,
    ap_clk,
    SR);
  output valid_length;
  output [66:0]Q;
  output [1:0]S;
  output [1:0]\dout_reg[70]_0 ;
  output [0:0]in;
  input \dout_reg[70]_1 ;
  input \dout_reg[70]_2 ;
  input \dout_reg[70]_3 ;
  input \dout_reg[70]_4 ;
  input \dout_reg[70]_5 ;
  input \dout_reg[70]_6 ;
  input \ap_CS_fsm_reg[11] ;
  input [0:0]\ap_CS_fsm_reg[11]_0 ;
  input push;
  input [63:0]\dout_reg[64]_0 ;
  input \dout_reg[70]_7 ;
  input \dout_reg[70]_8 ;
  input ap_clk;
  input [0:0]SR;

  wire [66:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[11] ;
  wire [0:0]\ap_CS_fsm_reg[11]_0 ;
  wire ap_clk;
  wire [63:0]\dout_reg[64]_0 ;
  wire [1:0]\dout_reg[70]_0 ;
  wire \dout_reg[70]_1 ;
  wire \dout_reg[70]_2 ;
  wire \dout_reg[70]_3 ;
  wire \dout_reg[70]_4 ;
  wire \dout_reg[70]_5 ;
  wire \dout_reg[70]_6 ;
  wire \dout_reg[70]_7 ;
  wire \dout_reg[70]_8 ;
  wire [0:0]in;
  wire \mem_reg[3][0]_srl4_n_2 ;
  wire \mem_reg[3][10]_srl4_n_2 ;
  wire \mem_reg[3][11]_srl4_n_2 ;
  wire \mem_reg[3][12]_srl4_n_2 ;
  wire \mem_reg[3][13]_srl4_n_2 ;
  wire \mem_reg[3][14]_srl4_n_2 ;
  wire \mem_reg[3][15]_srl4_n_2 ;
  wire \mem_reg[3][16]_srl4_n_2 ;
  wire \mem_reg[3][17]_srl4_n_2 ;
  wire \mem_reg[3][18]_srl4_n_2 ;
  wire \mem_reg[3][19]_srl4_n_2 ;
  wire \mem_reg[3][1]_srl4_n_2 ;
  wire \mem_reg[3][20]_srl4_n_2 ;
  wire \mem_reg[3][21]_srl4_n_2 ;
  wire \mem_reg[3][22]_srl4_n_2 ;
  wire \mem_reg[3][23]_srl4_n_2 ;
  wire \mem_reg[3][24]_srl4_n_2 ;
  wire \mem_reg[3][25]_srl4_n_2 ;
  wire \mem_reg[3][26]_srl4_n_2 ;
  wire \mem_reg[3][27]_srl4_n_2 ;
  wire \mem_reg[3][28]_srl4_n_2 ;
  wire \mem_reg[3][29]_srl4_n_2 ;
  wire \mem_reg[3][2]_srl4_n_2 ;
  wire \mem_reg[3][30]_srl4_n_2 ;
  wire \mem_reg[3][31]_srl4_n_2 ;
  wire \mem_reg[3][32]_srl4_n_2 ;
  wire \mem_reg[3][33]_srl4_n_2 ;
  wire \mem_reg[3][34]_srl4_n_2 ;
  wire \mem_reg[3][35]_srl4_n_2 ;
  wire \mem_reg[3][36]_srl4_n_2 ;
  wire \mem_reg[3][37]_srl4_n_2 ;
  wire \mem_reg[3][38]_srl4_n_2 ;
  wire \mem_reg[3][39]_srl4_n_2 ;
  wire \mem_reg[3][3]_srl4_n_2 ;
  wire \mem_reg[3][40]_srl4_n_2 ;
  wire \mem_reg[3][41]_srl4_n_2 ;
  wire \mem_reg[3][42]_srl4_n_2 ;
  wire \mem_reg[3][43]_srl4_n_2 ;
  wire \mem_reg[3][44]_srl4_n_2 ;
  wire \mem_reg[3][45]_srl4_n_2 ;
  wire \mem_reg[3][46]_srl4_n_2 ;
  wire \mem_reg[3][47]_srl4_n_2 ;
  wire \mem_reg[3][48]_srl4_n_2 ;
  wire \mem_reg[3][49]_srl4_n_2 ;
  wire \mem_reg[3][4]_srl4_n_2 ;
  wire \mem_reg[3][50]_srl4_n_2 ;
  wire \mem_reg[3][51]_srl4_n_2 ;
  wire \mem_reg[3][52]_srl4_n_2 ;
  wire \mem_reg[3][53]_srl4_n_2 ;
  wire \mem_reg[3][54]_srl4_n_2 ;
  wire \mem_reg[3][55]_srl4_n_2 ;
  wire \mem_reg[3][56]_srl4_n_2 ;
  wire \mem_reg[3][57]_srl4_n_2 ;
  wire \mem_reg[3][58]_srl4_n_2 ;
  wire \mem_reg[3][59]_srl4_n_2 ;
  wire \mem_reg[3][5]_srl4_n_2 ;
  wire \mem_reg[3][60]_srl4_n_2 ;
  wire \mem_reg[3][61]_srl4_n_2 ;
  wire \mem_reg[3][62]_srl4_n_2 ;
  wire \mem_reg[3][64]_srl4_n_2 ;
  wire \mem_reg[3][66]_srl4_n_2 ;
  wire \mem_reg[3][68]_srl4_n_2 ;
  wire \mem_reg[3][6]_srl4_n_2 ;
  wire \mem_reg[3][70]_srl4_n_2 ;
  wire \mem_reg[3][7]_srl4_n_2 ;
  wire \mem_reg[3][8]_srl4_n_2 ;
  wire \mem_reg[3][9]_srl4_n_2 ;
  wire pop;
  wire push;
  wire valid_length;

  LUT6 #(
    .INIT(64'h80AA0000AAAAAAAA)) 
    \dout[70]_i_1 
       (.I0(\dout_reg[70]_1 ),
        .I1(\dout_reg[70]_2 ),
        .I2(\dout_reg[70]_3 ),
        .I3(\dout_reg[70]_4 ),
        .I4(\dout_reg[70]_5 ),
        .I5(\dout_reg[70]_6 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_2 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_2 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_2 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_2 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_2 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_2 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_2 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_2 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_2 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_2 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_2 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_2 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_2 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_2 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_2 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_2 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_2 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_2 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_2 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_2 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_2 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_2 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_2 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_2 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_2 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_2 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_2 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_2 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_2 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_2 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_2 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_2 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_2 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_2 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_2 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_2 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_2 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_2 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_2 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_2 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_2 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_2 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_2 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_2 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_2 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_2 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_2 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_2 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_2 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_2 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_2 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_2 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_2 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_2 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_2 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_2 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_2 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_2 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][62]_srl4_n_2 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_2 ),
        .Q(Q[63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][66]_srl4_n_2 ),
        .Q(Q[64]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][68]_srl4_n_2 ),
        .Q(Q[65]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_2 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][70]_srl4_n_2 ),
        .Q(Q[66]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_2 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_2 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_2 ),
        .Q(Q[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(Q[63]),
        .I1(Q[64]),
        .I2(Q[65]),
        .I3(Q[66]),
        .O(valid_length));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [0]),
        .Q(\mem_reg[3][0]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [10]),
        .Q(\mem_reg[3][10]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [11]),
        .Q(\mem_reg[3][11]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [12]),
        .Q(\mem_reg[3][12]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [13]),
        .Q(\mem_reg[3][13]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [14]),
        .Q(\mem_reg[3][14]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [15]),
        .Q(\mem_reg[3][15]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [16]),
        .Q(\mem_reg[3][16]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [17]),
        .Q(\mem_reg[3][17]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [18]),
        .Q(\mem_reg[3][18]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [19]),
        .Q(\mem_reg[3][19]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [1]),
        .Q(\mem_reg[3][1]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [20]),
        .Q(\mem_reg[3][20]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [21]),
        .Q(\mem_reg[3][21]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [22]),
        .Q(\mem_reg[3][22]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [23]),
        .Q(\mem_reg[3][23]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [24]),
        .Q(\mem_reg[3][24]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [25]),
        .Q(\mem_reg[3][25]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [26]),
        .Q(\mem_reg[3][26]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [27]),
        .Q(\mem_reg[3][27]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [28]),
        .Q(\mem_reg[3][28]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [29]),
        .Q(\mem_reg[3][29]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [2]),
        .Q(\mem_reg[3][2]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [30]),
        .Q(\mem_reg[3][30]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [31]),
        .Q(\mem_reg[3][31]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [32]),
        .Q(\mem_reg[3][32]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [33]),
        .Q(\mem_reg[3][33]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [34]),
        .Q(\mem_reg[3][34]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [35]),
        .Q(\mem_reg[3][35]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [36]),
        .Q(\mem_reg[3][36]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [37]),
        .Q(\mem_reg[3][37]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [38]),
        .Q(\mem_reg[3][38]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [39]),
        .Q(\mem_reg[3][39]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [3]),
        .Q(\mem_reg[3][3]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [40]),
        .Q(\mem_reg[3][40]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [41]),
        .Q(\mem_reg[3][41]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [42]),
        .Q(\mem_reg[3][42]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [43]),
        .Q(\mem_reg[3][43]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [44]),
        .Q(\mem_reg[3][44]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [45]),
        .Q(\mem_reg[3][45]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [46]),
        .Q(\mem_reg[3][46]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [47]),
        .Q(\mem_reg[3][47]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [48]),
        .Q(\mem_reg[3][48]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [49]),
        .Q(\mem_reg[3][49]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [4]),
        .Q(\mem_reg[3][4]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [50]),
        .Q(\mem_reg[3][50]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [51]),
        .Q(\mem_reg[3][51]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [52]),
        .Q(\mem_reg[3][52]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [53]),
        .Q(\mem_reg[3][53]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [54]),
        .Q(\mem_reg[3][54]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [55]),
        .Q(\mem_reg[3][55]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [56]),
        .Q(\mem_reg[3][56]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [57]),
        .Q(\mem_reg[3][57]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [58]),
        .Q(\mem_reg[3][58]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [59]),
        .Q(\mem_reg[3][59]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [5]),
        .Q(\mem_reg[3][5]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [60]),
        .Q(\mem_reg[3][60]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [61]),
        .Q(\mem_reg[3][61]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][62]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [62]),
        .Q(\mem_reg[3][62]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [63]),
        .Q(\mem_reg[3][64]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][66]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [63]),
        .Q(\mem_reg[3][66]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][68]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[3][68]_srl4_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[3][68]_srl4_i_1 
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .O(in));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [6]),
        .Q(\mem_reg[3][6]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][70]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[3][70]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [7]),
        .Q(\mem_reg[3][7]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [8]),
        .Q(\mem_reg[3][8]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[70]_7 ),
        .A1(\dout_reg[70]_8 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[64]_0 [9]),
        .Q(\mem_reg[3][9]_srl4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1
       (.I0(Q[66]),
        .O(\dout_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2
       (.I0(Q[65]),
        .O(\dout_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[64]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(Q[63]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized1
   (full_n_reg,
    \dout_reg[0]_0 ,
    ap_rst_n_0,
    p_12_in,
    p_8_in,
    E,
    dout_vld_reg,
    D,
    \raddr_reg[1] ,
    \mOutPtr_reg[0] ,
    resp_ready__1,
    valid_length,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg_0,
    \tmp_addr_reg[63] ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \mOutPtr_reg[4] ,
    \tmp_addr_reg[63]_0 ,
    \tmp_addr_reg[63]_1 ,
    \tmp_addr_reg[63]_2 ,
    \tmp_addr_reg[63]_3 ,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    \dout_reg[0]_5 ,
    need_wrsp);
  output full_n_reg;
  output \dout_reg[0]_0 ;
  output ap_rst_n_0;
  output p_12_in;
  output p_8_in;
  output [0:0]E;
  output dout_vld_reg;
  output [2:0]D;
  output [0:0]\raddr_reg[1] ;
  output [3:0]\mOutPtr_reg[0] ;
  output resp_ready__1;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg_0;
  input \tmp_addr_reg[63] ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input [4:0]\mOutPtr_reg[4] ;
  input \tmp_addr_reg[63]_0 ;
  input \tmp_addr_reg[63]_1 ;
  input \tmp_addr_reg[63]_2 ;
  input \tmp_addr_reg[63]_3 ;
  input \dout_reg[0]_3 ;
  input [0:0]\dout_reg[0]_4 ;
  input \dout_reg[0]_5 ;
  input need_wrsp;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire [0:0]\dout_reg[0]_4 ;
  wire \dout_reg[0]_5 ;
  wire dout_vld_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire \raddr[3]_i_3__1_n_2 ;
  wire [0:0]\raddr_reg[1] ;
  wire resp_ready__1;
  wire \tmp_addr_reg[63] ;
  wire \tmp_addr_reg[63]_0 ;
  wire \tmp_addr_reg[63]_1 ;
  wire \tmp_addr_reg[63]_2 ;
  wire \tmp_addr_reg[63]_3 ;
  wire valid_length;

  LUT6 #(
    .INIT(64'h80008888AAAAAAAA)) 
    \dout[0]_i_1 
       (.I0(\dout_reg[0]_2 ),
        .I1(\dout_reg[0]_3 ),
        .I2(\dout_reg[0]_4 ),
        .I3(\dout_reg[0]_5 ),
        .I4(\dout_reg[0]_0 ),
        .I5(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00707070)) 
    empty_n_i_3__0
       (.I0(\tmp_addr_reg[63] ),
        .I1(full_n_reg),
        .I2(\dout_reg[0]_2 ),
        .I3(dout_vld_reg),
        .I4(\dout_reg[0]_1 ),
        .O(p_8_in));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(\tmp_addr_reg[63] ),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT5 #(
    .INIT(32'h8F707070)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\dout_reg[0]_1 ),
        .I1(dout_vld_reg),
        .I2(\dout_reg[0]_2 ),
        .I3(full_n_reg),
        .I4(\tmp_addr_reg[63] ),
        .O(E));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT5 #(
    .INIT(32'h5DDDFFFF)) 
    \mOutPtr[4]_i_3__1 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_5 ),
        .I3(\dout_reg[0]_4 ),
        .I4(\dout_reg[0]_3 ),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hD5000000)) 
    \mOutPtr[4]_i_4__0 
       (.I0(\dout_reg[0]_2 ),
        .I1(dout_vld_reg),
        .I2(\dout_reg[0]_1 ),
        .I3(\tmp_addr_reg[63] ),
        .I4(full_n_reg),
        .O(p_12_in));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\tmp_addr_reg[63] ),
        .I1(\tmp_addr_reg[63]_0 ),
        .I2(\tmp_addr_reg[63]_1 ),
        .I3(\tmp_addr_reg[63]_2 ),
        .I4(\tmp_addr_reg[63]_3 ),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\dout_reg[0]_2 ),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(\dout_reg[0]_2 ),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3__1_n_2 ),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(Q[0]),
        .O(\raddr_reg[1] ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__1 
       (.I0(Q[3]),
        .I1(\dout_reg[0]_2 ),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__1 
       (.I0(p_12_in),
        .I1(\dout_reg[0]_2 ),
        .O(\raddr[3]_i_3__1_n_2 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_3 ),
        .I2(\dout_reg[0]_5 ),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized1_1
   (\dout_reg[0]_0 ,
    Q,
    ap_clk,
    SR,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    \dout_reg[0]_5 ,
    \dout_reg[0]_6 ,
    \dout_reg[0]_7 ,
    \dout_reg[0]_8 ,
    \dout_reg[0]_9 ,
    \dout_reg[0]_10 ,
    \dout_reg[0]_11 ,
    \dout_reg[0]_12 );
  output \dout_reg[0]_0 ;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input \dout_reg[0]_5 ;
  input \dout_reg[0]_6 ;
  input \dout_reg[0]_7 ;
  input \dout_reg[0]_8 ;
  input [0:0]\dout_reg[0]_9 ;
  input \dout_reg[0]_10 ;
  input \dout_reg[0]_11 ;
  input \dout_reg[0]_12 ;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire aw2b_info;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_10 ;
  wire \dout_reg[0]_11 ;
  wire \dout_reg[0]_12 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire \dout_reg[0]_5 ;
  wire \dout_reg[0]_6 ;
  wire \dout_reg[0]_7 ;
  wire \dout_reg[0]_8 ;
  wire [0:0]\dout_reg[0]_9 ;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire pop;
  wire push;

  LUT6 #(
    .INIT(64'h80008888AAAAAAAA)) 
    \dout[0]_i_1__0 
       (.I0(\dout_reg[0]_8 ),
        .I1(\dout_reg[0]_9 ),
        .I2(\dout_reg[0]_10 ),
        .I3(\dout_reg[0]_11 ),
        .I4(\dout_reg[0]_0 ),
        .I5(\dout_reg[0]_12 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\dout_reg[0]_3 ),
        .I1(\dout_reg[0]_4 ),
        .I2(\dout_reg[0]_5 ),
        .I3(\dout_reg[0]_6 ),
        .I4(\dout_reg[0]_7 ),
        .O(push));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_2 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized4
   (ap_rst_n_0,
    next_burst,
    ap_rst_n_1,
    E,
    \raddr_reg[1] ,
    D,
    p_12_in,
    \mOutPtr_reg[0] ,
    \bus_wide_gen.data_valid_reg ,
    in,
    \sect_len_buf_reg[7] ,
    ap_rst_n,
    full_n_reg,
    full_n_reg_0,
    full_n_reg_1,
    Q,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[3]_0 ,
    \mOutPtr_reg[4] ,
    \len_cnt_reg[7] ,
    \dout_reg[3]_1 ,
    \len_cnt_reg[7]_0 ,
    \len_cnt_reg[7]_1 ,
    \len_cnt_reg[7]_2 ,
    \mem_reg[14][0]_srl15_i_3_0 ,
    \mem_reg[14][0]_srl15_i_3_1 ,
    ap_clk,
    SR);
  output [0:0]ap_rst_n_0;
  output next_burst;
  output ap_rst_n_1;
  output [0:0]E;
  output [0:0]\raddr_reg[1] ;
  output [2:0]D;
  output p_12_in;
  output [3:0]\mOutPtr_reg[0] ;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output [3:0]in;
  output \sect_len_buf_reg[7] ;
  input ap_rst_n;
  input full_n_reg;
  input full_n_reg_0;
  input full_n_reg_1;
  input [3:0]Q;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input \dout_reg[3]_0 ;
  input [4:0]\mOutPtr_reg[4] ;
  input \len_cnt_reg[7] ;
  input [7:0]\dout_reg[3]_1 ;
  input \len_cnt_reg[7]_0 ;
  input \len_cnt_reg[7]_1 ;
  input \len_cnt_reg[7]_2 ;
  input [9:0]\mem_reg[14][0]_srl15_i_3_0 ;
  input [5:0]\mem_reg[14][0]_srl15_i_3_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_1;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire \dout[3]_i_3_n_2 ;
  wire \dout[3]_i_4_n_2 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[3]_0 ;
  wire [7:0]\dout_reg[3]_1 ;
  wire \dout_reg_n_2_[0] ;
  wire \dout_reg_n_2_[1] ;
  wire \dout_reg_n_2_[2] ;
  wire \dout_reg_n_2_[3] ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [3:0]in;
  wire \len_cnt_reg[7] ;
  wire \len_cnt_reg[7]_0 ;
  wire \len_cnt_reg[7]_1 ;
  wire \len_cnt_reg[7]_2 ;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire [9:0]\mem_reg[14][0]_srl15_i_3_0 ;
  wire [5:0]\mem_reg[14][0]_srl15_i_3_1 ;
  wire \mem_reg[14][0]_srl15_i_4_n_2 ;
  wire \mem_reg[14][0]_srl15_i_5_n_2 ;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire \mem_reg[14][2]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire next_burst;
  wire p_12_in;
  wire p_8_in;
  wire push;
  wire \raddr[3]_i_3__0_n_2 ;
  wire [0:0]\raddr_reg[1] ;
  wire \sect_len_buf_reg[7] ;

  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(\len_cnt_reg[7] ),
        .I2(\dout_reg[3]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00010000)) 
    \dout[3]_i_2 
       (.I0(\dout_reg[3]_1 [6]),
        .I1(\dout_reg[3]_1 [7]),
        .I2(\dout[3]_i_3_n_2 ),
        .I3(\dout[3]_i_4_n_2 ),
        .I4(\bus_wide_gen.data_valid_reg ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_3 
       (.I0(\dout_reg_n_2_[3] ),
        .I1(\dout_reg[3]_1 [3]),
        .I2(\dout_reg_n_2_[0] ),
        .I3(\dout_reg[3]_1 [0]),
        .I4(\dout_reg[3]_1 [4]),
        .I5(\dout_reg[3]_1 [5]),
        .O(\dout[3]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg[3]_1 [2]),
        .I1(\dout_reg_n_2_[2] ),
        .I2(\dout_reg[3]_1 [1]),
        .I3(\dout_reg_n_2_[1] ),
        .O(\dout[3]_i_4_n_2 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][2]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(E),
        .O(ap_rst_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h8808)) 
    \len_cnt[7]_i_2 
       (.I0(\len_cnt_reg[7]_0 ),
        .I1(\len_cnt_reg[7] ),
        .I2(\len_cnt_reg[7]_1 ),
        .I3(\len_cnt_reg[7]_2 ),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \mOutPtr[4]_i_3__0 
       (.I0(full_n_reg_0),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[0]_2 ),
        .I4(\dout_reg[0]_3 ),
        .I5(E),
        .O(p_12_in));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(full_n_reg_0),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[0]_2 ),
        .I4(\dout_reg[0]_3 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\mem_reg[14][0]_srl15_i_4_n_2 ),
        .I1(\mem_reg[14][0]_srl15_i_5_n_2 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [7]),
        .I1(\mem_reg[14][0]_srl15_i_3_1 [3]),
        .I2(\mem_reg[14][0]_srl15_i_3_0 [8]),
        .I3(\mem_reg[14][0]_srl15_i_3_1 [4]),
        .I4(\mem_reg[14][0]_srl15_i_3_1 [5]),
        .I5(\mem_reg[14][0]_srl15_i_3_0 [9]),
        .O(\mem_reg[14][0]_srl15_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [4]),
        .I1(\mem_reg[14][0]_srl15_i_3_1 [0]),
        .I2(\mem_reg[14][0]_srl15_i_3_0 [5]),
        .I3(\mem_reg[14][0]_srl15_i_3_1 [1]),
        .I4(\mem_reg[14][0]_srl15_i_3_1 [2]),
        .I5(\mem_reg[14][0]_srl15_i_3_0 [6]),
        .O(\mem_reg[14][0]_srl15_i_5_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\dout_reg[3]_0 ),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\dout_reg[3]_0 ),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \raddr[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3__0_n_2 ),
        .I3(p_8_in),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\raddr_reg[1] ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__0 
       (.I0(Q[3]),
        .I1(\dout_reg[3]_0 ),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__0 
       (.I0(p_12_in),
        .I1(\dout_reg[3]_0 ),
        .O(\raddr[3]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h7F7FFF7F00000000)) 
    \raddr[3]_i_4 
       (.I0(full_n_reg_0),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[0]_2 ),
        .I4(\dout_reg[0]_3 ),
        .I5(E),
        .O(p_8_in));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized5
   (SR,
    \dout_reg[67]_0 ,
    \dout_reg[67]_1 ,
    \dout_reg[67]_2 ,
    \dout_reg[67]_3 ,
    \dout_reg[67]_4 ,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    ap_rst_n,
    in,
    Q,
    ap_clk);
  output [0:0]SR;
  output [65:0]\dout_reg[67]_0 ;
  input \dout_reg[67]_1 ;
  input \dout_reg[67]_2 ;
  input \dout_reg[67]_3 ;
  input \dout_reg[67]_4 ;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input ap_rst_n;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [65:0]\dout_reg[67]_0 ;
  wire \dout_reg[67]_1 ;
  wire \dout_reg[67]_2 ;
  wire \dout_reg[67]_3 ;
  wire \dout_reg[67]_4 ;
  wire [65:0]in;
  wire \mem_reg[14][10]_srl15_n_2 ;
  wire \mem_reg[14][11]_srl15_n_2 ;
  wire \mem_reg[14][12]_srl15_n_2 ;
  wire \mem_reg[14][13]_srl15_n_2 ;
  wire \mem_reg[14][14]_srl15_n_2 ;
  wire \mem_reg[14][15]_srl15_n_2 ;
  wire \mem_reg[14][16]_srl15_n_2 ;
  wire \mem_reg[14][17]_srl15_n_2 ;
  wire \mem_reg[14][18]_srl15_n_2 ;
  wire \mem_reg[14][19]_srl15_n_2 ;
  wire \mem_reg[14][20]_srl15_n_2 ;
  wire \mem_reg[14][21]_srl15_n_2 ;
  wire \mem_reg[14][22]_srl15_n_2 ;
  wire \mem_reg[14][23]_srl15_n_2 ;
  wire \mem_reg[14][24]_srl15_n_2 ;
  wire \mem_reg[14][25]_srl15_n_2 ;
  wire \mem_reg[14][26]_srl15_n_2 ;
  wire \mem_reg[14][27]_srl15_n_2 ;
  wire \mem_reg[14][28]_srl15_n_2 ;
  wire \mem_reg[14][29]_srl15_n_2 ;
  wire \mem_reg[14][2]_srl15_n_2 ;
  wire \mem_reg[14][30]_srl15_n_2 ;
  wire \mem_reg[14][31]_srl15_n_2 ;
  wire \mem_reg[14][32]_srl15_n_2 ;
  wire \mem_reg[14][33]_srl15_n_2 ;
  wire \mem_reg[14][34]_srl15_n_2 ;
  wire \mem_reg[14][35]_srl15_n_2 ;
  wire \mem_reg[14][36]_srl15_n_2 ;
  wire \mem_reg[14][37]_srl15_n_2 ;
  wire \mem_reg[14][38]_srl15_n_2 ;
  wire \mem_reg[14][39]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire \mem_reg[14][40]_srl15_n_2 ;
  wire \mem_reg[14][41]_srl15_n_2 ;
  wire \mem_reg[14][42]_srl15_n_2 ;
  wire \mem_reg[14][43]_srl15_n_2 ;
  wire \mem_reg[14][44]_srl15_n_2 ;
  wire \mem_reg[14][45]_srl15_n_2 ;
  wire \mem_reg[14][46]_srl15_n_2 ;
  wire \mem_reg[14][47]_srl15_n_2 ;
  wire \mem_reg[14][48]_srl15_n_2 ;
  wire \mem_reg[14][49]_srl15_n_2 ;
  wire \mem_reg[14][4]_srl15_n_2 ;
  wire \mem_reg[14][50]_srl15_n_2 ;
  wire \mem_reg[14][51]_srl15_n_2 ;
  wire \mem_reg[14][52]_srl15_n_2 ;
  wire \mem_reg[14][53]_srl15_n_2 ;
  wire \mem_reg[14][54]_srl15_n_2 ;
  wire \mem_reg[14][55]_srl15_n_2 ;
  wire \mem_reg[14][56]_srl15_n_2 ;
  wire \mem_reg[14][57]_srl15_n_2 ;
  wire \mem_reg[14][58]_srl15_n_2 ;
  wire \mem_reg[14][59]_srl15_n_2 ;
  wire \mem_reg[14][5]_srl15_n_2 ;
  wire \mem_reg[14][60]_srl15_n_2 ;
  wire \mem_reg[14][61]_srl15_n_2 ;
  wire \mem_reg[14][62]_srl15_n_2 ;
  wire \mem_reg[14][63]_srl15_n_2 ;
  wire \mem_reg[14][64]_srl15_n_2 ;
  wire \mem_reg[14][65]_srl15_n_2 ;
  wire \mem_reg[14][66]_srl15_n_2 ;
  wire \mem_reg[14][67]_srl15_n_2 ;
  wire \mem_reg[14][6]_srl15_n_2 ;
  wire \mem_reg[14][7]_srl15_n_2 ;
  wire \mem_reg[14][8]_srl15_n_2 ;
  wire \mem_reg[14][9]_srl15_n_2 ;
  wire pop;
  wire push;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'hD500)) 
    \dout[67]_i_1 
       (.I0(\dout_reg[67]_1 ),
        .I1(\dout_reg[67]_2 ),
        .I2(\dout_reg[67]_3 ),
        .I3(\dout_reg[67]_4 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\dout_reg[2]_0 ),
        .I1(\dout_reg[2]_1 ),
        .O(push));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_2 ));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized6
   (E,
    \dout_reg[36]_0 ,
    \dout_reg[36]_1 ,
    m_axi_gmem0_wready,
    flying_req_reg,
    full_n_reg,
    D,
    \data_p2_reg[67] ,
    \data_p2_reg[67]_0 ,
    \dout_reg[0]_0 ,
    m_axi_gmem_WREADY,
    \data_p2_reg[67]_1 ,
    \data_p2_reg[67]_2 ,
    Q,
    \dout_reg[0]_1 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    \dout_reg[36]_2 ,
    ap_clk,
    \dout_reg[36]_3 );
  output [0:0]E;
  output \dout_reg[36]_0 ;
  output [36:0]\dout_reg[36]_1 ;
  output m_axi_gmem0_wready;
  output flying_req_reg;
  output [0:0]full_n_reg;
  output [3:0]D;
  input \data_p2_reg[67] ;
  input \data_p2_reg[67]_0 ;
  input \dout_reg[0]_0 ;
  input m_axi_gmem_WREADY;
  input \data_p2_reg[67]_1 ;
  input \data_p2_reg[67]_2 ;
  input [4:0]Q;
  input \dout_reg[0]_1 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [36:0]in;
  input [3:0]\dout_reg[36]_2 ;
  input ap_clk;
  input \dout_reg[36]_3 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire \data_p2_reg[67] ;
  wire \data_p2_reg[67]_0 ;
  wire \data_p2_reg[67]_1 ;
  wire \data_p2_reg[67]_2 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[36]_0 ;
  wire [36:0]\dout_reg[36]_1 ;
  wire [3:0]\dout_reg[36]_2 ;
  wire \dout_reg[36]_3 ;
  wire flying_req_reg;
  wire [0:0]full_n_reg;
  wire [36:0]in;
  wire last_cnt14_out__0;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire m_axi_gmem0_wready;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][10]_srl15_n_2 ;
  wire \mem_reg[14][11]_srl15_n_2 ;
  wire \mem_reg[14][12]_srl15_n_2 ;
  wire \mem_reg[14][13]_srl15_n_2 ;
  wire \mem_reg[14][14]_srl15_n_2 ;
  wire \mem_reg[14][15]_srl15_n_2 ;
  wire \mem_reg[14][16]_srl15_n_2 ;
  wire \mem_reg[14][17]_srl15_n_2 ;
  wire \mem_reg[14][18]_srl15_n_2 ;
  wire \mem_reg[14][19]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire \mem_reg[14][20]_srl15_n_2 ;
  wire \mem_reg[14][21]_srl15_n_2 ;
  wire \mem_reg[14][22]_srl15_n_2 ;
  wire \mem_reg[14][23]_srl15_n_2 ;
  wire \mem_reg[14][24]_srl15_n_2 ;
  wire \mem_reg[14][25]_srl15_n_2 ;
  wire \mem_reg[14][26]_srl15_n_2 ;
  wire \mem_reg[14][27]_srl15_n_2 ;
  wire \mem_reg[14][28]_srl15_n_2 ;
  wire \mem_reg[14][29]_srl15_n_2 ;
  wire \mem_reg[14][2]_srl15_n_2 ;
  wire \mem_reg[14][30]_srl15_n_2 ;
  wire \mem_reg[14][31]_srl15_n_2 ;
  wire \mem_reg[14][32]_srl15_n_2 ;
  wire \mem_reg[14][33]_srl15_n_2 ;
  wire \mem_reg[14][34]_srl15_n_2 ;
  wire \mem_reg[14][35]_srl15_n_2 ;
  wire \mem_reg[14][36]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire \mem_reg[14][4]_srl15_n_2 ;
  wire \mem_reg[14][5]_srl15_n_2 ;
  wire \mem_reg[14][6]_srl15_n_2 ;
  wire \mem_reg[14][7]_srl15_n_2 ;
  wire \mem_reg[14][8]_srl15_n_2 ;
  wire \mem_reg[14][9]_srl15_n_2 ;
  wire p_8_in;
  wire push;

  LUT6 #(
    .INIT(64'h80FF00FF80FF0000)) 
    \data_p1[63]_i_3 
       (.I0(\dout_reg[36]_1 [36]),
        .I1(\dout_reg[0]_0 ),
        .I2(m_axi_gmem_WREADY),
        .I3(\data_p2_reg[67]_1 ),
        .I4(\data_p2_reg[67]_2 ),
        .I5(Q[0]),
        .O(\dout_reg[36]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1 
       (.I0(\dout_reg[36]_0 ),
        .I1(\data_p2_reg[67] ),
        .I2(\data_p2_reg[67]_0 ),
        .O(E));
  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[31]_i_1__0 
       (.I0(flying_req_reg),
        .I1(m_axi_gmem_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_1 ),
        .O(m_axi_gmem0_wready));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [0]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][10]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [10]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][11]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [11]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][12]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [12]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][13]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [13]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][14]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [14]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][15]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [15]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][16]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [16]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][17]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [17]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][18]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [18]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][19]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [19]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [1]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][20]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [20]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][21]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [21]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][22]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [22]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][23]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [23]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][24]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [24]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][25]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [25]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][26]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [26]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][27]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [27]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][28]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [28]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][29]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [29]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][2]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [2]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][30]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [30]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][31]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [31]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][32]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [32]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][33]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [33]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][34]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [34]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][35]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [35]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][36]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [36]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [3]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][4]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [4]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][5]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [5]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][6]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [6]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][7]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [7]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][8]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [8]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(m_axi_gmem0_wready),
        .D(\mem_reg[14][9]_srl15_n_2 ),
        .Q(\dout_reg[36]_1 [9]),
        .R(\dout_reg[36]_3 ));
  LUT6 #(
    .INIT(64'h9699999999999999)) 
    \last_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_8_in),
        .I3(\last_cnt_reg[0] ),
        .I4(\last_cnt_reg[0]_0 ),
        .I5(in[36]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \last_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(last_cnt14_out__0),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \last_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(last_cnt14_out__0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \last_cnt[4]_i_2 
       (.I0(Q[4]),
        .I1(last_cnt14_out__0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \last_cnt[4]_i_3 
       (.I0(\dout_reg[36]_1 [36]),
        .I1(\dout_reg[0]_0 ),
        .I2(m_axi_gmem_WREADY),
        .I3(flying_req_reg),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \last_cnt[4]_i_4 
       (.I0(in[36]),
        .I1(\last_cnt_reg[0]_0 ),
        .I2(\last_cnt_reg[0] ),
        .I3(p_8_in),
        .O(last_cnt14_out__0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(\data_p2_reg[67]_1 ),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(flying_req_reg));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(\last_cnt_reg[0] ),
        .I1(\last_cnt_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_2 [0]),
        .A1(\dout_reg[36]_2 [1]),
        .A2(\dout_reg[36]_2 [2]),
        .A3(\dout_reg[36]_2 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_store
   (valid_length,
    empty_n_reg,
    \dout_reg[0] ,
    dout_vld_reg,
    CO,
    dout_vld_reg_0,
    full_n_reg,
    dout_vld_reg_1,
    full_n_reg_0,
    dout_vld_reg_2,
    gmem_WREADY,
    dout_vld_reg_3,
    full_n_reg_1,
    gmem_BVALID,
    full_n_reg_2,
    tmp_valid_reg_0,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.first_pad_reg_0 ,
    dout_vld_reg_4,
    s_ready_t_reg,
    s_ready_t_reg_0,
    dout_vld_reg_5,
    empty_n_reg_0,
    E,
    \dout_reg[31] ,
    tmp_valid_reg_1,
    empty_n_reg_1,
    empty_n_reg_2,
    empty_n_reg_3,
    Q,
    resp_ready__1,
    \tmp_len_reg[30]_0 ,
    \tmp_addr_reg[63]_0 ,
    in,
    WDATA_Dummy,
    WSTRB_Dummy,
    ap_clk,
    SR,
    dout_vld_reg_6,
    dout_vld_reg_7,
    dout_vld_reg_8,
    dout_vld_reg_9,
    dout_vld_reg_10,
    tmp_valid_reg_2,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.first_pad_reg_1 ,
    ap_rst_n,
    \bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ,
    full_n_reg_3,
    mOutPtr18_out,
    full_n_reg_4,
    \ap_CS_fsm_reg[11] ,
    \tmp_addr_reg[63]_1 ,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.len_cnt_reg[29]_0 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    need_wrsp,
    push,
    \dout_reg[64] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    we,
    \mOutPtr_reg[0]_1 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ,
    din);
  output valid_length;
  output empty_n_reg;
  output \dout_reg[0] ;
  output dout_vld_reg;
  output [0:0]CO;
  output dout_vld_reg_0;
  output full_n_reg;
  output dout_vld_reg_1;
  output full_n_reg_0;
  output dout_vld_reg_2;
  output gmem_WREADY;
  output dout_vld_reg_3;
  output full_n_reg_1;
  output gmem_BVALID;
  output full_n_reg_2;
  output tmp_valid_reg_0;
  output \bus_wide_gen.data_valid_reg_0 ;
  output \bus_wide_gen.first_pad_reg_0 ;
  output dout_vld_reg_4;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output dout_vld_reg_5;
  output empty_n_reg_0;
  output [0:0]E;
  output \dout_reg[31] ;
  output [0:0]tmp_valid_reg_1;
  output empty_n_reg_1;
  output empty_n_reg_2;
  output empty_n_reg_3;
  output [3:0]Q;
  output resp_ready__1;
  output [7:0]\tmp_len_reg[30]_0 ;
  output [62:0]\tmp_addr_reg[63]_0 ;
  output [0:0]in;
  output [31:0]WDATA_Dummy;
  output [3:0]WSTRB_Dummy;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_6;
  input dout_vld_reg_7;
  input dout_vld_reg_8;
  input dout_vld_reg_9;
  input dout_vld_reg_10;
  input tmp_valid_reg_2;
  input \bus_wide_gen.data_valid_reg_1 ;
  input \bus_wide_gen.first_pad_reg_1 ;
  input ap_rst_n;
  input \bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ;
  input full_n_reg_3;
  input mOutPtr18_out;
  input full_n_reg_4;
  input [2:0]\ap_CS_fsm_reg[11] ;
  input \tmp_addr_reg[63]_1 ;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.len_cnt_reg[29]_0 ;
  input [0:0]\dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input need_wrsp;
  input push;
  input [63:0]\dout_reg[64] ;
  input [0:0]\mOutPtr_reg[0] ;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input we;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input [0:0]\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ;
  input [15:0]din;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire [2:0]\ap_CS_fsm_reg[11] ;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf1_out ;
  wire [0:0]\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.first_pad_reg_1 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_2 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_3 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_4 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_5 ;
  wire \bus_wide_gen.last_beat0_carry__1_n_5 ;
  wire \bus_wide_gen.last_beat0_carry_n_2 ;
  wire \bus_wide_gen.last_beat0_carry_n_3 ;
  wire \bus_wide_gen.last_beat0_carry_n_4 ;
  wire \bus_wide_gen.last_beat0_carry_n_5 ;
  wire \bus_wide_gen.len_cnt[0]_i_5_n_2 ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[28]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[28]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[28]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[29]_0 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_9 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_2_[1] ;
  wire \bus_wide_gen.wreq_offset_n_13 ;
  wire \bus_wide_gen.wreq_offset_n_14 ;
  wire \bus_wide_gen.wreq_offset_n_15 ;
  wire \bus_wide_gen.wreq_offset_n_16 ;
  wire \bus_wide_gen.wreq_offset_n_17 ;
  wire \bus_wide_gen.wreq_offset_n_18 ;
  wire \bus_wide_gen.wreq_offset_n_19 ;
  wire \bus_wide_gen.wreq_offset_n_20 ;
  wire \bus_wide_gen.wreq_offset_n_21 ;
  wire \bus_wide_gen.wreq_offset_n_22 ;
  wire \bus_wide_gen.wreq_offset_n_23 ;
  wire \bus_wide_gen.wreq_offset_n_4 ;
  wire \bus_wide_gen.wreq_offset_n_6 ;
  wire [15:0]din;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[31] ;
  wire [63:0]\dout_reg[64] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_10;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire dout_vld_reg_5;
  wire dout_vld_reg_6;
  wire dout_vld_reg_7;
  wire dout_vld_reg_8;
  wire dout_vld_reg_9;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire [0:0]in;
  wire mOutPtr18_out;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire need_wrsp;
  wire next_wreq;
  wire push;
  wire resp_ready__1;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [62:0]\tmp_addr_reg[63]_0 ;
  wire \tmp_addr_reg[63]_1 ;
  wire [30:1]tmp_len0;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__0_n_4;
  wire tmp_len0_carry__0_n_5;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire tmp_len0_carry_n_4;
  wire tmp_len0_carry_n_5;
  wire [7:0]\tmp_len_reg[30]_0 ;
  wire tmp_valid_reg_0;
  wire [0:0]tmp_valid_reg_1;
  wire tmp_valid_reg_2;
  wire [1:0]tmp_wstrb;
  wire valid_length;
  wire we;
  wire [6:0]wreq_len;
  wire [3:0]\NLW_bus_wide_gen.last_beat0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_bus_wide_gen.last_beat0_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_bus_wide_gen.last_beat0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_bus_wide_gen.last_beat0_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED ;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_len0_carry__1_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized1 buff_wdata
       (.E(\bus_wide_gen.data_buf1_out ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 (\bus_wide_gen.first_pad_reg_0 ),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0]_1 (\dout_reg[31] ),
        .din(din),
        .dout({tmp_wstrb,buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24}),
        .dout_vld_reg_0(dout_vld_reg_2),
        .dout_vld_reg_1(dout_vld_reg_4),
        .dout_vld_reg_2(dout_vld_reg_8),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg_3),
        .gmem_WREADY(gmem_WREADY),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\raddr_reg_reg[4] (dout_vld_reg_0),
        .we(we));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_24),
        .Q(WDATA_Dummy[0]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[10]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[11]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[12]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[13]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[14]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[15]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_23),
        .Q(WDATA_Dummy[1]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_22),
        .Q(WDATA_Dummy[2]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_21),
        .Q(WDATA_Dummy[3]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_20),
        .Q(WDATA_Dummy[4]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_19),
        .Q(WDATA_Dummy[5]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_18),
        .Q(WDATA_Dummy[6]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_17),
        .Q(WDATA_Dummy[7]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_16),
        .Q(WDATA_Dummy[8]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_15),
        .Q(WDATA_Dummy[9]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(tmp_wstrb[0]),
        .Q(WSTRB_Dummy[0]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(tmp_wstrb[1]),
        .Q(WSTRB_Dummy[1]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_24),
        .Q(WDATA_Dummy[16]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_23),
        .Q(WDATA_Dummy[17]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_22),
        .Q(WDATA_Dummy[18]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_21),
        .Q(WDATA_Dummy[19]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_20),
        .Q(WDATA_Dummy[20]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_19),
        .Q(WDATA_Dummy[21]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_18),
        .Q(WDATA_Dummy[22]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_17),
        .Q(WDATA_Dummy[23]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_16),
        .Q(WDATA_Dummy[24]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_15),
        .Q(WDATA_Dummy[25]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[26]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[27]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[28]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[29]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[30]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[31]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(tmp_wstrb[0]),
        .Q(WSTRB_Dummy[2]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(tmp_wstrb[1]),
        .Q(WSTRB_Dummy[3]),
        .R(\bus_wide_gen.wreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.data_valid_reg_1 ),
        .Q(\bus_wide_gen.data_valid_reg_0 ),
        .R(SR));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.first_pad_reg_1 ),
        .Q(\bus_wide_gen.first_pad_reg_0 ),
        .S(SR));
  CARRY4 \bus_wide_gen.last_beat0_carry 
       (.CI(1'b0),
        .CO({\bus_wide_gen.last_beat0_carry_n_2 ,\bus_wide_gen.last_beat0_carry_n_3 ,\bus_wide_gen.last_beat0_carry_n_4 ,\bus_wide_gen.last_beat0_carry_n_5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.last_beat0_carry_O_UNCONNECTED [3:0]),
        .S({\bus_wide_gen.wreq_offset_n_13 ,\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 }));
  CARRY4 \bus_wide_gen.last_beat0_carry__0 
       (.CI(\bus_wide_gen.last_beat0_carry_n_2 ),
        .CO({\bus_wide_gen.last_beat0_carry__0_n_2 ,\bus_wide_gen.last_beat0_carry__0_n_3 ,\bus_wide_gen.last_beat0_carry__0_n_4 ,\bus_wide_gen.last_beat0_carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.last_beat0_carry__0_O_UNCONNECTED [3:0]),
        .S({\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 }));
  CARRY4 \bus_wide_gen.last_beat0_carry__1 
       (.CI(\bus_wide_gen.last_beat0_carry__0_n_2 ),
        .CO({\NLW_bus_wide_gen.last_beat0_carry__1_CO_UNCONNECTED [3:2],CO,\bus_wide_gen.last_beat0_carry__1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.last_beat0_carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\bus_wide_gen.wreq_offset_n_21 ,\bus_wide_gen.wreq_offset_n_22 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(\bus_wide_gen.len_cnt[0]_i_5_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\bus_wide_gen.len_cnt_reg[0]_i_3_n_2 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_3 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_7 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_8 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_9 }),
        .S({\bus_wide_gen.len_cnt_reg [3:1],\bus_wide_gen.len_cnt[0]_i_5_n_2 }));
  FDRE \bus_wide_gen.len_cnt_reg[10] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [10]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[11] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [11]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[12] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [12]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[12]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[8]_i_1_n_2 ),
        .CO({\bus_wide_gen.len_cnt_reg[12]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_3 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[12]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_7 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_9 }),
        .S(\bus_wide_gen.len_cnt_reg [15:12]));
  FDRE \bus_wide_gen.len_cnt_reg[13] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [13]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[14] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [14]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[15] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [15]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[16] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [16]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[16]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[12]_i_1_n_2 ),
        .CO({\bus_wide_gen.len_cnt_reg[16]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_3 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_7 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_9 }),
        .S(\bus_wide_gen.len_cnt_reg [19:16]));
  FDRE \bus_wide_gen.len_cnt_reg[17] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [17]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[18] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [18]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[19] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [19]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[20] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [20]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[20]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[16]_i_1_n_2 ),
        .CO({\bus_wide_gen.len_cnt_reg[20]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_3 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[20]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_7 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_9 }),
        .S(\bus_wide_gen.len_cnt_reg [23:20]));
  FDRE \bus_wide_gen.len_cnt_reg[21] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [21]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[22] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [22]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[23] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [23]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[24] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [24]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[24]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[20]_i_1_n_2 ),
        .CO({\bus_wide_gen.len_cnt_reg[24]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_3 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_7 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_9 }),
        .S(\bus_wide_gen.len_cnt_reg [27:24]));
  FDRE \bus_wide_gen.len_cnt_reg[25] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [25]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[26] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [26]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[27] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [27]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[28] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[28]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [28]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[28]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[24]_i_1_n_2 ),
        .CO({\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED [3:1],\bus_wide_gen.len_cnt_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED [3:2],\bus_wide_gen.len_cnt_reg[28]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[28]_i_1_n_9 }),
        .S({1'b0,1'b0,\bus_wide_gen.len_cnt_reg [29:28]}));
  FDRE \bus_wide_gen.len_cnt_reg[29] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[28]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [29]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[4]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[0]_i_3_n_2 ),
        .CO({\bus_wide_gen.len_cnt_reg[4]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_3 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[4]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_7 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_9 }),
        .S(\bus_wide_gen.len_cnt_reg [7:4]));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[8] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [8]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[8]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[4]_i_1_n_2 ),
        .CO({\bus_wide_gen.len_cnt_reg[8]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_3 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_7 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_9 }),
        .S(\bus_wide_gen.len_cnt_reg [11:8]));
  FDRE \bus_wide_gen.len_cnt_reg[9] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [9]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.wreq_offset_n_23 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_2_[1] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo \bus_wide_gen.wreq_offset 
       (.CO(CO),
        .E(\bus_wide_gen.data_buf ),
        .Q(\tmp_len_reg[30]_0 ),
        .S({\bus_wide_gen.wreq_offset_n_13 ,\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 }),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.wreq_offset_n_4 ),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[1].data_buf_reg[16] (\bus_wide_gen.data_gen[1].data_buf_reg[16]_0 ),
        .\bus_wide_gen.data_gen[1].strb_buf_reg[2] (dout_vld_reg_2),
        .\bus_wide_gen.data_gen[1].strb_buf_reg[2]_0 (\bus_wide_gen.pad_oh_reg_reg_n_2_[1] ),
        .\bus_wide_gen.data_gen[1].strb_buf_reg[2]_1 (\bus_wide_gen.first_pad_reg_0 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.wreq_offset_n_23 ),
        .\bus_wide_gen.len_cnt_reg (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.len_cnt_reg[29]_0 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.len_cnt_reg_29_sp_1 (\bus_wide_gen.len_cnt_reg[29]_0 ),
        .\data_p2_reg[1] (\tmp_addr_reg[63]_1 ),
        .\data_p2_reg[1]_0 (tmp_valid_reg_0),
        .\dout_reg[22] ({\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 }),
        .\dout_reg[29] ({\bus_wide_gen.wreq_offset_n_21 ,\bus_wide_gen.wreq_offset_n_22 }),
        .\dout_reg[30] (\bus_wide_gen.wreq_offset_n_6 ),
        .\dout_reg[31] (E),
        .\dout_reg[31]_0 (\dout_reg[31] ),
        .\dout_reg[31]_1 (\tmp_addr_reg[63]_0 [0]),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg),
        .dout_vld_reg_2(dout_vld_reg_6),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .tmp_valid_reg(tmp_valid_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.Q({wreq_len[6],wreq_len[4],wreq_len[2],wreq_len[0],fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72}),
        .S({fifo_wreq_n_73,fifo_wreq_n_74}),
        .SR(SR),
        .\ap_CS_fsm_reg[11] ({\ap_CS_fsm_reg[11] [2],\ap_CS_fsm_reg[11] [0]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[64] (\dout_reg[64] ),
        .\dout_reg[70] ({fifo_wreq_n_75,fifo_wreq_n_76}),
        .\dout_reg[70]_0 (\tmp_addr_reg[63]_1 ),
        .\dout_reg[70]_1 (full_n_reg),
        .\dout_reg[70]_2 (tmp_valid_reg_0),
        .\dout_reg[70]_3 (full_n_reg_1),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(dout_vld_reg_7),
        .empty_n_reg_0(empty_n_reg_1),
        .full_n_reg_0(full_n_reg_0),
        .in(in),
        .next_wreq(next_wreq),
        .push(push),
        .valid_length(valid_length));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized2 fifo_wrsp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (full_n_reg_2),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .dout_vld_reg_0(dout_vld_reg_3),
        .dout_vld_reg_1(dout_vld_reg_5),
        .dout_vld_reg_2(dout_vld_reg_9),
        .empty_n_reg_0(empty_n_reg_2),
        .full_n_reg_0(full_n_reg_1),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .resp_ready__1(resp_ready__1),
        .\tmp_addr_reg[63] (dout_vld_reg_1),
        .\tmp_addr_reg[63]_0 (tmp_valid_reg_0),
        .\tmp_addr_reg[63]_1 (full_n_reg),
        .\tmp_addr_reg[63]_2 (\tmp_addr_reg[63]_1 ),
        .valid_length(valid_length));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_2,tmp_len0_carry_n_3,tmp_len0_carry_n_4,tmp_len0_carry_n_5}),
        .CYINIT(1'b0),
        .DI({wreq_len[2],1'b0,wreq_len[0],1'b0}),
        .O({tmp_len0[3:1],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_wreq_n_73,1'b1,fifo_wreq_n_74,1'b1}));
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_2),
        .CO({tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3,tmp_len0_carry__0_n_4,tmp_len0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({wreq_len[6],1'b0,wreq_len[4],1'b0}),
        .O(tmp_len0[7:4]),
        .S({fifo_wreq_n_75,1'b1,fifo_wreq_n_76,1'b1}));
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_2),
        .CO(NLW_tmp_len0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_len0_carry__1_O_UNCONNECTED[3:1],tmp_len0[30]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_len_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[1]),
        .Q(\tmp_len_reg[30]_0 [0]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[30]_0 [1]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[30]_0 [7]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[30]_0 [2]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[30]_0 [3]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[30]_0 [4]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[30]_0 [5]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[30]_0 [6]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_valid_reg_2),
        .Q(tmp_valid_reg_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized3 user_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg_10),
        .empty_n_reg_0(empty_n_reg_0),
        .empty_n_reg_1(empty_n_reg_3),
        .full_n_reg_0(full_n_reg_2),
        .full_n_reg_1(full_n_reg_4),
        .full_n_reg_2(dout_vld_reg_5),
        .full_n_reg_3(\ap_CS_fsm_reg[11] [1]),
        .gmem_BVALID(gmem_BVALID),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_throttle
   (s_ready_t_reg,
    SR,
    dout_vld_reg,
    full_n_reg,
    dout_vld_reg_0,
    full_n_reg_0,
    flying_req_reg_0,
    ap_rst_n_0,
    full_n_reg_1,
    \dout_reg[36] ,
    empty_n_reg,
    E,
    m_axi_gmem_AWVALID,
    m_axi_gmem0_wready,
    \dout_reg[36]_0 ,
    m_axi_gmem_WVALID,
    flying_req_reg_1,
    empty_n_reg_0,
    \data_p1_reg[67] ,
    ap_clk,
    dout_vld_reg_1,
    dout_vld_reg_2,
    flying_req_reg_2,
    ap_rst_n,
    \last_cnt_reg[0]_0 ,
    \data_buf_reg[31] ,
    \data_buf_reg[31]_0 ,
    \dout_reg[2] ,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    \dout_reg[36]_1 ,
    in,
    \dout_reg[35] ,
    \mOutPtr_reg[4] );
  output s_ready_t_reg;
  output [0:0]SR;
  output dout_vld_reg;
  output full_n_reg;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output flying_req_reg_0;
  output ap_rst_n_0;
  output full_n_reg_1;
  output \dout_reg[36] ;
  output empty_n_reg;
  output [0:0]E;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem0_wready;
  output [36:0]\dout_reg[36]_0 ;
  output m_axi_gmem_WVALID;
  output flying_req_reg_1;
  output empty_n_reg_0;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input dout_vld_reg_1;
  input dout_vld_reg_2;
  input flying_req_reg_2;
  input ap_rst_n;
  input \last_cnt_reg[0]_0 ;
  input \data_buf_reg[31] ;
  input \data_buf_reg[31]_0 ;
  input \dout_reg[2] ;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input \dout_reg[36]_1 ;
  input [65:0]in;
  input [35:0]\dout_reg[35] ;
  input [0:0]\mOutPtr_reg[4] ;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_buf_reg[31] ;
  wire \data_buf_reg[31]_0 ;
  wire data_fifo_n_49;
  wire data_fifo_n_50;
  wire data_fifo_n_51;
  wire data_fifo_n_52;
  wire data_fifo_n_53;
  wire [65:0]\data_p1_reg[67] ;
  wire \dout_reg[2] ;
  wire [35:0]\dout_reg[35] ;
  wire \dout_reg[36] ;
  wire [36:0]\dout_reg[36]_0 ;
  wire \dout_reg[36]_1 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire flying_req_reg_0;
  wire flying_req_reg_1;
  wire flying_req_reg_2;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_2 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire [0:0]\mOutPtr_reg[4] ;
  wire m_axi_gmem0_wready;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_70;
  wire req_fifo_n_71;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire rs_req_n_4;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized8 data_fifo
       (.D({data_fifo_n_50,data_fifo_n_51,data_fifo_n_52,data_fifo_n_53}),
        .E(E),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\data_buf_reg[31] (\data_buf_reg[31] ),
        .\data_buf_reg[31]_0 (\data_buf_reg[31]_0 ),
        .\data_p2_reg[67] (dout_vld_reg),
        .\data_p2_reg[67]_0 (s_ready_t_reg),
        .\data_p2_reg[67]_1 (flying_req_reg_0),
        .\data_p2_reg[67]_2 (rs_req_n_4),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (\dout_reg[36]_0 ),
        .\dout_reg[36]_1 (SR),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_2),
        .empty_n_reg_0(empty_n_reg_0),
        .flying_req_reg(flying_req_reg_1),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(full_n_reg_1),
        .full_n_reg_2(data_fifo_n_49),
        .in({\dout_reg[36]_1 ,\dout_reg[35] }),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4] ),
        .m_axi_gmem0_wready(m_axi_gmem0_wready),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flying_req_reg_2),
        .Q(flying_req_reg_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_2 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_49),
        .D(\last_cnt[0]_i_1_n_2 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_49),
        .D(data_fifo_n_53),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_49),
        .D(data_fifo_n_52),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_49),
        .D(data_fifo_n_51),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_49),
        .D(data_fifo_n_50),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized7 req_fifo
       (.Q({req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\dout_reg[2] (\dout_reg[2] ),
        .\dout_reg[67] (s_ready_t_reg),
        .\dout_reg[67]_0 (\dout_reg[36] ),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .in(in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71}),
        .E(E),
        .Q(last_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[3] (rs_req_n_4),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(\dout_reg[36] ),
        .s_ready_t_reg_2(dout_vld_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_write
   (\dout_reg[0] ,
    SR,
    s_ready_t_reg,
    dout_vld_reg,
    full_n_reg,
    s_ready_t_reg_0,
    dout_vld_reg_0,
    full_n_reg_0,
    dout_vld_reg_1,
    full_n_reg_1,
    flying_req_reg,
    s_ready_t_reg_1,
    dout_vld_reg_2,
    full_n_reg_2,
    WVALID_Dummy_reg_0,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    in,
    dout_vld_reg_3,
    next_burst,
    Q,
    \sect_len_buf_reg[7]_0 ,
    E,
    \could_multi_bursts.sect_handling_reg_1 ,
    \dout_reg[36] ,
    empty_n_reg,
    dout_vld_reg_4,
    m_axi_gmem_AWVALID,
    dout_vld_reg_5,
    m_axi_gmem0_wready,
    empty_n_reg_0,
    dout_vld_reg_6,
    \FSM_sequential_state_reg[1] ,
    empty_n_reg_1,
    \dout_reg[36]_0 ,
    m_axi_gmem_WVALID,
    flying_req_reg_0,
    empty_n_reg_2,
    \FSM_sequential_state_reg[1]_0 ,
    \data_p1_reg[67] ,
    ap_clk,
    s_ready_t_reg_2,
    dout_vld_reg_7,
    dout_vld_reg_8,
    dout_vld_reg_9,
    flying_req_reg_1,
    s_ready_t_reg_3,
    dout_vld_reg_10,
    WVALID_Dummy_reg_1,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    \could_multi_bursts.sect_handling_reg_2 ,
    WLAST_Dummy_reg_0,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \data_buf_reg[31]_0 ,
    ap_rst_n,
    \state_reg[1] ,
    m_axi_gmem_BVALID,
    m_axi_gmem_AWREADY,
    \state_reg[1]_0 ,
    \state_reg[1]_1 ,
    m_axi_gmem_WREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \data_p2_reg[63] ,
    \data_p2_reg[95] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[4] ,
    \data_p2_reg[1] ,
    WDATA_Dummy,
    WSTRB_Dummy);
  output \dout_reg[0] ;
  output [0:0]SR;
  output s_ready_t_reg;
  output dout_vld_reg;
  output full_n_reg;
  output s_ready_t_reg_0;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output dout_vld_reg_1;
  output full_n_reg_1;
  output flying_req_reg;
  output s_ready_t_reg_1;
  output dout_vld_reg_2;
  output full_n_reg_2;
  output WVALID_Dummy_reg_0;
  output \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  output wreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]in;
  output [0:0]dout_vld_reg_3;
  output next_burst;
  output [0:0]Q;
  output \sect_len_buf_reg[7]_0 ;
  output [0:0]E;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output \dout_reg[36] ;
  output empty_n_reg;
  output [0:0]dout_vld_reg_4;
  output m_axi_gmem_AWVALID;
  output [0:0]dout_vld_reg_5;
  output [0:0]m_axi_gmem0_wready;
  output empty_n_reg_0;
  output dout_vld_reg_6;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output empty_n_reg_1;
  output [36:0]\dout_reg[36]_0 ;
  output m_axi_gmem_WVALID;
  output flying_req_reg_0;
  output empty_n_reg_2;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input s_ready_t_reg_2;
  input dout_vld_reg_7;
  input dout_vld_reg_8;
  input dout_vld_reg_9;
  input flying_req_reg_1;
  input s_ready_t_reg_3;
  input dout_vld_reg_10;
  input WVALID_Dummy_reg_1;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input \could_multi_bursts.sect_handling_reg_2 ;
  input WLAST_Dummy_reg_0;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \data_buf_reg[31]_0 ;
  input ap_rst_n;
  input \state_reg[1] ;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_AWREADY;
  input \state_reg[1]_0 ;
  input \state_reg[1]_1 ;
  input m_axi_gmem_WREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input [62:0]\data_p2_reg[63] ;
  input [7:0]\data_p2_reg[95] ;
  input [0:0]\mOutPtr_reg[0] ;
  input [0:0]\mOutPtr_reg[4] ;
  input [0:0]\data_p2_reg[1] ;
  input [31:0]WDATA_Dummy;
  input [3:0]WSTRB_Dummy;

  wire [0:0]E;
  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WLAST_Dummy_reg_0;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy_reg_0;
  wire WVALID_Dummy_reg_1;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire [63:2]data1;
  wire \data_buf_reg[31]_0 ;
  wire \data_buf_reg_n_2_[0] ;
  wire \data_buf_reg_n_2_[10] ;
  wire \data_buf_reg_n_2_[11] ;
  wire \data_buf_reg_n_2_[12] ;
  wire \data_buf_reg_n_2_[13] ;
  wire \data_buf_reg_n_2_[14] ;
  wire \data_buf_reg_n_2_[15] ;
  wire \data_buf_reg_n_2_[16] ;
  wire \data_buf_reg_n_2_[17] ;
  wire \data_buf_reg_n_2_[18] ;
  wire \data_buf_reg_n_2_[19] ;
  wire \data_buf_reg_n_2_[1] ;
  wire \data_buf_reg_n_2_[20] ;
  wire \data_buf_reg_n_2_[21] ;
  wire \data_buf_reg_n_2_[22] ;
  wire \data_buf_reg_n_2_[23] ;
  wire \data_buf_reg_n_2_[24] ;
  wire \data_buf_reg_n_2_[25] ;
  wire \data_buf_reg_n_2_[26] ;
  wire \data_buf_reg_n_2_[27] ;
  wire \data_buf_reg_n_2_[28] ;
  wire \data_buf_reg_n_2_[29] ;
  wire \data_buf_reg_n_2_[2] ;
  wire \data_buf_reg_n_2_[30] ;
  wire \data_buf_reg_n_2_[31] ;
  wire \data_buf_reg_n_2_[3] ;
  wire \data_buf_reg_n_2_[4] ;
  wire \data_buf_reg_n_2_[5] ;
  wire \data_buf_reg_n_2_[6] ;
  wire \data_buf_reg_n_2_[7] ;
  wire \data_buf_reg_n_2_[8] ;
  wire \data_buf_reg_n_2_[9] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [0:0]\data_p2_reg[1] ;
  wire [62:0]\data_p2_reg[63] ;
  wire [7:0]\data_p2_reg[95] ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[36] ;
  wire [36:0]\dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_10;
  wire dout_vld_reg_2;
  wire [0:0]dout_vld_reg_3;
  wire [0:0]dout_vld_reg_4;
  wire [0:0]dout_vld_reg_5;
  wire dout_vld_reg_6;
  wire dout_vld_reg_7;
  wire dout_vld_reg_8;
  wire dout_vld_reg_9;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire \end_addr[12]_i_2_n_2 ;
  wire \end_addr[12]_i_3_n_2 ;
  wire \end_addr[12]_i_4_n_2 ;
  wire \end_addr[12]_i_5_n_2 ;
  wire \end_addr[16]_i_2_n_2 ;
  wire \end_addr[16]_i_3_n_2 ;
  wire \end_addr[16]_i_4_n_2 ;
  wire \end_addr[16]_i_5_n_2 ;
  wire \end_addr[20]_i_2_n_2 ;
  wire \end_addr[20]_i_3_n_2 ;
  wire \end_addr[20]_i_4_n_2 ;
  wire \end_addr[20]_i_5_n_2 ;
  wire \end_addr[24]_i_2_n_2 ;
  wire \end_addr[24]_i_3_n_2 ;
  wire \end_addr[24]_i_4_n_2 ;
  wire \end_addr[24]_i_5_n_2 ;
  wire \end_addr[28]_i_2_n_2 ;
  wire \end_addr[28]_i_3_n_2 ;
  wire \end_addr[28]_i_4_n_2 ;
  wire \end_addr[28]_i_5_n_2 ;
  wire \end_addr[32]_i_2_n_2 ;
  wire \end_addr[32]_i_3_n_2 ;
  wire \end_addr[32]_i_4_n_2 ;
  wire \end_addr[4]_i_2_n_2 ;
  wire \end_addr[4]_i_3_n_2 ;
  wire \end_addr[4]_i_4_n_2 ;
  wire \end_addr[4]_i_5_n_2 ;
  wire \end_addr[8]_i_2_n_2 ;
  wire \end_addr[8]_i_3_n_2 ;
  wire \end_addr[8]_i_4_n_2 ;
  wire \end_addr[8]_i_5_n_2 ;
  wire \end_addr_reg_n_2_[10] ;
  wire \end_addr_reg_n_2_[11] ;
  wire \end_addr_reg_n_2_[2] ;
  wire \end_addr_reg_n_2_[3] ;
  wire \end_addr_reg_n_2_[4] ;
  wire \end_addr_reg_n_2_[5] ;
  wire \end_addr_reg_n_2_[6] ;
  wire \end_addr_reg_n_2_[7] ;
  wire \end_addr_reg_n_2_[8] ;
  wire \end_addr_reg_n_2_[9] ;
  wire fifo_burst_n_5;
  wire fifo_resp_n_10;
  wire fifo_resp_n_11;
  wire fifo_resp_n_5;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_2;
  wire first_sect_carry__0_i_2_n_2;
  wire first_sect_carry__0_i_3_n_2;
  wire first_sect_carry__0_i_4_n_2;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__1_i_1_n_2;
  wire first_sect_carry__1_i_2_n_2;
  wire first_sect_carry__1_i_3_n_2;
  wire first_sect_carry__1_i_4_n_2;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__2_i_1_n_2;
  wire first_sect_carry__2_i_2_n_2;
  wire first_sect_carry__2_i_3_n_2;
  wire first_sect_carry__2_i_4_n_2;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__3_i_1_n_2;
  wire first_sect_carry__3_i_2_n_2;
  wire first_sect_carry__3_n_5;
  wire first_sect_carry_i_1_n_2;
  wire first_sect_carry_i_2_n_2;
  wire first_sect_carry_i_3_n_2;
  wire first_sect_carry_i_4_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire flying_req_reg_1;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire [0:0]in;
  wire last_sect;
  wire last_sect_buf_reg_n_2;
  wire last_sect_carry__0_i_1_n_2;
  wire last_sect_carry__0_i_2_n_2;
  wire last_sect_carry__0_i_3_n_2;
  wire last_sect_carry__0_i_4_n_2;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__1_i_1_n_2;
  wire last_sect_carry__1_i_2_n_2;
  wire last_sect_carry__1_i_3_n_2;
  wire last_sect_carry__1_i_4_n_2;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__2_i_1_n_2;
  wire last_sect_carry__2_i_2_n_2;
  wire last_sect_carry__2_i_3_n_2;
  wire last_sect_carry__2_i_4_n_2;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__3_n_5;
  wire last_sect_carry_i_1_n_2;
  wire last_sect_carry_i_2_n_2;
  wire last_sect_carry_i_3_n_2;
  wire last_sect_carry_i_4_n_2;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire \len_cnt[7]_i_4_n_2 ;
  wire [7:0]len_cnt_reg;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[4] ;
  wire [0:0]m_axi_gmem0_wready;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire next_burst;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_14_in;
  wire p_18_in;
  wire [7:1]p_1_in;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_186;
  wire rs_wreq_n_187;
  wire rs_wreq_n_188;
  wire rs_wreq_n_189;
  wire rs_wreq_n_19;
  wire rs_wreq_n_190;
  wire rs_wreq_n_191;
  wire rs_wreq_n_192;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_3;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_60;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire s_ready_t_reg_3;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[32] ;
  wire \sect_addr_buf_reg_n_2_[33] ;
  wire \sect_addr_buf_reg_n_2_[34] ;
  wire \sect_addr_buf_reg_n_2_[35] ;
  wire \sect_addr_buf_reg_n_2_[36] ;
  wire \sect_addr_buf_reg_n_2_[37] ;
  wire \sect_addr_buf_reg_n_2_[38] ;
  wire \sect_addr_buf_reg_n_2_[39] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[40] ;
  wire \sect_addr_buf_reg_n_2_[41] ;
  wire \sect_addr_buf_reg_n_2_[42] ;
  wire \sect_addr_buf_reg_n_2_[43] ;
  wire \sect_addr_buf_reg_n_2_[44] ;
  wire \sect_addr_buf_reg_n_2_[45] ;
  wire \sect_addr_buf_reg_n_2_[46] ;
  wire \sect_addr_buf_reg_n_2_[47] ;
  wire \sect_addr_buf_reg_n_2_[48] ;
  wire \sect_addr_buf_reg_n_2_[49] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[50] ;
  wire \sect_addr_buf_reg_n_2_[51] ;
  wire \sect_addr_buf_reg_n_2_[52] ;
  wire \sect_addr_buf_reg_n_2_[53] ;
  wire \sect_addr_buf_reg_n_2_[54] ;
  wire \sect_addr_buf_reg_n_2_[55] ;
  wire \sect_addr_buf_reg_n_2_[56] ;
  wire \sect_addr_buf_reg_n_2_[57] ;
  wire \sect_addr_buf_reg_n_2_[58] ;
  wire \sect_addr_buf_reg_n_2_[59] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[60] ;
  wire \sect_addr_buf_reg_n_2_[61] ;
  wire \sect_addr_buf_reg_n_2_[62] ;
  wire \sect_addr_buf_reg_n_2_[63] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__11_n_4;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire \sect_cnt_reg_n_2_[0] ;
  wire \sect_cnt_reg_n_2_[10] ;
  wire \sect_cnt_reg_n_2_[11] ;
  wire \sect_cnt_reg_n_2_[12] ;
  wire \sect_cnt_reg_n_2_[13] ;
  wire \sect_cnt_reg_n_2_[14] ;
  wire \sect_cnt_reg_n_2_[15] ;
  wire \sect_cnt_reg_n_2_[16] ;
  wire \sect_cnt_reg_n_2_[17] ;
  wire \sect_cnt_reg_n_2_[18] ;
  wire \sect_cnt_reg_n_2_[19] ;
  wire \sect_cnt_reg_n_2_[1] ;
  wire \sect_cnt_reg_n_2_[20] ;
  wire \sect_cnt_reg_n_2_[21] ;
  wire \sect_cnt_reg_n_2_[22] ;
  wire \sect_cnt_reg_n_2_[23] ;
  wire \sect_cnt_reg_n_2_[24] ;
  wire \sect_cnt_reg_n_2_[25] ;
  wire \sect_cnt_reg_n_2_[26] ;
  wire \sect_cnt_reg_n_2_[27] ;
  wire \sect_cnt_reg_n_2_[28] ;
  wire \sect_cnt_reg_n_2_[29] ;
  wire \sect_cnt_reg_n_2_[2] ;
  wire \sect_cnt_reg_n_2_[30] ;
  wire \sect_cnt_reg_n_2_[31] ;
  wire \sect_cnt_reg_n_2_[32] ;
  wire \sect_cnt_reg_n_2_[33] ;
  wire \sect_cnt_reg_n_2_[34] ;
  wire \sect_cnt_reg_n_2_[35] ;
  wire \sect_cnt_reg_n_2_[36] ;
  wire \sect_cnt_reg_n_2_[37] ;
  wire \sect_cnt_reg_n_2_[38] ;
  wire \sect_cnt_reg_n_2_[39] ;
  wire \sect_cnt_reg_n_2_[3] ;
  wire \sect_cnt_reg_n_2_[40] ;
  wire \sect_cnt_reg_n_2_[41] ;
  wire \sect_cnt_reg_n_2_[42] ;
  wire \sect_cnt_reg_n_2_[43] ;
  wire \sect_cnt_reg_n_2_[44] ;
  wire \sect_cnt_reg_n_2_[45] ;
  wire \sect_cnt_reg_n_2_[46] ;
  wire \sect_cnt_reg_n_2_[47] ;
  wire \sect_cnt_reg_n_2_[48] ;
  wire \sect_cnt_reg_n_2_[49] ;
  wire \sect_cnt_reg_n_2_[4] ;
  wire \sect_cnt_reg_n_2_[50] ;
  wire \sect_cnt_reg_n_2_[51] ;
  wire \sect_cnt_reg_n_2_[5] ;
  wire \sect_cnt_reg_n_2_[6] ;
  wire \sect_cnt_reg_n_2_[7] ;
  wire \sect_cnt_reg_n_2_[8] ;
  wire \sect_cnt_reg_n_2_[9] ;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_1_n_2 ;
  wire \sect_len_buf[9]_i_2_n_2 ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire [3:0]strb_buf;
  wire wreq_handling_reg_0;
  wire wreq_throttle_n_10;
  wire wreq_throttle_n_9;
  wire wreq_valid;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(WLAST_Dummy_reg_0),
        .Q(in),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(WVALID_Dummy_reg_1),
        .Q(WVALID_Dummy_reg_0),
        .R(SR));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [2]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [2]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_2 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [10:9]}),
        .O(data1[12:9]),
        .S(\could_multi_bursts.awaddr_buf [12:9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(\could_multi_bursts.awaddr_buf [16:13]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(\could_multi_bursts.awaddr_buf [20:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(\could_multi_bursts.awaddr_buf [24:21]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(\could_multi_bursts.awaddr_buf [28:25]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(\could_multi_bursts.awaddr_buf [32:29]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(\could_multi_bursts.awaddr_buf [36:33]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(\could_multi_bursts.awaddr_buf [40:37]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(\could_multi_bursts.awaddr_buf [44:41]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(\could_multi_bursts.awaddr_buf [48:45]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [4:2],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(\could_multi_bursts.awaddr_buf [52:49]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(\could_multi_bursts.awaddr_buf [56:53]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(\could_multi_bursts.awaddr_buf [60:57]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_4 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [63:61]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [8:5]),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf [8:7],\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_reg_2 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  FDRE \data_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[0]),
        .Q(\data_buf_reg_n_2_[0] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[10] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[10]),
        .Q(\data_buf_reg_n_2_[10] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[11] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[11]),
        .Q(\data_buf_reg_n_2_[11] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[12] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[12]),
        .Q(\data_buf_reg_n_2_[12] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[13] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[13]),
        .Q(\data_buf_reg_n_2_[13] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[14] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[14]),
        .Q(\data_buf_reg_n_2_[14] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[15] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[15]),
        .Q(\data_buf_reg_n_2_[15] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[16] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[16]),
        .Q(\data_buf_reg_n_2_[16] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[17] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[17]),
        .Q(\data_buf_reg_n_2_[17] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[18] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[18]),
        .Q(\data_buf_reg_n_2_[18] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[19] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[19]),
        .Q(\data_buf_reg_n_2_[19] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[1]),
        .Q(\data_buf_reg_n_2_[1] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[20] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[20]),
        .Q(\data_buf_reg_n_2_[20] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[21] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[21]),
        .Q(\data_buf_reg_n_2_[21] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[22] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[22]),
        .Q(\data_buf_reg_n_2_[22] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[23] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[23]),
        .Q(\data_buf_reg_n_2_[23] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[24] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[24]),
        .Q(\data_buf_reg_n_2_[24] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[25] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[25]),
        .Q(\data_buf_reg_n_2_[25] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[26] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[26]),
        .Q(\data_buf_reg_n_2_[26] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[27] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[27]),
        .Q(\data_buf_reg_n_2_[27] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[28] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[28]),
        .Q(\data_buf_reg_n_2_[28] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[29] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[29]),
        .Q(\data_buf_reg_n_2_[29] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[2]),
        .Q(\data_buf_reg_n_2_[2] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[30] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[30]),
        .Q(\data_buf_reg_n_2_[30] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[31] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[31]),
        .Q(\data_buf_reg_n_2_[31] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[3]),
        .Q(\data_buf_reg_n_2_[3] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[4] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[4]),
        .Q(\data_buf_reg_n_2_[4] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[5] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[5]),
        .Q(\data_buf_reg_n_2_[5] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[6] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[6]),
        .Q(\data_buf_reg_n_2_[6] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[7] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[7]),
        .Q(\data_buf_reg_n_2_[7] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[8] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[8]),
        .Q(\data_buf_reg_n_2_[8] ),
        .R(wreq_throttle_n_9));
  FDRE \data_buf_reg[9] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WDATA_Dummy[9]),
        .Q(\data_buf_reg_n_2_[9] ),
        .R(wreq_throttle_n_9));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[12]_i_2 
       (.I0(rs_wreq_n_119),
        .I1(rs_wreq_n_60),
        .O(\end_addr[12]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[12]_i_3 
       (.I0(rs_wreq_n_120),
        .I1(rs_wreq_n_60),
        .O(\end_addr[12]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[12]_i_4 
       (.I0(rs_wreq_n_121),
        .I1(rs_wreq_n_60),
        .O(\end_addr[12]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[12]_i_5 
       (.I0(rs_wreq_n_122),
        .I1(rs_wreq_n_60),
        .O(\end_addr[12]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[16]_i_2 
       (.I0(rs_wreq_n_115),
        .I1(rs_wreq_n_60),
        .O(\end_addr[16]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[16]_i_3 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_60),
        .O(\end_addr[16]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[16]_i_4 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_60),
        .O(\end_addr[16]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[16]_i_5 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_60),
        .O(\end_addr[16]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[20]_i_2 
       (.I0(rs_wreq_n_111),
        .I1(rs_wreq_n_60),
        .O(\end_addr[20]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[20]_i_3 
       (.I0(rs_wreq_n_112),
        .I1(rs_wreq_n_60),
        .O(\end_addr[20]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[20]_i_4 
       (.I0(rs_wreq_n_113),
        .I1(rs_wreq_n_60),
        .O(\end_addr[20]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[20]_i_5 
       (.I0(rs_wreq_n_114),
        .I1(rs_wreq_n_60),
        .O(\end_addr[20]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[24]_i_2 
       (.I0(rs_wreq_n_107),
        .I1(rs_wreq_n_60),
        .O(\end_addr[24]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[24]_i_3 
       (.I0(rs_wreq_n_108),
        .I1(rs_wreq_n_60),
        .O(\end_addr[24]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[24]_i_4 
       (.I0(rs_wreq_n_109),
        .I1(rs_wreq_n_60),
        .O(\end_addr[24]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[24]_i_5 
       (.I0(rs_wreq_n_110),
        .I1(rs_wreq_n_60),
        .O(\end_addr[24]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[28]_i_2 
       (.I0(rs_wreq_n_103),
        .I1(rs_wreq_n_60),
        .O(\end_addr[28]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[28]_i_3 
       (.I0(rs_wreq_n_104),
        .I1(rs_wreq_n_60),
        .O(\end_addr[28]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[28]_i_4 
       (.I0(rs_wreq_n_105),
        .I1(rs_wreq_n_60),
        .O(\end_addr[28]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[28]_i_5 
       (.I0(rs_wreq_n_106),
        .I1(rs_wreq_n_60),
        .O(\end_addr[28]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[32]_i_2 
       (.I0(rs_wreq_n_100),
        .I1(rs_wreq_n_60),
        .O(\end_addr[32]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[32]_i_3 
       (.I0(rs_wreq_n_101),
        .I1(rs_wreq_n_60),
        .O(\end_addr[32]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[32]_i_4 
       (.I0(rs_wreq_n_102),
        .I1(rs_wreq_n_60),
        .O(\end_addr[32]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[4]_i_2 
       (.I0(rs_wreq_n_127),
        .I1(p_1_in[4]),
        .O(\end_addr[4]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[4]_i_3 
       (.I0(rs_wreq_n_128),
        .I1(p_1_in[3]),
        .O(\end_addr[4]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[4]_i_4 
       (.I0(rs_wreq_n_129),
        .I1(p_1_in[2]),
        .O(\end_addr[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[4]_i_5 
       (.I0(rs_wreq_n_130),
        .I1(p_1_in[1]),
        .O(\end_addr[4]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[8]_i_2 
       (.I0(rs_wreq_n_123),
        .I1(rs_wreq_n_60),
        .O(\end_addr[8]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[8]_i_3 
       (.I0(rs_wreq_n_124),
        .I1(p_1_in[7]),
        .O(\end_addr[8]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[8]_i_4 
       (.I0(rs_wreq_n_125),
        .I1(p_1_in[6]),
        .O(\end_addr[8]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[8]_i_5 
       (.I0(rs_wreq_n_126),
        .I1(p_1_in[5]),
        .O(\end_addr[8]_i_5_n_2 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_184),
        .Q(\end_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_183),
        .Q(\end_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_182),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_181),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_180),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_179),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_178),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_177),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_176),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_192),
        .Q(\end_addr_reg_n_2_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_191),
        .Q(\end_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_190),
        .Q(\end_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_189),
        .Q(\end_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_188),
        .Q(\end_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_187),
        .Q(\end_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_186),
        .Q(\end_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_185),
        .Q(\end_addr_reg_n_2_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized6 fifo_burst
       (.E(p_18_in),
        .Q(len_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_burst_n_5),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_0 ),
        .\dout_reg[0]_0 (full_n_reg_2),
        .\dout_reg[0]_1 (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .\dout_reg[0]_2 (full_n_reg_0),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_3),
        .dout_vld_reg_2(dout_vld_reg_5),
        .dout_vld_reg_3(dout_vld_reg_6),
        .dout_vld_reg_4(dout_vld_reg_7),
        .empty_n_reg_0(empty_n_reg_0),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(E),
        .in(awlen_tmp),
        .\len_cnt_reg[7] (full_n_reg_1),
        .\len_cnt_reg[7]_0 (WVALID_Dummy_reg_0),
        .\len_cnt_reg[7]_1 (\data_buf_reg[31]_0 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mem_reg[14][0]_srl15_i_3 ({\sect_len_buf_reg_n_2_[9] ,\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] ,\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }),
        .\mem_reg[14][0]_srl15_i_3_0 (\could_multi_bursts.loop_cnt_reg ),
        .next_burst(next_burst),
        .\sect_len_buf_reg[7] (\sect_len_buf_reg[7]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized2_0 fifo_resp
       (.CO(first_sect),
        .E(fifo_resp_n_10),
        .Q(wreq_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (full_n_reg),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .\could_multi_bursts.loop_cnt_reg[5]_1 (full_n_reg_0),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_5),
        .\could_multi_bursts.sect_handling_reg_0 (E),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_resp_n_7),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_resp_n_8),
        .\could_multi_bursts.sect_handling_reg_3 (\could_multi_bursts.sect_handling_reg_1 ),
        .\could_multi_bursts.sect_handling_reg_4 (fifo_resp_n_11),
        .\could_multi_bursts.sect_handling_reg_5 (p_14_in),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (last_sect_buf_reg_n_2),
        .\dout_reg[0]_1 (Q),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .dout_vld_reg_0(dout_vld_reg_2),
        .dout_vld_reg_1(dout_vld_reg_10),
        .empty_n_reg_0(empty_n_reg_1),
        .full_n_reg_0(full_n_reg_2),
        .\mOutPtr_reg[0]_0 (\state_reg[1] ),
        .\sect_addr_buf_reg[2] (\sect_len_buf_reg[7]_0 ),
        .\sect_addr_buf_reg[2]_0 (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_addr_buf_reg[2]_1 (wreq_handling_reg_0),
        .\start_addr_reg[63] (last_sect));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_2,first_sect_carry_i_2_n_2,first_sect_carry_i_3_n_2,first_sect_carry_i_4_n_2}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_2,first_sect_carry__0_i_2_n_2,first_sect_carry__0_i_3_n_2,first_sect_carry__0_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_2_[21] ),
        .I1(p_0_in_0[21]),
        .I2(\sect_cnt_reg_n_2_[22] ),
        .I3(p_0_in_0[22]),
        .I4(p_0_in_0[23]),
        .I5(\sect_cnt_reg_n_2_[23] ),
        .O(first_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_2_[18] ),
        .I1(p_0_in_0[18]),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .I3(p_0_in_0[19]),
        .I4(p_0_in_0[20]),
        .I5(\sect_cnt_reg_n_2_[20] ),
        .O(first_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_2_[15] ),
        .I1(p_0_in_0[15]),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .I3(p_0_in_0[16]),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_2_[17] ),
        .O(first_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_2_[12] ),
        .I1(p_0_in_0[12]),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .I3(p_0_in_0[13]),
        .I4(p_0_in_0[14]),
        .I5(\sect_cnt_reg_n_2_[14] ),
        .O(first_sect_carry__0_i_4_n_2));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_2),
        .CO({first_sect_carry__1_n_2,first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_2,first_sect_carry__1_i_2_n_2,first_sect_carry__1_i_3_n_2,first_sect_carry__1_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_2_[33] ),
        .I1(p_0_in_0[33]),
        .I2(\sect_cnt_reg_n_2_[34] ),
        .I3(p_0_in_0[34]),
        .I4(p_0_in_0[35]),
        .I5(\sect_cnt_reg_n_2_[35] ),
        .O(first_sect_carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_2_[30] ),
        .I1(p_0_in_0[30]),
        .I2(\sect_cnt_reg_n_2_[31] ),
        .I3(p_0_in_0[31]),
        .I4(p_0_in_0[32]),
        .I5(\sect_cnt_reg_n_2_[32] ),
        .O(first_sect_carry__1_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_2_[27] ),
        .I1(p_0_in_0[27]),
        .I2(\sect_cnt_reg_n_2_[28] ),
        .I3(p_0_in_0[28]),
        .I4(p_0_in_0[29]),
        .I5(\sect_cnt_reg_n_2_[29] ),
        .O(first_sect_carry__1_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_2_[24] ),
        .I1(p_0_in_0[24]),
        .I2(\sect_cnt_reg_n_2_[25] ),
        .I3(p_0_in_0[25]),
        .I4(p_0_in_0[26]),
        .I5(\sect_cnt_reg_n_2_[26] ),
        .O(first_sect_carry__1_i_4_n_2));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_2),
        .CO({first_sect_carry__2_n_2,first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_2,first_sect_carry__2_i_2_n_2,first_sect_carry__2_i_3_n_2,first_sect_carry__2_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_2_[45] ),
        .I1(p_0_in_0[45]),
        .I2(\sect_cnt_reg_n_2_[46] ),
        .I3(p_0_in_0[46]),
        .I4(p_0_in_0[47]),
        .I5(\sect_cnt_reg_n_2_[47] ),
        .O(first_sect_carry__2_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_2_[42] ),
        .I1(p_0_in_0[42]),
        .I2(\sect_cnt_reg_n_2_[43] ),
        .I3(p_0_in_0[43]),
        .I4(p_0_in_0[44]),
        .I5(\sect_cnt_reg_n_2_[44] ),
        .O(first_sect_carry__2_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_2_[39] ),
        .I1(p_0_in_0[39]),
        .I2(\sect_cnt_reg_n_2_[40] ),
        .I3(p_0_in_0[40]),
        .I4(p_0_in_0[41]),
        .I5(\sect_cnt_reg_n_2_[41] ),
        .O(first_sect_carry__2_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_2_[36] ),
        .I1(p_0_in_0[36]),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .I3(p_0_in_0[37]),
        .I4(p_0_in_0[38]),
        .I5(\sect_cnt_reg_n_2_[38] ),
        .O(first_sect_carry__2_i_4_n_2));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_2),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_2,first_sect_carry__3_i_2_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_2_[51] ),
        .O(first_sect_carry__3_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_2_[48] ),
        .I1(p_0_in_0[48]),
        .I2(\sect_cnt_reg_n_2_[49] ),
        .I3(p_0_in_0[49]),
        .I4(p_0_in_0[50]),
        .I5(\sect_cnt_reg_n_2_[50] ),
        .O(first_sect_carry__3_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_2_[9] ),
        .I1(p_0_in_0[9]),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .I3(p_0_in_0[10]),
        .I4(p_0_in_0[11]),
        .I5(\sect_cnt_reg_n_2_[11] ),
        .O(first_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_2_[6] ),
        .I1(p_0_in_0[6]),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .I3(p_0_in_0[7]),
        .I4(p_0_in_0[8]),
        .I5(\sect_cnt_reg_n_2_[8] ),
        .O(first_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_2_[3] ),
        .I1(p_0_in_0[3]),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .I3(p_0_in_0[4]),
        .I4(p_0_in_0[5]),
        .I5(\sect_cnt_reg_n_2_[5] ),
        .O(first_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_2_[0] ),
        .I1(p_0_in_0[0]),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\sect_cnt_reg_n_2_[2] ),
        .O(first_sect_carry_i_4_n_2));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_2),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_2,last_sect_carry_i_2_n_2,last_sect_carry_i_3_n_2,last_sect_carry_i_4_n_2}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_2,last_sect_carry__0_i_2_n_2,last_sect_carry__0_i_3_n_2,last_sect_carry__0_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[21]),
        .I1(\sect_cnt_reg_n_2_[21] ),
        .I2(p_0_in0_in[22]),
        .I3(\sect_cnt_reg_n_2_[22] ),
        .I4(\sect_cnt_reg_n_2_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[18]),
        .I1(\sect_cnt_reg_n_2_[18] ),
        .I2(p_0_in0_in[19]),
        .I3(\sect_cnt_reg_n_2_[19] ),
        .I4(\sect_cnt_reg_n_2_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(p_0_in0_in[15]),
        .I1(\sect_cnt_reg_n_2_[15] ),
        .I2(p_0_in0_in[16]),
        .I3(\sect_cnt_reg_n_2_[16] ),
        .I4(\sect_cnt_reg_n_2_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(p_0_in0_in[12]),
        .I1(\sect_cnt_reg_n_2_[12] ),
        .I2(p_0_in0_in[13]),
        .I3(\sect_cnt_reg_n_2_[13] ),
        .I4(\sect_cnt_reg_n_2_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_2));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_2),
        .CO({last_sect_carry__1_n_2,last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_2,last_sect_carry__1_i_2_n_2,last_sect_carry__1_i_3_n_2,last_sect_carry__1_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[33]),
        .I1(\sect_cnt_reg_n_2_[33] ),
        .I2(p_0_in0_in[34]),
        .I3(\sect_cnt_reg_n_2_[34] ),
        .I4(\sect_cnt_reg_n_2_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(p_0_in0_in[30]),
        .I1(\sect_cnt_reg_n_2_[30] ),
        .I2(p_0_in0_in[31]),
        .I3(\sect_cnt_reg_n_2_[31] ),
        .I4(\sect_cnt_reg_n_2_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(p_0_in0_in[27]),
        .I1(\sect_cnt_reg_n_2_[27] ),
        .I2(p_0_in0_in[28]),
        .I3(\sect_cnt_reg_n_2_[28] ),
        .I4(\sect_cnt_reg_n_2_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(p_0_in0_in[24]),
        .I1(\sect_cnt_reg_n_2_[24] ),
        .I2(p_0_in0_in[25]),
        .I3(\sect_cnt_reg_n_2_[25] ),
        .I4(\sect_cnt_reg_n_2_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_2));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_2),
        .CO({last_sect_carry__2_n_2,last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_2,last_sect_carry__2_i_2_n_2,last_sect_carry__2_i_3_n_2,last_sect_carry__2_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(p_0_in0_in[45]),
        .I1(\sect_cnt_reg_n_2_[45] ),
        .I2(p_0_in0_in[46]),
        .I3(\sect_cnt_reg_n_2_[46] ),
        .I4(\sect_cnt_reg_n_2_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(p_0_in0_in[42]),
        .I1(\sect_cnt_reg_n_2_[42] ),
        .I2(p_0_in0_in[43]),
        .I3(\sect_cnt_reg_n_2_[43] ),
        .I4(\sect_cnt_reg_n_2_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(p_0_in0_in[39]),
        .I1(\sect_cnt_reg_n_2_[39] ),
        .I2(p_0_in0_in[40]),
        .I3(\sect_cnt_reg_n_2_[40] ),
        .I4(\sect_cnt_reg_n_2_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(p_0_in0_in[36]),
        .I1(\sect_cnt_reg_n_2_[36] ),
        .I2(p_0_in0_in[37]),
        .I3(\sect_cnt_reg_n_2_[37] ),
        .I4(\sect_cnt_reg_n_2_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_2));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_2),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_3,rs_wreq_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[9]),
        .I1(\sect_cnt_reg_n_2_[9] ),
        .I2(p_0_in0_in[10]),
        .I3(\sect_cnt_reg_n_2_[10] ),
        .I4(\sect_cnt_reg_n_2_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[6]),
        .I1(\sect_cnt_reg_n_2_[6] ),
        .I2(p_0_in0_in[7]),
        .I3(\sect_cnt_reg_n_2_[7] ),
        .I4(\sect_cnt_reg_n_2_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[3]),
        .I1(\sect_cnt_reg_n_2_[3] ),
        .I2(p_0_in0_in[4]),
        .I3(\sect_cnt_reg_n_2_[4] ),
        .I4(\sect_cnt_reg_n_2_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[0]),
        .I1(\sect_cnt_reg_n_2_[0] ),
        .I2(p_0_in0_in[1]),
        .I3(\sect_cnt_reg_n_2_[1] ),
        .I4(\sect_cnt_reg_n_2_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_2 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[6]),
        .I1(\len_cnt[7]_i_4_n_2 ),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(\len_cnt[7]_i_4_n_2 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_5));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_5));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_5));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_5));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_5));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_5));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_5));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1]_0 ),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .s_ready_t_reg_0(s_ready_t_reg_1),
        .s_ready_t_reg_1(s_ready_t_reg_3),
        .\state_reg[1]_0 (\state_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice rs_wreq
       (.D({rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58,rs_wreq_n_59}),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .Q(p_0_in0_in[51:48]),
        .S({rs_wreq_n_3,rs_wreq_n_4}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185,rs_wreq_n_186,rs_wreq_n_187,rs_wreq_n_188,rs_wreq_n_189,rs_wreq_n_190,rs_wreq_n_191,rs_wreq_n_192}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_60,p_1_in,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130}),
        .\data_p1_reg[95]_1 (beat_len1),
        .\data_p2_reg[1]_0 (\data_p2_reg[1] ),
        .\data_p2_reg[95]_0 ({\data_p2_reg[95] ,\data_p2_reg[63] }),
        .\end_addr_reg[12] ({\end_addr[12]_i_2_n_2 ,\end_addr[12]_i_3_n_2 ,\end_addr[12]_i_4_n_2 ,\end_addr[12]_i_5_n_2 }),
        .\end_addr_reg[16] ({\end_addr[16]_i_2_n_2 ,\end_addr[16]_i_3_n_2 ,\end_addr[16]_i_4_n_2 ,\end_addr[16]_i_5_n_2 }),
        .\end_addr_reg[20] ({\end_addr[20]_i_2_n_2 ,\end_addr[20]_i_3_n_2 ,\end_addr[20]_i_4_n_2 ,\end_addr[20]_i_5_n_2 }),
        .\end_addr_reg[24] ({\end_addr[24]_i_2_n_2 ,\end_addr[24]_i_3_n_2 ,\end_addr[24]_i_4_n_2 ,\end_addr[24]_i_5_n_2 }),
        .\end_addr_reg[28] ({\end_addr[28]_i_2_n_2 ,\end_addr[28]_i_3_n_2 ,\end_addr[28]_i_4_n_2 ,\end_addr[28]_i_5_n_2 }),
        .\end_addr_reg[32] ({\end_addr[32]_i_2_n_2 ,\end_addr[32]_i_3_n_2 ,\end_addr[32]_i_4_n_2 }),
        .\end_addr_reg[4] ({\end_addr[4]_i_2_n_2 ,\end_addr[4]_i_3_n_2 ,\end_addr[4]_i_4_n_2 ,\end_addr[4]_i_5_n_2 }),
        .\end_addr_reg[8] ({\end_addr[8]_i_2_n_2 ,\end_addr[8]_i_3_n_2 ,\end_addr[8]_i_4_n_2 ,\end_addr[8]_i_5_n_2 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] ,\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[0] }),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_2),
        .sect_cnt0(sect_cnt0),
        .\state_reg[0]_0 (wreq_valid),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .\state_reg[1]_1 (\state_reg[1]_1 ),
        .\state_reg[1]_2 (\could_multi_bursts.sect_handling_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_2_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_2_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_2_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_2_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_2_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_2_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_2_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_2_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_2_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_2_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_2_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_2_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_2_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_2_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_2_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_2_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_2_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_2_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_2_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_2_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_2_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_2_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_2_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_2_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_2_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_2_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_2_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_2_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_2_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_2_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_2_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_2_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_resp_n_7));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_resp_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5}),
        .CYINIT(\sect_cnt_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_2),
        .CO({sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[47] ,\sect_cnt_reg_n_2_[46] ,\sect_cnt_reg_n_2_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_2),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_4,sect_cnt0_carry__11_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CO({sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_2_[20] ,\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_2),
        .CO({sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_2_[24] ,\sect_cnt_reg_n_2_[23] ,\sect_cnt_reg_n_2_[22] ,\sect_cnt_reg_n_2_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_2),
        .CO({sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_2_[28] ,\sect_cnt_reg_n_2_[27] ,\sect_cnt_reg_n_2_[26] ,\sect_cnt_reg_n_2_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_2),
        .CO({sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_2_[32] ,\sect_cnt_reg_n_2_[31] ,\sect_cnt_reg_n_2_[30] ,\sect_cnt_reg_n_2_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_2),
        .CO({sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_2_[36] ,\sect_cnt_reg_n_2_[35] ,\sect_cnt_reg_n_2_[34] ,\sect_cnt_reg_n_2_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_2),
        .CO({sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_2_[40] ,\sect_cnt_reg_n_2_[39] ,\sect_cnt_reg_n_2_[38] ,\sect_cnt_reg_n_2_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_2),
        .CO({sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_2_[44] ,\sect_cnt_reg_n_2_[43] ,\sect_cnt_reg_n_2_[42] ,\sect_cnt_reg_n_2_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_59),
        .Q(\sect_cnt_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_2_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_2_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_58),
        .Q(\sect_cnt_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_57),
        .Q(\sect_cnt_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_2_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_2_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_2_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_2_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_2_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_2_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_2_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_2_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_56),
        .Q(\sect_cnt_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_2_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_2_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_2_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_2_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_2_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_2_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_2_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_2_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_2_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_2_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_2_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_2_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_10),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_2_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_2_[2] ),
        .I2(\end_addr_reg_n_2_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_2_[3] ),
        .I2(\end_addr_reg_n_2_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_2_[4] ),
        .I2(\end_addr_reg_n_2_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_2_[5] ),
        .I2(\end_addr_reg_n_2_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_2_[6] ),
        .I2(\end_addr_reg_n_2_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_2_[7] ),
        .I2(\end_addr_reg_n_2_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_2_[8] ),
        .I2(\end_addr_reg_n_2_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_2_[9] ),
        .I2(\end_addr_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_2_[10] ),
        .I2(\end_addr_reg_n_2_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_2_[11] ),
        .I2(\end_addr_reg_n_2_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[8]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[9]_i_2_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_121),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_120),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_119),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_118),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_117),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_116),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_115),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_114),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_113),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_112),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_111),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_110),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_109),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_108),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_107),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_106),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_105),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_104),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_103),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_102),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_129),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_101),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_100),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_99),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_98),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_97),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_96),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_95),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_94),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_93),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_92),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_128),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_91),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_90),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_89),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_88),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_87),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_86),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_85),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_84),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_83),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_82),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_127),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_81),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_80),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_79),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_78),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_77),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_76),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_75),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_74),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_73),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_72),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_126),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_71),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_70),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_69),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_68),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_125),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_124),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_123),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_1 ),
        .D(rs_wreq_n_122),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
  FDRE \strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WSTRB_Dummy[0]),
        .Q(strb_buf[0]),
        .R(wreq_throttle_n_9));
  FDRE \strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WSTRB_Dummy[1]),
        .Q(strb_buf[1]),
        .R(wreq_throttle_n_9));
  FDRE \strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WSTRB_Dummy[2]),
        .Q(strb_buf[2]),
        .R(wreq_throttle_n_9));
  FDRE \strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_10),
        .D(WSTRB_Dummy[3]),
        .Q(strb_buf[3]),
        .R(wreq_throttle_n_9));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_11),
        .Q(wreq_handling_reg_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_throttle wreq_throttle
       (.E(dout_vld_reg_4),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(wreq_throttle_n_9),
        .\data_buf_reg[31] (dout_vld_reg),
        .\data_buf_reg[31]_0 (\data_buf_reg[31]_0 ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\dout_reg[2] (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .\dout_reg[35] ({strb_buf,\data_buf_reg_n_2_[31] ,\data_buf_reg_n_2_[30] ,\data_buf_reg_n_2_[29] ,\data_buf_reg_n_2_[28] ,\data_buf_reg_n_2_[27] ,\data_buf_reg_n_2_[26] ,\data_buf_reg_n_2_[25] ,\data_buf_reg_n_2_[24] ,\data_buf_reg_n_2_[23] ,\data_buf_reg_n_2_[22] ,\data_buf_reg_n_2_[21] ,\data_buf_reg_n_2_[20] ,\data_buf_reg_n_2_[19] ,\data_buf_reg_n_2_[18] ,\data_buf_reg_n_2_[17] ,\data_buf_reg_n_2_[16] ,\data_buf_reg_n_2_[15] ,\data_buf_reg_n_2_[14] ,\data_buf_reg_n_2_[13] ,\data_buf_reg_n_2_[12] ,\data_buf_reg_n_2_[11] ,\data_buf_reg_n_2_[10] ,\data_buf_reg_n_2_[9] ,\data_buf_reg_n_2_[8] ,\data_buf_reg_n_2_[7] ,\data_buf_reg_n_2_[6] ,\data_buf_reg_n_2_[5] ,\data_buf_reg_n_2_[4] ,\data_buf_reg_n_2_[3] ,\data_buf_reg_n_2_[2] ,\data_buf_reg_n_2_[1] ,\data_buf_reg_n_2_[0] }),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (\dout_reg[36]_0 ),
        .\dout_reg[36]_1 (in),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(dout_vld_reg_8),
        .dout_vld_reg_2(dout_vld_reg_9),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_2),
        .flying_req_reg_0(flying_req_reg),
        .flying_req_reg_1(flying_req_reg_0),
        .flying_req_reg_2(flying_req_reg_1),
        .full_n_reg(full_n_reg_0),
        .full_n_reg_0(full_n_reg_1),
        .full_n_reg_1(wreq_throttle_n_10),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_0),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .m_axi_gmem0_wready(m_axi_gmem0_wready),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    in0_V_TVALID_int_regslice,
    B_V_data_1_sel,
    \B_V_data_1_payload_B_reg[7]_0 ,
    SR,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    Q,
    \B_V_data_1_state_reg[1]_1 ,
    in0_V_TVALID,
    ap_rst_n,
    in0_V_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output in0_V_TVALID_int_regslice;
  output B_V_data_1_sel;
  output [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input [0:0]Q;
  input \B_V_data_1_state_reg[1]_1 ;
  input in0_V_TVALID;
  input ap_rst_n;
  input [7:0]in0_V_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [7:0]B_V_data_1_payload_A;
  wire [7:0]B_V_data_1_payload_B;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_2;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_2 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]in0_V_TDATA;
  wire in0_V_TVALID;
  wire in0_V_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(in0_V_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(in0_V_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(in0_V_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'h8A80AA80AA80AA80)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(in0_V_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(in0_V_TVALID_int_regslice),
        .I4(\B_V_data_1_state_reg[1]_1 ),
        .I5(Q),
        .O(\B_V_data_1_state[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(in0_V_TVALID_int_regslice),
        .I1(Q),
        .I2(\B_V_data_1_state_reg[1]_1 ),
        .I3(in0_V_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_2 ),
        .Q(in0_V_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_172[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_172[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_172[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_172[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_172[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_172[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_172[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_172[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_16u_10u_U0
   (Stream2Mem_Batch_16u_10u_U0_ap_start,
    start_for_Stream2Mem_Batch_16u_10u_U0_full_n,
    SR,
    ap_clk,
    CO,
    Q,
    \mOutPtr_reg[1]_0 ,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    full_n_reg_0);
  output Stream2Mem_Batch_16u_10u_U0_ap_start;
  output start_for_Stream2Mem_Batch_16u_10u_U0_full_n;
  input [0:0]SR;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input \mOutPtr_reg[1]_0 ;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input full_n_reg_0;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SR;
  wire Stream2Mem_Batch_16u_10u_U0_ap_start;
  wire ap_clk;
  wire empty_n_i_1__2_n_2;
  wire full_n_i_1__12_n_2;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire start_for_Stream2Mem_Batch_16u_10u_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFFEFFF0000)) 
    empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(CO),
        .I3(Q),
        .I4(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(empty_n_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_2),
        .Q(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFFF0FF0000)) 
    full_n_i_1__12
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(full_n_reg_0),
        .I5(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .O(full_n_i_1__12_n_2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_2),
        .Q(start_for_Stream2Mem_Batch_16u_10u_U0_full_n),
        .S(SR));
  LUT6 #(
    .INIT(64'h7F7F807F80807F80)) 
    \mOutPtr[0]_i_1 
       (.I0(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(CO),
        .I3(Q),
        .I4(Stream2Mem_Batch_16u_10u_U0_ap_start),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(SR));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(SR));
endmodule

(* CHECK_LICENSE_TYPE = "StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0,StreamingDataflowPartition_2_IODMA_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "StreamingDataflowPartition_2_IODMA_0,Vivado 2022.2.2" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BID,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARID,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    in0_V_TVALID,
    in0_V_TREADY,
    in0_V_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:in0_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000.000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TVALID" *) input in0_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TREADY" *) output in0_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0" *) input [7:0]in0_V_TDATA;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]in0_V_TDATA;
  wire in0_V_TREADY;
  wire in0_V_TVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  assign interrupt = \<const0> ;
  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0 inst
       (.\FSM_onehot_rstate_reg[1] (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1] (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2] (s_axi_control_WREADY),
        .WLAST(m_axi_gmem_WLAST),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_TDATA(in0_V_TDATA),
        .in0_V_TREADY(in0_V_TREADY),
        .in0_V_TVALID(in0_V_TVALID),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY));
endmodule

(* CHECK_LICENSE_TYPE = "top_odma0_0,StreamingDataflowPartition_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "IPI" *) 
(* X_CORE_INFO = "StreamingDataflowPartition_2,Vivado 2022.2.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    m_axi_gmem0_araddr,
    m_axi_gmem0_arburst,
    m_axi_gmem0_arcache,
    m_axi_gmem0_arid,
    m_axi_gmem0_arlen,
    m_axi_gmem0_arlock,
    m_axi_gmem0_arprot,
    m_axi_gmem0_arqos,
    m_axi_gmem0_arready,
    m_axi_gmem0_arregion,
    m_axi_gmem0_arsize,
    m_axi_gmem0_arvalid,
    m_axi_gmem0_awaddr,
    m_axi_gmem0_awburst,
    m_axi_gmem0_awcache,
    m_axi_gmem0_awid,
    m_axi_gmem0_awlen,
    m_axi_gmem0_awlock,
    m_axi_gmem0_awprot,
    m_axi_gmem0_awqos,
    m_axi_gmem0_awready,
    m_axi_gmem0_awregion,
    m_axi_gmem0_awsize,
    m_axi_gmem0_awvalid,
    m_axi_gmem0_bid,
    m_axi_gmem0_bready,
    m_axi_gmem0_bresp,
    m_axi_gmem0_bvalid,
    m_axi_gmem0_rdata,
    m_axi_gmem0_rid,
    m_axi_gmem0_rlast,
    m_axi_gmem0_rready,
    m_axi_gmem0_rresp,
    m_axi_gmem0_rvalid,
    m_axi_gmem0_wdata,
    m_axi_gmem0_wid,
    m_axi_gmem0_wlast,
    m_axi_gmem0_wready,
    m_axi_gmem0_wstrb,
    m_axi_gmem0_wvalid,
    s_axi_control_0_araddr,
    s_axi_control_0_arready,
    s_axi_control_0_arvalid,
    s_axi_control_0_awaddr,
    s_axi_control_0_awready,
    s_axi_control_0_awvalid,
    s_axi_control_0_bready,
    s_axi_control_0_bresp,
    s_axi_control_0_bvalid,
    s_axi_control_0_rdata,
    s_axi_control_0_rready,
    s_axi_control_0_rresp,
    s_axi_control_0_rvalid,
    s_axi_control_0_wdata,
    s_axi_control_0_wready,
    s_axi_control_0_wstrb,
    s_axi_control_0_wvalid,
    s_axis_0_tdata,
    s_axis_0_tready,
    s_axis_0_tvalid);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.AP_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.AP_CLK, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, ASSOCIATED_BUSIF s_axi_control_0:m_axi_gmem0:s_axis_0, ASSOCIATED_RESET ap_rst_n, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.AP_RST_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.AP_RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [63:0]m_axi_gmem0_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARID" *) output [0:0]m_axi_gmem0_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [63:0]m_axi_gmem0_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWID" *) output [0:0]m_axi_gmem0_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BID" *) input [0:0]m_axi_gmem0_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RID" *) input [0:0]m_axi_gmem0_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) output m_axi_gmem0_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WID" *) output [0:0]m_axi_gmem0_wid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0" *) output m_axi_gmem0_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARADDR" *) input [5:0]s_axi_control_0_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARREADY" *) output s_axi_control_0_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARVALID" *) input s_axi_control_0_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWADDR" *) input [5:0]s_axi_control_0_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWREADY" *) output s_axi_control_0_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWVALID" *) input s_axi_control_0_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BREADY" *) input s_axi_control_0_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BRESP" *) output [1:0]s_axi_control_0_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BVALID" *) output s_axi_control_0_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RDATA" *) output [31:0]s_axi_control_0_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RREADY" *) input s_axi_control_0_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RRESP" *) output [1:0]s_axi_control_0_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RVALID" *) output s_axi_control_0_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WDATA" *) input [31:0]s_axi_control_0_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WREADY" *) output s_axi_control_0_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WSTRB" *) input [3:0]s_axi_control_0_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control_0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_control_0_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 TDATA" *) input [7:0]s_axis_0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 TREADY" *) output s_axis_0_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axis_0_tvalid;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]\^m_axi_gmem0_awaddr ;
  wire [3:0]\^m_axi_gmem0_awlen ;
  wire m_axi_gmem0_awready;
  wire m_axi_gmem0_awvalid;
  wire m_axi_gmem0_bready;
  wire m_axi_gmem0_bvalid;
  wire m_axi_gmem0_rready;
  wire m_axi_gmem0_rvalid;
  wire [31:0]m_axi_gmem0_wdata;
  wire m_axi_gmem0_wlast;
  wire m_axi_gmem0_wready;
  wire [3:0]m_axi_gmem0_wstrb;
  wire m_axi_gmem0_wvalid;
  wire [5:0]s_axi_control_0_araddr;
  wire s_axi_control_0_arready;
  wire s_axi_control_0_arvalid;
  wire [5:0]s_axi_control_0_awaddr;
  wire s_axi_control_0_awready;
  wire s_axi_control_0_awvalid;
  wire s_axi_control_0_bready;
  wire s_axi_control_0_bvalid;
  wire [31:0]s_axi_control_0_rdata;
  wire s_axi_control_0_rready;
  wire s_axi_control_0_rvalid;
  wire [31:0]s_axi_control_0_wdata;
  wire s_axi_control_0_wready;
  wire [3:0]s_axi_control_0_wstrb;
  wire s_axi_control_0_wvalid;
  wire [7:0]s_axis_0_tdata;
  wire s_axis_0_tready;
  wire s_axis_0_tvalid;
  wire NLW_inst_m_axi_gmem0_arvalid_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem0_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_arcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem0_arlen_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_arqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_arregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_arsize_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_awcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_awid_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_awlen_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_awqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_awregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_wid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_0_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_0_rresp_UNCONNECTED;

  assign m_axi_gmem0_araddr[63] = \<const0> ;
  assign m_axi_gmem0_araddr[62] = \<const0> ;
  assign m_axi_gmem0_araddr[61] = \<const0> ;
  assign m_axi_gmem0_araddr[60] = \<const0> ;
  assign m_axi_gmem0_araddr[59] = \<const0> ;
  assign m_axi_gmem0_araddr[58] = \<const0> ;
  assign m_axi_gmem0_araddr[57] = \<const0> ;
  assign m_axi_gmem0_araddr[56] = \<const0> ;
  assign m_axi_gmem0_araddr[55] = \<const0> ;
  assign m_axi_gmem0_araddr[54] = \<const0> ;
  assign m_axi_gmem0_araddr[53] = \<const0> ;
  assign m_axi_gmem0_araddr[52] = \<const0> ;
  assign m_axi_gmem0_araddr[51] = \<const0> ;
  assign m_axi_gmem0_araddr[50] = \<const0> ;
  assign m_axi_gmem0_araddr[49] = \<const0> ;
  assign m_axi_gmem0_araddr[48] = \<const0> ;
  assign m_axi_gmem0_araddr[47] = \<const0> ;
  assign m_axi_gmem0_araddr[46] = \<const0> ;
  assign m_axi_gmem0_araddr[45] = \<const0> ;
  assign m_axi_gmem0_araddr[44] = \<const0> ;
  assign m_axi_gmem0_araddr[43] = \<const0> ;
  assign m_axi_gmem0_araddr[42] = \<const0> ;
  assign m_axi_gmem0_araddr[41] = \<const0> ;
  assign m_axi_gmem0_araddr[40] = \<const0> ;
  assign m_axi_gmem0_araddr[39] = \<const0> ;
  assign m_axi_gmem0_araddr[38] = \<const0> ;
  assign m_axi_gmem0_araddr[37] = \<const0> ;
  assign m_axi_gmem0_araddr[36] = \<const0> ;
  assign m_axi_gmem0_araddr[35] = \<const0> ;
  assign m_axi_gmem0_araddr[34] = \<const0> ;
  assign m_axi_gmem0_araddr[33] = \<const0> ;
  assign m_axi_gmem0_araddr[32] = \<const0> ;
  assign m_axi_gmem0_araddr[31] = \<const0> ;
  assign m_axi_gmem0_araddr[30] = \<const0> ;
  assign m_axi_gmem0_araddr[29] = \<const0> ;
  assign m_axi_gmem0_araddr[28] = \<const0> ;
  assign m_axi_gmem0_araddr[27] = \<const0> ;
  assign m_axi_gmem0_araddr[26] = \<const0> ;
  assign m_axi_gmem0_araddr[25] = \<const0> ;
  assign m_axi_gmem0_araddr[24] = \<const0> ;
  assign m_axi_gmem0_araddr[23] = \<const0> ;
  assign m_axi_gmem0_araddr[22] = \<const0> ;
  assign m_axi_gmem0_araddr[21] = \<const0> ;
  assign m_axi_gmem0_araddr[20] = \<const0> ;
  assign m_axi_gmem0_araddr[19] = \<const0> ;
  assign m_axi_gmem0_araddr[18] = \<const0> ;
  assign m_axi_gmem0_araddr[17] = \<const0> ;
  assign m_axi_gmem0_araddr[16] = \<const0> ;
  assign m_axi_gmem0_araddr[15] = \<const0> ;
  assign m_axi_gmem0_araddr[14] = \<const0> ;
  assign m_axi_gmem0_araddr[13] = \<const0> ;
  assign m_axi_gmem0_araddr[12] = \<const0> ;
  assign m_axi_gmem0_araddr[11] = \<const0> ;
  assign m_axi_gmem0_araddr[10] = \<const0> ;
  assign m_axi_gmem0_araddr[9] = \<const0> ;
  assign m_axi_gmem0_araddr[8] = \<const0> ;
  assign m_axi_gmem0_araddr[7] = \<const0> ;
  assign m_axi_gmem0_araddr[6] = \<const0> ;
  assign m_axi_gmem0_araddr[5] = \<const0> ;
  assign m_axi_gmem0_araddr[4] = \<const0> ;
  assign m_axi_gmem0_araddr[3] = \<const0> ;
  assign m_axi_gmem0_araddr[2] = \<const0> ;
  assign m_axi_gmem0_araddr[1] = \<const0> ;
  assign m_axi_gmem0_araddr[0] = \<const0> ;
  assign m_axi_gmem0_arburst[1] = \<const0> ;
  assign m_axi_gmem0_arburst[0] = \<const1> ;
  assign m_axi_gmem0_arcache[3] = \<const0> ;
  assign m_axi_gmem0_arcache[2] = \<const0> ;
  assign m_axi_gmem0_arcache[1] = \<const1> ;
  assign m_axi_gmem0_arcache[0] = \<const1> ;
  assign m_axi_gmem0_arid[0] = \<const0> ;
  assign m_axi_gmem0_arlen[7] = \<const0> ;
  assign m_axi_gmem0_arlen[6] = \<const0> ;
  assign m_axi_gmem0_arlen[5] = \<const0> ;
  assign m_axi_gmem0_arlen[4] = \<const0> ;
  assign m_axi_gmem0_arlen[3] = \<const0> ;
  assign m_axi_gmem0_arlen[2] = \<const0> ;
  assign m_axi_gmem0_arlen[1] = \<const0> ;
  assign m_axi_gmem0_arlen[0] = \<const0> ;
  assign m_axi_gmem0_arlock[1] = \<const0> ;
  assign m_axi_gmem0_arlock[0] = \<const0> ;
  assign m_axi_gmem0_arprot[2] = \<const0> ;
  assign m_axi_gmem0_arprot[1] = \<const0> ;
  assign m_axi_gmem0_arprot[0] = \<const0> ;
  assign m_axi_gmem0_arqos[3] = \<const0> ;
  assign m_axi_gmem0_arqos[2] = \<const0> ;
  assign m_axi_gmem0_arqos[1] = \<const0> ;
  assign m_axi_gmem0_arqos[0] = \<const0> ;
  assign m_axi_gmem0_arregion[3] = \<const0> ;
  assign m_axi_gmem0_arregion[2] = \<const0> ;
  assign m_axi_gmem0_arregion[1] = \<const0> ;
  assign m_axi_gmem0_arregion[0] = \<const0> ;
  assign m_axi_gmem0_arsize[2] = \<const0> ;
  assign m_axi_gmem0_arsize[1] = \<const1> ;
  assign m_axi_gmem0_arsize[0] = \<const0> ;
  assign m_axi_gmem0_arvalid = \<const0> ;
  assign m_axi_gmem0_awaddr[63:2] = \^m_axi_gmem0_awaddr [63:2];
  assign m_axi_gmem0_awaddr[1] = \<const0> ;
  assign m_axi_gmem0_awaddr[0] = \<const0> ;
  assign m_axi_gmem0_awburst[1] = \<const0> ;
  assign m_axi_gmem0_awburst[0] = \<const1> ;
  assign m_axi_gmem0_awcache[3] = \<const0> ;
  assign m_axi_gmem0_awcache[2] = \<const0> ;
  assign m_axi_gmem0_awcache[1] = \<const1> ;
  assign m_axi_gmem0_awcache[0] = \<const1> ;
  assign m_axi_gmem0_awid[0] = \<const0> ;
  assign m_axi_gmem0_awlen[7] = \<const0> ;
  assign m_axi_gmem0_awlen[6] = \<const0> ;
  assign m_axi_gmem0_awlen[5] = \<const0> ;
  assign m_axi_gmem0_awlen[4] = \<const0> ;
  assign m_axi_gmem0_awlen[3:0] = \^m_axi_gmem0_awlen [3:0];
  assign m_axi_gmem0_awlock[1] = \<const0> ;
  assign m_axi_gmem0_awlock[0] = \<const0> ;
  assign m_axi_gmem0_awprot[2] = \<const0> ;
  assign m_axi_gmem0_awprot[1] = \<const0> ;
  assign m_axi_gmem0_awprot[0] = \<const0> ;
  assign m_axi_gmem0_awqos[3] = \<const0> ;
  assign m_axi_gmem0_awqos[2] = \<const0> ;
  assign m_axi_gmem0_awqos[1] = \<const0> ;
  assign m_axi_gmem0_awqos[0] = \<const0> ;
  assign m_axi_gmem0_awregion[3] = \<const0> ;
  assign m_axi_gmem0_awregion[2] = \<const0> ;
  assign m_axi_gmem0_awregion[1] = \<const0> ;
  assign m_axi_gmem0_awregion[0] = \<const0> ;
  assign m_axi_gmem0_awsize[2] = \<const0> ;
  assign m_axi_gmem0_awsize[1] = \<const1> ;
  assign m_axi_gmem0_awsize[0] = \<const0> ;
  assign m_axi_gmem0_wid[0] = \<const0> ;
  assign s_axi_control_0_bresp[1] = \<const0> ;
  assign s_axi_control_0_bresp[0] = \<const0> ;
  assign s_axi_control_0_rresp[1] = \<const0> ;
  assign s_axi_control_0_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* HW_HANDOFF = "StreamingDataflowPartition_2.hwdef" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_gmem0_araddr(NLW_inst_m_axi_gmem0_araddr_UNCONNECTED[63:0]),
        .m_axi_gmem0_arburst(NLW_inst_m_axi_gmem0_arburst_UNCONNECTED[1:0]),
        .m_axi_gmem0_arcache(NLW_inst_m_axi_gmem0_arcache_UNCONNECTED[3:0]),
        .m_axi_gmem0_arid(NLW_inst_m_axi_gmem0_arid_UNCONNECTED[0]),
        .m_axi_gmem0_arlen(NLW_inst_m_axi_gmem0_arlen_UNCONNECTED[7:0]),
        .m_axi_gmem0_arlock(NLW_inst_m_axi_gmem0_arlock_UNCONNECTED[1:0]),
        .m_axi_gmem0_arprot(NLW_inst_m_axi_gmem0_arprot_UNCONNECTED[2:0]),
        .m_axi_gmem0_arqos(NLW_inst_m_axi_gmem0_arqos_UNCONNECTED[3:0]),
        .m_axi_gmem0_arready(1'b0),
        .m_axi_gmem0_arregion(NLW_inst_m_axi_gmem0_arregion_UNCONNECTED[3:0]),
        .m_axi_gmem0_arsize(NLW_inst_m_axi_gmem0_arsize_UNCONNECTED[2:0]),
        .m_axi_gmem0_arvalid(NLW_inst_m_axi_gmem0_arvalid_UNCONNECTED),
        .m_axi_gmem0_awaddr({\^m_axi_gmem0_awaddr ,NLW_inst_m_axi_gmem0_awaddr_UNCONNECTED[1:0]}),
        .m_axi_gmem0_awburst(NLW_inst_m_axi_gmem0_awburst_UNCONNECTED[1:0]),
        .m_axi_gmem0_awcache(NLW_inst_m_axi_gmem0_awcache_UNCONNECTED[3:0]),
        .m_axi_gmem0_awid(NLW_inst_m_axi_gmem0_awid_UNCONNECTED[0]),
        .m_axi_gmem0_awlen({NLW_inst_m_axi_gmem0_awlen_UNCONNECTED[7:4],\^m_axi_gmem0_awlen }),
        .m_axi_gmem0_awlock(NLW_inst_m_axi_gmem0_awlock_UNCONNECTED[1:0]),
        .m_axi_gmem0_awprot(NLW_inst_m_axi_gmem0_awprot_UNCONNECTED[2:0]),
        .m_axi_gmem0_awqos(NLW_inst_m_axi_gmem0_awqos_UNCONNECTED[3:0]),
        .m_axi_gmem0_awready(m_axi_gmem0_awready),
        .m_axi_gmem0_awregion(NLW_inst_m_axi_gmem0_awregion_UNCONNECTED[3:0]),
        .m_axi_gmem0_awsize(NLW_inst_m_axi_gmem0_awsize_UNCONNECTED[2:0]),
        .m_axi_gmem0_awvalid(m_axi_gmem0_awvalid),
        .m_axi_gmem0_bid(1'b0),
        .m_axi_gmem0_bready(m_axi_gmem0_bready),
        .m_axi_gmem0_bresp({1'b0,1'b0}),
        .m_axi_gmem0_bvalid(m_axi_gmem0_bvalid),
        .m_axi_gmem0_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem0_rid(1'b0),
        .m_axi_gmem0_rlast(1'b0),
        .m_axi_gmem0_rready(m_axi_gmem0_rready),
        .m_axi_gmem0_rresp({1'b0,1'b0}),
        .m_axi_gmem0_rvalid(m_axi_gmem0_rvalid),
        .m_axi_gmem0_wdata(m_axi_gmem0_wdata),
        .m_axi_gmem0_wid(NLW_inst_m_axi_gmem0_wid_UNCONNECTED[0]),
        .m_axi_gmem0_wlast(m_axi_gmem0_wlast),
        .m_axi_gmem0_wready(m_axi_gmem0_wready),
        .m_axi_gmem0_wstrb(m_axi_gmem0_wstrb),
        .m_axi_gmem0_wvalid(m_axi_gmem0_wvalid),
        .s_axi_control_0_araddr(s_axi_control_0_araddr),
        .s_axi_control_0_arready(s_axi_control_0_arready),
        .s_axi_control_0_arvalid(s_axi_control_0_arvalid),
        .s_axi_control_0_awaddr(s_axi_control_0_awaddr),
        .s_axi_control_0_awready(s_axi_control_0_awready),
        .s_axi_control_0_awvalid(s_axi_control_0_awvalid),
        .s_axi_control_0_bready(s_axi_control_0_bready),
        .s_axi_control_0_bresp(NLW_inst_s_axi_control_0_bresp_UNCONNECTED[1:0]),
        .s_axi_control_0_bvalid(s_axi_control_0_bvalid),
        .s_axi_control_0_rdata(s_axi_control_0_rdata),
        .s_axi_control_0_rready(s_axi_control_0_rready),
        .s_axi_control_0_rresp(NLW_inst_s_axi_control_0_rresp_UNCONNECTED[1:0]),
        .s_axi_control_0_rvalid(s_axi_control_0_rvalid),
        .s_axi_control_0_wdata(s_axi_control_0_wdata),
        .s_axi_control_0_wready(s_axi_control_0_wready),
        .s_axi_control_0_wstrb(s_axi_control_0_wstrb),
        .s_axi_control_0_wvalid(s_axi_control_0_wvalid),
        .s_axis_0_tdata(s_axis_0_tdata),
        .s_axis_0_tready(s_axis_0_tready),
        .s_axis_0_tvalid(s_axis_0_tvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
