<?xml version="1.0" ?>
<!-- McPAT interface-->
<component id="root" name="root">
	<component id="system" name="system">
		<!--McPAT will skip the components if number is set to 0 -->
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="0"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="4"/> <!-- This number means how many L2 clusters in each cluster there can be multiple banks/ports -->
		<param name="Private_L2" value ="1"/>
		<param name="number_of_L3s" value="1"/> <!-- This number means how many L3 clusters -->
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/><!--1 means homo -->
		<param name="homogeneous_L2s" value="0"/>
		<param name="homogeneous_L1Directories" value="0"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/><!--cache coherece hardware -->
		<param name="homogeneous_NoCs" value="1"/>
		<param name="core_tech_node" value="45"/><!-- nm -->
		<param name="target_core_clockrate" value='1000'/><!--MHz -->
		<param name="temperature" value="330"/> <!-- Kelvin -->
		<param name="number_cache_levels" value="3"/>
		<param name="interconnect_projection_type" value="0"/><!--0: agressive wire technology; 1: conservative wire technology -->
		<param name="device_type" value="0"/><!--0: HP(High Performance Type); 1: LSTP(Low standby power) 2: LOP (Low Operating Power)  -->
		<param name="longer_channel_device" value="1"/><!-- 0 no use; 1 use when approperiate -->
		<param name="power_gating" value="1"/><!-- 0 not enabled; 1 enabled -->
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<stat name="total_cycles" value="51173954"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles"  value="51173954"/>
			<!--This page size(B) is complete different from the page size in Main memo secction. this page size is the size of 
			virtual memory from OS/Archi perspective; the page size in Main memo secction is the actuall physical line in a DRAM bank  -->
		<!-- *********************** cores ******************* -->
		<component id="system.core0" name="core0">
		<!-- Core property -->
			<param name="clock_rate" value='2800'/>
			<param name="vdd" value="0.000000"/><!-- 0 means using ITRS default vdd -->
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="16"/>
			<!-- address width determins the tag_width in Cache, LSQ and buffers in cache controller 
			default value is machine_bits, if not set --> 
			<param name="machine_type" value="0"/><!-- 1 inorder; 0 OOO-->
			<!-- inorder/OoO -->
			<param name="number_hardware_threads" value="1"/>
			<!-- number_instruction_fetch_ports(icache ports) is always 1 in single-thread processor,
			it only may be more than one in SMT processors. BTB ports always equals to fetch ports since 
			branch information in consective branch instructions in the same fetch group can be read out from BTB once.--> 
			<param name="fetch_width" value="4"/>
			<!-- fetch_width determins the size of cachelines of L1 cache block -->
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="4"/>
			<!-- decode_width determins the number of ports of the 
			renaming table (both RAM and CAM) scheme -->
			<param name="x86" value="1"/> 
			<param name="micro_opcode_width" value="8"/> 
			<param name="issue_width" value="4"/>
			<param name="peak_issue_width" value="6"/>
			<!-- issue_width determins the number of ports of Issue window and other logic 
				as in the complexity effective proccessors paper; issue_width==dispatch_width -->
			<param name="commit_width" value="4"/>
			<!-- commit_width determins the number of ports of register files -->
			<param name="fp_issue_width" value="2"/>
			<param name="prediction_width" value="1"/>
			<!-- number of branch instructions can be predicted simultannouesl-->
			<!-- Current version of McPAT does not distinguish int and floating point pipelines
			Theses parameters are reserved for future use.-->
			<param name="pipelines_per_core" value="1,1"/>
			<!--integer_pipeline and floating_pipelines, if the floating_pipelines is 0, then the pipeline is shared-->
			<param name="pipeline_depth" value="14,14"/>
			<!-- pipeline depth of int and fp, if pipeline is shared, the second number is the average cycles of fp ops -->
			<!-- issue and exe unit-->
			<param name="ALU_per_core" value="6"/>
			<param name="MUL_per_core" value="1"/>
			<!-- In superscalar processors, usually all ALU are not the same. certain inst. can only
			be processed by certain ALU. However, current McPAT does not consider this subtle difference -->
			<param name="FPU_per_core" value="2"/>
			<!-- buffer between IF and ID stage -->
			<param name="instruction_buffer_size" value="32"/>
			<!-- buffer between ID and sche/exe stage -->
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="1"/><!-- 0 PHYREG based, 1 RSBASED-->
			<!-- McPAT support 2 types of OoO cores, RS based and physical reg based-->
			<param name="instruction_window_size" value="36"/>
			<param name="fp_instruction_window_size" value="0"/>
			<!-- the instruction issue Q as in Alpha 21264; The RS as in Intel P6 -->
			<param name="ROB_size" value="256"/>
			<!-- each in-flight instruction has an entry in ROB -->
			<!-- registers -->
			<param name="archi_Regs_IRF_size" value="16"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<!--  if OoO processor, phy_reg number is needed for renaming logic, 
			renaming logic is for both integer and floating point insts.  -->
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<!-- rename logic -->
			<param name="rename_scheme" value="0"/>
			<!-- can be RAM based(0) or CAM based(1) rename scheme
			RAM-based scheme will have free list, status table;
			RAM-based scheme have the valid bit in the data field of the CAM 
			both RAM and CAM need RAM-based checkpoint table, checkpoint_depth=# of in_flight instructions;
			Detailed RAT Implementation see TR -->
			<param name="register_windows_size" value="0"/>
			<!-- how many windows in the windowed register file, sun processors;
			no register windowing is used when this number is 0 -->
			<!-- In OoO cores, loads and stores can be issued whether inorder(Pentium Pro) or (OoO)out-of-order(Alpha),
			They will always try to exeute out-of-order though. -->
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="96"/>
			<!-- By default, in-order cores do not have load buffers -->
			<param name="load_buffer_size" value="48"/>
			<!-- number of ports refer to sustainable concurrent memory accesses -->
			<param name="memory_ports" value="1"/>
			<!-- max_allowed_in_flight_memo_instructions determins the # of ports of load and store buffer
			as well as the ports of Dcache which is connected to LSU -->
			<!-- dual-pumped Dcache can be used to save the extra read/write ports -->
			<param name="RAS_size" value="64"/>
			<!-- general stats, defines simulation periods;require total, idle, and busy cycles for senity check  -->
			<!-- please note: if target architecture is X86, then all the instrucions refer to (fused) micro-ops -->
			<stat name="total_instructions" value="55387858"/>
			<stat name="int_instructions" value="40154259"/>
			<stat name="fp_instructions" value="10866784"/>
			<stat name="branch_instructions" value="4366815"/>
			<stat name="branch_mispredictions" value="809620"/>
			<stat name="load_instructions" value="7535165"/>
			<stat name="store_instructions" value="5262762"/>
			<stat name="committed_instructions" value="55387858"/>
			<stat name="committed_int_instructions" value="40154259"/>
			<stat name="committed_fp_instructions" value="10866784"/>
			<stat name="total_cycles" value="51173954"/>
			<stat name="idle_cycles" value="8517048"/>
			<stat name="busy_cycles"  value="42656905"/>
			<!-- instruction buffer stats -->
			<!-- ROB stats, both RS and Phy based OoOs have ROB
			performance simulator should capture the difference on accesses,
			otherwise, McPAT has to guess based on number of commited instructions. -->
			<stat name="ROB_reads" value="55398351"/>
			<stat name="ROB_writes" value="55398351"/>
			<!-- RAT accesses -->
			<stat name="rename_reads" value="110775716"/>
			<stat name="rename_writes" value="55387858"/>
			<stat name="fp_rename_reads" value="21733568"/>
			<stat name="fp_rename_writes" value="10866784"/>
			<!-- decode and rename stage use this, should be total ic - nop -->
			<!-- Inst window stats -->
			<stat name="inst_window_reads" value="55387858"/>
			<stat name="inst_window_writes" value="55387858"/>
			<stat name="inst_window_wakeup_accesses" value="110775716"/>
			<stat name="fp_inst_window_reads" value="27693929"/>
			<stat name="fp_inst_window_writes" value="27693929"/>
			<stat name="fp_inst_window_wakeup_accesses" value="55387858"/>
			<!--  RF accesses -->
			<stat name="int_regfile_reads" value="83081787"/>
			<stat name="float_regfile_reads" value="13846964"/>
			<stat name="int_regfile_writes" value="41540893"/>
			<stat name="float_regfile_writes" value="6923482"/>
			<!-- accesses to the working reg -->
			<stat name="function_calls" value="2769392"/>
			<stat name="context_switches" value="0"/>
			<!-- Number of Windowes switches (number of function calls and returns)-->
			<!-- Alu stats by default, the processor has one FPU that includes the divider and 
			 multiplier. The fpu accesses should include accesses to multiplier and divider  -->
			<stat name="ialu_accesses" value="40164752"/>
			<stat name="fpu_accesses" value="10866784"/>
			<stat name="mul_accesses" value="4529190"/>
			<stat name="cdb_alu_accesses" value="40164752"/>
			<stat name="cdb_mul_accesses" value="4529190"/>
			<stat name="cdb_fpu_accesses" value="10866784"/>
			<!-- multiple cycle accesses should be counted multiple times, 
			otherwise, McPAT can use internal counter for different floating point instructions 
			to get final accesses. But that needs detailed info for floating point inst mix -->
			<!--  currently the performance simulator should 
			make sure all the numbers are final numbers, 
			including the explicit read/write accesses, 
			and the implicite accesses such as replacements and etc.
			Future versions of McPAT may be able to reason the implicite access
			based on param and stats of last level cache
			The same rule applies to all cache access stats too!  -->
			<stat name="IFU_duty_cycle" value="1.000000"/>
			<stat name="LSU_duty_cycle" value="0.250087"/>
			<stat name="MemManU_I_duty_cycle" value="1.000000"/>
			<stat name="MemManU_D_duty_cycle" value="0.250087"/>
			<stat name="ALU_duty_cycle" value="0.144999"/>
			<stat name="MUL_duty_cycle" value="0.088506"/>
			<stat name="FPU_duty_cycle" value="0.212350"/>
			<stat name="ALU_cdb_duty_cycle" value="0.144999"/>
			<stat name="MUL_cdb_duty_cycle" value="0.088506"/>
			<stat name="FPU_cdb_duty_cycle" value="0.212350"/>
			<param name="number_of_BPT" value="2"/>
			<component id="system.core0.predictor" name="PBT">
				<!-- branch predictor; tournament predictor see Alpha implementation -->
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="128"/>
				<stat name="total_accesses" value="0"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
				<!-- there is no write requests to itlb although writes happen to itlb after miss,
				which is actually a replacement -->
			</component>
			<component id="system.core0.icache" name="icache">
				<!-- there is no write requests to itlb although writes happen to it after miss, 
				which is actually a replacement -->
				<param name="icache_config" value="16384,64,4,1,1,4, 0, 1"/>
				<!-- the parameters are capacity,block_width, associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
				<param name="buffer_sizes" value="16, 16, 16, 0"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->
				<stat name="read_accesses" value="0"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="256"/>
				<stat name="total_accesses" value="12797927"/>
				<stat name="total_misses" value="295744"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dcache" name="dcache">
				<!-- all the buffer related are optional -->
				<param name="dcache_config" value="16384,64,8,2,10,40, 0, 1"/>
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->
				<stat name="read_accesses" value="7535165"/>
				<stat name="write_accesses" value="5262762"/>
				<stat name="read_misses" value="216800"/>
				<stat name="write_misses" value="78944"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<!-- all the buffer related are optional -->
				<param name="BTB_config" value="18944,8,4,1, 1,3"/>
				<stat name="read_accesses" value="4366815"/>
				<stat name="write_accesses" value="0"/>
				<!-- the parameters are capacity,block_width,associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
			</component>
	</component>
			<!--**********************************************************************-->
		<component id="system.core1" name="core1">
		<!-- Core property -->
			<param name="clock_rate" value='1600'/>
			<param name="vdd" value="0.000000"/><!-- 0 means using ITRS default vdd -->
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="16"/>
			<!-- address width determins the tag_width in Cache, LSQ and buffers in cache controller 
			default value is machine_bits, if not set --> 
			<param name="machine_type" value="0"/><!-- 1 inorder; 0 OOO-->
			<!-- inorder/OoO -->
			<param name="number_hardware_threads" value="1"/>
			<!-- number_instruction_fetch_ports(icache ports) is always 1 in single-thread processor,
			it only may be more than one in SMT processors. BTB ports always equals to fetch ports since 
			branch information in consective branch instructions in the same fetch group can be read out from BTB once.--> 
			<param name="fetch_width" value="2"/>
			<!-- fetch_width determins the size of cachelines of L1 cache block -->
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="2"/>
			<!-- decode_width determins the number of ports of the 
			renaming table (both RAM and CAM) scheme -->
			<param name="x86" value="1"/> 
			<param name="micro_opcode_width" value="8"/> 
			<param name="issue_width" value="2"/>
			<param name="peak_issue_width" value="3"/>
			<!-- issue_width determins the number of ports of Issue window and other logic 
				as in the complexity effective proccessors paper; issue_width==dispatch_width -->
			<param name="commit_width" value="2"/>
			<!-- commit_width determins the number of ports of register files -->
			<param name="fp_issue_width" value="2"/>
			<param name="prediction_width" value="1"/>
			<!-- number of branch instructions can be predicted simultannouesl-->
			<!-- Current version of McPAT does not distinguish int and floating point pipelines
			Theses parameters are reserved for future use.-->
			<param name="pipelines_per_core" value="1,1"/>
			<!--integer_pipeline and floating_pipelines, if the floating_pipelines is 0, then the pipeline is shared-->
			<param name="pipeline_depth" value="14,14"/>
			<!-- pipeline depth of int and fp, if pipeline is shared, the second number is the average cycles of fp ops -->
			<!-- issue and exe unit-->
			<param name="ALU_per_core" value="3"/>
			<param name="MUL_per_core" value="1"/>
			<!-- In superscalar processors, usually all ALU are not the same. certain inst. can only
			be processed by certain ALU. However, current McPAT does not consider this subtle difference -->
			<param name="FPU_per_core" value="2"/>
			<!-- buffer between IF and ID stage -->
			<param name="instruction_buffer_size" value="32"/>
			<!-- buffer between ID and sche/exe stage -->
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="1"/><!-- 0 PHYREG based, 1 RSBASED-->
			<!-- McPAT support 2 types of OoO cores, RS based and physical reg based-->
			<param name="instruction_window_size" value="36"/>
			<param name="fp_instruction_window_size" value="0"/>
			<!-- the instruction issue Q as in Alpha 21264; The RS as in Intel P6 -->
			<param name="ROB_size" value="64"/>
			<!-- each in-flight instruction has an entry in ROB -->
			<!-- registers -->
			<param name="archi_Regs_IRF_size" value="16"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<!--  if OoO processor, phy_reg number is needed for renaming logic, 
			renaming logic is for both integer and floating point insts.  -->
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<!-- rename logic -->
			<param name="rename_scheme" value="0"/>
			<!-- can be RAM based(0) or CAM based(1) rename scheme
			RAM-based scheme will have free list, status table;
			RAM-based scheme have the valid bit in the data field of the CAM 
			both RAM and CAM need RAM-based checkpoint table, checkpoint_depth=# of in_flight instructions;
			Detailed RAT Implementation see TR -->
			<param name="register_windows_size" value="0"/>
			<!-- how many windows in the windowed register file, sun processors;
			no register windowing is used when this number is 0 -->
			<!-- In OoO cores, loads and stores can be issued whether inorder(Pentium Pro) or (OoO)out-of-order(Alpha),
			They will always try to exeute out-of-order though. -->
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="96"/>
			<!-- By default, in-order cores do not have load buffers -->
			<param name="load_buffer_size" value="48"/>
			<!-- number of ports refer to sustainable concurrent memory accesses -->
			<param name="memory_ports" value="1"/>
			<!-- max_allowed_in_flight_memo_instructions determins the # of ports of load and store buffer
			as well as the ports of Dcache which is connected to LSU -->
			<!-- dual-pumped Dcache can be used to save the extra read/write ports -->
			<param name="RAS_size" value="64"/>
			<!-- general stats, defines simulation periods;require total, idle, and busy cycles for senity check  -->
			<!-- please note: if target architecture is X86, then all the instrucions refer to (fused) micro-ops -->
			<stat name="total_instructions" value="23355591"/>
			<stat name="int_instructions" value="16996567"/>
			<stat name="fp_instructions" value="4499666"/>
			<stat name="branch_instructions" value="1859358"/>
			<stat name="branch_mispredictions" value="336858"/>
			<stat name="load_instructions" value="3227843"/>
			<stat name="store_instructions" value="2288222"/>
			<stat name="committed_instructions" value="23355591"/>
			<stat name="committed_int_instructions" value="16996567"/>
			<stat name="committed_fp_instructions" value="4499666"/>
			<stat name="total_cycles" value="51173954"/>
			<stat name="idle_cycles" value="6345873"/>
			<stat name="busy_cycles"  value="44828080"/>
			<!-- instruction buffer stats -->
			<!-- ROB stats, both RS and Phy based OoOs have ROB
			performance simulator should capture the difference on accesses,
			otherwise, McPAT has to guess based on number of commited instructions. -->
			<stat name="ROB_reads" value="23359788"/>
			<stat name="ROB_writes" value="23359788"/>
			<!-- RAT accesses -->
			<stat name="rename_reads" value="46711182"/>
			<stat name="rename_writes" value="23355591"/>
			<stat name="fp_rename_reads" value="8999332"/>
			<stat name="fp_rename_writes" value="4499666"/>
			<!-- decode and rename stage use this, should be total ic - nop -->
			<!-- Inst window stats -->
			<stat name="inst_window_reads" value="23355591"/>
			<stat name="inst_window_writes" value="23355591"/>
			<stat name="inst_window_wakeup_accesses" value="46711182"/>
			<stat name="fp_inst_window_reads" value="11677795"/>
			<stat name="fp_inst_window_writes" value="11677795"/>
			<stat name="fp_inst_window_wakeup_accesses" value="23355591"/>
			<!--  RF accesses -->
			<stat name="int_regfile_reads" value="35033386"/>
			<stat name="float_regfile_reads" value="5838897"/>
			<stat name="int_regfile_writes" value="17516693"/>
			<stat name="float_regfile_writes" value="2919448"/>
			<!-- accesses to the working reg -->
			<stat name="function_calls" value="1167779"/>
			<stat name="context_switches" value="0"/>
			<!-- Number of Windowes switches (number of function calls and returns)-->
			<!-- Alu stats by default, the processor has one FPU that includes the divider and 
			 multiplier. The fpu accesses should include accesses to multiplier and divider  -->
			<stat name="ialu_accesses" value="17000764"/>
			<stat name="fpu_accesses" value="4499666"/>
			<stat name="mul_accesses" value="1872162"/>
			<stat name="cdb_alu_accesses" value="17000764"/>
			<stat name="cdb_mul_accesses" value="1872162"/>
			<stat name="cdb_fpu_accesses" value="4499666"/>
			<!-- multiple cycle accesses should be counted multiple times, 
			otherwise, McPAT can use internal counter for different floating point instructions 
			to get final accesses. But that needs detailed info for floating point inst mix -->
			<!--  currently the performance simulator should 
			make sure all the numbers are final numbers, 
			including the explicit read/write accesses, 
			and the implicite accesses such as replacements and etc.
			Future versions of McPAT may be able to reason the implicite access
			based on param and stats of last level cache
			The same rule applies to all cache access stats too!  -->
			<stat name="IFU_duty_cycle" value="0.456396"/>
			<stat name="LSU_duty_cycle" value="0.107790"/>
			<stat name="MemManU_I_duty_cycle" value="0.456396"/>
			<stat name="MemManU_D_duty_cycle" value="0.107790"/>
			<stat name="ALU_duty_cycle" value="0.122822"/>
			<stat name="MUL_duty_cycle" value="0.036584"/>
			<stat name="FPU_duty_cycle" value="0.087929"/>
			<stat name="ALU_cdb_duty_cycle" value="0.122822"/>
			<stat name="MUL_cdb_duty_cycle" value="0.036584"/>
			<stat name="FPU_cdb_duty_cycle" value="0.087929"/>
			<param name="number_of_BPT" value="2"/>
			<component id="system.core1.predictor" name="PBT">
				<!-- branch predictor; tournament predictor see Alpha implementation -->
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="128"/>
				<stat name="total_accesses" value="0"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
				<!-- there is no write requests to itlb although writes happen to itlb after miss,
				which is actually a replacement -->
			</component>
			<component id="system.core1.icache" name="icache">
				<!-- there is no write requests to itlb although writes happen to it after miss, 
				which is actually a replacement -->
				<param name="icache_config" value="16384,64,4,1,1,4, 0, 1"/>
				<!-- the parameters are capacity,block_width, associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
				<param name="buffer_sizes" value="16, 16, 16, 0"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->
				<stat name="read_accesses" value="0"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="256"/>
				<stat name="total_accesses" value="5516065"/>
				<stat name="total_misses" value="152260"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dcache" name="dcache">
				<!-- all the buffer related are optional -->
				<param name="dcache_config" value="16384,64,8,2,10,40, 0, 1"/>
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->
				<stat name="read_accesses" value="3227843"/>
				<stat name="write_accesses" value="2288222"/>
				<stat name="read_misses" value="103952"/>
				<stat name="write_misses" value="48308"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<!-- all the buffer related are optional -->
				<param name="BTB_config" value="18944,8,4,1, 1,3"/>
				<stat name="read_accesses" value="1859358"/>
				<stat name="write_accesses" value="0"/>
				<!-- the parameters are capacity,block_width,associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
			</component>
	</component>
			<!--**********************************************************************-->
		<component id="system.core2" name="core2">
		<!-- Core property -->
			<param name="clock_rate" value='1600'/>
			<param name="vdd" value="0.000000"/><!-- 0 means using ITRS default vdd -->
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="16"/>
			<!-- address width determins the tag_width in Cache, LSQ and buffers in cache controller 
			default value is machine_bits, if not set --> 
			<param name="machine_type" value="0"/><!-- 1 inorder; 0 OOO-->
			<!-- inorder/OoO -->
			<param name="number_hardware_threads" value="1"/>
			<!-- number_instruction_fetch_ports(icache ports) is always 1 in single-thread processor,
			it only may be more than one in SMT processors. BTB ports always equals to fetch ports since 
			branch information in consective branch instructions in the same fetch group can be read out from BTB once.--> 
			<param name="fetch_width" value="2"/>
			<!-- fetch_width determins the size of cachelines of L1 cache block -->
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="2"/>
			<!-- decode_width determins the number of ports of the 
			renaming table (both RAM and CAM) scheme -->
			<param name="x86" value="1"/> 
			<param name="micro_opcode_width" value="8"/> 
			<param name="issue_width" value="2"/>
			<param name="peak_issue_width" value="3"/>
			<!-- issue_width determins the number of ports of Issue window and other logic 
				as in the complexity effective proccessors paper; issue_width==dispatch_width -->
			<param name="commit_width" value="2"/>
			<!-- commit_width determins the number of ports of register files -->
			<param name="fp_issue_width" value="2"/>
			<param name="prediction_width" value="1"/>
			<!-- number of branch instructions can be predicted simultannouesl-->
			<!-- Current version of McPAT does not distinguish int and floating point pipelines
			Theses parameters are reserved for future use.-->
			<param name="pipelines_per_core" value="1,1"/>
			<!--integer_pipeline and floating_pipelines, if the floating_pipelines is 0, then the pipeline is shared-->
			<param name="pipeline_depth" value="14,14"/>
			<!-- pipeline depth of int and fp, if pipeline is shared, the second number is the average cycles of fp ops -->
			<!-- issue and exe unit-->
			<param name="ALU_per_core" value="3"/>
			<param name="MUL_per_core" value="1"/>
			<!-- In superscalar processors, usually all ALU are not the same. certain inst. can only
			be processed by certain ALU. However, current McPAT does not consider this subtle difference -->
			<param name="FPU_per_core" value="2"/>
			<!-- buffer between IF and ID stage -->
			<param name="instruction_buffer_size" value="32"/>
			<!-- buffer between ID and sche/exe stage -->
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="1"/><!-- 0 PHYREG based, 1 RSBASED-->
			<!-- McPAT support 2 types of OoO cores, RS based and physical reg based-->
			<param name="instruction_window_size" value="36"/>
			<param name="fp_instruction_window_size" value="0"/>
			<!-- the instruction issue Q as in Alpha 21264; The RS as in Intel P6 -->
			<param name="ROB_size" value="64"/>
			<!-- each in-flight instruction has an entry in ROB -->
			<!-- registers -->
			<param name="archi_Regs_IRF_size" value="16"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<!--  if OoO processor, phy_reg number is needed for renaming logic, 
			renaming logic is for both integer and floating point insts.  -->
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<!-- rename logic -->
			<param name="rename_scheme" value="0"/>
			<!-- can be RAM based(0) or CAM based(1) rename scheme
			RAM-based scheme will have free list, status table;
			RAM-based scheme have the valid bit in the data field of the CAM 
			both RAM and CAM need RAM-based checkpoint table, checkpoint_depth=# of in_flight instructions;
			Detailed RAT Implementation see TR -->
			<param name="register_windows_size" value="0"/>
			<!-- how many windows in the windowed register file, sun processors;
			no register windowing is used when this number is 0 -->
			<!-- In OoO cores, loads and stores can be issued whether inorder(Pentium Pro) or (OoO)out-of-order(Alpha),
			They will always try to exeute out-of-order though. -->
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="96"/>
			<!-- By default, in-order cores do not have load buffers -->
			<param name="load_buffer_size" value="48"/>
			<!-- number of ports refer to sustainable concurrent memory accesses -->
			<param name="memory_ports" value="1"/>
			<!-- max_allowed_in_flight_memo_instructions determins the # of ports of load and store buffer
			as well as the ports of Dcache which is connected to LSU -->
			<!-- dual-pumped Dcache can be used to save the extra read/write ports -->
			<param name="RAS_size" value="64"/>
			<!-- general stats, defines simulation periods;require total, idle, and busy cycles for senity check  -->
			<!-- please note: if target architecture is X86, then all the instrucions refer to (fused) micro-ops -->
			<stat name="total_instructions" value="24057126"/>
			<stat name="int_instructions" value="17541674"/>
			<stat name="fp_instructions" value="4588466"/>
			<stat name="branch_instructions" value="1926986"/>
			<stat name="branch_mispredictions" value="343891"/>
			<stat name="load_instructions" value="3352245"/>
			<stat name="store_instructions" value="2392198"/>
			<stat name="committed_instructions" value="24057126"/>
			<stat name="committed_int_instructions" value="17541674"/>
			<stat name="committed_fp_instructions" value="4588466"/>
			<stat name="total_cycles" value="51173954"/>
			<stat name="idle_cycles" value="4870658"/>
			<stat name="busy_cycles"  value="46303295"/>
			<!-- instruction buffer stats -->
			<!-- ROB stats, both RS and Phy based OoOs have ROB
			performance simulator should capture the difference on accesses,
			otherwise, McPAT has to guess based on number of commited instructions. -->
			<stat name="ROB_reads" value="24061316"/>
			<stat name="ROB_writes" value="24061316"/>
			<!-- RAT accesses -->
			<stat name="rename_reads" value="48114252"/>
			<stat name="rename_writes" value="24057126"/>
			<stat name="fp_rename_reads" value="9176932"/>
			<stat name="fp_rename_writes" value="4588466"/>
			<!-- decode and rename stage use this, should be total ic - nop -->
			<!-- Inst window stats -->
			<stat name="inst_window_reads" value="24057126"/>
			<stat name="inst_window_writes" value="24057126"/>
			<stat name="inst_window_wakeup_accesses" value="48114252"/>
			<stat name="fp_inst_window_reads" value="12028563"/>
			<stat name="fp_inst_window_writes" value="12028563"/>
			<stat name="fp_inst_window_wakeup_accesses" value="24057126"/>
			<!--  RF accesses -->
			<stat name="int_regfile_reads" value="36085689"/>
			<stat name="float_regfile_reads" value="6014281"/>
			<stat name="int_regfile_writes" value="18042844"/>
			<stat name="float_regfile_writes" value="3007140"/>
			<!-- accesses to the working reg -->
			<stat name="function_calls" value="1202856"/>
			<stat name="context_switches" value="0"/>
			<!-- Number of Windowes switches (number of function calls and returns)-->
			<!-- Alu stats by default, the processor has one FPU that includes the divider and 
			 multiplier. The fpu accesses should include accesses to multiplier and divider  -->
			<stat name="ialu_accesses" value="17545864"/>
			<stat name="fpu_accesses" value="4588466"/>
			<stat name="mul_accesses" value="1913208"/>
			<stat name="cdb_alu_accesses" value="17545864"/>
			<stat name="cdb_mul_accesses" value="1913208"/>
			<stat name="cdb_fpu_accesses" value="4588466"/>
			<!-- multiple cycle accesses should be counted multiple times, 
			otherwise, McPAT can use internal counter for different floating point instructions 
			to get final accesses. But that needs detailed info for floating point inst mix -->
			<!--  currently the performance simulator should 
			make sure all the numbers are final numbers, 
			including the explicit read/write accesses, 
			and the implicite accesses such as replacements and etc.
			Future versions of McPAT may be able to reason the implicite access
			based on param and stats of last level cache
			The same rule applies to all cache access stats too!  -->
			<stat name="IFU_duty_cycle" value="0.470105"/>
			<stat name="LSU_duty_cycle" value="0.112253"/>
			<stat name="MemManU_I_duty_cycle" value="0.470105"/>
			<stat name="MemManU_D_duty_cycle" value="0.112253"/>
			<stat name="ALU_duty_cycle" value="0.126814"/>
			<stat name="MUL_duty_cycle" value="0.037386"/>
			<stat name="FPU_duty_cycle" value="0.089664"/>
			<stat name="ALU_cdb_duty_cycle" value="0.126814"/>
			<stat name="MUL_cdb_duty_cycle" value="0.037386"/>
			<stat name="FPU_cdb_duty_cycle" value="0.089664"/>
			<param name="number_of_BPT" value="2"/>
			<component id="system.core2.predictor" name="PBT">
				<!-- branch predictor; tournament predictor see Alpha implementation -->
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="128"/>
				<stat name="total_accesses" value="0"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
				<!-- there is no write requests to itlb although writes happen to itlb after miss,
				which is actually a replacement -->
			</component>
			<component id="system.core2.icache" name="icache">
				<!-- there is no write requests to itlb although writes happen to it after miss, 
				which is actually a replacement -->
				<param name="icache_config" value="16384,64,4,1,1,4, 0, 1"/>
				<!-- the parameters are capacity,block_width, associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
				<param name="buffer_sizes" value="16, 16, 16, 0"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->
				<stat name="read_accesses" value="0"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="256"/>
				<stat name="total_accesses" value="5744443"/>
				<stat name="total_misses" value="170647"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dcache" name="dcache">
				<!-- all the buffer related are optional -->
				<param name="dcache_config" value="16384,64,8,2,10,40, 0, 1"/>
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->
				<stat name="read_accesses" value="3352245"/>
				<stat name="write_accesses" value="2392198"/>
				<stat name="read_misses" value="114063"/>
				<stat name="write_misses" value="56584"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<!-- all the buffer related are optional -->
				<param name="BTB_config" value="18944,8,4,1, 1,3"/>
				<stat name="read_accesses" value="1926986"/>
				<stat name="write_accesses" value="0"/>
				<!-- the parameters are capacity,block_width,associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
			</component>
	</component>
			<!--**********************************************************************-->
		<component id="system.core3" name="core3">
		<!-- Core property -->
			<param name="clock_rate" value='1600'/>
			<param name="vdd" value="0.000000"/><!-- 0 means using ITRS default vdd -->
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="16"/>
			<!-- address width determins the tag_width in Cache, LSQ and buffers in cache controller 
			default value is machine_bits, if not set --> 
			<param name="machine_type" value="0"/><!-- 1 inorder; 0 OOO-->
			<!-- inorder/OoO -->
			<param name="number_hardware_threads" value="1"/>
			<!-- number_instruction_fetch_ports(icache ports) is always 1 in single-thread processor,
			it only may be more than one in SMT processors. BTB ports always equals to fetch ports since 
			branch information in consective branch instructions in the same fetch group can be read out from BTB once.--> 
			<param name="fetch_width" value="2"/>
			<!-- fetch_width determins the size of cachelines of L1 cache block -->
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="2"/>
			<!-- decode_width determins the number of ports of the 
			renaming table (both RAM and CAM) scheme -->
			<param name="x86" value="1"/> 
			<param name="micro_opcode_width" value="8"/> 
			<param name="issue_width" value="2"/>
			<param name="peak_issue_width" value="3"/>
			<!-- issue_width determins the number of ports of Issue window and other logic 
				as in the complexity effective proccessors paper; issue_width==dispatch_width -->
			<param name="commit_width" value="2"/>
			<!-- commit_width determins the number of ports of register files -->
			<param name="fp_issue_width" value="2"/>
			<param name="prediction_width" value="1"/>
			<!-- number of branch instructions can be predicted simultannouesl-->
			<!-- Current version of McPAT does not distinguish int and floating point pipelines
			Theses parameters are reserved for future use.-->
			<param name="pipelines_per_core" value="1,1"/>
			<!--integer_pipeline and floating_pipelines, if the floating_pipelines is 0, then the pipeline is shared-->
			<param name="pipeline_depth" value="14,14"/>
			<!-- pipeline depth of int and fp, if pipeline is shared, the second number is the average cycles of fp ops -->
			<!-- issue and exe unit-->
			<param name="ALU_per_core" value="3"/>
			<param name="MUL_per_core" value="1"/>
			<!-- In superscalar processors, usually all ALU are not the same. certain inst. can only
			be processed by certain ALU. However, current McPAT does not consider this subtle difference -->
			<param name="FPU_per_core" value="2"/>
			<!-- buffer between IF and ID stage -->
			<param name="instruction_buffer_size" value="32"/>
			<!-- buffer between ID and sche/exe stage -->
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="1"/><!-- 0 PHYREG based, 1 RSBASED-->
			<!-- McPAT support 2 types of OoO cores, RS based and physical reg based-->
			<param name="instruction_window_size" value="36"/>
			<param name="fp_instruction_window_size" value="0"/>
			<!-- the instruction issue Q as in Alpha 21264; The RS as in Intel P6 -->
			<param name="ROB_size" value="64"/>
			<!-- each in-flight instruction has an entry in ROB -->
			<!-- registers -->
			<param name="archi_Regs_IRF_size" value="16"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<!--  if OoO processor, phy_reg number is needed for renaming logic, 
			renaming logic is for both integer and floating point insts.  -->
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<!-- rename logic -->
			<param name="rename_scheme" value="0"/>
			<!-- can be RAM based(0) or CAM based(1) rename scheme
			RAM-based scheme will have free list, status table;
			RAM-based scheme have the valid bit in the data field of the CAM 
			both RAM and CAM need RAM-based checkpoint table, checkpoint_depth=# of in_flight instructions;
			Detailed RAT Implementation see TR -->
			<param name="register_windows_size" value="0"/>
			<!-- how many windows in the windowed register file, sun processors;
			no register windowing is used when this number is 0 -->
			<!-- In OoO cores, loads and stores can be issued whether inorder(Pentium Pro) or (OoO)out-of-order(Alpha),
			They will always try to exeute out-of-order though. -->
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="96"/>
			<!-- By default, in-order cores do not have load buffers -->
			<param name="load_buffer_size" value="48"/>
			<!-- number of ports refer to sustainable concurrent memory accesses -->
			<param name="memory_ports" value="1"/>
			<!-- max_allowed_in_flight_memo_instructions determins the # of ports of load and store buffer
			as well as the ports of Dcache which is connected to LSU -->
			<!-- dual-pumped Dcache can be used to save the extra read/write ports -->
			<param name="RAS_size" value="64"/>
			<!-- general stats, defines simulation periods;require total, idle, and busy cycles for senity check  -->
			<!-- please note: if target architecture is X86, then all the instrucions refer to (fused) micro-ops -->
			<stat name="total_instructions" value="26877269"/>
			<stat name="int_instructions" value="19533153"/>
			<stat name="fp_instructions" value="5210908"/>
			<stat name="branch_instructions" value="2133208"/>
			<stat name="branch_mispredictions" value="390289"/>
			<stat name="load_instructions" value="3688136"/>
			<stat name="store_instructions" value="2598895"/>
			<stat name="committed_instructions" value="26877269"/>
			<stat name="committed_int_instructions" value="19533153"/>
			<stat name="committed_fp_instructions" value="5210908"/>
			<stat name="total_cycles" value="51173954"/>
			<stat name="idle_cycles" value="1086829"/>
			<stat name="busy_cycles"  value="50087124"/>
			<!-- instruction buffer stats -->
			<!-- ROB stats, both RS and Phy based OoOs have ROB
			performance simulator should capture the difference on accesses,
			otherwise, McPAT has to guess based on number of commited instructions. -->
			<stat name="ROB_reads" value="26881656"/>
			<stat name="ROB_writes" value="26881656"/>
			<!-- RAT accesses -->
			<stat name="rename_reads" value="53754538"/>
			<stat name="rename_writes" value="26877269"/>
			<stat name="fp_rename_reads" value="10421816"/>
			<stat name="fp_rename_writes" value="5210908"/>
			<!-- decode and rename stage use this, should be total ic - nop -->
			<!-- Inst window stats -->
			<stat name="inst_window_reads" value="26877269"/>
			<stat name="inst_window_writes" value="26877269"/>
			<stat name="inst_window_wakeup_accesses" value="53754538"/>
			<stat name="fp_inst_window_reads" value="13438634"/>
			<stat name="fp_inst_window_writes" value="13438634"/>
			<stat name="fp_inst_window_wakeup_accesses" value="26877269"/>
			<!--  RF accesses -->
			<stat name="int_regfile_reads" value="40315903"/>
			<stat name="float_regfile_reads" value="6719317"/>
			<stat name="int_regfile_writes" value="20157951"/>
			<stat name="float_regfile_writes" value="3359658"/>
			<!-- accesses to the working reg -->
			<stat name="function_calls" value="1343863"/>
			<stat name="context_switches" value="0"/>
			<!-- Number of Windowes switches (number of function calls and returns)-->
			<!-- Alu stats by default, the processor has one FPU that includes the divider and 
			 multiplier. The fpu accesses should include accesses to multiplier and divider  -->
			<stat name="ialu_accesses" value="19537540"/>
			<stat name="fpu_accesses" value="5210908"/>
			<stat name="mul_accesses" value="2171200"/>
			<stat name="cdb_alu_accesses" value="19537540"/>
			<stat name="cdb_mul_accesses" value="2171200"/>
			<stat name="cdb_fpu_accesses" value="5210908"/>
			<!-- multiple cycle accesses should be counted multiple times, 
			otherwise, McPAT can use internal counter for different floating point instructions 
			to get final accesses. But that needs detailed info for floating point inst mix -->
			<!--  currently the performance simulator should 
			make sure all the numbers are final numbers, 
			including the explicit read/write accesses, 
			and the implicite accesses such as replacements and etc.
			Future versions of McPAT may be able to reason the implicite access
			based on param and stats of last level cache
			The same rule applies to all cache access stats too!  -->
			<stat name="IFU_duty_cycle" value="0.525214"/>
			<stat name="LSU_duty_cycle" value="0.122856"/>
			<stat name="MemManU_I_duty_cycle" value="0.525214"/>
			<stat name="MemManU_D_duty_cycle" value="0.122856"/>
			<stat name="ALU_duty_cycle" value="0.141129"/>
			<stat name="MUL_duty_cycle" value="0.042428"/>
			<stat name="FPU_duty_cycle" value="0.101827"/>
			<stat name="ALU_cdb_duty_cycle" value="0.141129"/>
			<stat name="MUL_cdb_duty_cycle" value="0.042428"/>
			<stat name="FPU_cdb_duty_cycle" value="0.101827"/>
			<param name="number_of_BPT" value="2"/>
			<component id="system.core3.predictor" name="PBT">
				<!-- branch predictor; tournament predictor see Alpha implementation -->
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="128"/>
				<stat name="total_accesses" value="0"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
				<!-- there is no write requests to itlb although writes happen to itlb after miss,
				which is actually a replacement -->
			</component>
			<component id="system.core3.icache" name="icache">
				<!-- there is no write requests to itlb although writes happen to it after miss, 
				which is actually a replacement -->
				<param name="icache_config" value="16384,64,4,1,1,4, 0, 1"/>
				<!-- the parameters are capacity,block_width, associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
				<param name="buffer_sizes" value="16, 16, 16, 0"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->
				<stat name="read_accesses" value="0"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="256"/>
				<stat name="total_accesses" value="6287031"/>
				<stat name="total_misses" value="162784"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dcache" name="dcache">
				<!-- all the buffer related are optional -->
				<param name="dcache_config" value="16384,64,8,2,10,40, 0, 1"/>
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->
				<stat name="read_accesses" value="3688136"/>
				<stat name="write_accesses" value="2598895"/>
				<stat name="read_misses" value="113751"/>
				<stat name="write_misses" value="49033"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<!-- all the buffer related are optional -->
				<param name="BTB_config" value="18944,8,4,1, 1,3"/>
				<stat name="read_accesses" value="2133208"/>
				<stat name="write_accesses" value="0"/>
				<!-- the parameters are capacity,block_width,associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
			</component>
	</component>
			<!--**********************************************************************-->
		<component id="system.L20" name="L20">
				<param name="L2_config" value="262144,64,8,8,1,8, 0, 1"/>
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<param name="clockrate" value="2800"/>
				<param name="vdd" value="0.000000"/><!-- 0 means using ITRS default vdd -->
				<param name="ports" value="1,1,1"/>
				<param name="device_type" value="0"/>
				<stat name="read_accesses" value="216800"/>
				<stat name="write_accesses" value="78944"/>
				<stat name="read_misses" value="153416"/>
				<stat name="write_misses" value="78669"/>
				<stat name="conflicts" value="0"/>
				<stat name="duty_cycle" value="0.005779"/>
		</component>
		<component id="system.L21" name="L21">
				<param name="L2_config" value="131072,64,8,8,1,8, 0, 1"/>
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<param name="clockrate" value="1600"/>
				<param name="vdd" value="0.000000"/><!-- 0 means using ITRS default vdd -->
				<param name="ports" value="1,1,1"/>
				<param name="device_type" value="0"/>
				<stat name="read_accesses" value="103952"/>
				<stat name="write_accesses" value="48308"/>
				<stat name="read_misses" value="78809"/>
				<stat name="write_misses" value="48212"/>
				<stat name="conflicts" value="0"/>
				<stat name="duty_cycle" value="0.002975"/>
		</component>
		<component id="system.L22" name="L22">
				<param name="L2_config" value="131072,64,8,8,1,8, 0, 1"/>
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<param name="clockrate" value="1600"/>
				<param name="vdd" value="0.000000"/><!-- 0 means using ITRS default vdd -->
				<param name="ports" value="1,1,1"/>
				<param name="device_type" value="0"/>
				<stat name="read_accesses" value="114063"/>
				<stat name="write_accesses" value="56584"/>
				<stat name="read_misses" value="88923"/>
				<stat name="write_misses" value="56477"/>
				<stat name="conflicts" value="0"/>
				<stat name="duty_cycle" value="0.003335"/>
		</component>
		<component id="system.L23" name="L23">
				<param name="L2_config" value="131072,64,8,8,1,8, 0, 1"/>
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<param name="clockrate" value="1600"/>
				<param name="vdd" value="0.000000"/><!-- 0 means using ITRS default vdd -->
				<param name="ports" value="1,1,1"/>
				<param name="device_type" value="0"/>
				<stat name="read_accesses" value="113751"/>
				<stat name="write_accesses" value="49033"/>
				<stat name="read_misses" value="85008"/>
				<stat name="write_misses" value="48921"/>
				<stat name="conflicts" value="0"/>
				<stat name="duty_cycle" value="0.003181"/>
		</component>
		<component id="system.L30" name="L30">
				<param name="L3_config" value="8388608,64,16, 16, 16, 30,1"/>
		<!-- the parameters are capacity,block_width, associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
				<param name="clockrate" value="1000"/>
				<param name="vdd" value="0.000000"/><!-- 0 means using ITRS default vdd -->
				<param name="ports" value="1,1,1"/>
				<param name="device_type" value="0"/>
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->
				<stat name="read_accesses" value="406156"/>
				<stat name="write_accesses" value="232279"/>
				<stat name="read_misses" value="169770"/>
				<stat name="write_misses" value="200421"/>
				<stat name="conflicts" value="0"/>
				<stat name="duty_cycle" value="0.012476"/>
		</component>
			<!--**********************************************************************-->
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="vdd" value="0.000000"/><!-- 0 means using ITRS default vdd -->
			<param name="type" value="0"/>
			<!--0:bus, 1:NoC , for bus no matter how many nodes sharing the bus at each time only one node can send req -->
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="0"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="1"/>
			<param name="output_ports" value="1"/>
			<param name="flit_bits" value="256"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="0.000000"/>
		</component>
			<!--**********************************************************************-->
		<component id="system.mc" name="mc">
			<!-- current version of McPAT uses published values for base parameters of memory controller
			improvments on MC will be added in later versions. -->
			<param name="mc_clock" value="200"/><!--MHz-->
			<param name="vdd" value="0"/><!-- 0 means using ITRS default vdd -->
			<param name="peak_transfer_rate" value="3200"/>
			<param name="block_size" value="64"/><!--B-->
			<param name="number_mcs" value="0"/>
			<!-- current McPAT only supports homogeneous memory controllers -->
			<param name="memory_channels_per_mc" value="1"/>
			<param name="number_ranks" value="2"/>
			<param name="withPHY" value="0"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="128"/>
			<param name="addressbus_width" value="51"/>
			<!-- McPAT will add the control bus width to the addressbus width automatically -->
			<stat name="memory_accesses" value="518707"/>
			<stat name="memory_reads" value="314663"/>
			<stat name="memory_writes" value="204044"/>
			<!-- McPAT does not track individual mc, instead, it takes the total accesses and calculate 
			the average power per MC or per channel. This is sufficent for most application. 
			Further trackdown can be easily added in later versions. -->
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="0"/> <!-- 1: low power; 0 high performance -->
			<param name="clockrate" value="350"/>
			<param name="vdd" value="0"/><!-- 0 means using ITRS default vdd -->
			<param name="number_units" value="0"/> <!-- unlike PCIe and memory controllers, each Ethernet controller only have one port -->
			<stat name="duty_cycle" value="1.0"/> <!-- achievable max load <= 1.0 -->
			<stat name="total_load_perc" value="0.7"/> <!-- ratio of total achived load to total achivable bandwidth  -->
		</component>
		<component id="system.pcie" name="pcie">
			<!-- On chip PCIe controller, including Phy-->
			<param name="type" value="0"/> <!-- 1: low power; 0 high performance -->
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="vdd" value="0"/><!-- 0 means using ITRS default vdd -->
			<param name="number_units" value="0"/>
			<param name="num_channels" value="8"/> <!-- 2 ,4 ,8 ,16 ,32 -->
			<stat name="duty_cycle" value="1.0"/> <!-- achievable max load <= 1.0 -->
			<stat name="total_load_perc" value="0.7"/> <!-- Percentage of total achived load to total achivable bandwidth  -->
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/> <!-- 1: low power; 0 high performance -->
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/><!--Per controller sustainable reak rate MB/S -->
			<param name="vdd" value="0"/><!-- 0 means using ITRS default vdd -->
			<stat name="duty_cycle" value="1.0"/> <!-- achievable max load <= 1.0 -->
			<stat name="total_load_perc" value="0.7"/> <!-- Percentage of total achived load to total achivable bandwidth  -->
		</component>
		<!--**********************************************************************-->
	</component>
</component>