module dff_8bit(
	input [7:0] d,
	input clk,
	input reset,
	output [7:0] q);

	always@(posedge clk)begin
		if(reset)
			q <= 0;
		else
			q <= d;
	end
	
endmodule