#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Mar  8 21:57:26 2025
# Process ID         : 10012
# Current directory  : D:/lab5_5/design_5_adpt_out_0_0_synth_1
# Command line       : vivado.exe -log design_5_adpt_out_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_5_adpt_out_0_0.tcl
# Log file           : D:/lab5_5/design_5_adpt_out_0_0_synth_1/design_5_adpt_out_0_0.vds
# Journal file       : D:/lab5_5/design_5_adpt_out_0_0_synth_1\vivado.jou
# Running On         : jyx
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1240P
# CPU Frequency      : 2112 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16794 MB
# Swap memory        : 3679 MB
# Total Virtual      : 20474 MB
# Available Virtual  : 6517 MB
#-----------------------------------------------------------
source design_5_adpt_out_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.2/data/ip'.
Command: synth_design -top design_5_adpt_out_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.188 ; gain = 466.273
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Q3' is not allowed [D:/lab5_5/exp5_source.v:84]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Q2' is not allowed [D:/lab5_5/exp5_source.v:84]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Q1' is not allowed [D:/lab5_5/exp5_source.v:84]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'Q0' is not allowed [D:/lab5_5/exp5_source.v:84]
INFO: [Synth 8-6157] synthesizing module 'design_5_adpt_out_0_0' [d:/lab5_5/design_5/ip/design_5_adpt_out_0_0/synth/design_5_adpt_out_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'adpt_out' [D:/lab5_5/exp5_source.v:59]
INFO: [Synth 8-6155] done synthesizing module 'adpt_out' (0#1) [D:/lab5_5/exp5_source.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_5_adpt_out_0_0' (0#1) [d:/lab5_5/design_5/ip/design_5_adpt_out_0_0/synth/design_5_adpt_out_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1192.582 ; gain = 576.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1192.582 ; gain = 576.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1192.582 ; gain = 576.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1192.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1195.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1196.215 ; gain = 0.219
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1196.215 ; gain = 580.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1196.215 ; gain = 580.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1196.215 ; gain = 580.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1196.215 ; gain = 580.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[31] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[30] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[29] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[28] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[27] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[26] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[25] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[24] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[23] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[22] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[21] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[20] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[19] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[18] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[17] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[16] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[15] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[14] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[13] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[12] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[11] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[10] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[9] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[8] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[7] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[6] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[5] driven by constant 1
INFO: [Synth 8-3917] design design_5_adpt_out_0_0 has port led[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1206.586 ; gain = 590.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1371.023 ; gain = 755.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1371.023 ; gain = 755.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1380.613 ; gain = 764.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1597.414 ; gain = 981.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1597.414 ; gain = 981.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1597.414 ; gain = 981.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1597.414 ; gain = 981.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1597.414 ; gain = 981.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1597.414 ; gain = 981.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1597.414 ; gain = 981.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1597.414 ; gain = 977.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:01:11 . Memory (MB): peak = 1597.414 ; gain = 981.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 54a74b01
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:26 . Memory (MB): peak = 1597.414 ; gain = 1212.539
INFO: [Common 17-1381] The checkpoint 'D:/lab5_5/design_5_adpt_out_0_0_synth_1/design_5_adpt_out_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1597.414 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_5_adpt_out_0_0_utilization_synth.rpt -pb design_5_adpt_out_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar  8 21:59:14 2025...
