$date
	Tue Nov 07 12:49:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! o $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! o $end
$var wire 1 % x $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1%
1$
1#
1"
#20
0!
0$
0"
#30
1!
1$
0#
1"
#40
0!
0%
0"
#50
1%
0$
1#
1"
#60
0#
#70
1!
1$
1#
0"
#80
