set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/nguyen2604/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/nguyen2604/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/Random_forest_top_ver2"
set ::env(//) "Technology-Specific Configs"
set ::env(DESIGN_NAME) "Random_forest_top_ver2"
set ::env(VERILOG_FILES) "/openlane/designs/Random_forest_top_ver2/src/tree_rom_15.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_7.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_8.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_4.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_10.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_0.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_11.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_12.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_20.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_5.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_1.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_18.v /openlane/designs/Random_forest_top_ver2/src/Random_forest_top_ver2.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_2.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_17.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_19.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_16.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_3.v /openlane/designs/Random_forest_top_ver2/src/test_syntax.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_13.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_6.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_14.v /openlane/designs/Random_forest_top_ver2/src/tree_rom_9.v"
set ::env(CLOCK_PERIOD) "10"
set ::env(CLOCK_PORT) "clk"
set ::env(PNR_SDC_FILE) "/openlane/designs/Random_forest_top_ver2/src/Random_forest_top_ver2.sdc"
set ::env(SIGNOFF_SDC_FILE) "/openlane/designs/Random_forest_top_ver2/src/Random_forest_top_ver2.sdc"
set ::env(RUN_MAGIC_DRC) "1"
set ::env(RUN_MAGIC_LVS) "1"
set ::env(SYNTH_STRATEGY) "AREA 0"
set ::env(MAX_FANOUT_CONSTRAINT) "8"
set ::env(SYNTH_MAX_FANOUT) "8"
set ::env(SYNTH_BUFFERING) "1"
set ::env(SYNTH_SIZING) "1"
set ::env(FP_CORE_UTIL) "40"
set ::env(FP_ASPECT_RATIO) "1"
set ::env(FP_IO_MODE) "1"
set ::env(FP_CORE_MARGIN) "2"
set ::env(PL_TARGET_DENSITY) "0.45"
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) "1"
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) "1"
set ::env(PL_RESIZER_BUFFER_INPUT_PORTS) "1"
set ::env(PL_RESIZER_BUFFER_OUTPUT_PORTS) "1"
set ::env(PL_MAX_DISPLACEMENT_X) "500"
set ::env(PL_MAX_DISPLACEMENT_Y) "500"
set ::env(CTS_STRATEGY) "17"
set ::env(CTS_TARGET_SKEW) "50"
set ::env(CTS_CLK_MAX_WIRE_LENGTH) "200"
set ::env(CTS_CLK_BUFFER_LIST) "sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4"
set ::env(GRT_ADJUSTMENT) "0.3"
set ::env(GRT_ALLOW_CONGESTION) "1"
set ::env(DRT_OPT_ITERS) "64"
set ::env(ROUTING_CORES) "4"
set ::env(DIODE_INSERTION_STRATEGY) "4"
set ::env(GRT_OVERFLOW_ITERS) "50"
set ::env(GRT_ANT_ITERS) "15"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(FP_PDN_VWIDTH) "3"
set ::env(FP_PDN_HWIDTH) "3"
set ::env(FP_PDN_VPITCH) "30"
set ::env(FP_PDN_HPITCH) "30"
set ::env(FP_PDN_SKIPTRIM) "1"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/Random_forest_top_ver2/pin_order.cfg"
