# Autogenerated CACTI config file
-size (bytes) 237478141
-block size (bytes) 512
-associativity 1
-UCA bank count 4
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0
-technology (u) 0.032
-page size (bits) 65536
-burst length 8
-internal prefetch width 4
-Data array cell type - "comm-dram"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-lstp"
-output/input bus width 256
-operating temperature (K) 350
-cache type "ram"
-tag size (b) 6
-access mode - "normal"
-design objective 1:0:3:0:92
-deviate 60:100000:865100:624501:800304
-NUCAdesign objective 100:100:12:17:100
-NUCAdeviate 10:10000:8833:10000:10000
-Optimize "NONE"
-Cache model - "UCA"
-NUCA bank count 75
-Wire signalling - "Global_10"
-Wire inside mat - "global"
-Wire outside mat - "semi-global"
-Interconnect projection - "aggressive"
-Core count 4
-Cache level - "L2"
