#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bca03d9bc0 .scope module, "testbenchCPU" "testbenchCPU" 2 3;
 .timescale 0 0;
L_0x55bca0427ca0/d .functor BUFZ 32, L_0x55bca0417920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bca0427ca0 .delay 32 (2,2,2) L_0x55bca0427ca0/d;
v0x55bca0415d40_0 .var "CLK", 0 0;
v0x55bca0415e50_0 .net "INS", 31 0, L_0x55bca0427ca0;  1 drivers
v0x55bca0415f10_0 .net "PC", 7 0, v0x55bca0415180_0;  1 drivers
v0x55bca0415fb0_0 .var "RESET", 0 0;
v0x55bca04160a0_0 .net *"_s0", 31 0, L_0x55bca0417920;  1 drivers
v0x55bca0416190_0 .net *"_s2", 31 0, L_0x55bca04179c0;  1 drivers
L_0x7f90bcae10a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bca0416270_0 .net *"_s5", 23 0, L_0x7f90bcae10a8;  1 drivers
L_0x7f90bcae10f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bca0416350_0 .net/2u *"_s6", 31 0, L_0x7f90bcae10f0;  1 drivers
v0x55bca0416430_0 .net *"_s8", 31 0, L_0x55bca0427b10;  1 drivers
v0x55bca0416510 .array "instructions", 0 255, 31 0;
L_0x55bca0417920 .array/port v0x55bca0416510, L_0x55bca0427b10;
L_0x55bca04179c0 .concat [ 8 24 0 0], v0x55bca0415180_0, L_0x7f90bcae10a8;
L_0x55bca0427b10 .arith/div 32, L_0x55bca04179c0, L_0x7f90bcae10f0;
S_0x55bca03e0c60 .scope module, "mycpu" "cpu" 2 12, 3 7 0, S_0x55bca03d9bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "PC"
    .port_info 1 /INPUT 32 "INS"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
L_0x55bca0417860 .functor BUFZ 8, L_0x55bca0416780, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55bca0414b60_0 .net "ALOP1", 7 0, v0x55bca0411de0_0;  1 drivers
v0x55bca0414c70_0 .net "ALOP2", 7 0, L_0x55bca0417860;  1 drivers
v0x55bca0414d30_0 .net "ALUOUT", 7 0, v0x55bca0412a00_0;  1 drivers
v0x55bca0414e50_0 .net "CLK", 0 0, v0x55bca0415d40_0;  1 drivers
v0x55bca0414ef0_0 .net "DESTINATION", 7 0, L_0x55bca0417030;  1 drivers
v0x55bca0414fe0_0 .net "INS", 31 0, L_0x55bca0427ca0;  alias, 1 drivers
v0x55bca04150c0_0 .net "OP", 7 0, L_0x55bca0417680;  1 drivers
v0x55bca0415180_0 .var "PC", 7 0;
v0x55bca0415240_0 .net "REGOUT1", 7 0, L_0x55bca0416780;  1 drivers
v0x55bca0415330_0 .net "REGOUT2", 7 0, L_0x55bca0416c50;  1 drivers
v0x55bca04153d0_0 .net "RESET", 0 0, v0x55bca0415fb0_0;  1 drivers
v0x55bca04154a0_0 .net "SOURCE1", 7 0, L_0x55bca04172e0;  1 drivers
v0x55bca0415560_0 .net "SOURCE2", 7 0, L_0x55bca0417500;  1 drivers
v0x55bca0415650_0 .net "TWOSCOMPOUT", 7 0, v0x55bca0414a60_0;  1 drivers
v0x55bca04156f0_0 .net "TWOSMUXOUT", 7 0, v0x55bca04123d0_0;  1 drivers
v0x55bca0415800_0 .net *"_s9", 8 0, L_0x55bca0417240;  1 drivers
v0x55bca04158e0_0 .net "aluOP", 2 0, v0x55bca0412ff0_0;  1 drivers
v0x55bca04159f0_0 .net "immeMUXSEL", 0 0, v0x55bca04130e0_0;  1 drivers
v0x55bca0415ae0_0 .net "regWRITEEN", 0 0, v0x55bca04131e0_0;  1 drivers
v0x55bca0415bd0_0 .net "twoscompMUXSEL", 0 0, v0x55bca0413280_0;  1 drivers
L_0x55bca0416d60 .part L_0x55bca0417030, 0, 3;
L_0x55bca0416e00 .part L_0x55bca04172e0, 0, 3;
L_0x55bca0416ef0 .part L_0x55bca0417500, 0, 3;
L_0x55bca0417030 .delay 8 (1,1,1) L_0x55bca0417030/d;
L_0x55bca0417030/d .part L_0x55bca0427ca0, 16, 8;
L_0x55bca0417240 .part L_0x55bca0427ca0, 8, 9;
L_0x55bca04172e0 .delay 8 (1,1,1) L_0x55bca04172e0/d;
L_0x55bca04172e0/d .part L_0x55bca0417240, 0, 8;
L_0x55bca0417500 .delay 8 (1,1,1) L_0x55bca0417500/d;
L_0x55bca0417500/d .part L_0x55bca0427ca0, 0, 8;
L_0x55bca0417680 .delay 8 (1,1,1) L_0x55bca0417680/d;
L_0x55bca0417680/d .part L_0x55bca0427ca0, 24, 8;
S_0x55bca03e0de0 .scope module, "muximme" "mux2to1" 3 37, 4 1 0, S_0x55bca03e0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x55bca03d86e0_0 .net "INPUT1", 7 0, v0x55bca04123d0_0;  alias, 1 drivers
v0x55bca0411d00_0 .net "INPUT2", 7 0, L_0x55bca0417500;  alias, 1 drivers
v0x55bca0411de0_0 .var "RESULT", 7 0;
v0x55bca0411ea0_0 .net "SELECT", 0 0, v0x55bca04130e0_0;  alias, 1 drivers
E_0x55bca03a5b30 .event edge, v0x55bca0411ea0_0, v0x55bca03d86e0_0, v0x55bca0411d00_0;
S_0x55bca0411fe0 .scope module, "muxtwos" "mux2to1" 3 36, 4 1 0, S_0x55bca03e0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT1"
    .port_info 1 /INPUT 8 "INPUT2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 1 "SELECT"
v0x55bca04121f0_0 .net "INPUT1", 7 0, L_0x55bca0416c50;  alias, 1 drivers
v0x55bca04122f0_0 .net "INPUT2", 7 0, v0x55bca0414a60_0;  alias, 1 drivers
v0x55bca04123d0_0 .var "RESULT", 7 0;
v0x55bca04124a0_0 .net "SELECT", 0 0, v0x55bca0413280_0;  alias, 1 drivers
E_0x55bca03da590 .event edge, v0x55bca04124a0_0, v0x55bca04121f0_0, v0x55bca04122f0_0;
S_0x55bca04125f0 .scope module, "myalu" "alu" 3 38, 5 1 0, S_0x55bca03e0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
v0x55bca0412810_0 .net "DATA1", 7 0, L_0x55bca0417860;  alias, 1 drivers
v0x55bca0412910_0 .net "DATA2", 7 0, v0x55bca0411de0_0;  alias, 1 drivers
v0x55bca0412a00_0 .var "RESULT", 7 0;
v0x55bca0412ad0_0 .net "SELECT", 2 0, v0x55bca0412ff0_0;  alias, 1 drivers
E_0x55bca03da9e0 .event edge, v0x55bca0412ad0_0, v0x55bca0411de0_0, v0x55bca0412810_0;
S_0x55bca0412c60 .scope module, "mycu" "control_unit" 3 33, 6 11 0, S_0x55bca03e0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OP"
    .port_info 1 /OUTPUT 1 "twoscompMUXSEL"
    .port_info 2 /OUTPUT 1 "immeMUXSEL"
    .port_info 3 /OUTPUT 1 "regWRITEEN"
    .port_info 4 /OUTPUT 3 "aluOP"
v0x55bca0412ef0_0 .net "OP", 7 0, L_0x55bca0417680;  alias, 1 drivers
v0x55bca0412ff0_0 .var "aluOP", 2 0;
v0x55bca04130e0_0 .var "immeMUXSEL", 0 0;
v0x55bca04131e0_0 .var "regWRITEEN", 0 0;
v0x55bca0413280_0 .var "twoscompMUXSEL", 0 0;
E_0x55bca03da7d0 .event edge, v0x55bca0412ef0_0;
S_0x55bca04133e0 .scope module, "myreg" "reg_file" 3 34, 7 1 0, S_0x55bca03e0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x55bca0416780/d .functor BUFZ 8, L_0x55bca04165d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55bca0416780 .delay 8 (2,2,2) L_0x55bca0416780/d;
L_0x55bca0416c50/d .functor BUFZ 8, L_0x55bca0416a40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55bca0416c50 .delay 8 (2,2,2) L_0x55bca0416c50/d;
v0x55bca0413790_0 .net "CLK", 0 0, v0x55bca0415d40_0;  alias, 1 drivers
v0x55bca0413870_0 .net "IN", 7 0, v0x55bca0412a00_0;  alias, 1 drivers
v0x55bca0413930_0 .net "INADDRESS", 2 0, L_0x55bca0416d60;  1 drivers
v0x55bca04139d0_0 .net "OUT1", 7 0, L_0x55bca0416780;  alias, 1 drivers
v0x55bca0413ab0_0 .net "OUT1ADDRESS", 2 0, L_0x55bca0416e00;  1 drivers
v0x55bca0413be0_0 .net "OUT2", 7 0, L_0x55bca0416c50;  alias, 1 drivers
v0x55bca0413ca0_0 .net "OUT2ADDRESS", 2 0, L_0x55bca0416ef0;  1 drivers
v0x55bca0413d60_0 .net "RESET", 0 0, v0x55bca0415fb0_0;  alias, 1 drivers
v0x55bca0413e20_0 .net "WRITE", 0 0, v0x55bca04131e0_0;  alias, 1 drivers
v0x55bca0413ef0_0 .net *"_s0", 7 0, L_0x55bca04165d0;  1 drivers
v0x55bca0413fb0_0 .net *"_s10", 4 0, L_0x55bca0416ae0;  1 drivers
L_0x7f90bcae1060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bca0414090_0 .net *"_s13", 1 0, L_0x7f90bcae1060;  1 drivers
v0x55bca0414170_0 .net *"_s2", 4 0, L_0x55bca0416690;  1 drivers
L_0x7f90bcae1018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bca0414250_0 .net *"_s5", 1 0, L_0x7f90bcae1018;  1 drivers
v0x55bca0414330_0 .net *"_s8", 7 0, L_0x55bca0416a40;  1 drivers
v0x55bca0414410_0 .var/i "i", 31 0;
v0x55bca04144f0 .array "registers", 0 7, 7 0;
E_0x55bca03f3d40 .event edge, v0x55bca0413d60_0, v0x55bca0414410_0;
E_0x55bca03f42d0 .event posedge, v0x55bca0413790_0;
L_0x55bca04165d0 .array/port v0x55bca04144f0, L_0x55bca0416690;
L_0x55bca0416690 .concat [ 3 2 0 0], L_0x55bca0416e00, L_0x7f90bcae1018;
L_0x55bca0416a40 .array/port v0x55bca04144f0, L_0x55bca0416ae0;
L_0x55bca0416ae0 .concat [ 3 2 0 0], L_0x55bca0416ef0, L_0x7f90bcae1060;
S_0x55bca04146d0 .scope module, "twos" "twosComp" 3 35, 8 1 0, S_0x55bca03e0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT"
    .port_info 1 /OUTPUT 8 "RESULT"
v0x55bca0414930_0 .net "INPUT", 7 0, L_0x55bca0416c50;  alias, 1 drivers
v0x55bca0414a60_0 .var "RESULT", 7 0;
E_0x55bca04148b0 .event edge, v0x55bca04121f0_0;
    .scope S_0x55bca0412c60;
T_0 ;
    %wait E_0x55bca03da7d0;
    %load/vec4 v0x55bca0412ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca0413280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca04130e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca04131e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bca0412ff0_0, 0, 3;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca0413280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca04130e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca04131e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bca0412ff0_0, 0, 3;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca0413280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca04130e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca04131e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bca0412ff0_0, 0, 3;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca0413280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca04130e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca04131e0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55bca0412ff0_0, 0, 3;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca0413280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca04130e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca04131e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bca0412ff0_0, 0, 3;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca0413280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca04130e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca04131e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bca0412ff0_0, 0, 3;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55bca04133e0;
T_1 ;
    %wait E_0x55bca03f42d0;
    %load/vec4 v0x55bca0413e20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %delay 2, 0;
    %load/vec4 v0x55bca0413870_0;
    %load/vec4 v0x55bca0413930_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55bca04144f0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55bca04133e0;
T_2 ;
    %wait E_0x55bca03f3d40;
    %load/vec4 v0x55bca0413d60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bca0414410_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55bca0414410_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55bca0414410_0;
    %store/vec4a v0x55bca04144f0, 4, 0;
    %load/vec4 v0x55bca0414410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55bca0414410_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55bca04146d0;
T_3 ;
    %wait E_0x55bca04148b0;
    %load/vec4 v0x55bca0414930_0;
    %muli 255, 0, 8;
    %store/vec4 v0x55bca0414a60_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55bca0411fe0;
T_4 ;
    %wait E_0x55bca03da590;
    %load/vec4 v0x55bca04124a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55bca04121f0_0;
    %store/vec4 v0x55bca04123d0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55bca04122f0_0;
    %store/vec4 v0x55bca04123d0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55bca03e0de0;
T_5 ;
    %wait E_0x55bca03a5b30;
    %load/vec4 v0x55bca0411ea0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55bca03d86e0_0;
    %store/vec4 v0x55bca0411de0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bca0411d00_0;
    %store/vec4 v0x55bca0411de0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55bca04125f0;
T_6 ;
    %wait E_0x55bca03da9e0;
    %load/vec4 v0x55bca0412ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bca0412a00_0, 0, 8;
    %jmp T_6.5;
T_6.0 ;
    %delay 1, 0;
    %load/vec4 v0x55bca0412910_0;
    %store/vec4 v0x55bca0412a00_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %delay 2, 0;
    %load/vec4 v0x55bca0412810_0;
    %load/vec4 v0x55bca0412910_0;
    %add;
    %store/vec4 v0x55bca0412a00_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %delay 1, 0;
    %load/vec4 v0x55bca0412810_0;
    %load/vec4 v0x55bca0412910_0;
    %and;
    %store/vec4 v0x55bca0412a00_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %delay 1, 0;
    %load/vec4 v0x55bca0412810_0;
    %load/vec4 v0x55bca0412910_0;
    %or;
    %store/vec4 v0x55bca0412a00_0, 0, 8;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55bca03e0c60;
T_7 ;
    %wait E_0x55bca03f42d0;
    %load/vec4 v0x55bca04153d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x55bca0415180_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %delay 1, 0;
    %load/vec4 v0x55bca0415180_0;
    %addi 4, 0, 8;
    %store/vec4 v0x55bca0415180_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55bca03d9bc0;
T_8 ;
    %pushi/vec4 84213770, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bca0416510, 4, 0;
    %pushi/vec4 67108869, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bca0416510, 4, 0;
    %pushi/vec4 83951621, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bca0416510, 4, 0;
    %pushi/vec4 16973825, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bca0416510, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x55bca03d9bc0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca0415d40_0, 0, 1;
    %vpi_call 2 29 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bca03d9bc0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca0415fb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca0415fb0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55bca03d9bc0;
T_10 ;
    %delay 7, 0;
    %load/vec4 v0x55bca0415d40_0;
    %inv;
    %store/vec4 v0x55bca0415d40_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbenchCPU.v";
    "./cpu.v";
    "./mux2to1.v";
    "./alu.v";
    "./control_unit.v";
    "./reg_file.v";
    "./twosComp.v";
