{"vcs1":{"timestamp_begin":1731948776.436360107, "rt":2.31, "ut":0.48, "st":0.22}}
{"vcselab":{"timestamp_begin":1731948778.815264555, "rt":1.30, "ut":0.27, "st":0.15}}
{"link":{"timestamp_begin":1731948780.186185837, "rt":0.55, "ut":0.17, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731948775.875747257}
{"VCS_COMP_START_TIME": 1731948775.875747257}
{"VCS_COMP_END_TIME": 1731949274.677348892}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331288}}
{"stitch_vcselab": {"peak_mem": 231548}}
