# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Feb 05 12:23:11 2021
# 
# Allegro PCB Router v16-6-111 made 2012/09/05 at 23:00:56
# Running on: processor21, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Batch File Name: pasde.do
# Did File Name: C:/orcadData/digitalconvertor/allegro/specctra.did
# Current time = Fri Feb 05 12:23:11 2021
# PCB C:/orcadData/digitalconvertor/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-72.0000 ylo=-72.0000 xhi=229.0000 yhi=142.0000
# Total 25 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 34, Images Processed 42, Padstacks Processed 5
# Nets Processed 27, Net Terminals 86
# PCB Area=62370.000  EIC=6  Area/EIC=10395.000  SMDs=3
# Total Pin Count: 97
# Signal Connections Created 59
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 797.8090 Horizontal 442.4820 Vertical 355.3270
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 797.8090 Horizontal 446.2400 Vertical 351.5690
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaal08012.tmp ...
# All Components Selected.
# All Nets Selected.
# Net GND Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 797.8090 Horizontal 442.4820 Vertical 355.3270
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 797.8090 Horizontal 446.2400 Vertical 351.5690
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 797.8090 Horizontal 442.4820 Vertical 355.3270
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 797.8090 Horizontal 446.2400 Vertical 351.5690
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 59
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 797.8090 Horizontal 442.4820 Vertical 355.3270
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 797.8090 Horizontal 446.2400 Vertical 351.5690
# Start Route Pass 1 of 25
# Routing 46 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 11 (Cross: 8, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 46 Successes 46 Failures 0 Vias 8
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 59 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 25
# Routing 58 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 50 Successes 50 Failures 0 Vias 7
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.8182
# End Pass 2 of 25
# 12 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 9 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 10 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 8 Successes 8 Failures 0 Vias 8
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 25
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 2 Total Vias 8
# Percent Connected   77.97
# Manhattan Length 790.9711 Horizontal 439.4567 Vertical 351.5144
# Routed Length 683.4553 Horizontal 340.6968 Vertical 342.7585
# Ratio Actual / Manhattan   0.8641
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 2 Total Vias 8
# Percent Connected   77.97
# Manhattan Length 790.9711 Horizontal 439.4567 Vertical 351.5144
# Routed Length 683.4553 Horizontal 340.6968 Vertical 342.7585
# Ratio Actual / Manhattan   0.8641
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 58 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 6
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 60 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 54 Successes 54 Failures 0 Vias 6
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 7, at vias 1 Total Vias 6
# Percent Connected   77.97
# Manhattan Length 796.3209 Horizontal 441.6382 Vertical 354.6827
# Routed Length 687.9514 Horizontal 342.7645 Vertical 345.1869
# Ratio Actual / Manhattan   0.8639
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 7, at vias 1 Total Vias 6
# Percent Connected   77.97
# Manhattan Length 796.3209 Horizontal 441.6382 Vertical 354.6827
# Routed Length 687.9514 Horizontal 342.7645 Vertical 345.1869
# Ratio Actual / Manhattan   0.8639
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 10 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 6
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 7, at vias 1 Total Vias 6
# Percent Connected   77.97
# Manhattan Length 795.3089 Horizontal 441.3679 Vertical 353.9410
# Routed Length 687.9514 Horizontal 342.7645 Vertical 345.1869
# Ratio Actual / Manhattan   0.8650
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 7, at vias 1 Total Vias 6
# Percent Connected   77.97
# Manhattan Length 795.3089 Horizontal 441.3679 Vertical 353.9410
# Routed Length 687.9514 Horizontal 342.7645 Vertical 345.1869
# Ratio Actual / Manhattan   0.8650
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 58 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 60 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 5 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:15 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:16 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 9 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 62|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 62|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 62|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 64|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 65|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 62|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 64|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 65|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 66|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:17 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 62|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 64|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 65|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 66|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 67|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 68|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:18 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 62|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 64|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 65|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 66|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 67|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 68|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 69|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:18 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 62|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 64|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 65|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 66|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 67|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 68|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 69|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 70|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 71|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 05 12:23:18 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 62|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 64|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 65|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 66|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 67|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 68|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 69|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 70|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 71|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 72|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Fri Feb 05 12:23:18 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Route Pass 1 of 5
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 62|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 64|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 65|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 66|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 67|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 68|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 69|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 70|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 71|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 72|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 73|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# <<ERROR:>> Smart Route: Design has 59 unrouted connections. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:18 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 796.1271 Horizontal 442.4057 Vertical 353.7214
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8626
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 52 Successes 52 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 62|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 64|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 65|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 66|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 67|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 68|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 69|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 70|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 71|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 72|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 73|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 74|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 75|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 05 12:23:18 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 794.7896 Horizontal 442.0484 Vertical 352.7412
# Routed Length 685.4081 Horizontal 340.6020 Vertical 344.8061
# Ratio Actual / Manhattan   0.8624
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Start Clean Pass 1 of 2
# Routing 56 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 51 Successes 51 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 53 Successes 53 Failures 0 Vias 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/digitalconvertor/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   59|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     8|     3|   0|   13|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     2|     0|   0|   13|    7|    0|   0| 81|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    8|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    6|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    6|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  6|     0|     0|   0|   13|    6|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 10|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 11|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 13|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 15|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 16|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 17|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 18|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 20|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 21|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 23|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 24|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 26|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 27|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 29|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 30|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 45|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 46|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 47|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 48|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 49|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 50|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 51|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 52|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 53|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 54|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 55|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 56|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 57|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 58|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 59|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 60|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 61|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 62|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 63|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 64|     0|     0|   0|   13|    5|    0|   0|   |  0:00:01|  0:00:03|
# Clean    | 65|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 66|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 67|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 68|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 69|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 70|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 71|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 72|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 73|     0|     0|   0|   13|    5|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 74|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 75|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 76|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 77|     0|     0|   0|   13|    5|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/orcadData/digitalconvertor/allegro\DIGITALCONVERTOR.dsn
# Nets 27 Connections 59 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 6, at vias 1 Total Vias 5
# Percent Connected   77.97
# Manhattan Length 797.1391 Horizontal 442.6760 Vertical 354.4631
# Routed Length 686.7456 Horizontal 341.9395 Vertical 344.8061
# Ratio Actual / Manhattan   0.8615
# Unconnected Length 144.3115 Horizontal  90.9950 Vertical  53.3165
# Smart Route: Smart_route finished, completion rate: 77.97.
write routes (changed_only) (reset_changed) C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaam08012.tmp
# Routing Written to File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaam08012.tmp
quit
