#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec  4 14:08:00 2025
# Process ID: 14628
# Current directory: C:/Users/User/Desktop/ELD_LAB/lab_11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7808 C:\Users\User\Desktop\ELD_LAB\lab_11\lab_11.xpr
# Log file: C:/Users/User/Desktop/ELD_LAB/lab_11/vivado.log
# Journal file: C:/Users/User/Desktop/ELD_LAB/lab_11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/ELD_LAB/lab_11/lab_11.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/AKASH/ELD_LAB/lab_11' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/User/Desktop/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/AKASH/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 900.016 ; gain = 286.746
update_compile_order -fileset sources_1
open_bd_design {C:/Users/User/Desktop/ELD_LAB/lab_11/lab_11.srcs/sources_1/bd/fft/fft.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - xfft_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </axi_dma_0/Data_S2MM>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </axi_dma_0/Data_S2MM>
Successfully read diagram <fft> from BD file <C:/Users/User/Desktop/ELD_LAB/lab_11/lab_11.srcs/sources_1/bd/fft/fft.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1062.328 ; gain = 79.168
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  4 14:11:57 2025...
