<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p74" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_74{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_74{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_74{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_74{left:189px;bottom:998px;}
#t5_74{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t6_74{left:424px;bottom:976px;letter-spacing:-0.11px;}
#t7_74{left:424px;bottom:959px;letter-spacing:-0.11px;}
#t8_74{left:424px;bottom:943px;letter-spacing:-0.12px;}
#t9_74{left:424px;bottom:926px;letter-spacing:-0.11px;}
#ta_74{left:424px;bottom:909px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#tb_74{left:424px;bottom:892px;letter-spacing:-0.12px;}
#tc_74{left:424px;bottom:875px;letter-spacing:-0.11px;}
#td_74{left:424px;bottom:859px;letter-spacing:-0.11px;}
#te_74{left:424px;bottom:842px;letter-spacing:-0.1px;word-spacing:-0.69px;}
#tf_74{left:424px;bottom:825px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#tg_74{left:424px;bottom:808px;letter-spacing:-0.11px;}
#th_74{left:424px;bottom:791px;letter-spacing:-0.11px;}
#ti_74{left:424px;bottom:774px;letter-spacing:-0.14px;}
#tj_74{left:424px;bottom:758px;letter-spacing:-0.11px;}
#tk_74{left:424px;bottom:741px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tl_74{left:424px;bottom:724px;letter-spacing:-0.11px;}
#tm_74{left:424px;bottom:707px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#tn_74{left:689px;bottom:998px;letter-spacing:-0.11px;}
#to_74{left:689px;bottom:981px;letter-spacing:-0.12px;word-spacing:-0.91px;}
#tp_74{left:689px;bottom:964px;letter-spacing:-0.12px;}
#tq_74{left:189px;bottom:683px;}
#tr_74{left:424px;bottom:683px;letter-spacing:-0.13px;}
#ts_74{left:189px;bottom:658px;}
#tt_74{left:424px;bottom:658px;letter-spacing:-0.12px;}
#tu_74{left:424px;bottom:637px;letter-spacing:-0.1px;word-spacing:-0.65px;}
#tv_74{left:424px;bottom:620px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#tw_74{left:424px;bottom:603px;letter-spacing:-0.11px;}
#tx_74{left:424px;bottom:587px;letter-spacing:-0.1px;}
#ty_74{left:689px;bottom:658px;letter-spacing:-0.11px;}
#tz_74{left:689px;bottom:642px;letter-spacing:-0.12px;word-spacing:-0.91px;}
#t10_74{left:689px;bottom:625px;letter-spacing:-0.12px;}
#t11_74{left:189px;bottom:562px;}
#t12_74{left:424px;bottom:562px;letter-spacing:-0.13px;}
#t13_74{left:424px;bottom:541px;letter-spacing:-0.1px;word-spacing:-1px;}
#t14_74{left:424px;bottom:524px;letter-spacing:-0.12px;}
#t15_74{left:424px;bottom:507px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t16_74{left:424px;bottom:490px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t17_74{left:424px;bottom:474px;letter-spacing:-0.12px;}
#t18_74{left:424px;bottom:457px;letter-spacing:-0.11px;}
#t19_74{left:689px;bottom:562px;letter-spacing:-0.11px;}
#t1a_74{left:689px;bottom:545px;letter-spacing:-0.12px;word-spacing:-0.91px;}
#t1b_74{left:689px;bottom:529px;letter-spacing:-0.12px;}
#t1c_74{left:189px;bottom:432px;letter-spacing:-0.11px;}
#t1d_74{left:424px;bottom:432px;letter-spacing:-0.12px;}
#t1e_74{left:79px;bottom:408px;letter-spacing:-0.16px;}
#t1f_74{left:136px;bottom:408px;letter-spacing:-0.16px;}
#t1g_74{left:189px;bottom:408px;letter-spacing:-0.14px;}
#t1h_74{left:424px;bottom:408px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_74{left:689px;bottom:408px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_74{left:189px;bottom:383px;}
#t1k_74{left:424px;bottom:383px;letter-spacing:-0.12px;}
#t1l_74{left:424px;bottom:362px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t1m_74{left:424px;bottom:345px;letter-spacing:-0.1px;}
#t1n_74{left:689px;bottom:383px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_74{left:189px;bottom:321px;letter-spacing:-0.11px;}
#t1p_74{left:424px;bottom:321px;letter-spacing:-0.12px;}
#t1q_74{left:189px;bottom:296px;letter-spacing:-0.14px;}
#t1r_74{left:424px;bottom:296px;letter-spacing:-0.1px;word-spacing:-0.49px;}
#t1s_74{left:424px;bottom:279px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#t1t_74{left:424px;bottom:263px;letter-spacing:-0.1px;word-spacing:-0.16px;}
#t1u_74{left:424px;bottom:246px;letter-spacing:-0.1px;}
#t1v_74{left:689px;bottom:296px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_74{left:189px;bottom:221px;letter-spacing:-0.13px;}
#t1x_74{left:424px;bottom:221px;letter-spacing:-0.1px;word-spacing:-0.81px;}
#t1y_74{left:424px;bottom:205px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1z_74{left:424px;bottom:188px;letter-spacing:-0.1px;}
#t20_74{left:689px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_74{left:189px;bottom:163px;letter-spacing:-0.14px;}
#t22_74{left:424px;bottom:163px;letter-spacing:-0.12px;}
#t23_74{left:79px;bottom:139px;letter-spacing:-0.16px;}
#t24_74{left:136px;bottom:139px;letter-spacing:-0.16px;}
#t25_74{left:189px;bottom:139px;letter-spacing:-0.14px;}
#t26_74{left:424px;bottom:139px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_74{left:689px;bottom:139px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t28_74{left:689px;bottom:122px;letter-spacing:-0.12px;}
#t29_74{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2a_74{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2b_74{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2c_74{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2d_74{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2e_74{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2f_74{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2g_74{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2h_74{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2i_74{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_74{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_74{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_74{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_74{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_74{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts74" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg74Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg74" style="-webkit-user-select: none;"><object width="935" height="1210" data="74/74.svg" type="image/svg+xml" id="pdf74" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_74" class="t s1_74">2-58 </span><span id="t2_74" class="t s1_74">Vol. 4 </span>
<span id="t3_74" class="t s2_74">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_74" class="t s3_74">0 </span><span id="t5_74" class="t s3_74">Backup/Restore Valid </span>
<span id="t6_74" class="t s3_74">Cleared when a write to IWKeyBackup is </span>
<span id="t7_74" class="t s3_74">initiated, and then set when the latest </span>
<span id="t8_74" class="t s3_74">write of IWKeyBackup has been written to </span>
<span id="t9_74" class="t s3_74">storage that persists across S3/S4 sleep </span>
<span id="ta_74" class="t s3_74">state. If S3/S4 is entered between when an </span>
<span id="tb_74" class="t s3_74">IWKeyBackup write occurs and when this </span>
<span id="tc_74" class="t s3_74">bit is set, then IWKeyBackup may not be </span>
<span id="td_74" class="t s3_74">recovered after S3/S4 exit. During S3/S4 </span>
<span id="te_74" class="t s3_74">sleep state exit (system wake up), this bit is </span>
<span id="tf_74" class="t s3_74">cleared. It is set again when IWKeyBackup is </span>
<span id="tg_74" class="t s3_74">restored from persistent storage and thus </span>
<span id="th_74" class="t s3_74">available to be copied to IWKey using </span>
<span id="ti_74" class="t s3_74">IA32_COPY_PLATFORM_TO_LOCAL MSR. </span>
<span id="tj_74" class="t s3_74">Another write to IWKeyBackup (via </span>
<span id="tk_74" class="t s3_74">IA32_COPY_LOCAL_TO_PLATFORM MSR) </span>
<span id="tl_74" class="t s3_74">may fail if a previous write has not yet set </span>
<span id="tm_74" class="t s3_74">this bit. </span>
<span id="tn_74" class="t s3_74">IF ((CPUID.19H:EBX[4] = 1) </span>
<span id="to_74" class="t s3_74">&amp;&amp; (CPUID.(07H,0).ECX[23] </span>
<span id="tp_74" class="t s3_74">=1)) </span>
<span id="tq_74" class="t s3_74">1 </span><span id="tr_74" class="t s3_74">Reserved </span>
<span id="ts_74" class="t s3_74">2 </span><span id="tt_74" class="t s3_74">Backup Key Storage Read/Write Error </span>
<span id="tu_74" class="t s3_74">Updated prior to backup/restore valid being </span>
<span id="tv_74" class="t s3_74">set. Set when an error is encountered while </span>
<span id="tw_74" class="t s3_74">backing up or restoring a key to persistent </span>
<span id="tx_74" class="t s3_74">storage. </span>
<span id="ty_74" class="t s3_74">IF ((CPUID.19H:EBX[4] = 1) </span>
<span id="tz_74" class="t s3_74">&amp;&amp; (CPUID.(07H,0).ECX[23] </span>
<span id="t10_74" class="t s3_74">=1)) </span>
<span id="t11_74" class="t s3_74">3 </span><span id="t12_74" class="t s3_74">IWKeyBackup Consumed </span>
<span id="t13_74" class="t s3_74">Set after the previous backup operation has </span>
<span id="t14_74" class="t s3_74">been consumed by the platform. This does </span>
<span id="t15_74" class="t s3_74">not indicate that the system is ready for a </span>
<span id="t16_74" class="t s3_74">second IWKeyBackup write as the previous </span>
<span id="t17_74" class="t s3_74">IWKeyBackup write may still need to set </span>
<span id="t18_74" class="t s3_74">Backup/restore valid. </span>
<span id="t19_74" class="t s3_74">IF ((CPUID.19H:EBX[4] = 1) </span>
<span id="t1a_74" class="t s3_74">&amp;&amp; (CPUID.(07H,0).ECX[23] </span>
<span id="t1b_74" class="t s3_74">=1)) </span>
<span id="t1c_74" class="t s3_74">63:4 </span><span id="t1d_74" class="t s3_74">Reserved </span>
<span id="t1e_74" class="t s3_74">C80H </span><span id="t1f_74" class="t s3_74">3200 </span><span id="t1g_74" class="t s3_74">IA32_DEBUG_INTERFACE </span><span id="t1h_74" class="t s3_74">Silicon Debug Feature Control (R/W) </span><span id="t1i_74" class="t s3_74">If CPUID.01H:ECX.[11] = 1 </span>
<span id="t1j_74" class="t s3_74">0 </span><span id="t1k_74" class="t s3_74">Enable (R/W) </span>
<span id="t1l_74" class="t s3_74">BIOS set 1 to enable Silicon debug features. </span>
<span id="t1m_74" class="t s3_74">Default is 0. </span>
<span id="t1n_74" class="t s3_74">If CPUID.01H:ECX.[11] = 1 </span>
<span id="t1o_74" class="t s3_74">29:1 </span><span id="t1p_74" class="t s3_74">Reserved </span>
<span id="t1q_74" class="t s3_74">30 </span><span id="t1r_74" class="t s3_74">Lock (R/W): If 1, locks any further change to </span>
<span id="t1s_74" class="t s3_74">the MSR. The lock bit is set automatically on </span>
<span id="t1t_74" class="t s3_74">the first SMI assertion even if not explicitly </span>
<span id="t1u_74" class="t s3_74">set by BIOS. Default is 0. </span>
<span id="t1v_74" class="t s3_74">If CPUID.01H:ECX.[11] = 1 </span>
<span id="t1w_74" class="t s3_74">31 </span><span id="t1x_74" class="t s3_74">Debug Occurred (R/O): This “sticky bit” is set </span>
<span id="t1y_74" class="t s3_74">by hardware to indicate the status of bit 0. </span>
<span id="t1z_74" class="t s3_74">Default is 0. </span>
<span id="t20_74" class="t s3_74">If CPUID.01H:ECX.[11] = 1 </span>
<span id="t21_74" class="t s3_74">63:32 </span><span id="t22_74" class="t s3_74">Reserved </span>
<span id="t23_74" class="t s3_74">C81H </span><span id="t24_74" class="t s3_74">3201 </span><span id="t25_74" class="t s3_74">IA32_L3_QOS_CFG </span><span id="t26_74" class="t s3_74">L3 QOS Configuration (R/W) </span><span id="t27_74" class="t s3_74">If ( CPUID.(EAX=10H, </span>
<span id="t28_74" class="t s3_74">ECX=1):ECX.[2] = 1 ) </span>
<span id="t29_74" class="t s4_74">Table 2-2. </span><span id="t2a_74" class="t s4_74">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2b_74" class="t s5_74">Register </span>
<span id="t2c_74" class="t s5_74">Address </span>
<span id="t2d_74" class="t s5_74">Architectural MSR Name / Bit Fields </span>
<span id="t2e_74" class="t s5_74">(Former MSR Name) </span><span id="t2f_74" class="t s5_74">MSR/Bit Description </span><span id="t2g_74" class="t s5_74">Comment </span>
<span id="t2h_74" class="t s5_74">Hex </span><span id="t2i_74" class="t s5_74">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
