# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL_Averaging_Filter.srcs/sources_1/imports/new/control_unit.vhd" \
"../../../../HDL_Averaging_Filter.srcs/sim_1/imports/new/control_unit_test.vhd" \

# Do not sort compile order
nosort
