#ifndef __SOCFPGA_FPGA_MMIO_H__
#define __SOCFPGA_FPGA_MMIO_H__

#define FPGA_FREEZE_IP_BASE_ADDR (0x20020400U)   /* Base address of freeze bridge IP */

#endif /* __SOCFPGA_FPGA_MMIO_H__ */
