G5PLACER_32_64_BIT_EXT=64
DESIGN=root
<<<<<<< HEAD
DESDIR=C:\Users\RG\Documents\Firmware\fpga\designer\root
=======
DESDIR=B:\HERMESS_SPSoftware\Firmware\fpga\designer\root
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
FAM=SmartFusion2
DIE=PA4M1000_N
PACKAGE=tq144
SPEED=STD
VOLTAGE=1.2
TEMPR=IND
VOLTR=IND
VCCI_1.2_VOLTR=COM
VCCI_1.5_VOLTR=COM
VCCI_1.8_VOLTR=COM
VCCI_2.5_VOLTR=COM
VCCI_3.3_VOLTR=COM
PDC_IMPORT_HARDERROR=1
RGB_COUNT=8
LAYOUT_MODE=STANDARD
INCREMENTAL_MODE=OFF
PA4GDEV_IOFF_COMBINING=0
PA4_LAYOUT_HIGH_EFFORT_MODE=0
PA5_LAYOUT_HIGH_EFFORT_MODE=0
PDPR=0
PA4_PHYS_OPT_MODE=0
PA5_PHYS_OPT_MODE=0
PA4_LAYOUT_SEQ_OPT_MODE=0
PA5_LAYOUT_SEQ_OPT_MODE=0
RANDOM_SEED=0
NETLIST_TYPE=EDIF
MINDELAYG4_REPAIR=0
MINDELAYG5_REPAIR=0
LAYOUT_STATE=NOT_VALID
<<<<<<< HEAD
PDC_FILE=C:\Users\RG\Documents\Firmware\fpga\constraint\io\user1.pdc,,C:\Users\RG\Documents\Firmware\fpga\constraint\io\user.pdc,,
=======
PDC_FILE=B:\HERMESS_SPSoftware\Firmware\fpga\constraint\io\user1.pdc,,B:\HERMESS_SPSoftware\Firmware\fpga\constraint\io\user.pdc,,
>>>>>>> e34d31ef438c63e3bfd3979803f72878cb389376
USE_CONSTRAINT_FLOW=1
RESTRICTPROBEPINS=0
RESTRICTSPIPINS=0
