Timing Analyzer report for PWM
Thu Feb 15 22:39:30 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Recovery: 'CLK'
 15. Slow 1200mV 85C Model Removal: 'CLK'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLK'
 24. Slow 1200mV 0C Model Hold: 'CLK'
 25. Slow 1200mV 0C Model Recovery: 'CLK'
 26. Slow 1200mV 0C Model Removal: 'CLK'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLK'
 34. Fast 1200mV 0C Model Hold: 'CLK'
 35. Fast 1200mV 0C Model Recovery: 'CLK'
 36. Fast 1200mV 0C Model Removal: 'CLK'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; PWM                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 276.01 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -2.623 ; -31.626            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.500 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -0.918 ; -13.329               ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; CLK   ; 1.148 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -31.253                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.623 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.542      ;
; -2.623 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.542      ;
; -2.623 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.542      ;
; -2.623 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.542      ;
; -2.623 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.542      ;
; -2.623 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.542      ;
; -2.623 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.542      ;
; -2.623 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.542      ;
; -2.535 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.454      ;
; -2.535 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.454      ;
; -2.535 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.454      ;
; -2.535 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.454      ;
; -2.535 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.454      ;
; -2.535 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.454      ;
; -2.535 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.454      ;
; -2.535 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.454      ;
; -2.480 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.399      ;
; -2.480 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.399      ;
; -2.480 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.399      ;
; -2.480 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.399      ;
; -2.480 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.399      ;
; -2.480 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.399      ;
; -2.480 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.399      ;
; -2.480 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.399      ;
; -2.382 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.301      ;
; -2.382 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.301      ;
; -2.382 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.301      ;
; -2.382 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.301      ;
; -2.382 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.301      ;
; -2.382 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.301      ;
; -2.382 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.301      ;
; -2.382 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.301      ;
; -2.334 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.253      ;
; -2.334 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.253      ;
; -2.334 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.253      ;
; -2.334 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.253      ;
; -2.334 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.253      ;
; -2.334 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.253      ;
; -2.334 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.253      ;
; -2.334 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.253      ;
; -2.236 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.155      ;
; -2.236 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.155      ;
; -2.236 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.155      ;
; -2.236 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.155      ;
; -2.236 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.155      ;
; -2.236 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.155      ;
; -2.236 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.155      ;
; -2.236 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.155      ;
; -2.188 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.107      ;
; -2.188 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.107      ;
; -2.188 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.107      ;
; -2.188 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.107      ;
; -2.188 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.107      ;
; -2.188 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.107      ;
; -2.188 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.107      ;
; -2.188 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.107      ;
; -2.098 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.017      ;
; -2.098 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.017      ;
; -2.092 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.011      ;
; -2.036 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.955      ;
; -1.867 ; Dint[0]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.787      ;
; -1.852 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.771      ;
; -1.845 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.764      ;
; -1.797 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.716      ;
; -1.723 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.642      ;
; -1.722 ; Dint[2]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.642      ;
; -1.690 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.609      ;
; -1.646 ; Dint[3]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.566      ;
; -1.632 ; Dint[1]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.552      ;
; -1.573 ; Dint[4]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.493      ;
; -1.431 ; Dint[6]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.351      ;
; -1.369 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.288      ;
; -1.338 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.257      ;
; -1.333 ; Dint[5]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.253      ;
; -1.308 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.227      ;
; -1.250 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.169      ;
; -1.227 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.146      ;
; -1.223 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.142      ;
; -1.195 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.114      ;
; -1.192 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.111      ;
; -1.165 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.084      ;
; -1.162 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.081      ;
; -1.104 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.023      ;
; -1.097 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.016      ;
; -1.081 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.000      ;
; -1.081 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 2.000      ;
; -1.077 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.996      ;
; -1.049 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.968      ;
; -1.049 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.968      ;
; -1.046 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.965      ;
; -1.019 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.938      ;
; -1.019 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.938      ;
; -1.016 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.935      ;
; -0.958 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.877      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.500 ; t_rst                                                                                     ; arst                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.793      ;
; 0.761 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.058      ;
; 0.779 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.073      ;
; 1.116 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.410      ;
; 1.123 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.419      ;
; 1.132 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.428      ;
; 1.247 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.541      ;
; 1.256 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.550      ;
; 1.263 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.557      ;
; 1.265 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.559      ;
; 1.265 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.559      ;
; 1.272 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.566      ;
; 1.274 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.568      ;
; 1.362 ; Dint[7]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.655      ;
; 1.387 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.681      ;
; 1.387 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.681      ;
; 1.396 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.690      ;
; 1.403 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.697      ;
; 1.405 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.699      ;
; 1.412 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.706      ;
; 1.522 ; Dint[6]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.815      ;
; 1.527 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.821      ;
; 1.540 ; Dint[5]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.833      ;
; 1.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.837      ;
; 1.661 ; Dint[4]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.954      ;
; 1.801 ; Dint[2]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.094      ;
; 1.817 ; Dint[1]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.110      ;
; 1.850 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.143      ;
; 1.885 ; Dint[3]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.178      ;
; 1.940 ; Dint[0]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.233      ;
; 1.964 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.257      ;
; 1.972 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.265      ;
; 2.001 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.294      ;
; 2.035 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.328      ;
; 2.184 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.477      ;
; 2.322 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.615      ;
; 2.451 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.744      ;
; 2.451 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.744      ;
; 2.451 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.744      ;
; 2.451 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.744      ;
; 2.451 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.744      ;
; 2.451 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.744      ;
; 2.451 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.744      ;
; 2.451 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.744      ;
; 2.468 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.761      ;
; 2.468 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.761      ;
; 2.468 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.761      ;
; 2.468 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.761      ;
; 2.468 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.761      ;
; 2.468 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.761      ;
; 2.468 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.761      ;
; 2.468 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.761      ;
; 2.591 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.884      ;
; 2.591 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.884      ;
; 2.591 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.884      ;
; 2.591 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.884      ;
; 2.591 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.884      ;
; 2.591 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.884      ;
; 2.591 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.884      ;
; 2.591 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.884      ;
; 2.609 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.902      ;
; 2.609 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.902      ;
; 2.609 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.902      ;
; 2.609 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.902      ;
; 2.609 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.902      ;
; 2.609 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.902      ;
; 2.609 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.902      ;
; 2.609 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 2.902      ;
; 2.731 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.024      ;
; 2.731 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.024      ;
; 2.731 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.024      ;
; 2.731 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.024      ;
; 2.731 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.024      ;
; 2.731 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.024      ;
; 2.731 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.024      ;
; 2.731 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.024      ;
; 2.749 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.042      ;
; 2.749 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.042      ;
; 2.749 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.042      ;
; 2.749 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.042      ;
; 2.749 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.042      ;
; 2.749 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.042      ;
; 2.749 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 3.042      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK'                                                                                                                                                ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.918 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.838      ;
; -0.918 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.838      ;
; -0.918 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.838      ;
; -0.918 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.838      ;
; -0.918 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.838      ;
; -0.918 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.838      ;
; -0.918 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.838      ;
; -0.918 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.838      ;
; -0.665 ; arst      ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.585      ;
; -0.665 ; arst      ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.585      ;
; -0.665 ; arst      ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.585      ;
; -0.665 ; arst      ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.585      ;
; -0.665 ; arst      ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.585      ;
; -0.665 ; arst      ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.585      ;
; -0.665 ; arst      ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.585      ;
; -0.665 ; arst      ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.585      ;
; -0.665 ; arst      ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.081     ; 1.585      ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK'                                                                                                                                                ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.148 ; arst      ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; arst      ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; arst      ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; arst      ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; arst      ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; arst      ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; arst      ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; arst      ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; arst      ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.441      ;
; 1.427 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.721      ;
; 1.427 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.721      ;
; 1.427 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.721      ;
; 1.427 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.721      ;
; 1.427 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.721      ;
; 1.427 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.721      ;
; 1.427 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.721      ;
; 1.427 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.721      ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.040 ns




+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 307.98 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -2.247 ; -26.718           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.469 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; CLK   ; -0.782 ; -10.738              ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLK   ; 1.052 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -31.253                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.247 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.175      ;
; -2.247 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.175      ;
; -2.247 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.175      ;
; -2.247 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.175      ;
; -2.247 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.175      ;
; -2.247 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.175      ;
; -2.247 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.175      ;
; -2.247 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.175      ;
; -2.235 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.163      ;
; -2.235 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.163      ;
; -2.235 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.163      ;
; -2.235 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.163      ;
; -2.235 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.163      ;
; -2.235 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.163      ;
; -2.235 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.163      ;
; -2.235 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.163      ;
; -2.125 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.053      ;
; -2.125 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.053      ;
; -2.125 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.053      ;
; -2.125 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.053      ;
; -2.125 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.053      ;
; -2.125 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.053      ;
; -2.125 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.053      ;
; -2.125 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.053      ;
; -2.115 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.043      ;
; -2.115 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.043      ;
; -2.115 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.043      ;
; -2.115 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.043      ;
; -2.115 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.043      ;
; -2.115 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.043      ;
; -2.115 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.043      ;
; -2.115 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.043      ;
; -1.999 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.927      ;
; -1.999 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.927      ;
; -1.999 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.927      ;
; -1.999 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.927      ;
; -1.999 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.927      ;
; -1.999 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.927      ;
; -1.999 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.927      ;
; -1.999 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.927      ;
; -1.989 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.917      ;
; -1.989 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.917      ;
; -1.989 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.917      ;
; -1.989 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.917      ;
; -1.989 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.917      ;
; -1.989 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.917      ;
; -1.989 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.917      ;
; -1.989 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.917      ;
; -1.872 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.800      ;
; -1.872 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.800      ;
; -1.872 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.800      ;
; -1.872 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.800      ;
; -1.872 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.800      ;
; -1.872 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.800      ;
; -1.872 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.800      ;
; -1.872 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.800      ;
; -1.858 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.786      ;
; -1.858 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.786      ;
; -1.858 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.786      ;
; -1.858 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.786      ;
; -1.858 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.786      ;
; -1.858 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.786      ;
; -1.858 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.786      ;
; -1.858 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.786      ;
; -1.828 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.756      ;
; -1.783 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.711      ;
; -1.653 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.581      ;
; -1.605 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.533      ;
; -1.582 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.510      ;
; -1.576 ; Dint[0]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.505      ;
; -1.474 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.402      ;
; -1.452 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.380      ;
; -1.451 ; Dint[2]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.380      ;
; -1.419 ; Dint[3]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.348      ;
; -1.368 ; Dint[1]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.297      ;
; -1.322 ; Dint[4]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.251      ;
; -1.200 ; Dint[6]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.129      ;
; -1.135 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.064      ;
; -1.110 ; Dint[5]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.039      ;
; -1.090 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.019      ;
; -1.051 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.980      ;
; -1.015 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.944      ;
; -1.010 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.939      ;
; -1.009 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.938      ;
; -0.968 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.897      ;
; -0.964 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.893      ;
; -0.929 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.858      ;
; -0.925 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.854      ;
; -0.889 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.818      ;
; -0.889 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.818      ;
; -0.884 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.813      ;
; -0.883 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.812      ;
; -0.878 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.807      ;
; -0.842 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.771      ;
; -0.842 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.771      ;
; -0.838 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.767      ;
; -0.803 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.732      ;
; -0.803 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.732      ;
; -0.799 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.728      ;
; -0.763 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.692      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.469 ; t_rst                                                                                     ; arst                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.705 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.711 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.728 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.996      ;
; 1.016 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.283      ;
; 1.026 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.295      ;
; 1.029 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.297      ;
; 1.032 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.300      ;
; 1.041 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.309      ;
; 1.045 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.313      ;
; 1.121 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.389      ;
; 1.127 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.395      ;
; 1.148 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.417      ;
; 1.151 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.419      ;
; 1.154 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.422      ;
; 1.163 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.431      ;
; 1.167 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.435      ;
; 1.231 ; Dint[7]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.499      ;
; 1.243 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.511      ;
; 1.249 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.517      ;
; 1.270 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.538      ;
; 1.271 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.539      ;
; 1.273 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.541      ;
; 1.285 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.553      ;
; 1.365 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.633      ;
; 1.392 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.660      ;
; 1.395 ; Dint[6]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.663      ;
; 1.408 ; Dint[5]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.676      ;
; 1.512 ; Dint[4]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.780      ;
; 1.639 ; Dint[2]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.907      ;
; 1.648 ; Dint[1]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.916      ;
; 1.659 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.926      ;
; 1.738 ; Dint[3]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 2.006      ;
; 1.754 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.021      ;
; 1.760 ; Dint[0]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 2.028      ;
; 1.767 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.034      ;
; 1.801 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.068      ;
; 1.822 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.089      ;
; 1.944 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.211      ;
; 2.072 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.339      ;
; 2.275 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.542      ;
; 2.275 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.542      ;
; 2.275 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.542      ;
; 2.275 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.542      ;
; 2.275 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.542      ;
; 2.275 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.542      ;
; 2.275 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.542      ;
; 2.275 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.542      ;
; 2.312 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.579      ;
; 2.312 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.579      ;
; 2.312 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.579      ;
; 2.312 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.579      ;
; 2.312 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.579      ;
; 2.312 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.579      ;
; 2.312 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.579      ;
; 2.312 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.579      ;
; 2.397 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.664      ;
; 2.397 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.664      ;
; 2.397 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.664      ;
; 2.397 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.664      ;
; 2.397 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.664      ;
; 2.397 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.664      ;
; 2.397 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.664      ;
; 2.397 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.664      ;
; 2.421 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.688      ;
; 2.421 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.688      ;
; 2.421 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.688      ;
; 2.421 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.688      ;
; 2.421 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.688      ;
; 2.421 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.688      ;
; 2.421 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.688      ;
; 2.421 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.688      ;
; 2.519 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.786      ;
; 2.519 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.786      ;
; 2.519 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.786      ;
; 2.519 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.786      ;
; 2.519 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.786      ;
; 2.519 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.786      ;
; 2.519 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.786      ;
; 2.519 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.786      ;
; 2.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.810      ;
; 2.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.810      ;
; 2.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.810      ;
; 2.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.810      ;
; 2.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.810      ;
; 2.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.810      ;
; 2.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.810      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK'                                                                                                                                                 ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.782 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 1.712      ;
; -0.782 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 1.712      ;
; -0.782 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 1.712      ;
; -0.782 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 1.712      ;
; -0.782 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 1.712      ;
; -0.782 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 1.712      ;
; -0.782 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 1.712      ;
; -0.782 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 1.712      ;
; -0.498 ; arst      ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.427      ;
; -0.498 ; arst      ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.427      ;
; -0.498 ; arst      ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.427      ;
; -0.498 ; arst      ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.427      ;
; -0.498 ; arst      ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.427      ;
; -0.498 ; arst      ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.427      ;
; -0.498 ; arst      ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.427      ;
; -0.498 ; arst      ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.427      ;
; -0.498 ; arst      ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.427      ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK'                                                                                                                                                 ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.052 ; arst      ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; arst      ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; arst      ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; arst      ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; arst      ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; arst      ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; arst      ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; arst      ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; arst      ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.320      ;
; 1.278 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.547      ;
; 1.278 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.547      ;
; 1.278 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.547      ;
; 1.278 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.547      ;
; 1.278 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.547      ;
; 1.278 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.547      ;
; 1.278 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.547      ;
; 1.278 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.547      ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.135 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -0.587 ; -5.108            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.193 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; CLK   ; 0.128 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLK   ; 0.489 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -23.208                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.587 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.537      ;
; -0.587 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.537      ;
; -0.587 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.537      ;
; -0.587 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.537      ;
; -0.587 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.537      ;
; -0.587 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.537      ;
; -0.587 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.537      ;
; -0.587 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.537      ;
; -0.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.493      ;
; -0.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.493      ;
; -0.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.493      ;
; -0.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.493      ;
; -0.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.493      ;
; -0.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.493      ;
; -0.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.493      ;
; -0.543 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.493      ;
; -0.524 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.474      ;
; -0.476 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.426      ;
; -0.476 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.426      ;
; -0.476 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.426      ;
; -0.476 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.426      ;
; -0.476 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.426      ;
; -0.476 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.426      ;
; -0.476 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.426      ;
; -0.476 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.426      ;
; -0.456 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.406      ;
; -0.456 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.406      ;
; -0.456 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.406      ;
; -0.456 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.406      ;
; -0.456 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.406      ;
; -0.456 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.406      ;
; -0.456 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.406      ;
; -0.456 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.406      ;
; -0.408 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.358      ;
; -0.388 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.338      ;
; -0.388 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.338      ;
; -0.388 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.338      ;
; -0.388 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.338      ;
; -0.388 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.338      ;
; -0.388 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.338      ;
; -0.388 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.338      ;
; -0.388 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.338      ;
; -0.374 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.324      ;
; -0.339 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.289      ;
; -0.339 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.289      ;
; -0.339 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.289      ;
; -0.339 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.289      ;
; -0.339 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.289      ;
; -0.339 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.289      ;
; -0.339 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.289      ;
; -0.339 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.289      ;
; -0.261 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.211      ;
; -0.242 ; Dint[0]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.193      ;
; -0.234 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.184      ;
; -0.196 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.146      ;
; -0.181 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.131      ;
; -0.174 ; Dint[2]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.125      ;
; -0.155 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.105      ;
; -0.135 ; Dint[3]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.086      ;
; -0.125 ; Dint[1]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.076      ;
; -0.109 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.059      ;
; -0.102 ; Dint[4]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.053      ;
; -0.038 ; Dint[6]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.989      ;
; -0.021 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.971      ;
; -0.017 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.967      ;
; -0.011 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.961      ;
; 0.010  ; Dint[5]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.941      ;
; 0.027  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.923      ;
; 0.042  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.908      ;
; 0.046  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.904      ;
; 0.047  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.903      ;
; 0.051  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.899      ;
; 0.057  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.893      ;
; 0.057  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.893      ;
; 0.094  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.856      ;
; 0.095  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.855      ;
; 0.110  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.840      ;
; 0.110  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.840      ;
; 0.114  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.836      ;
; 0.114  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.836      ;
; 0.115  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.835      ;
; 0.119  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.831      ;
; 0.124  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.826      ;
; 0.125  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.825      ;
; 0.125  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.825      ;
; 0.162  ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.788      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.193 ; t_rst                                                                                     ; arst                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.304 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.314 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.435      ;
; 0.435 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.555      ;
; 0.453 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.463 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.588      ;
; 0.516 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.641      ;
; 0.529 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.654      ;
; 0.540 ; Dint[7]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.660      ;
; 0.582 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.706      ;
; 0.595 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.717      ;
; 0.598 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.719      ;
; 0.629 ; Dint[6]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.749      ;
; 0.642 ; Dint[5]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.762      ;
; 0.648 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.769      ;
; 0.661 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.782      ;
; 0.694 ; Dint[4]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.814      ;
; 0.752 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.872      ;
; 0.761 ; Dint[2]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.881      ;
; 0.772 ; Dint[1]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.892      ;
; 0.776 ; Dint[3]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.896      ;
; 0.795 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.915      ;
; 0.807 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.927      ;
; 0.821 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.941      ;
; 0.826 ; Dint[0]                                                                                   ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.946      ;
; 0.838 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.958      ;
; 0.899 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.019      ;
; 0.965 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.085      ;
; 0.985 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.105      ;
; 0.985 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.105      ;
; 0.985 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.105      ;
; 0.985 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.105      ;
; 0.985 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.105      ;
; 0.985 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.105      ;
; 0.985 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.105      ;
; 0.985 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.105      ;
; 0.997 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.117      ;
; 1.051 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.171      ;
; 1.051 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.171      ;
; 1.051 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.171      ;
; 1.051 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.171      ;
; 1.051 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.171      ;
; 1.051 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.171      ;
; 1.051 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.171      ;
; 1.051 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.171      ;
; 1.064 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.184      ;
; 1.064 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.184      ;
; 1.064 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.184      ;
; 1.064 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.184      ;
; 1.064 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.184      ;
; 1.064 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.184      ;
; 1.064 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.184      ;
; 1.064 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.184      ;
; 1.117 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.237      ;
; 1.117 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.237      ;
; 1.117 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.237      ;
; 1.117 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.237      ;
; 1.117 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.237      ;
; 1.117 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.237      ;
; 1.117 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.237      ;
; 1.117 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.237      ;
; 1.130 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.250      ;
; 1.130 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.250      ;
; 1.130 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.250      ;
; 1.130 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.250      ;
; 1.130 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.250      ;
; 1.130 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.250      ;
; 1.130 ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.250      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK'                                                                                                                                                ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.128 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.823      ;
; 0.248 ; arst      ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.703      ;
; 0.248 ; arst      ; Dint[0]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.703      ;
; 0.248 ; arst      ; Dint[1]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.703      ;
; 0.248 ; arst      ; Dint[2]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.703      ;
; 0.248 ; arst      ; Dint[3]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.703      ;
; 0.248 ; arst      ; Dint[4]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.703      ;
; 0.248 ; arst      ; Dint[5]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.703      ;
; 0.248 ; arst      ; Dint[6]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.703      ;
; 0.248 ; arst      ; Dint[7]                                                                                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 0.703      ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK'                                                                                                                                                 ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.489 ; arst      ; PWM~reg0                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; arst      ; Dint[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; arst      ; Dint[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; arst      ; Dint[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; arst      ; Dint[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; arst      ; Dint[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; arst      ; Dint[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; arst      ; Dint[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; arst      ; Dint[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.609      ;
; 0.583 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; arst      ; CNT:CNT_inst|lpm_counter:LPM_COUNTER_component|cntr_bmi:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.704      ;
+-------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.579 ns




+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.623  ; 0.193 ; -0.918   ; 0.489   ; -3.000              ;
;  CLK             ; -2.623  ; 0.193 ; -0.918   ; 0.489   ; -3.000              ;
; Design-wide TNS  ; -31.626 ; 0.0   ; -13.329  ; 0.0     ; -31.253             ;
;  CLK             ; -31.626 ; 0.000 ; -13.329  ; 0.000   ; -31.253             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; PWM           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Din[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aRSTin                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PWM           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PWM           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PWM           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 117      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 117      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 17       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 17       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Din[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; aRSTin     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; PWM         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Din[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Din[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; aRSTin     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; PWM         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Feb 15 22:39:28 2024
Info: Command: quartus_sta PWM -c PWM
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PWM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.623             -31.626 CLK 
Info (332146): Worst-case hold slack is 0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.500               0.000 CLK 
Info (332146): Worst-case recovery slack is -0.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.918             -13.329 CLK 
Info (332146): Worst-case removal slack is 1.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.148               0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.253 CLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.040 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.247             -26.718 CLK 
Info (332146): Worst-case hold slack is 0.469
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.469               0.000 CLK 
Info (332146): Worst-case recovery slack is -0.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.782             -10.738 CLK 
Info (332146): Worst-case removal slack is 1.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.052               0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.253 CLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.135 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.587              -5.108 CLK 
Info (332146): Worst-case hold slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 CLK 
Info (332146): Worst-case recovery slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 CLK 
Info (332146): Worst-case removal slack is 0.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.489               0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -23.208 CLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.579 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4745 megabytes
    Info: Processing ended: Thu Feb 15 22:39:30 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


