{
  "Top": "mm",
  "RtlTop": "mm",
  "RtlPrefix": "",
  "RtlSubPrefix": "mm_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7v585t",
    "Package": "-ffg1761",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"gamma": {
      "index": "0",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "gamma",
          "name": "gamma",
          "usage": "data",
          "direction": "in"
        }]
    }},
  "ReturnValue": {
    "srcType": "float",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top mm -name mm"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mm"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "584",
    "Latency": "583"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mm",
    "Version": "1.0",
    "DisplayName": "Mm",
    "Revision": "2113464938",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mm_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/gemm_no_taffoin2.c"],
    "Vhdl": [
      "impl\/vhdl\/mm_D_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/mm_fadd_32ns_32ns_32_2_full_dsp_1.vhd",
      "impl\/vhdl\/mm_fadd_32ns_32ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/mm_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/mm_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_VITIS_LOOP_81_7.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_VITIS_LOOP_97_10.vhd",
      "impl\/vhdl\/mm_mul_4s_4s_4_1_1.vhd",
      "impl\/vhdl\/mm_sitofp_32ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/mm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mm_D_RAM_AUTO_1R1W.v",
      "impl\/verilog\/mm_fadd_32ns_32ns_32_2_full_dsp_1.v",
      "impl\/verilog\/mm_fadd_32ns_32ns_32_2_no_dsp_1.v",
      "impl\/verilog\/mm_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/mm_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.v",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7.v",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_0_ROM_AUTO_1R.v",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_1_ROM_AUTO_1R.v",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_2_ROM_AUTO_1R.v",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_3_ROM_AUTO_1R.v",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_4_ROM_AUTO_1R.v",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_5_ROM_AUTO_1R.v",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_6_ROM_AUTO_1R.v",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_81_7_A_7_ROM_AUTO_1R.v",
      "impl\/verilog\/mm_mm_Pipeline_VITIS_LOOP_97_10.v",
      "impl\/verilog\/mm_mul_4s_4s_4_1_1.v",
      "impl\/verilog\/mm_sitofp_32ns_32_2_no_dsp_1.v",
      "impl\/verilog\/mm.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl",
      "impl\/misc\/mm_fadd_32ns_32ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/mm_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl",
      "impl\/misc\/mm_sitofp_32ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "mm_fadd_32ns_32ns_32_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mm_fadd_32ns_32ns_32_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mm_fadd_32ns_32ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mm_fadd_32ns_32ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mm_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mm_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mm_sitofp_32ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mm_sitofp_32ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "gamma": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"gamma": "DATA"},
      "ports": ["gamma"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "gamma"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "gamma": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mm",
      "Instances": [
        {
          "ModuleName": "mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6",
          "InstanceName": "grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120"
        },
        {
          "ModuleName": "mm_Pipeline_VITIS_LOOP_81_7",
          "InstanceName": "grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156"
        },
        {
          "ModuleName": "mm_Pipeline_VITIS_LOOP_97_10",
          "InstanceName": "grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192"
        }
      ]
    },
    "Info": {
      "mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm_Pipeline_VITIS_LOOP_81_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm_Pipeline_VITIS_LOOP_97_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6": {
        "Latency": {
          "LatencyBest": "262",
          "LatencyAvg": "262",
          "LatencyWorst": "262",
          "PipelineII": "262",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "13.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_65_5_VITIS_LOOP_66_6",
            "TripCount": "256",
            "Latency": "260",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "FF": "231",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "237",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mm_Pipeline_VITIS_LOOP_81_7": {
        "Latency": {
          "LatencyBest": "55",
          "LatencyAvg": "55",
          "LatencyWorst": "55",
          "PipelineII": "55",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.276"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_81_7",
            "TripCount": "16",
            "Latency": "53",
            "PipelineII": "1",
            "PipelineDepth": "39"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "~0",
          "DSP": "1582",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "125",
          "FF": "111860",
          "AVAIL_FF": "728400",
          "UTIL_FF": "15",
          "LUT": "98688",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "27",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mm_Pipeline_VITIS_LOOP_97_10": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "259",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "25.714"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_97_10",
            "TripCount": "16",
            "Latency": "257",
            "PipelineII": "16",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "FF": "665",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "647",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mm": {
        "Latency": {
          "LatencyBest": "583",
          "LatencyAvg": "583",
          "LatencyWorst": "583",
          "PipelineII": "584",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "25.714"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "~0",
          "DSP": "1588",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "126",
          "FF": "114047",
          "AVAIL_FF": "728400",
          "UTIL_FF": "15",
          "LUT": "101197",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "27",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-11 09:38:38 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
