<html>
<head><meta charset="utf-8"><title>wasmtime / issue #6742 Cranelift: Generate load/store usi... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.236742.20Cranelift.3A.20Generate.20load.2Fstore.20usi.2E.2E.2E.html">wasmtime / issue #6742 Cranelift: Generate load/store usi...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="376222530"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%236742%20Cranelift%3A%20Generate%20load/store%20usi.../near/376222530" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.236742.20Cranelift.3A.20Generate.20load.2Fstore.20usi.2E.2E.2E.html#376222530">(Jul 18 2023 at 04:39)</a>:</h4>
<p>maekawatoshiki edited <a href="https://github.com/bytecodealliance/wasmtime/issues/6742">issue #6742</a>:</p>
<blockquote>
<h4>Feature</h4>
<p>Currently, on aarch64 backend, the following piece of CLIF instructions...</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="p">;</span><span class="w"> </span><span class="n">Equivalent</span><span class="w"> </span><span class="n">to</span>: <span class="nc">int64_t</span><span class="w"> </span><span class="o">*</span><span class="n">v9</span><span class="p">;</span><span class="w"> </span><span class="n">int64_t</span><span class="w"> </span><span class="n">v10</span><span class="p">;</span><span class="w"> </span><span class="n">v4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">v9</span><span class="p">[</span><span class="n">v10</span><span class="p">];</span>
<span class="n">v1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iconst</span><span class="p">.</span><span class="kt">i64</span><span class="w"> </span><span class="mi">3</span>
<span class="n">v2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ishl</span><span class="p">.</span><span class="kt">i64</span><span class="w"> </span><span class="n">v10</span><span class="p">,</span><span class="w"> </span><span class="n">v1</span><span class="w">  </span><span class="p">;</span><span class="w"> </span><span class="n">v1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">3</span>
<span class="n">v3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iadd</span><span class="w"> </span><span class="n">v9</span><span class="p">,</span><span class="w"> </span><span class="n">v2</span>
<span class="n">v4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">load</span><span class="p">.</span><span class="kt">i64</span><span class="w"> </span><span class="n">v3</span>
</code></pre></div>
<p>... will generate the assembly like below:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">adrp</span><span class="w">    </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="mh">0x780000</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">]</span>
<span class="n">lsl</span><span class="w">     </span><span class="n">x5</span><span class="p">,</span><span class="w"> </span><span class="n">x3</span><span class="p">,</span><span class="w"> </span>#<span class="mi">3</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="n">x5</span><span class="p">]</span>
</code></pre></div>
<p>However, the assembly can be converted into more efficient one like this:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">adrp</span><span class="w">    </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="mh">0x780000</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">]</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="n">x3</span><span class="p">,</span><span class="w"> </span><span class="n">lsl</span><span class="w"> </span>#<span class="mi">3</span><span class="p">]</span>
</code></pre></div>
<h4>Benefit</h4>
<p>The shorter instruction sequence will help improve the performance.<br>
In fact, this problem was found when I was diffing the assembly generated by cranelift and llvm, where llvm was around 20% faster than cranelift in my case.</p>
<h4>Implementation</h4>
<p>I've walked through the cranelift codebase and figured out that such addressing mode seems to be represented as <code>AMode::RegScaled</code>, but not sure how I can teach the code generator to use <code>RegScaled</code> for <code>ldr</code>.<br>
Editing isle rules or something like that?</p>
</blockquote>



<a name="376225262"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%236742%20Cranelift%3A%20Generate%20load/store%20usi.../near/376225262" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.236742.20Cranelift.3A.20Generate.20load.2Fstore.20usi.2E.2E.2E.html#376225262">(Jul 18 2023 at 05:04)</a>:</h4>
<p>cfallin <a href="https://github.com/bytecodealliance/wasmtime/issues/6742#issuecomment-1639479308">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/6742">issue #6742</a>:</p>
<blockquote>
<p>This would be great to have!</p>
<p>In fact, we even have a <a href="https://github.com/bytecodealliance/wasmtime/blob/61a343bb33a0f582e75af7b7e0a4d7128b8ac533/cranelift/codegen/src/isa/aarch64/lower.rs#L356-L357">TODO in the code already</a> (but unfortunately it looks like we didn't file an issue at the time, sorry!)</p>
<p>As can be seen at that link, we actually never translated the <code>lower_address</code> implementation to ISLE, so it's still done with manual pattern-matching in Rust. The ideal longer-term solution would be to rework it into ISLE, as we have <a href="https://github.com/bytecodealliance/wasmtime/blob/61a343bb33a0f582e75af7b7e0a4d7128b8ac533/cranelift/codegen/src/isa/x64/inst.isle#L1037">on x64</a>, which would make additional pattern-matching like this easier. I think we'd prefer that, but it's also a bit more work.</p>
<p>It <em>might</em> be possible to shoehorn it into the manual Rust code above, but it's a little tricky: the code works by collecting <code>addends32</code> and <code>addends64</code>, with the semantics that the address is the sum of all of those (with 32-bit values zero-extended). We'd have to have a separate <code>shifted</code> (with a type something like <code>Option&lt;(Reg, u8)&gt;</code> to keep a value-in-register and a scale), collect it with the addends, and incorporate it if possible. But that's rapidly getting more complex than the equivalent in ISLE, so I think it's probably not the best approach.</p>
</blockquote>



<a name="376233633"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%236742%20Cranelift%3A%20Generate%20load/store%20usi.../near/376233633" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.236742.20Cranelift.3A.20Generate.20load.2Fstore.20usi.2E.2E.2E.html#376233633">(Jul 18 2023 at 06:05)</a>:</h4>
<p>maekawatoshiki <a href="https://github.com/bytecodealliance/wasmtime/issues/6742#issuecomment-1639547247">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/6742">issue #6742</a>:</p>
<blockquote>
<p>Thank you for your quick reply.</p>
<p>I agree that it gets more complicated if we change the current <code>lower_address</code> implementation, but translating <code>lower_address</code> entirely to ISLE is also a hard work.</p>
<p>I'll try to translate a part of <code>lower_address</code> into ISLE, and hopefully make a PR.</p>
</blockquote>



<a name="376248587"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%236742%20Cranelift%3A%20Generate%20load/store%20usi.../near/376248587" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.236742.20Cranelift.3A.20Generate.20load.2Fstore.20usi.2E.2E.2E.html#376248587">(Jul 18 2023 at 07:22)</a>:</h4>
<p>maekawatoshiki edited a <a href="https://github.com/bytecodealliance/wasmtime/issues/6742#issuecomment-1639547247">comment</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/6742">issue #6742</a>:</p>
<blockquote>
<p>Thank you for your quick reply.</p>
<p>I agree that it gets more complicated if we change the current <code>lower_address</code> implementation, but translating <code>lower_address</code> entirely to ISLE is also a hard work.</p>
<p><del>I'll try to translate a part of <code>lower_address</code> into ISLE, and hopefully make a PR.</del><br>
I've just noticed that it seems to be impossible to partially translate <code>lower_address</code> into ISLE, due to <a href="https://github.com/bytecodealliance/wasmtime/blob/61a343bb33a0f582e75af7b7e0a4d7128b8ac533/cranelift/codegen/src/isa/aarch64/inst.isle#L3060"><code>(extern constructor amode amode)</code></a> ...</p>
</blockquote>



<a name="376249201"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%236742%20Cranelift%3A%20Generate%20load/store%20usi.../near/376249201" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.236742.20Cranelift.3A.20Generate.20load.2Fstore.20usi.2E.2E.2E.html#376249201">(Jul 18 2023 at 07:25)</a>:</h4>
<p>maekawatoshiki edited a <a href="https://github.com/bytecodealliance/wasmtime/issues/6742#issuecomment-1639547247">comment</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/6742">issue #6742</a>:</p>
<blockquote>
<p>Thank you for your quick reply.</p>
<p>I agree that it gets more complicated if we change the current <code>lower_address</code> implementation, but translating <code>lower_address</code> entirely to ISLE is also a hard work.</p>
<p><del>I'll try to translate a part of <code>lower_address</code> into ISLE, and hopefully make a PR.</del><br>
I've just noticed that it seems to be impossible to partially translate <code>lower_address</code> into ISLE, due to <a href="https://github.com/bytecodealliance/wasmtime/blob/61a343bb33a0f582e75af7b7e0a4d7128b8ac533/cranelift/codegen/src/isa/aarch64/inst.isle#L3060"><code>(extern constructor amode amode)</code></a> prohibiting defining overlapping rules...</p>
</blockquote>



<a name="376250106"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%236742%20Cranelift%3A%20Generate%20load/store%20usi.../near/376250106" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.236742.20Cranelift.3A.20Generate.20load.2Fstore.20usi.2E.2E.2E.html#376250106">(Jul 18 2023 at 07:30)</a>:</h4>
<p>maekawatoshiki edited a <a href="https://github.com/bytecodealliance/wasmtime/issues/6742#issuecomment-1639547247">comment</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/6742">issue #6742</a>:</p>
<blockquote>
<p>Thank you for your quick reply.</p>
<p>I agree that it gets more complicated if we change the current <code>lower_address</code> implementation, but translating <code>lower_address</code> entirely to ISLE is also a hard work.</p>
<p><del>I'll try to translate a part of <code>lower_address</code> into ISLE, and hopefully make a PR.</del><br>
I've just noticed that it seems to be impossible to partially translate <code>lower_address</code> into ISLE, due to <a href="https://github.com/bytecodealliance/wasmtime/blob/61a343bb33a0f582e75af7b7e0a4d7128b8ac533/cranelift/codegen/src/isa/aarch64/inst.isle#L3060"><code>(extern constructor amode amode)</code></a> ...</p>
</blockquote>



<a name="376398395"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%236742%20Cranelift%3A%20Generate%20load/store%20usi.../near/376398395" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.236742.20Cranelift.3A.20Generate.20load.2Fstore.20usi.2E.2E.2E.html#376398395">(Jul 18 2023 at 15:52)</a>:</h4>
<p>maekawatoshiki edited <a href="https://github.com/bytecodealliance/wasmtime/issues/6742">issue #6742</a>:</p>
<blockquote>
<h4>Feature</h4>
<p>Currently, on aarch64 backend, the following piece of CLIF instructions...</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="p">;</span><span class="w"> </span><span class="n">Equivalent</span><span class="w"> </span><span class="n">to</span>: <span class="nc">int64_t</span><span class="w"> </span><span class="o">*</span><span class="n">v9</span><span class="p">;</span><span class="w"> </span><span class="n">int64_t</span><span class="w"> </span><span class="n">v10</span><span class="p">;</span><span class="w"> </span><span class="n">v4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">v9</span><span class="p">[</span><span class="n">v10</span><span class="p">];</span>
<span class="n">v1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iconst</span><span class="p">.</span><span class="kt">i64</span><span class="w"> </span><span class="mi">3</span>
<span class="n">v2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ishl</span><span class="p">.</span><span class="kt">i64</span><span class="w"> </span><span class="n">v10</span><span class="p">,</span><span class="w"> </span><span class="n">v1</span><span class="w">  </span><span class="p">;</span><span class="w"> </span><span class="n">v1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">3</span>
<span class="n">v3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iadd</span><span class="w"> </span><span class="n">v9</span><span class="p">,</span><span class="w"> </span><span class="n">v2</span>
<span class="n">v4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">load</span><span class="p">.</span><span class="kt">i64</span><span class="w"> </span><span class="n">v3</span>
</code></pre></div>
<p>... will generate the assembly like below:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">adrp</span><span class="w">    </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="mh">0x780000</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">]</span>
<span class="n">lsl</span><span class="w">     </span><span class="n">x5</span><span class="p">,</span><span class="w"> </span><span class="n">x3</span><span class="p">,</span><span class="w"> </span>#<span class="mi">3</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="n">x5</span><span class="p">]</span>
</code></pre></div>
<p>However, the assembly can be converted into more efficient one like this:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">adrp</span><span class="w">    </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="mh">0x780000</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">]</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="n">x3</span><span class="p">,</span><span class="w"> </span><span class="n">lsl</span><span class="w"> </span>#<span class="mi">3</span><span class="p">]</span>
</code></pre></div>
<h4>Benefit</h4>
<p>The shorter instruction sequence will help improve the performance.<br>
In fact, this problem was found when I was diffing the assembly generated by cranelift and llvm, where llvm was around 10% faster than cranelift in my case.</p>
<h4>Implementation</h4>
<p>I've walked through the cranelift codebase and figured out that such addressing mode seems to be represented as <code>AMode::RegScaled</code>, but not sure how I can teach the code generator to use <code>RegScaled</code> for <code>ldr</code>.<br>
Editing isle rules or something like that?</p>
</blockquote>



<a name="388405791"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%236742%20Cranelift%3A%20Generate%20load/store%20usi.../near/388405791" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.236742.20Cranelift.3A.20Generate.20load.2Fstore.20usi.2E.2E.2E.html#388405791">(Aug 31 2023 at 21:04)</a>:</h4>
<p>alexcrichton closed <a href="https://github.com/bytecodealliance/wasmtime/issues/6742">issue #6742</a>:</p>
<blockquote>
<h4>Feature</h4>
<p>Currently, on aarch64 backend, the following piece of CLIF instructions...</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="p">;</span><span class="w"> </span><span class="n">Equivalent</span><span class="w"> </span><span class="n">to</span>: <span class="nc">int64_t</span><span class="w"> </span><span class="o">*</span><span class="n">v9</span><span class="p">;</span><span class="w"> </span><span class="n">int64_t</span><span class="w"> </span><span class="n">v10</span><span class="p">;</span><span class="w"> </span><span class="n">v4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">v9</span><span class="p">[</span><span class="n">v10</span><span class="p">];</span>
<span class="n">v1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iconst</span><span class="p">.</span><span class="kt">i64</span><span class="w"> </span><span class="mi">3</span>
<span class="n">v2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ishl</span><span class="p">.</span><span class="kt">i64</span><span class="w"> </span><span class="n">v10</span><span class="p">,</span><span class="w"> </span><span class="n">v1</span><span class="w">  </span><span class="p">;</span><span class="w"> </span><span class="n">v1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">3</span>
<span class="n">v3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iadd</span><span class="w"> </span><span class="n">v9</span><span class="p">,</span><span class="w"> </span><span class="n">v2</span>
<span class="n">v4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">load</span><span class="p">.</span><span class="kt">i64</span><span class="w"> </span><span class="n">v3</span>
</code></pre></div>
<p>... will generate the assembly like below:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">adrp</span><span class="w">    </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="mh">0x780000</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">]</span>
<span class="n">lsl</span><span class="w">     </span><span class="n">x5</span><span class="p">,</span><span class="w"> </span><span class="n">x3</span><span class="p">,</span><span class="w"> </span>#<span class="mi">3</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="n">x5</span><span class="p">]</span>
</code></pre></div>
<p>However, the assembly can be converted into more efficient one like this:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">adrp</span><span class="w">    </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="mh">0x780000</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">]</span>
<span class="n">ldr</span><span class="w">     </span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">x4</span><span class="p">,</span><span class="w"> </span><span class="n">x3</span><span class="p">,</span><span class="w"> </span><span class="n">lsl</span><span class="w"> </span>#<span class="mi">3</span><span class="p">]</span>
</code></pre></div>
<h4>Benefit</h4>
<p>The shorter instruction sequence will help improve the performance.<br>
In fact, this problem was found when I was diffing the assembly generated by cranelift and llvm, where llvm was around 10% faster than cranelift in my case.</p>
<h4>Implementation</h4>
<p>I've walked through the cranelift codebase and figured out that such addressing mode seems to be represented as <code>AMode::RegScaled</code>, but not sure how I can teach the code generator to use <code>RegScaled</code> for <code>ldr</code>.<br>
Editing isle rules or something like that?</p>
</blockquote>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>