@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":40:0:40:5|Local TMR implemented on sequential instance state[6] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":40:0:40:5|Local TMR implemented on sequential instance state[5] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":40:0:40:5|Local TMR implemented on sequential instance state[4] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":40:0:40:5|Local TMR implemented on sequential instance state[3] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":40:0:40:5|Local TMR implemented on sequential instance state[2] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":40:0:40:5|Local TMR implemented on sequential instance state[1] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":40:0:40:5|Local TMR implemented on sequential instance state[0] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[5] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[4] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[3] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[2] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[1] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[0] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance OUTx_EN_reg (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance POWERDOWN_N_reg (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[15] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[14] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[13] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[12] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[11] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[10] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[9] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[8] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[7] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF539 :"f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v":102:0:102:5|Local TMR implemented on sequential instance clk_cycle_count[6] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
