Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Wed Mar 28 16:02:16 2018
| Host             : pedro-H170-Gaming-3 running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file fxpnahid_power_routed.rpt -pb fxpnahid_power_summary_routed.pb -rpx fxpnahid_power_routed.rpx
| Design           : fxpnahid
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.145  |
| Dynamic (W)              | 0.061  |
| Device Static (W)        | 0.084  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.3   |
| Junction Temperature (C) | 25.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.029 |        3 |       --- |             --- |
| Slice Logic             |     0.008 |     6462 |       --- |             --- |
|   LUT as Logic          |     0.006 |     2269 |     63400 |            3.58 |
|   CARRY4                |    <0.001 |      282 |     15850 |            1.78 |
|   Register              |    <0.001 |     2826 |    126800 |            2.23 |
|   F7/F8 Muxes           |    <0.001 |       36 |     63400 |            0.06 |
|   LUT as Shift Register |    <0.001 |      235 |     19000 |            1.24 |
|   Others                |     0.000 |      267 |       --- |             --- |
| Signals                 |     0.010 |     4305 |       --- |             --- |
| DSPs                    |     0.015 |        8 |       240 |            3.33 |
| Static Power            |     0.084 |          |           |                 |
| Total                   |     0.145 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.076 |       0.061 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             5.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------+-----------+
| Name                                                  | Power (W) |
+-------------------------------------------------------+-----------+
| fxpnahid                                              |     0.061 |
|   Block_ZNK13ap_fixed_1_U0                            |     0.013 |
|     fxpnahid_udiv_28ng8j_U42                          |     0.002 |
|       fxpnahid_udiv_28ng8j_div_U                      |     0.002 |
|         fxpnahid_udiv_28ng8j_div_u_0                  |     0.002 |
|     fxpnahid_udiv_28ng8j_U43                          |     0.002 |
|       fxpnahid_udiv_28ng8j_div_U                      |     0.002 |
|         fxpnahid_udiv_28ng8j_div_u_0                  |     0.002 |
|     fxpnahid_udiv_28ng8j_U44                          |     0.003 |
|       fxpnahid_udiv_28ng8j_div_U                      |     0.003 |
|         fxpnahid_udiv_28ng8j_div_u_0                  |     0.002 |
|   Block_ZNK13ap_fixed_2_U0                            |    <0.001 |
|   Block_ZNK13ap_fixed_3_U0                            |    <0.001 |
|   Block_ZNK13ap_fixed_U0                              |     0.020 |
|     fxpnahid_mac_mul_eOg_U7                           |     0.002 |
|       fxpnahid_mac_mul_eOg_DSP48_3_U                  |     0.002 |
|     fxpnahid_mac_mul_eOg_U8                           |     0.002 |
|       fxpnahid_mac_mul_eOg_DSP48_3_U                  |     0.002 |
|     fxpnahid_mul_mul_bkb_U1                           |     0.002 |
|       fxpnahid_mul_mul_bkb_DSP48_0_U                  |     0.002 |
|     fxpnahid_mul_mul_bkb_U2                           |     0.002 |
|       fxpnahid_mul_mul_bkb_DSP48_0_U                  |     0.002 |
|   Mx_loc_channel_U                                    |    <0.001 |
|     U_fifo_w15_d5_A_ram                               |    <0.001 |
|   My_loc_channel_U                                    |    <0.001 |
|     U_fifo_w15_d7_A_ram                               |    <0.001 |
|   VxFxp_V_U                                           |    <0.001 |
|     U_fifo_w22_d2_A_ram                               |    <0.001 |
|   Vx_channel_U                                        |    <0.001 |
|     U_fifo_w64_d2_A_ram                               |    <0.001 |
|   VyFxp_V_1_loc_channe_U                              |    <0.001 |
|     U_fifo_w22_d2_A_ram                               |    <0.001 |
|   VyFxp_V_U                                           |    <0.001 |
|     U_fifo_w22_d2_A_ram                               |    <0.001 |
|   Vy_channel_U                                        |    <0.001 |
|     U_fifo_w64_d2_A_ram                               |    <0.001 |
|   abs_long_39_U0                                      |     0.005 |
|     fxpnahid_sitodp_6fYi_U23                          |     0.005 |
|       fxpnahid_ap_sitodp_7_no_dsp_64_u                |     0.005 |
|         U0                                            |     0.005 |
|           i_synth                                     |     0.005 |
|             FIX_TO_FLT_OP.SPD.OP                      |     0.005 |
|               EXP                                     |    <0.001 |
|                 EXP_MOD_DEL                           |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ZERO_DELAY                            |    <0.001 |
|                   i_pipe                              |    <0.001 |
|               FIXED_DATA_SIGNED.M_ABS                 |    <0.001 |
|                 Q_DEL                                 |    <0.001 |
|                   i_pipe                              |    <0.001 |
|               LZE                                     |    <0.001 |
|                 ENCODE[0].DIST_DEL                    |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[0].MUX_0                       |    <0.001 |
|                   OP_DEL                              |    <0.001 |
|                     i_pipe                            |    <0.001 |
|                 ENCODE[0].MUX_Z                       |    <0.001 |
|                   OP_DEL                              |    <0.001 |
|                     i_pipe                            |    <0.001 |
|                 ENCODE[1].DIST_DEL                    |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[1].MUX_0                       |    <0.001 |
|                   OP_DEL                              |    <0.001 |
|                     i_pipe                            |    <0.001 |
|                 TWO.DIST_DEL                          |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ZERO_DET_CC_1                         |    <0.001 |
|                 ZERO_DET_CC_2.CC                      |    <0.001 |
|               NEED_Z_DET.Z_DET                        |    <0.001 |
|                 ENCODE[0].DIST_OVER_DEL               |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[0].Z_DET_DEL                   |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[1].DIST_OVER_DEL               |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[1].Z_DET_DEL                   |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[2].Z_DET_DEL                   |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 Z_C_DEL                               |    <0.001 |
|                   i_pipe                              |    <0.001 |
|               NORM_SHIFT                              |     0.002 |
|                 MUX_LOOP[0].DEL_SHIFT                 |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 MUX_LOOP[1].DEL_SHIFT                 |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 MUX_LOOP[2].DEL_SHIFT                 |    <0.001 |
|                   i_pipe                              |    <0.001 |
|               OP                                      |    <0.001 |
|               ROUND                                   |    <0.001 |
|                 LOGIC.RND1                            |    <0.001 |
|                   Q_DEL                               |    <0.001 |
|                     i_pipe                            |    <0.001 |
|                 LOGIC.RND2                            |    <0.001 |
|                   Q_DEL                               |    <0.001 |
|                     i_pipe                            |    <0.001 |
|                 RND_BIT_GEN                           |    <0.001 |
|                   NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |    <0.001 |
|               Z_C_DEL                                 |    <0.001 |
|                 i_pipe                                |    <0.001 |
|   abs_long_U0                                         |     0.005 |
|     fxpnahid_sitodp_6fYi_x_U28                        |     0.005 |
|       fxpnahid_ap_sitodp_7_no_dsp_64_u                |     0.005 |
|         U0                                            |     0.005 |
|           i_synth                                     |     0.005 |
|             FIX_TO_FLT_OP.SPD.OP                      |     0.005 |
|               EXP                                     |    <0.001 |
|                 EXP_MOD_DEL                           |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ZERO_DELAY                            |    <0.001 |
|                   i_pipe                              |    <0.001 |
|               FIXED_DATA_SIGNED.M_ABS                 |    <0.001 |
|                 Q_DEL                                 |    <0.001 |
|                   i_pipe                              |    <0.001 |
|               LZE                                     |    <0.001 |
|                 ENCODE[0].DIST_DEL                    |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[0].MUX_0                       |    <0.001 |
|                   OP_DEL                              |    <0.001 |
|                     i_pipe                            |    <0.001 |
|                 ENCODE[0].MUX_Z                       |    <0.001 |
|                   OP_DEL                              |    <0.001 |
|                     i_pipe                            |    <0.001 |
|                 ENCODE[1].DIST_DEL                    |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[1].MUX_0                       |    <0.001 |
|                   OP_DEL                              |    <0.001 |
|                     i_pipe                            |    <0.001 |
|                 TWO.DIST_DEL                          |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ZERO_DET_CC_1                         |    <0.001 |
|                 ZERO_DET_CC_2.CC                      |    <0.001 |
|               NEED_Z_DET.Z_DET                        |    <0.001 |
|                 ENCODE[0].DIST_OVER_DEL               |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[0].Z_DET_DEL                   |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[1].DIST_OVER_DEL               |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[1].Z_DET_DEL                   |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 ENCODE[2].Z_DET_DEL                   |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 Z_C_DEL                               |    <0.001 |
|                   i_pipe                              |    <0.001 |
|               NORM_SHIFT                              |     0.002 |
|                 MUX_LOOP[0].DEL_SHIFT                 |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 MUX_LOOP[1].DEL_SHIFT                 |    <0.001 |
|                   i_pipe                              |    <0.001 |
|                 MUX_LOOP[2].DEL_SHIFT                 |    <0.001 |
|                   i_pipe                              |    <0.001 |
|               OP                                      |    <0.001 |
|               ROUND                                   |    <0.001 |
|                 LOGIC.RND1                            |    <0.001 |
|                   Q_DEL                               |    <0.001 |
|                     i_pipe                            |    <0.001 |
|                 LOGIC.RND2                            |    <0.001 |
|                   Q_DEL                               |    <0.001 |
|                     i_pipe                            |    <0.001 |
|                 RND_BIT_GEN                           |    <0.001 |
|                   NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |    <0.001 |
|               Z_C_DEL                                 |    <0.001 |
|                 i_pipe                                |    <0.001 |
|   fxp_sqrt41_U0                                       |     0.004 |
|   fxp_sqrt_U0                                         |     0.004 |
|   p_channel31_U                                       |    <0.001 |
|     U_fifo_w64_d2_A_ram                               |    <0.001 |
|   p_channel_U                                         |    <0.001 |
|     U_fifo_w64_d2_A_ram                               |    <0.001 |
|   p_hls_fptoui_double_1_U0                            |     0.001 |
|   p_hls_fptoui_double_U0                              |     0.001 |
|   raizVx_V_U                                          |    <0.001 |
|     U_fifo_w11_d2_A_ram                               |    <0.001 |
|   raizVy_V_U                                          |    <0.001 |
|     U_fifo_w11_d2_A_ram                               |    <0.001 |
|   tmp_17_loc_channel_U                                |    <0.001 |
|     U_fifo_w33_d2_A_ram                               |    <0.001 |
|   tmp_19_loc_channel_U                                |    <0.001 |
|     U_fifo_w33_d2_A_ram                               |    <0.001 |
|   tmp_25_loc_channel_U                                |    <0.001 |
|     U_fifo_w16_d2_A_ram                               |    <0.001 |
|   x1_channel_U                                        |    <0.001 |
|     U_fifo_w16_d7_A_ram                               |    <0.001 |
|   x2_channel_U                                        |    <0.001 |
|     U_fifo_w16_d7_A_ram                               |    <0.001 |
|   x3_channel_U                                        |    <0.001 |
|     U_fifo_w16_d7_A_ram                               |    <0.001 |
|   y1_channel_U                                        |    <0.001 |
|     U_fifo_w16_d7_A_ram                               |    <0.001 |
|   y2_channel_U                                        |    <0.001 |
|     U_fifo_w16_d7_A_ram                               |    <0.001 |
|   y3_channel_U                                        |    <0.001 |
|     U_fifo_w16_d7_A_ram                               |    <0.001 |
+-------------------------------------------------------+-----------+


