Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 4203c3f4e0234070a6c4be59724ffc80 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Snake_ControlTB_behav xil_defaultlib.Snake_ControlTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 25 differs from formal bit length 24 for port Count [/home/s2475012/Desktop/Snake_Game_2015V/Snake_Game_2015V.srcs/sources_1/imports/SRCs/Snake_Control.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Generic_Counter(Counter_Width=24...
Compiling module xil_defaultlib.Snake_Control_default
Compiling module xil_defaultlib.Target_Generator
Compiling module xil_defaultlib.Snake_ControlTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Snake_ControlTB_behav
