#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct  7 18:26:50 2021
# Process ID: 7040
# Current directory: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6468 D:\VM_share\NVDLA_BP\spinal_prj\vivado\nvdla_bp\nvdla_bp.xpr
# Log file: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/vivado.log
# Journal file: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_acc.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_acc/dut/ina_valid}} {{/tb_acc/dut/ina_ready}} {{/tb_acc/dut/ina_payload}} {{/tb_acc/dut/out_valid}} {{/tb_acc/dut/out_ready}} {{/tb_acc/dut/out_payload}} {{/tb_acc/dut/par_acc_cnt}} {{/tb_acc/dut/acc_enable}} {{/tb_acc/dut/clk}} {{/tb_acc/dut/reset}} 
restart
restart
run 10 us
run 10 us
run 10 us
run 10 us
run all
relaunch_sim
run 10 us
relaunch_sim
relaunch_sim
run 10 us
add_files -norecurse D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_acc_array.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sim_1/new/tb_mac_acc_array.v w ]
add_files -fileset sim_1 D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sim_1/new/tb_mac_acc_array.v
update_compile_order -fileset sim_1
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fp_multi_bb -dir d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {fp_multi_bb} CONFIG.Operation_Type {Multiply} CONFIG.Maximum_Latency {true} CONFIG.A_Precision_Type {Single} CONFIG.C_A_Exponent_Width {8} CONFIG.C_A_Fraction_Width {24} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {9} CONFIG.C_Rate {1}] [get_ips fp_multi_bb]
generate_target {instantiation_template} [get_files d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb.xci]
generate_target all [get_files  d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb.xci]
catch { config_ip_cache -export [get_ips -all fp_multi_bb] }
export_ip_user_files -of_objects [get_files d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb.xci]
export_simulation -of_objects [get_files d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/fp_multi_bb.xci] -directory D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/sim_scripts -ip_user_files_dir D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files -ipstatic_source_dir D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VM_share/fpga_modelsim_lib} {questa=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/questa} {riviera=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/riviera} {activehdl=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_ram256_1024_bb -dir d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_ram256_1024_bb} CONFIG.Interface_Type {Native} CONFIG.Use_AXI_ID {false} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {256} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {256} CONFIG.Read_Width_B {256} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {false} CONFIG.Reset_Type {SYNC} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_ram256_1024_bb]
generate_target {instantiation_template} [get_files d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/blk_ram256_1024_bb/blk_ram256_1024_bb.xci]
generate_target all [get_files  d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/blk_ram256_1024_bb/blk_ram256_1024_bb.xci]
catch { config_ip_cache -export [get_ips -all blk_ram256_1024_bb] }
export_ip_user_files -of_objects [get_files d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/blk_ram256_1024_bb/blk_ram256_1024_bb.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/blk_ram256_1024_bb/blk_ram256_1024_bb.xci]
launch_runs -jobs 8 blk_ram256_1024_bb_synth_1
export_simulation -of_objects [get_files d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/blk_ram256_1024_bb/blk_ram256_1024_bb.xci] -directory D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/sim_scripts -ip_user_files_dir D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files -ipstatic_source_dir D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VM_share/fpga_modelsim_lib} {questa=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/questa} {riviera=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/riviera} {activehdl=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
