
FINAL_ANEMO3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a028  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000590  0800a168  0800a168  0000b168  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6f8  0800a6f8  0000c1f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a6f8  0800a6f8  0000b6f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a700  0800a700  0000c1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a700  0800a700  0000b700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a704  0800a704  0000b704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800a708  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  200001f0  0800a8f8  0000c1f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000600  0800a8f8  0000c600  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc7f  00000000  00000000  0000c219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002128  00000000  00000000  00017e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba8  00000000  00000000  00019fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008e8  00000000  00000000  0001ab68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017108  00000000  00000000  0001b450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d39b  00000000  00000000  00032558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a1da  00000000  00000000  0003f8f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9acd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004524  00000000  00000000  000c9b10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000ce034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001f0 	.word	0x200001f0
 800015c:	00000000 	.word	0x00000000
 8000160:	0800a150 	.word	0x0800a150

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001f4 	.word	0x200001f4
 800017c:	0800a150 	.word	0x0800a150

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	@ 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2f>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ac0:	bf24      	itt	cs
 8000ac2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ac6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aca:	d90d      	bls.n	8000ae8 <__aeabi_d2f+0x30>
 8000acc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ad0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000adc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae0:	bf08      	it	eq
 8000ae2:	f020 0001 	biceq.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aec:	d121      	bne.n	8000b32 <__aeabi_d2f+0x7a>
 8000aee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000af2:	bfbc      	itt	lt
 8000af4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000af8:	4770      	bxlt	lr
 8000afa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000afe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b02:	f1c2 0218 	rsb	r2, r2, #24
 8000b06:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b12:	bf18      	it	ne
 8000b14:	f040 0001 	orrne.w	r0, r0, #1
 8000b18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b24:	ea40 000c 	orr.w	r0, r0, ip
 8000b28:	fa23 f302 	lsr.w	r3, r3, r2
 8000b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b30:	e7cc      	b.n	8000acc <__aeabi_d2f+0x14>
 8000b32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b36:	d107      	bne.n	8000b48 <__aeabi_d2f+0x90>
 8000b38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b3c:	bf1e      	ittt	ne
 8000b3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b46:	4770      	bxne	lr
 8000b48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_frsub>:
 8000b58:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b5c:	e002      	b.n	8000b64 <__addsf3>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fsub>:
 8000b60:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b64 <__addsf3>:
 8000b64:	0042      	lsls	r2, r0, #1
 8000b66:	bf1f      	itttt	ne
 8000b68:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b6c:	ea92 0f03 	teqne	r2, r3
 8000b70:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b74:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b78:	d06a      	beq.n	8000c50 <__addsf3+0xec>
 8000b7a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b7e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b82:	bfc1      	itttt	gt
 8000b84:	18d2      	addgt	r2, r2, r3
 8000b86:	4041      	eorgt	r1, r0
 8000b88:	4048      	eorgt	r0, r1
 8000b8a:	4041      	eorgt	r1, r0
 8000b8c:	bfb8      	it	lt
 8000b8e:	425b      	neglt	r3, r3
 8000b90:	2b19      	cmp	r3, #25
 8000b92:	bf88      	it	hi
 8000b94:	4770      	bxhi	lr
 8000b96:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000baa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bae:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4249      	negne	r1, r1
 8000bb6:	ea92 0f03 	teq	r2, r3
 8000bba:	d03f      	beq.n	8000c3c <__addsf3+0xd8>
 8000bbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bc4:	eb10 000c 	adds.w	r0, r0, ip
 8000bc8:	f1c3 0320 	rsb	r3, r3, #32
 8000bcc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__addsf3+0x78>
 8000bd6:	4249      	negs	r1, r1
 8000bd8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bdc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be0:	d313      	bcc.n	8000c0a <__addsf3+0xa6>
 8000be2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000be6:	d306      	bcc.n	8000bf6 <__addsf3+0x92>
 8000be8:	0840      	lsrs	r0, r0, #1
 8000bea:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bee:	f102 0201 	add.w	r2, r2, #1
 8000bf2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bf4:	d251      	bcs.n	8000c9a <__addsf3+0x136>
 8000bf6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bfe:	bf08      	it	eq
 8000c00:	f020 0001 	biceq.w	r0, r0, #1
 8000c04:	ea40 0003 	orr.w	r0, r0, r3
 8000c08:	4770      	bx	lr
 8000c0a:	0049      	lsls	r1, r1, #1
 8000c0c:	eb40 0000 	adc.w	r0, r0, r0
 8000c10:	3a01      	subs	r2, #1
 8000c12:	bf28      	it	cs
 8000c14:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c18:	d2ed      	bcs.n	8000bf6 <__addsf3+0x92>
 8000c1a:	fab0 fc80 	clz	ip, r0
 8000c1e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c22:	ebb2 020c 	subs.w	r2, r2, ip
 8000c26:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c2a:	bfaa      	itet	ge
 8000c2c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c30:	4252      	neglt	r2, r2
 8000c32:	4318      	orrge	r0, r3
 8000c34:	bfbc      	itt	lt
 8000c36:	40d0      	lsrlt	r0, r2
 8000c38:	4318      	orrlt	r0, r3
 8000c3a:	4770      	bx	lr
 8000c3c:	f092 0f00 	teq	r2, #0
 8000c40:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c44:	bf06      	itte	eq
 8000c46:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c4a:	3201      	addeq	r2, #1
 8000c4c:	3b01      	subne	r3, #1
 8000c4e:	e7b5      	b.n	8000bbc <__addsf3+0x58>
 8000c50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c58:	bf18      	it	ne
 8000c5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5e:	d021      	beq.n	8000ca4 <__addsf3+0x140>
 8000c60:	ea92 0f03 	teq	r2, r3
 8000c64:	d004      	beq.n	8000c70 <__addsf3+0x10c>
 8000c66:	f092 0f00 	teq	r2, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	4608      	moveq	r0, r1
 8000c6e:	4770      	bx	lr
 8000c70:	ea90 0f01 	teq	r0, r1
 8000c74:	bf1c      	itt	ne
 8000c76:	2000      	movne	r0, #0
 8000c78:	4770      	bxne	lr
 8000c7a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c7e:	d104      	bne.n	8000c8a <__addsf3+0x126>
 8000c80:	0040      	lsls	r0, r0, #1
 8000c82:	bf28      	it	cs
 8000c84:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c88:	4770      	bx	lr
 8000c8a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c8e:	bf3c      	itt	cc
 8000c90:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bxcc	lr
 8000c96:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c9a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca2:	4770      	bx	lr
 8000ca4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca8:	bf16      	itet	ne
 8000caa:	4608      	movne	r0, r1
 8000cac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb0:	4601      	movne	r1, r0
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	bf06      	itte	eq
 8000cb6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cba:	ea90 0f01 	teqeq	r0, r1
 8000cbe:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_ui2f>:
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e004      	b.n	8000cd4 <__aeabi_i2f+0x8>
 8000cca:	bf00      	nop

08000ccc <__aeabi_i2f>:
 8000ccc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd0:	bf48      	it	mi
 8000cd2:	4240      	negmi	r0, r0
 8000cd4:	ea5f 0c00 	movs.w	ip, r0
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	e01c      	b.n	8000d22 <__aeabi_l2f+0x2a>

08000ce8 <__aeabi_ul2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e00a      	b.n	8000d0c <__aeabi_l2f+0x14>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_l2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__aeabi_l2f+0x14>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	ea5f 0c01 	movs.w	ip, r1
 8000d10:	bf02      	ittt	eq
 8000d12:	4684      	moveq	ip, r0
 8000d14:	4601      	moveq	r1, r0
 8000d16:	2000      	moveq	r0, #0
 8000d18:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d1c:	bf08      	it	eq
 8000d1e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d22:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d26:	fabc f28c 	clz	r2, ip
 8000d2a:	3a08      	subs	r2, #8
 8000d2c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d30:	db10      	blt.n	8000d54 <__aeabi_l2f+0x5c>
 8000d32:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3c:	f1c2 0220 	rsb	r2, r2, #32
 8000d40:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d44:	fa20 f202 	lsr.w	r2, r0, r2
 8000d48:	eb43 0002 	adc.w	r0, r3, r2
 8000d4c:	bf08      	it	eq
 8000d4e:	f020 0001 	biceq.w	r0, r0, #1
 8000d52:	4770      	bx	lr
 8000d54:	f102 0220 	add.w	r2, r2, #32
 8000d58:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5c:	f1c2 0220 	rsb	r2, r2, #32
 8000d60:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d64:	fa21 f202 	lsr.w	r2, r1, r2
 8000d68:	eb43 0002 	adc.w	r0, r3, r2
 8000d6c:	bf08      	it	eq
 8000d6e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d72:	4770      	bx	lr

08000d74 <__aeabi_fmul>:
 8000d74:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d78:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d7c:	bf1e      	ittt	ne
 8000d7e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d82:	ea92 0f0c 	teqne	r2, ip
 8000d86:	ea93 0f0c 	teqne	r3, ip
 8000d8a:	d06f      	beq.n	8000e6c <__aeabi_fmul+0xf8>
 8000d8c:	441a      	add	r2, r3
 8000d8e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d92:	0240      	lsls	r0, r0, #9
 8000d94:	bf18      	it	ne
 8000d96:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d9a:	d01e      	beq.n	8000dda <__aeabi_fmul+0x66>
 8000d9c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000da0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000da4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000da8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dac:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000db0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000db4:	bf3e      	ittt	cc
 8000db6:	0049      	lslcc	r1, r1, #1
 8000db8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dbc:	005b      	lslcc	r3, r3, #1
 8000dbe:	ea40 0001 	orr.w	r0, r0, r1
 8000dc2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dc6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dc8:	d81d      	bhi.n	8000e06 <__aeabi_fmul+0x92>
 8000dca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dd2:	bf08      	it	eq
 8000dd4:	f020 0001 	biceq.w	r0, r0, #1
 8000dd8:	4770      	bx	lr
 8000dda:	f090 0f00 	teq	r0, #0
 8000dde:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000de2:	bf08      	it	eq
 8000de4:	0249      	lsleq	r1, r1, #9
 8000de6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dee:	3a7f      	subs	r2, #127	@ 0x7f
 8000df0:	bfc2      	ittt	gt
 8000df2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000df6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dfa:	4770      	bxgt	lr
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	f04f 0300 	mov.w	r3, #0
 8000e04:	3a01      	subs	r2, #1
 8000e06:	dc5d      	bgt.n	8000ec4 <__aeabi_fmul+0x150>
 8000e08:	f112 0f19 	cmn.w	r2, #25
 8000e0c:	bfdc      	itt	le
 8000e0e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e12:	4770      	bxle	lr
 8000e14:	f1c2 0200 	rsb	r2, r2, #0
 8000e18:	0041      	lsls	r1, r0, #1
 8000e1a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e1e:	f1c2 0220 	rsb	r2, r2, #32
 8000e22:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e26:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e2a:	f140 0000 	adc.w	r0, r0, #0
 8000e2e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e32:	bf08      	it	eq
 8000e34:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e38:	4770      	bx	lr
 8000e3a:	f092 0f00 	teq	r2, #0
 8000e3e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e42:	bf02      	ittt	eq
 8000e44:	0040      	lsleq	r0, r0, #1
 8000e46:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e4a:	3a01      	subeq	r2, #1
 8000e4c:	d0f9      	beq.n	8000e42 <__aeabi_fmul+0xce>
 8000e4e:	ea40 000c 	orr.w	r0, r0, ip
 8000e52:	f093 0f00 	teq	r3, #0
 8000e56:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e5a:	bf02      	ittt	eq
 8000e5c:	0049      	lsleq	r1, r1, #1
 8000e5e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e62:	3b01      	subeq	r3, #1
 8000e64:	d0f9      	beq.n	8000e5a <__aeabi_fmul+0xe6>
 8000e66:	ea41 010c 	orr.w	r1, r1, ip
 8000e6a:	e78f      	b.n	8000d8c <__aeabi_fmul+0x18>
 8000e6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	bf18      	it	ne
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d00a      	beq.n	8000e92 <__aeabi_fmul+0x11e>
 8000e7c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e80:	bf18      	it	ne
 8000e82:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e86:	d1d8      	bne.n	8000e3a <__aeabi_fmul+0xc6>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e90:	4770      	bx	lr
 8000e92:	f090 0f00 	teq	r0, #0
 8000e96:	bf17      	itett	ne
 8000e98:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e9c:	4608      	moveq	r0, r1
 8000e9e:	f091 0f00 	teqne	r1, #0
 8000ea2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000ea6:	d014      	beq.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ea8:	ea92 0f0c 	teq	r2, ip
 8000eac:	d101      	bne.n	8000eb2 <__aeabi_fmul+0x13e>
 8000eae:	0242      	lsls	r2, r0, #9
 8000eb0:	d10f      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000eb2:	ea93 0f0c 	teq	r3, ip
 8000eb6:	d103      	bne.n	8000ec0 <__aeabi_fmul+0x14c>
 8000eb8:	024b      	lsls	r3, r1, #9
 8000eba:	bf18      	it	ne
 8000ebc:	4608      	movne	r0, r1
 8000ebe:	d108      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ec0:	ea80 0001 	eor.w	r0, r0, r1
 8000ec4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ec8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ecc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed0:	4770      	bx	lr
 8000ed2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ed6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eda:	4770      	bx	lr

08000edc <__aeabi_fdiv>:
 8000edc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ee0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ee4:	bf1e      	ittt	ne
 8000ee6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eea:	ea92 0f0c 	teqne	r2, ip
 8000eee:	ea93 0f0c 	teqne	r3, ip
 8000ef2:	d069      	beq.n	8000fc8 <__aeabi_fdiv+0xec>
 8000ef4:	eba2 0203 	sub.w	r2, r2, r3
 8000ef8:	ea80 0c01 	eor.w	ip, r0, r1
 8000efc:	0249      	lsls	r1, r1, #9
 8000efe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f02:	d037      	beq.n	8000f74 <__aeabi_fdiv+0x98>
 8000f04:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f08:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f0c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f10:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f14:	428b      	cmp	r3, r1
 8000f16:	bf38      	it	cc
 8000f18:	005b      	lslcc	r3, r3, #1
 8000f1a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f1e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f22:	428b      	cmp	r3, r1
 8000f24:	bf24      	itt	cs
 8000f26:	1a5b      	subcs	r3, r3, r1
 8000f28:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f2c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f36:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f3a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f3e:	bf24      	itt	cs
 8000f40:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f44:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f48:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f4c:	bf24      	itt	cs
 8000f4e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f52:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f56:	011b      	lsls	r3, r3, #4
 8000f58:	bf18      	it	ne
 8000f5a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f5e:	d1e0      	bne.n	8000f22 <__aeabi_fdiv+0x46>
 8000f60:	2afd      	cmp	r2, #253	@ 0xfd
 8000f62:	f63f af50 	bhi.w	8000e06 <__aeabi_fmul+0x92>
 8000f66:	428b      	cmp	r3, r1
 8000f68:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f6c:	bf08      	it	eq
 8000f6e:	f020 0001 	biceq.w	r0, r0, #1
 8000f72:	4770      	bx	lr
 8000f74:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f78:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f7c:	327f      	adds	r2, #127	@ 0x7f
 8000f7e:	bfc2      	ittt	gt
 8000f80:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f84:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f88:	4770      	bxgt	lr
 8000f8a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f8e:	f04f 0300 	mov.w	r3, #0
 8000f92:	3a01      	subs	r2, #1
 8000f94:	e737      	b.n	8000e06 <__aeabi_fmul+0x92>
 8000f96:	f092 0f00 	teq	r2, #0
 8000f9a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f9e:	bf02      	ittt	eq
 8000fa0:	0040      	lsleq	r0, r0, #1
 8000fa2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fa6:	3a01      	subeq	r2, #1
 8000fa8:	d0f9      	beq.n	8000f9e <__aeabi_fdiv+0xc2>
 8000faa:	ea40 000c 	orr.w	r0, r0, ip
 8000fae:	f093 0f00 	teq	r3, #0
 8000fb2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fb6:	bf02      	ittt	eq
 8000fb8:	0049      	lsleq	r1, r1, #1
 8000fba:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fbe:	3b01      	subeq	r3, #1
 8000fc0:	d0f9      	beq.n	8000fb6 <__aeabi_fdiv+0xda>
 8000fc2:	ea41 010c 	orr.w	r1, r1, ip
 8000fc6:	e795      	b.n	8000ef4 <__aeabi_fdiv+0x18>
 8000fc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fcc:	ea92 0f0c 	teq	r2, ip
 8000fd0:	d108      	bne.n	8000fe4 <__aeabi_fdiv+0x108>
 8000fd2:	0242      	lsls	r2, r0, #9
 8000fd4:	f47f af7d 	bne.w	8000ed2 <__aeabi_fmul+0x15e>
 8000fd8:	ea93 0f0c 	teq	r3, ip
 8000fdc:	f47f af70 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	e776      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000fe4:	ea93 0f0c 	teq	r3, ip
 8000fe8:	d104      	bne.n	8000ff4 <__aeabi_fdiv+0x118>
 8000fea:	024b      	lsls	r3, r1, #9
 8000fec:	f43f af4c 	beq.w	8000e88 <__aeabi_fmul+0x114>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e76e      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ff4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ff8:	bf18      	it	ne
 8000ffa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ffe:	d1ca      	bne.n	8000f96 <__aeabi_fdiv+0xba>
 8001000:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001004:	f47f af5c 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8001008:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800100c:	f47f af3c 	bne.w	8000e88 <__aeabi_fmul+0x114>
 8001010:	e75f      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8001012:	bf00      	nop

08001014 <__gesf2>:
 8001014:	f04f 3cff 	mov.w	ip, #4294967295
 8001018:	e006      	b.n	8001028 <__cmpsf2+0x4>
 800101a:	bf00      	nop

0800101c <__lesf2>:
 800101c:	f04f 0c01 	mov.w	ip, #1
 8001020:	e002      	b.n	8001028 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__cmpsf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	f84d cd04 	str.w	ip, [sp, #-4]!
 800102c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001030:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	bf18      	it	ne
 800103a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800103e:	d011      	beq.n	8001064 <__cmpsf2+0x40>
 8001040:	b001      	add	sp, #4
 8001042:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001046:	bf18      	it	ne
 8001048:	ea90 0f01 	teqne	r0, r1
 800104c:	bf58      	it	pl
 800104e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001052:	bf88      	it	hi
 8001054:	17c8      	asrhi	r0, r1, #31
 8001056:	bf38      	it	cc
 8001058:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800105c:	bf18      	it	ne
 800105e:	f040 0001 	orrne.w	r0, r0, #1
 8001062:	4770      	bx	lr
 8001064:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001068:	d102      	bne.n	8001070 <__cmpsf2+0x4c>
 800106a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800106e:	d105      	bne.n	800107c <__cmpsf2+0x58>
 8001070:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001074:	d1e4      	bne.n	8001040 <__cmpsf2+0x1c>
 8001076:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800107a:	d0e1      	beq.n	8001040 <__cmpsf2+0x1c>
 800107c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <__aeabi_cfrcmple>:
 8001084:	4684      	mov	ip, r0
 8001086:	4608      	mov	r0, r1
 8001088:	4661      	mov	r1, ip
 800108a:	e7ff      	b.n	800108c <__aeabi_cfcmpeq>

0800108c <__aeabi_cfcmpeq>:
 800108c:	b50f      	push	{r0, r1, r2, r3, lr}
 800108e:	f7ff ffc9 	bl	8001024 <__cmpsf2>
 8001092:	2800      	cmp	r0, #0
 8001094:	bf48      	it	mi
 8001096:	f110 0f00 	cmnmi.w	r0, #0
 800109a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800109c <__aeabi_fcmpeq>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff fff4 	bl	800108c <__aeabi_cfcmpeq>
 80010a4:	bf0c      	ite	eq
 80010a6:	2001      	moveq	r0, #1
 80010a8:	2000      	movne	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_fcmplt>:
 80010b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b4:	f7ff ffea 	bl	800108c <__aeabi_cfcmpeq>
 80010b8:	bf34      	ite	cc
 80010ba:	2001      	movcc	r0, #1
 80010bc:	2000      	movcs	r0, #0
 80010be:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c2:	bf00      	nop

080010c4 <__aeabi_fcmple>:
 80010c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c8:	f7ff ffe0 	bl	800108c <__aeabi_cfcmpeq>
 80010cc:	bf94      	ite	ls
 80010ce:	2001      	movls	r0, #1
 80010d0:	2000      	movhi	r0, #0
 80010d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d6:	bf00      	nop

080010d8 <__aeabi_fcmpge>:
 80010d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010dc:	f7ff ffd2 	bl	8001084 <__aeabi_cfrcmple>
 80010e0:	bf94      	ite	ls
 80010e2:	2001      	movls	r0, #1
 80010e4:	2000      	movhi	r0, #0
 80010e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ea:	bf00      	nop

080010ec <__aeabi_fcmpgt>:
 80010ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f0:	f7ff ffc8 	bl	8001084 <__aeabi_cfrcmple>
 80010f4:	bf34      	ite	cc
 80010f6:	2001      	movcc	r0, #1
 80010f8:	2000      	movcs	r0, #0
 80010fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fe:	bf00      	nop

08001100 <__aeabi_f2iz>:
 8001100:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001104:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001108:	d30f      	bcc.n	800112a <__aeabi_f2iz+0x2a>
 800110a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800110e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001112:	d90d      	bls.n	8001130 <__aeabi_f2iz+0x30>
 8001114:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001118:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800111c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001120:	fa23 f002 	lsr.w	r0, r3, r2
 8001124:	bf18      	it	ne
 8001126:	4240      	negne	r0, r0
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr
 8001130:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001134:	d101      	bne.n	800113a <__aeabi_f2iz+0x3a>
 8001136:	0242      	lsls	r2, r0, #9
 8001138:	d105      	bne.n	8001146 <__aeabi_f2iz+0x46>
 800113a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800113e:	bf08      	it	eq
 8001140:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001144:	4770      	bx	lr
 8001146:	f04f 0000 	mov.w	r0, #0
 800114a:	4770      	bx	lr

0800114c <__aeabi_uldivmod>:
 800114c:	b953      	cbnz	r3, 8001164 <__aeabi_uldivmod+0x18>
 800114e:	b94a      	cbnz	r2, 8001164 <__aeabi_uldivmod+0x18>
 8001150:	2900      	cmp	r1, #0
 8001152:	bf08      	it	eq
 8001154:	2800      	cmpeq	r0, #0
 8001156:	bf1c      	itt	ne
 8001158:	f04f 31ff 	movne.w	r1, #4294967295
 800115c:	f04f 30ff 	movne.w	r0, #4294967295
 8001160:	f000 b968 	b.w	8001434 <__aeabi_idiv0>
 8001164:	f1ad 0c08 	sub.w	ip, sp, #8
 8001168:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800116c:	f000 f806 	bl	800117c <__udivmoddi4>
 8001170:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001174:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001178:	b004      	add	sp, #16
 800117a:	4770      	bx	lr

0800117c <__udivmoddi4>:
 800117c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001180:	9d08      	ldr	r5, [sp, #32]
 8001182:	460c      	mov	r4, r1
 8001184:	2b00      	cmp	r3, #0
 8001186:	d14e      	bne.n	8001226 <__udivmoddi4+0xaa>
 8001188:	4694      	mov	ip, r2
 800118a:	458c      	cmp	ip, r1
 800118c:	4686      	mov	lr, r0
 800118e:	fab2 f282 	clz	r2, r2
 8001192:	d962      	bls.n	800125a <__udivmoddi4+0xde>
 8001194:	b14a      	cbz	r2, 80011aa <__udivmoddi4+0x2e>
 8001196:	f1c2 0320 	rsb	r3, r2, #32
 800119a:	4091      	lsls	r1, r2
 800119c:	fa20 f303 	lsr.w	r3, r0, r3
 80011a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80011a4:	4319      	orrs	r1, r3
 80011a6:	fa00 fe02 	lsl.w	lr, r0, r2
 80011aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011ae:	fbb1 f4f7 	udiv	r4, r1, r7
 80011b2:	fb07 1114 	mls	r1, r7, r4, r1
 80011b6:	fa1f f68c 	uxth.w	r6, ip
 80011ba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011be:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011c2:	fb04 f106 	mul.w	r1, r4, r6
 80011c6:	4299      	cmp	r1, r3
 80011c8:	d90a      	bls.n	80011e0 <__udivmoddi4+0x64>
 80011ca:	eb1c 0303 	adds.w	r3, ip, r3
 80011ce:	f104 30ff 	add.w	r0, r4, #4294967295
 80011d2:	f080 8110 	bcs.w	80013f6 <__udivmoddi4+0x27a>
 80011d6:	4299      	cmp	r1, r3
 80011d8:	f240 810d 	bls.w	80013f6 <__udivmoddi4+0x27a>
 80011dc:	3c02      	subs	r4, #2
 80011de:	4463      	add	r3, ip
 80011e0:	1a59      	subs	r1, r3, r1
 80011e2:	fbb1 f0f7 	udiv	r0, r1, r7
 80011e6:	fb07 1110 	mls	r1, r7, r0, r1
 80011ea:	fb00 f606 	mul.w	r6, r0, r6
 80011ee:	fa1f f38e 	uxth.w	r3, lr
 80011f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011f6:	429e      	cmp	r6, r3
 80011f8:	d90a      	bls.n	8001210 <__udivmoddi4+0x94>
 80011fa:	eb1c 0303 	adds.w	r3, ip, r3
 80011fe:	f100 31ff 	add.w	r1, r0, #4294967295
 8001202:	f080 80fa 	bcs.w	80013fa <__udivmoddi4+0x27e>
 8001206:	429e      	cmp	r6, r3
 8001208:	f240 80f7 	bls.w	80013fa <__udivmoddi4+0x27e>
 800120c:	4463      	add	r3, ip
 800120e:	3802      	subs	r0, #2
 8001210:	2100      	movs	r1, #0
 8001212:	1b9b      	subs	r3, r3, r6
 8001214:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001218:	b11d      	cbz	r5, 8001222 <__udivmoddi4+0xa6>
 800121a:	40d3      	lsrs	r3, r2
 800121c:	2200      	movs	r2, #0
 800121e:	e9c5 3200 	strd	r3, r2, [r5]
 8001222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001226:	428b      	cmp	r3, r1
 8001228:	d905      	bls.n	8001236 <__udivmoddi4+0xba>
 800122a:	b10d      	cbz	r5, 8001230 <__udivmoddi4+0xb4>
 800122c:	e9c5 0100 	strd	r0, r1, [r5]
 8001230:	2100      	movs	r1, #0
 8001232:	4608      	mov	r0, r1
 8001234:	e7f5      	b.n	8001222 <__udivmoddi4+0xa6>
 8001236:	fab3 f183 	clz	r1, r3
 800123a:	2900      	cmp	r1, #0
 800123c:	d146      	bne.n	80012cc <__udivmoddi4+0x150>
 800123e:	42a3      	cmp	r3, r4
 8001240:	d302      	bcc.n	8001248 <__udivmoddi4+0xcc>
 8001242:	4290      	cmp	r0, r2
 8001244:	f0c0 80ee 	bcc.w	8001424 <__udivmoddi4+0x2a8>
 8001248:	1a86      	subs	r6, r0, r2
 800124a:	eb64 0303 	sbc.w	r3, r4, r3
 800124e:	2001      	movs	r0, #1
 8001250:	2d00      	cmp	r5, #0
 8001252:	d0e6      	beq.n	8001222 <__udivmoddi4+0xa6>
 8001254:	e9c5 6300 	strd	r6, r3, [r5]
 8001258:	e7e3      	b.n	8001222 <__udivmoddi4+0xa6>
 800125a:	2a00      	cmp	r2, #0
 800125c:	f040 808f 	bne.w	800137e <__udivmoddi4+0x202>
 8001260:	eba1 040c 	sub.w	r4, r1, ip
 8001264:	2101      	movs	r1, #1
 8001266:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800126a:	fa1f f78c 	uxth.w	r7, ip
 800126e:	fbb4 f6f8 	udiv	r6, r4, r8
 8001272:	fb08 4416 	mls	r4, r8, r6, r4
 8001276:	fb07 f006 	mul.w	r0, r7, r6
 800127a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800127e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001282:	4298      	cmp	r0, r3
 8001284:	d908      	bls.n	8001298 <__udivmoddi4+0x11c>
 8001286:	eb1c 0303 	adds.w	r3, ip, r3
 800128a:	f106 34ff 	add.w	r4, r6, #4294967295
 800128e:	d202      	bcs.n	8001296 <__udivmoddi4+0x11a>
 8001290:	4298      	cmp	r0, r3
 8001292:	f200 80cb 	bhi.w	800142c <__udivmoddi4+0x2b0>
 8001296:	4626      	mov	r6, r4
 8001298:	1a1c      	subs	r4, r3, r0
 800129a:	fbb4 f0f8 	udiv	r0, r4, r8
 800129e:	fb08 4410 	mls	r4, r8, r0, r4
 80012a2:	fb00 f707 	mul.w	r7, r0, r7
 80012a6:	fa1f f38e 	uxth.w	r3, lr
 80012aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80012ae:	429f      	cmp	r7, r3
 80012b0:	d908      	bls.n	80012c4 <__udivmoddi4+0x148>
 80012b2:	eb1c 0303 	adds.w	r3, ip, r3
 80012b6:	f100 34ff 	add.w	r4, r0, #4294967295
 80012ba:	d202      	bcs.n	80012c2 <__udivmoddi4+0x146>
 80012bc:	429f      	cmp	r7, r3
 80012be:	f200 80ae 	bhi.w	800141e <__udivmoddi4+0x2a2>
 80012c2:	4620      	mov	r0, r4
 80012c4:	1bdb      	subs	r3, r3, r7
 80012c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80012ca:	e7a5      	b.n	8001218 <__udivmoddi4+0x9c>
 80012cc:	f1c1 0720 	rsb	r7, r1, #32
 80012d0:	408b      	lsls	r3, r1
 80012d2:	fa22 fc07 	lsr.w	ip, r2, r7
 80012d6:	ea4c 0c03 	orr.w	ip, ip, r3
 80012da:	fa24 f607 	lsr.w	r6, r4, r7
 80012de:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80012e2:	fbb6 f8f9 	udiv	r8, r6, r9
 80012e6:	fa1f fe8c 	uxth.w	lr, ip
 80012ea:	fb09 6618 	mls	r6, r9, r8, r6
 80012ee:	fa20 f307 	lsr.w	r3, r0, r7
 80012f2:	408c      	lsls	r4, r1
 80012f4:	fa00 fa01 	lsl.w	sl, r0, r1
 80012f8:	fb08 f00e 	mul.w	r0, r8, lr
 80012fc:	431c      	orrs	r4, r3
 80012fe:	0c23      	lsrs	r3, r4, #16
 8001300:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001304:	4298      	cmp	r0, r3
 8001306:	fa02 f201 	lsl.w	r2, r2, r1
 800130a:	d90a      	bls.n	8001322 <__udivmoddi4+0x1a6>
 800130c:	eb1c 0303 	adds.w	r3, ip, r3
 8001310:	f108 36ff 	add.w	r6, r8, #4294967295
 8001314:	f080 8081 	bcs.w	800141a <__udivmoddi4+0x29e>
 8001318:	4298      	cmp	r0, r3
 800131a:	d97e      	bls.n	800141a <__udivmoddi4+0x29e>
 800131c:	f1a8 0802 	sub.w	r8, r8, #2
 8001320:	4463      	add	r3, ip
 8001322:	1a1e      	subs	r6, r3, r0
 8001324:	fbb6 f3f9 	udiv	r3, r6, r9
 8001328:	fb09 6613 	mls	r6, r9, r3, r6
 800132c:	fb03 fe0e 	mul.w	lr, r3, lr
 8001330:	b2a4      	uxth	r4, r4
 8001332:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001336:	45a6      	cmp	lr, r4
 8001338:	d908      	bls.n	800134c <__udivmoddi4+0x1d0>
 800133a:	eb1c 0404 	adds.w	r4, ip, r4
 800133e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001342:	d266      	bcs.n	8001412 <__udivmoddi4+0x296>
 8001344:	45a6      	cmp	lr, r4
 8001346:	d964      	bls.n	8001412 <__udivmoddi4+0x296>
 8001348:	3b02      	subs	r3, #2
 800134a:	4464      	add	r4, ip
 800134c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001350:	fba0 8302 	umull	r8, r3, r0, r2
 8001354:	eba4 040e 	sub.w	r4, r4, lr
 8001358:	429c      	cmp	r4, r3
 800135a:	46c6      	mov	lr, r8
 800135c:	461e      	mov	r6, r3
 800135e:	d350      	bcc.n	8001402 <__udivmoddi4+0x286>
 8001360:	d04d      	beq.n	80013fe <__udivmoddi4+0x282>
 8001362:	b155      	cbz	r5, 800137a <__udivmoddi4+0x1fe>
 8001364:	ebba 030e 	subs.w	r3, sl, lr
 8001368:	eb64 0406 	sbc.w	r4, r4, r6
 800136c:	fa04 f707 	lsl.w	r7, r4, r7
 8001370:	40cb      	lsrs	r3, r1
 8001372:	431f      	orrs	r7, r3
 8001374:	40cc      	lsrs	r4, r1
 8001376:	e9c5 7400 	strd	r7, r4, [r5]
 800137a:	2100      	movs	r1, #0
 800137c:	e751      	b.n	8001222 <__udivmoddi4+0xa6>
 800137e:	fa0c fc02 	lsl.w	ip, ip, r2
 8001382:	f1c2 0320 	rsb	r3, r2, #32
 8001386:	40d9      	lsrs	r1, r3
 8001388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800138c:	fa20 f303 	lsr.w	r3, r0, r3
 8001390:	fa00 fe02 	lsl.w	lr, r0, r2
 8001394:	fbb1 f0f8 	udiv	r0, r1, r8
 8001398:	fb08 1110 	mls	r1, r8, r0, r1
 800139c:	4094      	lsls	r4, r2
 800139e:	431c      	orrs	r4, r3
 80013a0:	fa1f f78c 	uxth.w	r7, ip
 80013a4:	0c23      	lsrs	r3, r4, #16
 80013a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80013aa:	fb00 f107 	mul.w	r1, r0, r7
 80013ae:	4299      	cmp	r1, r3
 80013b0:	d908      	bls.n	80013c4 <__udivmoddi4+0x248>
 80013b2:	eb1c 0303 	adds.w	r3, ip, r3
 80013b6:	f100 36ff 	add.w	r6, r0, #4294967295
 80013ba:	d22c      	bcs.n	8001416 <__udivmoddi4+0x29a>
 80013bc:	4299      	cmp	r1, r3
 80013be:	d92a      	bls.n	8001416 <__udivmoddi4+0x29a>
 80013c0:	3802      	subs	r0, #2
 80013c2:	4463      	add	r3, ip
 80013c4:	1a5b      	subs	r3, r3, r1
 80013c6:	fbb3 f1f8 	udiv	r1, r3, r8
 80013ca:	fb08 3311 	mls	r3, r8, r1, r3
 80013ce:	b2a4      	uxth	r4, r4
 80013d0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80013d4:	fb01 f307 	mul.w	r3, r1, r7
 80013d8:	42a3      	cmp	r3, r4
 80013da:	d908      	bls.n	80013ee <__udivmoddi4+0x272>
 80013dc:	eb1c 0404 	adds.w	r4, ip, r4
 80013e0:	f101 36ff 	add.w	r6, r1, #4294967295
 80013e4:	d213      	bcs.n	800140e <__udivmoddi4+0x292>
 80013e6:	42a3      	cmp	r3, r4
 80013e8:	d911      	bls.n	800140e <__udivmoddi4+0x292>
 80013ea:	3902      	subs	r1, #2
 80013ec:	4464      	add	r4, ip
 80013ee:	1ae4      	subs	r4, r4, r3
 80013f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013f4:	e73b      	b.n	800126e <__udivmoddi4+0xf2>
 80013f6:	4604      	mov	r4, r0
 80013f8:	e6f2      	b.n	80011e0 <__udivmoddi4+0x64>
 80013fa:	4608      	mov	r0, r1
 80013fc:	e708      	b.n	8001210 <__udivmoddi4+0x94>
 80013fe:	45c2      	cmp	sl, r8
 8001400:	d2af      	bcs.n	8001362 <__udivmoddi4+0x1e6>
 8001402:	ebb8 0e02 	subs.w	lr, r8, r2
 8001406:	eb63 060c 	sbc.w	r6, r3, ip
 800140a:	3801      	subs	r0, #1
 800140c:	e7a9      	b.n	8001362 <__udivmoddi4+0x1e6>
 800140e:	4631      	mov	r1, r6
 8001410:	e7ed      	b.n	80013ee <__udivmoddi4+0x272>
 8001412:	4603      	mov	r3, r0
 8001414:	e79a      	b.n	800134c <__udivmoddi4+0x1d0>
 8001416:	4630      	mov	r0, r6
 8001418:	e7d4      	b.n	80013c4 <__udivmoddi4+0x248>
 800141a:	46b0      	mov	r8, r6
 800141c:	e781      	b.n	8001322 <__udivmoddi4+0x1a6>
 800141e:	4463      	add	r3, ip
 8001420:	3802      	subs	r0, #2
 8001422:	e74f      	b.n	80012c4 <__udivmoddi4+0x148>
 8001424:	4606      	mov	r6, r0
 8001426:	4623      	mov	r3, r4
 8001428:	4608      	mov	r0, r1
 800142a:	e711      	b.n	8001250 <__udivmoddi4+0xd4>
 800142c:	3e02      	subs	r6, #2
 800142e:	4463      	add	r3, ip
 8001430:	e732      	b.n	8001298 <__udivmoddi4+0x11c>
 8001432:	bf00      	nop

08001434 <__aeabi_idiv0>:
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop

08001438 <BME280_CONFIG_SETUP_ref>:
	signed short dig_T2_N, dig_T3_N, dig_P2_N, dig_P3_N, dig_P4_N, dig_P5_N, dig_P6_N, dig_P7_N, dig_P8_N, dig_P9_N, dig_H2_N, dig_H4_N, dig_H5_N;

	volatile int temperature_raw_ref, pressure_raw_ref, humidity_raw_ref = 0;
	volatile int temperature_raw_N, pressure_raw_N, humidity_raw_N = 0;

	void BME280_CONFIG_SETUP_ref(void){
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800143c:	2201      	movs	r2, #1
 800143e:	2140      	movs	r1, #64	@ 0x40
 8001440:	482a      	ldr	r0, [pc, #168]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 8001442:	f003 fae5 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001446:	200a      	movs	r0, #10
 8001448:	f003 f84c 	bl	80044e4 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 800144c:	2200      	movs	r2, #0
 800144e:	2140      	movs	r1, #64	@ 0x40
 8001450:	4826      	ldr	r0, [pc, #152]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 8001452:	f003 fadd 	bl	8004a10 <HAL_GPIO_WritePin>
		config_ref[0] = CTRLMEASREG;
 8001456:	4b26      	ldr	r3, [pc, #152]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 8001458:	2274      	movs	r2, #116	@ 0x74
 800145a:	701a      	strb	r2, [r3, #0]
		config_ref[1] = CTRLMEASVAL;
 800145c:	4b24      	ldr	r3, [pc, #144]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 800145e:	2225      	movs	r2, #37	@ 0x25
 8001460:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_ref, 2, 1000); //CONFIG
 8001462:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001466:	2202      	movs	r2, #2
 8001468:	4921      	ldr	r1, [pc, #132]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 800146a:	4822      	ldr	r0, [pc, #136]	@ (80014f4 <BME280_CONFIG_SETUP_ref+0xbc>)
 800146c:	f004 f925 	bl	80056ba <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001470:	2201      	movs	r2, #1
 8001472:	2140      	movs	r1, #64	@ 0x40
 8001474:	481d      	ldr	r0, [pc, #116]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 8001476:	f003 facb 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 800147a:	200a      	movs	r0, #10
 800147c:	f003 f832 	bl	80044e4 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 8001480:	2200      	movs	r2, #0
 8001482:	2140      	movs	r1, #64	@ 0x40
 8001484:	4819      	ldr	r0, [pc, #100]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 8001486:	f003 fac3 	bl	8004a10 <HAL_GPIO_WritePin>
		config_ref[0] = CONFIGREG;
 800148a:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 800148c:	2275      	movs	r2, #117	@ 0x75
 800148e:	701a      	strb	r2, [r3, #0]
		config_ref[1] = CONFIGVAL;
 8001490:	4b17      	ldr	r3, [pc, #92]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 8001492:	22a0      	movs	r2, #160	@ 0xa0
 8001494:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_ref, 2, 1000); //CONFIG
 8001496:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800149a:	2202      	movs	r2, #2
 800149c:	4914      	ldr	r1, [pc, #80]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 800149e:	4815      	ldr	r0, [pc, #84]	@ (80014f4 <BME280_CONFIG_SETUP_ref+0xbc>)
 80014a0:	f004 f90b 	bl	80056ba <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80014a4:	2201      	movs	r2, #1
 80014a6:	2140      	movs	r1, #64	@ 0x40
 80014a8:	4810      	ldr	r0, [pc, #64]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 80014aa:	f003 fab1 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80014ae:	200a      	movs	r0, #10
 80014b0:	f003 f818 	bl	80044e4 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 80014b4:	2200      	movs	r2, #0
 80014b6:	2140      	movs	r1, #64	@ 0x40
 80014b8:	480c      	ldr	r0, [pc, #48]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 80014ba:	f003 faa9 	bl	8004a10 <HAL_GPIO_WritePin>
		config_ref[0] = CTRLHUMREG;
 80014be:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 80014c0:	2272      	movs	r2, #114	@ 0x72
 80014c2:	701a      	strb	r2, [r3, #0]
		config_ref[1] = CTRLHUMVAL;
 80014c4:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_ref, 2, 1000); //CONFIG
 80014ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ce:	2202      	movs	r2, #2
 80014d0:	4907      	ldr	r1, [pc, #28]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 80014d2:	4808      	ldr	r0, [pc, #32]	@ (80014f4 <BME280_CONFIG_SETUP_ref+0xbc>)
 80014d4:	f004 f8f1 	bl	80056ba <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80014d8:	2201      	movs	r2, #1
 80014da:	2140      	movs	r1, #64	@ 0x40
 80014dc:	4803      	ldr	r0, [pc, #12]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 80014de:	f003 fa97 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80014e2:	200a      	movs	r0, #10
 80014e4:	f002 fffe 	bl	80044e4 <HAL_Delay>
	}
 80014e8:	bf00      	nop
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40020000 	.word	0x40020000
 80014f0:	20000214 	.word	0x20000214
 80014f4:	20000300 	.word	0x20000300

080014f8 <BME280_GET_RAW_VALS_ref>:
	void BME280_GET_RAW_VALS_ref(void){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
		BME280_CONFIG_SETUP_ref();
 80014fc:	f7ff ff9c 	bl	8001438 <BME280_CONFIG_SETUP_ref>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 8001500:	2200      	movs	r2, #0
 8001502:	2140      	movs	r1, #64	@ 0x40
 8001504:	481e      	ldr	r0, [pc, #120]	@ (8001580 <BME280_GET_RAW_VALS_ref+0x88>)
 8001506:	f003 fa83 	bl	8004a10 <HAL_GPIO_WritePin>
		config_ref[0] = RAWREAD;
 800150a:	4b1e      	ldr	r3, [pc, #120]	@ (8001584 <BME280_GET_RAW_VALS_ref+0x8c>)
 800150c:	22f7      	movs	r2, #247	@ 0xf7
 800150e:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, config_ref, 1, 10); //GET ID
 8001510:	230a      	movs	r3, #10
 8001512:	2201      	movs	r2, #1
 8001514:	491b      	ldr	r1, [pc, #108]	@ (8001584 <BME280_GET_RAW_VALS_ref+0x8c>)
 8001516:	481c      	ldr	r0, [pc, #112]	@ (8001588 <BME280_GET_RAW_VALS_ref+0x90>)
 8001518:	f004 f8cf 	bl	80056ba <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tempread_ref, 8, 10);
 800151c:	230a      	movs	r3, #10
 800151e:	2208      	movs	r2, #8
 8001520:	491a      	ldr	r1, [pc, #104]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001522:	4819      	ldr	r0, [pc, #100]	@ (8001588 <BME280_GET_RAW_VALS_ref+0x90>)
 8001524:	f004 fa0c 	bl	8005940 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001528:	2201      	movs	r2, #1
 800152a:	2140      	movs	r1, #64	@ 0x40
 800152c:	4814      	ldr	r0, [pc, #80]	@ (8001580 <BME280_GET_RAW_VALS_ref+0x88>)
 800152e:	f003 fa6f 	bl	8004a10 <HAL_GPIO_WritePin>

		temperature_raw_ref =(tempread_ref[3]<<12)+(tempread_ref[4]<<4)+(tempread_ref[5]>>4);
 8001532:	4b16      	ldr	r3, [pc, #88]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001534:	78db      	ldrb	r3, [r3, #3]
 8001536:	031a      	lsls	r2, r3, #12
 8001538:	4b14      	ldr	r3, [pc, #80]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 800153a:	791b      	ldrb	r3, [r3, #4]
 800153c:	011b      	lsls	r3, r3, #4
 800153e:	4413      	add	r3, r2
 8001540:	4a12      	ldr	r2, [pc, #72]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001542:	7952      	ldrb	r2, [r2, #5]
 8001544:	0912      	lsrs	r2, r2, #4
 8001546:	b2d2      	uxtb	r2, r2
 8001548:	4413      	add	r3, r2
 800154a:	4a11      	ldr	r2, [pc, #68]	@ (8001590 <BME280_GET_RAW_VALS_ref+0x98>)
 800154c:	6013      	str	r3, [r2, #0]
		pressure_raw_ref = (tempread_ref[0]<<12)+(tempread_ref[1]<<4)+(tempread_ref[2]>>4);
 800154e:	4b0f      	ldr	r3, [pc, #60]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	031a      	lsls	r2, r3, #12
 8001554:	4b0d      	ldr	r3, [pc, #52]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001556:	785b      	ldrb	r3, [r3, #1]
 8001558:	011b      	lsls	r3, r3, #4
 800155a:	4413      	add	r3, r2
 800155c:	4a0b      	ldr	r2, [pc, #44]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 800155e:	7892      	ldrb	r2, [r2, #2]
 8001560:	0912      	lsrs	r2, r2, #4
 8001562:	b2d2      	uxtb	r2, r2
 8001564:	4413      	add	r3, r2
 8001566:	4a0b      	ldr	r2, [pc, #44]	@ (8001594 <BME280_GET_RAW_VALS_ref+0x9c>)
 8001568:	6013      	str	r3, [r2, #0]
		humidity_raw_ref= (tempread_ref[6] << 8) + (tempread_ref[7]);
 800156a:	4b08      	ldr	r3, [pc, #32]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 800156c:	799b      	ldrb	r3, [r3, #6]
 800156e:	021b      	lsls	r3, r3, #8
 8001570:	4a06      	ldr	r2, [pc, #24]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001572:	79d2      	ldrb	r2, [r2, #7]
 8001574:	4413      	add	r3, r2
 8001576:	4a08      	ldr	r2, [pc, #32]	@ (8001598 <BME280_GET_RAW_VALS_ref+0xa0>)
 8001578:	6013      	str	r3, [r2, #0]
	}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40020000 	.word	0x40020000
 8001584:	20000214 	.word	0x20000214
 8001588:	20000300 	.word	0x20000300
 800158c:	2000020c 	.word	0x2000020c
 8001590:	200002c0 	.word	0x200002c0
 8001594:	200002c4 	.word	0x200002c4
 8001598:	200002c8 	.word	0x200002c8

0800159c <BME280_GET_COMP_VALS_ref>:
	void BME280_GET_COMP_VALS_ref(void){
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 80015a0:	2200      	movs	r2, #0
 80015a2:	2140      	movs	r1, #64	@ 0x40
 80015a4:	488b      	ldr	r0, [pc, #556]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 80015a6:	f003 fa33 	bl	8004a10 <HAL_GPIO_WritePin>
		config_ref[0] = COMPTEMPPRES;
 80015aa:	4b8b      	ldr	r3, [pc, #556]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 80015ac:	2288      	movs	r2, #136	@ 0x88
 80015ae:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, config_ref, 1, 10);
 80015b0:	230a      	movs	r3, #10
 80015b2:	2201      	movs	r2, #1
 80015b4:	4988      	ldr	r1, [pc, #544]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 80015b6:	4889      	ldr	r0, [pc, #548]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 80015b8:	f004 f87f 	bl	80056ba <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, comp_ref, 24, 120);
 80015bc:	2378      	movs	r3, #120	@ 0x78
 80015be:	2218      	movs	r2, #24
 80015c0:	4987      	ldr	r1, [pc, #540]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80015c2:	4886      	ldr	r0, [pc, #536]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 80015c4:	f004 f9bc 	bl	8005940 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80015c8:	2201      	movs	r2, #1
 80015ca:	2140      	movs	r1, #64	@ 0x40
 80015cc:	4881      	ldr	r0, [pc, #516]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 80015ce:	f003 fa1f 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80015d2:	200a      	movs	r0, #10
 80015d4:	f002 ff86 	bl	80044e4 <HAL_Delay>

		dig_T1_ref = (comp_ref[0])+(comp_ref[1]<<8);
 80015d8:	4b81      	ldr	r3, [pc, #516]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	461a      	mov	r2, r3
 80015de:	4b80      	ldr	r3, [pc, #512]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80015e0:	785b      	ldrb	r3, [r3, #1]
 80015e2:	021b      	lsls	r3, r3, #8
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	4413      	add	r3, r2
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	4b7e      	ldr	r3, [pc, #504]	@ (80017e4 <BME280_GET_COMP_VALS_ref+0x248>)
 80015ec:	801a      	strh	r2, [r3, #0]
		dig_T2_ref = (comp_ref[2])+(comp_ref[3]<<8);
 80015ee:	4b7c      	ldr	r3, [pc, #496]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80015f0:	789b      	ldrb	r3, [r3, #2]
 80015f2:	461a      	mov	r2, r3
 80015f4:	4b7a      	ldr	r3, [pc, #488]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80015f6:	78db      	ldrb	r3, [r3, #3]
 80015f8:	021b      	lsls	r3, r3, #8
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	4413      	add	r3, r2
 80015fe:	b29b      	uxth	r3, r3
 8001600:	b21a      	sxth	r2, r3
 8001602:	4b79      	ldr	r3, [pc, #484]	@ (80017e8 <BME280_GET_COMP_VALS_ref+0x24c>)
 8001604:	801a      	strh	r2, [r3, #0]
		dig_T3_ref = (comp_ref[4])+(comp_ref[5]<<8);
 8001606:	4b76      	ldr	r3, [pc, #472]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001608:	791b      	ldrb	r3, [r3, #4]
 800160a:	461a      	mov	r2, r3
 800160c:	4b74      	ldr	r3, [pc, #464]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800160e:	795b      	ldrb	r3, [r3, #5]
 8001610:	021b      	lsls	r3, r3, #8
 8001612:	b29b      	uxth	r3, r3
 8001614:	4413      	add	r3, r2
 8001616:	b29b      	uxth	r3, r3
 8001618:	b21a      	sxth	r2, r3
 800161a:	4b74      	ldr	r3, [pc, #464]	@ (80017ec <BME280_GET_COMP_VALS_ref+0x250>)
 800161c:	801a      	strh	r2, [r3, #0]
		dig_P1_ref = (comp_ref[6])+(comp_ref[7]<<8);
 800161e:	4b70      	ldr	r3, [pc, #448]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001620:	799b      	ldrb	r3, [r3, #6]
 8001622:	461a      	mov	r2, r3
 8001624:	4b6e      	ldr	r3, [pc, #440]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001626:	79db      	ldrb	r3, [r3, #7]
 8001628:	021b      	lsls	r3, r3, #8
 800162a:	b29b      	uxth	r3, r3
 800162c:	4413      	add	r3, r2
 800162e:	b29a      	uxth	r2, r3
 8001630:	4b6f      	ldr	r3, [pc, #444]	@ (80017f0 <BME280_GET_COMP_VALS_ref+0x254>)
 8001632:	801a      	strh	r2, [r3, #0]
		dig_P2_ref = (comp_ref[8])+(comp_ref[9]<<8);
 8001634:	4b6a      	ldr	r3, [pc, #424]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001636:	7a1b      	ldrb	r3, [r3, #8]
 8001638:	461a      	mov	r2, r3
 800163a:	4b69      	ldr	r3, [pc, #420]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800163c:	7a5b      	ldrb	r3, [r3, #9]
 800163e:	021b      	lsls	r3, r3, #8
 8001640:	b29b      	uxth	r3, r3
 8001642:	4413      	add	r3, r2
 8001644:	b29b      	uxth	r3, r3
 8001646:	b21a      	sxth	r2, r3
 8001648:	4b6a      	ldr	r3, [pc, #424]	@ (80017f4 <BME280_GET_COMP_VALS_ref+0x258>)
 800164a:	801a      	strh	r2, [r3, #0]
		dig_P3_ref = (comp_ref[10])+(comp_ref[11]<<8);
 800164c:	4b64      	ldr	r3, [pc, #400]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800164e:	7a9b      	ldrb	r3, [r3, #10]
 8001650:	461a      	mov	r2, r3
 8001652:	4b63      	ldr	r3, [pc, #396]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001654:	7adb      	ldrb	r3, [r3, #11]
 8001656:	021b      	lsls	r3, r3, #8
 8001658:	b29b      	uxth	r3, r3
 800165a:	4413      	add	r3, r2
 800165c:	b29b      	uxth	r3, r3
 800165e:	b21a      	sxth	r2, r3
 8001660:	4b65      	ldr	r3, [pc, #404]	@ (80017f8 <BME280_GET_COMP_VALS_ref+0x25c>)
 8001662:	801a      	strh	r2, [r3, #0]
		dig_P4_ref = (comp_ref[12])+(comp_ref[13]<<8);
 8001664:	4b5e      	ldr	r3, [pc, #376]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001666:	7b1b      	ldrb	r3, [r3, #12]
 8001668:	461a      	mov	r2, r3
 800166a:	4b5d      	ldr	r3, [pc, #372]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800166c:	7b5b      	ldrb	r3, [r3, #13]
 800166e:	021b      	lsls	r3, r3, #8
 8001670:	b29b      	uxth	r3, r3
 8001672:	4413      	add	r3, r2
 8001674:	b29b      	uxth	r3, r3
 8001676:	b21a      	sxth	r2, r3
 8001678:	4b60      	ldr	r3, [pc, #384]	@ (80017fc <BME280_GET_COMP_VALS_ref+0x260>)
 800167a:	801a      	strh	r2, [r3, #0]
		dig_P5_ref = (comp_ref[14])+(comp_ref[15]<<8);
 800167c:	4b58      	ldr	r3, [pc, #352]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800167e:	7b9b      	ldrb	r3, [r3, #14]
 8001680:	461a      	mov	r2, r3
 8001682:	4b57      	ldr	r3, [pc, #348]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001684:	7bdb      	ldrb	r3, [r3, #15]
 8001686:	021b      	lsls	r3, r3, #8
 8001688:	b29b      	uxth	r3, r3
 800168a:	4413      	add	r3, r2
 800168c:	b29b      	uxth	r3, r3
 800168e:	b21a      	sxth	r2, r3
 8001690:	4b5b      	ldr	r3, [pc, #364]	@ (8001800 <BME280_GET_COMP_VALS_ref+0x264>)
 8001692:	801a      	strh	r2, [r3, #0]
		dig_P6_ref = (comp_ref[16])+(comp_ref[17]<<8);
 8001694:	4b52      	ldr	r3, [pc, #328]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001696:	7c1b      	ldrb	r3, [r3, #16]
 8001698:	461a      	mov	r2, r3
 800169a:	4b51      	ldr	r3, [pc, #324]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800169c:	7c5b      	ldrb	r3, [r3, #17]
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	4413      	add	r3, r2
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	4b56      	ldr	r3, [pc, #344]	@ (8001804 <BME280_GET_COMP_VALS_ref+0x268>)
 80016aa:	801a      	strh	r2, [r3, #0]
		dig_P7_ref = (comp_ref[18])+(comp_ref[19]<<8);
 80016ac:	4b4c      	ldr	r3, [pc, #304]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016ae:	7c9b      	ldrb	r3, [r3, #18]
 80016b0:	461a      	mov	r2, r3
 80016b2:	4b4b      	ldr	r3, [pc, #300]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016b4:	7cdb      	ldrb	r3, [r3, #19]
 80016b6:	021b      	lsls	r3, r3, #8
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	4413      	add	r3, r2
 80016bc:	b29b      	uxth	r3, r3
 80016be:	b21a      	sxth	r2, r3
 80016c0:	4b51      	ldr	r3, [pc, #324]	@ (8001808 <BME280_GET_COMP_VALS_ref+0x26c>)
 80016c2:	801a      	strh	r2, [r3, #0]
		dig_P8_ref = (comp_ref[20])+(comp_ref[21]<<8);
 80016c4:	4b46      	ldr	r3, [pc, #280]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016c6:	7d1b      	ldrb	r3, [r3, #20]
 80016c8:	461a      	mov	r2, r3
 80016ca:	4b45      	ldr	r3, [pc, #276]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016cc:	7d5b      	ldrb	r3, [r3, #21]
 80016ce:	021b      	lsls	r3, r3, #8
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	4413      	add	r3, r2
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	b21a      	sxth	r2, r3
 80016d8:	4b4c      	ldr	r3, [pc, #304]	@ (800180c <BME280_GET_COMP_VALS_ref+0x270>)
 80016da:	801a      	strh	r2, [r3, #0]
		dig_P9_ref = (comp_ref[22])+(comp_ref[23]<<8);
 80016dc:	4b40      	ldr	r3, [pc, #256]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016de:	7d9b      	ldrb	r3, [r3, #22]
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b3f      	ldr	r3, [pc, #252]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016e4:	7ddb      	ldrb	r3, [r3, #23]
 80016e6:	021b      	lsls	r3, r3, #8
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	4413      	add	r3, r2
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	b21a      	sxth	r2, r3
 80016f0:	4b47      	ldr	r3, [pc, #284]	@ (8001810 <BME280_GET_COMP_VALS_ref+0x274>)
 80016f2:	801a      	strh	r2, [r3, #0]

		config_ref[0] = COMPHUMINIT;
 80016f4:	4b38      	ldr	r3, [pc, #224]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 80016f6:	22a0      	movs	r2, #160	@ 0xa0
 80016f8:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 80016fa:	2200      	movs	r2, #0
 80016fc:	2140      	movs	r1, #64	@ 0x40
 80016fe:	4835      	ldr	r0, [pc, #212]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 8001700:	f003 f986 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, config_ref, 1, 10);
 8001704:	230a      	movs	r3, #10
 8001706:	2201      	movs	r2, #1
 8001708:	4933      	ldr	r1, [pc, #204]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 800170a:	4834      	ldr	r0, [pc, #208]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 800170c:	f003 ffd5 	bl	80056ba <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, &comp_ref[24], 1, 120);
 8001710:	2378      	movs	r3, #120	@ 0x78
 8001712:	2201      	movs	r2, #1
 8001714:	493f      	ldr	r1, [pc, #252]	@ (8001814 <BME280_GET_COMP_VALS_ref+0x278>)
 8001716:	4831      	ldr	r0, [pc, #196]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 8001718:	f004 f912 	bl	8005940 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800171c:	2201      	movs	r2, #1
 800171e:	2140      	movs	r1, #64	@ 0x40
 8001720:	482c      	ldr	r0, [pc, #176]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 8001722:	f003 f975 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001726:	200a      	movs	r0, #10
 8001728:	f002 fedc 	bl	80044e4 <HAL_Delay>
		dig_H1_ref = comp_ref[24];
 800172c:	4b2c      	ldr	r3, [pc, #176]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800172e:	7e1a      	ldrb	r2, [r3, #24]
 8001730:	4b39      	ldr	r3, [pc, #228]	@ (8001818 <BME280_GET_COMP_VALS_ref+0x27c>)
 8001732:	701a      	strb	r2, [r3, #0]

		config_ref[0] = COMPHUMREST;
 8001734:	4b28      	ldr	r3, [pc, #160]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 8001736:	22e1      	movs	r2, #225	@ 0xe1
 8001738:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 800173a:	2200      	movs	r2, #0
 800173c:	2140      	movs	r1, #64	@ 0x40
 800173e:	4825      	ldr	r0, [pc, #148]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 8001740:	f003 f966 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, config_ref, 1, 10);
 8001744:	230a      	movs	r3, #10
 8001746:	2201      	movs	r2, #1
 8001748:	4923      	ldr	r1, [pc, #140]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 800174a:	4824      	ldr	r0, [pc, #144]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 800174c:	f003 ffb5 	bl	80056ba <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, &comp_ref[25], 7, 120);
 8001750:	2378      	movs	r3, #120	@ 0x78
 8001752:	2207      	movs	r2, #7
 8001754:	4931      	ldr	r1, [pc, #196]	@ (800181c <BME280_GET_COMP_VALS_ref+0x280>)
 8001756:	4821      	ldr	r0, [pc, #132]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 8001758:	f004 f8f2 	bl	8005940 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800175c:	2201      	movs	r2, #1
 800175e:	2140      	movs	r1, #64	@ 0x40
 8001760:	481c      	ldr	r0, [pc, #112]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 8001762:	f003 f955 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001766:	200a      	movs	r0, #10
 8001768:	f002 febc 	bl	80044e4 <HAL_Delay>
		dig_H2_ref = (comp_ref[25])+(comp_ref[26]<< 8);
 800176c:	4b1c      	ldr	r3, [pc, #112]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800176e:	7e5b      	ldrb	r3, [r3, #25]
 8001770:	461a      	mov	r2, r3
 8001772:	4b1b      	ldr	r3, [pc, #108]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001774:	7e9b      	ldrb	r3, [r3, #26]
 8001776:	021b      	lsls	r3, r3, #8
 8001778:	b29b      	uxth	r3, r3
 800177a:	4413      	add	r3, r2
 800177c:	b29b      	uxth	r3, r3
 800177e:	b21a      	sxth	r2, r3
 8001780:	4b27      	ldr	r3, [pc, #156]	@ (8001820 <BME280_GET_COMP_VALS_ref+0x284>)
 8001782:	801a      	strh	r2, [r3, #0]
		dig_H3_ref = comp_ref[27];
 8001784:	4b16      	ldr	r3, [pc, #88]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001786:	7eda      	ldrb	r2, [r3, #27]
 8001788:	4b26      	ldr	r3, [pc, #152]	@ (8001824 <BME280_GET_COMP_VALS_ref+0x288>)
 800178a:	701a      	strb	r2, [r3, #0]
		dig_H4_ref = (comp_ref[28] << 4) +(comp_ref[29] & 0xF);
 800178c:	4b14      	ldr	r3, [pc, #80]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800178e:	7f1b      	ldrb	r3, [r3, #28]
 8001790:	011b      	lsls	r3, r3, #4
 8001792:	b29a      	uxth	r2, r3
 8001794:	4b12      	ldr	r3, [pc, #72]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001796:	7f5b      	ldrb	r3, [r3, #29]
 8001798:	f003 030f 	and.w	r3, r3, #15
 800179c:	b29b      	uxth	r3, r3
 800179e:	4413      	add	r3, r2
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	b21a      	sxth	r2, r3
 80017a4:	4b20      	ldr	r3, [pc, #128]	@ (8001828 <BME280_GET_COMP_VALS_ref+0x28c>)
 80017a6:	801a      	strh	r2, [r3, #0]
		dig_H5_ref = (comp_ref[29] & 0xF0) +(comp_ref[30]<< 4);
 80017a8:	4b0d      	ldr	r3, [pc, #52]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80017aa:	7f5b      	ldrb	r3, [r3, #29]
 80017ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	4b0b      	ldr	r3, [pc, #44]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80017b4:	7f9b      	ldrb	r3, [r3, #30]
 80017b6:	011b      	lsls	r3, r3, #4
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	4413      	add	r3, r2
 80017bc:	b29b      	uxth	r3, r3
 80017be:	b21a      	sxth	r2, r3
 80017c0:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <BME280_GET_COMP_VALS_ref+0x290>)
 80017c2:	801a      	strh	r2, [r3, #0]
		dig_H6_ref = comp_ref[31];
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80017c6:	7fdb      	ldrb	r3, [r3, #31]
 80017c8:	b25a      	sxtb	r2, r3
 80017ca:	4b19      	ldr	r3, [pc, #100]	@ (8001830 <BME280_GET_COMP_VALS_ref+0x294>)
 80017cc:	701a      	strb	r2, [r3, #0]
	}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40020000 	.word	0x40020000
 80017d8:	20000214 	.word	0x20000214
 80017dc:	20000300 	.word	0x20000300
 80017e0:	20000218 	.word	0x20000218
 80017e4:	20000280 	.word	0x20000280
 80017e8:	20000284 	.word	0x20000284
 80017ec:	20000286 	.word	0x20000286
 80017f0:	20000282 	.word	0x20000282
 80017f4:	20000288 	.word	0x20000288
 80017f8:	2000028a 	.word	0x2000028a
 80017fc:	2000028c 	.word	0x2000028c
 8001800:	2000028e 	.word	0x2000028e
 8001804:	20000290 	.word	0x20000290
 8001808:	20000292 	.word	0x20000292
 800180c:	20000294 	.word	0x20000294
 8001810:	20000296 	.word	0x20000296
 8001814:	20000230 	.word	0x20000230
 8001818:	2000027c 	.word	0x2000027c
 800181c:	20000231 	.word	0x20000231
 8001820:	20000298 	.word	0x20000298
 8001824:	2000027d 	.word	0x2000027d
 8001828:	2000029a 	.word	0x2000029a
 800182c:	2000029c 	.word	0x2000029c
 8001830:	2000027e 	.word	0x2000027e

08001834 <BME280_CALC_FINAL_VALS_ref>:



	void BME280_CALC_FINAL_VALS_ref(void){
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
		int var1, var2, t_fine;
		var1 = ((((temperature_raw_ref >> 3) - ((int32_t)dig_T1_ref << 1))) * ((int32_t)dig_T2_ref)) >> 11;
 800183a:	4b97      	ldr	r3, [pc, #604]	@ (8001a98 <BME280_CALC_FINAL_VALS_ref+0x264>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	10da      	asrs	r2, r3, #3
 8001840:	4b96      	ldr	r3, [pc, #600]	@ (8001a9c <BME280_CALC_FINAL_VALS_ref+0x268>)
 8001842:	881b      	ldrh	r3, [r3, #0]
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	4a95      	ldr	r2, [pc, #596]	@ (8001aa0 <BME280_CALC_FINAL_VALS_ref+0x26c>)
 800184a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800184e:	fb02 f303 	mul.w	r3, r2, r3
 8001852:	12db      	asrs	r3, r3, #11
 8001854:	60fb      	str	r3, [r7, #12]
		var2 = (((((temperature_raw_ref >> 4) - ((int32_t)dig_T1_ref)) * ((temperature_raw_ref >> 4) - ((int32_t)dig_T1_ref))) >> 12) * ((int32_t)dig_T3_ref)) >> 14;
 8001856:	4b90      	ldr	r3, [pc, #576]	@ (8001a98 <BME280_CALC_FINAL_VALS_ref+0x264>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	111b      	asrs	r3, r3, #4
 800185c:	4a8f      	ldr	r2, [pc, #572]	@ (8001a9c <BME280_CALC_FINAL_VALS_ref+0x268>)
 800185e:	8812      	ldrh	r2, [r2, #0]
 8001860:	1a9b      	subs	r3, r3, r2
 8001862:	4a8d      	ldr	r2, [pc, #564]	@ (8001a98 <BME280_CALC_FINAL_VALS_ref+0x264>)
 8001864:	6812      	ldr	r2, [r2, #0]
 8001866:	1112      	asrs	r2, r2, #4
 8001868:	498c      	ldr	r1, [pc, #560]	@ (8001a9c <BME280_CALC_FINAL_VALS_ref+0x268>)
 800186a:	8809      	ldrh	r1, [r1, #0]
 800186c:	1a52      	subs	r2, r2, r1
 800186e:	fb02 f303 	mul.w	r3, r2, r3
 8001872:	131b      	asrs	r3, r3, #12
 8001874:	4a8b      	ldr	r2, [pc, #556]	@ (8001aa4 <BME280_CALC_FINAL_VALS_ref+0x270>)
 8001876:	f9b2 2000 	ldrsh.w	r2, [r2]
 800187a:	fb02 f303 	mul.w	r3, r2, r3
 800187e:	139b      	asrs	r3, r3, #14
 8001880:	60bb      	str	r3, [r7, #8]
		t_fine = var1 + var2;
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	4413      	add	r3, r2
 8001888:	607b      	str	r3, [r7, #4]
		finaltemp_ref = (t_fine * 5 + 128) >> 8;
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	4613      	mov	r3, r2
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4413      	add	r3, r2
 8001892:	3380      	adds	r3, #128	@ 0x80
 8001894:	121b      	asrs	r3, r3, #8
 8001896:	4a84      	ldr	r2, [pc, #528]	@ (8001aa8 <BME280_CALC_FINAL_VALS_ref+0x274>)
 8001898:	6013      	str	r3, [r2, #0]

		var1 = (((int)t_fine) >> 1) - 64000;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	105b      	asrs	r3, r3, #1
 800189e:	f5a3 437a 	sub.w	r3, r3, #64000	@ 0xfa00
 80018a2:	60fb      	str	r3, [r7, #12]
		var2 = (((var1 >> 2) * (var1 >> 2)) >> 11 ) * ((int)dig_P6_ref);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	109b      	asrs	r3, r3, #2
 80018a8:	68fa      	ldr	r2, [r7, #12]
 80018aa:	1092      	asrs	r2, r2, #2
 80018ac:	fb02 f303 	mul.w	r3, r2, r3
 80018b0:	12db      	asrs	r3, r3, #11
 80018b2:	4a7e      	ldr	r2, [pc, #504]	@ (8001aac <BME280_CALC_FINAL_VALS_ref+0x278>)
 80018b4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80018b8:	fb02 f303 	mul.w	r3, r2, r3
 80018bc:	60bb      	str	r3, [r7, #8]
		var2 = var2 + ((var1 * ((int)dig_P5_ref)) << 1);
 80018be:	4b7c      	ldr	r3, [pc, #496]	@ (8001ab0 <BME280_CALC_FINAL_VALS_ref+0x27c>)
 80018c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018c4:	461a      	mov	r2, r3
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	fb02 f303 	mul.w	r3, r2, r3
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	4413      	add	r3, r2
 80018d2:	60bb      	str	r3, [r7, #8]
		var2 = (var2 >> 2) + (((int) dig_P4_ref) << 16);
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	109a      	asrs	r2, r3, #2
 80018d8:	4b76      	ldr	r3, [pc, #472]	@ (8001ab4 <BME280_CALC_FINAL_VALS_ref+0x280>)
 80018da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018de:	041b      	lsls	r3, r3, #16
 80018e0:	4413      	add	r3, r2
 80018e2:	60bb      	str	r3, [r7, #8]
		var1 = (((dig_P3_ref * (((var1 >> 2) * (var1 >> 2)) >> 13 )) >> 3) + ((((int) dig_P2_ref) * var1) >> 1 )) >> 18;
 80018e4:	4b74      	ldr	r3, [pc, #464]	@ (8001ab8 <BME280_CALC_FINAL_VALS_ref+0x284>)
 80018e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ea:	4619      	mov	r1, r3
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	109b      	asrs	r3, r3, #2
 80018f0:	68fa      	ldr	r2, [r7, #12]
 80018f2:	1092      	asrs	r2, r2, #2
 80018f4:	fb02 f303 	mul.w	r3, r2, r3
 80018f8:	135b      	asrs	r3, r3, #13
 80018fa:	fb01 f303 	mul.w	r3, r1, r3
 80018fe:	10da      	asrs	r2, r3, #3
 8001900:	4b6e      	ldr	r3, [pc, #440]	@ (8001abc <BME280_CALC_FINAL_VALS_ref+0x288>)
 8001902:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001906:	4619      	mov	r1, r3
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	fb01 f303 	mul.w	r3, r1, r3
 800190e:	105b      	asrs	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	149b      	asrs	r3, r3, #18
 8001914:	60fb      	str	r3, [r7, #12]
		var1 = ((((32768 + var1)) * ((int)dig_P1_ref)) >> 15);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800191c:	4a68      	ldr	r2, [pc, #416]	@ (8001ac0 <BME280_CALC_FINAL_VALS_ref+0x28c>)
 800191e:	8812      	ldrh	r2, [r2, #0]
 8001920:	fb02 f303 	mul.w	r3, r2, r3
 8001924:	13db      	asrs	r3, r3, #15
 8001926:	60fb      	str	r3, [r7, #12]
		if (var1 == 0)
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d103      	bne.n	8001936 <BME280_CALC_FINAL_VALS_ref+0x102>
		{
			finalpressure_ref = 0;
 800192e:	4b65      	ldr	r3, [pc, #404]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	e04d      	b.n	80019d2 <BME280_CALC_FINAL_VALS_ref+0x19e>
		}
		else{
			finalpressure_ref = (((uint32_t) (((int)1048576)-pressure_raw_ref) - (var2 >> 12))) * 3125;
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	131b      	asrs	r3, r3, #12
 800193a:	461a      	mov	r2, r3
 800193c:	4b62      	ldr	r3, [pc, #392]	@ (8001ac8 <BME280_CALC_FINAL_VALS_ref+0x294>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4413      	add	r3, r2
 8001942:	4a62      	ldr	r2, [pc, #392]	@ (8001acc <BME280_CALC_FINAL_VALS_ref+0x298>)
 8001944:	fb02 f303 	mul.w	r3, r2, r3
 8001948:	f103 4343 	add.w	r3, r3, #3271557120	@ 0xc3000000
 800194c:	f503 03a0 	add.w	r3, r3, #5242880	@ 0x500000
 8001950:	4a5c      	ldr	r2, [pc, #368]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 8001952:	6013      	str	r3, [r2, #0]
			if (finalpressure_ref < 0x80000000){
 8001954:	4b5b      	ldr	r3, [pc, #364]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	db08      	blt.n	800196e <BME280_CALC_FINAL_VALS_ref+0x13a>
				finalpressure_ref = (finalpressure_ref << 1) / (( uint32_t)var1);
 800195c:	4b59      	ldr	r3, [pc, #356]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	005a      	lsls	r2, r3, #1
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	fbb2 f3f3 	udiv	r3, r2, r3
 8001968:	4a56      	ldr	r2, [pc, #344]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 800196a:	6013      	str	r3, [r2, #0]
 800196c:	e007      	b.n	800197e <BME280_CALC_FINAL_VALS_ref+0x14a>
			}
			else{
				finalpressure_ref = (finalpressure_ref / (uint32_t)var1) * 2;
 800196e:	4b55      	ldr	r3, [pc, #340]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	fbb2 f3f3 	udiv	r3, r2, r3
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	4a52      	ldr	r2, [pc, #328]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 800197c:	6013      	str	r3, [r2, #0]
			}
			var1 = (((int)dig_P9_ref) * ((int) ((( finalpressure_ref >> 3) * ( finalpressure_ref >> 3)) >> 13))) >> 12;
 800197e:	4b54      	ldr	r3, [pc, #336]	@ (8001ad0 <BME280_CALC_FINAL_VALS_ref+0x29c>)
 8001980:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001984:	4619      	mov	r1, r3
 8001986:	4b4f      	ldr	r3, [pc, #316]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	08db      	lsrs	r3, r3, #3
 800198c:	4a4d      	ldr	r2, [pc, #308]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	08d2      	lsrs	r2, r2, #3
 8001992:	fb02 f303 	mul.w	r3, r2, r3
 8001996:	0b5b      	lsrs	r3, r3, #13
 8001998:	fb01 f303 	mul.w	r3, r1, r3
 800199c:	131b      	asrs	r3, r3, #12
 800199e:	60fb      	str	r3, [r7, #12]
			var2 = (((int) (finalpressure_ref >> 2)) * ((int)dig_P8_ref)) >> 13;
 80019a0:	4b48      	ldr	r3, [pc, #288]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	089b      	lsrs	r3, r3, #2
 80019a6:	461a      	mov	r2, r3
 80019a8:	4b4a      	ldr	r3, [pc, #296]	@ (8001ad4 <BME280_CALC_FINAL_VALS_ref+0x2a0>)
 80019aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ae:	fb02 f303 	mul.w	r3, r2, r3
 80019b2:	135b      	asrs	r3, r3, #13
 80019b4:	60bb      	str	r3, [r7, #8]
			finalpressure_ref = ((uint32_t)((int)finalpressure_ref + ((var1 + var2 + dig_P7_ref) >> 4))); //kPA
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	4413      	add	r3, r2
 80019bc:	4a46      	ldr	r2, [pc, #280]	@ (8001ad8 <BME280_CALC_FINAL_VALS_ref+0x2a4>)
 80019be:	f9b2 2000 	ldrsh.w	r2, [r2]
 80019c2:	4413      	add	r3, r2
 80019c4:	111b      	asrs	r3, r3, #4
 80019c6:	4a3f      	ldr	r2, [pc, #252]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 80019c8:	6812      	ldr	r2, [r2, #0]
 80019ca:	4413      	add	r3, r2
 80019cc:	461a      	mov	r2, r3
 80019ce:	4b3d      	ldr	r3, [pc, #244]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 80019d0:	601a      	str	r2, [r3, #0]
		}

		var1 = (t_fine - ((int) 76800));
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 80019d8:	60fb      	str	r3, [r7, #12]
		var1 = (((((humidity_raw_ref << 14) - (((int) dig_H4_ref) << 20) - (((int)dig_H5_ref) * var1)) + ((int) 16384)) >> 15) * \
 80019da:	4b40      	ldr	r3, [pc, #256]	@ (8001adc <BME280_CALC_FINAL_VALS_ref+0x2a8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	039a      	lsls	r2, r3, #14
 80019e0:	4b3f      	ldr	r3, [pc, #252]	@ (8001ae0 <BME280_CALC_FINAL_VALS_ref+0x2ac>)
 80019e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019e6:	051b      	lsls	r3, r3, #20
 80019e8:	1ad2      	subs	r2, r2, r3
 80019ea:	4b3e      	ldr	r3, [pc, #248]	@ (8001ae4 <BME280_CALC_FINAL_VALS_ref+0x2b0>)
 80019ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019f0:	4619      	mov	r1, r3
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	fb01 f303 	mul.w	r3, r1, r3
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80019fe:	13db      	asrs	r3, r3, #15
		(((((((var1 * ((int) dig_H6_ref)) >> 10) * (((var1 * ((int) dig_H3_ref)) >> 11) + ((int) 32768))) >> 10) + \
 8001a00:	4a39      	ldr	r2, [pc, #228]	@ (8001ae8 <BME280_CALC_FINAL_VALS_ref+0x2b4>)
 8001a02:	f992 2000 	ldrsb.w	r2, [r2]
 8001a06:	4611      	mov	r1, r2
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	fb01 f202 	mul.w	r2, r1, r2
 8001a0e:	1292      	asrs	r2, r2, #10
 8001a10:	4936      	ldr	r1, [pc, #216]	@ (8001aec <BME280_CALC_FINAL_VALS_ref+0x2b8>)
 8001a12:	7809      	ldrb	r1, [r1, #0]
 8001a14:	4608      	mov	r0, r1
 8001a16:	68f9      	ldr	r1, [r7, #12]
 8001a18:	fb00 f101 	mul.w	r1, r0, r1
 8001a1c:	12c9      	asrs	r1, r1, #11
 8001a1e:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 8001a22:	fb01 f202 	mul.w	r2, r1, r2
 8001a26:	1292      	asrs	r2, r2, #10
 8001a28:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
		((int) 2097152)) * ((int) dig_H2_ref) + 8192) >> 14));
 8001a2c:	4930      	ldr	r1, [pc, #192]	@ (8001af0 <BME280_CALC_FINAL_VALS_ref+0x2bc>)
 8001a2e:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001a32:	fb01 f202 	mul.w	r2, r1, r2
 8001a36:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001a3a:	1392      	asrs	r2, r2, #14
		var1 = (((((humidity_raw_ref << 14) - (((int) dig_H4_ref) << 20) - (((int)dig_H5_ref) * var1)) + ((int) 16384)) >> 15) * \
 8001a3c:	fb02 f303 	mul.w	r3, r2, r3
 8001a40:	60fb      	str	r3, [r7, #12]

		var1 = (var1 - (((((var1 >> 15) * (var1 >> 15)) >> 7) * ((int)dig_H1_ref)) >> 4));
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	13db      	asrs	r3, r3, #15
 8001a46:	68fa      	ldr	r2, [r7, #12]
 8001a48:	13d2      	asrs	r2, r2, #15
 8001a4a:	fb02 f303 	mul.w	r3, r2, r3
 8001a4e:	11db      	asrs	r3, r3, #7
 8001a50:	4a28      	ldr	r2, [pc, #160]	@ (8001af4 <BME280_CALC_FINAL_VALS_ref+0x2c0>)
 8001a52:	7812      	ldrb	r2, [r2, #0]
 8001a54:	fb02 f303 	mul.w	r3, r2, r3
 8001a58:	111b      	asrs	r3, r3, #4
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	60fb      	str	r3, [r7, #12]
		var1 = (var1 < 0 ? 0 : var1);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001a66:	60fb      	str	r3, [r7, #12]
		var1 = (var1 > 419430400 ? 419330400 : var1);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001a6e:	dc01      	bgt.n	8001a74 <BME280_CALC_FINAL_VALS_ref+0x240>
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	e000      	b.n	8001a76 <BME280_CALC_FINAL_VALS_ref+0x242>
 8001a74:	4b20      	ldr	r3, [pc, #128]	@ (8001af8 <BME280_CALC_FINAL_VALS_ref+0x2c4>)
 8001a76:	60fb      	str	r3, [r7, #12]
		final_humidity_ref = (var1 >> 12)/1024;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	131b      	asrs	r3, r3, #12
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	da01      	bge.n	8001a84 <BME280_CALC_FINAL_VALS_ref+0x250>
 8001a80:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8001a84:	129b      	asrs	r3, r3, #10
 8001a86:	461a      	mov	r2, r3
 8001a88:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <BME280_CALC_FINAL_VALS_ref+0x2c8>)
 8001a8a:	601a      	str	r2, [r3, #0]
	}
 8001a8c:	bf00      	nop
 8001a8e:	3714      	adds	r7, #20
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	200002c0 	.word	0x200002c0
 8001a9c:	20000280 	.word	0x20000280
 8001aa0:	20000284 	.word	0x20000284
 8001aa4:	20000286 	.word	0x20000286
 8001aa8:	20000264 	.word	0x20000264
 8001aac:	20000290 	.word	0x20000290
 8001ab0:	2000028e 	.word	0x2000028e
 8001ab4:	2000028c 	.word	0x2000028c
 8001ab8:	2000028a 	.word	0x2000028a
 8001abc:	20000288 	.word	0x20000288
 8001ac0:	20000282 	.word	0x20000282
 8001ac4:	2000026c 	.word	0x2000026c
 8001ac8:	200002c4 	.word	0x200002c4
 8001acc:	fffff3cb 	.word	0xfffff3cb
 8001ad0:	20000296 	.word	0x20000296
 8001ad4:	20000294 	.word	0x20000294
 8001ad8:	20000292 	.word	0x20000292
 8001adc:	200002c8 	.word	0x200002c8
 8001ae0:	2000029a 	.word	0x2000029a
 8001ae4:	2000029c 	.word	0x2000029c
 8001ae8:	2000027e 	.word	0x2000027e
 8001aec:	2000027d 	.word	0x2000027d
 8001af0:	20000298 	.word	0x20000298
 8001af4:	2000027c 	.word	0x2000027c
 8001af8:	18fe7960 	.word	0x18fe7960
 8001afc:	20000270 	.word	0x20000270

08001b00 <BME280_CONFIG_SETUP_N>:



	void BME280_CONFIG_SETUP_N(void){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001b04:	2201      	movs	r2, #1
 8001b06:	2120      	movs	r1, #32
 8001b08:	482a      	ldr	r0, [pc, #168]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b0a:	f002 ff81 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001b0e:	200a      	movs	r0, #10
 8001b10:	f002 fce8 	bl	80044e4 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 8001b14:	2200      	movs	r2, #0
 8001b16:	2120      	movs	r1, #32
 8001b18:	4826      	ldr	r0, [pc, #152]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b1a:	f002 ff79 	bl	8004a10 <HAL_GPIO_WritePin>
		config_N[0] = CTRLMEASREG;
 8001b1e:	4b26      	ldr	r3, [pc, #152]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b20:	2274      	movs	r2, #116	@ 0x74
 8001b22:	701a      	strb	r2, [r3, #0]
		config_N[1] = CTRLMEASVAL;
 8001b24:	4b24      	ldr	r3, [pc, #144]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b26:	2225      	movs	r2, #37	@ 0x25
 8001b28:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_N, 2, 1000); //CONFIG
 8001b2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b2e:	2202      	movs	r2, #2
 8001b30:	4921      	ldr	r1, [pc, #132]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b32:	4822      	ldr	r0, [pc, #136]	@ (8001bbc <BME280_CONFIG_SETUP_N+0xbc>)
 8001b34:	f003 fdc1 	bl	80056ba <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	2120      	movs	r1, #32
 8001b3c:	481d      	ldr	r0, [pc, #116]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b3e:	f002 ff67 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001b42:	200a      	movs	r0, #10
 8001b44:	f002 fcce 	bl	80044e4 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2120      	movs	r1, #32
 8001b4c:	4819      	ldr	r0, [pc, #100]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b4e:	f002 ff5f 	bl	8004a10 <HAL_GPIO_WritePin>
		config_N[0] = CONFIGREG;
 8001b52:	4b19      	ldr	r3, [pc, #100]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b54:	2275      	movs	r2, #117	@ 0x75
 8001b56:	701a      	strb	r2, [r3, #0]
		config_N[1] = CONFIGVAL;
 8001b58:	4b17      	ldr	r3, [pc, #92]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b5a:	22a0      	movs	r2, #160	@ 0xa0
 8001b5c:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_N, 2, 1000); //CONFIG
 8001b5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b62:	2202      	movs	r2, #2
 8001b64:	4914      	ldr	r1, [pc, #80]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b66:	4815      	ldr	r0, [pc, #84]	@ (8001bbc <BME280_CONFIG_SETUP_N+0xbc>)
 8001b68:	f003 fda7 	bl	80056ba <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	2120      	movs	r1, #32
 8001b70:	4810      	ldr	r0, [pc, #64]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b72:	f002 ff4d 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001b76:	200a      	movs	r0, #10
 8001b78:	f002 fcb4 	bl	80044e4 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	2120      	movs	r1, #32
 8001b80:	480c      	ldr	r0, [pc, #48]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b82:	f002 ff45 	bl	8004a10 <HAL_GPIO_WritePin>
		config_N[0] = CTRLHUMREG;
 8001b86:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b88:	2272      	movs	r2, #114	@ 0x72
 8001b8a:	701a      	strb	r2, [r3, #0]
		config_N[1] = CTRLHUMVAL;
 8001b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_N, 2, 1000); //CONFIG
 8001b92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b96:	2202      	movs	r2, #2
 8001b98:	4907      	ldr	r1, [pc, #28]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b9a:	4808      	ldr	r0, [pc, #32]	@ (8001bbc <BME280_CONFIG_SETUP_N+0xbc>)
 8001b9c:	f003 fd8d 	bl	80056ba <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	2120      	movs	r1, #32
 8001ba4:	4803      	ldr	r0, [pc, #12]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001ba6:	f002 ff33 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001baa:	200a      	movs	r0, #10
 8001bac:	f002 fc9a 	bl	80044e4 <HAL_Delay>
	}
 8001bb0:	bf00      	nop
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40020000 	.word	0x40020000
 8001bb8:	20000240 	.word	0x20000240
 8001bbc:	20000300 	.word	0x20000300

08001bc0 <BME280_GET_RAW_VALS_N>:
	void BME280_GET_RAW_VALS_N(void){
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
		BME280_CONFIG_SETUP_N();
 8001bc4:	f7ff ff9c 	bl	8001b00 <BME280_CONFIG_SETUP_N>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2120      	movs	r1, #32
 8001bcc:	481e      	ldr	r0, [pc, #120]	@ (8001c48 <BME280_GET_RAW_VALS_N+0x88>)
 8001bce:	f002 ff1f 	bl	8004a10 <HAL_GPIO_WritePin>
		config_N[0] = RAWREAD;
 8001bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c4c <BME280_GET_RAW_VALS_N+0x8c>)
 8001bd4:	22f7      	movs	r2, #247	@ 0xf7
 8001bd6:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, config_N, 1, 10); //GET ID
 8001bd8:	230a      	movs	r3, #10
 8001bda:	2201      	movs	r2, #1
 8001bdc:	491b      	ldr	r1, [pc, #108]	@ (8001c4c <BME280_GET_RAW_VALS_N+0x8c>)
 8001bde:	481c      	ldr	r0, [pc, #112]	@ (8001c50 <BME280_GET_RAW_VALS_N+0x90>)
 8001be0:	f003 fd6b 	bl	80056ba <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tempread_N, 8, 10);
 8001be4:	230a      	movs	r3, #10
 8001be6:	2208      	movs	r2, #8
 8001be8:	491a      	ldr	r1, [pc, #104]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001bea:	4819      	ldr	r0, [pc, #100]	@ (8001c50 <BME280_GET_RAW_VALS_N+0x90>)
 8001bec:	f003 fea8 	bl	8005940 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	2120      	movs	r1, #32
 8001bf4:	4814      	ldr	r0, [pc, #80]	@ (8001c48 <BME280_GET_RAW_VALS_N+0x88>)
 8001bf6:	f002 ff0b 	bl	8004a10 <HAL_GPIO_WritePin>

		temperature_raw_N =(tempread_N[3]<<12)+(tempread_N[4]<<4)+(tempread_N[5]>>4);
 8001bfa:	4b16      	ldr	r3, [pc, #88]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001bfc:	78db      	ldrb	r3, [r3, #3]
 8001bfe:	031a      	lsls	r2, r3, #12
 8001c00:	4b14      	ldr	r3, [pc, #80]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c02:	791b      	ldrb	r3, [r3, #4]
 8001c04:	011b      	lsls	r3, r3, #4
 8001c06:	4413      	add	r3, r2
 8001c08:	4a12      	ldr	r2, [pc, #72]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c0a:	7952      	ldrb	r2, [r2, #5]
 8001c0c:	0912      	lsrs	r2, r2, #4
 8001c0e:	b2d2      	uxtb	r2, r2
 8001c10:	4413      	add	r3, r2
 8001c12:	4a11      	ldr	r2, [pc, #68]	@ (8001c58 <BME280_GET_RAW_VALS_N+0x98>)
 8001c14:	6013      	str	r3, [r2, #0]
		pressure_raw_N = (tempread_N[0]<<12)+(tempread_N[1]<<4)+(tempread_N[2]>>4);
 8001c16:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	031a      	lsls	r2, r3, #12
 8001c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c1e:	785b      	ldrb	r3, [r3, #1]
 8001c20:	011b      	lsls	r3, r3, #4
 8001c22:	4413      	add	r3, r2
 8001c24:	4a0b      	ldr	r2, [pc, #44]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c26:	7892      	ldrb	r2, [r2, #2]
 8001c28:	0912      	lsrs	r2, r2, #4
 8001c2a:	b2d2      	uxtb	r2, r2
 8001c2c:	4413      	add	r3, r2
 8001c2e:	4a0b      	ldr	r2, [pc, #44]	@ (8001c5c <BME280_GET_RAW_VALS_N+0x9c>)
 8001c30:	6013      	str	r3, [r2, #0]
		humidity_raw_N = (tempread_N[6] << 8) + (tempread_N[7]);
 8001c32:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c34:	799b      	ldrb	r3, [r3, #6]
 8001c36:	021b      	lsls	r3, r3, #8
 8001c38:	4a06      	ldr	r2, [pc, #24]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c3a:	79d2      	ldrb	r2, [r2, #7]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	4a08      	ldr	r2, [pc, #32]	@ (8001c60 <BME280_GET_RAW_VALS_N+0xa0>)
 8001c40:	6013      	str	r3, [r2, #0]
	}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40020000 	.word	0x40020000
 8001c4c:	20000240 	.word	0x20000240
 8001c50:	20000300 	.word	0x20000300
 8001c54:	20000238 	.word	0x20000238
 8001c58:	200002cc 	.word	0x200002cc
 8001c5c:	200002d0 	.word	0x200002d0
 8001c60:	200002d4 	.word	0x200002d4

08001c64 <BME280_GET_COMP_VALS_N>:
	void BME280_GET_COMP_VALS_N(void){
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2120      	movs	r1, #32
 8001c6c:	488b      	ldr	r0, [pc, #556]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001c6e:	f002 fecf 	bl	8004a10 <HAL_GPIO_WritePin>
		config_N[0] = COMPTEMPPRES;
 8001c72:	4b8b      	ldr	r3, [pc, #556]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001c74:	2288      	movs	r2, #136	@ 0x88
 8001c76:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, config_N, 1, 10);
 8001c78:	230a      	movs	r3, #10
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	4988      	ldr	r1, [pc, #544]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001c7e:	4889      	ldr	r0, [pc, #548]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001c80:	f003 fd1b 	bl	80056ba <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, comp_N, 24, 120);
 8001c84:	2378      	movs	r3, #120	@ 0x78
 8001c86:	2218      	movs	r2, #24
 8001c88:	4987      	ldr	r1, [pc, #540]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001c8a:	4886      	ldr	r0, [pc, #536]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001c8c:	f003 fe58 	bl	8005940 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001c90:	2201      	movs	r2, #1
 8001c92:	2120      	movs	r1, #32
 8001c94:	4881      	ldr	r0, [pc, #516]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001c96:	f002 febb 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001c9a:	200a      	movs	r0, #10
 8001c9c:	f002 fc22 	bl	80044e4 <HAL_Delay>

		dig_T1_N = (comp_N[0])+(comp_N[1]<<8);
 8001ca0:	4b81      	ldr	r3, [pc, #516]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b80      	ldr	r3, [pc, #512]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001ca8:	785b      	ldrb	r3, [r3, #1]
 8001caa:	021b      	lsls	r3, r3, #8
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	4413      	add	r3, r2
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	4b7e      	ldr	r3, [pc, #504]	@ (8001eac <BME280_GET_COMP_VALS_N+0x248>)
 8001cb4:	801a      	strh	r2, [r3, #0]
		dig_T2_N = (comp_N[2])+(comp_N[3]<<8);
 8001cb6:	4b7c      	ldr	r3, [pc, #496]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cb8:	789b      	ldrb	r3, [r3, #2]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	4b7a      	ldr	r3, [pc, #488]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cbe:	78db      	ldrb	r3, [r3, #3]
 8001cc0:	021b      	lsls	r3, r3, #8
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	4413      	add	r3, r2
 8001cc6:	b29b      	uxth	r3, r3
 8001cc8:	b21a      	sxth	r2, r3
 8001cca:	4b79      	ldr	r3, [pc, #484]	@ (8001eb0 <BME280_GET_COMP_VALS_N+0x24c>)
 8001ccc:	801a      	strh	r2, [r3, #0]
		dig_T3_N = (comp_N[4])+(comp_N[5]<<8);
 8001cce:	4b76      	ldr	r3, [pc, #472]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cd0:	791b      	ldrb	r3, [r3, #4]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	4b74      	ldr	r3, [pc, #464]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cd6:	795b      	ldrb	r3, [r3, #5]
 8001cd8:	021b      	lsls	r3, r3, #8
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	4413      	add	r3, r2
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	b21a      	sxth	r2, r3
 8001ce2:	4b74      	ldr	r3, [pc, #464]	@ (8001eb4 <BME280_GET_COMP_VALS_N+0x250>)
 8001ce4:	801a      	strh	r2, [r3, #0]
		dig_P1_N = (comp_N[6])+(comp_N[7]<<8);
 8001ce6:	4b70      	ldr	r3, [pc, #448]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001ce8:	799b      	ldrb	r3, [r3, #6]
 8001cea:	461a      	mov	r2, r3
 8001cec:	4b6e      	ldr	r3, [pc, #440]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cee:	79db      	ldrb	r3, [r3, #7]
 8001cf0:	021b      	lsls	r3, r3, #8
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	4b6f      	ldr	r3, [pc, #444]	@ (8001eb8 <BME280_GET_COMP_VALS_N+0x254>)
 8001cfa:	801a      	strh	r2, [r3, #0]
		dig_P2_N = (comp_N[8])+(comp_N[9]<<8);
 8001cfc:	4b6a      	ldr	r3, [pc, #424]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cfe:	7a1b      	ldrb	r3, [r3, #8]
 8001d00:	461a      	mov	r2, r3
 8001d02:	4b69      	ldr	r3, [pc, #420]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d04:	7a5b      	ldrb	r3, [r3, #9]
 8001d06:	021b      	lsls	r3, r3, #8
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	4413      	add	r3, r2
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	b21a      	sxth	r2, r3
 8001d10:	4b6a      	ldr	r3, [pc, #424]	@ (8001ebc <BME280_GET_COMP_VALS_N+0x258>)
 8001d12:	801a      	strh	r2, [r3, #0]
		dig_P3_N = (comp_N[10])+(comp_N[11]<<8);
 8001d14:	4b64      	ldr	r3, [pc, #400]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d16:	7a9b      	ldrb	r3, [r3, #10]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	4b63      	ldr	r3, [pc, #396]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d1c:	7adb      	ldrb	r3, [r3, #11]
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	4413      	add	r3, r2
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	b21a      	sxth	r2, r3
 8001d28:	4b65      	ldr	r3, [pc, #404]	@ (8001ec0 <BME280_GET_COMP_VALS_N+0x25c>)
 8001d2a:	801a      	strh	r2, [r3, #0]
		dig_P4_N = (comp_N[12])+(comp_N[13]<<8);
 8001d2c:	4b5e      	ldr	r3, [pc, #376]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d2e:	7b1b      	ldrb	r3, [r3, #12]
 8001d30:	461a      	mov	r2, r3
 8001d32:	4b5d      	ldr	r3, [pc, #372]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d34:	7b5b      	ldrb	r3, [r3, #13]
 8001d36:	021b      	lsls	r3, r3, #8
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	4413      	add	r3, r2
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	b21a      	sxth	r2, r3
 8001d40:	4b60      	ldr	r3, [pc, #384]	@ (8001ec4 <BME280_GET_COMP_VALS_N+0x260>)
 8001d42:	801a      	strh	r2, [r3, #0]
		dig_P5_N = (comp_N[14])+(comp_N[15]<<8);
 8001d44:	4b58      	ldr	r3, [pc, #352]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d46:	7b9b      	ldrb	r3, [r3, #14]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	4b57      	ldr	r3, [pc, #348]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d4c:	7bdb      	ldrb	r3, [r3, #15]
 8001d4e:	021b      	lsls	r3, r3, #8
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	4413      	add	r3, r2
 8001d54:	b29b      	uxth	r3, r3
 8001d56:	b21a      	sxth	r2, r3
 8001d58:	4b5b      	ldr	r3, [pc, #364]	@ (8001ec8 <BME280_GET_COMP_VALS_N+0x264>)
 8001d5a:	801a      	strh	r2, [r3, #0]
		dig_P6_N = (comp_N[16])+(comp_N[17]<<8);
 8001d5c:	4b52      	ldr	r3, [pc, #328]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d5e:	7c1b      	ldrb	r3, [r3, #16]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b51      	ldr	r3, [pc, #324]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d64:	7c5b      	ldrb	r3, [r3, #17]
 8001d66:	021b      	lsls	r3, r3, #8
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	4413      	add	r3, r2
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	b21a      	sxth	r2, r3
 8001d70:	4b56      	ldr	r3, [pc, #344]	@ (8001ecc <BME280_GET_COMP_VALS_N+0x268>)
 8001d72:	801a      	strh	r2, [r3, #0]
		dig_P7_N = (comp_N[18])+(comp_N[19]<<8);
 8001d74:	4b4c      	ldr	r3, [pc, #304]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d76:	7c9b      	ldrb	r3, [r3, #18]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4b4b      	ldr	r3, [pc, #300]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d7c:	7cdb      	ldrb	r3, [r3, #19]
 8001d7e:	021b      	lsls	r3, r3, #8
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	4413      	add	r3, r2
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	b21a      	sxth	r2, r3
 8001d88:	4b51      	ldr	r3, [pc, #324]	@ (8001ed0 <BME280_GET_COMP_VALS_N+0x26c>)
 8001d8a:	801a      	strh	r2, [r3, #0]
		dig_P8_N = (comp_N[20])+(comp_N[21]<<8);
 8001d8c:	4b46      	ldr	r3, [pc, #280]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d8e:	7d1b      	ldrb	r3, [r3, #20]
 8001d90:	461a      	mov	r2, r3
 8001d92:	4b45      	ldr	r3, [pc, #276]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d94:	7d5b      	ldrb	r3, [r3, #21]
 8001d96:	021b      	lsls	r3, r3, #8
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	4413      	add	r3, r2
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	b21a      	sxth	r2, r3
 8001da0:	4b4c      	ldr	r3, [pc, #304]	@ (8001ed4 <BME280_GET_COMP_VALS_N+0x270>)
 8001da2:	801a      	strh	r2, [r3, #0]
		dig_P9_N = (comp_N[22])+(comp_N[23]<<8);
 8001da4:	4b40      	ldr	r3, [pc, #256]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001da6:	7d9b      	ldrb	r3, [r3, #22]
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001dac:	7ddb      	ldrb	r3, [r3, #23]
 8001dae:	021b      	lsls	r3, r3, #8
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	4413      	add	r3, r2
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	b21a      	sxth	r2, r3
 8001db8:	4b47      	ldr	r3, [pc, #284]	@ (8001ed8 <BME280_GET_COMP_VALS_N+0x274>)
 8001dba:	801a      	strh	r2, [r3, #0]

		config_N[0] = COMPHUMINIT;
 8001dbc:	4b38      	ldr	r3, [pc, #224]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001dbe:	22a0      	movs	r2, #160	@ 0xa0
 8001dc0:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2120      	movs	r1, #32
 8001dc6:	4835      	ldr	r0, [pc, #212]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001dc8:	f002 fe22 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, config_N, 1, 10);
 8001dcc:	230a      	movs	r3, #10
 8001dce:	2201      	movs	r2, #1
 8001dd0:	4933      	ldr	r1, [pc, #204]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001dd2:	4834      	ldr	r0, [pc, #208]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001dd4:	f003 fc71 	bl	80056ba <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, &comp_N[24], 1, 120);
 8001dd8:	2378      	movs	r3, #120	@ 0x78
 8001dda:	2201      	movs	r2, #1
 8001ddc:	493f      	ldr	r1, [pc, #252]	@ (8001edc <BME280_GET_COMP_VALS_N+0x278>)
 8001dde:	4831      	ldr	r0, [pc, #196]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001de0:	f003 fdae 	bl	8005940 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001de4:	2201      	movs	r2, #1
 8001de6:	2120      	movs	r1, #32
 8001de8:	482c      	ldr	r0, [pc, #176]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001dea:	f002 fe11 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001dee:	200a      	movs	r0, #10
 8001df0:	f002 fb78 	bl	80044e4 <HAL_Delay>
		dig_H1_N = comp_N[24];
 8001df4:	4b2c      	ldr	r3, [pc, #176]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001df6:	7e1a      	ldrb	r2, [r3, #24]
 8001df8:	4b39      	ldr	r3, [pc, #228]	@ (8001ee0 <BME280_GET_COMP_VALS_N+0x27c>)
 8001dfa:	701a      	strb	r2, [r3, #0]

		config_N[0] = COMPHUMREST;
 8001dfc:	4b28      	ldr	r3, [pc, #160]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001dfe:	22e1      	movs	r2, #225	@ 0xe1
 8001e00:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 8001e02:	2200      	movs	r2, #0
 8001e04:	2120      	movs	r1, #32
 8001e06:	4825      	ldr	r0, [pc, #148]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001e08:	f002 fe02 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, config_N, 1, 10);
 8001e0c:	230a      	movs	r3, #10
 8001e0e:	2201      	movs	r2, #1
 8001e10:	4923      	ldr	r1, [pc, #140]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001e12:	4824      	ldr	r0, [pc, #144]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001e14:	f003 fc51 	bl	80056ba <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, &comp_N[25], 7, 120);
 8001e18:	2378      	movs	r3, #120	@ 0x78
 8001e1a:	2207      	movs	r2, #7
 8001e1c:	4931      	ldr	r1, [pc, #196]	@ (8001ee4 <BME280_GET_COMP_VALS_N+0x280>)
 8001e1e:	4821      	ldr	r0, [pc, #132]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001e20:	f003 fd8e 	bl	8005940 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001e24:	2201      	movs	r2, #1
 8001e26:	2120      	movs	r1, #32
 8001e28:	481c      	ldr	r0, [pc, #112]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001e2a:	f002 fdf1 	bl	8004a10 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001e2e:	200a      	movs	r0, #10
 8001e30:	f002 fb58 	bl	80044e4 <HAL_Delay>
		dig_H2_N = (comp_N[25])+(comp_N[26]<< 8);
 8001e34:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e36:	7e5b      	ldrb	r3, [r3, #25]
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e3c:	7e9b      	ldrb	r3, [r3, #26]
 8001e3e:	021b      	lsls	r3, r3, #8
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	4413      	add	r3, r2
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	b21a      	sxth	r2, r3
 8001e48:	4b27      	ldr	r3, [pc, #156]	@ (8001ee8 <BME280_GET_COMP_VALS_N+0x284>)
 8001e4a:	801a      	strh	r2, [r3, #0]
		dig_H3_N = comp_N[27];
 8001e4c:	4b16      	ldr	r3, [pc, #88]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e4e:	7eda      	ldrb	r2, [r3, #27]
 8001e50:	4b26      	ldr	r3, [pc, #152]	@ (8001eec <BME280_GET_COMP_VALS_N+0x288>)
 8001e52:	701a      	strb	r2, [r3, #0]
		dig_H4_N = (comp_N[28] << 4) +(comp_N[29] & 0xF);
 8001e54:	4b14      	ldr	r3, [pc, #80]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e56:	7f1b      	ldrb	r3, [r3, #28]
 8001e58:	011b      	lsls	r3, r3, #4
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	4b12      	ldr	r3, [pc, #72]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e5e:	7f5b      	ldrb	r3, [r3, #29]
 8001e60:	f003 030f 	and.w	r3, r3, #15
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	4413      	add	r3, r2
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	b21a      	sxth	r2, r3
 8001e6c:	4b20      	ldr	r3, [pc, #128]	@ (8001ef0 <BME280_GET_COMP_VALS_N+0x28c>)
 8001e6e:	801a      	strh	r2, [r3, #0]
		dig_H5_N = (comp_N[29] & 0xF0) +(comp_N[30]<< 4);
 8001e70:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e72:	7f5b      	ldrb	r3, [r3, #29]
 8001e74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e7c:	7f9b      	ldrb	r3, [r3, #30]
 8001e7e:	011b      	lsls	r3, r3, #4
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	4413      	add	r3, r2
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	b21a      	sxth	r2, r3
 8001e88:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef4 <BME280_GET_COMP_VALS_N+0x290>)
 8001e8a:	801a      	strh	r2, [r3, #0]
		dig_H6_N = comp_N[31];
 8001e8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e8e:	7fdb      	ldrb	r3, [r3, #31]
 8001e90:	b25a      	sxtb	r2, r3
 8001e92:	4b19      	ldr	r3, [pc, #100]	@ (8001ef8 <BME280_GET_COMP_VALS_N+0x294>)
 8001e94:	701a      	strb	r2, [r3, #0]
	}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40020000 	.word	0x40020000
 8001ea0:	20000240 	.word	0x20000240
 8001ea4:	20000300 	.word	0x20000300
 8001ea8:	20000244 	.word	0x20000244
 8001eac:	200002a2 	.word	0x200002a2
 8001eb0:	200002a6 	.word	0x200002a6
 8001eb4:	200002a8 	.word	0x200002a8
 8001eb8:	200002a4 	.word	0x200002a4
 8001ebc:	200002aa 	.word	0x200002aa
 8001ec0:	200002ac 	.word	0x200002ac
 8001ec4:	200002ae 	.word	0x200002ae
 8001ec8:	200002b0 	.word	0x200002b0
 8001ecc:	200002b2 	.word	0x200002b2
 8001ed0:	200002b4 	.word	0x200002b4
 8001ed4:	200002b6 	.word	0x200002b6
 8001ed8:	200002b8 	.word	0x200002b8
 8001edc:	2000025c 	.word	0x2000025c
 8001ee0:	2000029e 	.word	0x2000029e
 8001ee4:	2000025d 	.word	0x2000025d
 8001ee8:	200002ba 	.word	0x200002ba
 8001eec:	2000029f 	.word	0x2000029f
 8001ef0:	200002bc 	.word	0x200002bc
 8001ef4:	200002be 	.word	0x200002be
 8001ef8:	200002a0 	.word	0x200002a0

08001efc <BME280_CALC_FINAL_VALS_N>:



	void BME280_CALC_FINAL_VALS_N(void){
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
		int var1, var2, t_fine;
		var1 = ((((temperature_raw_N >> 3) - ((int32_t)dig_T1_N << 1))) * ((int32_t)dig_T2_N)) >> 11;
 8001f02:	4b97      	ldr	r3, [pc, #604]	@ (8002160 <BME280_CALC_FINAL_VALS_N+0x264>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	10da      	asrs	r2, r3, #3
 8001f08:	4b96      	ldr	r3, [pc, #600]	@ (8002164 <BME280_CALC_FINAL_VALS_N+0x268>)
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	4a95      	ldr	r2, [pc, #596]	@ (8002168 <BME280_CALC_FINAL_VALS_N+0x26c>)
 8001f12:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f16:	fb02 f303 	mul.w	r3, r2, r3
 8001f1a:	12db      	asrs	r3, r3, #11
 8001f1c:	60fb      	str	r3, [r7, #12]
		var2 = (((((temperature_raw_N >> 4) - ((int32_t)dig_T1_N)) * ((temperature_raw_N >> 4) - ((int32_t)dig_T1_N))) >> 12) * ((int32_t)dig_T3_N)) >> 14;
 8001f1e:	4b90      	ldr	r3, [pc, #576]	@ (8002160 <BME280_CALC_FINAL_VALS_N+0x264>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	111b      	asrs	r3, r3, #4
 8001f24:	4a8f      	ldr	r2, [pc, #572]	@ (8002164 <BME280_CALC_FINAL_VALS_N+0x268>)
 8001f26:	8812      	ldrh	r2, [r2, #0]
 8001f28:	1a9b      	subs	r3, r3, r2
 8001f2a:	4a8d      	ldr	r2, [pc, #564]	@ (8002160 <BME280_CALC_FINAL_VALS_N+0x264>)
 8001f2c:	6812      	ldr	r2, [r2, #0]
 8001f2e:	1112      	asrs	r2, r2, #4
 8001f30:	498c      	ldr	r1, [pc, #560]	@ (8002164 <BME280_CALC_FINAL_VALS_N+0x268>)
 8001f32:	8809      	ldrh	r1, [r1, #0]
 8001f34:	1a52      	subs	r2, r2, r1
 8001f36:	fb02 f303 	mul.w	r3, r2, r3
 8001f3a:	131b      	asrs	r3, r3, #12
 8001f3c:	4a8b      	ldr	r2, [pc, #556]	@ (800216c <BME280_CALC_FINAL_VALS_N+0x270>)
 8001f3e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f42:	fb02 f303 	mul.w	r3, r2, r3
 8001f46:	139b      	asrs	r3, r3, #14
 8001f48:	60bb      	str	r3, [r7, #8]
		t_fine = var1 + var2;
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	4413      	add	r3, r2
 8001f50:	607b      	str	r3, [r7, #4]
		finaltemp_N = (t_fine * 5 + 128) >> 8;
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	4613      	mov	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4413      	add	r3, r2
 8001f5a:	3380      	adds	r3, #128	@ 0x80
 8001f5c:	121b      	asrs	r3, r3, #8
 8001f5e:	4a84      	ldr	r2, [pc, #528]	@ (8002170 <BME280_CALC_FINAL_VALS_N+0x274>)
 8001f60:	6013      	str	r3, [r2, #0]

		var1 = (((int)t_fine) >> 1) - 64000;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	105b      	asrs	r3, r3, #1
 8001f66:	f5a3 437a 	sub.w	r3, r3, #64000	@ 0xfa00
 8001f6a:	60fb      	str	r3, [r7, #12]
		var2 = (((var1 >> 2) * (var1 >> 2)) >> 11 ) * ((int)dig_P6_N);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	109b      	asrs	r3, r3, #2
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	1092      	asrs	r2, r2, #2
 8001f74:	fb02 f303 	mul.w	r3, r2, r3
 8001f78:	12db      	asrs	r3, r3, #11
 8001f7a:	4a7e      	ldr	r2, [pc, #504]	@ (8002174 <BME280_CALC_FINAL_VALS_N+0x278>)
 8001f7c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f80:	fb02 f303 	mul.w	r3, r2, r3
 8001f84:	60bb      	str	r3, [r7, #8]
		var2 = var2 + ((var1 * ((int)dig_P5_N)) << 1);
 8001f86:	4b7c      	ldr	r3, [pc, #496]	@ (8002178 <BME280_CALC_FINAL_VALS_N+0x27c>)
 8001f88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	fb02 f303 	mul.w	r3, r2, r3
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	68ba      	ldr	r2, [r7, #8]
 8001f98:	4413      	add	r3, r2
 8001f9a:	60bb      	str	r3, [r7, #8]
		var2 = (var2 >> 2) + (((int) dig_P4_N) << 16);
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	109a      	asrs	r2, r3, #2
 8001fa0:	4b76      	ldr	r3, [pc, #472]	@ (800217c <BME280_CALC_FINAL_VALS_N+0x280>)
 8001fa2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fa6:	041b      	lsls	r3, r3, #16
 8001fa8:	4413      	add	r3, r2
 8001faa:	60bb      	str	r3, [r7, #8]
		var1 = (((dig_P3_N * (((var1 >> 2) * (var1 >> 2)) >> 13 )) >> 3) + ((((int) dig_P2_N) * var1) >> 1 )) >> 18;
 8001fac:	4b74      	ldr	r3, [pc, #464]	@ (8002180 <BME280_CALC_FINAL_VALS_N+0x284>)
 8001fae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	109b      	asrs	r3, r3, #2
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	1092      	asrs	r2, r2, #2
 8001fbc:	fb02 f303 	mul.w	r3, r2, r3
 8001fc0:	135b      	asrs	r3, r3, #13
 8001fc2:	fb01 f303 	mul.w	r3, r1, r3
 8001fc6:	10da      	asrs	r2, r3, #3
 8001fc8:	4b6e      	ldr	r3, [pc, #440]	@ (8002184 <BME280_CALC_FINAL_VALS_N+0x288>)
 8001fca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fce:	4619      	mov	r1, r3
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	fb01 f303 	mul.w	r3, r1, r3
 8001fd6:	105b      	asrs	r3, r3, #1
 8001fd8:	4413      	add	r3, r2
 8001fda:	149b      	asrs	r3, r3, #18
 8001fdc:	60fb      	str	r3, [r7, #12]
		var1 = ((((32768 + var1)) * ((int)dig_P1_N)) >> 15);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8001fe4:	4a68      	ldr	r2, [pc, #416]	@ (8002188 <BME280_CALC_FINAL_VALS_N+0x28c>)
 8001fe6:	8812      	ldrh	r2, [r2, #0]
 8001fe8:	fb02 f303 	mul.w	r3, r2, r3
 8001fec:	13db      	asrs	r3, r3, #15
 8001fee:	60fb      	str	r3, [r7, #12]
		if (var1 == 0)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d103      	bne.n	8001ffe <BME280_CALC_FINAL_VALS_N+0x102>
		{
			finalpressure_N = 0;
 8001ff6:	4b65      	ldr	r3, [pc, #404]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	e04d      	b.n	800209a <BME280_CALC_FINAL_VALS_N+0x19e>
		}
		else{
			finalpressure_N = (((uint32_t) (((int)1048576)-pressure_raw_N) - (var2 >> 12))) * 3125;
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	131b      	asrs	r3, r3, #12
 8002002:	461a      	mov	r2, r3
 8002004:	4b62      	ldr	r3, [pc, #392]	@ (8002190 <BME280_CALC_FINAL_VALS_N+0x294>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4413      	add	r3, r2
 800200a:	4a62      	ldr	r2, [pc, #392]	@ (8002194 <BME280_CALC_FINAL_VALS_N+0x298>)
 800200c:	fb02 f303 	mul.w	r3, r2, r3
 8002010:	f103 4343 	add.w	r3, r3, #3271557120	@ 0xc3000000
 8002014:	f503 03a0 	add.w	r3, r3, #5242880	@ 0x500000
 8002018:	4a5c      	ldr	r2, [pc, #368]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 800201a:	6013      	str	r3, [r2, #0]
			if (finalpressure_N < 0x80000000){
 800201c:	4b5b      	ldr	r3, [pc, #364]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2b00      	cmp	r3, #0
 8002022:	db08      	blt.n	8002036 <BME280_CALC_FINAL_VALS_N+0x13a>
				finalpressure_N = (finalpressure_N << 1) / (( uint32_t)var1);
 8002024:	4b59      	ldr	r3, [pc, #356]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	005a      	lsls	r2, r3, #1
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002030:	4a56      	ldr	r2, [pc, #344]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	e007      	b.n	8002046 <BME280_CALC_FINAL_VALS_N+0x14a>
			}
			else{
				finalpressure_N = (finalpressure_N / (uint32_t)var1) * 2;
 8002036:	4b55      	ldr	r3, [pc, #340]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	4a52      	ldr	r2, [pc, #328]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002044:	6013      	str	r3, [r2, #0]
			}
			var1 = (((int)dig_P9_N) * ((int) ((( finalpressure_N >> 3) * ( finalpressure_N >> 3)) >> 13))) >> 12;
 8002046:	4b54      	ldr	r3, [pc, #336]	@ (8002198 <BME280_CALC_FINAL_VALS_N+0x29c>)
 8002048:	f9b3 3000 	ldrsh.w	r3, [r3]
 800204c:	4619      	mov	r1, r3
 800204e:	4b4f      	ldr	r3, [pc, #316]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	08db      	lsrs	r3, r3, #3
 8002054:	4a4d      	ldr	r2, [pc, #308]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	08d2      	lsrs	r2, r2, #3
 800205a:	fb02 f303 	mul.w	r3, r2, r3
 800205e:	0b5b      	lsrs	r3, r3, #13
 8002060:	fb01 f303 	mul.w	r3, r1, r3
 8002064:	131b      	asrs	r3, r3, #12
 8002066:	60fb      	str	r3, [r7, #12]
			var2 = (((int) (finalpressure_N >> 2)) * ((int)dig_P8_N)) >> 13;
 8002068:	4b48      	ldr	r3, [pc, #288]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	089b      	lsrs	r3, r3, #2
 800206e:	461a      	mov	r2, r3
 8002070:	4b4a      	ldr	r3, [pc, #296]	@ (800219c <BME280_CALC_FINAL_VALS_N+0x2a0>)
 8002072:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002076:	fb02 f303 	mul.w	r3, r2, r3
 800207a:	135b      	asrs	r3, r3, #13
 800207c:	60bb      	str	r3, [r7, #8]
			finalpressure_N = ((uint32_t)((int)finalpressure_N + ((var1 + var2 + dig_P7_N) >> 4))); //kPA
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	4413      	add	r3, r2
 8002084:	4a46      	ldr	r2, [pc, #280]	@ (80021a0 <BME280_CALC_FINAL_VALS_N+0x2a4>)
 8002086:	f9b2 2000 	ldrsh.w	r2, [r2]
 800208a:	4413      	add	r3, r2
 800208c:	111b      	asrs	r3, r3, #4
 800208e:	4a3f      	ldr	r2, [pc, #252]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002090:	6812      	ldr	r2, [r2, #0]
 8002092:	4413      	add	r3, r2
 8002094:	461a      	mov	r2, r3
 8002096:	4b3d      	ldr	r3, [pc, #244]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002098:	601a      	str	r2, [r3, #0]
		}

		var1 = (t_fine - ((int) 76800));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 80020a0:	60fb      	str	r3, [r7, #12]
		var1 = (((((humidity_raw_N << 14) - (((int) dig_H4_N) << 20) - (((int)dig_H5_N) * var1)) + ((int) 16384)) >> 15) * \
 80020a2:	4b40      	ldr	r3, [pc, #256]	@ (80021a4 <BME280_CALC_FINAL_VALS_N+0x2a8>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	039a      	lsls	r2, r3, #14
 80020a8:	4b3f      	ldr	r3, [pc, #252]	@ (80021a8 <BME280_CALC_FINAL_VALS_N+0x2ac>)
 80020aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ae:	051b      	lsls	r3, r3, #20
 80020b0:	1ad2      	subs	r2, r2, r3
 80020b2:	4b3e      	ldr	r3, [pc, #248]	@ (80021ac <BME280_CALC_FINAL_VALS_N+0x2b0>)
 80020b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020b8:	4619      	mov	r1, r3
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	fb01 f303 	mul.w	r3, r1, r3
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80020c6:	13db      	asrs	r3, r3, #15
		(((((((var1 * ((int) dig_H6_N)) >> 10) * (((var1 * ((int) dig_H3_N)) >> 11) + ((int) 32768))) >> 10) + \
 80020c8:	4a39      	ldr	r2, [pc, #228]	@ (80021b0 <BME280_CALC_FINAL_VALS_N+0x2b4>)
 80020ca:	f992 2000 	ldrsb.w	r2, [r2]
 80020ce:	4611      	mov	r1, r2
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	fb01 f202 	mul.w	r2, r1, r2
 80020d6:	1292      	asrs	r2, r2, #10
 80020d8:	4936      	ldr	r1, [pc, #216]	@ (80021b4 <BME280_CALC_FINAL_VALS_N+0x2b8>)
 80020da:	7809      	ldrb	r1, [r1, #0]
 80020dc:	4608      	mov	r0, r1
 80020de:	68f9      	ldr	r1, [r7, #12]
 80020e0:	fb00 f101 	mul.w	r1, r0, r1
 80020e4:	12c9      	asrs	r1, r1, #11
 80020e6:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 80020ea:	fb01 f202 	mul.w	r2, r1, r2
 80020ee:	1292      	asrs	r2, r2, #10
 80020f0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
		((int) 2097152)) * ((int) dig_H2_N) + 8192) >> 14));
 80020f4:	4930      	ldr	r1, [pc, #192]	@ (80021b8 <BME280_CALC_FINAL_VALS_N+0x2bc>)
 80020f6:	f9b1 1000 	ldrsh.w	r1, [r1]
 80020fa:	fb01 f202 	mul.w	r2, r1, r2
 80020fe:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8002102:	1392      	asrs	r2, r2, #14
		var1 = (((((humidity_raw_N << 14) - (((int) dig_H4_N) << 20) - (((int)dig_H5_N) * var1)) + ((int) 16384)) >> 15) * \
 8002104:	fb02 f303 	mul.w	r3, r2, r3
 8002108:	60fb      	str	r3, [r7, #12]

		var1 = (var1 - (((((var1 >> 15) * (var1 >> 15)) >> 7) * ((int)dig_H1_N)) >> 4));
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	13db      	asrs	r3, r3, #15
 800210e:	68fa      	ldr	r2, [r7, #12]
 8002110:	13d2      	asrs	r2, r2, #15
 8002112:	fb02 f303 	mul.w	r3, r2, r3
 8002116:	11db      	asrs	r3, r3, #7
 8002118:	4a28      	ldr	r2, [pc, #160]	@ (80021bc <BME280_CALC_FINAL_VALS_N+0x2c0>)
 800211a:	7812      	ldrb	r2, [r2, #0]
 800211c:	fb02 f303 	mul.w	r3, r2, r3
 8002120:	111b      	asrs	r3, r3, #4
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	60fb      	str	r3, [r7, #12]
		var1 = (var1 < 0 ? 0 : var1);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800212e:	60fb      	str	r3, [r7, #12]
		var1 = (var1 > 419430400 ? 419330400 : var1);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8002136:	dc01      	bgt.n	800213c <BME280_CALC_FINAL_VALS_N+0x240>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	e000      	b.n	800213e <BME280_CALC_FINAL_VALS_N+0x242>
 800213c:	4b20      	ldr	r3, [pc, #128]	@ (80021c0 <BME280_CALC_FINAL_VALS_N+0x2c4>)
 800213e:	60fb      	str	r3, [r7, #12]
		final_humidity_N = (var1 >> 12)/1024;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	131b      	asrs	r3, r3, #12
 8002144:	2b00      	cmp	r3, #0
 8002146:	da01      	bge.n	800214c <BME280_CALC_FINAL_VALS_N+0x250>
 8002148:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800214c:	129b      	asrs	r3, r3, #10
 800214e:	461a      	mov	r2, r3
 8002150:	4b1c      	ldr	r3, [pc, #112]	@ (80021c4 <BME280_CALC_FINAL_VALS_N+0x2c8>)
 8002152:	601a      	str	r2, [r3, #0]
	}
 8002154:	bf00      	nop
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	200002cc 	.word	0x200002cc
 8002164:	200002a2 	.word	0x200002a2
 8002168:	200002a6 	.word	0x200002a6
 800216c:	200002a8 	.word	0x200002a8
 8002170:	20000268 	.word	0x20000268
 8002174:	200002b2 	.word	0x200002b2
 8002178:	200002b0 	.word	0x200002b0
 800217c:	200002ae 	.word	0x200002ae
 8002180:	200002ac 	.word	0x200002ac
 8002184:	200002aa 	.word	0x200002aa
 8002188:	200002a4 	.word	0x200002a4
 800218c:	20000274 	.word	0x20000274
 8002190:	200002d0 	.word	0x200002d0
 8002194:	fffff3cb 	.word	0xfffff3cb
 8002198:	200002b8 	.word	0x200002b8
 800219c:	200002b6 	.word	0x200002b6
 80021a0:	200002b4 	.word	0x200002b4
 80021a4:	200002d4 	.word	0x200002d4
 80021a8:	200002bc 	.word	0x200002bc
 80021ac:	200002be 	.word	0x200002be
 80021b0:	200002a0 	.word	0x200002a0
 80021b4:	2000029f 	.word	0x2000029f
 80021b8:	200002ba 	.word	0x200002ba
 80021bc:	2000029e 	.word	0x2000029e
 80021c0:	18fe7960 	.word	0x18fe7960
 80021c4:	20000278 	.word	0x20000278

080021c8 <ms5611_init_E>:
	altitude = (1 - pow(r,c))*44330.77;
}

// EAST Functions
static void ms5611_init_E()
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
    EAST_EN;
 80021cc:	2200      	movs	r2, #0
 80021ce:	2180      	movs	r1, #128	@ 0x80
 80021d0:	481e      	ldr	r0, [pc, #120]	@ (800224c <ms5611_init_E+0x84>)
 80021d2:	f002 fc1d 	bl	8004a10 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80021d6:	200a      	movs	r0, #10
 80021d8:	f002 f984 	bl	80044e4 <HAL_Delay>

    ms5611_write_E(CMD_RESET);
 80021dc:	201e      	movs	r0, #30
 80021de:	f000 f839 	bl	8002254 <ms5611_write_E>
    HAL_Delay(15);
 80021e2:	200f      	movs	r0, #15
 80021e4:	f002 f97e 	bl	80044e4 <HAL_Delay>

    prom_E[0] = ms5611_read16bits_E(CMD_PROM_C1);
 80021e8:	20a2      	movs	r0, #162	@ 0xa2
 80021ea:	f000 f853 	bl	8002294 <ms5611_read16bits_E>
 80021ee:	4603      	mov	r3, r0
 80021f0:	461a      	mov	r2, r3
 80021f2:	4b17      	ldr	r3, [pc, #92]	@ (8002250 <ms5611_init_E+0x88>)
 80021f4:	801a      	strh	r2, [r3, #0]
    prom_E[1] = ms5611_read16bits_E(CMD_PROM_C2);
 80021f6:	20a4      	movs	r0, #164	@ 0xa4
 80021f8:	f000 f84c 	bl	8002294 <ms5611_read16bits_E>
 80021fc:	4603      	mov	r3, r0
 80021fe:	461a      	mov	r2, r3
 8002200:	4b13      	ldr	r3, [pc, #76]	@ (8002250 <ms5611_init_E+0x88>)
 8002202:	805a      	strh	r2, [r3, #2]
    prom_E[2] = ms5611_read16bits_E(CMD_PROM_C3);
 8002204:	20a6      	movs	r0, #166	@ 0xa6
 8002206:	f000 f845 	bl	8002294 <ms5611_read16bits_E>
 800220a:	4603      	mov	r3, r0
 800220c:	461a      	mov	r2, r3
 800220e:	4b10      	ldr	r3, [pc, #64]	@ (8002250 <ms5611_init_E+0x88>)
 8002210:	809a      	strh	r2, [r3, #4]
    prom_E[3] = ms5611_read16bits_E(CMD_PROM_C4);
 8002212:	20a8      	movs	r0, #168	@ 0xa8
 8002214:	f000 f83e 	bl	8002294 <ms5611_read16bits_E>
 8002218:	4603      	mov	r3, r0
 800221a:	461a      	mov	r2, r3
 800221c:	4b0c      	ldr	r3, [pc, #48]	@ (8002250 <ms5611_init_E+0x88>)
 800221e:	80da      	strh	r2, [r3, #6]
    prom_E[4] = ms5611_read16bits_E(CMD_PROM_C5);
 8002220:	20aa      	movs	r0, #170	@ 0xaa
 8002222:	f000 f837 	bl	8002294 <ms5611_read16bits_E>
 8002226:	4603      	mov	r3, r0
 8002228:	461a      	mov	r2, r3
 800222a:	4b09      	ldr	r3, [pc, #36]	@ (8002250 <ms5611_init_E+0x88>)
 800222c:	811a      	strh	r2, [r3, #8]
    prom_E[5] = ms5611_read16bits_E(CMD_PROM_C6);
 800222e:	20ac      	movs	r0, #172	@ 0xac
 8002230:	f000 f830 	bl	8002294 <ms5611_read16bits_E>
 8002234:	4603      	mov	r3, r0
 8002236:	461a      	mov	r2, r3
 8002238:	4b05      	ldr	r3, [pc, #20]	@ (8002250 <ms5611_init_E+0x88>)
 800223a:	815a      	strh	r2, [r3, #10]
    EAST_DIS;
 800223c:	2201      	movs	r2, #1
 800223e:	2180      	movs	r1, #128	@ 0x80
 8002240:	4802      	ldr	r0, [pc, #8]	@ (800224c <ms5611_init_E+0x84>)
 8002242:	f002 fbe5 	bl	8004a10 <HAL_GPIO_WritePin>
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40020000 	.word	0x40020000
 8002250:	200002d8 	.word	0x200002d8

08002254 <ms5611_write_E>:

static void ms5611_write_E(uint8_t data)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef status;
    EAST_EN;
 800225e:	2200      	movs	r2, #0
 8002260:	2180      	movs	r1, #128	@ 0x80
 8002262:	480a      	ldr	r0, [pc, #40]	@ (800228c <ms5611_write_E+0x38>)
 8002264:	f002 fbd4 	bl	8004a10 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(&hspi2, &data, 1, SPI_TIMEOUT);
 8002268:	1df9      	adds	r1, r7, #7
 800226a:	2332      	movs	r3, #50	@ 0x32
 800226c:	2201      	movs	r2, #1
 800226e:	4808      	ldr	r0, [pc, #32]	@ (8002290 <ms5611_write_E+0x3c>)
 8002270:	f003 fa23 	bl	80056ba <HAL_SPI_Transmit>
 8002274:	4603      	mov	r3, r0
 8002276:	73fb      	strb	r3, [r7, #15]
    EAST_DIS;
 8002278:	2201      	movs	r2, #1
 800227a:	2180      	movs	r1, #128	@ 0x80
 800227c:	4803      	ldr	r0, [pc, #12]	@ (800228c <ms5611_write_E+0x38>)
 800227e:	f002 fbc7 	bl	8004a10 <HAL_GPIO_WritePin>
}
 8002282:	bf00      	nop
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40020000 	.word	0x40020000
 8002290:	20000300 	.word	0x20000300

08002294 <ms5611_read16bits_E>:

static uint16_t ms5611_read16bits_E(uint8_t reg)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af02      	add	r7, sp, #8
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
    uint8_t byte[3];
    uint16_t return_value;
    EAST_EN;
 800229e:	2200      	movs	r2, #0
 80022a0:	2180      	movs	r1, #128	@ 0x80
 80022a2:	480f      	ldr	r0, [pc, #60]	@ (80022e0 <ms5611_read16bits_E+0x4c>)
 80022a4:	f002 fbb4 	bl	8004a10 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi2, &reg, byte, 3, SPI_TIMEOUT);
 80022a8:	f107 0208 	add.w	r2, r7, #8
 80022ac:	1df9      	adds	r1, r7, #7
 80022ae:	2332      	movs	r3, #50	@ 0x32
 80022b0:	9300      	str	r3, [sp, #0]
 80022b2:	2303      	movs	r3, #3
 80022b4:	480b      	ldr	r0, [pc, #44]	@ (80022e4 <ms5611_read16bits_E+0x50>)
 80022b6:	f003 fc5b 	bl	8005b70 <HAL_SPI_TransmitReceive>
    EAST_DIS;
 80022ba:	2201      	movs	r2, #1
 80022bc:	2180      	movs	r1, #128	@ 0x80
 80022be:	4808      	ldr	r0, [pc, #32]	@ (80022e0 <ms5611_read16bits_E+0x4c>)
 80022c0:	f002 fba6 	bl	8004a10 <HAL_GPIO_WritePin>

    return_value = ((uint16_t)byte[1] << 8) | (byte[2]);
 80022c4:	7a7b      	ldrb	r3, [r7, #9]
 80022c6:	021b      	lsls	r3, r3, #8
 80022c8:	b21a      	sxth	r2, r3
 80022ca:	7abb      	ldrb	r3, [r7, #10]
 80022cc:	b21b      	sxth	r3, r3
 80022ce:	4313      	orrs	r3, r2
 80022d0:	b21b      	sxth	r3, r3
 80022d2:	81fb      	strh	r3, [r7, #14]
    return return_value;
 80022d4:	89fb      	ldrh	r3, [r7, #14]
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40020000 	.word	0x40020000
 80022e4:	20000300 	.word	0x20000300

080022e8 <ms5611_read24bits_E>:

static uint32_t ms5611_read24bits_E(uint8_t reg)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af02      	add	r7, sp, #8
 80022ee:	4603      	mov	r3, r0
 80022f0:	71fb      	strb	r3, [r7, #7]
    uint8_t byte[4];
    uint32_t return_value;
    EAST_EN;
 80022f2:	2200      	movs	r2, #0
 80022f4:	2180      	movs	r1, #128	@ 0x80
 80022f6:	480f      	ldr	r0, [pc, #60]	@ (8002334 <ms5611_read24bits_E+0x4c>)
 80022f8:	f002 fb8a 	bl	8004a10 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi2, &reg, byte, 4, SPI_TIMEOUT);
 80022fc:	f107 0208 	add.w	r2, r7, #8
 8002300:	1df9      	adds	r1, r7, #7
 8002302:	2332      	movs	r3, #50	@ 0x32
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	2304      	movs	r3, #4
 8002308:	480b      	ldr	r0, [pc, #44]	@ (8002338 <ms5611_read24bits_E+0x50>)
 800230a:	f003 fc31 	bl	8005b70 <HAL_SPI_TransmitReceive>
    EAST_DIS;
 800230e:	2201      	movs	r2, #1
 8002310:	2180      	movs	r1, #128	@ 0x80
 8002312:	4808      	ldr	r0, [pc, #32]	@ (8002334 <ms5611_read24bits_E+0x4c>)
 8002314:	f002 fb7c 	bl	8004a10 <HAL_GPIO_WritePin>

    return_value = ((uint32_t)byte[1] << 16) | ((uint32_t)(byte[2] << 8)) | (byte[3]);
 8002318:	7a7b      	ldrb	r3, [r7, #9]
 800231a:	041a      	lsls	r2, r3, #16
 800231c:	7abb      	ldrb	r3, [r7, #10]
 800231e:	021b      	lsls	r3, r3, #8
 8002320:	4313      	orrs	r3, r2
 8002322:	7afa      	ldrb	r2, [r7, #11]
 8002324:	4313      	orrs	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]
    return return_value;
 8002328:	68fb      	ldr	r3, [r7, #12]
}
 800232a:	4618      	mov	r0, r3
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40020000 	.word	0x40020000
 8002338:	20000300 	.word	0x20000300

0800233c <ms5611_readRawTemp_E>:

static uint32_t ms5611_readRawTemp_E()
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
    uint32_t D2;
    ms5611_write_E(tempAddr);
 8002342:	4b09      	ldr	r3, [pc, #36]	@ (8002368 <ms5611_readRawTemp_E+0x2c>)
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff ff84 	bl	8002254 <ms5611_write_E>
    HAL_Delay(convDelay);
 800234c:	4b07      	ldr	r3, [pc, #28]	@ (800236c <ms5611_readRawTemp_E+0x30>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4618      	mov	r0, r3
 8002352:	f002 f8c7 	bl	80044e4 <HAL_Delay>
    D2 = ms5611_read24bits_E(0x00);
 8002356:	2000      	movs	r0, #0
 8002358:	f7ff ffc6 	bl	80022e8 <ms5611_read24bits_E>
 800235c:	6078      	str	r0, [r7, #4]

    return D2;
 800235e:	687b      	ldr	r3, [r7, #4]
}
 8002360:	4618      	mov	r0, r3
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	20000001 	.word	0x20000001
 800236c:	20000004 	.word	0x20000004

08002370 <ms5611_readRawPressure_E>:

static uint32_t ms5611_readRawPressure_E()
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
    uint32_t D1;
    ms5611_write_E(pressAddr);
 8002376:	4b09      	ldr	r3, [pc, #36]	@ (800239c <ms5611_readRawPressure_E+0x2c>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff ff6a 	bl	8002254 <ms5611_write_E>
    HAL_Delay(convDelay);
 8002380:	4b07      	ldr	r3, [pc, #28]	@ (80023a0 <ms5611_readRawPressure_E+0x30>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f002 f8ad 	bl	80044e4 <HAL_Delay>
    D1 = ms5611_read24bits_E(0x00);
 800238a:	2000      	movs	r0, #0
 800238c:	f7ff ffac 	bl	80022e8 <ms5611_read24bits_E>
 8002390:	6078      	str	r0, [r7, #4]

    return D1;
 8002392:	687b      	ldr	r3, [r7, #4]
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000000 	.word	0x20000000
 80023a0:	20000004 	.word	0x20000004
 80023a4:	00000000 	.word	0x00000000

080023a8 <Barometer_calculate_E>:
void Barometer_calculate_E()
{
 80023a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023ac:	b0d4      	sub	sp, #336	@ 0x150
 80023ae:	af00      	add	r7, sp, #0
	int32_t dT;
	int64_t TEMP, OFF, SENS, P;
	uint32_t D1, D2;
	float press, r, c;

	D1 = ms5611_readRawPressure_E();
 80023b0:	f7ff ffde 	bl	8002370 <ms5611_readRawPressure_E>
 80023b4:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
	D2 = ms5611_readRawTemp_E();
 80023b8:	f7ff ffc0 	bl	800233c <ms5611_readRawTemp_E>
 80023bc:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130

	dT = D2-((long)prom_E[4]*256);
 80023c0:	4b74      	ldr	r3, [pc, #464]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 80023c2:	891b      	ldrh	r3, [r3, #8]
 80023c4:	021b      	lsls	r3, r3, #8
 80023c6:	461a      	mov	r2, r3
 80023c8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80023cc:	1a9b      	subs	r3, r3, r2
 80023ce:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	TEMP = 2000 + ((int64_t)dT * prom_E[5])/8388608;
 80023d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80023d6:	17da      	asrs	r2, r3, #31
 80023d8:	469a      	mov	sl, r3
 80023da:	4693      	mov	fp, r2
 80023dc:	4b6d      	ldr	r3, [pc, #436]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 80023de:	895b      	ldrh	r3, [r3, #10]
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	2200      	movs	r2, #0
 80023e4:	461c      	mov	r4, r3
 80023e6:	4615      	mov	r5, r2
 80023e8:	fb04 f20b 	mul.w	r2, r4, fp
 80023ec:	fb0a f305 	mul.w	r3, sl, r5
 80023f0:	4413      	add	r3, r2
 80023f2:	fbaa 8904 	umull	r8, r9, sl, r4
 80023f6:	444b      	add	r3, r9
 80023f8:	4699      	mov	r9, r3
 80023fa:	4642      	mov	r2, r8
 80023fc:	464b      	mov	r3, r9
 80023fe:	2b00      	cmp	r3, #0
 8002400:	da07      	bge.n	8002412 <Barometer_calculate_E+0x6a>
 8002402:	4965      	ldr	r1, [pc, #404]	@ (8002598 <Barometer_calculate_E+0x1f0>)
 8002404:	1851      	adds	r1, r2, r1
 8002406:	6539      	str	r1, [r7, #80]	@ 0x50
 8002408:	f143 0300 	adc.w	r3, r3, #0
 800240c:	657b      	str	r3, [r7, #84]	@ 0x54
 800240e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002412:	f04f 0000 	mov.w	r0, #0
 8002416:	f04f 0100 	mov.w	r1, #0
 800241a:	0dd0      	lsrs	r0, r2, #23
 800241c:	ea40 2043 	orr.w	r0, r0, r3, lsl #9
 8002420:	15d9      	asrs	r1, r3, #23
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	f512 61fa 	adds.w	r1, r2, #2000	@ 0x7d0
 800242a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800242c:	f143 0300 	adc.w	r3, r3, #0
 8002430:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002432:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8002436:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
	OFF = (int64_t)prom_E[1] * 65536 + ((int64_t)prom_E[3] * dT ) / 128;
 800243a:	4b56      	ldr	r3, [pc, #344]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 800243c:	885b      	ldrh	r3, [r3, #2]
 800243e:	b29b      	uxth	r3, r3
 8002440:	2200      	movs	r2, #0
 8002442:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002446:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800244a:	f04f 0400 	mov.w	r4, #0
 800244e:	f04f 0500 	mov.w	r5, #0
 8002452:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002456:	4613      	mov	r3, r2
 8002458:	041d      	lsls	r5, r3, #16
 800245a:	4613      	mov	r3, r2
 800245c:	460a      	mov	r2, r1
 800245e:	4611      	mov	r1, r2
 8002460:	ea45 4511 	orr.w	r5, r5, r1, lsr #16
 8002464:	4613      	mov	r3, r2
 8002466:	041c      	lsls	r4, r3, #16
 8002468:	4b4a      	ldr	r3, [pc, #296]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 800246a:	88db      	ldrh	r3, [r3, #6]
 800246c:	b29b      	uxth	r3, r3
 800246e:	2200      	movs	r2, #0
 8002470:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002474:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002478:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800247c:	17da      	asrs	r2, r3, #31
 800247e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002482:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8002486:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800248a:	460b      	mov	r3, r1
 800248c:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	@ 0xb0
 8002490:	4642      	mov	r2, r8
 8002492:	fb02 f203 	mul.w	r2, r2, r3
 8002496:	464b      	mov	r3, r9
 8002498:	4684      	mov	ip, r0
 800249a:	fb0c f303 	mul.w	r3, ip, r3
 800249e:	4413      	add	r3, r2
 80024a0:	4602      	mov	r2, r0
 80024a2:	4641      	mov	r1, r8
 80024a4:	fba2 2101 	umull	r2, r1, r2, r1
 80024a8:	f8c7 10ec 	str.w	r1, [r7, #236]	@ 0xec
 80024ac:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 80024b0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80024b4:	4413      	add	r3, r2
 80024b6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80024ba:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	da07      	bge.n	80024d2 <Barometer_calculate_E+0x12a>
 80024c2:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 80024c6:	6439      	str	r1, [r7, #64]	@ 0x40
 80024c8:	f143 0300 	adc.w	r3, r3, #0
 80024cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80024ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80024d2:	f04f 0000 	mov.w	r0, #0
 80024d6:	f04f 0100 	mov.w	r1, #0
 80024da:	09d0      	lsrs	r0, r2, #7
 80024dc:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 80024e0:	11d9      	asrs	r1, r3, #7
 80024e2:	4602      	mov	r2, r0
 80024e4:	460b      	mov	r3, r1
 80024e6:	18a1      	adds	r1, r4, r2
 80024e8:	63b9      	str	r1, [r7, #56]	@ 0x38
 80024ea:	eb45 0303 	adc.w	r3, r5, r3
 80024ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80024f0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80024f4:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
	SENS = (int64_t)prom_E[0] * 32768 + ((int64_t)prom_E[2] * dT) / 256;
 80024f8:	4b26      	ldr	r3, [pc, #152]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 80024fa:	881b      	ldrh	r3, [r3, #0]
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	2200      	movs	r2, #0
 8002500:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002504:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002508:	f04f 0400 	mov.w	r4, #0
 800250c:	f04f 0500 	mov.w	r5, #0
 8002510:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002514:	4613      	mov	r3, r2
 8002516:	03dd      	lsls	r5, r3, #15
 8002518:	4613      	mov	r3, r2
 800251a:	460a      	mov	r2, r1
 800251c:	4611      	mov	r1, r2
 800251e:	ea45 4551 	orr.w	r5, r5, r1, lsr #17
 8002522:	4613      	mov	r3, r2
 8002524:	03dc      	lsls	r4, r3, #15
 8002526:	4b1b      	ldr	r3, [pc, #108]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 8002528:	889b      	ldrh	r3, [r3, #4]
 800252a:	b29b      	uxth	r3, r3
 800252c:	2200      	movs	r2, #0
 800252e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002532:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002536:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800253a:	17da      	asrs	r2, r3, #31
 800253c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002540:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002544:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002548:	460b      	mov	r3, r1
 800254a:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 800254e:	4642      	mov	r2, r8
 8002550:	fb02 f203 	mul.w	r2, r2, r3
 8002554:	464b      	mov	r3, r9
 8002556:	4684      	mov	ip, r0
 8002558:	fb0c f303 	mul.w	r3, ip, r3
 800255c:	4413      	add	r3, r2
 800255e:	4602      	mov	r2, r0
 8002560:	4641      	mov	r1, r8
 8002562:	fba2 2101 	umull	r2, r1, r2, r1
 8002566:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 800256a:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 800256e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002572:	4413      	add	r3, r2
 8002574:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002578:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 800257c:	2b00      	cmp	r3, #0
 800257e:	da0d      	bge.n	800259c <Barometer_calculate_E+0x1f4>
 8002580:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8002584:	6339      	str	r1, [r7, #48]	@ 0x30
 8002586:	f143 0300 	adc.w	r3, r3, #0
 800258a:	637b      	str	r3, [r7, #52]	@ 0x34
 800258c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002590:	e004      	b.n	800259c <Barometer_calculate_E+0x1f4>
 8002592:	bf00      	nop
 8002594:	200002d8 	.word	0x200002d8
 8002598:	007fffff 	.word	0x007fffff
 800259c:	f04f 0000 	mov.w	r0, #0
 80025a0:	f04f 0100 	mov.w	r1, #0
 80025a4:	0a10      	lsrs	r0, r2, #8
 80025a6:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80025aa:	1219      	asrs	r1, r3, #8
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	18a1      	adds	r1, r4, r2
 80025b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80025b4:	eb45 0303 	adc.w	r3, r5, r3
 80025b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025ba:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80025be:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138

	if (TEMP < 2000){   // second order temperature compensation
 80025c2:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 80025c6:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
 80025ca:	f173 0300 	sbcs.w	r3, r3, #0
 80025ce:	f280 80d9 	bge.w	8002784 <Barometer_calculate_E+0x3dc>
		int64_t T2 = (((int64_t)dT)*dT) >> 31;
 80025d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80025d6:	17da      	asrs	r2, r3, #31
 80025d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80025dc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80025e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80025e4:	17da      	asrs	r2, r3, #31
 80025e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80025ea:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80025ee:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 80025f2:	4622      	mov	r2, r4
 80025f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80025f8:	4641      	mov	r1, r8
 80025fa:	fb01 f202 	mul.w	r2, r1, r2
 80025fe:	464d      	mov	r5, r9
 8002600:	4618      	mov	r0, r3
 8002602:	4621      	mov	r1, r4
 8002604:	4603      	mov	r3, r0
 8002606:	fb03 f305 	mul.w	r3, r3, r5
 800260a:	4413      	add	r3, r2
 800260c:	4602      	mov	r2, r0
 800260e:	4641      	mov	r1, r8
 8002610:	fba2 2101 	umull	r2, r1, r2, r1
 8002614:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8002618:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 800261c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002620:	4413      	add	r3, r2
 8002622:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002626:	f04f 0200 	mov.w	r2, #0
 800262a:	f04f 0300 	mov.w	r3, #0
 800262e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8002632:	4621      	mov	r1, r4
 8002634:	0fca      	lsrs	r2, r1, #31
 8002636:	4620      	mov	r0, r4
 8002638:	4629      	mov	r1, r5
 800263a:	460c      	mov	r4, r1
 800263c:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 8002640:	17cb      	asrs	r3, r1, #31
 8002642:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
		int64_t Aux_64 = (TEMP-2000)*(TEMP-2000);
 8002646:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800264a:	f5b2 61fa 	subs.w	r1, r2, #2000	@ 0x7d0
 800264e:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8002652:	f143 33ff 	adc.w	r3, r3, #4294967295
 8002656:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800265a:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800265e:	f5b2 61fa 	subs.w	r1, r2, #2000	@ 0x7d0
 8002662:	67b9      	str	r1, [r7, #120]	@ 0x78
 8002664:	f143 33ff 	adc.w	r3, r3, #4294967295
 8002668:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800266a:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 800266e:	4622      	mov	r2, r4
 8002670:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002674:	4641      	mov	r1, r8
 8002676:	fb01 f202 	mul.w	r2, r1, r2
 800267a:	464d      	mov	r5, r9
 800267c:	4618      	mov	r0, r3
 800267e:	4621      	mov	r1, r4
 8002680:	4603      	mov	r3, r0
 8002682:	fb03 f305 	mul.w	r3, r3, r5
 8002686:	4413      	add	r3, r2
 8002688:	4602      	mov	r2, r0
 800268a:	4641      	mov	r1, r8
 800268c:	fba2 2101 	umull	r2, r1, r2, r1
 8002690:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8002694:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8002698:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800269c:	4413      	add	r3, r2
 800269e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80026a2:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	@ 0xc8
 80026a6:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80026aa:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		int64_t OFF2 = (5*Aux_64)>>1;
 80026ae:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 80026b2:	4622      	mov	r2, r4
 80026b4:	462b      	mov	r3, r5
 80026b6:	f04f 0000 	mov.w	r0, #0
 80026ba:	f04f 0100 	mov.w	r1, #0
 80026be:	0099      	lsls	r1, r3, #2
 80026c0:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80026c4:	0090      	lsls	r0, r2, #2
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	1911      	adds	r1, r2, r4
 80026cc:	6739      	str	r1, [r7, #112]	@ 0x70
 80026ce:	416b      	adcs	r3, r5
 80026d0:	677b      	str	r3, [r7, #116]	@ 0x74
 80026d2:	f04f 0200 	mov.w	r2, #0
 80026d6:	f04f 0300 	mov.w	r3, #0
 80026da:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80026de:	4621      	mov	r1, r4
 80026e0:	084a      	lsrs	r2, r1, #1
 80026e2:	4620      	mov	r0, r4
 80026e4:	4629      	mov	r1, r5
 80026e6:	460c      	mov	r4, r1
 80026e8:	ea42 72c4 	orr.w	r2, r2, r4, lsl #31
 80026ec:	104b      	asrs	r3, r1, #1
 80026ee:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
		int64_t SENS2 = (5*Aux_64)>>2;
 80026f2:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 80026f6:	4622      	mov	r2, r4
 80026f8:	462b      	mov	r3, r5
 80026fa:	f04f 0000 	mov.w	r0, #0
 80026fe:	f04f 0100 	mov.w	r1, #0
 8002702:	0099      	lsls	r1, r3, #2
 8002704:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002708:	0090      	lsls	r0, r2, #2
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	1911      	adds	r1, r2, r4
 8002710:	66b9      	str	r1, [r7, #104]	@ 0x68
 8002712:	416b      	adcs	r3, r5
 8002714:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002716:	f04f 0200 	mov.w	r2, #0
 800271a:	f04f 0300 	mov.w	r3, #0
 800271e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8002722:	4621      	mov	r1, r4
 8002724:	088a      	lsrs	r2, r1, #2
 8002726:	4620      	mov	r0, r4
 8002728:	4629      	mov	r1, r5
 800272a:	460c      	mov	r4, r1
 800272c:	ea42 7284 	orr.w	r2, r2, r4, lsl #30
 8002730:	108b      	asrs	r3, r1, #2
 8002732:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
		TEMP = TEMP - T2;
 8002736:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800273a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800273e:	1a84      	subs	r4, r0, r2
 8002740:	623c      	str	r4, [r7, #32]
 8002742:	eb61 0303 	sbc.w	r3, r1, r3
 8002746:	627b      	str	r3, [r7, #36]	@ 0x24
 8002748:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800274c:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
		OFF = OFF - OFF2;
 8002750:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8002754:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8002758:	1a84      	subs	r4, r0, r2
 800275a:	61bc      	str	r4, [r7, #24]
 800275c:	eb61 0303 	sbc.w	r3, r1, r3
 8002760:	61fb      	str	r3, [r7, #28]
 8002762:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002766:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
		SENS = SENS - SENS2;
 800276a:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 800276e:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8002772:	1a84      	subs	r4, r0, r2
 8002774:	613c      	str	r4, [r7, #16]
 8002776:	eb61 0303 	sbc.w	r3, r1, r3
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002780:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
	}

	P = (D1*SENS/2097152 - OFF)/32768;
 8002784:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002788:	2200      	movs	r2, #0
 800278a:	663b      	str	r3, [r7, #96]	@ 0x60
 800278c:	667a      	str	r2, [r7, #100]	@ 0x64
 800278e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002792:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002796:	462a      	mov	r2, r5
 8002798:	fb02 f203 	mul.w	r2, r2, r3
 800279c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80027a0:	4621      	mov	r1, r4
 80027a2:	fb01 f303 	mul.w	r3, r1, r3
 80027a6:	4413      	add	r3, r2
 80027a8:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 80027ac:	4621      	mov	r1, r4
 80027ae:	fba2 2101 	umull	r2, r1, r2, r1
 80027b2:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 80027b6:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80027ba:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80027be:	4413      	add	r3, r2
 80027c0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80027c4:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	da07      	bge.n	80027dc <Barometer_calculate_E+0x434>
 80027cc:	493e      	ldr	r1, [pc, #248]	@ (80028c8 <Barometer_calculate_E+0x520>)
 80027ce:	1851      	adds	r1, r2, r1
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	f143 0300 	adc.w	r3, r3, #0
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027dc:	f04f 0000 	mov.w	r0, #0
 80027e0:	f04f 0100 	mov.w	r1, #0
 80027e4:	0d50      	lsrs	r0, r2, #21
 80027e6:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 80027ea:	1559      	asrs	r1, r3, #21
 80027ec:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 80027f0:	1a84      	subs	r4, r0, r2
 80027f2:	65bc      	str	r4, [r7, #88]	@ 0x58
 80027f4:	eb61 0303 	sbc.w	r3, r1, r3
 80027f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80027fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80027fe:	2b00      	cmp	r3, #0
 8002800:	da08      	bge.n	8002814 <Barometer_calculate_E+0x46c>
 8002802:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002806:	1851      	adds	r1, r2, r1
 8002808:	6039      	str	r1, [r7, #0]
 800280a:	f143 0300 	adc.w	r3, r3, #0
 800280e:	607b      	str	r3, [r7, #4]
 8002810:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002814:	f04f 0000 	mov.w	r0, #0
 8002818:	f04f 0100 	mov.w	r1, #0
 800281c:	0bd0      	lsrs	r0, r2, #15
 800281e:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8002822:	13d9      	asrs	r1, r3, #15
 8002824:	e9c7 0140 	strd	r0, r1, [r7, #256]	@ 0x100
	temperature = TEMP;
 8002828:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800282c:	4a27      	ldr	r2, [pc, #156]	@ (80028cc <Barometer_calculate_E+0x524>)
 800282e:	6013      	str	r3, [r2, #0]
	pressure = P;
 8002830:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8002834:	4a26      	ldr	r2, [pc, #152]	@ (80028d0 <Barometer_calculate_E+0x528>)
 8002836:	6013      	str	r3, [r2, #0]

	press = (float)pressure;
 8002838:	4b25      	ldr	r3, [pc, #148]	@ (80028d0 <Barometer_calculate_E+0x528>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f7fe fa45 	bl	8000ccc <__aeabi_i2f>
 8002842:	4603      	mov	r3, r0
 8002844:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
	r= press/101325.0;
 8002848:	4922      	ldr	r1, [pc, #136]	@ (80028d4 <Barometer_calculate_E+0x52c>)
 800284a:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 800284e:	f7fe fb45 	bl	8000edc <__aeabi_fdiv>
 8002852:	4603      	mov	r3, r0
 8002854:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
	c = 1.0/5.255;
 8002858:	4b1f      	ldr	r3, [pc, #124]	@ (80028d8 <Barometer_calculate_E+0x530>)
 800285a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
	altitude = (1 - pow(r,c))*44330.77;
 800285e:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8002862:	f7fd fdf9 	bl	8000458 <__aeabi_f2d>
 8002866:	4604      	mov	r4, r0
 8002868:	460d      	mov	r5, r1
 800286a:	f8d7 00f4 	ldr.w	r0, [r7, #244]	@ 0xf4
 800286e:	f7fd fdf3 	bl	8000458 <__aeabi_f2d>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	4620      	mov	r0, r4
 8002878:	4629      	mov	r1, r5
 800287a:	f006 fd59 	bl	8009330 <pow>
 800287e:	4602      	mov	r2, r0
 8002880:	460b      	mov	r3, r1
 8002882:	f04f 0000 	mov.w	r0, #0
 8002886:	4915      	ldr	r1, [pc, #84]	@ (80028dc <Barometer_calculate_E+0x534>)
 8002888:	f7fd fc86 	bl	8000198 <__aeabi_dsub>
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	4610      	mov	r0, r2
 8002892:	4619      	mov	r1, r3
 8002894:	a30a      	add	r3, pc, #40	@ (adr r3, 80028c0 <Barometer_calculate_E+0x518>)
 8002896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289a:	f7fd fe35 	bl	8000508 <__aeabi_dmul>
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	4610      	mov	r0, r2
 80028a4:	4619      	mov	r1, r3
 80028a6:	f7fe f907 	bl	8000ab8 <__aeabi_d2f>
 80028aa:	4603      	mov	r3, r0
 80028ac:	4a0c      	ldr	r2, [pc, #48]	@ (80028e0 <Barometer_calculate_E+0x538>)
 80028ae:	6013      	str	r3, [r2, #0]
}
 80028b0:	bf00      	nop
 80028b2:	f507 77a8 	add.w	r7, r7, #336	@ 0x150
 80028b6:	46bd      	mov	sp, r7
 80028b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028bc:	f3af 8000 	nop.w
 80028c0:	a3d70a3d 	.word	0xa3d70a3d
 80028c4:	40e5a558 	.word	0x40e5a558
 80028c8:	001fffff 	.word	0x001fffff
 80028cc:	200002e4 	.word	0x200002e4
 80028d0:	200002e8 	.word	0x200002e8
 80028d4:	47c5e680 	.word	0x47c5e680
 80028d8:	3e42dcae 	.word	0x3e42dcae
 80028dc:	3ff00000 	.word	0x3ff00000
 80028e0:	200002ec 	.word	0x200002ec

080028e4 <Barometer_init_E>:
    return D1;
}

// Initialisation des capteurs pour EAST et WEST
void Barometer_init_E()
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
    ms5611_init_E();
 80028e8:	f7ff fc6e 	bl	80021c8 <ms5611_init_E>
}
 80028ec:	bf00      	nop
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <Barometer_getTemp_E>:
	c = 1.0/5.255;
	altitude = (1 - pow(r,c))*44330.77;
}
// Fonctions pour récupérer température, pression et altitude pour EAST et WEST
int32_t Barometer_getTemp_E(bool calculate)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	71fb      	strb	r3, [r7, #7]
    if (calculate)
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <Barometer_getTemp_E+0x14>
    {
        Barometer_calculate_E();
 8002900:	f7ff fd52 	bl	80023a8 <Barometer_calculate_E>
    }
    return temperature;
 8002904:	4b02      	ldr	r3, [pc, #8]	@ (8002910 <Barometer_getTemp_E+0x20>)
 8002906:	681b      	ldr	r3, [r3, #0]
}
 8002908:	4618      	mov	r0, r3
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	200002e4 	.word	0x200002e4

08002914 <Barometer_getPressure_E>:

int32_t Barometer_getPressure_E(bool calculate)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	71fb      	strb	r3, [r7, #7]
    if (calculate)
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <Barometer_getPressure_E+0x14>
    {
        Barometer_calculate_E();
 8002924:	f7ff fd40 	bl	80023a8 <Barometer_calculate_E>
    }
    return pressure;
 8002928:	4b02      	ldr	r3, [pc, #8]	@ (8002934 <Barometer_getPressure_E+0x20>)
 800292a:	681b      	ldr	r3, [r3, #0]
}
 800292c:	4618      	mov	r0, r3
 800292e:	3708      	adds	r7, #8
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	200002e8 	.word	0x200002e8

08002938 <icm20948_init>:
static uint8_t* read_multiple_ak09916_reg(uint8_t reg, uint8_t len);


/* Main Functions */
void icm20948_init()
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
	while(!icm20948_who_am_i());
 800293c:	bf00      	nop
 800293e:	f000 f9df 	bl	8002d00 <icm20948_who_am_i>
 8002942:	4603      	mov	r3, r0
 8002944:	f083 0301 	eor.w	r3, r3, #1
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1f7      	bne.n	800293e <icm20948_init+0x6>

	icm20948_device_reset();
 800294e:	f000 f9fc 	bl	8002d4a <icm20948_device_reset>
	icm20948_wakeup();
 8002952:	f000 fa11 	bl	8002d78 <icm20948_wakeup>

	icm20948_clock_source(1);
 8002956:	2001      	movs	r0, #1
 8002958:	f000 faa3 	bl	8002ea2 <icm20948_clock_source>
	icm20948_odr_align_enable();
 800295c:	f000 faba 	bl	8002ed4 <icm20948_odr_align_enable>
	
	icm20948_spi_slave_enable();
 8002960:	f000 fa3e 	bl	8002de0 <icm20948_spi_slave_enable>
	
	icm20948_gyro_low_pass_filter(0);
 8002964:	2000      	movs	r0, #0
 8002966:	f000 fabe 	bl	8002ee6 <icm20948_gyro_low_pass_filter>
	icm20948_accel_low_pass_filter(0);
 800296a:	2000      	movs	r0, #0
 800296c:	f000 fad8 	bl	8002f20 <icm20948_accel_low_pass_filter>

	icm20948_gyro_sample_rate_divider(0);
 8002970:	2000      	movs	r0, #0
 8002972:	f000 faf2 	bl	8002f5a <icm20948_gyro_sample_rate_divider>
	icm20948_accel_sample_rate_divider(0);
 8002976:	2000      	movs	r0, #0
 8002978:	f000 fafe 	bl	8002f78 <icm20948_accel_sample_rate_divider>

	icm20948_gyro_calibration();
 800297c:	f000 fb2c 	bl	8002fd8 <icm20948_gyro_calibration>
	icm20948_accel_calibration();
 8002980:	f000 fbcc 	bl	800311c <icm20948_accel_calibration>

	icm20948_gyro_full_scale_select(_2000dps);
 8002984:	2003      	movs	r0, #3
 8002986:	f000 fcdd 	bl	8003344 <icm20948_gyro_full_scale_select>
	icm20948_accel_full_scale_select(_16g);
 800298a:	2003      	movs	r0, #3
 800298c:	f000 fd24 	bl	80033d8 <icm20948_accel_full_scale_select>
}
 8002990:	bf00      	nop
 8002992:	bd80      	pop	{r7, pc}

08002994 <ak09916_init>:

void ak09916_init()
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
	icm20948_i2c_master_reset();
 8002998:	f000 fa39 	bl	8002e0e <icm20948_i2c_master_reset>
	icm20948_i2c_master_enable();
 800299c:	f000 fa4e 	bl	8002e3c <icm20948_i2c_master_enable>
	icm20948_i2c_master_clk_frq(7);
 80029a0:	2007      	movs	r0, #7
 80029a2:	f000 fa65 	bl	8002e70 <icm20948_i2c_master_clk_frq>

	while(!ak09916_who_am_i());
 80029a6:	bf00      	nop
 80029a8:	f000 f9bd 	bl	8002d26 <ak09916_who_am_i>
 80029ac:	4603      	mov	r3, r0
 80029ae:	f083 0301 	eor.w	r3, r3, #1
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1f7      	bne.n	80029a8 <ak09916_init+0x14>

	ak09916_soft_reset();
 80029b8:	f000 f9d3 	bl	8002d62 <ak09916_soft_reset>
	ak09916_operation_mode_setting(continuous_measurement_100hz);
 80029bc:	2008      	movs	r0, #8
 80029be:	f000 faf9 	bl	8002fb4 <ak09916_operation_mode_setting>
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <icm20948_gyro_read>:

void icm20948_gyro_read(axises* data)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b084      	sub	sp, #16
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_GYRO_XOUT_H, 6);
 80029ce:	2206      	movs	r2, #6
 80029d0:	2133      	movs	r1, #51	@ 0x33
 80029d2:	2000      	movs	r0, #0
 80029d4:	f000 fdc8 	bl	8003568 <read_multiple_icm20948_reg>
 80029d8:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	021b      	lsls	r3, r3, #8
 80029e0:	b21a      	sxth	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	3301      	adds	r3, #1
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	b21b      	sxth	r3, r3
 80029ea:	4313      	orrs	r3, r2
 80029ec:	b21b      	sxth	r3, r3
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fe f96c 	bl	8000ccc <__aeabi_i2f>
 80029f4:	4602      	mov	r2, r0
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	3302      	adds	r3, #2
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	021b      	lsls	r3, r3, #8
 8002a02:	b21a      	sxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	3303      	adds	r3, #3
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	b21b      	sxth	r3, r3
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	b21b      	sxth	r3, r3
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7fe f95b 	bl	8000ccc <__aeabi_i2f>
 8002a16:	4602      	mov	r2, r0
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	3304      	adds	r3, #4
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	021b      	lsls	r3, r3, #8
 8002a24:	b21a      	sxth	r2, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	3305      	adds	r3, #5
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	b21b      	sxth	r3, r3
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	b21b      	sxth	r3, r3
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fe f94a 	bl	8000ccc <__aeabi_i2f>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	609a      	str	r2, [r3, #8]
}
 8002a3e:	bf00      	nop
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
	...

08002a48 <icm20948_accel_read>:

void icm20948_accel_read(axises* data)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 8002a50:	2206      	movs	r2, #6
 8002a52:	212d      	movs	r1, #45	@ 0x2d
 8002a54:	2000      	movs	r0, #0
 8002a56:	f000 fd87 	bl	8003568 <read_multiple_icm20948_reg>
 8002a5a:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	021b      	lsls	r3, r3, #8
 8002a62:	b21a      	sxth	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	3301      	adds	r3, #1
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	b21b      	sxth	r3, r3
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	b21b      	sxth	r3, r3
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7fe f92b 	bl	8000ccc <__aeabi_i2f>
 8002a76:	4602      	mov	r2, r0
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	3302      	adds	r3, #2
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	021b      	lsls	r3, r3, #8
 8002a84:	b21a      	sxth	r2, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	3303      	adds	r3, #3
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	b21b      	sxth	r3, r3
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	b21b      	sxth	r3, r3
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7fe f91a 	bl	8000ccc <__aeabi_i2f>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]) + accel_scale_factor; 
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	3304      	adds	r3, #4
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	021b      	lsls	r3, r3, #8
 8002aa6:	b21a      	sxth	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	3305      	adds	r3, #5
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	b21b      	sxth	r3, r3
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	b21b      	sxth	r3, r3
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7fe f909 	bl	8000ccc <__aeabi_i2f>
 8002aba:	4602      	mov	r2, r0
 8002abc:	4b06      	ldr	r3, [pc, #24]	@ (8002ad8 <icm20948_accel_read+0x90>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4610      	mov	r0, r2
 8002ac4:	f7fe f84e 	bl	8000b64 <__addsf3>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	461a      	mov	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	609a      	str	r2, [r3, #8]
	// Add scale factor because calibraiton function offset gravity acceleration.
}
 8002ad0:	bf00      	nop
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	200002f4 	.word	0x200002f4

08002adc <ak09916_mag_read>:

bool ak09916_mag_read(axises* data)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
	uint8_t* temp;
	uint8_t drdy, hofl;	// data ready, overflow

	drdy = read_single_ak09916_reg(MAG_ST1) & 0x01;
 8002ae4:	2010      	movs	r0, #16
 8002ae6:	f000 fd9b 	bl	8003620 <read_single_ak09916_reg>
 8002aea:	4603      	mov	r3, r0
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	75fb      	strb	r3, [r7, #23]
	if(!drdy)	return false;
 8002af2:	7dfb      	ldrb	r3, [r7, #23]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d101      	bne.n	8002afc <ak09916_mag_read+0x20>
 8002af8:	2300      	movs	r3, #0
 8002afa:	e043      	b.n	8002b84 <ak09916_mag_read+0xa8>

	temp = read_multiple_ak09916_reg(MAG_HXL, 6);
 8002afc:	2106      	movs	r1, #6
 8002afe:	2011      	movs	r0, #17
 8002b00:	f000 fdd1 	bl	80036a6 <read_multiple_ak09916_reg>
 8002b04:	6138      	str	r0, [r7, #16]

	hofl = read_single_ak09916_reg(MAG_ST2) & 0x08;
 8002b06:	2018      	movs	r0, #24
 8002b08:	f000 fd8a 	bl	8003620 <read_single_ak09916_reg>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	f003 0308 	and.w	r3, r3, #8
 8002b12:	73fb      	strb	r3, [r7, #15]
	if(hofl)	return false;
 8002b14:	7bfb      	ldrb	r3, [r7, #15]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <ak09916_mag_read+0x42>
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	e032      	b.n	8002b84 <ak09916_mag_read+0xa8>

	data->x = (int16_t)(temp[1] << 8 | temp[0]);
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	3301      	adds	r3, #1
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	021b      	lsls	r3, r3, #8
 8002b26:	b21a      	sxth	r2, r3
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	b21b      	sxth	r3, r3
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	b21b      	sxth	r3, r3
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7fe f8ca 	bl	8000ccc <__aeabi_i2f>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[3] << 8 | temp[2]);
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	3303      	adds	r3, #3
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	021b      	lsls	r3, r3, #8
 8002b46:	b21a      	sxth	r2, r3
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	3302      	adds	r3, #2
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	b21b      	sxth	r3, r3
 8002b50:	4313      	orrs	r3, r2
 8002b52:	b21b      	sxth	r3, r3
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7fe f8b9 	bl	8000ccc <__aeabi_i2f>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[5] << 8 | temp[4]);
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	3305      	adds	r3, #5
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	021b      	lsls	r3, r3, #8
 8002b68:	b21a      	sxth	r2, r3
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	b21b      	sxth	r3, r3
 8002b72:	4313      	orrs	r3, r2
 8002b74:	b21b      	sxth	r3, r3
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fe f8a8 	bl	8000ccc <__aeabi_i2f>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	609a      	str	r2, [r3, #8]

	return true;
 8002b82:	2301      	movs	r3, #1
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3718      	adds	r7, #24
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <icm20948_gyro_read_dps>:

void icm20948_gyro_read_dps(axises* data)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
	icm20948_gyro_read(data);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f7ff ff16 	bl	80029c6 <icm20948_gyro_read>

	data->x /= gyro_scale_factor;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a13      	ldr	r2, [pc, #76]	@ (8002bec <icm20948_gyro_read_dps+0x60>)
 8002ba0:	6812      	ldr	r2, [r2, #0]
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fe f999 	bl	8000edc <__aeabi_fdiv>
 8002baa:	4603      	mov	r3, r0
 8002bac:	461a      	mov	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	601a      	str	r2, [r3, #0]
	data->y /= gyro_scale_factor;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	4a0d      	ldr	r2, [pc, #52]	@ (8002bec <icm20948_gyro_read_dps+0x60>)
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	4611      	mov	r1, r2
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fe f98d 	bl	8000edc <__aeabi_fdiv>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	605a      	str	r2, [r3, #4]
	data->z /= gyro_scale_factor;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	4a07      	ldr	r2, [pc, #28]	@ (8002bec <icm20948_gyro_read_dps+0x60>)
 8002bd0:	6812      	ldr	r2, [r2, #0]
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7fe f981 	bl	8000edc <__aeabi_fdiv>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	461a      	mov	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	609a      	str	r2, [r3, #8]
}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	200002f0 	.word	0x200002f0

08002bf0 <icm20948_accel_read_g>:

void icm20948_accel_read_g(axises* data)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
	icm20948_accel_read(data);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f7ff ff25 	bl	8002a48 <icm20948_accel_read>

	data->x /= accel_scale_factor;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a13      	ldr	r2, [pc, #76]	@ (8002c50 <icm20948_accel_read_g+0x60>)
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	4611      	mov	r1, r2
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7fe f967 	bl	8000edc <__aeabi_fdiv>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	461a      	mov	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	601a      	str	r2, [r3, #0]
	data->y /= accel_scale_factor;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	4a0d      	ldr	r2, [pc, #52]	@ (8002c50 <icm20948_accel_read_g+0x60>)
 8002c1c:	6812      	ldr	r2, [r2, #0]
 8002c1e:	4611      	mov	r1, r2
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7fe f95b 	bl	8000edc <__aeabi_fdiv>
 8002c26:	4603      	mov	r3, r0
 8002c28:	461a      	mov	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	605a      	str	r2, [r3, #4]
	data->z /= accel_scale_factor;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	4a07      	ldr	r2, [pc, #28]	@ (8002c50 <icm20948_accel_read_g+0x60>)
 8002c34:	6812      	ldr	r2, [r2, #0]
 8002c36:	4611      	mov	r1, r2
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fe f94f 	bl	8000edc <__aeabi_fdiv>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	461a      	mov	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	609a      	str	r2, [r3, #8]
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	200002f4 	.word	0x200002f4
 8002c54:	00000000 	.word	0x00000000

08002c58 <ak09916_mag_read_uT>:

bool ak09916_mag_read_uT(axises* data)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
	axises temp;
	bool new_data = ak09916_mag_read(&temp);
 8002c60:	f107 0308 	add.w	r3, r7, #8
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff ff39 	bl	8002adc <ak09916_mag_read>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	75fb      	strb	r3, [r7, #23]
	if(!new_data)	return false;
 8002c6e:	7dfb      	ldrb	r3, [r7, #23]
 8002c70:	f083 0301 	eor.w	r3, r3, #1
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <ak09916_mag_read_uT+0x26>
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	e036      	b.n	8002cec <ak09916_mag_read_uT+0x94>

	data->x = (float)(temp.x * 0.15);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7fd fbe9 	bl	8000458 <__aeabi_f2d>
 8002c86:	a31c      	add	r3, pc, #112	@ (adr r3, 8002cf8 <ak09916_mag_read_uT+0xa0>)
 8002c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8c:	f7fd fc3c 	bl	8000508 <__aeabi_dmul>
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4610      	mov	r0, r2
 8002c96:	4619      	mov	r1, r3
 8002c98:	f7fd ff0e 	bl	8000ab8 <__aeabi_d2f>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	601a      	str	r2, [r3, #0]
	data->y = (float)(temp.y * 0.15);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7fd fbd7 	bl	8000458 <__aeabi_f2d>
 8002caa:	a313      	add	r3, pc, #76	@ (adr r3, 8002cf8 <ak09916_mag_read_uT+0xa0>)
 8002cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb0:	f7fd fc2a 	bl	8000508 <__aeabi_dmul>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	4610      	mov	r0, r2
 8002cba:	4619      	mov	r1, r3
 8002cbc:	f7fd fefc 	bl	8000ab8 <__aeabi_d2f>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	605a      	str	r2, [r3, #4]
	data->z = (float)(temp.z * 0.15);
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7fd fbc5 	bl	8000458 <__aeabi_f2d>
 8002cce:	a30a      	add	r3, pc, #40	@ (adr r3, 8002cf8 <ak09916_mag_read_uT+0xa0>)
 8002cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd4:	f7fd fc18 	bl	8000508 <__aeabi_dmul>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	460b      	mov	r3, r1
 8002cdc:	4610      	mov	r0, r2
 8002cde:	4619      	mov	r1, r3
 8002ce0:	f7fd feea 	bl	8000ab8 <__aeabi_d2f>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	609a      	str	r2, [r3, #8]

	return true;
 8002cea:	2301      	movs	r3, #1
}	
 8002cec:	4618      	mov	r0, r3
 8002cee:	3718      	adds	r7, #24
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	f3af 8000 	nop.w
 8002cf8:	33333333 	.word	0x33333333
 8002cfc:	3fc33333 	.word	0x3fc33333

08002d00 <icm20948_who_am_i>:


/* Sub Functions */
bool icm20948_who_am_i()
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
	uint8_t icm20948_id = read_single_icm20948_reg(ub_0, B0_WHO_AM_I);
 8002d06:	2100      	movs	r1, #0
 8002d08:	2000      	movs	r0, #0
 8002d0a:	f000 fbdd 	bl	80034c8 <read_single_icm20948_reg>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	71fb      	strb	r3, [r7, #7]

	if(icm20948_id == ICM20948_ID)
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	2bea      	cmp	r3, #234	@ 0xea
 8002d16:	d101      	bne.n	8002d1c <icm20948_who_am_i+0x1c>
		return true;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e000      	b.n	8002d1e <icm20948_who_am_i+0x1e>
	else
		return false;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <ak09916_who_am_i>:

bool ak09916_who_am_i()
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b082      	sub	sp, #8
 8002d2a:	af00      	add	r7, sp, #0
	uint8_t ak09916_id = read_single_ak09916_reg(MAG_WIA2);
 8002d2c:	2001      	movs	r0, #1
 8002d2e:	f000 fc77 	bl	8003620 <read_single_ak09916_reg>
 8002d32:	4603      	mov	r3, r0
 8002d34:	71fb      	strb	r3, [r7, #7]

	if(ak09916_id == AK09916_ID)
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	2b09      	cmp	r3, #9
 8002d3a:	d101      	bne.n	8002d40 <ak09916_who_am_i+0x1a>
		return true;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e000      	b.n	8002d42 <ak09916_who_am_i+0x1c>
	else
		return false;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <icm20948_device_reset>:

void icm20948_device_reset()
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, 0x80 | 0x41);
 8002d4e:	22c1      	movs	r2, #193	@ 0xc1
 8002d50:	2106      	movs	r1, #6
 8002d52:	2000      	movs	r0, #0
 8002d54:	f000 fbe4 	bl	8003520 <write_single_icm20948_reg>
	HAL_Delay(100);
 8002d58:	2064      	movs	r0, #100	@ 0x64
 8002d5a:	f001 fbc3 	bl	80044e4 <HAL_Delay>
}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <ak09916_soft_reset>:

void ak09916_soft_reset()
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	af00      	add	r7, sp, #0
	write_single_ak09916_reg(MAG_CNTL3, 0x01);
 8002d66:	2101      	movs	r1, #1
 8002d68:	2032      	movs	r0, #50	@ 0x32
 8002d6a:	f000 fc7a 	bl	8003662 <write_single_ak09916_reg>
	HAL_Delay(100);
 8002d6e:	2064      	movs	r0, #100	@ 0x64
 8002d70:	f001 fbb8 	bl	80044e4 <HAL_Delay>
}
 8002d74:	bf00      	nop
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <icm20948_wakeup>:

void icm20948_wakeup()
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8002d7e:	2106      	movs	r1, #6
 8002d80:	2000      	movs	r0, #0
 8002d82:	f000 fba1 	bl	80034c8 <read_single_icm20948_reg>
 8002d86:	4603      	mov	r3, r0
 8002d88:	71fb      	strb	r3, [r7, #7]
	new_val &= 0xBF;
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d90:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8002d92:	79fb      	ldrb	r3, [r7, #7]
 8002d94:	461a      	mov	r2, r3
 8002d96:	2106      	movs	r1, #6
 8002d98:	2000      	movs	r0, #0
 8002d9a:	f000 fbc1 	bl	8003520 <write_single_icm20948_reg>
	HAL_Delay(100);
 8002d9e:	2064      	movs	r0, #100	@ 0x64
 8002da0:	f001 fba0 	bl	80044e4 <HAL_Delay>
}
 8002da4:	bf00      	nop
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <icm20948_sleep>:

void icm20948_sleep()
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8002db2:	2106      	movs	r1, #6
 8002db4:	2000      	movs	r0, #0
 8002db6:	f000 fb87 	bl	80034c8 <read_single_icm20948_reg>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x40;
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002dc4:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8002dc6:	79fb      	ldrb	r3, [r7, #7]
 8002dc8:	461a      	mov	r2, r3
 8002dca:	2106      	movs	r1, #6
 8002dcc:	2000      	movs	r0, #0
 8002dce:	f000 fba7 	bl	8003520 <write_single_icm20948_reg>
	HAL_Delay(100);
 8002dd2:	2064      	movs	r0, #100	@ 0x64
 8002dd4:	f001 fb86 	bl	80044e4 <HAL_Delay>
}
 8002dd8:	bf00      	nop
 8002dda:	3708      	adds	r7, #8
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <icm20948_spi_slave_enable>:

void icm20948_spi_slave_enable()
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002de6:	2103      	movs	r1, #3
 8002de8:	2000      	movs	r0, #0
 8002dea:	f000 fb6d 	bl	80034c8 <read_single_icm20948_reg>
 8002dee:	4603      	mov	r3, r0
 8002df0:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x10;
 8002df2:	79fb      	ldrb	r3, [r7, #7]
 8002df4:	f043 0310 	orr.w	r3, r3, #16
 8002df8:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	2103      	movs	r1, #3
 8002e00:	2000      	movs	r0, #0
 8002e02:	f000 fb8d 	bl	8003520 <write_single_icm20948_reg>
}
 8002e06:	bf00      	nop
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <icm20948_i2c_master_reset>:

void icm20948_i2c_master_reset()
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b082      	sub	sp, #8
 8002e12:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002e14:	2103      	movs	r1, #3
 8002e16:	2000      	movs	r0, #0
 8002e18:	f000 fb56 	bl	80034c8 <read_single_icm20948_reg>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x02;
 8002e20:	79fb      	ldrb	r3, [r7, #7]
 8002e22:	f043 0302 	orr.w	r3, r3, #2
 8002e26:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002e28:	79fb      	ldrb	r3, [r7, #7]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	2103      	movs	r1, #3
 8002e2e:	2000      	movs	r0, #0
 8002e30:	f000 fb76 	bl	8003520 <write_single_icm20948_reg>
}
 8002e34:	bf00      	nop
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <icm20948_i2c_master_enable>:

void icm20948_i2c_master_enable()
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002e42:	2103      	movs	r1, #3
 8002e44:	2000      	movs	r0, #0
 8002e46:	f000 fb3f 	bl	80034c8 <read_single_icm20948_reg>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x20;
 8002e4e:	79fb      	ldrb	r3, [r7, #7]
 8002e50:	f043 0320 	orr.w	r3, r3, #32
 8002e54:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002e56:	79fb      	ldrb	r3, [r7, #7]
 8002e58:	461a      	mov	r2, r3
 8002e5a:	2103      	movs	r1, #3
 8002e5c:	2000      	movs	r0, #0
 8002e5e:	f000 fb5f 	bl	8003520 <write_single_icm20948_reg>
	HAL_Delay(100);
 8002e62:	2064      	movs	r0, #100	@ 0x64
 8002e64:	f001 fb3e 	bl	80044e4 <HAL_Delay>
}
 8002e68:	bf00      	nop
 8002e6a:	3708      	adds	r7, #8
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <icm20948_i2c_master_clk_frq>:

void icm20948_i2c_master_clk_frq(uint8_t config)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	4603      	mov	r3, r0
 8002e78:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL);
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	2030      	movs	r0, #48	@ 0x30
 8002e7e:	f000 fb23 	bl	80034c8 <read_single_icm20948_reg>
 8002e82:	4603      	mov	r3, r0
 8002e84:	73fb      	strb	r3, [r7, #15]
	new_val |= config;
 8002e86:	7bfa      	ldrb	r2, [r7, #15]
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL, new_val);	
 8002e8e:	7bfb      	ldrb	r3, [r7, #15]
 8002e90:	461a      	mov	r2, r3
 8002e92:	2101      	movs	r1, #1
 8002e94:	2030      	movs	r0, #48	@ 0x30
 8002e96:	f000 fb43 	bl	8003520 <write_single_icm20948_reg>
}
 8002e9a:	bf00      	nop
 8002e9c:	3710      	adds	r7, #16
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <icm20948_clock_source>:

void icm20948_clock_source(uint8_t source)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b084      	sub	sp, #16
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8002eac:	2106      	movs	r1, #6
 8002eae:	2000      	movs	r0, #0
 8002eb0:	f000 fb0a 	bl	80034c8 <read_single_icm20948_reg>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	73fb      	strb	r3, [r7, #15]
	new_val |= source;
 8002eb8:	7bfa      	ldrb	r2, [r7, #15]
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	2106      	movs	r1, #6
 8002ec6:	2000      	movs	r0, #0
 8002ec8:	f000 fb2a 	bl	8003520 <write_single_icm20948_reg>
}
 8002ecc:	bf00      	nop
 8002ece:	3710      	adds	r7, #16
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <icm20948_odr_align_enable>:

void icm20948_odr_align_enable()
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_2, B2_ODR_ALIGN_EN, 0x01);
 8002ed8:	2201      	movs	r2, #1
 8002eda:	2109      	movs	r1, #9
 8002edc:	2020      	movs	r0, #32
 8002ede:	f000 fb1f 	bl	8003520 <write_single_icm20948_reg>
}
 8002ee2:	bf00      	nop
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <icm20948_gyro_low_pass_filter>:

void icm20948_gyro_low_pass_filter(uint8_t config)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b084      	sub	sp, #16
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	4603      	mov	r3, r0
 8002eee:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	2020      	movs	r0, #32
 8002ef4:	f000 fae8 	bl	80034c8 <read_single_icm20948_reg>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8002efc:	79fb      	ldrb	r3, [r7, #7]
 8002efe:	00db      	lsls	r3, r3, #3
 8002f00:	b25a      	sxtb	r2, r3
 8002f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	b25b      	sxtb	r3, r3
 8002f0a:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002f0c:	7bfb      	ldrb	r3, [r7, #15]
 8002f0e:	461a      	mov	r2, r3
 8002f10:	2101      	movs	r1, #1
 8002f12:	2020      	movs	r0, #32
 8002f14:	f000 fb04 	bl	8003520 <write_single_icm20948_reg>
}
 8002f18:	bf00      	nop
 8002f1a:	3710      	adds	r7, #16
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <icm20948_accel_low_pass_filter>:

void icm20948_accel_low_pass_filter(uint8_t config)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	4603      	mov	r3, r0
 8002f28:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8002f2a:	2114      	movs	r1, #20
 8002f2c:	2020      	movs	r0, #32
 8002f2e:	f000 facb 	bl	80034c8 <read_single_icm20948_reg>
 8002f32:	4603      	mov	r3, r0
 8002f34:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8002f36:	79fb      	ldrb	r3, [r7, #7]
 8002f38:	00db      	lsls	r3, r3, #3
 8002f3a:	b25a      	sxtb	r2, r3
 8002f3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	b25b      	sxtb	r3, r3
 8002f44:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	461a      	mov	r2, r3
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	2020      	movs	r0, #32
 8002f4e:	f000 fae7 	bl	8003520 <write_single_icm20948_reg>
}
 8002f52:	bf00      	nop
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <icm20948_gyro_sample_rate_divider>:

void icm20948_gyro_sample_rate_divider(uint8_t divider)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b082      	sub	sp, #8
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	4603      	mov	r3, r0
 8002f62:	71fb      	strb	r3, [r7, #7]
	write_single_icm20948_reg(ub_2, B2_GYRO_SMPLRT_DIV, divider);
 8002f64:	79fb      	ldrb	r3, [r7, #7]
 8002f66:	461a      	mov	r2, r3
 8002f68:	2100      	movs	r1, #0
 8002f6a:	2020      	movs	r0, #32
 8002f6c:	f000 fad8 	bl	8003520 <write_single_icm20948_reg>
}
 8002f70:	bf00      	nop
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <icm20948_accel_sample_rate_divider>:

void icm20948_accel_sample_rate_divider(uint16_t divider)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	4603      	mov	r3, r0
 8002f80:	80fb      	strh	r3, [r7, #6]
	uint8_t divider_1 = (uint8_t)(divider >> 8);
 8002f82:	88fb      	ldrh	r3, [r7, #6]
 8002f84:	0a1b      	lsrs	r3, r3, #8
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	73fb      	strb	r3, [r7, #15]
	uint8_t divider_2 = (uint8_t)(0x0F & divider);
 8002f8a:	88fb      	ldrh	r3, [r7, #6]
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	f003 030f 	and.w	r3, r3, #15
 8002f92:	73bb      	strb	r3, [r7, #14]

	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_1, divider_1);
 8002f94:	7bfb      	ldrb	r3, [r7, #15]
 8002f96:	461a      	mov	r2, r3
 8002f98:	2110      	movs	r1, #16
 8002f9a:	2020      	movs	r0, #32
 8002f9c:	f000 fac0 	bl	8003520 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_2, divider_2);
 8002fa0:	7bbb      	ldrb	r3, [r7, #14]
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	2111      	movs	r1, #17
 8002fa6:	2020      	movs	r0, #32
 8002fa8:	f000 faba 	bl	8003520 <write_single_icm20948_reg>
}
 8002fac:	bf00      	nop
 8002fae:	3710      	adds	r7, #16
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <ak09916_operation_mode_setting>:

void ak09916_operation_mode_setting(operation_mode mode)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	4603      	mov	r3, r0
 8002fbc:	71fb      	strb	r3, [r7, #7]
	write_single_ak09916_reg(MAG_CNTL2, mode);
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	2031      	movs	r0, #49	@ 0x31
 8002fc4:	f000 fb4d 	bl	8003662 <write_single_ak09916_reg>
	HAL_Delay(100);
 8002fc8:	2064      	movs	r0, #100	@ 0x64
 8002fca:	f001 fa8b 	bl	80044e4 <HAL_Delay>
}
 8002fce:	bf00      	nop
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
	...

08002fd8 <icm20948_gyro_calibration>:

void icm20948_gyro_calibration()
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b08a      	sub	sp, #40	@ 0x28
 8002fdc:	af00      	add	r7, sp, #0
	axises temp;
	int32_t gyro_bias[3] = {0};
 8002fde:	f107 030c 	add.w	r3, r7, #12
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	601a      	str	r2, [r3, #0]
 8002fe6:	605a      	str	r2, [r3, #4]
 8002fe8:	609a      	str	r2, [r3, #8]
	uint8_t gyro_offset[6] = {0};
 8002fea:	2300      	movs	r3, #0
 8002fec:	607b      	str	r3, [r7, #4]
 8002fee:	2300      	movs	r3, #0
 8002ff0:	813b      	strh	r3, [r7, #8]

	for(int i = 0; i < 100; i++)
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ff6:	e037      	b.n	8003068 <icm20948_gyro_calibration+0x90>
	{
		icm20948_gyro_read(&temp);
 8002ff8:	f107 0318 	add.w	r3, r7, #24
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff fce2 	bl	80029c6 <icm20948_gyro_read>
		gyro_bias[0] += temp.x;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	4618      	mov	r0, r3
 8003006:	f7fd fe61 	bl	8000ccc <__aeabi_i2f>
 800300a:	4602      	mov	r2, r0
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	4619      	mov	r1, r3
 8003010:	4610      	mov	r0, r2
 8003012:	f7fd fda7 	bl	8000b64 <__addsf3>
 8003016:	4603      	mov	r3, r0
 8003018:	4618      	mov	r0, r3
 800301a:	f7fe f871 	bl	8001100 <__aeabi_f2iz>
 800301e:	4603      	mov	r3, r0
 8003020:	60fb      	str	r3, [r7, #12]
		gyro_bias[1] += temp.y;
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	4618      	mov	r0, r3
 8003026:	f7fd fe51 	bl	8000ccc <__aeabi_i2f>
 800302a:	4602      	mov	r2, r0
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	4619      	mov	r1, r3
 8003030:	4610      	mov	r0, r2
 8003032:	f7fd fd97 	bl	8000b64 <__addsf3>
 8003036:	4603      	mov	r3, r0
 8003038:	4618      	mov	r0, r3
 800303a:	f7fe f861 	bl	8001100 <__aeabi_f2iz>
 800303e:	4603      	mov	r3, r0
 8003040:	613b      	str	r3, [r7, #16]
		gyro_bias[2] += temp.z;
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	4618      	mov	r0, r3
 8003046:	f7fd fe41 	bl	8000ccc <__aeabi_i2f>
 800304a:	4602      	mov	r2, r0
 800304c:	6a3b      	ldr	r3, [r7, #32]
 800304e:	4619      	mov	r1, r3
 8003050:	4610      	mov	r0, r2
 8003052:	f7fd fd87 	bl	8000b64 <__addsf3>
 8003056:	4603      	mov	r3, r0
 8003058:	4618      	mov	r0, r3
 800305a:	f7fe f851 	bl	8001100 <__aeabi_f2iz>
 800305e:	4603      	mov	r3, r0
 8003060:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < 100; i++)
 8003062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003064:	3301      	adds	r3, #1
 8003066:	627b      	str	r3, [r7, #36]	@ 0x24
 8003068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306a:	2b63      	cmp	r3, #99	@ 0x63
 800306c:	ddc4      	ble.n	8002ff8 <icm20948_gyro_calibration+0x20>
	}

	gyro_bias[0] /= 100;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	4a29      	ldr	r2, [pc, #164]	@ (8003118 <icm20948_gyro_calibration+0x140>)
 8003072:	fb82 1203 	smull	r1, r2, r2, r3
 8003076:	1152      	asrs	r2, r2, #5
 8003078:	17db      	asrs	r3, r3, #31
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	60fb      	str	r3, [r7, #12]
	gyro_bias[1] /= 100;
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	4a25      	ldr	r2, [pc, #148]	@ (8003118 <icm20948_gyro_calibration+0x140>)
 8003082:	fb82 1203 	smull	r1, r2, r2, r3
 8003086:	1152      	asrs	r2, r2, #5
 8003088:	17db      	asrs	r3, r3, #31
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	613b      	str	r3, [r7, #16]
	gyro_bias[2] /= 100;
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	4a21      	ldr	r2, [pc, #132]	@ (8003118 <icm20948_gyro_calibration+0x140>)
 8003092:	fb82 1203 	smull	r1, r2, r2, r3
 8003096:	1152      	asrs	r2, r2, #5
 8003098:	17db      	asrs	r3, r3, #31
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	617b      	str	r3, [r7, #20]

	// Construct the gyro biases for push to the hardware gyro bias registers,
	// which are reset to zero upon device startup.
	// Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format.
	// Biases are additive, so change sign on calculated average gyro biases
	gyro_offset[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF; 
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	425b      	negs	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	da00      	bge.n	80030a8 <icm20948_gyro_calibration+0xd0>
 80030a6:	3303      	adds	r3, #3
 80030a8:	109b      	asrs	r3, r3, #2
 80030aa:	121b      	asrs	r3, r3, #8
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	713b      	strb	r3, [r7, #4]
	gyro_offset[1] = (-gyro_bias[0] / 4)       & 0xFF; 
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	425b      	negs	r3, r3
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	da00      	bge.n	80030ba <icm20948_gyro_calibration+0xe2>
 80030b8:	3303      	adds	r3, #3
 80030ba:	109b      	asrs	r3, r3, #2
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	717b      	strb	r3, [r7, #5]
	gyro_offset[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	425b      	negs	r3, r3
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	da00      	bge.n	80030ca <icm20948_gyro_calibration+0xf2>
 80030c8:	3303      	adds	r3, #3
 80030ca:	109b      	asrs	r3, r3, #2
 80030cc:	121b      	asrs	r3, r3, #8
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	71bb      	strb	r3, [r7, #6]
	gyro_offset[3] = (-gyro_bias[1] / 4)       & 0xFF;
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	425b      	negs	r3, r3
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	da00      	bge.n	80030dc <icm20948_gyro_calibration+0x104>
 80030da:	3303      	adds	r3, #3
 80030dc:	109b      	asrs	r3, r3, #2
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	71fb      	strb	r3, [r7, #7]
	gyro_offset[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	425b      	negs	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	da00      	bge.n	80030ec <icm20948_gyro_calibration+0x114>
 80030ea:	3303      	adds	r3, #3
 80030ec:	109b      	asrs	r3, r3, #2
 80030ee:	121b      	asrs	r3, r3, #8
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	723b      	strb	r3, [r7, #8]
	gyro_offset[5] = (-gyro_bias[2] / 4)       & 0xFF;
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	425b      	negs	r3, r3
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	da00      	bge.n	80030fe <icm20948_gyro_calibration+0x126>
 80030fc:	3303      	adds	r3, #3
 80030fe:	109b      	asrs	r3, r3, #2
 8003100:	b2db      	uxtb	r3, r3
 8003102:	727b      	strb	r3, [r7, #9]
	
	write_multiple_icm20948_reg(ub_2, B2_XG_OFFS_USRH, gyro_offset, 6);
 8003104:	1d3a      	adds	r2, r7, #4
 8003106:	2306      	movs	r3, #6
 8003108:	2103      	movs	r1, #3
 800310a:	2020      	movs	r0, #32
 800310c:	f000 fa5c 	bl	80035c8 <write_multiple_icm20948_reg>
}
 8003110:	bf00      	nop
 8003112:	3728      	adds	r7, #40	@ 0x28
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	51eb851f 	.word	0x51eb851f

0800311c <icm20948_accel_calibration>:

void icm20948_accel_calibration()
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b090      	sub	sp, #64	@ 0x40
 8003120:	af00      	add	r7, sp, #0
	axises temp;
	uint8_t* temp2;
	uint8_t* temp3;
	uint8_t* temp4;
	
	int32_t accel_bias[3] = {0};
 8003122:	f107 0318 	add.w	r3, r7, #24
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	605a      	str	r2, [r3, #4]
 800312c:	609a      	str	r2, [r3, #8]
	int32_t accel_bias_reg[3] = {0};
 800312e:	f107 030c 	add.w	r3, r7, #12
 8003132:	2200      	movs	r2, #0
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	605a      	str	r2, [r3, #4]
 8003138:	609a      	str	r2, [r3, #8]
	uint8_t accel_offset[6] = {0};
 800313a:	2300      	movs	r3, #0
 800313c:	607b      	str	r3, [r7, #4]
 800313e:	2300      	movs	r3, #0
 8003140:	813b      	strh	r3, [r7, #8]

	for(int i = 0; i < 100; i++)
 8003142:	2300      	movs	r3, #0
 8003144:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003146:	e037      	b.n	80031b8 <icm20948_accel_calibration+0x9c>
	{
		icm20948_accel_read(&temp);
 8003148:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800314c:	4618      	mov	r0, r3
 800314e:	f7ff fc7b 	bl	8002a48 <icm20948_accel_read>
		accel_bias[0] += temp.x;
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	4618      	mov	r0, r3
 8003156:	f7fd fdb9 	bl	8000ccc <__aeabi_i2f>
 800315a:	4602      	mov	r2, r0
 800315c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315e:	4619      	mov	r1, r3
 8003160:	4610      	mov	r0, r2
 8003162:	f7fd fcff 	bl	8000b64 <__addsf3>
 8003166:	4603      	mov	r3, r0
 8003168:	4618      	mov	r0, r3
 800316a:	f7fd ffc9 	bl	8001100 <__aeabi_f2iz>
 800316e:	4603      	mov	r3, r0
 8003170:	61bb      	str	r3, [r7, #24]
		accel_bias[1] += temp.y;
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	4618      	mov	r0, r3
 8003176:	f7fd fda9 	bl	8000ccc <__aeabi_i2f>
 800317a:	4602      	mov	r2, r0
 800317c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800317e:	4619      	mov	r1, r3
 8003180:	4610      	mov	r0, r2
 8003182:	f7fd fcef 	bl	8000b64 <__addsf3>
 8003186:	4603      	mov	r3, r0
 8003188:	4618      	mov	r0, r3
 800318a:	f7fd ffb9 	bl	8001100 <__aeabi_f2iz>
 800318e:	4603      	mov	r3, r0
 8003190:	61fb      	str	r3, [r7, #28]
		accel_bias[2] += temp.z;
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	4618      	mov	r0, r3
 8003196:	f7fd fd99 	bl	8000ccc <__aeabi_i2f>
 800319a:	4602      	mov	r2, r0
 800319c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800319e:	4619      	mov	r1, r3
 80031a0:	4610      	mov	r0, r2
 80031a2:	f7fd fcdf 	bl	8000b64 <__addsf3>
 80031a6:	4603      	mov	r3, r0
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7fd ffa9 	bl	8001100 <__aeabi_f2iz>
 80031ae:	4603      	mov	r3, r0
 80031b0:	623b      	str	r3, [r7, #32]
	for(int i = 0; i < 100; i++)
 80031b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031b4:	3301      	adds	r3, #1
 80031b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031ba:	2b63      	cmp	r3, #99	@ 0x63
 80031bc:	ddc4      	ble.n	8003148 <icm20948_accel_calibration+0x2c>
	}

	accel_bias[0] /= 100;
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	4a5e      	ldr	r2, [pc, #376]	@ (800333c <icm20948_accel_calibration+0x220>)
 80031c2:	fb82 1203 	smull	r1, r2, r2, r3
 80031c6:	1152      	asrs	r2, r2, #5
 80031c8:	17db      	asrs	r3, r3, #31
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	61bb      	str	r3, [r7, #24]
	accel_bias[1] /= 100;
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	4a5a      	ldr	r2, [pc, #360]	@ (800333c <icm20948_accel_calibration+0x220>)
 80031d2:	fb82 1203 	smull	r1, r2, r2, r3
 80031d6:	1152      	asrs	r2, r2, #5
 80031d8:	17db      	asrs	r3, r3, #31
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	61fb      	str	r3, [r7, #28]
	accel_bias[2] /= 100;
 80031de:	6a3b      	ldr	r3, [r7, #32]
 80031e0:	4a56      	ldr	r2, [pc, #344]	@ (800333c <icm20948_accel_calibration+0x220>)
 80031e2:	fb82 1203 	smull	r1, r2, r2, r3
 80031e6:	1152      	asrs	r2, r2, #5
 80031e8:	17db      	asrs	r3, r3, #31
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	623b      	str	r3, [r7, #32]

	uint8_t mask_bit[3] = {0, 0, 0};
 80031ee:	4a54      	ldr	r2, [pc, #336]	@ (8003340 <icm20948_accel_calibration+0x224>)
 80031f0:	463b      	mov	r3, r7
 80031f2:	6812      	ldr	r2, [r2, #0]
 80031f4:	4611      	mov	r1, r2
 80031f6:	8019      	strh	r1, [r3, #0]
 80031f8:	3302      	adds	r3, #2
 80031fa:	0c12      	lsrs	r2, r2, #16
 80031fc:	701a      	strb	r2, [r3, #0]

	temp2 = read_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, 2);
 80031fe:	2202      	movs	r2, #2
 8003200:	2114      	movs	r1, #20
 8003202:	2010      	movs	r0, #16
 8003204:	f000 f9b0 	bl	8003568 <read_multiple_icm20948_reg>
 8003208:	63b8      	str	r0, [r7, #56]	@ 0x38
	accel_bias_reg[0] = (int32_t)(temp2[0] << 8 | temp2[1]);
 800320a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	021b      	lsls	r3, r3, #8
 8003210:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003212:	3201      	adds	r2, #1
 8003214:	7812      	ldrb	r2, [r2, #0]
 8003216:	4313      	orrs	r3, r2
 8003218:	60fb      	str	r3, [r7, #12]
	mask_bit[0] = temp2[1] & 0x01;
 800321a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800321c:	3301      	adds	r3, #1
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	b2db      	uxtb	r3, r3
 8003226:	703b      	strb	r3, [r7, #0]

	temp3 = read_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, 2);
 8003228:	2202      	movs	r2, #2
 800322a:	2117      	movs	r1, #23
 800322c:	2010      	movs	r0, #16
 800322e:	f000 f99b 	bl	8003568 <read_multiple_icm20948_reg>
 8003232:	6378      	str	r0, [r7, #52]	@ 0x34
	accel_bias_reg[1] = (int32_t)(temp3[0] << 8 | temp3[1]);
 8003234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	021b      	lsls	r3, r3, #8
 800323a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800323c:	3201      	adds	r2, #1
 800323e:	7812      	ldrb	r2, [r2, #0]
 8003240:	4313      	orrs	r3, r2
 8003242:	613b      	str	r3, [r7, #16]
	mask_bit[1] = temp3[1] & 0x01;
 8003244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003246:	3301      	adds	r3, #1
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	b2db      	uxtb	r3, r3
 8003250:	707b      	strb	r3, [r7, #1]

	temp4 = read_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, 2);
 8003252:	2202      	movs	r2, #2
 8003254:	211a      	movs	r1, #26
 8003256:	2010      	movs	r0, #16
 8003258:	f000 f986 	bl	8003568 <read_multiple_icm20948_reg>
 800325c:	6338      	str	r0, [r7, #48]	@ 0x30
	accel_bias_reg[2] = (int32_t)(temp4[0] << 8 | temp4[1]);
 800325e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	021b      	lsls	r3, r3, #8
 8003264:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003266:	3201      	adds	r2, #1
 8003268:	7812      	ldrb	r2, [r2, #0]
 800326a:	4313      	orrs	r3, r2
 800326c:	617b      	str	r3, [r7, #20]
	mask_bit[2] = temp4[1] & 0x01;
 800326e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003270:	3301      	adds	r3, #1
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	b2db      	uxtb	r3, r3
 800327a:	70bb      	strb	r3, [r7, #2]

	accel_bias_reg[0] -= (accel_bias[0] / 8);
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	2b00      	cmp	r3, #0
 8003282:	da00      	bge.n	8003286 <icm20948_accel_calibration+0x16a>
 8003284:	3307      	adds	r3, #7
 8003286:	10db      	asrs	r3, r3, #3
 8003288:	425b      	negs	r3, r3
 800328a:	4413      	add	r3, r2
 800328c:	60fb      	str	r3, [r7, #12]
	accel_bias_reg[1] -= (accel_bias[1] / 8);
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	2b00      	cmp	r3, #0
 8003294:	da00      	bge.n	8003298 <icm20948_accel_calibration+0x17c>
 8003296:	3307      	adds	r3, #7
 8003298:	10db      	asrs	r3, r3, #3
 800329a:	425b      	negs	r3, r3
 800329c:	4413      	add	r3, r2
 800329e:	613b      	str	r3, [r7, #16]
	accel_bias_reg[2] -= (accel_bias[2] / 8);
 80032a0:	697a      	ldr	r2, [r7, #20]
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	da00      	bge.n	80032aa <icm20948_accel_calibration+0x18e>
 80032a8:	3307      	adds	r3, #7
 80032aa:	10db      	asrs	r3, r3, #3
 80032ac:	425b      	negs	r3, r3
 80032ae:	4413      	add	r3, r2
 80032b0:	617b      	str	r3, [r7, #20]

	accel_offset[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	121b      	asrs	r3, r3, #8
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	713b      	strb	r3, [r7, #4]
  	accel_offset[1] = (accel_bias_reg[0])      & 0xFE;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	f023 0301 	bic.w	r3, r3, #1
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	717b      	strb	r3, [r7, #5]
	accel_offset[1] = accel_offset[1] | mask_bit[0];
 80032c6:	797a      	ldrb	r2, [r7, #5]
 80032c8:	783b      	ldrb	r3, [r7, #0]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	717b      	strb	r3, [r7, #5]

	accel_offset[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	121b      	asrs	r3, r3, #8
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	71bb      	strb	r3, [r7, #6]
  	accel_offset[3] = (accel_bias_reg[1])      & 0xFE;
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	f023 0301 	bic.w	r3, r3, #1
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	71fb      	strb	r3, [r7, #7]
	accel_offset[3] = accel_offset[3] | mask_bit[1];
 80032e4:	79fa      	ldrb	r2, [r7, #7]
 80032e6:	787b      	ldrb	r3, [r7, #1]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	71fb      	strb	r3, [r7, #7]

	accel_offset[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	121b      	asrs	r3, r3, #8
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	723b      	strb	r3, [r7, #8]
	accel_offset[5] = (accel_bias_reg[2])      & 0xFE;
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	f023 0301 	bic.w	r3, r3, #1
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	727b      	strb	r3, [r7, #9]
	accel_offset[5] = accel_offset[5] | mask_bit[2];
 8003302:	7a7a      	ldrb	r2, [r7, #9]
 8003304:	78bb      	ldrb	r3, [r7, #2]
 8003306:	4313      	orrs	r3, r2
 8003308:	b2db      	uxtb	r3, r3
 800330a:	727b      	strb	r3, [r7, #9]
	
	write_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, &accel_offset[0], 2);
 800330c:	1d3a      	adds	r2, r7, #4
 800330e:	2302      	movs	r3, #2
 8003310:	2114      	movs	r1, #20
 8003312:	2010      	movs	r0, #16
 8003314:	f000 f958 	bl	80035c8 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, &accel_offset[2], 2);
 8003318:	1d3b      	adds	r3, r7, #4
 800331a:	1c9a      	adds	r2, r3, #2
 800331c:	2302      	movs	r3, #2
 800331e:	2117      	movs	r1, #23
 8003320:	2010      	movs	r0, #16
 8003322:	f000 f951 	bl	80035c8 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, &accel_offset[4], 2);
 8003326:	1d3b      	adds	r3, r7, #4
 8003328:	1d1a      	adds	r2, r3, #4
 800332a:	2302      	movs	r3, #2
 800332c:	211a      	movs	r1, #26
 800332e:	2010      	movs	r0, #16
 8003330:	f000 f94a 	bl	80035c8 <write_multiple_icm20948_reg>
}
 8003334:	bf00      	nop
 8003336:	3740      	adds	r7, #64	@ 0x40
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	51eb851f 	.word	0x51eb851f
 8003340:	0800a168 	.word	0x0800a168

08003344 <icm20948_gyro_full_scale_select>:

void icm20948_gyro_full_scale_select(gyro_full_scale full_scale)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	4603      	mov	r3, r0
 800334c:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 800334e:	2101      	movs	r1, #1
 8003350:	2020      	movs	r0, #32
 8003352:	f000 f8b9 	bl	80034c8 <read_single_icm20948_reg>
 8003356:	4603      	mov	r3, r0
 8003358:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 800335a:	79fb      	ldrb	r3, [r7, #7]
 800335c:	2b03      	cmp	r3, #3
 800335e:	d827      	bhi.n	80033b0 <icm20948_gyro_full_scale_select+0x6c>
 8003360:	a201      	add	r2, pc, #4	@ (adr r2, 8003368 <icm20948_gyro_full_scale_select+0x24>)
 8003362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003366:	bf00      	nop
 8003368:	08003379 	.word	0x08003379
 800336c:	08003381 	.word	0x08003381
 8003370:	08003391 	.word	0x08003391
 8003374:	080033a1 	.word	0x080033a1
	{
		case _250dps :
			new_val |= 0x00;
			gyro_scale_factor = 131.0;
 8003378:	4b12      	ldr	r3, [pc, #72]	@ (80033c4 <icm20948_gyro_full_scale_select+0x80>)
 800337a:	4a13      	ldr	r2, [pc, #76]	@ (80033c8 <icm20948_gyro_full_scale_select+0x84>)
 800337c:	601a      	str	r2, [r3, #0]
			break;
 800337e:	e017      	b.n	80033b0 <icm20948_gyro_full_scale_select+0x6c>
		case _500dps :
			new_val |= 0x02;
 8003380:	7bfb      	ldrb	r3, [r7, #15]
 8003382:	f043 0302 	orr.w	r3, r3, #2
 8003386:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 65.5;
 8003388:	4b0e      	ldr	r3, [pc, #56]	@ (80033c4 <icm20948_gyro_full_scale_select+0x80>)
 800338a:	4a10      	ldr	r2, [pc, #64]	@ (80033cc <icm20948_gyro_full_scale_select+0x88>)
 800338c:	601a      	str	r2, [r3, #0]
			break;
 800338e:	e00f      	b.n	80033b0 <icm20948_gyro_full_scale_select+0x6c>
		case _1000dps :
			new_val |= 0x04;
 8003390:	7bfb      	ldrb	r3, [r7, #15]
 8003392:	f043 0304 	orr.w	r3, r3, #4
 8003396:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 32.8;
 8003398:	4b0a      	ldr	r3, [pc, #40]	@ (80033c4 <icm20948_gyro_full_scale_select+0x80>)
 800339a:	4a0d      	ldr	r2, [pc, #52]	@ (80033d0 <icm20948_gyro_full_scale_select+0x8c>)
 800339c:	601a      	str	r2, [r3, #0]
			break;
 800339e:	e007      	b.n	80033b0 <icm20948_gyro_full_scale_select+0x6c>
		case _2000dps :
			new_val |= 0x06;
 80033a0:	7bfb      	ldrb	r3, [r7, #15]
 80033a2:	f043 0306 	orr.w	r3, r3, #6
 80033a6:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 16.4;
 80033a8:	4b06      	ldr	r3, [pc, #24]	@ (80033c4 <icm20948_gyro_full_scale_select+0x80>)
 80033aa:	4a0a      	ldr	r2, [pc, #40]	@ (80033d4 <icm20948_gyro_full_scale_select+0x90>)
 80033ac:	601a      	str	r2, [r3, #0]
			break;
 80033ae:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
 80033b2:	461a      	mov	r2, r3
 80033b4:	2101      	movs	r1, #1
 80033b6:	2020      	movs	r0, #32
 80033b8:	f000 f8b2 	bl	8003520 <write_single_icm20948_reg>
}
 80033bc:	bf00      	nop
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	200002f0 	.word	0x200002f0
 80033c8:	43030000 	.word	0x43030000
 80033cc:	42830000 	.word	0x42830000
 80033d0:	42033333 	.word	0x42033333
 80033d4:	41833333 	.word	0x41833333

080033d8 <icm20948_accel_full_scale_select>:

void icm20948_accel_full_scale_select(accel_full_scale full_scale)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 80033e2:	2114      	movs	r1, #20
 80033e4:	2020      	movs	r0, #32
 80033e6:	f000 f86f 	bl	80034c8 <read_single_icm20948_reg>
 80033ea:	4603      	mov	r3, r0
 80033ec:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 80033ee:	79fb      	ldrb	r3, [r7, #7]
 80033f0:	2b03      	cmp	r3, #3
 80033f2:	d82b      	bhi.n	800344c <icm20948_accel_full_scale_select+0x74>
 80033f4:	a201      	add	r2, pc, #4	@ (adr r2, 80033fc <icm20948_accel_full_scale_select+0x24>)
 80033f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fa:	bf00      	nop
 80033fc:	0800340d 	.word	0x0800340d
 8003400:	08003417 	.word	0x08003417
 8003404:	08003429 	.word	0x08003429
 8003408:	0800343b 	.word	0x0800343b
	{
		case _2g :
			new_val |= 0x00;
			accel_scale_factor = 16384;
 800340c:	4b14      	ldr	r3, [pc, #80]	@ (8003460 <icm20948_accel_full_scale_select+0x88>)
 800340e:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 8003412:	601a      	str	r2, [r3, #0]
			break;
 8003414:	e01a      	b.n	800344c <icm20948_accel_full_scale_select+0x74>
		case _4g :
			new_val |= 0x02;
 8003416:	7bfb      	ldrb	r3, [r7, #15]
 8003418:	f043 0302 	orr.w	r3, r3, #2
 800341c:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 8192;
 800341e:	4b10      	ldr	r3, [pc, #64]	@ (8003460 <icm20948_accel_full_scale_select+0x88>)
 8003420:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 8003424:	601a      	str	r2, [r3, #0]
			break;
 8003426:	e011      	b.n	800344c <icm20948_accel_full_scale_select+0x74>
		case _8g :
			new_val |= 0x04;
 8003428:	7bfb      	ldrb	r3, [r7, #15]
 800342a:	f043 0304 	orr.w	r3, r3, #4
 800342e:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 4096;
 8003430:	4b0b      	ldr	r3, [pc, #44]	@ (8003460 <icm20948_accel_full_scale_select+0x88>)
 8003432:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 8003436:	601a      	str	r2, [r3, #0]
			break;
 8003438:	e008      	b.n	800344c <icm20948_accel_full_scale_select+0x74>
		case _16g :
			new_val |= 0x06;
 800343a:	7bfb      	ldrb	r3, [r7, #15]
 800343c:	f043 0306 	orr.w	r3, r3, #6
 8003440:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 2048;
 8003442:	4b07      	ldr	r3, [pc, #28]	@ (8003460 <icm20948_accel_full_scale_select+0x88>)
 8003444:	f04f 428a 	mov.w	r2, #1157627904	@ 0x45000000
 8003448:	601a      	str	r2, [r3, #0]
			break;
 800344a:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG, new_val);
 800344c:	7bfb      	ldrb	r3, [r7, #15]
 800344e:	461a      	mov	r2, r3
 8003450:	2114      	movs	r1, #20
 8003452:	2020      	movs	r0, #32
 8003454:	f000 f864 	bl	8003520 <write_single_icm20948_reg>
}
 8003458:	bf00      	nop
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	200002f4 	.word	0x200002f4

08003464 <cs_high>:


/* Static Functions */
static void cs_high()
{
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, SET);	
 8003468:	2201      	movs	r2, #1
 800346a:	2110      	movs	r1, #16
 800346c:	4802      	ldr	r0, [pc, #8]	@ (8003478 <cs_high+0x14>)
 800346e:	f001 facf 	bl	8004a10 <HAL_GPIO_WritePin>
}
 8003472:	bf00      	nop
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	40020000 	.word	0x40020000

0800347c <cs_low>:

static void cs_low()
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, RESET);
 8003480:	2200      	movs	r2, #0
 8003482:	2110      	movs	r1, #16
 8003484:	4802      	ldr	r0, [pc, #8]	@ (8003490 <cs_low+0x14>)
 8003486:	f001 fac3 	bl	8004a10 <HAL_GPIO_WritePin>
}
 800348a:	bf00      	nop
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	40020000 	.word	0x40020000

08003494 <select_user_bank>:

static void select_user_bank(userbank ub)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	4603      	mov	r3, r0
 800349c:	71fb      	strb	r3, [r7, #7]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | REG_BANK_SEL;
 800349e:	237f      	movs	r3, #127	@ 0x7f
 80034a0:	733b      	strb	r3, [r7, #12]
	write_reg[1] = ub;
 80034a2:	79fb      	ldrb	r3, [r7, #7]
 80034a4:	737b      	strb	r3, [r7, #13]

	cs_low();
 80034a6:	f7ff ffe9 	bl	800347c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 80034aa:	f107 010c 	add.w	r1, r7, #12
 80034ae:	230a      	movs	r3, #10
 80034b0:	2202      	movs	r2, #2
 80034b2:	4804      	ldr	r0, [pc, #16]	@ (80034c4 <select_user_bank+0x30>)
 80034b4:	f002 f901 	bl	80056ba <HAL_SPI_Transmit>
	cs_high();
 80034b8:	f7ff ffd4 	bl	8003464 <cs_high>
}
 80034bc:	bf00      	nop
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	20000358 	.word	0x20000358

080034c8 <read_single_icm20948_reg>:

static uint8_t read_single_icm20948_reg(userbank ub, uint8_t reg)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	4603      	mov	r3, r0
 80034d0:	460a      	mov	r2, r1
 80034d2:	71fb      	strb	r3, [r7, #7]
 80034d4:	4613      	mov	r3, r2
 80034d6:	71bb      	strb	r3, [r7, #6]
	uint8_t read_reg = READ | reg;
 80034d8:	79bb      	ldrb	r3, [r7, #6]
 80034da:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_val;
	select_user_bank(ub);
 80034e2:	79fb      	ldrb	r3, [r7, #7]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7ff ffd5 	bl	8003494 <select_user_bank>

	cs_low();
 80034ea:	f7ff ffc7 	bl	800347c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 80034ee:	f107 010f 	add.w	r1, r7, #15
 80034f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034f6:	2201      	movs	r2, #1
 80034f8:	4808      	ldr	r0, [pc, #32]	@ (800351c <read_single_icm20948_reg+0x54>)
 80034fa:	f002 f8de 	bl	80056ba <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, &reg_val, 1, 1000);
 80034fe:	f107 010e 	add.w	r1, r7, #14
 8003502:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003506:	2201      	movs	r2, #1
 8003508:	4804      	ldr	r0, [pc, #16]	@ (800351c <read_single_icm20948_reg+0x54>)
 800350a:	f002 fa19 	bl	8005940 <HAL_SPI_Receive>
	cs_high();
 800350e:	f7ff ffa9 	bl	8003464 <cs_high>

	return reg_val;
 8003512:	7bbb      	ldrb	r3, [r7, #14]
}
 8003514:	4618      	mov	r0, r3
 8003516:	3710      	adds	r7, #16
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	20000358 	.word	0x20000358

08003520 <write_single_icm20948_reg>:

static void write_single_icm20948_reg(userbank ub, uint8_t reg, uint8_t val)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	71fb      	strb	r3, [r7, #7]
 800352a:	460b      	mov	r3, r1
 800352c:	71bb      	strb	r3, [r7, #6]
 800352e:	4613      	mov	r3, r2
 8003530:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | reg;
 8003532:	79bb      	ldrb	r3, [r7, #6]
 8003534:	733b      	strb	r3, [r7, #12]
	write_reg[1] = val;
 8003536:	797b      	ldrb	r3, [r7, #5]
 8003538:	737b      	strb	r3, [r7, #13]

	select_user_bank(ub);
 800353a:	79fb      	ldrb	r3, [r7, #7]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff ffa9 	bl	8003494 <select_user_bank>

	cs_low();
 8003542:	f7ff ff9b 	bl	800347c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 1000);
 8003546:	f107 010c 	add.w	r1, r7, #12
 800354a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800354e:	2202      	movs	r2, #2
 8003550:	4804      	ldr	r0, [pc, #16]	@ (8003564 <write_single_icm20948_reg+0x44>)
 8003552:	f002 f8b2 	bl	80056ba <HAL_SPI_Transmit>
	cs_high();
 8003556:	f7ff ff85 	bl	8003464 <cs_high>
}
 800355a:	bf00      	nop
 800355c:	3710      	adds	r7, #16
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	20000358 	.word	0x20000358

08003568 <read_multiple_icm20948_reg>:

static uint8_t* read_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t len)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	4603      	mov	r3, r0
 8003570:	71fb      	strb	r3, [r7, #7]
 8003572:	460b      	mov	r3, r1
 8003574:	71bb      	strb	r3, [r7, #6]
 8003576:	4613      	mov	r3, r2
 8003578:	717b      	strb	r3, [r7, #5]
	uint8_t read_reg = READ | reg;
 800357a:	79bb      	ldrb	r3, [r7, #6]
 800357c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003580:	b2db      	uxtb	r3, r3
 8003582:	73fb      	strb	r3, [r7, #15]
	static uint8_t reg_val[6];
	select_user_bank(ub);
 8003584:	79fb      	ldrb	r3, [r7, #7]
 8003586:	4618      	mov	r0, r3
 8003588:	f7ff ff84 	bl	8003494 <select_user_bank>

	cs_low();
 800358c:	f7ff ff76 	bl	800347c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 8003590:	f107 010f 	add.w	r1, r7, #15
 8003594:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003598:	2201      	movs	r2, #1
 800359a:	4809      	ldr	r0, [pc, #36]	@ (80035c0 <read_multiple_icm20948_reg+0x58>)
 800359c:	f002 f88d 	bl	80056ba <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 1000);
 80035a0:	797b      	ldrb	r3, [r7, #5]
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035a8:	4906      	ldr	r1, [pc, #24]	@ (80035c4 <read_multiple_icm20948_reg+0x5c>)
 80035aa:	4805      	ldr	r0, [pc, #20]	@ (80035c0 <read_multiple_icm20948_reg+0x58>)
 80035ac:	f002 f9c8 	bl	8005940 <HAL_SPI_Receive>
	cs_high();
 80035b0:	f7ff ff58 	bl	8003464 <cs_high>

	return reg_val;
 80035b4:	4b03      	ldr	r3, [pc, #12]	@ (80035c4 <read_multiple_icm20948_reg+0x5c>)
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3710      	adds	r7, #16
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20000358 	.word	0x20000358
 80035c4:	200002f8 	.word	0x200002f8

080035c8 <write_multiple_icm20948_reg>:

static void write_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t* val, uint8_t len)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	603a      	str	r2, [r7, #0]
 80035d0:	461a      	mov	r2, r3
 80035d2:	4603      	mov	r3, r0
 80035d4:	71fb      	strb	r3, [r7, #7]
 80035d6:	460b      	mov	r3, r1
 80035d8:	71bb      	strb	r3, [r7, #6]
 80035da:	4613      	mov	r3, r2
 80035dc:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg = WRITE | reg;
 80035de:	79bb      	ldrb	r3, [r7, #6]
 80035e0:	73fb      	strb	r3, [r7, #15]
	select_user_bank(ub);
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7ff ff55 	bl	8003494 <select_user_bank>

	cs_low();
 80035ea:	f7ff ff47 	bl	800347c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &write_reg, 1, 1000);
 80035ee:	f107 010f 	add.w	r1, r7, #15
 80035f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035f6:	2201      	movs	r2, #1
 80035f8:	4808      	ldr	r0, [pc, #32]	@ (800361c <write_multiple_icm20948_reg+0x54>)
 80035fa:	f002 f85e 	bl	80056ba <HAL_SPI_Transmit>
	HAL_SPI_Transmit(ICM20948_SPI, val, len, 1000);
 80035fe:	797b      	ldrb	r3, [r7, #5]
 8003600:	b29a      	uxth	r2, r3
 8003602:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003606:	6839      	ldr	r1, [r7, #0]
 8003608:	4804      	ldr	r0, [pc, #16]	@ (800361c <write_multiple_icm20948_reg+0x54>)
 800360a:	f002 f856 	bl	80056ba <HAL_SPI_Transmit>
	cs_high();
 800360e:	f7ff ff29 	bl	8003464 <cs_high>
}
 8003612:	bf00      	nop
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	20000358 	.word	0x20000358

08003620 <read_single_ak09916_reg>:

static uint8_t read_single_ak09916_reg(uint8_t reg)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	4603      	mov	r3, r0
 8003628:	71fb      	strb	r3, [r7, #7]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, READ | MAG_SLAVE_ADDR);
 800362a:	228c      	movs	r2, #140	@ 0x8c
 800362c:	2103      	movs	r1, #3
 800362e:	2030      	movs	r0, #48	@ 0x30
 8003630:	f7ff ff76 	bl	8003520 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 8003634:	79fb      	ldrb	r3, [r7, #7]
 8003636:	461a      	mov	r2, r3
 8003638:	2104      	movs	r1, #4
 800363a:	2030      	movs	r0, #48	@ 0x30
 800363c:	f7ff ff70 	bl	8003520 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 8003640:	2281      	movs	r2, #129	@ 0x81
 8003642:	2105      	movs	r1, #5
 8003644:	2030      	movs	r0, #48	@ 0x30
 8003646:	f7ff ff6b 	bl	8003520 <write_single_icm20948_reg>

	HAL_Delay(1);
 800364a:	2001      	movs	r0, #1
 800364c:	f000 ff4a 	bl	80044e4 <HAL_Delay>
	return read_single_icm20948_reg(ub_0, B0_EXT_SLV_SENS_DATA_00);
 8003650:	213b      	movs	r1, #59	@ 0x3b
 8003652:	2000      	movs	r0, #0
 8003654:	f7ff ff38 	bl	80034c8 <read_single_icm20948_reg>
 8003658:	4603      	mov	r3, r0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3708      	adds	r7, #8
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <write_single_ak09916_reg>:

static void write_single_ak09916_reg(uint8_t reg, uint8_t val)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b082      	sub	sp, #8
 8003666:	af00      	add	r7, sp, #0
 8003668:	4603      	mov	r3, r0
 800366a:	460a      	mov	r2, r1
 800366c:	71fb      	strb	r3, [r7, #7]
 800366e:	4613      	mov	r3, r2
 8003670:	71bb      	strb	r3, [r7, #6]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, WRITE | MAG_SLAVE_ADDR);
 8003672:	220c      	movs	r2, #12
 8003674:	2103      	movs	r1, #3
 8003676:	2030      	movs	r0, #48	@ 0x30
 8003678:	f7ff ff52 	bl	8003520 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 800367c:	79fb      	ldrb	r3, [r7, #7]
 800367e:	461a      	mov	r2, r3
 8003680:	2104      	movs	r1, #4
 8003682:	2030      	movs	r0, #48	@ 0x30
 8003684:	f7ff ff4c 	bl	8003520 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_DO, val);
 8003688:	79bb      	ldrb	r3, [r7, #6]
 800368a:	461a      	mov	r2, r3
 800368c:	2106      	movs	r1, #6
 800368e:	2030      	movs	r0, #48	@ 0x30
 8003690:	f7ff ff46 	bl	8003520 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 8003694:	2281      	movs	r2, #129	@ 0x81
 8003696:	2105      	movs	r1, #5
 8003698:	2030      	movs	r0, #48	@ 0x30
 800369a:	f7ff ff41 	bl	8003520 <write_single_icm20948_reg>
}
 800369e:	bf00      	nop
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <read_multiple_ak09916_reg>:

static uint8_t* read_multiple_ak09916_reg(uint8_t reg, uint8_t len)
{	
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b082      	sub	sp, #8
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	4603      	mov	r3, r0
 80036ae:	460a      	mov	r2, r1
 80036b0:	71fb      	strb	r3, [r7, #7]
 80036b2:	4613      	mov	r3, r2
 80036b4:	71bb      	strb	r3, [r7, #6]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, READ | MAG_SLAVE_ADDR);
 80036b6:	228c      	movs	r2, #140	@ 0x8c
 80036b8:	2103      	movs	r1, #3
 80036ba:	2030      	movs	r0, #48	@ 0x30
 80036bc:	f7ff ff30 	bl	8003520 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 80036c0:	79fb      	ldrb	r3, [r7, #7]
 80036c2:	461a      	mov	r2, r3
 80036c4:	2104      	movs	r1, #4
 80036c6:	2030      	movs	r0, #48	@ 0x30
 80036c8:	f7ff ff2a 	bl	8003520 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x80 | len);
 80036cc:	79bb      	ldrb	r3, [r7, #6]
 80036ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	461a      	mov	r2, r3
 80036d6:	2105      	movs	r1, #5
 80036d8:	2030      	movs	r0, #48	@ 0x30
 80036da:	f7ff ff21 	bl	8003520 <write_single_icm20948_reg>

	HAL_Delay(1);
 80036de:	2001      	movs	r0, #1
 80036e0:	f000 ff00 	bl	80044e4 <HAL_Delay>
	return read_multiple_icm20948_reg(ub_0, B0_EXT_SLV_SENS_DATA_00, len);
 80036e4:	79bb      	ldrb	r3, [r7, #6]
 80036e6:	461a      	mov	r2, r3
 80036e8:	213b      	movs	r1, #59	@ 0x3b
 80036ea:	2000      	movs	r0, #0
 80036ec:	f7ff ff3c 	bl	8003568 <read_multiple_icm20948_reg>
 80036f0:	4603      	mov	r3, r0
 80036f2:	4618      	mov	r0, r3
 80036f4:	3708      	adds	r7, #8
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
	...

080036fc <_write>:
static void MX_SPI3_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART3_UART_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *data, int len)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)data, len, HAL_MAX_DELAY);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	b29a      	uxth	r2, r3
 800370c:	f04f 33ff 	mov.w	r3, #4294967295
 8003710:	68b9      	ldr	r1, [r7, #8]
 8003712:	4804      	ldr	r0, [pc, #16]	@ (8003724 <_write+0x28>)
 8003714:	f002 fd5c 	bl	80061d0 <HAL_UART_Transmit>
    return len;
 8003718:	687b      	ldr	r3, [r7, #4]
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	200003f8 	.word	0x200003f8

08003728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003728:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800372c:	b0a1      	sub	sp, #132	@ 0x84
 800372e:	af06      	add	r7, sp, #24

  /* USER CODE BEGIN 1 */
	    HAL_Init();
 8003730:	f000 fe69 	bl	8004406 <HAL_Init>
	    SystemClock_Config();
 8003734:	f000 fa82 	bl	8003c3c <SystemClock_Config>

	    #define MAX_SAME_VALUE_COUNT 5

	    float last_accel_x = 0.0f;  // Dernière valeur de l'accéléromètre pour X
 8003738:	f04f 0300 	mov.w	r3, #0
 800373c:	667b      	str	r3, [r7, #100]	@ 0x64
	    float last_accel_y = 0.0f;  // Dernière valeur de l'accéléromètre pour Y
 800373e:	f04f 0300 	mov.w	r3, #0
 8003742:	663b      	str	r3, [r7, #96]	@ 0x60
	    int same_value_count_x = 0; // Compteur des mêmes valeurs pour X
 8003744:	2300      	movs	r3, #0
 8003746:	65fb      	str	r3, [r7, #92]	@ 0x5c
	    int same_value_count_y = 0; // Compteur des mêmes valeurs pour Y
 8003748:	2300      	movs	r3, #0
 800374a:	65bb      	str	r3, [r7, #88]	@ 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800374c:	f000 fe5b 	bl	8004406 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003750:	f000 fa74 	bl	8003c3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003754:	f000 fba4 	bl	8003ea0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003758:	f000 fb4e 	bl	8003df8 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800375c:	f000 fab6 	bl	8003ccc <MX_SPI2_Init>
  MX_SPI3_Init();
 8003760:	f000 faea 	bl	8003d38 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8003764:	f000 fb1e 	bl	8003da4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8003768:	f000 fb70 	bl	8003e4c <MX_USART3_UART_Init>

  icm20948_init();
 800376c:	f7ff f8e4 	bl	8002938 <icm20948_init>
            ak09916_init();
 8003770:	f7ff f910 	bl	8002994 <ak09916_init>
  /* USER CODE BEGIN 2 */
	    uint8_t data;
	    printf("Coucou accéléromètre");
 8003774:	4825      	ldr	r0, [pc, #148]	@ (800380c <main+0xe4>)
 8003776:	f003 fc1f 	bl	8006fb8 <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	    /* Configuration du capteur et initialisation des directions */
	     HAL_Delay(1000);
 800377a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800377e:	f000 feb1 	bl	80044e4 <HAL_Delay>

	     /* Activation, initialisation et désactivation de chaque capteur */
	     BME280_CONFIG_SETUP_ref();
 8003782:	f7fd fe59 	bl	8001438 <BME280_CONFIG_SETUP_ref>
	     BME280_GET_COMP_VALS_ref();
 8003786:	f7fd ff09 	bl	800159c <BME280_GET_COMP_VALS_ref>

	     HAL_Delay(1000);
 800378a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800378e:	f000 fea9 	bl	80044e4 <HAL_Delay>


	     BME280_CONFIG_SETUP_N();
 8003792:	f7fe f9b5 	bl	8001b00 <BME280_CONFIG_SETUP_N>
	     BME280_GET_COMP_VALS_N();
 8003796:	f7fe fa65 	bl	8001c64 <BME280_GET_COMP_VALS_N>
	     HAL_Delay(1000);
 800379a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800379e:	f000 fea1 	bl	80044e4 <HAL_Delay>

	     Barometer_init_E();
 80037a2:	f7ff f89f 	bl	80028e4 <Barometer_init_E>
	     printf("Coucou baromètre");
 80037a6:	481a      	ldr	r0, [pc, #104]	@ (8003810 <main+0xe8>)
 80037a8:	f003 fc06 	bl	8006fb8 <iprintf>
	     HAL_Delay(1000);
 80037ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80037b0:	f000 fe98 	bl	80044e4 <HAL_Delay>
	    while (1)
	    {
	        HAL_Delay(300);
 80037b4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80037b8:	f000 fe94 	bl	80044e4 <HAL_Delay>
	        icm20948_wakeup();
 80037bc:	f7ff fadc 	bl	8002d78 <icm20948_wakeup>
	        // Lire les données des capteurs
	        icm20948_gyro_read_dps(&my_gyro);
 80037c0:	4814      	ldr	r0, [pc, #80]	@ (8003814 <main+0xec>)
 80037c2:	f7ff f9e3 	bl	8002b8c <icm20948_gyro_read_dps>
	        icm20948_accel_read_g(&my_accel);
 80037c6:	4814      	ldr	r0, [pc, #80]	@ (8003818 <main+0xf0>)
 80037c8:	f7ff fa12 	bl	8002bf0 <icm20948_accel_read_g>
	        ak09916_mag_read_uT(&my_mag);
 80037cc:	4813      	ldr	r0, [pc, #76]	@ (800381c <main+0xf4>)
 80037ce:	f7ff fa43 	bl	8002c58 <ak09916_mag_read_uT>

	        // Vérification pour l'axe X
	            if (my_accel.x == last_accel_x)
 80037d2:	4b11      	ldr	r3, [pc, #68]	@ (8003818 <main+0xf0>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4619      	mov	r1, r3
 80037d8:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80037da:	f7fd fc5f 	bl	800109c <__aeabi_fcmpeq>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d003      	beq.n	80037ec <main+0xc4>
	            {
	                same_value_count_x++;
 80037e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037e6:	3301      	adds	r3, #1
 80037e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80037ea:	e001      	b.n	80037f0 <main+0xc8>
	            }
	            else
	            {
	                same_value_count_x = 0; // Réinitialiser le compteur si la valeur change
 80037ec:	2300      	movs	r3, #0
 80037ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
	            }

	            // Vérification pour l'axe Y
	            if (my_accel.y == last_accel_y)
 80037f0:	4b09      	ldr	r3, [pc, #36]	@ (8003818 <main+0xf0>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	4619      	mov	r1, r3
 80037f6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80037f8:	f7fd fc50 	bl	800109c <__aeabi_fcmpeq>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00e      	beq.n	8003820 <main+0xf8>
	            {
	                same_value_count_y++;
 8003802:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003804:	3301      	adds	r3, #1
 8003806:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003808:	e00c      	b.n	8003824 <main+0xfc>
 800380a:	bf00      	nop
 800380c:	0800a16c 	.word	0x0800a16c
 8003810:	0800a184 	.word	0x0800a184
 8003814:	20000488 	.word	0x20000488
 8003818:	20000494 	.word	0x20000494
 800381c:	200004a0 	.word	0x200004a0
	            }
	            else
	            {
	                same_value_count_y = 0; // Réinitialiser le compteur si la valeur change
 8003820:	2300      	movs	r3, #0
 8003822:	65bb      	str	r3, [r7, #88]	@ 0x58
	            }

	            // Si les valeurs de X et Y restent constantes pendant 5 itérations
	            if (same_value_count_x >= MAX_SAME_VALUE_COUNT && same_value_count_y >= MAX_SAME_VALUE_COUNT)
 8003824:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003826:	2b04      	cmp	r3, #4
 8003828:	dd0d      	ble.n	8003846 <main+0x11e>
 800382a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800382c:	2b04      	cmp	r3, #4
 800382e:	dd0a      	ble.n	8003846 <main+0x11e>
	            {
	                printf("Valeurs constantes détectées sur X et Y. Réinitialisation du programme.\n");
 8003830:	48bc      	ldr	r0, [pc, #752]	@ (8003b24 <main+0x3fc>)
 8003832:	f003 fc29 	bl	8007088 <puts>

	                // Réinitialiser le capteur
	                icm20948_init();
 8003836:	f7ff f87f 	bl	8002938 <icm20948_init>
	                ak09916_init();
 800383a:	f7ff f8ab 	bl	8002994 <ak09916_init>

	                // Réinitialiser les compteurs
	                same_value_count_x = 0;
 800383e:	2300      	movs	r3, #0
 8003840:	65fb      	str	r3, [r7, #92]	@ 0x5c
	                same_value_count_y = 0;
 8003842:	2300      	movs	r3, #0
 8003844:	65bb      	str	r3, [r7, #88]	@ 0x58

	                // Réinitialisation éventuelle d'autres ressources si nécessaire
	            }

	            // Mettre à jour les dernières valeurs lues
	            last_accel_x = my_accel.x;
 8003846:	4bb8      	ldr	r3, [pc, #736]	@ (8003b28 <main+0x400>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	667b      	str	r3, [r7, #100]	@ 0x64
	            last_accel_y = my_accel.y;
 800384c:	4bb6      	ldr	r3, [pc, #728]	@ (8003b28 <main+0x400>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	663b      	str	r3, [r7, #96]	@ 0x60

	        // Afficher les données (ajouter vos fonctions d'affichage ici)
	        printf("Gyro: x = %f, y = %f, z = %f\n\r", my_gyro.x, my_gyro.y, my_gyro.z);
 8003852:	4bb6      	ldr	r3, [pc, #728]	@ (8003b2c <main+0x404>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4618      	mov	r0, r3
 8003858:	f7fc fdfe 	bl	8000458 <__aeabi_f2d>
 800385c:	4680      	mov	r8, r0
 800385e:	4689      	mov	r9, r1
 8003860:	4bb2      	ldr	r3, [pc, #712]	@ (8003b2c <main+0x404>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	4618      	mov	r0, r3
 8003866:	f7fc fdf7 	bl	8000458 <__aeabi_f2d>
 800386a:	4604      	mov	r4, r0
 800386c:	460d      	mov	r5, r1
 800386e:	4baf      	ldr	r3, [pc, #700]	@ (8003b2c <main+0x404>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	4618      	mov	r0, r3
 8003874:	f7fc fdf0 	bl	8000458 <__aeabi_f2d>
 8003878:	4602      	mov	r2, r0
 800387a:	460b      	mov	r3, r1
 800387c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003880:	e9cd 4500 	strd	r4, r5, [sp]
 8003884:	4642      	mov	r2, r8
 8003886:	464b      	mov	r3, r9
 8003888:	48a9      	ldr	r0, [pc, #676]	@ (8003b30 <main+0x408>)
 800388a:	f003 fb95 	bl	8006fb8 <iprintf>
	        printf("Accel: x = %f, y = %f, z = %f\n\r", my_accel.x, my_accel.y, my_accel.z);
 800388e:	4ba6      	ldr	r3, [pc, #664]	@ (8003b28 <main+0x400>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4618      	mov	r0, r3
 8003894:	f7fc fde0 	bl	8000458 <__aeabi_f2d>
 8003898:	4680      	mov	r8, r0
 800389a:	4689      	mov	r9, r1
 800389c:	4ba2      	ldr	r3, [pc, #648]	@ (8003b28 <main+0x400>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7fc fdd9 	bl	8000458 <__aeabi_f2d>
 80038a6:	4604      	mov	r4, r0
 80038a8:	460d      	mov	r5, r1
 80038aa:	4b9f      	ldr	r3, [pc, #636]	@ (8003b28 <main+0x400>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f7fc fdd2 	bl	8000458 <__aeabi_f2d>
 80038b4:	4602      	mov	r2, r0
 80038b6:	460b      	mov	r3, r1
 80038b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80038bc:	e9cd 4500 	strd	r4, r5, [sp]
 80038c0:	4642      	mov	r2, r8
 80038c2:	464b      	mov	r3, r9
 80038c4:	489b      	ldr	r0, [pc, #620]	@ (8003b34 <main+0x40c>)
 80038c6:	f003 fb77 	bl	8006fb8 <iprintf>
	        printf("Mag: x = %f, y = %f, z = %f\n\r", my_mag.x, my_mag.y, my_mag.z);
 80038ca:	4b9b      	ldr	r3, [pc, #620]	@ (8003b38 <main+0x410>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7fc fdc2 	bl	8000458 <__aeabi_f2d>
 80038d4:	4680      	mov	r8, r0
 80038d6:	4689      	mov	r9, r1
 80038d8:	4b97      	ldr	r3, [pc, #604]	@ (8003b38 <main+0x410>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	4618      	mov	r0, r3
 80038de:	f7fc fdbb 	bl	8000458 <__aeabi_f2d>
 80038e2:	4604      	mov	r4, r0
 80038e4:	460d      	mov	r5, r1
 80038e6:	4b94      	ldr	r3, [pc, #592]	@ (8003b38 <main+0x410>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fc fdb4 	bl	8000458 <__aeabi_f2d>
 80038f0:	4602      	mov	r2, r0
 80038f2:	460b      	mov	r3, r1
 80038f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80038f8:	e9cd 4500 	strd	r4, r5, [sp]
 80038fc:	4642      	mov	r2, r8
 80038fe:	464b      	mov	r3, r9
 8003900:	488e      	ldr	r0, [pc, #568]	@ (8003b3c <main+0x414>)
 8003902:	f003 fb59 	bl	8006fb8 <iprintf>
	        icm20948_sleep();
 8003906:	f7ff fa51 	bl	8002dac <icm20948_sleep>
	        //%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%//
	        // PARTIE BME//
	        //%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%//
	        BME280_GET_RAW_VALS_ref();
 800390a:	f7fd fdf5 	bl	80014f8 <BME280_GET_RAW_VALS_ref>
	           BME280_CALC_FINAL_VALS_ref();
 800390e:	f7fd ff91 	bl	8001834 <BME280_CALC_FINAL_VALS_ref>
	           printf("REF, Temperature: %d.%02d°C, Pressure: %d.%02d hPa\n\r",
 8003912:	4b8b      	ldr	r3, [pc, #556]	@ (8003b40 <main+0x418>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a8b      	ldr	r2, [pc, #556]	@ (8003b44 <main+0x41c>)
 8003918:	fb82 1203 	smull	r1, r2, r2, r3
 800391c:	1152      	asrs	r2, r2, #5
 800391e:	17db      	asrs	r3, r3, #31
 8003920:	1ad0      	subs	r0, r2, r3
 8003922:	4b87      	ldr	r3, [pc, #540]	@ (8003b40 <main+0x418>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a87      	ldr	r2, [pc, #540]	@ (8003b44 <main+0x41c>)
 8003928:	fb82 1203 	smull	r1, r2, r2, r3
 800392c:	1151      	asrs	r1, r2, #5
 800392e:	17da      	asrs	r2, r3, #31
 8003930:	1a8a      	subs	r2, r1, r2
 8003932:	2164      	movs	r1, #100	@ 0x64
 8003934:	fb01 f202 	mul.w	r2, r1, r2
 8003938:	1a9a      	subs	r2, r3, r2
 800393a:	4b83      	ldr	r3, [pc, #524]	@ (8003b48 <main+0x420>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4981      	ldr	r1, [pc, #516]	@ (8003b44 <main+0x41c>)
 8003940:	fba1 1303 	umull	r1, r3, r1, r3
 8003944:	095c      	lsrs	r4, r3, #5
 8003946:	4b80      	ldr	r3, [pc, #512]	@ (8003b48 <main+0x420>)
 8003948:	6819      	ldr	r1, [r3, #0]
 800394a:	4b7e      	ldr	r3, [pc, #504]	@ (8003b44 <main+0x41c>)
 800394c:	fba3 5301 	umull	r5, r3, r3, r1
 8003950:	095b      	lsrs	r3, r3, #5
 8003952:	2564      	movs	r5, #100	@ 0x64
 8003954:	fb05 f303 	mul.w	r3, r5, r3
 8003958:	1acb      	subs	r3, r1, r3
 800395a:	9300      	str	r3, [sp, #0]
 800395c:	4623      	mov	r3, r4
 800395e:	4601      	mov	r1, r0
 8003960:	487a      	ldr	r0, [pc, #488]	@ (8003b4c <main+0x424>)
 8003962:	f003 fb29 	bl	8006fb8 <iprintf>
	                   finaltemp_ref / 100, finaltemp_ref % 100, finalpressure_ref/100,finalpressure_ref%100);
	           HAL_Delay(1000); // A modifier
 8003966:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800396a:	f000 fdbb 	bl	80044e4 <HAL_Delay>

	           // Lecture des données pour le capteur EXT, extérieur de la nacelle
	           BME280_GET_RAW_VALS_N();
 800396e:	f7fe f927 	bl	8001bc0 <BME280_GET_RAW_VALS_N>
	           BME280_CALC_FINAL_VALS_N();
 8003972:	f7fe fac3 	bl	8001efc <BME280_CALC_FINAL_VALS_N>
	           printf("NORTH, Temperature: %d.%02d°C, Pressure: %d.%02d hPa\n\r",
 8003976:	4b76      	ldr	r3, [pc, #472]	@ (8003b50 <main+0x428>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a72      	ldr	r2, [pc, #456]	@ (8003b44 <main+0x41c>)
 800397c:	fb82 1203 	smull	r1, r2, r2, r3
 8003980:	1152      	asrs	r2, r2, #5
 8003982:	17db      	asrs	r3, r3, #31
 8003984:	1ad0      	subs	r0, r2, r3
 8003986:	4b72      	ldr	r3, [pc, #456]	@ (8003b50 <main+0x428>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a6e      	ldr	r2, [pc, #440]	@ (8003b44 <main+0x41c>)
 800398c:	fb82 1203 	smull	r1, r2, r2, r3
 8003990:	1151      	asrs	r1, r2, #5
 8003992:	17da      	asrs	r2, r3, #31
 8003994:	1a8a      	subs	r2, r1, r2
 8003996:	2164      	movs	r1, #100	@ 0x64
 8003998:	fb01 f202 	mul.w	r2, r1, r2
 800399c:	1a9a      	subs	r2, r3, r2
 800399e:	4b6d      	ldr	r3, [pc, #436]	@ (8003b54 <main+0x42c>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4968      	ldr	r1, [pc, #416]	@ (8003b44 <main+0x41c>)
 80039a4:	fba1 1303 	umull	r1, r3, r1, r3
 80039a8:	095c      	lsrs	r4, r3, #5
 80039aa:	4b6a      	ldr	r3, [pc, #424]	@ (8003b54 <main+0x42c>)
 80039ac:	6819      	ldr	r1, [r3, #0]
 80039ae:	4b65      	ldr	r3, [pc, #404]	@ (8003b44 <main+0x41c>)
 80039b0:	fba3 5301 	umull	r5, r3, r3, r1
 80039b4:	095b      	lsrs	r3, r3, #5
 80039b6:	2564      	movs	r5, #100	@ 0x64
 80039b8:	fb05 f303 	mul.w	r3, r5, r3
 80039bc:	1acb      	subs	r3, r1, r3
 80039be:	9300      	str	r3, [sp, #0]
 80039c0:	4623      	mov	r3, r4
 80039c2:	4601      	mov	r1, r0
 80039c4:	4864      	ldr	r0, [pc, #400]	@ (8003b58 <main+0x430>)
 80039c6:	f003 faf7 	bl	8006fb8 <iprintf>
	                   finaltemp_N / 100, finaltemp_N % 100, finalpressure_N/100,finalpressure_N%100);
	           HAL_Delay(1000);
 80039ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80039ce:	f000 fd89 	bl	80044e4 <HAL_Delay>

	           // Lecture des données pour le baromètre - intérieur de la nacelle

	           int32_t pressure = Barometer_getPressure_E(true);
 80039d2:	2001      	movs	r0, #1
 80039d4:	f7fe ff9e 	bl	8002914 <Barometer_getPressure_E>
 80039d8:	6578      	str	r0, [r7, #84]	@ 0x54
	           int32_t temp = Barometer_getTemp_E(true);
 80039da:	2001      	movs	r0, #1
 80039dc:	f7fe ff88 	bl	80028f0 <Barometer_getTemp_E>
 80039e0:	6538      	str	r0, [r7, #80]	@ 0x50


	           printf("EST, Temperature: %d.%02d°C, Pressure: %d.%02d hPa\n\r",
 80039e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039e4:	4a57      	ldr	r2, [pc, #348]	@ (8003b44 <main+0x41c>)
 80039e6:	fb82 1203 	smull	r1, r2, r2, r3
 80039ea:	1152      	asrs	r2, r2, #5
 80039ec:	17db      	asrs	r3, r3, #31
 80039ee:	1ad4      	subs	r4, r2, r3
 80039f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039f2:	4a54      	ldr	r2, [pc, #336]	@ (8003b44 <main+0x41c>)
 80039f4:	fb82 1203 	smull	r1, r2, r2, r3
 80039f8:	1151      	asrs	r1, r2, #5
 80039fa:	17da      	asrs	r2, r3, #31
 80039fc:	1a89      	subs	r1, r1, r2
 80039fe:	2264      	movs	r2, #100	@ 0x64
 8003a00:	fb01 f202 	mul.w	r2, r1, r2
 8003a04:	1a99      	subs	r1, r3, r2
 8003a06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a08:	4a4e      	ldr	r2, [pc, #312]	@ (8003b44 <main+0x41c>)
 8003a0a:	fb82 0203 	smull	r0, r2, r2, r3
 8003a0e:	1152      	asrs	r2, r2, #5
 8003a10:	17db      	asrs	r3, r3, #31
 8003a12:	1ad5      	subs	r5, r2, r3
 8003a14:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003a16:	4b4b      	ldr	r3, [pc, #300]	@ (8003b44 <main+0x41c>)
 8003a18:	fb83 0302 	smull	r0, r3, r3, r2
 8003a1c:	1158      	asrs	r0, r3, #5
 8003a1e:	17d3      	asrs	r3, r2, #31
 8003a20:	1ac3      	subs	r3, r0, r3
 8003a22:	2064      	movs	r0, #100	@ 0x64
 8003a24:	fb00 f303 	mul.w	r3, r0, r3
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	9300      	str	r3, [sp, #0]
 8003a2c:	462b      	mov	r3, r5
 8003a2e:	460a      	mov	r2, r1
 8003a30:	4621      	mov	r1, r4
 8003a32:	484a      	ldr	r0, [pc, #296]	@ (8003b5c <main+0x434>)
 8003a34:	f003 fac0 	bl	8006fb8 <iprintf>
	                   temp/100, temp%100,pressure/100, pressure%100);

	           HAL_Delay(1000);
 8003a38:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003a3c:	f000 fd52 	bl	80044e4 <HAL_Delay>

	           //%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%//
	         	        // PARTIE Transmission série Kikiwi//
	         	        //%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%//
	           // transmission capteur ref
	           snprintf(buf2, sizeof(buf2), "%03d.%02d°C ;%d.%02d hPa ;%d.%02rH ;\n", finaltemp_ref / 100, finaltemp_ref % 100, finalpressure_ref/100,finalpressure_ref%100,final_humidity_ref/1024, final_humidity_ref%1024);
 8003a40:	4b3f      	ldr	r3, [pc, #252]	@ (8003b40 <main+0x418>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a3f      	ldr	r2, [pc, #252]	@ (8003b44 <main+0x41c>)
 8003a46:	fb82 1203 	smull	r1, r2, r2, r3
 8003a4a:	1152      	asrs	r2, r2, #5
 8003a4c:	17db      	asrs	r3, r3, #31
 8003a4e:	1ad6      	subs	r6, r2, r3
 8003a50:	4b3b      	ldr	r3, [pc, #236]	@ (8003b40 <main+0x418>)
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4b3b      	ldr	r3, [pc, #236]	@ (8003b44 <main+0x41c>)
 8003a56:	fb83 1302 	smull	r1, r3, r3, r2
 8003a5a:	1159      	asrs	r1, r3, #5
 8003a5c:	17d3      	asrs	r3, r2, #31
 8003a5e:	1acb      	subs	r3, r1, r3
 8003a60:	2164      	movs	r1, #100	@ 0x64
 8003a62:	fb01 f303 	mul.w	r3, r1, r3
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	4a37      	ldr	r2, [pc, #220]	@ (8003b48 <main+0x420>)
 8003a6a:	6812      	ldr	r2, [r2, #0]
 8003a6c:	4935      	ldr	r1, [pc, #212]	@ (8003b44 <main+0x41c>)
 8003a6e:	fba1 1202 	umull	r1, r2, r1, r2
 8003a72:	0950      	lsrs	r0, r2, #5
 8003a74:	4a34      	ldr	r2, [pc, #208]	@ (8003b48 <main+0x420>)
 8003a76:	6811      	ldr	r1, [r2, #0]
 8003a78:	4a32      	ldr	r2, [pc, #200]	@ (8003b44 <main+0x41c>)
 8003a7a:	fba2 4201 	umull	r4, r2, r2, r1
 8003a7e:	0952      	lsrs	r2, r2, #5
 8003a80:	2464      	movs	r4, #100	@ 0x64
 8003a82:	fb04 f202 	mul.w	r2, r4, r2
 8003a86:	1a8a      	subs	r2, r1, r2
 8003a88:	4935      	ldr	r1, [pc, #212]	@ (8003b60 <main+0x438>)
 8003a8a:	6809      	ldr	r1, [r1, #0]
 8003a8c:	0a89      	lsrs	r1, r1, #10
 8003a8e:	4c34      	ldr	r4, [pc, #208]	@ (8003b60 <main+0x438>)
 8003a90:	6824      	ldr	r4, [r4, #0]
 8003a92:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8003a96:	1d3d      	adds	r5, r7, #4
 8003a98:	9404      	str	r4, [sp, #16]
 8003a9a:	9103      	str	r1, [sp, #12]
 8003a9c:	9202      	str	r2, [sp, #8]
 8003a9e:	9001      	str	r0, [sp, #4]
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	4633      	mov	r3, r6
 8003aa4:	4a2f      	ldr	r2, [pc, #188]	@ (8003b64 <main+0x43c>)
 8003aa6:	214b      	movs	r1, #75	@ 0x4b
 8003aa8:	4628      	mov	r0, r5
 8003aaa:	f003 faf5 	bl	8007098 <sniprintf>
	           HAL_UART_Transmit(&huart1, (uint8_t*)buf2, strlen(buf2), HAL_MAX_DELAY); // transmission BME> Kikiwi
 8003aae:	1d3b      	adds	r3, r7, #4
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7fc fb65 	bl	8000180 <strlen>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	1d39      	adds	r1, r7, #4
 8003abc:	f04f 33ff 	mov.w	r3, #4294967295
 8003ac0:	4829      	ldr	r0, [pc, #164]	@ (8003b68 <main+0x440>)
 8003ac2:	f002 fb85 	bl	80061d0 <HAL_UART_Transmit>
	           // transmission capteur nord
	           HAL_Delay(3000); // a conserver
 8003ac6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003aca:	f000 fd0b 	bl	80044e4 <HAL_Delay>
	           snprintf(buf2, sizeof(buf2), "%03d.%02d°C ;%d.%02d hPa ;%d.%02rH ;\n", finaltemp_N / 100, finaltemp_N % 100, finalpressure_N/100,finalpressure_N%100, final_humidity_N/1024, final_humidity_N%1024);
 8003ace:	4b20      	ldr	r3, [pc, #128]	@ (8003b50 <main+0x428>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a1c      	ldr	r2, [pc, #112]	@ (8003b44 <main+0x41c>)
 8003ad4:	fb82 1203 	smull	r1, r2, r2, r3
 8003ad8:	1152      	asrs	r2, r2, #5
 8003ada:	17db      	asrs	r3, r3, #31
 8003adc:	1ad6      	subs	r6, r2, r3
 8003ade:	4b1c      	ldr	r3, [pc, #112]	@ (8003b50 <main+0x428>)
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	4b18      	ldr	r3, [pc, #96]	@ (8003b44 <main+0x41c>)
 8003ae4:	fb83 1302 	smull	r1, r3, r3, r2
 8003ae8:	1159      	asrs	r1, r3, #5
 8003aea:	17d3      	asrs	r3, r2, #31
 8003aec:	1acb      	subs	r3, r1, r3
 8003aee:	2164      	movs	r1, #100	@ 0x64
 8003af0:	fb01 f303 	mul.w	r3, r1, r3
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	4a17      	ldr	r2, [pc, #92]	@ (8003b54 <main+0x42c>)
 8003af8:	6812      	ldr	r2, [r2, #0]
 8003afa:	4912      	ldr	r1, [pc, #72]	@ (8003b44 <main+0x41c>)
 8003afc:	fba1 1202 	umull	r1, r2, r1, r2
 8003b00:	0950      	lsrs	r0, r2, #5
 8003b02:	4a14      	ldr	r2, [pc, #80]	@ (8003b54 <main+0x42c>)
 8003b04:	6811      	ldr	r1, [r2, #0]
 8003b06:	4a0f      	ldr	r2, [pc, #60]	@ (8003b44 <main+0x41c>)
 8003b08:	fba2 4201 	umull	r4, r2, r2, r1
 8003b0c:	0952      	lsrs	r2, r2, #5
 8003b0e:	2464      	movs	r4, #100	@ 0x64
 8003b10:	fb04 f202 	mul.w	r2, r4, r2
 8003b14:	1a8a      	subs	r2, r1, r2
 8003b16:	4915      	ldr	r1, [pc, #84]	@ (8003b6c <main+0x444>)
 8003b18:	6809      	ldr	r1, [r1, #0]
 8003b1a:	0a89      	lsrs	r1, r1, #10
 8003b1c:	4c13      	ldr	r4, [pc, #76]	@ (8003b6c <main+0x444>)
 8003b1e:	6824      	ldr	r4, [r4, #0]
 8003b20:	e026      	b.n	8003b70 <main+0x448>
 8003b22:	bf00      	nop
 8003b24:	0800a198 	.word	0x0800a198
 8003b28:	20000494 	.word	0x20000494
 8003b2c:	20000488 	.word	0x20000488
 8003b30:	0800a1e4 	.word	0x0800a1e4
 8003b34:	0800a204 	.word	0x0800a204
 8003b38:	200004a0 	.word	0x200004a0
 8003b3c:	0800a224 	.word	0x0800a224
 8003b40:	20000264 	.word	0x20000264
 8003b44:	51eb851f 	.word	0x51eb851f
 8003b48:	2000026c 	.word	0x2000026c
 8003b4c:	0800a244 	.word	0x0800a244
 8003b50:	20000268 	.word	0x20000268
 8003b54:	20000274 	.word	0x20000274
 8003b58:	0800a27c 	.word	0x0800a27c
 8003b5c:	0800a2b4 	.word	0x0800a2b4
 8003b60:	20000270 	.word	0x20000270
 8003b64:	0800a2ec 	.word	0x0800a2ec
 8003b68:	200003b0 	.word	0x200003b0
 8003b6c:	20000278 	.word	0x20000278
 8003b70:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8003b74:	1d3d      	adds	r5, r7, #4
 8003b76:	9404      	str	r4, [sp, #16]
 8003b78:	9103      	str	r1, [sp, #12]
 8003b7a:	9202      	str	r2, [sp, #8]
 8003b7c:	9001      	str	r0, [sp, #4]
 8003b7e:	9300      	str	r3, [sp, #0]
 8003b80:	4633      	mov	r3, r6
 8003b82:	4a2a      	ldr	r2, [pc, #168]	@ (8003c2c <main+0x504>)
 8003b84:	214b      	movs	r1, #75	@ 0x4b
 8003b86:	4628      	mov	r0, r5
 8003b88:	f003 fa86 	bl	8007098 <sniprintf>
	           HAL_UART_Transmit(&huart1, (uint8_t*)buf2, strlen(buf2), HAL_MAX_DELAY); // transmission BME> Kikiwi
 8003b8c:	1d3b      	adds	r3, r7, #4
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7fc faf6 	bl	8000180 <strlen>
 8003b94:	4603      	mov	r3, r0
 8003b96:	b29a      	uxth	r2, r3
 8003b98:	1d39      	adds	r1, r7, #4
 8003b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b9e:	4824      	ldr	r0, [pc, #144]	@ (8003c30 <main+0x508>)
 8003ba0:	f002 fb16 	bl	80061d0 <HAL_UART_Transmit>
	           //transmission capteur ref
	           HAL_Delay(3000);
 8003ba4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003ba8:	f000 fc9c 	bl	80044e4 <HAL_Delay>
	           snprintf(buf2, sizeof(buf2), "%03d.%02d°C ;%d.%02d hPa ;\n",temp/100, temp%100,pressure/100, pressure%100);
 8003bac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bae:	4a21      	ldr	r2, [pc, #132]	@ (8003c34 <main+0x50c>)
 8003bb0:	fb82 1203 	smull	r1, r2, r2, r3
 8003bb4:	1152      	asrs	r2, r2, #5
 8003bb6:	17db      	asrs	r3, r3, #31
 8003bb8:	1ad5      	subs	r5, r2, r3
 8003bba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8003c34 <main+0x50c>)
 8003bbe:	fb83 1302 	smull	r1, r3, r3, r2
 8003bc2:	1159      	asrs	r1, r3, #5
 8003bc4:	17d3      	asrs	r3, r2, #31
 8003bc6:	1acb      	subs	r3, r1, r3
 8003bc8:	2164      	movs	r1, #100	@ 0x64
 8003bca:	fb01 f303 	mul.w	r3, r1, r3
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003bd2:	4918      	ldr	r1, [pc, #96]	@ (8003c34 <main+0x50c>)
 8003bd4:	fb81 0102 	smull	r0, r1, r1, r2
 8003bd8:	1149      	asrs	r1, r1, #5
 8003bda:	17d2      	asrs	r2, r2, #31
 8003bdc:	1a88      	subs	r0, r1, r2
 8003bde:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003be0:	4a14      	ldr	r2, [pc, #80]	@ (8003c34 <main+0x50c>)
 8003be2:	fb82 4201 	smull	r4, r2, r2, r1
 8003be6:	1154      	asrs	r4, r2, #5
 8003be8:	17ca      	asrs	r2, r1, #31
 8003bea:	1aa2      	subs	r2, r4, r2
 8003bec:	2464      	movs	r4, #100	@ 0x64
 8003bee:	fb04 f202 	mul.w	r2, r4, r2
 8003bf2:	1a8a      	subs	r2, r1, r2
 8003bf4:	1d3c      	adds	r4, r7, #4
 8003bf6:	9202      	str	r2, [sp, #8]
 8003bf8:	9001      	str	r0, [sp, #4]
 8003bfa:	9300      	str	r3, [sp, #0]
 8003bfc:	462b      	mov	r3, r5
 8003bfe:	4a0e      	ldr	r2, [pc, #56]	@ (8003c38 <main+0x510>)
 8003c00:	214b      	movs	r1, #75	@ 0x4b
 8003c02:	4620      	mov	r0, r4
 8003c04:	f003 fa48 	bl	8007098 <sniprintf>
	           HAL_UART_Transmit(&huart1, (uint8_t*)buf2, strlen(buf2), HAL_MAX_DELAY); // transmission BME> Kikiwi
 8003c08:	1d3b      	adds	r3, r7, #4
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7fc fab8 	bl	8000180 <strlen>
 8003c10:	4603      	mov	r3, r0
 8003c12:	b29a      	uxth	r2, r3
 8003c14:	1d39      	adds	r1, r7, #4
 8003c16:	f04f 33ff 	mov.w	r3, #4294967295
 8003c1a:	4805      	ldr	r0, [pc, #20]	@ (8003c30 <main+0x508>)
 8003c1c:	f002 fad8 	bl	80061d0 <HAL_UART_Transmit>

	           HAL_Delay(2000); // A voir si besoin
 8003c20:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003c24:	f000 fc5e 	bl	80044e4 <HAL_Delay>
	    {
 8003c28:	e5c4      	b.n	80037b4 <main+0x8c>
 8003c2a:	bf00      	nop
 8003c2c:	0800a2ec 	.word	0x0800a2ec
 8003c30:	200003b0 	.word	0x200003b0
 8003c34:	51eb851f 	.word	0x51eb851f
 8003c38:	0800a314 	.word	0x0800a314

08003c3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b092      	sub	sp, #72	@ 0x48
 8003c40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003c42:	f107 0314 	add.w	r3, r7, #20
 8003c46:	2234      	movs	r2, #52	@ 0x34
 8003c48:	2100      	movs	r1, #0
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f003 fb30 	bl	80072b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003c50:	463b      	mov	r3, r7
 8003c52:	2200      	movs	r2, #0
 8003c54:	601a      	str	r2, [r3, #0]
 8003c56:	605a      	str	r2, [r3, #4]
 8003c58:	609a      	str	r2, [r3, #8]
 8003c5a:	60da      	str	r2, [r3, #12]
 8003c5c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8003cc8 <SystemClock_Config+0x8c>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8003c66:	4a18      	ldr	r2, [pc, #96]	@ (8003cc8 <SystemClock_Config+0x8c>)
 8003c68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c6c:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8003c6e:	2310      	movs	r3, #16
 8003c70:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003c72:	2301      	movs	r3, #1
 8003c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003c76:	2300      	movs	r3, #0
 8003c78:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8003c7a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8003c7e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003c80:	2300      	movs	r3, #0
 8003c82:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c84:	f107 0314 	add.w	r3, r7, #20
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f000 fed9 	bl	8004a40 <HAL_RCC_OscConfig>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8003c94:	f000 f966 	bl	8003f64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c98:	230f      	movs	r3, #15
 8003c9a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003cac:	463b      	mov	r3, r7
 8003cae:	2100      	movs	r1, #0
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f001 f9f5 	bl	80050a0 <HAL_RCC_ClockConfig>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8003cbc:	f000 f952 	bl	8003f64 <Error_Handler>
  }
}
 8003cc0:	bf00      	nop
 8003cc2:	3748      	adds	r7, #72	@ 0x48
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	40007000 	.word	0x40007000

08003ccc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003cd0:	4b17      	ldr	r3, [pc, #92]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003cd2:	4a18      	ldr	r2, [pc, #96]	@ (8003d34 <MX_SPI2_Init+0x68>)
 8003cd4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003cd6:	4b16      	ldr	r3, [pc, #88]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003cd8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003cdc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003cde:	4b14      	ldr	r3, [pc, #80]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ce4:	4b12      	ldr	r3, [pc, #72]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cea:	4b11      	ldr	r3, [pc, #68]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003cf8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cfc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d04:	4b0a      	ldr	r3, [pc, #40]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d0a:	4b09      	ldr	r3, [pc, #36]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d10:	4b07      	ldr	r3, [pc, #28]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003d16:	4b06      	ldr	r3, [pc, #24]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003d18:	220a      	movs	r2, #10
 8003d1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003d1c:	4804      	ldr	r0, [pc, #16]	@ (8003d30 <MX_SPI2_Init+0x64>)
 8003d1e:	f001 fc43 	bl	80055a8 <HAL_SPI_Init>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003d28:	f000 f91c 	bl	8003f64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003d2c:	bf00      	nop
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	20000300 	.word	0x20000300
 8003d34:	40003800 	.word	0x40003800

08003d38 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003d3c:	4b17      	ldr	r3, [pc, #92]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d3e:	4a18      	ldr	r2, [pc, #96]	@ (8003da0 <MX_SPI3_Init+0x68>)
 8003d40:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003d42:	4b16      	ldr	r3, [pc, #88]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003d48:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003d4a:	4b14      	ldr	r3, [pc, #80]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d50:	4b12      	ldr	r3, [pc, #72]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d56:	4b11      	ldr	r3, [pc, #68]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003d62:	4b0e      	ldr	r3, [pc, #56]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d68:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d70:	4b0a      	ldr	r3, [pc, #40]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d76:	4b09      	ldr	r3, [pc, #36]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d7c:	4b07      	ldr	r3, [pc, #28]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003d82:	4b06      	ldr	r3, [pc, #24]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d84:	220a      	movs	r2, #10
 8003d86:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003d88:	4804      	ldr	r0, [pc, #16]	@ (8003d9c <MX_SPI3_Init+0x64>)
 8003d8a:	f001 fc0d 	bl	80055a8 <HAL_SPI_Init>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003d94:	f000 f8e6 	bl	8003f64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003d98:	bf00      	nop
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	20000358 	.word	0x20000358
 8003da0:	40003c00 	.word	0x40003c00

08003da4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003da8:	4b11      	ldr	r3, [pc, #68]	@ (8003df0 <MX_USART1_UART_Init+0x4c>)
 8003daa:	4a12      	ldr	r2, [pc, #72]	@ (8003df4 <MX_USART1_UART_Init+0x50>)
 8003dac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003dae:	4b10      	ldr	r3, [pc, #64]	@ (8003df0 <MX_USART1_UART_Init+0x4c>)
 8003db0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003db4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003db6:	4b0e      	ldr	r3, [pc, #56]	@ (8003df0 <MX_USART1_UART_Init+0x4c>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8003df0 <MX_USART1_UART_Init+0x4c>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8003df0 <MX_USART1_UART_Init+0x4c>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003dc8:	4b09      	ldr	r3, [pc, #36]	@ (8003df0 <MX_USART1_UART_Init+0x4c>)
 8003dca:	220c      	movs	r2, #12
 8003dcc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003dce:	4b08      	ldr	r3, [pc, #32]	@ (8003df0 <MX_USART1_UART_Init+0x4c>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003dd4:	4b06      	ldr	r3, [pc, #24]	@ (8003df0 <MX_USART1_UART_Init+0x4c>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003dda:	4805      	ldr	r0, [pc, #20]	@ (8003df0 <MX_USART1_UART_Init+0x4c>)
 8003ddc:	f002 f9a8 	bl	8006130 <HAL_UART_Init>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003de6:	f000 f8bd 	bl	8003f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003dea:	bf00      	nop
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	200003b0 	.word	0x200003b0
 8003df4:	40013800 	.word	0x40013800

08003df8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003dfc:	4b11      	ldr	r3, [pc, #68]	@ (8003e44 <MX_USART2_UART_Init+0x4c>)
 8003dfe:	4a12      	ldr	r2, [pc, #72]	@ (8003e48 <MX_USART2_UART_Init+0x50>)
 8003e00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003e02:	4b10      	ldr	r3, [pc, #64]	@ (8003e44 <MX_USART2_UART_Init+0x4c>)
 8003e04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003e08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003e44 <MX_USART2_UART_Init+0x4c>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003e10:	4b0c      	ldr	r3, [pc, #48]	@ (8003e44 <MX_USART2_UART_Init+0x4c>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003e16:	4b0b      	ldr	r3, [pc, #44]	@ (8003e44 <MX_USART2_UART_Init+0x4c>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003e1c:	4b09      	ldr	r3, [pc, #36]	@ (8003e44 <MX_USART2_UART_Init+0x4c>)
 8003e1e:	220c      	movs	r2, #12
 8003e20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e22:	4b08      	ldr	r3, [pc, #32]	@ (8003e44 <MX_USART2_UART_Init+0x4c>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e28:	4b06      	ldr	r3, [pc, #24]	@ (8003e44 <MX_USART2_UART_Init+0x4c>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003e2e:	4805      	ldr	r0, [pc, #20]	@ (8003e44 <MX_USART2_UART_Init+0x4c>)
 8003e30:	f002 f97e 	bl	8006130 <HAL_UART_Init>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003e3a:	f000 f893 	bl	8003f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003e3e:	bf00      	nop
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	200003f8 	.word	0x200003f8
 8003e48:	40004400 	.word	0x40004400

08003e4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003e50:	4b11      	ldr	r3, [pc, #68]	@ (8003e98 <MX_USART3_UART_Init+0x4c>)
 8003e52:	4a12      	ldr	r2, [pc, #72]	@ (8003e9c <MX_USART3_UART_Init+0x50>)
 8003e54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003e56:	4b10      	ldr	r3, [pc, #64]	@ (8003e98 <MX_USART3_UART_Init+0x4c>)
 8003e58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003e5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8003e98 <MX_USART3_UART_Init+0x4c>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003e64:	4b0c      	ldr	r3, [pc, #48]	@ (8003e98 <MX_USART3_UART_Init+0x4c>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e98 <MX_USART3_UART_Init+0x4c>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003e70:	4b09      	ldr	r3, [pc, #36]	@ (8003e98 <MX_USART3_UART_Init+0x4c>)
 8003e72:	220c      	movs	r2, #12
 8003e74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e76:	4b08      	ldr	r3, [pc, #32]	@ (8003e98 <MX_USART3_UART_Init+0x4c>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e7c:	4b06      	ldr	r3, [pc, #24]	@ (8003e98 <MX_USART3_UART_Init+0x4c>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003e82:	4805      	ldr	r0, [pc, #20]	@ (8003e98 <MX_USART3_UART_Init+0x4c>)
 8003e84:	f002 f954 	bl	8006130 <HAL_UART_Init>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003e8e:	f000 f869 	bl	8003f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003e92:	bf00      	nop
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	20000440 	.word	0x20000440
 8003e9c:	40004800 	.word	0x40004800

08003ea0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b088      	sub	sp, #32
 8003ea4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ea6:	f107 030c 	add.w	r3, r7, #12
 8003eaa:	2200      	movs	r2, #0
 8003eac:	601a      	str	r2, [r3, #0]
 8003eae:	605a      	str	r2, [r3, #4]
 8003eb0:	609a      	str	r2, [r3, #8]
 8003eb2:	60da      	str	r2, [r3, #12]
 8003eb4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eb6:	4b28      	ldr	r3, [pc, #160]	@ (8003f58 <MX_GPIO_Init+0xb8>)
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	4a27      	ldr	r2, [pc, #156]	@ (8003f58 <MX_GPIO_Init+0xb8>)
 8003ebc:	f043 0301 	orr.w	r3, r3, #1
 8003ec0:	61d3      	str	r3, [r2, #28]
 8003ec2:	4b25      	ldr	r3, [pc, #148]	@ (8003f58 <MX_GPIO_Init+0xb8>)
 8003ec4:	69db      	ldr	r3, [r3, #28]
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	60bb      	str	r3, [r7, #8]
 8003ecc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ece:	4b22      	ldr	r3, [pc, #136]	@ (8003f58 <MX_GPIO_Init+0xb8>)
 8003ed0:	69db      	ldr	r3, [r3, #28]
 8003ed2:	4a21      	ldr	r2, [pc, #132]	@ (8003f58 <MX_GPIO_Init+0xb8>)
 8003ed4:	f043 0302 	orr.w	r3, r3, #2
 8003ed8:	61d3      	str	r3, [r2, #28]
 8003eda:	4b1f      	ldr	r3, [pc, #124]	@ (8003f58 <MX_GPIO_Init+0xb8>)
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	607b      	str	r3, [r7, #4]
 8003ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ee6:	4b1c      	ldr	r3, [pc, #112]	@ (8003f58 <MX_GPIO_Init+0xb8>)
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	4a1b      	ldr	r2, [pc, #108]	@ (8003f58 <MX_GPIO_Init+0xb8>)
 8003eec:	f043 0304 	orr.w	r3, r3, #4
 8003ef0:	61d3      	str	r3, [r2, #28]
 8003ef2:	4b19      	ldr	r3, [pc, #100]	@ (8003f58 <MX_GPIO_Init+0xb8>)
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	f003 0304 	and.w	r3, r3, #4
 8003efa:	603b      	str	r3, [r7, #0]
 8003efc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8003efe:	2200      	movs	r2, #0
 8003f00:	f240 11f1 	movw	r1, #497	@ 0x1f1
 8003f04:	4815      	ldr	r0, [pc, #84]	@ (8003f5c <MX_GPIO_Init+0xbc>)
 8003f06:	f000 fd83 	bl	8004a10 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	2101      	movs	r1, #1
 8003f0e:	4814      	ldr	r0, [pc, #80]	@ (8003f60 <MX_GPIO_Init+0xc0>)
 8003f10:	f000 fd7e 	bl	8004a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA4 PA5 PA6
                           PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8003f14:	f240 13f1 	movw	r3, #497	@ 0x1f1
 8003f18:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f22:	2300      	movs	r3, #0
 8003f24:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f26:	f107 030c 	add.w	r3, r7, #12
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	480b      	ldr	r0, [pc, #44]	@ (8003f5c <MX_GPIO_Init+0xbc>)
 8003f2e:	f000 fbdf 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003f32:	2301      	movs	r3, #1
 8003f34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f36:	2301      	movs	r3, #1
 8003f38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f42:	f107 030c 	add.w	r3, r7, #12
 8003f46:	4619      	mov	r1, r3
 8003f48:	4805      	ldr	r0, [pc, #20]	@ (8003f60 <MX_GPIO_Init+0xc0>)
 8003f4a:	f000 fbd1 	bl	80046f0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003f4e:	bf00      	nop
 8003f50:	3720      	adds	r7, #32
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	40023800 	.word	0x40023800
 8003f5c:	40020000 	.word	0x40020000
 8003f60:	40020400 	.word	0x40020400

08003f64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f68:	b672      	cpsid	i
}
 8003f6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003f6c:	bf00      	nop
 8003f6e:	e7fd      	b.n	8003f6c <Error_Handler+0x8>

08003f70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b085      	sub	sp, #20
 8003f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8003f76:	4b14      	ldr	r3, [pc, #80]	@ (8003fc8 <HAL_MspInit+0x58>)
 8003f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7a:	4a13      	ldr	r2, [pc, #76]	@ (8003fc8 <HAL_MspInit+0x58>)
 8003f7c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003f80:	6253      	str	r3, [r2, #36]	@ 0x24
 8003f82:	4b11      	ldr	r3, [pc, #68]	@ (8003fc8 <HAL_MspInit+0x58>)
 8003f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f8a:	60fb      	str	r3, [r7, #12]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003fc8 <HAL_MspInit+0x58>)
 8003f90:	6a1b      	ldr	r3, [r3, #32]
 8003f92:	4a0d      	ldr	r2, [pc, #52]	@ (8003fc8 <HAL_MspInit+0x58>)
 8003f94:	f043 0301 	orr.w	r3, r3, #1
 8003f98:	6213      	str	r3, [r2, #32]
 8003f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc8 <HAL_MspInit+0x58>)
 8003f9c:	6a1b      	ldr	r3, [r3, #32]
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	60bb      	str	r3, [r7, #8]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fa6:	4b08      	ldr	r3, [pc, #32]	@ (8003fc8 <HAL_MspInit+0x58>)
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	4a07      	ldr	r2, [pc, #28]	@ (8003fc8 <HAL_MspInit+0x58>)
 8003fac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fb0:	6253      	str	r3, [r2, #36]	@ 0x24
 8003fb2:	4b05      	ldr	r3, [pc, #20]	@ (8003fc8 <HAL_MspInit+0x58>)
 8003fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fba:	607b      	str	r3, [r7, #4]
 8003fbc:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fbe:	bf00      	nop
 8003fc0:	3714      	adds	r7, #20
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bc80      	pop	{r7}
 8003fc6:	4770      	bx	lr
 8003fc8:	40023800 	.word	0x40023800

08003fcc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b08c      	sub	sp, #48	@ 0x30
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fd4:	f107 031c 	add.w	r3, r7, #28
 8003fd8:	2200      	movs	r2, #0
 8003fda:	601a      	str	r2, [r3, #0]
 8003fdc:	605a      	str	r2, [r3, #4]
 8003fde:	609a      	str	r2, [r3, #8]
 8003fe0:	60da      	str	r2, [r3, #12]
 8003fe2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a2f      	ldr	r2, [pc, #188]	@ (80040a8 <HAL_SPI_MspInit+0xdc>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d129      	bne.n	8004042 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003fee:	4b2f      	ldr	r3, [pc, #188]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff2:	4a2e      	ldr	r2, [pc, #184]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 8003ff4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ff8:	6253      	str	r3, [r2, #36]	@ 0x24
 8003ffa:	4b2c      	ldr	r3, [pc, #176]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004002:	61bb      	str	r3, [r7, #24]
 8004004:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004006:	4b29      	ldr	r3, [pc, #164]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	4a28      	ldr	r2, [pc, #160]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 800400c:	f043 0302 	orr.w	r3, r3, #2
 8004010:	61d3      	str	r3, [r2, #28]
 8004012:	4b26      	ldr	r3, [pc, #152]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	617b      	str	r3, [r7, #20]
 800401c:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800401e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8004022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004024:	2302      	movs	r3, #2
 8004026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004028:	2300      	movs	r3, #0
 800402a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800402c:	2303      	movs	r3, #3
 800402e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004030:	2305      	movs	r3, #5
 8004032:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004034:	f107 031c 	add.w	r3, r7, #28
 8004038:	4619      	mov	r1, r3
 800403a:	481d      	ldr	r0, [pc, #116]	@ (80040b0 <HAL_SPI_MspInit+0xe4>)
 800403c:	f000 fb58 	bl	80046f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004040:	e02d      	b.n	800409e <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a1b      	ldr	r2, [pc, #108]	@ (80040b4 <HAL_SPI_MspInit+0xe8>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d128      	bne.n	800409e <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800404c:	4b17      	ldr	r3, [pc, #92]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 800404e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004050:	4a16      	ldr	r2, [pc, #88]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 8004052:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004056:	6253      	str	r3, [r2, #36]	@ 0x24
 8004058:	4b14      	ldr	r3, [pc, #80]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 800405a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004060:	613b      	str	r3, [r7, #16]
 8004062:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004064:	4b11      	ldr	r3, [pc, #68]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 8004066:	69db      	ldr	r3, [r3, #28]
 8004068:	4a10      	ldr	r2, [pc, #64]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 800406a:	f043 0304 	orr.w	r3, r3, #4
 800406e:	61d3      	str	r3, [r2, #28]
 8004070:	4b0e      	ldr	r3, [pc, #56]	@ (80040ac <HAL_SPI_MspInit+0xe0>)
 8004072:	69db      	ldr	r3, [r3, #28]
 8004074:	f003 0304 	and.w	r3, r3, #4
 8004078:	60fb      	str	r3, [r7, #12]
 800407a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800407c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004082:	2302      	movs	r3, #2
 8004084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004086:	2300      	movs	r3, #0
 8004088:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800408a:	2303      	movs	r3, #3
 800408c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800408e:	2306      	movs	r3, #6
 8004090:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004092:	f107 031c 	add.w	r3, r7, #28
 8004096:	4619      	mov	r1, r3
 8004098:	4807      	ldr	r0, [pc, #28]	@ (80040b8 <HAL_SPI_MspInit+0xec>)
 800409a:	f000 fb29 	bl	80046f0 <HAL_GPIO_Init>
}
 800409e:	bf00      	nop
 80040a0:	3730      	adds	r7, #48	@ 0x30
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40003800 	.word	0x40003800
 80040ac:	40023800 	.word	0x40023800
 80040b0:	40020400 	.word	0x40020400
 80040b4:	40003c00 	.word	0x40003c00
 80040b8:	40020800 	.word	0x40020800

080040bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b08e      	sub	sp, #56	@ 0x38
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	605a      	str	r2, [r3, #4]
 80040ce:	609a      	str	r2, [r3, #8]
 80040d0:	60da      	str	r2, [r3, #12]
 80040d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a46      	ldr	r2, [pc, #280]	@ (80041f4 <HAL_UART_MspInit+0x138>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d129      	bne.n	8004132 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80040de:	4b46      	ldr	r3, [pc, #280]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	4a45      	ldr	r2, [pc, #276]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 80040e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040e8:	6213      	str	r3, [r2, #32]
 80040ea:	4b43      	ldr	r3, [pc, #268]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040f2:	623b      	str	r3, [r7, #32]
 80040f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040f6:	4b40      	ldr	r3, [pc, #256]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 80040f8:	69db      	ldr	r3, [r3, #28]
 80040fa:	4a3f      	ldr	r2, [pc, #252]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 80040fc:	f043 0301 	orr.w	r3, r3, #1
 8004100:	61d3      	str	r3, [r2, #28]
 8004102:	4b3d      	ldr	r3, [pc, #244]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	61fb      	str	r3, [r7, #28]
 800410c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800410e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004112:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004114:	2302      	movs	r3, #2
 8004116:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004118:	2300      	movs	r3, #0
 800411a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800411c:	2303      	movs	r3, #3
 800411e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004120:	2307      	movs	r3, #7
 8004122:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004124:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004128:	4619      	mov	r1, r3
 800412a:	4834      	ldr	r0, [pc, #208]	@ (80041fc <HAL_UART_MspInit+0x140>)
 800412c:	f000 fae0 	bl	80046f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004130:	e05b      	b.n	80041ea <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART2)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a32      	ldr	r2, [pc, #200]	@ (8004200 <HAL_UART_MspInit+0x144>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d128      	bne.n	800418e <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART2_CLK_ENABLE();
 800413c:	4b2e      	ldr	r3, [pc, #184]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 800413e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004140:	4a2d      	ldr	r2, [pc, #180]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 8004142:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004146:	6253      	str	r3, [r2, #36]	@ 0x24
 8004148:	4b2b      	ldr	r3, [pc, #172]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 800414a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004150:	61bb      	str	r3, [r7, #24]
 8004152:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004154:	4b28      	ldr	r3, [pc, #160]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 8004156:	69db      	ldr	r3, [r3, #28]
 8004158:	4a27      	ldr	r2, [pc, #156]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 800415a:	f043 0301 	orr.w	r3, r3, #1
 800415e:	61d3      	str	r3, [r2, #28]
 8004160:	4b25      	ldr	r3, [pc, #148]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 8004162:	69db      	ldr	r3, [r3, #28]
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	617b      	str	r3, [r7, #20]
 800416a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800416c:	230c      	movs	r3, #12
 800416e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004170:	2302      	movs	r3, #2
 8004172:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004174:	2300      	movs	r3, #0
 8004176:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004178:	2303      	movs	r3, #3
 800417a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800417c:	2307      	movs	r3, #7
 800417e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004180:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004184:	4619      	mov	r1, r3
 8004186:	481d      	ldr	r0, [pc, #116]	@ (80041fc <HAL_UART_MspInit+0x140>)
 8004188:	f000 fab2 	bl	80046f0 <HAL_GPIO_Init>
}
 800418c:	e02d      	b.n	80041ea <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART3)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a1c      	ldr	r2, [pc, #112]	@ (8004204 <HAL_UART_MspInit+0x148>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d128      	bne.n	80041ea <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004198:	4b17      	ldr	r3, [pc, #92]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 800419a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419c:	4a16      	ldr	r2, [pc, #88]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 800419e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041a2:	6253      	str	r3, [r2, #36]	@ 0x24
 80041a4:	4b14      	ldr	r3, [pc, #80]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 80041a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041ac:	613b      	str	r3, [r7, #16]
 80041ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041b0:	4b11      	ldr	r3, [pc, #68]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 80041b2:	69db      	ldr	r3, [r3, #28]
 80041b4:	4a10      	ldr	r2, [pc, #64]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 80041b6:	f043 0302 	orr.w	r3, r3, #2
 80041ba:	61d3      	str	r3, [r2, #28]
 80041bc:	4b0e      	ldr	r3, [pc, #56]	@ (80041f8 <HAL_UART_MspInit+0x13c>)
 80041be:	69db      	ldr	r3, [r3, #28]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	60fb      	str	r3, [r7, #12]
 80041c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80041c8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80041cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ce:	2302      	movs	r3, #2
 80041d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d2:	2300      	movs	r3, #0
 80041d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041d6:	2303      	movs	r3, #3
 80041d8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80041da:	2307      	movs	r3, #7
 80041dc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041e2:	4619      	mov	r1, r3
 80041e4:	4808      	ldr	r0, [pc, #32]	@ (8004208 <HAL_UART_MspInit+0x14c>)
 80041e6:	f000 fa83 	bl	80046f0 <HAL_GPIO_Init>
}
 80041ea:	bf00      	nop
 80041ec:	3738      	adds	r7, #56	@ 0x38
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	40013800 	.word	0x40013800
 80041f8:	40023800 	.word	0x40023800
 80041fc:	40020000 	.word	0x40020000
 8004200:	40004400 	.word	0x40004400
 8004204:	40004800 	.word	0x40004800
 8004208:	40020400 	.word	0x40020400

0800420c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800420c:	b480      	push	{r7}
 800420e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004210:	bf00      	nop
 8004212:	e7fd      	b.n	8004210 <NMI_Handler+0x4>

08004214 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004214:	b480      	push	{r7}
 8004216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004218:	bf00      	nop
 800421a:	e7fd      	b.n	8004218 <HardFault_Handler+0x4>

0800421c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004220:	bf00      	nop
 8004222:	e7fd      	b.n	8004220 <MemManage_Handler+0x4>

08004224 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004228:	bf00      	nop
 800422a:	e7fd      	b.n	8004228 <BusFault_Handler+0x4>

0800422c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004230:	bf00      	nop
 8004232:	e7fd      	b.n	8004230 <UsageFault_Handler+0x4>

08004234 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004234:	b480      	push	{r7}
 8004236:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004238:	bf00      	nop
 800423a:	46bd      	mov	sp, r7
 800423c:	bc80      	pop	{r7}
 800423e:	4770      	bx	lr

08004240 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004244:	bf00      	nop
 8004246:	46bd      	mov	sp, r7
 8004248:	bc80      	pop	{r7}
 800424a:	4770      	bx	lr

0800424c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800424c:	b480      	push	{r7}
 800424e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004250:	bf00      	nop
 8004252:	46bd      	mov	sp, r7
 8004254:	bc80      	pop	{r7}
 8004256:	4770      	bx	lr

08004258 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800425c:	f000 f926 	bl	80044ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004260:	bf00      	nop
 8004262:	bd80      	pop	{r7, pc}

08004264 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004264:	b480      	push	{r7}
 8004266:	af00      	add	r7, sp, #0
  return 1;
 8004268:	2301      	movs	r3, #1
}
 800426a:	4618      	mov	r0, r3
 800426c:	46bd      	mov	sp, r7
 800426e:	bc80      	pop	{r7}
 8004270:	4770      	bx	lr

08004272 <_kill>:

int _kill(int pid, int sig)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b082      	sub	sp, #8
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
 800427a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800427c:	f003 f86a 	bl	8007354 <__errno>
 8004280:	4603      	mov	r3, r0
 8004282:	2216      	movs	r2, #22
 8004284:	601a      	str	r2, [r3, #0]
  return -1;
 8004286:	f04f 33ff 	mov.w	r3, #4294967295
}
 800428a:	4618      	mov	r0, r3
 800428c:	3708      	adds	r7, #8
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <_exit>:

void _exit (int status)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b082      	sub	sp, #8
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800429a:	f04f 31ff 	mov.w	r1, #4294967295
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f7ff ffe7 	bl	8004272 <_kill>
  while (1) {}    /* Make sure we hang here */
 80042a4:	bf00      	nop
 80042a6:	e7fd      	b.n	80042a4 <_exit+0x12>

080042a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042b4:	2300      	movs	r3, #0
 80042b6:	617b      	str	r3, [r7, #20]
 80042b8:	e00a      	b.n	80042d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80042ba:	f3af 8000 	nop.w
 80042be:	4601      	mov	r1, r0
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	1c5a      	adds	r2, r3, #1
 80042c4:	60ba      	str	r2, [r7, #8]
 80042c6:	b2ca      	uxtb	r2, r1
 80042c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	3301      	adds	r3, #1
 80042ce:	617b      	str	r3, [r7, #20]
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	dbf0      	blt.n	80042ba <_read+0x12>
  }

  return len;
 80042d8:	687b      	ldr	r3, [r7, #4]
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3718      	adds	r7, #24
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b083      	sub	sp, #12
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80042ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	370c      	adds	r7, #12
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bc80      	pop	{r7}
 80042f6:	4770      	bx	lr

080042f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004308:	605a      	str	r2, [r3, #4]
  return 0;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	bc80      	pop	{r7}
 8004314:	4770      	bx	lr

08004316 <_isatty>:

int _isatty(int file)
{
 8004316:	b480      	push	{r7}
 8004318:	b083      	sub	sp, #12
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800431e:	2301      	movs	r3, #1
}
 8004320:	4618      	mov	r0, r3
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	bc80      	pop	{r7}
 8004328:	4770      	bx	lr

0800432a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800432a:	b480      	push	{r7}
 800432c:	b085      	sub	sp, #20
 800432e:	af00      	add	r7, sp, #0
 8004330:	60f8      	str	r0, [r7, #12]
 8004332:	60b9      	str	r1, [r7, #8]
 8004334:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3714      	adds	r7, #20
 800433c:	46bd      	mov	sp, r7
 800433e:	bc80      	pop	{r7}
 8004340:	4770      	bx	lr
	...

08004344 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800434c:	4a14      	ldr	r2, [pc, #80]	@ (80043a0 <_sbrk+0x5c>)
 800434e:	4b15      	ldr	r3, [pc, #84]	@ (80043a4 <_sbrk+0x60>)
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004358:	4b13      	ldr	r3, [pc, #76]	@ (80043a8 <_sbrk+0x64>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d102      	bne.n	8004366 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004360:	4b11      	ldr	r3, [pc, #68]	@ (80043a8 <_sbrk+0x64>)
 8004362:	4a12      	ldr	r2, [pc, #72]	@ (80043ac <_sbrk+0x68>)
 8004364:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004366:	4b10      	ldr	r3, [pc, #64]	@ (80043a8 <_sbrk+0x64>)
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4413      	add	r3, r2
 800436e:	693a      	ldr	r2, [r7, #16]
 8004370:	429a      	cmp	r2, r3
 8004372:	d207      	bcs.n	8004384 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004374:	f002 ffee 	bl	8007354 <__errno>
 8004378:	4603      	mov	r3, r0
 800437a:	220c      	movs	r2, #12
 800437c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800437e:	f04f 33ff 	mov.w	r3, #4294967295
 8004382:	e009      	b.n	8004398 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004384:	4b08      	ldr	r3, [pc, #32]	@ (80043a8 <_sbrk+0x64>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800438a:	4b07      	ldr	r3, [pc, #28]	@ (80043a8 <_sbrk+0x64>)
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4413      	add	r3, r2
 8004392:	4a05      	ldr	r2, [pc, #20]	@ (80043a8 <_sbrk+0x64>)
 8004394:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004396:	68fb      	ldr	r3, [r7, #12]
}
 8004398:	4618      	mov	r0, r3
 800439a:	3718      	adds	r7, #24
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	20014000 	.word	0x20014000
 80043a4:	00000400 	.word	0x00000400
 80043a8:	200004ac 	.word	0x200004ac
 80043ac:	20000600 	.word	0x20000600

080043b0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80043b0:	b480      	push	{r7}
 80043b2:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80043b4:	bf00      	nop
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bc80      	pop	{r7}
 80043ba:	4770      	bx	lr

080043bc <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 80043bc:	f7ff fff8 	bl	80043b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80043c0:	480b      	ldr	r0, [pc, #44]	@ (80043f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80043c2:	490c      	ldr	r1, [pc, #48]	@ (80043f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80043c4:	4a0c      	ldr	r2, [pc, #48]	@ (80043f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80043c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80043c8:	e002      	b.n	80043d0 <LoopCopyDataInit>

080043ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80043ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80043cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80043ce:	3304      	adds	r3, #4

080043d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80043d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80043d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80043d4:	d3f9      	bcc.n	80043ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80043d6:	4a09      	ldr	r2, [pc, #36]	@ (80043fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80043d8:	4c09      	ldr	r4, [pc, #36]	@ (8004400 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80043da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80043dc:	e001      	b.n	80043e2 <LoopFillZerobss>

080043de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80043de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043e0:	3204      	adds	r2, #4

080043e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043e4:	d3fb      	bcc.n	80043de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80043e6:	f002 ffbb 	bl	8007360 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80043ea:	f7ff f99d 	bl	8003728 <main>
  bx lr
 80043ee:	4770      	bx	lr
  ldr r0, =_sdata
 80043f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80043f4:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 80043f8:	0800a708 	.word	0x0800a708
  ldr r2, =_sbss
 80043fc:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004400:	20000600 	.word	0x20000600

08004404 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004404:	e7fe      	b.n	8004404 <ADC1_IRQHandler>

08004406 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	b082      	sub	sp, #8
 800440a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800440c:	2300      	movs	r3, #0
 800440e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004410:	2003      	movs	r0, #3
 8004412:	f000 f939 	bl	8004688 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004416:	200f      	movs	r0, #15
 8004418:	f000 f80e 	bl	8004438 <HAL_InitTick>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d002      	beq.n	8004428 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	71fb      	strb	r3, [r7, #7]
 8004426:	e001      	b.n	800442c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004428:	f7ff fda2 	bl	8003f70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800442c:	79fb      	ldrb	r3, [r7, #7]
}
 800442e:	4618      	mov	r0, r3
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
	...

08004438 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004440:	2300      	movs	r3, #0
 8004442:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004444:	4b16      	ldr	r3, [pc, #88]	@ (80044a0 <HAL_InitTick+0x68>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d022      	beq.n	8004492 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800444c:	4b15      	ldr	r3, [pc, #84]	@ (80044a4 <HAL_InitTick+0x6c>)
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	4b13      	ldr	r3, [pc, #76]	@ (80044a0 <HAL_InitTick+0x68>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004458:	fbb1 f3f3 	udiv	r3, r1, r3
 800445c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004460:	4618      	mov	r0, r3
 8004462:	f000 f938 	bl	80046d6 <HAL_SYSTICK_Config>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10f      	bne.n	800448c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b0f      	cmp	r3, #15
 8004470:	d809      	bhi.n	8004486 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004472:	2200      	movs	r2, #0
 8004474:	6879      	ldr	r1, [r7, #4]
 8004476:	f04f 30ff 	mov.w	r0, #4294967295
 800447a:	f000 f910 	bl	800469e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800447e:	4a0a      	ldr	r2, [pc, #40]	@ (80044a8 <HAL_InitTick+0x70>)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6013      	str	r3, [r2, #0]
 8004484:	e007      	b.n	8004496 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	73fb      	strb	r3, [r7, #15]
 800448a:	e004      	b.n	8004496 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	73fb      	strb	r3, [r7, #15]
 8004490:	e001      	b.n	8004496 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004496:	7bfb      	ldrb	r3, [r7, #15]
}
 8004498:	4618      	mov	r0, r3
 800449a:	3710      	adds	r7, #16
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	20000010 	.word	0x20000010
 80044a4:	20000008 	.word	0x20000008
 80044a8:	2000000c 	.word	0x2000000c

080044ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80044b0:	4b05      	ldr	r3, [pc, #20]	@ (80044c8 <HAL_IncTick+0x1c>)
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	4b05      	ldr	r3, [pc, #20]	@ (80044cc <HAL_IncTick+0x20>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4413      	add	r3, r2
 80044ba:	4a03      	ldr	r2, [pc, #12]	@ (80044c8 <HAL_IncTick+0x1c>)
 80044bc:	6013      	str	r3, [r2, #0]
}
 80044be:	bf00      	nop
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bc80      	pop	{r7}
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	200004b0 	.word	0x200004b0
 80044cc:	20000010 	.word	0x20000010

080044d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
  return uwTick;
 80044d4:	4b02      	ldr	r3, [pc, #8]	@ (80044e0 <HAL_GetTick+0x10>)
 80044d6:	681b      	ldr	r3, [r3, #0]
}
 80044d8:	4618      	mov	r0, r3
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr
 80044e0:	200004b0 	.word	0x200004b0

080044e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044ec:	f7ff fff0 	bl	80044d0 <HAL_GetTick>
 80044f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fc:	d004      	beq.n	8004508 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80044fe:	4b09      	ldr	r3, [pc, #36]	@ (8004524 <HAL_Delay+0x40>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	4413      	add	r3, r2
 8004506:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004508:	bf00      	nop
 800450a:	f7ff ffe1 	bl	80044d0 <HAL_GetTick>
 800450e:	4602      	mov	r2, r0
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	429a      	cmp	r2, r3
 8004518:	d8f7      	bhi.n	800450a <HAL_Delay+0x26>
  {
  }
}
 800451a:	bf00      	nop
 800451c:	bf00      	nop
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	20000010 	.word	0x20000010

08004528 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004528:	b480      	push	{r7}
 800452a:	b085      	sub	sp, #20
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004538:	4b0c      	ldr	r3, [pc, #48]	@ (800456c <__NVIC_SetPriorityGrouping+0x44>)
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004544:	4013      	ands	r3, r2
 8004546:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004550:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004554:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004558:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800455a:	4a04      	ldr	r2, [pc, #16]	@ (800456c <__NVIC_SetPriorityGrouping+0x44>)
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	60d3      	str	r3, [r2, #12]
}
 8004560:	bf00      	nop
 8004562:	3714      	adds	r7, #20
 8004564:	46bd      	mov	sp, r7
 8004566:	bc80      	pop	{r7}
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	e000ed00 	.word	0xe000ed00

08004570 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004570:	b480      	push	{r7}
 8004572:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004574:	4b04      	ldr	r3, [pc, #16]	@ (8004588 <__NVIC_GetPriorityGrouping+0x18>)
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	0a1b      	lsrs	r3, r3, #8
 800457a:	f003 0307 	and.w	r3, r3, #7
}
 800457e:	4618      	mov	r0, r3
 8004580:	46bd      	mov	sp, r7
 8004582:	bc80      	pop	{r7}
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	e000ed00 	.word	0xe000ed00

0800458c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	4603      	mov	r3, r0
 8004594:	6039      	str	r1, [r7, #0]
 8004596:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800459c:	2b00      	cmp	r3, #0
 800459e:	db0a      	blt.n	80045b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	b2da      	uxtb	r2, r3
 80045a4:	490c      	ldr	r1, [pc, #48]	@ (80045d8 <__NVIC_SetPriority+0x4c>)
 80045a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045aa:	0112      	lsls	r2, r2, #4
 80045ac:	b2d2      	uxtb	r2, r2
 80045ae:	440b      	add	r3, r1
 80045b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045b4:	e00a      	b.n	80045cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	4908      	ldr	r1, [pc, #32]	@ (80045dc <__NVIC_SetPriority+0x50>)
 80045bc:	79fb      	ldrb	r3, [r7, #7]
 80045be:	f003 030f 	and.w	r3, r3, #15
 80045c2:	3b04      	subs	r3, #4
 80045c4:	0112      	lsls	r2, r2, #4
 80045c6:	b2d2      	uxtb	r2, r2
 80045c8:	440b      	add	r3, r1
 80045ca:	761a      	strb	r2, [r3, #24]
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bc80      	pop	{r7}
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	e000e100 	.word	0xe000e100
 80045dc:	e000ed00 	.word	0xe000ed00

080045e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b089      	sub	sp, #36	@ 0x24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f003 0307 	and.w	r3, r3, #7
 80045f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	f1c3 0307 	rsb	r3, r3, #7
 80045fa:	2b04      	cmp	r3, #4
 80045fc:	bf28      	it	cs
 80045fe:	2304      	movcs	r3, #4
 8004600:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	3304      	adds	r3, #4
 8004606:	2b06      	cmp	r3, #6
 8004608:	d902      	bls.n	8004610 <NVIC_EncodePriority+0x30>
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	3b03      	subs	r3, #3
 800460e:	e000      	b.n	8004612 <NVIC_EncodePriority+0x32>
 8004610:	2300      	movs	r3, #0
 8004612:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004614:	f04f 32ff 	mov.w	r2, #4294967295
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	fa02 f303 	lsl.w	r3, r2, r3
 800461e:	43da      	mvns	r2, r3
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	401a      	ands	r2, r3
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004628:	f04f 31ff 	mov.w	r1, #4294967295
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	fa01 f303 	lsl.w	r3, r1, r3
 8004632:	43d9      	mvns	r1, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004638:	4313      	orrs	r3, r2
         );
}
 800463a:	4618      	mov	r0, r3
 800463c:	3724      	adds	r7, #36	@ 0x24
 800463e:	46bd      	mov	sp, r7
 8004640:	bc80      	pop	{r7}
 8004642:	4770      	bx	lr

08004644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	3b01      	subs	r3, #1
 8004650:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004654:	d301      	bcc.n	800465a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004656:	2301      	movs	r3, #1
 8004658:	e00f      	b.n	800467a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800465a:	4a0a      	ldr	r2, [pc, #40]	@ (8004684 <SysTick_Config+0x40>)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3b01      	subs	r3, #1
 8004660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004662:	210f      	movs	r1, #15
 8004664:	f04f 30ff 	mov.w	r0, #4294967295
 8004668:	f7ff ff90 	bl	800458c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800466c:	4b05      	ldr	r3, [pc, #20]	@ (8004684 <SysTick_Config+0x40>)
 800466e:	2200      	movs	r2, #0
 8004670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004672:	4b04      	ldr	r3, [pc, #16]	@ (8004684 <SysTick_Config+0x40>)
 8004674:	2207      	movs	r2, #7
 8004676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	e000e010 	.word	0xe000e010

08004688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f7ff ff49 	bl	8004528 <__NVIC_SetPriorityGrouping>
}
 8004696:	bf00      	nop
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b086      	sub	sp, #24
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	4603      	mov	r3, r0
 80046a6:	60b9      	str	r1, [r7, #8]
 80046a8:	607a      	str	r2, [r7, #4]
 80046aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80046ac:	2300      	movs	r3, #0
 80046ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80046b0:	f7ff ff5e 	bl	8004570 <__NVIC_GetPriorityGrouping>
 80046b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	68b9      	ldr	r1, [r7, #8]
 80046ba:	6978      	ldr	r0, [r7, #20]
 80046bc:	f7ff ff90 	bl	80045e0 <NVIC_EncodePriority>
 80046c0:	4602      	mov	r2, r0
 80046c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046c6:	4611      	mov	r1, r2
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7ff ff5f 	bl	800458c <__NVIC_SetPriority>
}
 80046ce:	bf00      	nop
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b082      	sub	sp, #8
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f7ff ffb0 	bl	8004644 <SysTick_Config>
 80046e4:	4603      	mov	r3, r0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3708      	adds	r7, #8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
	...

080046f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b087      	sub	sp, #28
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80046fa:	2300      	movs	r3, #0
 80046fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80046fe:	2300      	movs	r3, #0
 8004700:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8004702:	2300      	movs	r3, #0
 8004704:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004706:	e160      	b.n	80049ca <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	2101      	movs	r1, #1
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	fa01 f303 	lsl.w	r3, r1, r3
 8004714:	4013      	ands	r3, r2
 8004716:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2b00      	cmp	r3, #0
 800471c:	f000 8152 	beq.w	80049c4 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f003 0303 	and.w	r3, r3, #3
 8004728:	2b01      	cmp	r3, #1
 800472a:	d005      	beq.n	8004738 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004734:	2b02      	cmp	r3, #2
 8004736:	d130      	bne.n	800479a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	005b      	lsls	r3, r3, #1
 8004742:	2203      	movs	r2, #3
 8004744:	fa02 f303 	lsl.w	r3, r2, r3
 8004748:	43db      	mvns	r3, r3
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	4013      	ands	r3, r2
 800474e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	68da      	ldr	r2, [r3, #12]
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	005b      	lsls	r3, r3, #1
 8004758:	fa02 f303 	lsl.w	r3, r2, r3
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	4313      	orrs	r3, r2
 8004760:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	693a      	ldr	r2, [r7, #16]
 8004766:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800476e:	2201      	movs	r2, #1
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	fa02 f303 	lsl.w	r3, r2, r3
 8004776:	43db      	mvns	r3, r3
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	4013      	ands	r3, r2
 800477c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	091b      	lsrs	r3, r3, #4
 8004784:	f003 0201 	and.w	r2, r3, #1
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	fa02 f303 	lsl.w	r3, r2, r3
 800478e:	693a      	ldr	r2, [r7, #16]
 8004790:	4313      	orrs	r3, r2
 8004792:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	693a      	ldr	r2, [r7, #16]
 8004798:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f003 0303 	and.w	r3, r3, #3
 80047a2:	2b03      	cmp	r3, #3
 80047a4:	d017      	beq.n	80047d6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	005b      	lsls	r3, r3, #1
 80047b0:	2203      	movs	r2, #3
 80047b2:	fa02 f303 	lsl.w	r3, r2, r3
 80047b6:	43db      	mvns	r3, r3
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4013      	ands	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	689a      	ldr	r2, [r3, #8]
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	005b      	lsls	r3, r3, #1
 80047c6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ca:	693a      	ldr	r2, [r7, #16]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	693a      	ldr	r2, [r7, #16]
 80047d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f003 0303 	and.w	r3, r3, #3
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d123      	bne.n	800482a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	08da      	lsrs	r2, r3, #3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	3208      	adds	r2, #8
 80047ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047ee:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f003 0307 	and.w	r3, r3, #7
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	220f      	movs	r2, #15
 80047fa:	fa02 f303 	lsl.w	r3, r2, r3
 80047fe:	43db      	mvns	r3, r3
 8004800:	693a      	ldr	r2, [r7, #16]
 8004802:	4013      	ands	r3, r2
 8004804:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	691a      	ldr	r2, [r3, #16]
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	f003 0307 	and.w	r3, r3, #7
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	fa02 f303 	lsl.w	r3, r2, r3
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	4313      	orrs	r3, r2
 800481a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	08da      	lsrs	r2, r3, #3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	3208      	adds	r2, #8
 8004824:	6939      	ldr	r1, [r7, #16]
 8004826:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	005b      	lsls	r3, r3, #1
 8004834:	2203      	movs	r2, #3
 8004836:	fa02 f303 	lsl.w	r3, r2, r3
 800483a:	43db      	mvns	r3, r3
 800483c:	693a      	ldr	r2, [r7, #16]
 800483e:	4013      	ands	r3, r2
 8004840:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f003 0203 	and.w	r2, r3, #3
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	fa02 f303 	lsl.w	r3, r2, r3
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	4313      	orrs	r3, r2
 8004856:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004866:	2b00      	cmp	r3, #0
 8004868:	f000 80ac 	beq.w	80049c4 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800486c:	4b5e      	ldr	r3, [pc, #376]	@ (80049e8 <HAL_GPIO_Init+0x2f8>)
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	4a5d      	ldr	r2, [pc, #372]	@ (80049e8 <HAL_GPIO_Init+0x2f8>)
 8004872:	f043 0301 	orr.w	r3, r3, #1
 8004876:	6213      	str	r3, [r2, #32]
 8004878:	4b5b      	ldr	r3, [pc, #364]	@ (80049e8 <HAL_GPIO_Init+0x2f8>)
 800487a:	6a1b      	ldr	r3, [r3, #32]
 800487c:	f003 0301 	and.w	r3, r3, #1
 8004880:	60bb      	str	r3, [r7, #8]
 8004882:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8004884:	4a59      	ldr	r2, [pc, #356]	@ (80049ec <HAL_GPIO_Init+0x2fc>)
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	089b      	lsrs	r3, r3, #2
 800488a:	3302      	adds	r3, #2
 800488c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004890:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	f003 0303 	and.w	r3, r3, #3
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	220f      	movs	r2, #15
 800489c:	fa02 f303 	lsl.w	r3, r2, r3
 80048a0:	43db      	mvns	r3, r3
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	4013      	ands	r3, r2
 80048a6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a51      	ldr	r2, [pc, #324]	@ (80049f0 <HAL_GPIO_Init+0x300>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d025      	beq.n	80048fc <HAL_GPIO_Init+0x20c>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a50      	ldr	r2, [pc, #320]	@ (80049f4 <HAL_GPIO_Init+0x304>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d01f      	beq.n	80048f8 <HAL_GPIO_Init+0x208>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a4f      	ldr	r2, [pc, #316]	@ (80049f8 <HAL_GPIO_Init+0x308>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d019      	beq.n	80048f4 <HAL_GPIO_Init+0x204>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a4e      	ldr	r2, [pc, #312]	@ (80049fc <HAL_GPIO_Init+0x30c>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d013      	beq.n	80048f0 <HAL_GPIO_Init+0x200>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a4d      	ldr	r2, [pc, #308]	@ (8004a00 <HAL_GPIO_Init+0x310>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d00d      	beq.n	80048ec <HAL_GPIO_Init+0x1fc>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a4c      	ldr	r2, [pc, #304]	@ (8004a04 <HAL_GPIO_Init+0x314>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d007      	beq.n	80048e8 <HAL_GPIO_Init+0x1f8>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a4b      	ldr	r2, [pc, #300]	@ (8004a08 <HAL_GPIO_Init+0x318>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d101      	bne.n	80048e4 <HAL_GPIO_Init+0x1f4>
 80048e0:	2306      	movs	r3, #6
 80048e2:	e00c      	b.n	80048fe <HAL_GPIO_Init+0x20e>
 80048e4:	2307      	movs	r3, #7
 80048e6:	e00a      	b.n	80048fe <HAL_GPIO_Init+0x20e>
 80048e8:	2305      	movs	r3, #5
 80048ea:	e008      	b.n	80048fe <HAL_GPIO_Init+0x20e>
 80048ec:	2304      	movs	r3, #4
 80048ee:	e006      	b.n	80048fe <HAL_GPIO_Init+0x20e>
 80048f0:	2303      	movs	r3, #3
 80048f2:	e004      	b.n	80048fe <HAL_GPIO_Init+0x20e>
 80048f4:	2302      	movs	r3, #2
 80048f6:	e002      	b.n	80048fe <HAL_GPIO_Init+0x20e>
 80048f8:	2301      	movs	r3, #1
 80048fa:	e000      	b.n	80048fe <HAL_GPIO_Init+0x20e>
 80048fc:	2300      	movs	r3, #0
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	f002 0203 	and.w	r2, r2, #3
 8004904:	0092      	lsls	r2, r2, #2
 8004906:	4093      	lsls	r3, r2
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	4313      	orrs	r3, r2
 800490c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800490e:	4937      	ldr	r1, [pc, #220]	@ (80049ec <HAL_GPIO_Init+0x2fc>)
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	089b      	lsrs	r3, r3, #2
 8004914:	3302      	adds	r3, #2
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800491c:	4b3b      	ldr	r3, [pc, #236]	@ (8004a0c <HAL_GPIO_Init+0x31c>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	43db      	mvns	r3, r3
 8004926:	693a      	ldr	r2, [r7, #16]
 8004928:	4013      	ands	r3, r2
 800492a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d003      	beq.n	8004940 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8004938:	693a      	ldr	r2, [r7, #16]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	4313      	orrs	r3, r2
 800493e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004940:	4a32      	ldr	r2, [pc, #200]	@ (8004a0c <HAL_GPIO_Init+0x31c>)
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004946:	4b31      	ldr	r3, [pc, #196]	@ (8004a0c <HAL_GPIO_Init+0x31c>)
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	43db      	mvns	r3, r3
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	4013      	ands	r3, r2
 8004954:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8004962:	693a      	ldr	r2, [r7, #16]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	4313      	orrs	r3, r2
 8004968:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800496a:	4a28      	ldr	r2, [pc, #160]	@ (8004a0c <HAL_GPIO_Init+0x31c>)
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004970:	4b26      	ldr	r3, [pc, #152]	@ (8004a0c <HAL_GPIO_Init+0x31c>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	43db      	mvns	r3, r3
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	4013      	ands	r3, r2
 800497e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	4313      	orrs	r3, r2
 8004992:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004994:	4a1d      	ldr	r2, [pc, #116]	@ (8004a0c <HAL_GPIO_Init+0x31c>)
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800499a:	4b1c      	ldr	r3, [pc, #112]	@ (8004a0c <HAL_GPIO_Init+0x31c>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	43db      	mvns	r3, r3
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	4013      	ands	r3, r2
 80049a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80049be:	4a13      	ldr	r2, [pc, #76]	@ (8004a0c <HAL_GPIO_Init+0x31c>)
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	3301      	adds	r3, #1
 80049c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	fa22 f303 	lsr.w	r3, r2, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f47f ae97 	bne.w	8004708 <HAL_GPIO_Init+0x18>
  }
}
 80049da:	bf00      	nop
 80049dc:	bf00      	nop
 80049de:	371c      	adds	r7, #28
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bc80      	pop	{r7}
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	40023800 	.word	0x40023800
 80049ec:	40010000 	.word	0x40010000
 80049f0:	40020000 	.word	0x40020000
 80049f4:	40020400 	.word	0x40020400
 80049f8:	40020800 	.word	0x40020800
 80049fc:	40020c00 	.word	0x40020c00
 8004a00:	40021000 	.word	0x40021000
 8004a04:	40021400 	.word	0x40021400
 8004a08:	40021800 	.word	0x40021800
 8004a0c:	40010400 	.word	0x40010400

08004a10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	460b      	mov	r3, r1
 8004a1a:	807b      	strh	r3, [r7, #2]
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a20:	787b      	ldrb	r3, [r7, #1]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d003      	beq.n	8004a2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a26:	887a      	ldrh	r2, [r7, #2]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8004a2c:	e003      	b.n	8004a36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8004a2e:	887b      	ldrh	r3, [r7, #2]
 8004a30:	041a      	lsls	r2, r3, #16
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	619a      	str	r2, [r3, #24]
}
 8004a36:	bf00      	nop
 8004a38:	370c      	adds	r7, #12
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bc80      	pop	{r7}
 8004a3e:	4770      	bx	lr

08004a40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b088      	sub	sp, #32
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e31d      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a52:	4b94      	ldr	r3, [pc, #592]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f003 030c 	and.w	r3, r3, #12
 8004a5a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a5c:	4b91      	ldr	r3, [pc, #580]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a64:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d07b      	beq.n	8004b6a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	d006      	beq.n	8004a86 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	2b0c      	cmp	r3, #12
 8004a7c:	d10f      	bne.n	8004a9e <HAL_RCC_OscConfig+0x5e>
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a84:	d10b      	bne.n	8004a9e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a86:	4b87      	ldr	r3, [pc, #540]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d06a      	beq.n	8004b68 <HAL_RCC_OscConfig+0x128>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d166      	bne.n	8004b68 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e2f7      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d106      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x74>
 8004aa6:	4b7f      	ldr	r3, [pc, #508]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a7e      	ldr	r2, [pc, #504]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ab0:	6013      	str	r3, [r2, #0]
 8004ab2:	e02d      	b.n	8004b10 <HAL_RCC_OscConfig+0xd0>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d10c      	bne.n	8004ad6 <HAL_RCC_OscConfig+0x96>
 8004abc:	4b79      	ldr	r3, [pc, #484]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a78      	ldr	r2, [pc, #480]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004ac2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ac6:	6013      	str	r3, [r2, #0]
 8004ac8:	4b76      	ldr	r3, [pc, #472]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a75      	ldr	r2, [pc, #468]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004ace:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ad2:	6013      	str	r3, [r2, #0]
 8004ad4:	e01c      	b.n	8004b10 <HAL_RCC_OscConfig+0xd0>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	2b05      	cmp	r3, #5
 8004adc:	d10c      	bne.n	8004af8 <HAL_RCC_OscConfig+0xb8>
 8004ade:	4b71      	ldr	r3, [pc, #452]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a70      	ldr	r2, [pc, #448]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004ae4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ae8:	6013      	str	r3, [r2, #0]
 8004aea:	4b6e      	ldr	r3, [pc, #440]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a6d      	ldr	r2, [pc, #436]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004af0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004af4:	6013      	str	r3, [r2, #0]
 8004af6:	e00b      	b.n	8004b10 <HAL_RCC_OscConfig+0xd0>
 8004af8:	4b6a      	ldr	r3, [pc, #424]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a69      	ldr	r2, [pc, #420]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004afe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b02:	6013      	str	r3, [r2, #0]
 8004b04:	4b67      	ldr	r3, [pc, #412]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a66      	ldr	r2, [pc, #408]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004b0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d013      	beq.n	8004b40 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b18:	f7ff fcda 	bl	80044d0 <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b1e:	e008      	b.n	8004b32 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b20:	f7ff fcd6 	bl	80044d0 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b64      	cmp	r3, #100	@ 0x64
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e2ad      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b32:	4b5c      	ldr	r3, [pc, #368]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d0f0      	beq.n	8004b20 <HAL_RCC_OscConfig+0xe0>
 8004b3e:	e014      	b.n	8004b6a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b40:	f7ff fcc6 	bl	80044d0 <HAL_GetTick>
 8004b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b46:	e008      	b.n	8004b5a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b48:	f7ff fcc2 	bl	80044d0 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	2b64      	cmp	r3, #100	@ 0x64
 8004b54:	d901      	bls.n	8004b5a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e299      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b5a:	4b52      	ldr	r3, [pc, #328]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1f0      	bne.n	8004b48 <HAL_RCC_OscConfig+0x108>
 8004b66:	e000      	b.n	8004b6a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d05a      	beq.n	8004c2c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	2b04      	cmp	r3, #4
 8004b7a:	d005      	beq.n	8004b88 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	2b0c      	cmp	r3, #12
 8004b80:	d119      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x176>
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d116      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b88:	4b46      	ldr	r3, [pc, #280]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d005      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x160>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d001      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e276      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ba0:	4b40      	ldr	r3, [pc, #256]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	021b      	lsls	r3, r3, #8
 8004bae:	493d      	ldr	r1, [pc, #244]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bb4:	e03a      	b.n	8004c2c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d020      	beq.n	8004c00 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bbe:	4b3a      	ldr	r3, [pc, #232]	@ (8004ca8 <HAL_RCC_OscConfig+0x268>)
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc4:	f7ff fc84 	bl	80044d0 <HAL_GetTick>
 8004bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bca:	e008      	b.n	8004bde <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bcc:	f7ff fc80 	bl	80044d0 <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e257      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bde:	4b31      	ldr	r3, [pc, #196]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 0302 	and.w	r3, r3, #2
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d0f0      	beq.n	8004bcc <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bea:	4b2e      	ldr	r3, [pc, #184]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	691b      	ldr	r3, [r3, #16]
 8004bf6:	021b      	lsls	r3, r3, #8
 8004bf8:	492a      	ldr	r1, [pc, #168]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	604b      	str	r3, [r1, #4]
 8004bfe:	e015      	b.n	8004c2c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c00:	4b29      	ldr	r3, [pc, #164]	@ (8004ca8 <HAL_RCC_OscConfig+0x268>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c06:	f7ff fc63 	bl	80044d0 <HAL_GetTick>
 8004c0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c0c:	e008      	b.n	8004c20 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c0e:	f7ff fc5f 	bl	80044d0 <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d901      	bls.n	8004c20 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	e236      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c20:	4b20      	ldr	r3, [pc, #128]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1f0      	bne.n	8004c0e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0310 	and.w	r3, r3, #16
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	f000 80b8 	beq.w	8004daa <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d170      	bne.n	8004d22 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c40:	4b18      	ldr	r3, [pc, #96]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d005      	beq.n	8004c58 <HAL_RCC_OscConfig+0x218>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d101      	bne.n	8004c58 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e21a      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a1a      	ldr	r2, [r3, #32]
 8004c5c:	4b11      	ldr	r3, [pc, #68]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d921      	bls.n	8004cac <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f000 fc3b 	bl	80054e8 <RCC_SetFlashLatencyFromMSIRange>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d001      	beq.n	8004c7c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e208      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c7c:	4b09      	ldr	r3, [pc, #36]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	4906      	ldr	r1, [pc, #24]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c8e:	4b05      	ldr	r3, [pc, #20]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	69db      	ldr	r3, [r3, #28]
 8004c9a:	061b      	lsls	r3, r3, #24
 8004c9c:	4901      	ldr	r1, [pc, #4]	@ (8004ca4 <HAL_RCC_OscConfig+0x264>)
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	604b      	str	r3, [r1, #4]
 8004ca2:	e020      	b.n	8004ce6 <HAL_RCC_OscConfig+0x2a6>
 8004ca4:	40023800 	.word	0x40023800
 8004ca8:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004cac:	4b99      	ldr	r3, [pc, #612]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a1b      	ldr	r3, [r3, #32]
 8004cb8:	4996      	ldr	r1, [pc, #600]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cbe:	4b95      	ldr	r3, [pc, #596]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	061b      	lsls	r3, r3, #24
 8004ccc:	4991      	ldr	r1, [pc, #580]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f000 fc06 	bl	80054e8 <RCC_SetFlashLatencyFromMSIRange>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e1d3      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	0b5b      	lsrs	r3, r3, #13
 8004cec:	3301      	adds	r3, #1
 8004cee:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004cf2:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004cf6:	4a87      	ldr	r2, [pc, #540]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004cf8:	6892      	ldr	r2, [r2, #8]
 8004cfa:	0912      	lsrs	r2, r2, #4
 8004cfc:	f002 020f 	and.w	r2, r2, #15
 8004d00:	4985      	ldr	r1, [pc, #532]	@ (8004f18 <HAL_RCC_OscConfig+0x4d8>)
 8004d02:	5c8a      	ldrb	r2, [r1, r2]
 8004d04:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004d06:	4a85      	ldr	r2, [pc, #532]	@ (8004f1c <HAL_RCC_OscConfig+0x4dc>)
 8004d08:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004d0a:	4b85      	ldr	r3, [pc, #532]	@ (8004f20 <HAL_RCC_OscConfig+0x4e0>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7ff fb92 	bl	8004438 <HAL_InitTick>
 8004d14:	4603      	mov	r3, r0
 8004d16:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004d18:	7bfb      	ldrb	r3, [r7, #15]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d045      	beq.n	8004daa <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8004d1e:	7bfb      	ldrb	r3, [r7, #15]
 8004d20:	e1b5      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d029      	beq.n	8004d7e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004d2a:	4b7e      	ldr	r3, [pc, #504]	@ (8004f24 <HAL_RCC_OscConfig+0x4e4>)
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d30:	f7ff fbce 	bl	80044d0 <HAL_GetTick>
 8004d34:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004d36:	e008      	b.n	8004d4a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d38:	f7ff fbca 	bl	80044d0 <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e1a1      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004d4a:	4b72      	ldr	r3, [pc, #456]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d0f0      	beq.n	8004d38 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d56:	4b6f      	ldr	r3, [pc, #444]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6a1b      	ldr	r3, [r3, #32]
 8004d62:	496c      	ldr	r1, [pc, #432]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d68:	4b6a      	ldr	r3, [pc, #424]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	69db      	ldr	r3, [r3, #28]
 8004d74:	061b      	lsls	r3, r3, #24
 8004d76:	4967      	ldr	r1, [pc, #412]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	604b      	str	r3, [r1, #4]
 8004d7c:	e015      	b.n	8004daa <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d7e:	4b69      	ldr	r3, [pc, #420]	@ (8004f24 <HAL_RCC_OscConfig+0x4e4>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d84:	f7ff fba4 	bl	80044d0 <HAL_GetTick>
 8004d88:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004d8a:	e008      	b.n	8004d9e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d8c:	f7ff fba0 	bl	80044d0 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e177      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004d9e:	4b5d      	ldr	r3, [pc, #372]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1f0      	bne.n	8004d8c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0308 	and.w	r3, r3, #8
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d030      	beq.n	8004e18 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d016      	beq.n	8004dec <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dbe:	4b5a      	ldr	r3, [pc, #360]	@ (8004f28 <HAL_RCC_OscConfig+0x4e8>)
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dc4:	f7ff fb84 	bl	80044d0 <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004dca:	e008      	b.n	8004dde <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dcc:	f7ff fb80 	bl	80044d0 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e157      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004dde:	4b4d      	ldr	r3, [pc, #308]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004de0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0f0      	beq.n	8004dcc <HAL_RCC_OscConfig+0x38c>
 8004dea:	e015      	b.n	8004e18 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dec:	4b4e      	ldr	r3, [pc, #312]	@ (8004f28 <HAL_RCC_OscConfig+0x4e8>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004df2:	f7ff fb6d 	bl	80044d0 <HAL_GetTick>
 8004df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004df8:	e008      	b.n	8004e0c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dfa:	f7ff fb69 	bl	80044d0 <HAL_GetTick>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d901      	bls.n	8004e0c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004e08:	2303      	movs	r3, #3
 8004e0a:	e140      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004e0c:	4b41      	ldr	r3, [pc, #260]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004e0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e10:	f003 0302 	and.w	r3, r3, #2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d1f0      	bne.n	8004dfa <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	f000 80b5 	beq.w	8004f90 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e26:	2300      	movs	r3, #0
 8004e28:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e2a:	4b3a      	ldr	r3, [pc, #232]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10d      	bne.n	8004e52 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e36:	4b37      	ldr	r3, [pc, #220]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e3a:	4a36      	ldr	r2, [pc, #216]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004e3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e40:	6253      	str	r3, [r2, #36]	@ 0x24
 8004e42:	4b34      	ldr	r3, [pc, #208]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e4a:	60bb      	str	r3, [r7, #8]
 8004e4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e52:	4b36      	ldr	r3, [pc, #216]	@ (8004f2c <HAL_RCC_OscConfig+0x4ec>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d118      	bne.n	8004e90 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e5e:	4b33      	ldr	r3, [pc, #204]	@ (8004f2c <HAL_RCC_OscConfig+0x4ec>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a32      	ldr	r2, [pc, #200]	@ (8004f2c <HAL_RCC_OscConfig+0x4ec>)
 8004e64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e6a:	f7ff fb31 	bl	80044d0 <HAL_GetTick>
 8004e6e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e70:	e008      	b.n	8004e84 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e72:	f7ff fb2d 	bl	80044d0 <HAL_GetTick>
 8004e76:	4602      	mov	r2, r0
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	2b64      	cmp	r3, #100	@ 0x64
 8004e7e:	d901      	bls.n	8004e84 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8004e80:	2303      	movs	r3, #3
 8004e82:	e104      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e84:	4b29      	ldr	r3, [pc, #164]	@ (8004f2c <HAL_RCC_OscConfig+0x4ec>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d0f0      	beq.n	8004e72 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d106      	bne.n	8004ea6 <HAL_RCC_OscConfig+0x466>
 8004e98:	4b1e      	ldr	r3, [pc, #120]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004e9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e9c:	4a1d      	ldr	r2, [pc, #116]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004e9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ea2:	6353      	str	r3, [r2, #52]	@ 0x34
 8004ea4:	e02d      	b.n	8004f02 <HAL_RCC_OscConfig+0x4c2>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d10c      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x488>
 8004eae:	4b19      	ldr	r3, [pc, #100]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eb2:	4a18      	ldr	r2, [pc, #96]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004eb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004eb8:	6353      	str	r3, [r2, #52]	@ 0x34
 8004eba:	4b16      	ldr	r3, [pc, #88]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004ebc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ebe:	4a15      	ldr	r2, [pc, #84]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004ec0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ec4:	6353      	str	r3, [r2, #52]	@ 0x34
 8004ec6:	e01c      	b.n	8004f02 <HAL_RCC_OscConfig+0x4c2>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	2b05      	cmp	r3, #5
 8004ece:	d10c      	bne.n	8004eea <HAL_RCC_OscConfig+0x4aa>
 8004ed0:	4b10      	ldr	r3, [pc, #64]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004ed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ed4:	4a0f      	ldr	r2, [pc, #60]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004ed6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004eda:	6353      	str	r3, [r2, #52]	@ 0x34
 8004edc:	4b0d      	ldr	r3, [pc, #52]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ee0:	4a0c      	ldr	r2, [pc, #48]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004ee2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ee6:	6353      	str	r3, [r2, #52]	@ 0x34
 8004ee8:	e00b      	b.n	8004f02 <HAL_RCC_OscConfig+0x4c2>
 8004eea:	4b0a      	ldr	r3, [pc, #40]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eee:	4a09      	ldr	r2, [pc, #36]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004ef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ef4:	6353      	str	r3, [r2, #52]	@ 0x34
 8004ef6:	4b07      	ldr	r3, [pc, #28]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004ef8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004efa:	4a06      	ldr	r2, [pc, #24]	@ (8004f14 <HAL_RCC_OscConfig+0x4d4>)
 8004efc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f00:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d024      	beq.n	8004f54 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f0a:	f7ff fae1 	bl	80044d0 <HAL_GetTick>
 8004f0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f10:	e019      	b.n	8004f46 <HAL_RCC_OscConfig+0x506>
 8004f12:	bf00      	nop
 8004f14:	40023800 	.word	0x40023800
 8004f18:	0800a340 	.word	0x0800a340
 8004f1c:	20000008 	.word	0x20000008
 8004f20:	2000000c 	.word	0x2000000c
 8004f24:	42470020 	.word	0x42470020
 8004f28:	42470680 	.word	0x42470680
 8004f2c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f30:	f7ff face 	bl	80044d0 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d901      	bls.n	8004f46 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e0a3      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f46:	4b54      	ldr	r3, [pc, #336]	@ (8005098 <HAL_RCC_OscConfig+0x658>)
 8004f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d0ee      	beq.n	8004f30 <HAL_RCC_OscConfig+0x4f0>
 8004f52:	e014      	b.n	8004f7e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f54:	f7ff fabc 	bl	80044d0 <HAL_GetTick>
 8004f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f5a:	e00a      	b.n	8004f72 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f5c:	f7ff fab8 	bl	80044d0 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e08d      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f72:	4b49      	ldr	r3, [pc, #292]	@ (8005098 <HAL_RCC_OscConfig+0x658>)
 8004f74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1ee      	bne.n	8004f5c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004f7e:	7ffb      	ldrb	r3, [r7, #31]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d105      	bne.n	8004f90 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f84:	4b44      	ldr	r3, [pc, #272]	@ (8005098 <HAL_RCC_OscConfig+0x658>)
 8004f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f88:	4a43      	ldr	r2, [pc, #268]	@ (8005098 <HAL_RCC_OscConfig+0x658>)
 8004f8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f8e:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d079      	beq.n	800508c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	2b0c      	cmp	r3, #12
 8004f9c:	d056      	beq.n	800504c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d13b      	bne.n	800501e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fa6:	4b3d      	ldr	r3, [pc, #244]	@ (800509c <HAL_RCC_OscConfig+0x65c>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fac:	f7ff fa90 	bl	80044d0 <HAL_GetTick>
 8004fb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004fb2:	e008      	b.n	8004fc6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fb4:	f7ff fa8c 	bl	80044d0 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e063      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004fc6:	4b34      	ldr	r3, [pc, #208]	@ (8005098 <HAL_RCC_OscConfig+0x658>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1f0      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fd2:	4b31      	ldr	r3, [pc, #196]	@ (8005098 <HAL_RCC_OscConfig+0x658>)
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe2:	4319      	orrs	r1, r3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe8:	430b      	orrs	r3, r1
 8004fea:	492b      	ldr	r1, [pc, #172]	@ (8005098 <HAL_RCC_OscConfig+0x658>)
 8004fec:	4313      	orrs	r3, r2
 8004fee:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ff0:	4b2a      	ldr	r3, [pc, #168]	@ (800509c <HAL_RCC_OscConfig+0x65c>)
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ff6:	f7ff fa6b 	bl	80044d0 <HAL_GetTick>
 8004ffa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ffc:	e008      	b.n	8005010 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ffe:	f7ff fa67 	bl	80044d0 <HAL_GetTick>
 8005002:	4602      	mov	r2, r0
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	2b02      	cmp	r3, #2
 800500a:	d901      	bls.n	8005010 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e03e      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005010:	4b21      	ldr	r3, [pc, #132]	@ (8005098 <HAL_RCC_OscConfig+0x658>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d0f0      	beq.n	8004ffe <HAL_RCC_OscConfig+0x5be>
 800501c:	e036      	b.n	800508c <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800501e:	4b1f      	ldr	r3, [pc, #124]	@ (800509c <HAL_RCC_OscConfig+0x65c>)
 8005020:	2200      	movs	r2, #0
 8005022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005024:	f7ff fa54 	bl	80044d0 <HAL_GetTick>
 8005028:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800502a:	e008      	b.n	800503e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800502c:	f7ff fa50 	bl	80044d0 <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	2b02      	cmp	r3, #2
 8005038:	d901      	bls.n	800503e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e027      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800503e:	4b16      	ldr	r3, [pc, #88]	@ (8005098 <HAL_RCC_OscConfig+0x658>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d1f0      	bne.n	800502c <HAL_RCC_OscConfig+0x5ec>
 800504a:	e01f      	b.n	800508c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005050:	2b01      	cmp	r3, #1
 8005052:	d101      	bne.n	8005058 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e01a      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005058:	4b0f      	ldr	r3, [pc, #60]	@ (8005098 <HAL_RCC_OscConfig+0x658>)
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005068:	429a      	cmp	r2, r3
 800506a:	d10d      	bne.n	8005088 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005076:	429a      	cmp	r2, r3
 8005078:	d106      	bne.n	8005088 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005084:	429a      	cmp	r2, r3
 8005086:	d001      	beq.n	800508c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e000      	b.n	800508e <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3720      	adds	r7, #32
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	40023800 	.word	0x40023800
 800509c:	42470060 	.word	0x42470060

080050a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d101      	bne.n	80050b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e11a      	b.n	80052ea <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050b4:	4b8f      	ldr	r3, [pc, #572]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0301 	and.w	r3, r3, #1
 80050bc:	683a      	ldr	r2, [r7, #0]
 80050be:	429a      	cmp	r2, r3
 80050c0:	d919      	bls.n	80050f6 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d105      	bne.n	80050d4 <HAL_RCC_ClockConfig+0x34>
 80050c8:	4b8a      	ldr	r3, [pc, #552]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a89      	ldr	r2, [pc, #548]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 80050ce:	f043 0304 	orr.w	r3, r3, #4
 80050d2:	6013      	str	r3, [r2, #0]
 80050d4:	4b87      	ldr	r3, [pc, #540]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f023 0201 	bic.w	r2, r3, #1
 80050dc:	4985      	ldr	r1, [pc, #532]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050e4:	4b83      	ldr	r3, [pc, #524]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	683a      	ldr	r2, [r7, #0]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d001      	beq.n	80050f6 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e0f9      	b.n	80052ea <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d008      	beq.n	8005114 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005102:	4b7d      	ldr	r3, [pc, #500]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	497a      	ldr	r1, [pc, #488]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 8005110:	4313      	orrs	r3, r2
 8005112:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0301 	and.w	r3, r3, #1
 800511c:	2b00      	cmp	r3, #0
 800511e:	f000 808e 	beq.w	800523e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	2b02      	cmp	r3, #2
 8005128:	d107      	bne.n	800513a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800512a:	4b73      	ldr	r3, [pc, #460]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d121      	bne.n	800517a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e0d7      	b.n	80052ea <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	2b03      	cmp	r3, #3
 8005140:	d107      	bne.n	8005152 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005142:	4b6d      	ldr	r3, [pc, #436]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d115      	bne.n	800517a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e0cb      	b.n	80052ea <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d107      	bne.n	800516a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800515a:	4b67      	ldr	r3, [pc, #412]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b00      	cmp	r3, #0
 8005164:	d109      	bne.n	800517a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e0bf      	b.n	80052ea <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800516a:	4b63      	ldr	r3, [pc, #396]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e0b7      	b.n	80052ea <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800517a:	4b5f      	ldr	r3, [pc, #380]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f023 0203 	bic.w	r2, r3, #3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	495c      	ldr	r1, [pc, #368]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 8005188:	4313      	orrs	r3, r2
 800518a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800518c:	f7ff f9a0 	bl	80044d0 <HAL_GetTick>
 8005190:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	2b02      	cmp	r3, #2
 8005198:	d112      	bne.n	80051c0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800519a:	e00a      	b.n	80051b2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800519c:	f7ff f998 	bl	80044d0 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e09b      	b.n	80052ea <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80051b2:	4b51      	ldr	r3, [pc, #324]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f003 030c 	and.w	r3, r3, #12
 80051ba:	2b08      	cmp	r3, #8
 80051bc:	d1ee      	bne.n	800519c <HAL_RCC_ClockConfig+0xfc>
 80051be:	e03e      	b.n	800523e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	2b03      	cmp	r3, #3
 80051c6:	d112      	bne.n	80051ee <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051c8:	e00a      	b.n	80051e0 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051ca:	f7ff f981 	bl	80044d0 <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051d8:	4293      	cmp	r3, r2
 80051da:	d901      	bls.n	80051e0 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80051dc:	2303      	movs	r3, #3
 80051de:	e084      	b.n	80052ea <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051e0:	4b45      	ldr	r3, [pc, #276]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f003 030c 	and.w	r3, r3, #12
 80051e8:	2b0c      	cmp	r3, #12
 80051ea:	d1ee      	bne.n	80051ca <HAL_RCC_ClockConfig+0x12a>
 80051ec:	e027      	b.n	800523e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d11d      	bne.n	8005232 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80051f6:	e00a      	b.n	800520e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051f8:	f7ff f96a 	bl	80044d0 <HAL_GetTick>
 80051fc:	4602      	mov	r2, r0
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005206:	4293      	cmp	r3, r2
 8005208:	d901      	bls.n	800520e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	e06d      	b.n	80052ea <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800520e:	4b3a      	ldr	r3, [pc, #232]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f003 030c 	and.w	r3, r3, #12
 8005216:	2b04      	cmp	r3, #4
 8005218:	d1ee      	bne.n	80051f8 <HAL_RCC_ClockConfig+0x158>
 800521a:	e010      	b.n	800523e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800521c:	f7ff f958 	bl	80044d0 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800522a:	4293      	cmp	r3, r2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e05b      	b.n	80052ea <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005232:	4b31      	ldr	r3, [pc, #196]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f003 030c 	and.w	r3, r3, #12
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1ee      	bne.n	800521c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800523e:	4b2d      	ldr	r3, [pc, #180]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	683a      	ldr	r2, [r7, #0]
 8005248:	429a      	cmp	r2, r3
 800524a:	d219      	bcs.n	8005280 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d105      	bne.n	800525e <HAL_RCC_ClockConfig+0x1be>
 8005252:	4b28      	ldr	r3, [pc, #160]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a27      	ldr	r2, [pc, #156]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 8005258:	f043 0304 	orr.w	r3, r3, #4
 800525c:	6013      	str	r3, [r2, #0]
 800525e:	4b25      	ldr	r3, [pc, #148]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f023 0201 	bic.w	r2, r3, #1
 8005266:	4923      	ldr	r1, [pc, #140]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	4313      	orrs	r3, r2
 800526c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800526e:	4b21      	ldr	r3, [pc, #132]	@ (80052f4 <HAL_RCC_ClockConfig+0x254>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0301 	and.w	r3, r3, #1
 8005276:	683a      	ldr	r2, [r7, #0]
 8005278:	429a      	cmp	r2, r3
 800527a:	d001      	beq.n	8005280 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e034      	b.n	80052ea <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0304 	and.w	r3, r3, #4
 8005288:	2b00      	cmp	r3, #0
 800528a:	d008      	beq.n	800529e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800528c:	4b1a      	ldr	r3, [pc, #104]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	4917      	ldr	r1, [pc, #92]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 800529a:	4313      	orrs	r3, r2
 800529c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0308 	and.w	r3, r3, #8
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d009      	beq.n	80052be <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052aa:	4b13      	ldr	r3, [pc, #76]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	00db      	lsls	r3, r3, #3
 80052b8:	490f      	ldr	r1, [pc, #60]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 80052ba:	4313      	orrs	r3, r2
 80052bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80052be:	f000 f823 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 80052c2:	4602      	mov	r2, r0
 80052c4:	4b0c      	ldr	r3, [pc, #48]	@ (80052f8 <HAL_RCC_ClockConfig+0x258>)
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	091b      	lsrs	r3, r3, #4
 80052ca:	f003 030f 	and.w	r3, r3, #15
 80052ce:	490b      	ldr	r1, [pc, #44]	@ (80052fc <HAL_RCC_ClockConfig+0x25c>)
 80052d0:	5ccb      	ldrb	r3, [r1, r3]
 80052d2:	fa22 f303 	lsr.w	r3, r2, r3
 80052d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005300 <HAL_RCC_ClockConfig+0x260>)
 80052d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80052da:	4b0a      	ldr	r3, [pc, #40]	@ (8005304 <HAL_RCC_ClockConfig+0x264>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4618      	mov	r0, r3
 80052e0:	f7ff f8aa 	bl	8004438 <HAL_InitTick>
 80052e4:	4603      	mov	r3, r0
 80052e6:	72fb      	strb	r3, [r7, #11]

  return status;
 80052e8:	7afb      	ldrb	r3, [r7, #11]
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	40023c00 	.word	0x40023c00
 80052f8:	40023800 	.word	0x40023800
 80052fc:	0800a340 	.word	0x0800a340
 8005300:	20000008 	.word	0x20000008
 8005304:	2000000c 	.word	0x2000000c

08005308 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800530c:	b08e      	sub	sp, #56	@ 0x38
 800530e:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8005310:	4b58      	ldr	r3, [pc, #352]	@ (8005474 <HAL_RCC_GetSysClockFreq+0x16c>)
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005318:	f003 030c 	and.w	r3, r3, #12
 800531c:	2b0c      	cmp	r3, #12
 800531e:	d00d      	beq.n	800533c <HAL_RCC_GetSysClockFreq+0x34>
 8005320:	2b0c      	cmp	r3, #12
 8005322:	f200 8092 	bhi.w	800544a <HAL_RCC_GetSysClockFreq+0x142>
 8005326:	2b04      	cmp	r3, #4
 8005328:	d002      	beq.n	8005330 <HAL_RCC_GetSysClockFreq+0x28>
 800532a:	2b08      	cmp	r3, #8
 800532c:	d003      	beq.n	8005336 <HAL_RCC_GetSysClockFreq+0x2e>
 800532e:	e08c      	b.n	800544a <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005330:	4b51      	ldr	r3, [pc, #324]	@ (8005478 <HAL_RCC_GetSysClockFreq+0x170>)
 8005332:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8005334:	e097      	b.n	8005466 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005336:	4b51      	ldr	r3, [pc, #324]	@ (800547c <HAL_RCC_GetSysClockFreq+0x174>)
 8005338:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800533a:	e094      	b.n	8005466 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800533c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800533e:	0c9b      	lsrs	r3, r3, #18
 8005340:	f003 020f 	and.w	r2, r3, #15
 8005344:	4b4e      	ldr	r3, [pc, #312]	@ (8005480 <HAL_RCC_GetSysClockFreq+0x178>)
 8005346:	5c9b      	ldrb	r3, [r3, r2]
 8005348:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800534a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800534c:	0d9b      	lsrs	r3, r3, #22
 800534e:	f003 0303 	and.w	r3, r3, #3
 8005352:	3301      	adds	r3, #1
 8005354:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005356:	4b47      	ldr	r3, [pc, #284]	@ (8005474 <HAL_RCC_GetSysClockFreq+0x16c>)
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d021      	beq.n	80053a6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005364:	2200      	movs	r2, #0
 8005366:	61bb      	str	r3, [r7, #24]
 8005368:	61fa      	str	r2, [r7, #28]
 800536a:	4b44      	ldr	r3, [pc, #272]	@ (800547c <HAL_RCC_GetSysClockFreq+0x174>)
 800536c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8005370:	464a      	mov	r2, r9
 8005372:	fb03 f202 	mul.w	r2, r3, r2
 8005376:	2300      	movs	r3, #0
 8005378:	4644      	mov	r4, r8
 800537a:	fb04 f303 	mul.w	r3, r4, r3
 800537e:	4413      	add	r3, r2
 8005380:	4a3e      	ldr	r2, [pc, #248]	@ (800547c <HAL_RCC_GetSysClockFreq+0x174>)
 8005382:	4644      	mov	r4, r8
 8005384:	fba4 0102 	umull	r0, r1, r4, r2
 8005388:	440b      	add	r3, r1
 800538a:	4619      	mov	r1, r3
 800538c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538e:	2200      	movs	r2, #0
 8005390:	613b      	str	r3, [r7, #16]
 8005392:	617a      	str	r2, [r7, #20]
 8005394:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005398:	f7fb fed8 	bl	800114c <__aeabi_uldivmod>
 800539c:	4602      	mov	r2, r0
 800539e:	460b      	mov	r3, r1
 80053a0:	4613      	mov	r3, r2
 80053a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80053a4:	e04e      	b.n	8005444 <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80053a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a8:	2200      	movs	r2, #0
 80053aa:	469a      	mov	sl, r3
 80053ac:	4693      	mov	fp, r2
 80053ae:	4652      	mov	r2, sl
 80053b0:	465b      	mov	r3, fp
 80053b2:	f04f 0000 	mov.w	r0, #0
 80053b6:	f04f 0100 	mov.w	r1, #0
 80053ba:	0159      	lsls	r1, r3, #5
 80053bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053c0:	0150      	lsls	r0, r2, #5
 80053c2:	4602      	mov	r2, r0
 80053c4:	460b      	mov	r3, r1
 80053c6:	ebb2 080a 	subs.w	r8, r2, sl
 80053ca:	eb63 090b 	sbc.w	r9, r3, fp
 80053ce:	f04f 0200 	mov.w	r2, #0
 80053d2:	f04f 0300 	mov.w	r3, #0
 80053d6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80053da:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80053de:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80053e2:	ebb2 0408 	subs.w	r4, r2, r8
 80053e6:	eb63 0509 	sbc.w	r5, r3, r9
 80053ea:	f04f 0200 	mov.w	r2, #0
 80053ee:	f04f 0300 	mov.w	r3, #0
 80053f2:	00eb      	lsls	r3, r5, #3
 80053f4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053f8:	00e2      	lsls	r2, r4, #3
 80053fa:	4614      	mov	r4, r2
 80053fc:	461d      	mov	r5, r3
 80053fe:	eb14 030a 	adds.w	r3, r4, sl
 8005402:	603b      	str	r3, [r7, #0]
 8005404:	eb45 030b 	adc.w	r3, r5, fp
 8005408:	607b      	str	r3, [r7, #4]
 800540a:	f04f 0200 	mov.w	r2, #0
 800540e:	f04f 0300 	mov.w	r3, #0
 8005412:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005416:	4629      	mov	r1, r5
 8005418:	028b      	lsls	r3, r1, #10
 800541a:	4620      	mov	r0, r4
 800541c:	4629      	mov	r1, r5
 800541e:	4604      	mov	r4, r0
 8005420:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8005424:	4601      	mov	r1, r0
 8005426:	028a      	lsls	r2, r1, #10
 8005428:	4610      	mov	r0, r2
 800542a:	4619      	mov	r1, r3
 800542c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542e:	2200      	movs	r2, #0
 8005430:	60bb      	str	r3, [r7, #8]
 8005432:	60fa      	str	r2, [r7, #12]
 8005434:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005438:	f7fb fe88 	bl	800114c <__aeabi_uldivmod>
 800543c:	4602      	mov	r2, r0
 800543e:	460b      	mov	r3, r1
 8005440:	4613      	mov	r3, r2
 8005442:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      sysclockfreq = pllvco;
 8005444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005446:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8005448:	e00d      	b.n	8005466 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800544a:	4b0a      	ldr	r3, [pc, #40]	@ (8005474 <HAL_RCC_GetSysClockFreq+0x16c>)
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	0b5b      	lsrs	r3, r3, #13
 8005450:	f003 0307 	and.w	r3, r3, #7
 8005454:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	3301      	adds	r3, #1
 800545a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800545e:	fa02 f303 	lsl.w	r3, r2, r3
 8005462:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8005464:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8005468:	4618      	mov	r0, r3
 800546a:	3738      	adds	r7, #56	@ 0x38
 800546c:	46bd      	mov	sp, r7
 800546e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005472:	bf00      	nop
 8005474:	40023800 	.word	0x40023800
 8005478:	00f42400 	.word	0x00f42400
 800547c:	016e3600 	.word	0x016e3600
 8005480:	0800a334 	.word	0x0800a334

08005484 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005484:	b480      	push	{r7}
 8005486:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005488:	4b02      	ldr	r3, [pc, #8]	@ (8005494 <HAL_RCC_GetHCLKFreq+0x10>)
 800548a:	681b      	ldr	r3, [r3, #0]
}
 800548c:	4618      	mov	r0, r3
 800548e:	46bd      	mov	sp, r7
 8005490:	bc80      	pop	{r7}
 8005492:	4770      	bx	lr
 8005494:	20000008 	.word	0x20000008

08005498 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800549c:	f7ff fff2 	bl	8005484 <HAL_RCC_GetHCLKFreq>
 80054a0:	4602      	mov	r2, r0
 80054a2:	4b05      	ldr	r3, [pc, #20]	@ (80054b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	0a1b      	lsrs	r3, r3, #8
 80054a8:	f003 0307 	and.w	r3, r3, #7
 80054ac:	4903      	ldr	r1, [pc, #12]	@ (80054bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80054ae:	5ccb      	ldrb	r3, [r1, r3]
 80054b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	40023800 	.word	0x40023800
 80054bc:	0800a350 	.word	0x0800a350

080054c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054c4:	f7ff ffde 	bl	8005484 <HAL_RCC_GetHCLKFreq>
 80054c8:	4602      	mov	r2, r0
 80054ca:	4b05      	ldr	r3, [pc, #20]	@ (80054e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	0adb      	lsrs	r3, r3, #11
 80054d0:	f003 0307 	and.w	r3, r3, #7
 80054d4:	4903      	ldr	r1, [pc, #12]	@ (80054e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054d6:	5ccb      	ldrb	r3, [r1, r3]
 80054d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054dc:	4618      	mov	r0, r3
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40023800 	.word	0x40023800
 80054e4:	0800a350 	.word	0x0800a350

080054e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b087      	sub	sp, #28
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80054f0:	2300      	movs	r3, #0
 80054f2:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80054f4:	4b29      	ldr	r3, [pc, #164]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d12c      	bne.n	800555a <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005500:	4b26      	ldr	r3, [pc, #152]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005504:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d005      	beq.n	8005518 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800550c:	4b24      	ldr	r3, [pc, #144]	@ (80055a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8005514:	617b      	str	r3, [r7, #20]
 8005516:	e016      	b.n	8005546 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005518:	4b20      	ldr	r3, [pc, #128]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800551a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551c:	4a1f      	ldr	r2, [pc, #124]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800551e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005522:	6253      	str	r3, [r2, #36]	@ 0x24
 8005524:	4b1d      	ldr	r3, [pc, #116]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005528:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800552c:	60fb      	str	r3, [r7, #12]
 800552e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005530:	4b1b      	ldr	r3, [pc, #108]	@ (80055a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8005538:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800553a:	4b18      	ldr	r3, [pc, #96]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800553c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553e:	4a17      	ldr	r2, [pc, #92]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005540:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005544:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 800554c:	d105      	bne.n	800555a <RCC_SetFlashLatencyFromMSIRange+0x72>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005554:	d101      	bne.n	800555a <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8005556:	2301      	movs	r3, #1
 8005558:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	2b01      	cmp	r3, #1
 800555e:	d105      	bne.n	800556c <RCC_SetFlashLatencyFromMSIRange+0x84>
 8005560:	4b10      	ldr	r3, [pc, #64]	@ (80055a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a0f      	ldr	r2, [pc, #60]	@ (80055a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005566:	f043 0304 	orr.w	r3, r3, #4
 800556a:	6013      	str	r3, [r2, #0]
 800556c:	4b0d      	ldr	r3, [pc, #52]	@ (80055a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f023 0201 	bic.w	r2, r3, #1
 8005574:	490b      	ldr	r1, [pc, #44]	@ (80055a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	4313      	orrs	r3, r2
 800557a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800557c:	4b09      	ldr	r3, [pc, #36]	@ (80055a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	693a      	ldr	r2, [r7, #16]
 8005586:	429a      	cmp	r2, r3
 8005588:	d001      	beq.n	800558e <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e000      	b.n	8005590 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	371c      	adds	r7, #28
 8005594:	46bd      	mov	sp, r7
 8005596:	bc80      	pop	{r7}
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	40023800 	.word	0x40023800
 80055a0:	40007000 	.word	0x40007000
 80055a4:	40023c00 	.word	0x40023c00

080055a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e07b      	b.n	80056b2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d108      	bne.n	80055d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055ca:	d009      	beq.n	80055e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	61da      	str	r2, [r3, #28]
 80055d2:	e005      	b.n	80055e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d106      	bne.n	8005600 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7fe fce6 	bl	8003fcc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2202      	movs	r2, #2
 8005604:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005616:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005628:	431a      	orrs	r2, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005632:	431a      	orrs	r2, r3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	691b      	ldr	r3, [r3, #16]
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	431a      	orrs	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	431a      	orrs	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	699b      	ldr	r3, [r3, #24]
 800564c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005650:	431a      	orrs	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	69db      	ldr	r3, [r3, #28]
 8005656:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800565a:	431a      	orrs	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005664:	ea42 0103 	orr.w	r1, r2, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800566c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	430a      	orrs	r2, r1
 8005676:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	0c1b      	lsrs	r3, r3, #16
 800567e:	f003 0104 	and.w	r1, r3, #4
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005686:	f003 0210 	and.w	r2, r3, #16
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	430a      	orrs	r2, r1
 8005690:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	69da      	ldr	r2, [r3, #28]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80056a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3708      	adds	r7, #8
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}

080056ba <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056ba:	b580      	push	{r7, lr}
 80056bc:	b088      	sub	sp, #32
 80056be:	af00      	add	r7, sp, #0
 80056c0:	60f8      	str	r0, [r7, #12]
 80056c2:	60b9      	str	r1, [r7, #8]
 80056c4:	603b      	str	r3, [r7, #0]
 80056c6:	4613      	mov	r3, r2
 80056c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056ca:	2300      	movs	r3, #0
 80056cc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d101      	bne.n	80056dc <HAL_SPI_Transmit+0x22>
 80056d8:	2302      	movs	r3, #2
 80056da:	e12d      	b.n	8005938 <HAL_SPI_Transmit+0x27e>
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056e4:	f7fe fef4 	bl	80044d0 <HAL_GetTick>
 80056e8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80056ea:	88fb      	ldrh	r3, [r7, #6]
 80056ec:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d002      	beq.n	8005700 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80056fa:	2302      	movs	r3, #2
 80056fc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80056fe:	e116      	b.n	800592e <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d002      	beq.n	800570c <HAL_SPI_Transmit+0x52>
 8005706:	88fb      	ldrh	r3, [r7, #6]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d102      	bne.n	8005712 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005710:	e10d      	b.n	800592e <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2203      	movs	r2, #3
 8005716:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	68ba      	ldr	r2, [r7, #8]
 8005724:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	88fa      	ldrh	r2, [r7, #6]
 800572a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	88fa      	ldrh	r2, [r7, #6]
 8005730:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005758:	d10f      	bne.n	800577a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005768:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005778:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005784:	2b40      	cmp	r3, #64	@ 0x40
 8005786:	d007      	beq.n	8005798 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005796:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057a0:	d14f      	bne.n	8005842 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d002      	beq.n	80057b0 <HAL_SPI_Transmit+0xf6>
 80057aa:	8afb      	ldrh	r3, [r7, #22]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d142      	bne.n	8005836 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057b4:	881a      	ldrh	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c0:	1c9a      	adds	r2, r3, #2
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	3b01      	subs	r3, #1
 80057ce:	b29a      	uxth	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80057d4:	e02f      	b.n	8005836 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	f003 0302 	and.w	r3, r3, #2
 80057e0:	2b02      	cmp	r3, #2
 80057e2:	d112      	bne.n	800580a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057e8:	881a      	ldrh	r2, [r3, #0]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057f4:	1c9a      	adds	r2, r3, #2
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057fe:	b29b      	uxth	r3, r3
 8005800:	3b01      	subs	r3, #1
 8005802:	b29a      	uxth	r2, r3
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005808:	e015      	b.n	8005836 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800580a:	f7fe fe61 	bl	80044d0 <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	683a      	ldr	r2, [r7, #0]
 8005816:	429a      	cmp	r2, r3
 8005818:	d803      	bhi.n	8005822 <HAL_SPI_Transmit+0x168>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005820:	d102      	bne.n	8005828 <HAL_SPI_Transmit+0x16e>
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d106      	bne.n	8005836 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005834:	e07b      	b.n	800592e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800583a:	b29b      	uxth	r3, r3
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1ca      	bne.n	80057d6 <HAL_SPI_Transmit+0x11c>
 8005840:	e050      	b.n	80058e4 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d002      	beq.n	8005850 <HAL_SPI_Transmit+0x196>
 800584a:	8afb      	ldrh	r3, [r7, #22]
 800584c:	2b01      	cmp	r3, #1
 800584e:	d144      	bne.n	80058da <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	330c      	adds	r3, #12
 800585a:	7812      	ldrb	r2, [r2, #0]
 800585c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005862:	1c5a      	adds	r2, r3, #1
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800586c:	b29b      	uxth	r3, r3
 800586e:	3b01      	subs	r3, #1
 8005870:	b29a      	uxth	r2, r3
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005876:	e030      	b.n	80058da <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b02      	cmp	r3, #2
 8005884:	d113      	bne.n	80058ae <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	330c      	adds	r3, #12
 8005890:	7812      	ldrb	r2, [r2, #0]
 8005892:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005898:	1c5a      	adds	r2, r3, #1
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	3b01      	subs	r3, #1
 80058a6:	b29a      	uxth	r2, r3
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	86da      	strh	r2, [r3, #54]	@ 0x36
 80058ac:	e015      	b.n	80058da <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058ae:	f7fe fe0f 	bl	80044d0 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	683a      	ldr	r2, [r7, #0]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d803      	bhi.n	80058c6 <HAL_SPI_Transmit+0x20c>
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c4:	d102      	bne.n	80058cc <HAL_SPI_Transmit+0x212>
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d106      	bne.n	80058da <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80058d8:	e029      	b.n	800592e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058de:	b29b      	uxth	r3, r3
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1c9      	bne.n	8005878 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	6839      	ldr	r1, [r7, #0]
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f000 fbdf 	bl	80060ac <SPI_EndRxTxTransaction>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2220      	movs	r2, #32
 80058f8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10a      	bne.n	8005918 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005902:	2300      	movs	r3, #0
 8005904:	613b      	str	r3, [r7, #16]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	613b      	str	r3, [r7, #16]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	613b      	str	r3, [r7, #16]
 8005916:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800591c:	2b00      	cmp	r3, #0
 800591e:	d002      	beq.n	8005926 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	77fb      	strb	r3, [r7, #31]
 8005924:	e003      	b.n	800592e <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005936:	7ffb      	ldrb	r3, [r7, #31]
}
 8005938:	4618      	mov	r0, r3
 800593a:	3720      	adds	r7, #32
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b088      	sub	sp, #32
 8005944:	af02      	add	r7, sp, #8
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	603b      	str	r3, [r7, #0]
 800594c:	4613      	mov	r3, r2
 800594e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005950:	2300      	movs	r3, #0
 8005952:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800595a:	b2db      	uxtb	r3, r3
 800595c:	2b01      	cmp	r3, #1
 800595e:	d002      	beq.n	8005966 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005960:	2302      	movs	r3, #2
 8005962:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005964:	e0fb      	b.n	8005b5e <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800596e:	d112      	bne.n	8005996 <HAL_SPI_Receive+0x56>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d10e      	bne.n	8005996 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2204      	movs	r2, #4
 800597c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005980:	88fa      	ldrh	r2, [r7, #6]
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	9300      	str	r3, [sp, #0]
 8005986:	4613      	mov	r3, r2
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	68b9      	ldr	r1, [r7, #8]
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f000 f8ef 	bl	8005b70 <HAL_SPI_TransmitReceive>
 8005992:	4603      	mov	r3, r0
 8005994:	e0e8      	b.n	8005b68 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800599c:	2b01      	cmp	r3, #1
 800599e:	d101      	bne.n	80059a4 <HAL_SPI_Receive+0x64>
 80059a0:	2302      	movs	r3, #2
 80059a2:	e0e1      	b.n	8005b68 <HAL_SPI_Receive+0x228>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059ac:	f7fe fd90 	bl	80044d0 <HAL_GetTick>
 80059b0:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <HAL_SPI_Receive+0x7e>
 80059b8:	88fb      	ldrh	r3, [r7, #6]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d102      	bne.n	80059c4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059c2:	e0cc      	b.n	8005b5e <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2204      	movs	r2, #4
 80059c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	68ba      	ldr	r2, [r7, #8]
 80059d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	88fa      	ldrh	r2, [r7, #6]
 80059dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	88fa      	ldrh	r2, [r7, #6]
 80059e2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2200      	movs	r2, #0
 80059e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a0a:	d10f      	bne.n	8005a2c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a1a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005a2a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a36:	2b40      	cmp	r3, #64	@ 0x40
 8005a38:	d007      	beq.n	8005a4a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a48:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d16a      	bne.n	8005b28 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005a52:	e032      	b.n	8005aba <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f003 0301 	and.w	r3, r3, #1
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d115      	bne.n	8005a8e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f103 020c 	add.w	r2, r3, #12
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a6e:	7812      	ldrb	r2, [r2, #0]
 8005a70:	b2d2      	uxtb	r2, r2
 8005a72:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a78:	1c5a      	adds	r2, r3, #1
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	3b01      	subs	r3, #1
 8005a86:	b29a      	uxth	r2, r3
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a8c:	e015      	b.n	8005aba <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a8e:	f7fe fd1f 	bl	80044d0 <HAL_GetTick>
 8005a92:	4602      	mov	r2, r0
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	683a      	ldr	r2, [r7, #0]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d803      	bhi.n	8005aa6 <HAL_SPI_Receive+0x166>
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa4:	d102      	bne.n	8005aac <HAL_SPI_Receive+0x16c>
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d106      	bne.n	8005aba <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005ab8:	e051      	b.n	8005b5e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d1c7      	bne.n	8005a54 <HAL_SPI_Receive+0x114>
 8005ac4:	e035      	b.n	8005b32 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f003 0301 	and.w	r3, r3, #1
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d113      	bne.n	8005afc <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68da      	ldr	r2, [r3, #12]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ade:	b292      	uxth	r2, r2
 8005ae0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ae6:	1c9a      	adds	r2, r3, #2
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	3b01      	subs	r3, #1
 8005af4:	b29a      	uxth	r2, r3
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005afa:	e015      	b.n	8005b28 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005afc:	f7fe fce8 	bl	80044d0 <HAL_GetTick>
 8005b00:	4602      	mov	r2, r0
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	683a      	ldr	r2, [r7, #0]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d803      	bhi.n	8005b14 <HAL_SPI_Receive+0x1d4>
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b12:	d102      	bne.n	8005b1a <HAL_SPI_Receive+0x1da>
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d106      	bne.n	8005b28 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005b26:	e01a      	b.n	8005b5e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d1c9      	bne.n	8005ac6 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b32:	693a      	ldr	r2, [r7, #16]
 8005b34:	6839      	ldr	r1, [r7, #0]
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f000 fa52 	bl	8005fe0 <SPI_EndRxTransaction>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d002      	beq.n	8005b48 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2220      	movs	r2, #32
 8005b46:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d002      	beq.n	8005b56 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	75fb      	strb	r3, [r7, #23]
 8005b54:	e003      	b.n	8005b5e <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005b66:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3718      	adds	r7, #24
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b08c      	sub	sp, #48	@ 0x30
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	607a      	str	r2, [r7, #4]
 8005b7c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005b82:	2300      	movs	r3, #0
 8005b84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d101      	bne.n	8005b96 <HAL_SPI_TransmitReceive+0x26>
 8005b92:	2302      	movs	r3, #2
 8005b94:	e198      	b.n	8005ec8 <HAL_SPI_TransmitReceive+0x358>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b9e:	f7fe fc97 	bl	80044d0 <HAL_GetTick>
 8005ba2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005baa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005bb4:	887b      	ldrh	r3, [r7, #2]
 8005bb6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005bb8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d00f      	beq.n	8005be0 <HAL_SPI_TransmitReceive+0x70>
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bc6:	d107      	bne.n	8005bd8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d103      	bne.n	8005bd8 <HAL_SPI_TransmitReceive+0x68>
 8005bd0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005bd4:	2b04      	cmp	r3, #4
 8005bd6:	d003      	beq.n	8005be0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005bd8:	2302      	movs	r3, #2
 8005bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005bde:	e16d      	b.n	8005ebc <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d005      	beq.n	8005bf2 <HAL_SPI_TransmitReceive+0x82>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d002      	beq.n	8005bf2 <HAL_SPI_TransmitReceive+0x82>
 8005bec:	887b      	ldrh	r3, [r7, #2]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d103      	bne.n	8005bfa <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005bf8:	e160      	b.n	8005ebc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	2b04      	cmp	r3, #4
 8005c04:	d003      	beq.n	8005c0e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2205      	movs	r2, #5
 8005c0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	887a      	ldrh	r2, [r7, #2]
 8005c1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	887a      	ldrh	r2, [r7, #2]
 8005c24:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	68ba      	ldr	r2, [r7, #8]
 8005c2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	887a      	ldrh	r2, [r7, #2]
 8005c30:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	887a      	ldrh	r2, [r7, #2]
 8005c36:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c4e:	2b40      	cmp	r3, #64	@ 0x40
 8005c50:	d007      	beq.n	8005c62 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c60:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c6a:	d17c      	bne.n	8005d66 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d002      	beq.n	8005c7a <HAL_SPI_TransmitReceive+0x10a>
 8005c74:	8b7b      	ldrh	r3, [r7, #26]
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d16a      	bne.n	8005d50 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c7e:	881a      	ldrh	r2, [r3, #0]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c8a:	1c9a      	adds	r2, r3, #2
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	3b01      	subs	r3, #1
 8005c98:	b29a      	uxth	r2, r3
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c9e:	e057      	b.n	8005d50 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d11b      	bne.n	8005ce6 <HAL_SPI_TransmitReceive+0x176>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d016      	beq.n	8005ce6 <HAL_SPI_TransmitReceive+0x176>
 8005cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d113      	bne.n	8005ce6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cc2:	881a      	ldrh	r2, [r3, #0]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cce:	1c9a      	adds	r2, r3, #2
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	3b01      	subs	r3, #1
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f003 0301 	and.w	r3, r3, #1
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d119      	bne.n	8005d28 <HAL_SPI_TransmitReceive+0x1b8>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d014      	beq.n	8005d28 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68da      	ldr	r2, [r3, #12]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d08:	b292      	uxth	r2, r2
 8005d0a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d10:	1c9a      	adds	r2, r3, #2
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	b29a      	uxth	r2, r3
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d24:	2301      	movs	r3, #1
 8005d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d28:	f7fe fbd2 	bl	80044d0 <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d80b      	bhi.n	8005d50 <HAL_SPI_TransmitReceive+0x1e0>
 8005d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d3e:	d007      	beq.n	8005d50 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005d40:	2303      	movs	r3, #3
 8005d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005d4e:	e0b5      	b.n	8005ebc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1a2      	bne.n	8005ca0 <HAL_SPI_TransmitReceive+0x130>
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d19d      	bne.n	8005ca0 <HAL_SPI_TransmitReceive+0x130>
 8005d64:	e080      	b.n	8005e68 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d002      	beq.n	8005d74 <HAL_SPI_TransmitReceive+0x204>
 8005d6e:	8b7b      	ldrh	r3, [r7, #26]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d16f      	bne.n	8005e54 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	330c      	adds	r3, #12
 8005d7e:	7812      	ldrb	r2, [r2, #0]
 8005d80:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d86:	1c5a      	adds	r2, r3, #1
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	3b01      	subs	r3, #1
 8005d94:	b29a      	uxth	r2, r3
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d9a:	e05b      	b.n	8005e54 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	f003 0302 	and.w	r3, r3, #2
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d11c      	bne.n	8005de4 <HAL_SPI_TransmitReceive+0x274>
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d017      	beq.n	8005de4 <HAL_SPI_TransmitReceive+0x274>
 8005db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d114      	bne.n	8005de4 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	330c      	adds	r3, #12
 8005dc4:	7812      	ldrb	r2, [r2, #0]
 8005dc6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dcc:	1c5a      	adds	r2, r3, #1
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	3b01      	subs	r3, #1
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005de0:	2300      	movs	r3, #0
 8005de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d119      	bne.n	8005e26 <HAL_SPI_TransmitReceive+0x2b6>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d014      	beq.n	8005e26 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68da      	ldr	r2, [r3, #12]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e06:	b2d2      	uxtb	r2, r2
 8005e08:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e0e:	1c5a      	adds	r2, r3, #1
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	b29a      	uxth	r2, r3
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e22:	2301      	movs	r3, #1
 8005e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e26:	f7fe fb53 	bl	80044d0 <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d803      	bhi.n	8005e3e <HAL_SPI_TransmitReceive+0x2ce>
 8005e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e3c:	d102      	bne.n	8005e44 <HAL_SPI_TransmitReceive+0x2d4>
 8005e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d107      	bne.n	8005e54 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005e52:	e033      	b.n	8005ebc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d19e      	bne.n	8005d9c <HAL_SPI_TransmitReceive+0x22c>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d199      	bne.n	8005d9c <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e6a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f000 f91d 	bl	80060ac <SPI_EndRxTxTransaction>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d006      	beq.n	8005e86 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2220      	movs	r2, #32
 8005e82:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8005e84:	e01a      	b.n	8005ebc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10a      	bne.n	8005ea4 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e8e:	2300      	movs	r3, #0
 8005e90:	617b      	str	r3, [r7, #20]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	617b      	str	r3, [r7, #20]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	617b      	str	r3, [r7, #20]
 8005ea2:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d003      	beq.n	8005eb4 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eb2:	e003      	b.n	8005ebc <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005ec4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3730      	adds	r7, #48	@ 0x30
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}

08005ed0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b088      	sub	sp, #32
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	603b      	str	r3, [r7, #0]
 8005edc:	4613      	mov	r3, r2
 8005ede:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ee0:	f7fe faf6 	bl	80044d0 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ee8:	1a9b      	subs	r3, r3, r2
 8005eea:	683a      	ldr	r2, [r7, #0]
 8005eec:	4413      	add	r3, r2
 8005eee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ef0:	f7fe faee 	bl	80044d0 <HAL_GetTick>
 8005ef4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ef6:	4b39      	ldr	r3, [pc, #228]	@ (8005fdc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	015b      	lsls	r3, r3, #5
 8005efc:	0d1b      	lsrs	r3, r3, #20
 8005efe:	69fa      	ldr	r2, [r7, #28]
 8005f00:	fb02 f303 	mul.w	r3, r2, r3
 8005f04:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f06:	e054      	b.n	8005fb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f0e:	d050      	beq.n	8005fb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f10:	f7fe fade 	bl	80044d0 <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	69fa      	ldr	r2, [r7, #28]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d902      	bls.n	8005f26 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d13d      	bne.n	8005fa2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	685a      	ldr	r2, [r3, #4]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f34:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f3e:	d111      	bne.n	8005f64 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f48:	d004      	beq.n	8005f54 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f52:	d107      	bne.n	8005f64 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f6c:	d10f      	bne.n	8005f8e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f7c:	601a      	str	r2, [r3, #0]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f8c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2201      	movs	r2, #1
 8005f92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e017      	b.n	8005fd2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d101      	bne.n	8005fac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	3b01      	subs	r3, #1
 8005fb0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	689a      	ldr	r2, [r3, #8]
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	4013      	ands	r3, r2
 8005fbc:	68ba      	ldr	r2, [r7, #8]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	bf0c      	ite	eq
 8005fc2:	2301      	moveq	r3, #1
 8005fc4:	2300      	movne	r3, #0
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	461a      	mov	r2, r3
 8005fca:	79fb      	ldrb	r3, [r7, #7]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d19b      	bne.n	8005f08 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3720      	adds	r7, #32
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	20000008 	.word	0x20000008

08005fe0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b086      	sub	sp, #24
 8005fe4:	af02      	add	r7, sp, #8
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ff4:	d111      	bne.n	800601a <SPI_EndRxTransaction+0x3a>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ffe:	d004      	beq.n	800600a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006008:	d107      	bne.n	800601a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006018:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006022:	d12a      	bne.n	800607a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800602c:	d012      	beq.n	8006054 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	9300      	str	r3, [sp, #0]
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	2200      	movs	r2, #0
 8006036:	2180      	movs	r1, #128	@ 0x80
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f7ff ff49 	bl	8005ed0 <SPI_WaitFlagStateUntilTimeout>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d02d      	beq.n	80060a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006048:	f043 0220 	orr.w	r2, r3, #32
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006050:	2303      	movs	r3, #3
 8006052:	e026      	b.n	80060a2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	9300      	str	r3, [sp, #0]
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	2200      	movs	r2, #0
 800605c:	2101      	movs	r1, #1
 800605e:	68f8      	ldr	r0, [r7, #12]
 8006060:	f7ff ff36 	bl	8005ed0 <SPI_WaitFlagStateUntilTimeout>
 8006064:	4603      	mov	r3, r0
 8006066:	2b00      	cmp	r3, #0
 8006068:	d01a      	beq.n	80060a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800606e:	f043 0220 	orr.w	r2, r3, #32
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e013      	b.n	80060a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	9300      	str	r3, [sp, #0]
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	2200      	movs	r2, #0
 8006082:	2101      	movs	r1, #1
 8006084:	68f8      	ldr	r0, [r7, #12]
 8006086:	f7ff ff23 	bl	8005ed0 <SPI_WaitFlagStateUntilTimeout>
 800608a:	4603      	mov	r3, r0
 800608c:	2b00      	cmp	r3, #0
 800608e:	d007      	beq.n	80060a0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006094:	f043 0220 	orr.w	r2, r3, #32
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800609c:	2303      	movs	r3, #3
 800609e:	e000      	b.n	80060a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
	...

080060ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b088      	sub	sp, #32
 80060b0:	af02      	add	r7, sp, #8
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80060b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006128 <SPI_EndRxTxTransaction+0x7c>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a1b      	ldr	r2, [pc, #108]	@ (800612c <SPI_EndRxTxTransaction+0x80>)
 80060be:	fba2 2303 	umull	r2, r3, r2, r3
 80060c2:	0d5b      	lsrs	r3, r3, #21
 80060c4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80060c8:	fb02 f303 	mul.w	r3, r2, r3
 80060cc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060d6:	d112      	bne.n	80060fe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	9300      	str	r3, [sp, #0]
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	2200      	movs	r2, #0
 80060e0:	2180      	movs	r1, #128	@ 0x80
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f7ff fef4 	bl	8005ed0 <SPI_WaitFlagStateUntilTimeout>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d016      	beq.n	800611c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060f2:	f043 0220 	orr.w	r2, r3, #32
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e00f      	b.n	800611e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d00a      	beq.n	800611a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	3b01      	subs	r3, #1
 8006108:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006114:	2b80      	cmp	r3, #128	@ 0x80
 8006116:	d0f2      	beq.n	80060fe <SPI_EndRxTxTransaction+0x52>
 8006118:	e000      	b.n	800611c <SPI_EndRxTxTransaction+0x70>
        break;
 800611a:	bf00      	nop
  }

  return HAL_OK;
 800611c:	2300      	movs	r3, #0
}
 800611e:	4618      	mov	r0, r3
 8006120:	3718      	adds	r7, #24
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	20000008 	.word	0x20000008
 800612c:	165e9f81 	.word	0x165e9f81

08006130 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b082      	sub	sp, #8
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e042      	b.n	80061c8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006148:	b2db      	uxtb	r3, r3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d106      	bne.n	800615c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f7fd ffb0 	bl	80040bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2224      	movs	r2, #36	@ 0x24
 8006160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68da      	ldr	r2, [r3, #12]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006172:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f000 f91d 	bl	80063b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	691a      	ldr	r2, [r3, #16]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006188:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	695a      	ldr	r2, [r3, #20]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006198:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68da      	ldr	r2, [r3, #12]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80061a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2220      	movs	r2, #32
 80061b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2220      	movs	r2, #32
 80061bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3708      	adds	r7, #8
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b08a      	sub	sp, #40	@ 0x28
 80061d4:	af02      	add	r7, sp, #8
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	603b      	str	r3, [r7, #0]
 80061dc:	4613      	mov	r3, r2
 80061de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80061e0:	2300      	movs	r3, #0
 80061e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2b20      	cmp	r3, #32
 80061ee:	d16d      	bne.n	80062cc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d002      	beq.n	80061fc <HAL_UART_Transmit+0x2c>
 80061f6:	88fb      	ldrh	r3, [r7, #6]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d101      	bne.n	8006200 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e066      	b.n	80062ce <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2200      	movs	r2, #0
 8006204:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2221      	movs	r2, #33	@ 0x21
 800620a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800620e:	f7fe f95f 	bl	80044d0 <HAL_GetTick>
 8006212:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	88fa      	ldrh	r2, [r7, #6]
 8006218:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	88fa      	ldrh	r2, [r7, #6]
 800621e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006228:	d108      	bne.n	800623c <HAL_UART_Transmit+0x6c>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d104      	bne.n	800623c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006232:	2300      	movs	r3, #0
 8006234:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	61bb      	str	r3, [r7, #24]
 800623a:	e003      	b.n	8006244 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006240:	2300      	movs	r3, #0
 8006242:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006244:	e02a      	b.n	800629c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	9300      	str	r3, [sp, #0]
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	2200      	movs	r2, #0
 800624e:	2180      	movs	r1, #128	@ 0x80
 8006250:	68f8      	ldr	r0, [r7, #12]
 8006252:	f000 f840 	bl	80062d6 <UART_WaitOnFlagUntilTimeout>
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d001      	beq.n	8006260 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e036      	b.n	80062ce <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d10b      	bne.n	800627e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006266:	69bb      	ldr	r3, [r7, #24]
 8006268:	881b      	ldrh	r3, [r3, #0]
 800626a:	461a      	mov	r2, r3
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006274:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	3302      	adds	r3, #2
 800627a:	61bb      	str	r3, [r7, #24]
 800627c:	e007      	b.n	800628e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800627e:	69fb      	ldr	r3, [r7, #28]
 8006280:	781a      	ldrb	r2, [r3, #0]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	3301      	adds	r3, #1
 800628c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006292:	b29b      	uxth	r3, r3
 8006294:	3b01      	subs	r3, #1
 8006296:	b29a      	uxth	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1cf      	bne.n	8006246 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	9300      	str	r3, [sp, #0]
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	2200      	movs	r2, #0
 80062ae:	2140      	movs	r1, #64	@ 0x40
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f000 f810 	bl	80062d6 <UART_WaitOnFlagUntilTimeout>
 80062b6:	4603      	mov	r3, r0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d001      	beq.n	80062c0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80062bc:	2303      	movs	r3, #3
 80062be:	e006      	b.n	80062ce <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2220      	movs	r2, #32
 80062c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80062c8:	2300      	movs	r3, #0
 80062ca:	e000      	b.n	80062ce <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80062cc:	2302      	movs	r3, #2
  }
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3720      	adds	r7, #32
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b090      	sub	sp, #64	@ 0x40
 80062da:	af00      	add	r7, sp, #0
 80062dc:	60f8      	str	r0, [r7, #12]
 80062de:	60b9      	str	r1, [r7, #8]
 80062e0:	603b      	str	r3, [r7, #0]
 80062e2:	4613      	mov	r3, r2
 80062e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062e6:	e050      	b.n	800638a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ee:	d04c      	beq.n	800638a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80062f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d007      	beq.n	8006306 <UART_WaitOnFlagUntilTimeout+0x30>
 80062f6:	f7fe f8eb 	bl	80044d0 <HAL_GetTick>
 80062fa:	4602      	mov	r2, r0
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	1ad3      	subs	r3, r2, r3
 8006300:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006302:	429a      	cmp	r2, r3
 8006304:	d241      	bcs.n	800638a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	330c      	adds	r3, #12
 800630c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006310:	e853 3f00 	ldrex	r3, [r3]
 8006314:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800631c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	330c      	adds	r3, #12
 8006324:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006326:	637a      	str	r2, [r7, #52]	@ 0x34
 8006328:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800632c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800632e:	e841 2300 	strex	r3, r2, [r1]
 8006332:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1e5      	bne.n	8006306 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	3314      	adds	r3, #20
 8006340:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	e853 3f00 	ldrex	r3, [r3]
 8006348:	613b      	str	r3, [r7, #16]
   return(result);
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	f023 0301 	bic.w	r3, r3, #1
 8006350:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	3314      	adds	r3, #20
 8006358:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800635a:	623a      	str	r2, [r7, #32]
 800635c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635e:	69f9      	ldr	r1, [r7, #28]
 8006360:	6a3a      	ldr	r2, [r7, #32]
 8006362:	e841 2300 	strex	r3, r2, [r1]
 8006366:	61bb      	str	r3, [r7, #24]
   return(result);
 8006368:	69bb      	ldr	r3, [r7, #24]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d1e5      	bne.n	800633a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2220      	movs	r2, #32
 8006372:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2220      	movs	r2, #32
 800637a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	e00f      	b.n	80063aa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	4013      	ands	r3, r2
 8006394:	68ba      	ldr	r2, [r7, #8]
 8006396:	429a      	cmp	r2, r3
 8006398:	bf0c      	ite	eq
 800639a:	2301      	moveq	r3, #1
 800639c:	2300      	movne	r3, #0
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	461a      	mov	r2, r3
 80063a2:	79fb      	ldrb	r3, [r7, #7]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d09f      	beq.n	80062e8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3740      	adds	r7, #64	@ 0x40
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
	...

080063b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	691b      	ldr	r3, [r3, #16]
 80063c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	68da      	ldr	r2, [r3, #12]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	430a      	orrs	r2, r1
 80063d0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	689a      	ldr	r2, [r3, #8]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	431a      	orrs	r2, r3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	695b      	ldr	r3, [r3, #20]
 80063e0:	431a      	orrs	r2, r3
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	69db      	ldr	r3, [r3, #28]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80063f4:	f023 030c 	bic.w	r3, r3, #12
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	6812      	ldr	r2, [r2, #0]
 80063fc:	68b9      	ldr	r1, [r7, #8]
 80063fe:	430b      	orrs	r3, r1
 8006400:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	695b      	ldr	r3, [r3, #20]
 8006408:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	699a      	ldr	r2, [r3, #24]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	430a      	orrs	r2, r1
 8006416:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a55      	ldr	r2, [pc, #340]	@ (8006574 <UART_SetConfig+0x1c0>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d103      	bne.n	800642a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006422:	f7ff f84d 	bl	80054c0 <HAL_RCC_GetPCLK2Freq>
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	e002      	b.n	8006430 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800642a:	f7ff f835 	bl	8005498 <HAL_RCC_GetPCLK1Freq>
 800642e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	69db      	ldr	r3, [r3, #28]
 8006434:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006438:	d14c      	bne.n	80064d4 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	4613      	mov	r3, r2
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	4413      	add	r3, r2
 8006442:	009a      	lsls	r2, r3, #2
 8006444:	441a      	add	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	005b      	lsls	r3, r3, #1
 800644c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006450:	4a49      	ldr	r2, [pc, #292]	@ (8006578 <UART_SetConfig+0x1c4>)
 8006452:	fba2 2303 	umull	r2, r3, r2, r3
 8006456:	095b      	lsrs	r3, r3, #5
 8006458:	0119      	lsls	r1, r3, #4
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	4613      	mov	r3, r2
 800645e:	009b      	lsls	r3, r3, #2
 8006460:	4413      	add	r3, r2
 8006462:	009a      	lsls	r2, r3, #2
 8006464:	441a      	add	r2, r3
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	005b      	lsls	r3, r3, #1
 800646c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006470:	4b41      	ldr	r3, [pc, #260]	@ (8006578 <UART_SetConfig+0x1c4>)
 8006472:	fba3 0302 	umull	r0, r3, r3, r2
 8006476:	095b      	lsrs	r3, r3, #5
 8006478:	2064      	movs	r0, #100	@ 0x64
 800647a:	fb00 f303 	mul.w	r3, r0, r3
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	00db      	lsls	r3, r3, #3
 8006482:	3332      	adds	r3, #50	@ 0x32
 8006484:	4a3c      	ldr	r2, [pc, #240]	@ (8006578 <UART_SetConfig+0x1c4>)
 8006486:	fba2 2303 	umull	r2, r3, r2, r3
 800648a:	095b      	lsrs	r3, r3, #5
 800648c:	005b      	lsls	r3, r3, #1
 800648e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006492:	4419      	add	r1, r3
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	4613      	mov	r3, r2
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	4413      	add	r3, r2
 800649c:	009a      	lsls	r2, r3, #2
 800649e:	441a      	add	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	005b      	lsls	r3, r3, #1
 80064a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80064aa:	4b33      	ldr	r3, [pc, #204]	@ (8006578 <UART_SetConfig+0x1c4>)
 80064ac:	fba3 0302 	umull	r0, r3, r3, r2
 80064b0:	095b      	lsrs	r3, r3, #5
 80064b2:	2064      	movs	r0, #100	@ 0x64
 80064b4:	fb00 f303 	mul.w	r3, r0, r3
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	00db      	lsls	r3, r3, #3
 80064bc:	3332      	adds	r3, #50	@ 0x32
 80064be:	4a2e      	ldr	r2, [pc, #184]	@ (8006578 <UART_SetConfig+0x1c4>)
 80064c0:	fba2 2303 	umull	r2, r3, r2, r3
 80064c4:	095b      	lsrs	r3, r3, #5
 80064c6:	f003 0207 	and.w	r2, r3, #7
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	440a      	add	r2, r1
 80064d0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80064d2:	e04a      	b.n	800656a <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	4613      	mov	r3, r2
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	4413      	add	r3, r2
 80064dc:	009a      	lsls	r2, r3, #2
 80064de:	441a      	add	r2, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	009b      	lsls	r3, r3, #2
 80064e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064ea:	4a23      	ldr	r2, [pc, #140]	@ (8006578 <UART_SetConfig+0x1c4>)
 80064ec:	fba2 2303 	umull	r2, r3, r2, r3
 80064f0:	095b      	lsrs	r3, r3, #5
 80064f2:	0119      	lsls	r1, r3, #4
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	4613      	mov	r3, r2
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	4413      	add	r3, r2
 80064fc:	009a      	lsls	r2, r3, #2
 80064fe:	441a      	add	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	009b      	lsls	r3, r3, #2
 8006506:	fbb2 f2f3 	udiv	r2, r2, r3
 800650a:	4b1b      	ldr	r3, [pc, #108]	@ (8006578 <UART_SetConfig+0x1c4>)
 800650c:	fba3 0302 	umull	r0, r3, r3, r2
 8006510:	095b      	lsrs	r3, r3, #5
 8006512:	2064      	movs	r0, #100	@ 0x64
 8006514:	fb00 f303 	mul.w	r3, r0, r3
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	011b      	lsls	r3, r3, #4
 800651c:	3332      	adds	r3, #50	@ 0x32
 800651e:	4a16      	ldr	r2, [pc, #88]	@ (8006578 <UART_SetConfig+0x1c4>)
 8006520:	fba2 2303 	umull	r2, r3, r2, r3
 8006524:	095b      	lsrs	r3, r3, #5
 8006526:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800652a:	4419      	add	r1, r3
 800652c:	68fa      	ldr	r2, [r7, #12]
 800652e:	4613      	mov	r3, r2
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	4413      	add	r3, r2
 8006534:	009a      	lsls	r2, r3, #2
 8006536:	441a      	add	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	009b      	lsls	r3, r3, #2
 800653e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006542:	4b0d      	ldr	r3, [pc, #52]	@ (8006578 <UART_SetConfig+0x1c4>)
 8006544:	fba3 0302 	umull	r0, r3, r3, r2
 8006548:	095b      	lsrs	r3, r3, #5
 800654a:	2064      	movs	r0, #100	@ 0x64
 800654c:	fb00 f303 	mul.w	r3, r0, r3
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	011b      	lsls	r3, r3, #4
 8006554:	3332      	adds	r3, #50	@ 0x32
 8006556:	4a08      	ldr	r2, [pc, #32]	@ (8006578 <UART_SetConfig+0x1c4>)
 8006558:	fba2 2303 	umull	r2, r3, r2, r3
 800655c:	095b      	lsrs	r3, r3, #5
 800655e:	f003 020f 	and.w	r2, r3, #15
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	440a      	add	r2, r1
 8006568:	609a      	str	r2, [r3, #8]
}
 800656a:	bf00      	nop
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop
 8006574:	40013800 	.word	0x40013800
 8006578:	51eb851f 	.word	0x51eb851f

0800657c <__cvt>:
 800657c:	2b00      	cmp	r3, #0
 800657e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006582:	461d      	mov	r5, r3
 8006584:	bfbb      	ittet	lt
 8006586:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800658a:	461d      	movlt	r5, r3
 800658c:	2300      	movge	r3, #0
 800658e:	232d      	movlt	r3, #45	@ 0x2d
 8006590:	b088      	sub	sp, #32
 8006592:	4614      	mov	r4, r2
 8006594:	bfb8      	it	lt
 8006596:	4614      	movlt	r4, r2
 8006598:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800659a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800659c:	7013      	strb	r3, [r2, #0]
 800659e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065a0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80065a4:	f023 0820 	bic.w	r8, r3, #32
 80065a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80065ac:	d005      	beq.n	80065ba <__cvt+0x3e>
 80065ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80065b2:	d100      	bne.n	80065b6 <__cvt+0x3a>
 80065b4:	3601      	adds	r6, #1
 80065b6:	2302      	movs	r3, #2
 80065b8:	e000      	b.n	80065bc <__cvt+0x40>
 80065ba:	2303      	movs	r3, #3
 80065bc:	aa07      	add	r2, sp, #28
 80065be:	9204      	str	r2, [sp, #16]
 80065c0:	aa06      	add	r2, sp, #24
 80065c2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80065c6:	e9cd 3600 	strd	r3, r6, [sp]
 80065ca:	4622      	mov	r2, r4
 80065cc:	462b      	mov	r3, r5
 80065ce:	f000 ff87 	bl	80074e0 <_dtoa_r>
 80065d2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80065d6:	4607      	mov	r7, r0
 80065d8:	d119      	bne.n	800660e <__cvt+0x92>
 80065da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80065dc:	07db      	lsls	r3, r3, #31
 80065de:	d50e      	bpl.n	80065fe <__cvt+0x82>
 80065e0:	eb00 0906 	add.w	r9, r0, r6
 80065e4:	2200      	movs	r2, #0
 80065e6:	2300      	movs	r3, #0
 80065e8:	4620      	mov	r0, r4
 80065ea:	4629      	mov	r1, r5
 80065ec:	f7fa f9f4 	bl	80009d8 <__aeabi_dcmpeq>
 80065f0:	b108      	cbz	r0, 80065f6 <__cvt+0x7a>
 80065f2:	f8cd 901c 	str.w	r9, [sp, #28]
 80065f6:	2230      	movs	r2, #48	@ 0x30
 80065f8:	9b07      	ldr	r3, [sp, #28]
 80065fa:	454b      	cmp	r3, r9
 80065fc:	d31e      	bcc.n	800663c <__cvt+0xc0>
 80065fe:	4638      	mov	r0, r7
 8006600:	9b07      	ldr	r3, [sp, #28]
 8006602:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006604:	1bdb      	subs	r3, r3, r7
 8006606:	6013      	str	r3, [r2, #0]
 8006608:	b008      	add	sp, #32
 800660a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800660e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006612:	eb00 0906 	add.w	r9, r0, r6
 8006616:	d1e5      	bne.n	80065e4 <__cvt+0x68>
 8006618:	7803      	ldrb	r3, [r0, #0]
 800661a:	2b30      	cmp	r3, #48	@ 0x30
 800661c:	d10a      	bne.n	8006634 <__cvt+0xb8>
 800661e:	2200      	movs	r2, #0
 8006620:	2300      	movs	r3, #0
 8006622:	4620      	mov	r0, r4
 8006624:	4629      	mov	r1, r5
 8006626:	f7fa f9d7 	bl	80009d8 <__aeabi_dcmpeq>
 800662a:	b918      	cbnz	r0, 8006634 <__cvt+0xb8>
 800662c:	f1c6 0601 	rsb	r6, r6, #1
 8006630:	f8ca 6000 	str.w	r6, [sl]
 8006634:	f8da 3000 	ldr.w	r3, [sl]
 8006638:	4499      	add	r9, r3
 800663a:	e7d3      	b.n	80065e4 <__cvt+0x68>
 800663c:	1c59      	adds	r1, r3, #1
 800663e:	9107      	str	r1, [sp, #28]
 8006640:	701a      	strb	r2, [r3, #0]
 8006642:	e7d9      	b.n	80065f8 <__cvt+0x7c>

08006644 <__exponent>:
 8006644:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006646:	2900      	cmp	r1, #0
 8006648:	bfb6      	itet	lt
 800664a:	232d      	movlt	r3, #45	@ 0x2d
 800664c:	232b      	movge	r3, #43	@ 0x2b
 800664e:	4249      	neglt	r1, r1
 8006650:	2909      	cmp	r1, #9
 8006652:	7002      	strb	r2, [r0, #0]
 8006654:	7043      	strb	r3, [r0, #1]
 8006656:	dd29      	ble.n	80066ac <__exponent+0x68>
 8006658:	f10d 0307 	add.w	r3, sp, #7
 800665c:	461d      	mov	r5, r3
 800665e:	270a      	movs	r7, #10
 8006660:	fbb1 f6f7 	udiv	r6, r1, r7
 8006664:	461a      	mov	r2, r3
 8006666:	fb07 1416 	mls	r4, r7, r6, r1
 800666a:	3430      	adds	r4, #48	@ 0x30
 800666c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006670:	460c      	mov	r4, r1
 8006672:	2c63      	cmp	r4, #99	@ 0x63
 8006674:	4631      	mov	r1, r6
 8006676:	f103 33ff 	add.w	r3, r3, #4294967295
 800667a:	dcf1      	bgt.n	8006660 <__exponent+0x1c>
 800667c:	3130      	adds	r1, #48	@ 0x30
 800667e:	1e94      	subs	r4, r2, #2
 8006680:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006684:	4623      	mov	r3, r4
 8006686:	1c41      	adds	r1, r0, #1
 8006688:	42ab      	cmp	r3, r5
 800668a:	d30a      	bcc.n	80066a2 <__exponent+0x5e>
 800668c:	f10d 0309 	add.w	r3, sp, #9
 8006690:	1a9b      	subs	r3, r3, r2
 8006692:	42ac      	cmp	r4, r5
 8006694:	bf88      	it	hi
 8006696:	2300      	movhi	r3, #0
 8006698:	3302      	adds	r3, #2
 800669a:	4403      	add	r3, r0
 800669c:	1a18      	subs	r0, r3, r0
 800669e:	b003      	add	sp, #12
 80066a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066a2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80066a6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80066aa:	e7ed      	b.n	8006688 <__exponent+0x44>
 80066ac:	2330      	movs	r3, #48	@ 0x30
 80066ae:	3130      	adds	r1, #48	@ 0x30
 80066b0:	7083      	strb	r3, [r0, #2]
 80066b2:	70c1      	strb	r1, [r0, #3]
 80066b4:	1d03      	adds	r3, r0, #4
 80066b6:	e7f1      	b.n	800669c <__exponent+0x58>

080066b8 <_printf_float>:
 80066b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066bc:	b091      	sub	sp, #68	@ 0x44
 80066be:	460c      	mov	r4, r1
 80066c0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80066c4:	4616      	mov	r6, r2
 80066c6:	461f      	mov	r7, r3
 80066c8:	4605      	mov	r5, r0
 80066ca:	f000 fdf9 	bl	80072c0 <_localeconv_r>
 80066ce:	6803      	ldr	r3, [r0, #0]
 80066d0:	4618      	mov	r0, r3
 80066d2:	9308      	str	r3, [sp, #32]
 80066d4:	f7f9 fd54 	bl	8000180 <strlen>
 80066d8:	2300      	movs	r3, #0
 80066da:	930e      	str	r3, [sp, #56]	@ 0x38
 80066dc:	f8d8 3000 	ldr.w	r3, [r8]
 80066e0:	9009      	str	r0, [sp, #36]	@ 0x24
 80066e2:	3307      	adds	r3, #7
 80066e4:	f023 0307 	bic.w	r3, r3, #7
 80066e8:	f103 0208 	add.w	r2, r3, #8
 80066ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80066f0:	f8d4 b000 	ldr.w	fp, [r4]
 80066f4:	f8c8 2000 	str.w	r2, [r8]
 80066f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80066fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006700:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006702:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006706:	f04f 32ff 	mov.w	r2, #4294967295
 800670a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800670e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006712:	4b9c      	ldr	r3, [pc, #624]	@ (8006984 <_printf_float+0x2cc>)
 8006714:	f7fa f992 	bl	8000a3c <__aeabi_dcmpun>
 8006718:	bb70      	cbnz	r0, 8006778 <_printf_float+0xc0>
 800671a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800671e:	f04f 32ff 	mov.w	r2, #4294967295
 8006722:	4b98      	ldr	r3, [pc, #608]	@ (8006984 <_printf_float+0x2cc>)
 8006724:	f7fa f96c 	bl	8000a00 <__aeabi_dcmple>
 8006728:	bb30      	cbnz	r0, 8006778 <_printf_float+0xc0>
 800672a:	2200      	movs	r2, #0
 800672c:	2300      	movs	r3, #0
 800672e:	4640      	mov	r0, r8
 8006730:	4649      	mov	r1, r9
 8006732:	f7fa f95b 	bl	80009ec <__aeabi_dcmplt>
 8006736:	b110      	cbz	r0, 800673e <_printf_float+0x86>
 8006738:	232d      	movs	r3, #45	@ 0x2d
 800673a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800673e:	4a92      	ldr	r2, [pc, #584]	@ (8006988 <_printf_float+0x2d0>)
 8006740:	4b92      	ldr	r3, [pc, #584]	@ (800698c <_printf_float+0x2d4>)
 8006742:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006746:	bf94      	ite	ls
 8006748:	4690      	movls	r8, r2
 800674a:	4698      	movhi	r8, r3
 800674c:	2303      	movs	r3, #3
 800674e:	f04f 0900 	mov.w	r9, #0
 8006752:	6123      	str	r3, [r4, #16]
 8006754:	f02b 0304 	bic.w	r3, fp, #4
 8006758:	6023      	str	r3, [r4, #0]
 800675a:	4633      	mov	r3, r6
 800675c:	4621      	mov	r1, r4
 800675e:	4628      	mov	r0, r5
 8006760:	9700      	str	r7, [sp, #0]
 8006762:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006764:	f000 f9d4 	bl	8006b10 <_printf_common>
 8006768:	3001      	adds	r0, #1
 800676a:	f040 8090 	bne.w	800688e <_printf_float+0x1d6>
 800676e:	f04f 30ff 	mov.w	r0, #4294967295
 8006772:	b011      	add	sp, #68	@ 0x44
 8006774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006778:	4642      	mov	r2, r8
 800677a:	464b      	mov	r3, r9
 800677c:	4640      	mov	r0, r8
 800677e:	4649      	mov	r1, r9
 8006780:	f7fa f95c 	bl	8000a3c <__aeabi_dcmpun>
 8006784:	b148      	cbz	r0, 800679a <_printf_float+0xe2>
 8006786:	464b      	mov	r3, r9
 8006788:	2b00      	cmp	r3, #0
 800678a:	bfb8      	it	lt
 800678c:	232d      	movlt	r3, #45	@ 0x2d
 800678e:	4a80      	ldr	r2, [pc, #512]	@ (8006990 <_printf_float+0x2d8>)
 8006790:	bfb8      	it	lt
 8006792:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006796:	4b7f      	ldr	r3, [pc, #508]	@ (8006994 <_printf_float+0x2dc>)
 8006798:	e7d3      	b.n	8006742 <_printf_float+0x8a>
 800679a:	6863      	ldr	r3, [r4, #4]
 800679c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80067a0:	1c5a      	adds	r2, r3, #1
 80067a2:	d13f      	bne.n	8006824 <_printf_float+0x16c>
 80067a4:	2306      	movs	r3, #6
 80067a6:	6063      	str	r3, [r4, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80067ae:	6023      	str	r3, [r4, #0]
 80067b0:	9206      	str	r2, [sp, #24]
 80067b2:	aa0e      	add	r2, sp, #56	@ 0x38
 80067b4:	e9cd a204 	strd	sl, r2, [sp, #16]
 80067b8:	aa0d      	add	r2, sp, #52	@ 0x34
 80067ba:	9203      	str	r2, [sp, #12]
 80067bc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80067c0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80067c4:	6863      	ldr	r3, [r4, #4]
 80067c6:	4642      	mov	r2, r8
 80067c8:	9300      	str	r3, [sp, #0]
 80067ca:	4628      	mov	r0, r5
 80067cc:	464b      	mov	r3, r9
 80067ce:	910a      	str	r1, [sp, #40]	@ 0x28
 80067d0:	f7ff fed4 	bl	800657c <__cvt>
 80067d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80067d6:	4680      	mov	r8, r0
 80067d8:	2947      	cmp	r1, #71	@ 0x47
 80067da:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80067dc:	d128      	bne.n	8006830 <_printf_float+0x178>
 80067de:	1cc8      	adds	r0, r1, #3
 80067e0:	db02      	blt.n	80067e8 <_printf_float+0x130>
 80067e2:	6863      	ldr	r3, [r4, #4]
 80067e4:	4299      	cmp	r1, r3
 80067e6:	dd40      	ble.n	800686a <_printf_float+0x1b2>
 80067e8:	f1aa 0a02 	sub.w	sl, sl, #2
 80067ec:	fa5f fa8a 	uxtb.w	sl, sl
 80067f0:	4652      	mov	r2, sl
 80067f2:	3901      	subs	r1, #1
 80067f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80067f8:	910d      	str	r1, [sp, #52]	@ 0x34
 80067fa:	f7ff ff23 	bl	8006644 <__exponent>
 80067fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006800:	4681      	mov	r9, r0
 8006802:	1813      	adds	r3, r2, r0
 8006804:	2a01      	cmp	r2, #1
 8006806:	6123      	str	r3, [r4, #16]
 8006808:	dc02      	bgt.n	8006810 <_printf_float+0x158>
 800680a:	6822      	ldr	r2, [r4, #0]
 800680c:	07d2      	lsls	r2, r2, #31
 800680e:	d501      	bpl.n	8006814 <_printf_float+0x15c>
 8006810:	3301      	adds	r3, #1
 8006812:	6123      	str	r3, [r4, #16]
 8006814:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006818:	2b00      	cmp	r3, #0
 800681a:	d09e      	beq.n	800675a <_printf_float+0xa2>
 800681c:	232d      	movs	r3, #45	@ 0x2d
 800681e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006822:	e79a      	b.n	800675a <_printf_float+0xa2>
 8006824:	2947      	cmp	r1, #71	@ 0x47
 8006826:	d1bf      	bne.n	80067a8 <_printf_float+0xf0>
 8006828:	2b00      	cmp	r3, #0
 800682a:	d1bd      	bne.n	80067a8 <_printf_float+0xf0>
 800682c:	2301      	movs	r3, #1
 800682e:	e7ba      	b.n	80067a6 <_printf_float+0xee>
 8006830:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006834:	d9dc      	bls.n	80067f0 <_printf_float+0x138>
 8006836:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800683a:	d118      	bne.n	800686e <_printf_float+0x1b6>
 800683c:	2900      	cmp	r1, #0
 800683e:	6863      	ldr	r3, [r4, #4]
 8006840:	dd0b      	ble.n	800685a <_printf_float+0x1a2>
 8006842:	6121      	str	r1, [r4, #16]
 8006844:	b913      	cbnz	r3, 800684c <_printf_float+0x194>
 8006846:	6822      	ldr	r2, [r4, #0]
 8006848:	07d0      	lsls	r0, r2, #31
 800684a:	d502      	bpl.n	8006852 <_printf_float+0x19a>
 800684c:	3301      	adds	r3, #1
 800684e:	440b      	add	r3, r1
 8006850:	6123      	str	r3, [r4, #16]
 8006852:	f04f 0900 	mov.w	r9, #0
 8006856:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006858:	e7dc      	b.n	8006814 <_printf_float+0x15c>
 800685a:	b913      	cbnz	r3, 8006862 <_printf_float+0x1aa>
 800685c:	6822      	ldr	r2, [r4, #0]
 800685e:	07d2      	lsls	r2, r2, #31
 8006860:	d501      	bpl.n	8006866 <_printf_float+0x1ae>
 8006862:	3302      	adds	r3, #2
 8006864:	e7f4      	b.n	8006850 <_printf_float+0x198>
 8006866:	2301      	movs	r3, #1
 8006868:	e7f2      	b.n	8006850 <_printf_float+0x198>
 800686a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800686e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006870:	4299      	cmp	r1, r3
 8006872:	db05      	blt.n	8006880 <_printf_float+0x1c8>
 8006874:	6823      	ldr	r3, [r4, #0]
 8006876:	6121      	str	r1, [r4, #16]
 8006878:	07d8      	lsls	r0, r3, #31
 800687a:	d5ea      	bpl.n	8006852 <_printf_float+0x19a>
 800687c:	1c4b      	adds	r3, r1, #1
 800687e:	e7e7      	b.n	8006850 <_printf_float+0x198>
 8006880:	2900      	cmp	r1, #0
 8006882:	bfcc      	ite	gt
 8006884:	2201      	movgt	r2, #1
 8006886:	f1c1 0202 	rsble	r2, r1, #2
 800688a:	4413      	add	r3, r2
 800688c:	e7e0      	b.n	8006850 <_printf_float+0x198>
 800688e:	6823      	ldr	r3, [r4, #0]
 8006890:	055a      	lsls	r2, r3, #21
 8006892:	d407      	bmi.n	80068a4 <_printf_float+0x1ec>
 8006894:	6923      	ldr	r3, [r4, #16]
 8006896:	4642      	mov	r2, r8
 8006898:	4631      	mov	r1, r6
 800689a:	4628      	mov	r0, r5
 800689c:	47b8      	blx	r7
 800689e:	3001      	adds	r0, #1
 80068a0:	d12b      	bne.n	80068fa <_printf_float+0x242>
 80068a2:	e764      	b.n	800676e <_printf_float+0xb6>
 80068a4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068a8:	f240 80dc 	bls.w	8006a64 <_printf_float+0x3ac>
 80068ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80068b0:	2200      	movs	r2, #0
 80068b2:	2300      	movs	r3, #0
 80068b4:	f7fa f890 	bl	80009d8 <__aeabi_dcmpeq>
 80068b8:	2800      	cmp	r0, #0
 80068ba:	d033      	beq.n	8006924 <_printf_float+0x26c>
 80068bc:	2301      	movs	r3, #1
 80068be:	4631      	mov	r1, r6
 80068c0:	4628      	mov	r0, r5
 80068c2:	4a35      	ldr	r2, [pc, #212]	@ (8006998 <_printf_float+0x2e0>)
 80068c4:	47b8      	blx	r7
 80068c6:	3001      	adds	r0, #1
 80068c8:	f43f af51 	beq.w	800676e <_printf_float+0xb6>
 80068cc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80068d0:	4543      	cmp	r3, r8
 80068d2:	db02      	blt.n	80068da <_printf_float+0x222>
 80068d4:	6823      	ldr	r3, [r4, #0]
 80068d6:	07d8      	lsls	r0, r3, #31
 80068d8:	d50f      	bpl.n	80068fa <_printf_float+0x242>
 80068da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80068de:	4631      	mov	r1, r6
 80068e0:	4628      	mov	r0, r5
 80068e2:	47b8      	blx	r7
 80068e4:	3001      	adds	r0, #1
 80068e6:	f43f af42 	beq.w	800676e <_printf_float+0xb6>
 80068ea:	f04f 0900 	mov.w	r9, #0
 80068ee:	f108 38ff 	add.w	r8, r8, #4294967295
 80068f2:	f104 0a1a 	add.w	sl, r4, #26
 80068f6:	45c8      	cmp	r8, r9
 80068f8:	dc09      	bgt.n	800690e <_printf_float+0x256>
 80068fa:	6823      	ldr	r3, [r4, #0]
 80068fc:	079b      	lsls	r3, r3, #30
 80068fe:	f100 8102 	bmi.w	8006b06 <_printf_float+0x44e>
 8006902:	68e0      	ldr	r0, [r4, #12]
 8006904:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006906:	4298      	cmp	r0, r3
 8006908:	bfb8      	it	lt
 800690a:	4618      	movlt	r0, r3
 800690c:	e731      	b.n	8006772 <_printf_float+0xba>
 800690e:	2301      	movs	r3, #1
 8006910:	4652      	mov	r2, sl
 8006912:	4631      	mov	r1, r6
 8006914:	4628      	mov	r0, r5
 8006916:	47b8      	blx	r7
 8006918:	3001      	adds	r0, #1
 800691a:	f43f af28 	beq.w	800676e <_printf_float+0xb6>
 800691e:	f109 0901 	add.w	r9, r9, #1
 8006922:	e7e8      	b.n	80068f6 <_printf_float+0x23e>
 8006924:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006926:	2b00      	cmp	r3, #0
 8006928:	dc38      	bgt.n	800699c <_printf_float+0x2e4>
 800692a:	2301      	movs	r3, #1
 800692c:	4631      	mov	r1, r6
 800692e:	4628      	mov	r0, r5
 8006930:	4a19      	ldr	r2, [pc, #100]	@ (8006998 <_printf_float+0x2e0>)
 8006932:	47b8      	blx	r7
 8006934:	3001      	adds	r0, #1
 8006936:	f43f af1a 	beq.w	800676e <_printf_float+0xb6>
 800693a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800693e:	ea59 0303 	orrs.w	r3, r9, r3
 8006942:	d102      	bne.n	800694a <_printf_float+0x292>
 8006944:	6823      	ldr	r3, [r4, #0]
 8006946:	07d9      	lsls	r1, r3, #31
 8006948:	d5d7      	bpl.n	80068fa <_printf_float+0x242>
 800694a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800694e:	4631      	mov	r1, r6
 8006950:	4628      	mov	r0, r5
 8006952:	47b8      	blx	r7
 8006954:	3001      	adds	r0, #1
 8006956:	f43f af0a 	beq.w	800676e <_printf_float+0xb6>
 800695a:	f04f 0a00 	mov.w	sl, #0
 800695e:	f104 0b1a 	add.w	fp, r4, #26
 8006962:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006964:	425b      	negs	r3, r3
 8006966:	4553      	cmp	r3, sl
 8006968:	dc01      	bgt.n	800696e <_printf_float+0x2b6>
 800696a:	464b      	mov	r3, r9
 800696c:	e793      	b.n	8006896 <_printf_float+0x1de>
 800696e:	2301      	movs	r3, #1
 8006970:	465a      	mov	r2, fp
 8006972:	4631      	mov	r1, r6
 8006974:	4628      	mov	r0, r5
 8006976:	47b8      	blx	r7
 8006978:	3001      	adds	r0, #1
 800697a:	f43f aef8 	beq.w	800676e <_printf_float+0xb6>
 800697e:	f10a 0a01 	add.w	sl, sl, #1
 8006982:	e7ee      	b.n	8006962 <_printf_float+0x2aa>
 8006984:	7fefffff 	.word	0x7fefffff
 8006988:	0800a358 	.word	0x0800a358
 800698c:	0800a35c 	.word	0x0800a35c
 8006990:	0800a360 	.word	0x0800a360
 8006994:	0800a364 	.word	0x0800a364
 8006998:	0800a368 	.word	0x0800a368
 800699c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800699e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80069a2:	4553      	cmp	r3, sl
 80069a4:	bfa8      	it	ge
 80069a6:	4653      	movge	r3, sl
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	4699      	mov	r9, r3
 80069ac:	dc36      	bgt.n	8006a1c <_printf_float+0x364>
 80069ae:	f04f 0b00 	mov.w	fp, #0
 80069b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069b6:	f104 021a 	add.w	r2, r4, #26
 80069ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80069bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80069be:	eba3 0309 	sub.w	r3, r3, r9
 80069c2:	455b      	cmp	r3, fp
 80069c4:	dc31      	bgt.n	8006a2a <_printf_float+0x372>
 80069c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069c8:	459a      	cmp	sl, r3
 80069ca:	dc3a      	bgt.n	8006a42 <_printf_float+0x38a>
 80069cc:	6823      	ldr	r3, [r4, #0]
 80069ce:	07da      	lsls	r2, r3, #31
 80069d0:	d437      	bmi.n	8006a42 <_printf_float+0x38a>
 80069d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069d4:	ebaa 0903 	sub.w	r9, sl, r3
 80069d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069da:	ebaa 0303 	sub.w	r3, sl, r3
 80069de:	4599      	cmp	r9, r3
 80069e0:	bfa8      	it	ge
 80069e2:	4699      	movge	r9, r3
 80069e4:	f1b9 0f00 	cmp.w	r9, #0
 80069e8:	dc33      	bgt.n	8006a52 <_printf_float+0x39a>
 80069ea:	f04f 0800 	mov.w	r8, #0
 80069ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069f2:	f104 0b1a 	add.w	fp, r4, #26
 80069f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069f8:	ebaa 0303 	sub.w	r3, sl, r3
 80069fc:	eba3 0309 	sub.w	r3, r3, r9
 8006a00:	4543      	cmp	r3, r8
 8006a02:	f77f af7a 	ble.w	80068fa <_printf_float+0x242>
 8006a06:	2301      	movs	r3, #1
 8006a08:	465a      	mov	r2, fp
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4628      	mov	r0, r5
 8006a0e:	47b8      	blx	r7
 8006a10:	3001      	adds	r0, #1
 8006a12:	f43f aeac 	beq.w	800676e <_printf_float+0xb6>
 8006a16:	f108 0801 	add.w	r8, r8, #1
 8006a1a:	e7ec      	b.n	80069f6 <_printf_float+0x33e>
 8006a1c:	4642      	mov	r2, r8
 8006a1e:	4631      	mov	r1, r6
 8006a20:	4628      	mov	r0, r5
 8006a22:	47b8      	blx	r7
 8006a24:	3001      	adds	r0, #1
 8006a26:	d1c2      	bne.n	80069ae <_printf_float+0x2f6>
 8006a28:	e6a1      	b.n	800676e <_printf_float+0xb6>
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	4631      	mov	r1, r6
 8006a2e:	4628      	mov	r0, r5
 8006a30:	920a      	str	r2, [sp, #40]	@ 0x28
 8006a32:	47b8      	blx	r7
 8006a34:	3001      	adds	r0, #1
 8006a36:	f43f ae9a 	beq.w	800676e <_printf_float+0xb6>
 8006a3a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a3c:	f10b 0b01 	add.w	fp, fp, #1
 8006a40:	e7bb      	b.n	80069ba <_printf_float+0x302>
 8006a42:	4631      	mov	r1, r6
 8006a44:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a48:	4628      	mov	r0, r5
 8006a4a:	47b8      	blx	r7
 8006a4c:	3001      	adds	r0, #1
 8006a4e:	d1c0      	bne.n	80069d2 <_printf_float+0x31a>
 8006a50:	e68d      	b.n	800676e <_printf_float+0xb6>
 8006a52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a54:	464b      	mov	r3, r9
 8006a56:	4631      	mov	r1, r6
 8006a58:	4628      	mov	r0, r5
 8006a5a:	4442      	add	r2, r8
 8006a5c:	47b8      	blx	r7
 8006a5e:	3001      	adds	r0, #1
 8006a60:	d1c3      	bne.n	80069ea <_printf_float+0x332>
 8006a62:	e684      	b.n	800676e <_printf_float+0xb6>
 8006a64:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006a68:	f1ba 0f01 	cmp.w	sl, #1
 8006a6c:	dc01      	bgt.n	8006a72 <_printf_float+0x3ba>
 8006a6e:	07db      	lsls	r3, r3, #31
 8006a70:	d536      	bpl.n	8006ae0 <_printf_float+0x428>
 8006a72:	2301      	movs	r3, #1
 8006a74:	4642      	mov	r2, r8
 8006a76:	4631      	mov	r1, r6
 8006a78:	4628      	mov	r0, r5
 8006a7a:	47b8      	blx	r7
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	f43f ae76 	beq.w	800676e <_printf_float+0xb6>
 8006a82:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a86:	4631      	mov	r1, r6
 8006a88:	4628      	mov	r0, r5
 8006a8a:	47b8      	blx	r7
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	f43f ae6e 	beq.w	800676e <_printf_float+0xb6>
 8006a92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a96:	2200      	movs	r2, #0
 8006a98:	2300      	movs	r3, #0
 8006a9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a9e:	f7f9 ff9b 	bl	80009d8 <__aeabi_dcmpeq>
 8006aa2:	b9c0      	cbnz	r0, 8006ad6 <_printf_float+0x41e>
 8006aa4:	4653      	mov	r3, sl
 8006aa6:	f108 0201 	add.w	r2, r8, #1
 8006aaa:	4631      	mov	r1, r6
 8006aac:	4628      	mov	r0, r5
 8006aae:	47b8      	blx	r7
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d10c      	bne.n	8006ace <_printf_float+0x416>
 8006ab4:	e65b      	b.n	800676e <_printf_float+0xb6>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	465a      	mov	r2, fp
 8006aba:	4631      	mov	r1, r6
 8006abc:	4628      	mov	r0, r5
 8006abe:	47b8      	blx	r7
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	f43f ae54 	beq.w	800676e <_printf_float+0xb6>
 8006ac6:	f108 0801 	add.w	r8, r8, #1
 8006aca:	45d0      	cmp	r8, sl
 8006acc:	dbf3      	blt.n	8006ab6 <_printf_float+0x3fe>
 8006ace:	464b      	mov	r3, r9
 8006ad0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006ad4:	e6e0      	b.n	8006898 <_printf_float+0x1e0>
 8006ad6:	f04f 0800 	mov.w	r8, #0
 8006ada:	f104 0b1a 	add.w	fp, r4, #26
 8006ade:	e7f4      	b.n	8006aca <_printf_float+0x412>
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	4642      	mov	r2, r8
 8006ae4:	e7e1      	b.n	8006aaa <_printf_float+0x3f2>
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	464a      	mov	r2, r9
 8006aea:	4631      	mov	r1, r6
 8006aec:	4628      	mov	r0, r5
 8006aee:	47b8      	blx	r7
 8006af0:	3001      	adds	r0, #1
 8006af2:	f43f ae3c 	beq.w	800676e <_printf_float+0xb6>
 8006af6:	f108 0801 	add.w	r8, r8, #1
 8006afa:	68e3      	ldr	r3, [r4, #12]
 8006afc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006afe:	1a5b      	subs	r3, r3, r1
 8006b00:	4543      	cmp	r3, r8
 8006b02:	dcf0      	bgt.n	8006ae6 <_printf_float+0x42e>
 8006b04:	e6fd      	b.n	8006902 <_printf_float+0x24a>
 8006b06:	f04f 0800 	mov.w	r8, #0
 8006b0a:	f104 0919 	add.w	r9, r4, #25
 8006b0e:	e7f4      	b.n	8006afa <_printf_float+0x442>

08006b10 <_printf_common>:
 8006b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b14:	4616      	mov	r6, r2
 8006b16:	4698      	mov	r8, r3
 8006b18:	688a      	ldr	r2, [r1, #8]
 8006b1a:	690b      	ldr	r3, [r1, #16]
 8006b1c:	4607      	mov	r7, r0
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	bfb8      	it	lt
 8006b22:	4613      	movlt	r3, r2
 8006b24:	6033      	str	r3, [r6, #0]
 8006b26:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b2a:	460c      	mov	r4, r1
 8006b2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b30:	b10a      	cbz	r2, 8006b36 <_printf_common+0x26>
 8006b32:	3301      	adds	r3, #1
 8006b34:	6033      	str	r3, [r6, #0]
 8006b36:	6823      	ldr	r3, [r4, #0]
 8006b38:	0699      	lsls	r1, r3, #26
 8006b3a:	bf42      	ittt	mi
 8006b3c:	6833      	ldrmi	r3, [r6, #0]
 8006b3e:	3302      	addmi	r3, #2
 8006b40:	6033      	strmi	r3, [r6, #0]
 8006b42:	6825      	ldr	r5, [r4, #0]
 8006b44:	f015 0506 	ands.w	r5, r5, #6
 8006b48:	d106      	bne.n	8006b58 <_printf_common+0x48>
 8006b4a:	f104 0a19 	add.w	sl, r4, #25
 8006b4e:	68e3      	ldr	r3, [r4, #12]
 8006b50:	6832      	ldr	r2, [r6, #0]
 8006b52:	1a9b      	subs	r3, r3, r2
 8006b54:	42ab      	cmp	r3, r5
 8006b56:	dc2b      	bgt.n	8006bb0 <_printf_common+0xa0>
 8006b58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006b5c:	6822      	ldr	r2, [r4, #0]
 8006b5e:	3b00      	subs	r3, #0
 8006b60:	bf18      	it	ne
 8006b62:	2301      	movne	r3, #1
 8006b64:	0692      	lsls	r2, r2, #26
 8006b66:	d430      	bmi.n	8006bca <_printf_common+0xba>
 8006b68:	4641      	mov	r1, r8
 8006b6a:	4638      	mov	r0, r7
 8006b6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006b70:	47c8      	blx	r9
 8006b72:	3001      	adds	r0, #1
 8006b74:	d023      	beq.n	8006bbe <_printf_common+0xae>
 8006b76:	6823      	ldr	r3, [r4, #0]
 8006b78:	6922      	ldr	r2, [r4, #16]
 8006b7a:	f003 0306 	and.w	r3, r3, #6
 8006b7e:	2b04      	cmp	r3, #4
 8006b80:	bf14      	ite	ne
 8006b82:	2500      	movne	r5, #0
 8006b84:	6833      	ldreq	r3, [r6, #0]
 8006b86:	f04f 0600 	mov.w	r6, #0
 8006b8a:	bf08      	it	eq
 8006b8c:	68e5      	ldreq	r5, [r4, #12]
 8006b8e:	f104 041a 	add.w	r4, r4, #26
 8006b92:	bf08      	it	eq
 8006b94:	1aed      	subeq	r5, r5, r3
 8006b96:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006b9a:	bf08      	it	eq
 8006b9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	bfc4      	itt	gt
 8006ba4:	1a9b      	subgt	r3, r3, r2
 8006ba6:	18ed      	addgt	r5, r5, r3
 8006ba8:	42b5      	cmp	r5, r6
 8006baa:	d11a      	bne.n	8006be2 <_printf_common+0xd2>
 8006bac:	2000      	movs	r0, #0
 8006bae:	e008      	b.n	8006bc2 <_printf_common+0xb2>
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	4652      	mov	r2, sl
 8006bb4:	4641      	mov	r1, r8
 8006bb6:	4638      	mov	r0, r7
 8006bb8:	47c8      	blx	r9
 8006bba:	3001      	adds	r0, #1
 8006bbc:	d103      	bne.n	8006bc6 <_printf_common+0xb6>
 8006bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc6:	3501      	adds	r5, #1
 8006bc8:	e7c1      	b.n	8006b4e <_printf_common+0x3e>
 8006bca:	2030      	movs	r0, #48	@ 0x30
 8006bcc:	18e1      	adds	r1, r4, r3
 8006bce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006bd2:	1c5a      	adds	r2, r3, #1
 8006bd4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006bd8:	4422      	add	r2, r4
 8006bda:	3302      	adds	r3, #2
 8006bdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006be0:	e7c2      	b.n	8006b68 <_printf_common+0x58>
 8006be2:	2301      	movs	r3, #1
 8006be4:	4622      	mov	r2, r4
 8006be6:	4641      	mov	r1, r8
 8006be8:	4638      	mov	r0, r7
 8006bea:	47c8      	blx	r9
 8006bec:	3001      	adds	r0, #1
 8006bee:	d0e6      	beq.n	8006bbe <_printf_common+0xae>
 8006bf0:	3601      	adds	r6, #1
 8006bf2:	e7d9      	b.n	8006ba8 <_printf_common+0x98>

08006bf4 <_printf_i>:
 8006bf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf8:	7e0f      	ldrb	r7, [r1, #24]
 8006bfa:	4691      	mov	r9, r2
 8006bfc:	2f78      	cmp	r7, #120	@ 0x78
 8006bfe:	4680      	mov	r8, r0
 8006c00:	460c      	mov	r4, r1
 8006c02:	469a      	mov	sl, r3
 8006c04:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c0a:	d807      	bhi.n	8006c1c <_printf_i+0x28>
 8006c0c:	2f62      	cmp	r7, #98	@ 0x62
 8006c0e:	d80a      	bhi.n	8006c26 <_printf_i+0x32>
 8006c10:	2f00      	cmp	r7, #0
 8006c12:	f000 80d3 	beq.w	8006dbc <_printf_i+0x1c8>
 8006c16:	2f58      	cmp	r7, #88	@ 0x58
 8006c18:	f000 80ba 	beq.w	8006d90 <_printf_i+0x19c>
 8006c1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c24:	e03a      	b.n	8006c9c <_printf_i+0xa8>
 8006c26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c2a:	2b15      	cmp	r3, #21
 8006c2c:	d8f6      	bhi.n	8006c1c <_printf_i+0x28>
 8006c2e:	a101      	add	r1, pc, #4	@ (adr r1, 8006c34 <_printf_i+0x40>)
 8006c30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c34:	08006c8d 	.word	0x08006c8d
 8006c38:	08006ca1 	.word	0x08006ca1
 8006c3c:	08006c1d 	.word	0x08006c1d
 8006c40:	08006c1d 	.word	0x08006c1d
 8006c44:	08006c1d 	.word	0x08006c1d
 8006c48:	08006c1d 	.word	0x08006c1d
 8006c4c:	08006ca1 	.word	0x08006ca1
 8006c50:	08006c1d 	.word	0x08006c1d
 8006c54:	08006c1d 	.word	0x08006c1d
 8006c58:	08006c1d 	.word	0x08006c1d
 8006c5c:	08006c1d 	.word	0x08006c1d
 8006c60:	08006da3 	.word	0x08006da3
 8006c64:	08006ccb 	.word	0x08006ccb
 8006c68:	08006d5d 	.word	0x08006d5d
 8006c6c:	08006c1d 	.word	0x08006c1d
 8006c70:	08006c1d 	.word	0x08006c1d
 8006c74:	08006dc5 	.word	0x08006dc5
 8006c78:	08006c1d 	.word	0x08006c1d
 8006c7c:	08006ccb 	.word	0x08006ccb
 8006c80:	08006c1d 	.word	0x08006c1d
 8006c84:	08006c1d 	.word	0x08006c1d
 8006c88:	08006d65 	.word	0x08006d65
 8006c8c:	6833      	ldr	r3, [r6, #0]
 8006c8e:	1d1a      	adds	r2, r3, #4
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	6032      	str	r2, [r6, #0]
 8006c94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e09e      	b.n	8006dde <_printf_i+0x1ea>
 8006ca0:	6833      	ldr	r3, [r6, #0]
 8006ca2:	6820      	ldr	r0, [r4, #0]
 8006ca4:	1d19      	adds	r1, r3, #4
 8006ca6:	6031      	str	r1, [r6, #0]
 8006ca8:	0606      	lsls	r6, r0, #24
 8006caa:	d501      	bpl.n	8006cb0 <_printf_i+0xbc>
 8006cac:	681d      	ldr	r5, [r3, #0]
 8006cae:	e003      	b.n	8006cb8 <_printf_i+0xc4>
 8006cb0:	0645      	lsls	r5, r0, #25
 8006cb2:	d5fb      	bpl.n	8006cac <_printf_i+0xb8>
 8006cb4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006cb8:	2d00      	cmp	r5, #0
 8006cba:	da03      	bge.n	8006cc4 <_printf_i+0xd0>
 8006cbc:	232d      	movs	r3, #45	@ 0x2d
 8006cbe:	426d      	negs	r5, r5
 8006cc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cc4:	230a      	movs	r3, #10
 8006cc6:	4859      	ldr	r0, [pc, #356]	@ (8006e2c <_printf_i+0x238>)
 8006cc8:	e011      	b.n	8006cee <_printf_i+0xfa>
 8006cca:	6821      	ldr	r1, [r4, #0]
 8006ccc:	6833      	ldr	r3, [r6, #0]
 8006cce:	0608      	lsls	r0, r1, #24
 8006cd0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006cd4:	d402      	bmi.n	8006cdc <_printf_i+0xe8>
 8006cd6:	0649      	lsls	r1, r1, #25
 8006cd8:	bf48      	it	mi
 8006cda:	b2ad      	uxthmi	r5, r5
 8006cdc:	2f6f      	cmp	r7, #111	@ 0x6f
 8006cde:	6033      	str	r3, [r6, #0]
 8006ce0:	bf14      	ite	ne
 8006ce2:	230a      	movne	r3, #10
 8006ce4:	2308      	moveq	r3, #8
 8006ce6:	4851      	ldr	r0, [pc, #324]	@ (8006e2c <_printf_i+0x238>)
 8006ce8:	2100      	movs	r1, #0
 8006cea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006cee:	6866      	ldr	r6, [r4, #4]
 8006cf0:	2e00      	cmp	r6, #0
 8006cf2:	bfa8      	it	ge
 8006cf4:	6821      	ldrge	r1, [r4, #0]
 8006cf6:	60a6      	str	r6, [r4, #8]
 8006cf8:	bfa4      	itt	ge
 8006cfa:	f021 0104 	bicge.w	r1, r1, #4
 8006cfe:	6021      	strge	r1, [r4, #0]
 8006d00:	b90d      	cbnz	r5, 8006d06 <_printf_i+0x112>
 8006d02:	2e00      	cmp	r6, #0
 8006d04:	d04b      	beq.n	8006d9e <_printf_i+0x1aa>
 8006d06:	4616      	mov	r6, r2
 8006d08:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d0c:	fb03 5711 	mls	r7, r3, r1, r5
 8006d10:	5dc7      	ldrb	r7, [r0, r7]
 8006d12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d16:	462f      	mov	r7, r5
 8006d18:	42bb      	cmp	r3, r7
 8006d1a:	460d      	mov	r5, r1
 8006d1c:	d9f4      	bls.n	8006d08 <_printf_i+0x114>
 8006d1e:	2b08      	cmp	r3, #8
 8006d20:	d10b      	bne.n	8006d3a <_printf_i+0x146>
 8006d22:	6823      	ldr	r3, [r4, #0]
 8006d24:	07df      	lsls	r7, r3, #31
 8006d26:	d508      	bpl.n	8006d3a <_printf_i+0x146>
 8006d28:	6923      	ldr	r3, [r4, #16]
 8006d2a:	6861      	ldr	r1, [r4, #4]
 8006d2c:	4299      	cmp	r1, r3
 8006d2e:	bfde      	ittt	le
 8006d30:	2330      	movle	r3, #48	@ 0x30
 8006d32:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d36:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d3a:	1b92      	subs	r2, r2, r6
 8006d3c:	6122      	str	r2, [r4, #16]
 8006d3e:	464b      	mov	r3, r9
 8006d40:	4621      	mov	r1, r4
 8006d42:	4640      	mov	r0, r8
 8006d44:	f8cd a000 	str.w	sl, [sp]
 8006d48:	aa03      	add	r2, sp, #12
 8006d4a:	f7ff fee1 	bl	8006b10 <_printf_common>
 8006d4e:	3001      	adds	r0, #1
 8006d50:	d14a      	bne.n	8006de8 <_printf_i+0x1f4>
 8006d52:	f04f 30ff 	mov.w	r0, #4294967295
 8006d56:	b004      	add	sp, #16
 8006d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d5c:	6823      	ldr	r3, [r4, #0]
 8006d5e:	f043 0320 	orr.w	r3, r3, #32
 8006d62:	6023      	str	r3, [r4, #0]
 8006d64:	2778      	movs	r7, #120	@ 0x78
 8006d66:	4832      	ldr	r0, [pc, #200]	@ (8006e30 <_printf_i+0x23c>)
 8006d68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006d6c:	6823      	ldr	r3, [r4, #0]
 8006d6e:	6831      	ldr	r1, [r6, #0]
 8006d70:	061f      	lsls	r7, r3, #24
 8006d72:	f851 5b04 	ldr.w	r5, [r1], #4
 8006d76:	d402      	bmi.n	8006d7e <_printf_i+0x18a>
 8006d78:	065f      	lsls	r7, r3, #25
 8006d7a:	bf48      	it	mi
 8006d7c:	b2ad      	uxthmi	r5, r5
 8006d7e:	6031      	str	r1, [r6, #0]
 8006d80:	07d9      	lsls	r1, r3, #31
 8006d82:	bf44      	itt	mi
 8006d84:	f043 0320 	orrmi.w	r3, r3, #32
 8006d88:	6023      	strmi	r3, [r4, #0]
 8006d8a:	b11d      	cbz	r5, 8006d94 <_printf_i+0x1a0>
 8006d8c:	2310      	movs	r3, #16
 8006d8e:	e7ab      	b.n	8006ce8 <_printf_i+0xf4>
 8006d90:	4826      	ldr	r0, [pc, #152]	@ (8006e2c <_printf_i+0x238>)
 8006d92:	e7e9      	b.n	8006d68 <_printf_i+0x174>
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	f023 0320 	bic.w	r3, r3, #32
 8006d9a:	6023      	str	r3, [r4, #0]
 8006d9c:	e7f6      	b.n	8006d8c <_printf_i+0x198>
 8006d9e:	4616      	mov	r6, r2
 8006da0:	e7bd      	b.n	8006d1e <_printf_i+0x12a>
 8006da2:	6833      	ldr	r3, [r6, #0]
 8006da4:	6825      	ldr	r5, [r4, #0]
 8006da6:	1d18      	adds	r0, r3, #4
 8006da8:	6961      	ldr	r1, [r4, #20]
 8006daa:	6030      	str	r0, [r6, #0]
 8006dac:	062e      	lsls	r6, r5, #24
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	d501      	bpl.n	8006db6 <_printf_i+0x1c2>
 8006db2:	6019      	str	r1, [r3, #0]
 8006db4:	e002      	b.n	8006dbc <_printf_i+0x1c8>
 8006db6:	0668      	lsls	r0, r5, #25
 8006db8:	d5fb      	bpl.n	8006db2 <_printf_i+0x1be>
 8006dba:	8019      	strh	r1, [r3, #0]
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	4616      	mov	r6, r2
 8006dc0:	6123      	str	r3, [r4, #16]
 8006dc2:	e7bc      	b.n	8006d3e <_printf_i+0x14a>
 8006dc4:	6833      	ldr	r3, [r6, #0]
 8006dc6:	2100      	movs	r1, #0
 8006dc8:	1d1a      	adds	r2, r3, #4
 8006dca:	6032      	str	r2, [r6, #0]
 8006dcc:	681e      	ldr	r6, [r3, #0]
 8006dce:	6862      	ldr	r2, [r4, #4]
 8006dd0:	4630      	mov	r0, r6
 8006dd2:	f000 faec 	bl	80073ae <memchr>
 8006dd6:	b108      	cbz	r0, 8006ddc <_printf_i+0x1e8>
 8006dd8:	1b80      	subs	r0, r0, r6
 8006dda:	6060      	str	r0, [r4, #4]
 8006ddc:	6863      	ldr	r3, [r4, #4]
 8006dde:	6123      	str	r3, [r4, #16]
 8006de0:	2300      	movs	r3, #0
 8006de2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006de6:	e7aa      	b.n	8006d3e <_printf_i+0x14a>
 8006de8:	4632      	mov	r2, r6
 8006dea:	4649      	mov	r1, r9
 8006dec:	4640      	mov	r0, r8
 8006dee:	6923      	ldr	r3, [r4, #16]
 8006df0:	47d0      	blx	sl
 8006df2:	3001      	adds	r0, #1
 8006df4:	d0ad      	beq.n	8006d52 <_printf_i+0x15e>
 8006df6:	6823      	ldr	r3, [r4, #0]
 8006df8:	079b      	lsls	r3, r3, #30
 8006dfa:	d413      	bmi.n	8006e24 <_printf_i+0x230>
 8006dfc:	68e0      	ldr	r0, [r4, #12]
 8006dfe:	9b03      	ldr	r3, [sp, #12]
 8006e00:	4298      	cmp	r0, r3
 8006e02:	bfb8      	it	lt
 8006e04:	4618      	movlt	r0, r3
 8006e06:	e7a6      	b.n	8006d56 <_printf_i+0x162>
 8006e08:	2301      	movs	r3, #1
 8006e0a:	4632      	mov	r2, r6
 8006e0c:	4649      	mov	r1, r9
 8006e0e:	4640      	mov	r0, r8
 8006e10:	47d0      	blx	sl
 8006e12:	3001      	adds	r0, #1
 8006e14:	d09d      	beq.n	8006d52 <_printf_i+0x15e>
 8006e16:	3501      	adds	r5, #1
 8006e18:	68e3      	ldr	r3, [r4, #12]
 8006e1a:	9903      	ldr	r1, [sp, #12]
 8006e1c:	1a5b      	subs	r3, r3, r1
 8006e1e:	42ab      	cmp	r3, r5
 8006e20:	dcf2      	bgt.n	8006e08 <_printf_i+0x214>
 8006e22:	e7eb      	b.n	8006dfc <_printf_i+0x208>
 8006e24:	2500      	movs	r5, #0
 8006e26:	f104 0619 	add.w	r6, r4, #25
 8006e2a:	e7f5      	b.n	8006e18 <_printf_i+0x224>
 8006e2c:	0800a36a 	.word	0x0800a36a
 8006e30:	0800a37b 	.word	0x0800a37b

08006e34 <std>:
 8006e34:	2300      	movs	r3, #0
 8006e36:	b510      	push	{r4, lr}
 8006e38:	4604      	mov	r4, r0
 8006e3a:	e9c0 3300 	strd	r3, r3, [r0]
 8006e3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e42:	6083      	str	r3, [r0, #8]
 8006e44:	8181      	strh	r1, [r0, #12]
 8006e46:	6643      	str	r3, [r0, #100]	@ 0x64
 8006e48:	81c2      	strh	r2, [r0, #14]
 8006e4a:	6183      	str	r3, [r0, #24]
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	2208      	movs	r2, #8
 8006e50:	305c      	adds	r0, #92	@ 0x5c
 8006e52:	f000 fa2d 	bl	80072b0 <memset>
 8006e56:	4b0d      	ldr	r3, [pc, #52]	@ (8006e8c <std+0x58>)
 8006e58:	6224      	str	r4, [r4, #32]
 8006e5a:	6263      	str	r3, [r4, #36]	@ 0x24
 8006e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8006e90 <std+0x5c>)
 8006e5e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006e60:	4b0c      	ldr	r3, [pc, #48]	@ (8006e94 <std+0x60>)
 8006e62:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006e64:	4b0c      	ldr	r3, [pc, #48]	@ (8006e98 <std+0x64>)
 8006e66:	6323      	str	r3, [r4, #48]	@ 0x30
 8006e68:	4b0c      	ldr	r3, [pc, #48]	@ (8006e9c <std+0x68>)
 8006e6a:	429c      	cmp	r4, r3
 8006e6c:	d006      	beq.n	8006e7c <std+0x48>
 8006e6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e72:	4294      	cmp	r4, r2
 8006e74:	d002      	beq.n	8006e7c <std+0x48>
 8006e76:	33d0      	adds	r3, #208	@ 0xd0
 8006e78:	429c      	cmp	r4, r3
 8006e7a:	d105      	bne.n	8006e88 <std+0x54>
 8006e7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e84:	f000 ba90 	b.w	80073a8 <__retarget_lock_init_recursive>
 8006e88:	bd10      	pop	{r4, pc}
 8006e8a:	bf00      	nop
 8006e8c:	08007101 	.word	0x08007101
 8006e90:	08007123 	.word	0x08007123
 8006e94:	0800715b 	.word	0x0800715b
 8006e98:	0800717f 	.word	0x0800717f
 8006e9c:	200004b4 	.word	0x200004b4

08006ea0 <stdio_exit_handler>:
 8006ea0:	4a02      	ldr	r2, [pc, #8]	@ (8006eac <stdio_exit_handler+0xc>)
 8006ea2:	4903      	ldr	r1, [pc, #12]	@ (8006eb0 <stdio_exit_handler+0x10>)
 8006ea4:	4803      	ldr	r0, [pc, #12]	@ (8006eb4 <stdio_exit_handler+0x14>)
 8006ea6:	f000 b869 	b.w	8006f7c <_fwalk_sglue>
 8006eaa:	bf00      	nop
 8006eac:	20000014 	.word	0x20000014
 8006eb0:	08008f9d 	.word	0x08008f9d
 8006eb4:	20000024 	.word	0x20000024

08006eb8 <cleanup_stdio>:
 8006eb8:	6841      	ldr	r1, [r0, #4]
 8006eba:	4b0c      	ldr	r3, [pc, #48]	@ (8006eec <cleanup_stdio+0x34>)
 8006ebc:	b510      	push	{r4, lr}
 8006ebe:	4299      	cmp	r1, r3
 8006ec0:	4604      	mov	r4, r0
 8006ec2:	d001      	beq.n	8006ec8 <cleanup_stdio+0x10>
 8006ec4:	f002 f86a 	bl	8008f9c <_fflush_r>
 8006ec8:	68a1      	ldr	r1, [r4, #8]
 8006eca:	4b09      	ldr	r3, [pc, #36]	@ (8006ef0 <cleanup_stdio+0x38>)
 8006ecc:	4299      	cmp	r1, r3
 8006ece:	d002      	beq.n	8006ed6 <cleanup_stdio+0x1e>
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	f002 f863 	bl	8008f9c <_fflush_r>
 8006ed6:	68e1      	ldr	r1, [r4, #12]
 8006ed8:	4b06      	ldr	r3, [pc, #24]	@ (8006ef4 <cleanup_stdio+0x3c>)
 8006eda:	4299      	cmp	r1, r3
 8006edc:	d004      	beq.n	8006ee8 <cleanup_stdio+0x30>
 8006ede:	4620      	mov	r0, r4
 8006ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ee4:	f002 b85a 	b.w	8008f9c <_fflush_r>
 8006ee8:	bd10      	pop	{r4, pc}
 8006eea:	bf00      	nop
 8006eec:	200004b4 	.word	0x200004b4
 8006ef0:	2000051c 	.word	0x2000051c
 8006ef4:	20000584 	.word	0x20000584

08006ef8 <global_stdio_init.part.0>:
 8006ef8:	b510      	push	{r4, lr}
 8006efa:	4b0b      	ldr	r3, [pc, #44]	@ (8006f28 <global_stdio_init.part.0+0x30>)
 8006efc:	4c0b      	ldr	r4, [pc, #44]	@ (8006f2c <global_stdio_init.part.0+0x34>)
 8006efe:	4a0c      	ldr	r2, [pc, #48]	@ (8006f30 <global_stdio_init.part.0+0x38>)
 8006f00:	4620      	mov	r0, r4
 8006f02:	601a      	str	r2, [r3, #0]
 8006f04:	2104      	movs	r1, #4
 8006f06:	2200      	movs	r2, #0
 8006f08:	f7ff ff94 	bl	8006e34 <std>
 8006f0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006f10:	2201      	movs	r2, #1
 8006f12:	2109      	movs	r1, #9
 8006f14:	f7ff ff8e 	bl	8006e34 <std>
 8006f18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f22:	2112      	movs	r1, #18
 8006f24:	f7ff bf86 	b.w	8006e34 <std>
 8006f28:	200005ec 	.word	0x200005ec
 8006f2c:	200004b4 	.word	0x200004b4
 8006f30:	08006ea1 	.word	0x08006ea1

08006f34 <__sfp_lock_acquire>:
 8006f34:	4801      	ldr	r0, [pc, #4]	@ (8006f3c <__sfp_lock_acquire+0x8>)
 8006f36:	f000 ba38 	b.w	80073aa <__retarget_lock_acquire_recursive>
 8006f3a:	bf00      	nop
 8006f3c:	200005f5 	.word	0x200005f5

08006f40 <__sfp_lock_release>:
 8006f40:	4801      	ldr	r0, [pc, #4]	@ (8006f48 <__sfp_lock_release+0x8>)
 8006f42:	f000 ba33 	b.w	80073ac <__retarget_lock_release_recursive>
 8006f46:	bf00      	nop
 8006f48:	200005f5 	.word	0x200005f5

08006f4c <__sinit>:
 8006f4c:	b510      	push	{r4, lr}
 8006f4e:	4604      	mov	r4, r0
 8006f50:	f7ff fff0 	bl	8006f34 <__sfp_lock_acquire>
 8006f54:	6a23      	ldr	r3, [r4, #32]
 8006f56:	b11b      	cbz	r3, 8006f60 <__sinit+0x14>
 8006f58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f5c:	f7ff bff0 	b.w	8006f40 <__sfp_lock_release>
 8006f60:	4b04      	ldr	r3, [pc, #16]	@ (8006f74 <__sinit+0x28>)
 8006f62:	6223      	str	r3, [r4, #32]
 8006f64:	4b04      	ldr	r3, [pc, #16]	@ (8006f78 <__sinit+0x2c>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d1f5      	bne.n	8006f58 <__sinit+0xc>
 8006f6c:	f7ff ffc4 	bl	8006ef8 <global_stdio_init.part.0>
 8006f70:	e7f2      	b.n	8006f58 <__sinit+0xc>
 8006f72:	bf00      	nop
 8006f74:	08006eb9 	.word	0x08006eb9
 8006f78:	200005ec 	.word	0x200005ec

08006f7c <_fwalk_sglue>:
 8006f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f80:	4607      	mov	r7, r0
 8006f82:	4688      	mov	r8, r1
 8006f84:	4614      	mov	r4, r2
 8006f86:	2600      	movs	r6, #0
 8006f88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f8c:	f1b9 0901 	subs.w	r9, r9, #1
 8006f90:	d505      	bpl.n	8006f9e <_fwalk_sglue+0x22>
 8006f92:	6824      	ldr	r4, [r4, #0]
 8006f94:	2c00      	cmp	r4, #0
 8006f96:	d1f7      	bne.n	8006f88 <_fwalk_sglue+0xc>
 8006f98:	4630      	mov	r0, r6
 8006f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f9e:	89ab      	ldrh	r3, [r5, #12]
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d907      	bls.n	8006fb4 <_fwalk_sglue+0x38>
 8006fa4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006fa8:	3301      	adds	r3, #1
 8006faa:	d003      	beq.n	8006fb4 <_fwalk_sglue+0x38>
 8006fac:	4629      	mov	r1, r5
 8006fae:	4638      	mov	r0, r7
 8006fb0:	47c0      	blx	r8
 8006fb2:	4306      	orrs	r6, r0
 8006fb4:	3568      	adds	r5, #104	@ 0x68
 8006fb6:	e7e9      	b.n	8006f8c <_fwalk_sglue+0x10>

08006fb8 <iprintf>:
 8006fb8:	b40f      	push	{r0, r1, r2, r3}
 8006fba:	b507      	push	{r0, r1, r2, lr}
 8006fbc:	4906      	ldr	r1, [pc, #24]	@ (8006fd8 <iprintf+0x20>)
 8006fbe:	ab04      	add	r3, sp, #16
 8006fc0:	6808      	ldr	r0, [r1, #0]
 8006fc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fc6:	6881      	ldr	r1, [r0, #8]
 8006fc8:	9301      	str	r3, [sp, #4]
 8006fca:	f001 fe4f 	bl	8008c6c <_vfiprintf_r>
 8006fce:	b003      	add	sp, #12
 8006fd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fd4:	b004      	add	sp, #16
 8006fd6:	4770      	bx	lr
 8006fd8:	20000020 	.word	0x20000020

08006fdc <_puts_r>:
 8006fdc:	6a03      	ldr	r3, [r0, #32]
 8006fde:	b570      	push	{r4, r5, r6, lr}
 8006fe0:	4605      	mov	r5, r0
 8006fe2:	460e      	mov	r6, r1
 8006fe4:	6884      	ldr	r4, [r0, #8]
 8006fe6:	b90b      	cbnz	r3, 8006fec <_puts_r+0x10>
 8006fe8:	f7ff ffb0 	bl	8006f4c <__sinit>
 8006fec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fee:	07db      	lsls	r3, r3, #31
 8006ff0:	d405      	bmi.n	8006ffe <_puts_r+0x22>
 8006ff2:	89a3      	ldrh	r3, [r4, #12]
 8006ff4:	0598      	lsls	r0, r3, #22
 8006ff6:	d402      	bmi.n	8006ffe <_puts_r+0x22>
 8006ff8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ffa:	f000 f9d6 	bl	80073aa <__retarget_lock_acquire_recursive>
 8006ffe:	89a3      	ldrh	r3, [r4, #12]
 8007000:	0719      	lsls	r1, r3, #28
 8007002:	d502      	bpl.n	800700a <_puts_r+0x2e>
 8007004:	6923      	ldr	r3, [r4, #16]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d135      	bne.n	8007076 <_puts_r+0x9a>
 800700a:	4621      	mov	r1, r4
 800700c:	4628      	mov	r0, r5
 800700e:	f000 f8f9 	bl	8007204 <__swsetup_r>
 8007012:	b380      	cbz	r0, 8007076 <_puts_r+0x9a>
 8007014:	f04f 35ff 	mov.w	r5, #4294967295
 8007018:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800701a:	07da      	lsls	r2, r3, #31
 800701c:	d405      	bmi.n	800702a <_puts_r+0x4e>
 800701e:	89a3      	ldrh	r3, [r4, #12]
 8007020:	059b      	lsls	r3, r3, #22
 8007022:	d402      	bmi.n	800702a <_puts_r+0x4e>
 8007024:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007026:	f000 f9c1 	bl	80073ac <__retarget_lock_release_recursive>
 800702a:	4628      	mov	r0, r5
 800702c:	bd70      	pop	{r4, r5, r6, pc}
 800702e:	2b00      	cmp	r3, #0
 8007030:	da04      	bge.n	800703c <_puts_r+0x60>
 8007032:	69a2      	ldr	r2, [r4, #24]
 8007034:	429a      	cmp	r2, r3
 8007036:	dc17      	bgt.n	8007068 <_puts_r+0x8c>
 8007038:	290a      	cmp	r1, #10
 800703a:	d015      	beq.n	8007068 <_puts_r+0x8c>
 800703c:	6823      	ldr	r3, [r4, #0]
 800703e:	1c5a      	adds	r2, r3, #1
 8007040:	6022      	str	r2, [r4, #0]
 8007042:	7019      	strb	r1, [r3, #0]
 8007044:	68a3      	ldr	r3, [r4, #8]
 8007046:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800704a:	3b01      	subs	r3, #1
 800704c:	60a3      	str	r3, [r4, #8]
 800704e:	2900      	cmp	r1, #0
 8007050:	d1ed      	bne.n	800702e <_puts_r+0x52>
 8007052:	2b00      	cmp	r3, #0
 8007054:	da11      	bge.n	800707a <_puts_r+0x9e>
 8007056:	4622      	mov	r2, r4
 8007058:	210a      	movs	r1, #10
 800705a:	4628      	mov	r0, r5
 800705c:	f000 f893 	bl	8007186 <__swbuf_r>
 8007060:	3001      	adds	r0, #1
 8007062:	d0d7      	beq.n	8007014 <_puts_r+0x38>
 8007064:	250a      	movs	r5, #10
 8007066:	e7d7      	b.n	8007018 <_puts_r+0x3c>
 8007068:	4622      	mov	r2, r4
 800706a:	4628      	mov	r0, r5
 800706c:	f000 f88b 	bl	8007186 <__swbuf_r>
 8007070:	3001      	adds	r0, #1
 8007072:	d1e7      	bne.n	8007044 <_puts_r+0x68>
 8007074:	e7ce      	b.n	8007014 <_puts_r+0x38>
 8007076:	3e01      	subs	r6, #1
 8007078:	e7e4      	b.n	8007044 <_puts_r+0x68>
 800707a:	6823      	ldr	r3, [r4, #0]
 800707c:	1c5a      	adds	r2, r3, #1
 800707e:	6022      	str	r2, [r4, #0]
 8007080:	220a      	movs	r2, #10
 8007082:	701a      	strb	r2, [r3, #0]
 8007084:	e7ee      	b.n	8007064 <_puts_r+0x88>
	...

08007088 <puts>:
 8007088:	4b02      	ldr	r3, [pc, #8]	@ (8007094 <puts+0xc>)
 800708a:	4601      	mov	r1, r0
 800708c:	6818      	ldr	r0, [r3, #0]
 800708e:	f7ff bfa5 	b.w	8006fdc <_puts_r>
 8007092:	bf00      	nop
 8007094:	20000020 	.word	0x20000020

08007098 <sniprintf>:
 8007098:	b40c      	push	{r2, r3}
 800709a:	b530      	push	{r4, r5, lr}
 800709c:	4b17      	ldr	r3, [pc, #92]	@ (80070fc <sniprintf+0x64>)
 800709e:	1e0c      	subs	r4, r1, #0
 80070a0:	681d      	ldr	r5, [r3, #0]
 80070a2:	b09d      	sub	sp, #116	@ 0x74
 80070a4:	da08      	bge.n	80070b8 <sniprintf+0x20>
 80070a6:	238b      	movs	r3, #139	@ 0x8b
 80070a8:	f04f 30ff 	mov.w	r0, #4294967295
 80070ac:	602b      	str	r3, [r5, #0]
 80070ae:	b01d      	add	sp, #116	@ 0x74
 80070b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070b4:	b002      	add	sp, #8
 80070b6:	4770      	bx	lr
 80070b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80070bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80070c0:	bf0c      	ite	eq
 80070c2:	4623      	moveq	r3, r4
 80070c4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80070c8:	9304      	str	r3, [sp, #16]
 80070ca:	9307      	str	r3, [sp, #28]
 80070cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80070d0:	9002      	str	r0, [sp, #8]
 80070d2:	9006      	str	r0, [sp, #24]
 80070d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80070d8:	4628      	mov	r0, r5
 80070da:	ab21      	add	r3, sp, #132	@ 0x84
 80070dc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80070de:	a902      	add	r1, sp, #8
 80070e0:	9301      	str	r3, [sp, #4]
 80070e2:	f001 fc9f 	bl	8008a24 <_svfiprintf_r>
 80070e6:	1c43      	adds	r3, r0, #1
 80070e8:	bfbc      	itt	lt
 80070ea:	238b      	movlt	r3, #139	@ 0x8b
 80070ec:	602b      	strlt	r3, [r5, #0]
 80070ee:	2c00      	cmp	r4, #0
 80070f0:	d0dd      	beq.n	80070ae <sniprintf+0x16>
 80070f2:	2200      	movs	r2, #0
 80070f4:	9b02      	ldr	r3, [sp, #8]
 80070f6:	701a      	strb	r2, [r3, #0]
 80070f8:	e7d9      	b.n	80070ae <sniprintf+0x16>
 80070fa:	bf00      	nop
 80070fc:	20000020 	.word	0x20000020

08007100 <__sread>:
 8007100:	b510      	push	{r4, lr}
 8007102:	460c      	mov	r4, r1
 8007104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007108:	f000 f900 	bl	800730c <_read_r>
 800710c:	2800      	cmp	r0, #0
 800710e:	bfab      	itete	ge
 8007110:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007112:	89a3      	ldrhlt	r3, [r4, #12]
 8007114:	181b      	addge	r3, r3, r0
 8007116:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800711a:	bfac      	ite	ge
 800711c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800711e:	81a3      	strhlt	r3, [r4, #12]
 8007120:	bd10      	pop	{r4, pc}

08007122 <__swrite>:
 8007122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007126:	461f      	mov	r7, r3
 8007128:	898b      	ldrh	r3, [r1, #12]
 800712a:	4605      	mov	r5, r0
 800712c:	05db      	lsls	r3, r3, #23
 800712e:	460c      	mov	r4, r1
 8007130:	4616      	mov	r6, r2
 8007132:	d505      	bpl.n	8007140 <__swrite+0x1e>
 8007134:	2302      	movs	r3, #2
 8007136:	2200      	movs	r2, #0
 8007138:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800713c:	f000 f8d4 	bl	80072e8 <_lseek_r>
 8007140:	89a3      	ldrh	r3, [r4, #12]
 8007142:	4632      	mov	r2, r6
 8007144:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007148:	81a3      	strh	r3, [r4, #12]
 800714a:	4628      	mov	r0, r5
 800714c:	463b      	mov	r3, r7
 800714e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007152:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007156:	f000 b8eb 	b.w	8007330 <_write_r>

0800715a <__sseek>:
 800715a:	b510      	push	{r4, lr}
 800715c:	460c      	mov	r4, r1
 800715e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007162:	f000 f8c1 	bl	80072e8 <_lseek_r>
 8007166:	1c43      	adds	r3, r0, #1
 8007168:	89a3      	ldrh	r3, [r4, #12]
 800716a:	bf15      	itete	ne
 800716c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800716e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007172:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007176:	81a3      	strheq	r3, [r4, #12]
 8007178:	bf18      	it	ne
 800717a:	81a3      	strhne	r3, [r4, #12]
 800717c:	bd10      	pop	{r4, pc}

0800717e <__sclose>:
 800717e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007182:	f000 b8a1 	b.w	80072c8 <_close_r>

08007186 <__swbuf_r>:
 8007186:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007188:	460e      	mov	r6, r1
 800718a:	4614      	mov	r4, r2
 800718c:	4605      	mov	r5, r0
 800718e:	b118      	cbz	r0, 8007198 <__swbuf_r+0x12>
 8007190:	6a03      	ldr	r3, [r0, #32]
 8007192:	b90b      	cbnz	r3, 8007198 <__swbuf_r+0x12>
 8007194:	f7ff feda 	bl	8006f4c <__sinit>
 8007198:	69a3      	ldr	r3, [r4, #24]
 800719a:	60a3      	str	r3, [r4, #8]
 800719c:	89a3      	ldrh	r3, [r4, #12]
 800719e:	071a      	lsls	r2, r3, #28
 80071a0:	d501      	bpl.n	80071a6 <__swbuf_r+0x20>
 80071a2:	6923      	ldr	r3, [r4, #16]
 80071a4:	b943      	cbnz	r3, 80071b8 <__swbuf_r+0x32>
 80071a6:	4621      	mov	r1, r4
 80071a8:	4628      	mov	r0, r5
 80071aa:	f000 f82b 	bl	8007204 <__swsetup_r>
 80071ae:	b118      	cbz	r0, 80071b8 <__swbuf_r+0x32>
 80071b0:	f04f 37ff 	mov.w	r7, #4294967295
 80071b4:	4638      	mov	r0, r7
 80071b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071b8:	6823      	ldr	r3, [r4, #0]
 80071ba:	6922      	ldr	r2, [r4, #16]
 80071bc:	b2f6      	uxtb	r6, r6
 80071be:	1a98      	subs	r0, r3, r2
 80071c0:	6963      	ldr	r3, [r4, #20]
 80071c2:	4637      	mov	r7, r6
 80071c4:	4283      	cmp	r3, r0
 80071c6:	dc05      	bgt.n	80071d4 <__swbuf_r+0x4e>
 80071c8:	4621      	mov	r1, r4
 80071ca:	4628      	mov	r0, r5
 80071cc:	f001 fee6 	bl	8008f9c <_fflush_r>
 80071d0:	2800      	cmp	r0, #0
 80071d2:	d1ed      	bne.n	80071b0 <__swbuf_r+0x2a>
 80071d4:	68a3      	ldr	r3, [r4, #8]
 80071d6:	3b01      	subs	r3, #1
 80071d8:	60a3      	str	r3, [r4, #8]
 80071da:	6823      	ldr	r3, [r4, #0]
 80071dc:	1c5a      	adds	r2, r3, #1
 80071de:	6022      	str	r2, [r4, #0]
 80071e0:	701e      	strb	r6, [r3, #0]
 80071e2:	6962      	ldr	r2, [r4, #20]
 80071e4:	1c43      	adds	r3, r0, #1
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d004      	beq.n	80071f4 <__swbuf_r+0x6e>
 80071ea:	89a3      	ldrh	r3, [r4, #12]
 80071ec:	07db      	lsls	r3, r3, #31
 80071ee:	d5e1      	bpl.n	80071b4 <__swbuf_r+0x2e>
 80071f0:	2e0a      	cmp	r6, #10
 80071f2:	d1df      	bne.n	80071b4 <__swbuf_r+0x2e>
 80071f4:	4621      	mov	r1, r4
 80071f6:	4628      	mov	r0, r5
 80071f8:	f001 fed0 	bl	8008f9c <_fflush_r>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	d0d9      	beq.n	80071b4 <__swbuf_r+0x2e>
 8007200:	e7d6      	b.n	80071b0 <__swbuf_r+0x2a>
	...

08007204 <__swsetup_r>:
 8007204:	b538      	push	{r3, r4, r5, lr}
 8007206:	4b29      	ldr	r3, [pc, #164]	@ (80072ac <__swsetup_r+0xa8>)
 8007208:	4605      	mov	r5, r0
 800720a:	6818      	ldr	r0, [r3, #0]
 800720c:	460c      	mov	r4, r1
 800720e:	b118      	cbz	r0, 8007218 <__swsetup_r+0x14>
 8007210:	6a03      	ldr	r3, [r0, #32]
 8007212:	b90b      	cbnz	r3, 8007218 <__swsetup_r+0x14>
 8007214:	f7ff fe9a 	bl	8006f4c <__sinit>
 8007218:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800721c:	0719      	lsls	r1, r3, #28
 800721e:	d422      	bmi.n	8007266 <__swsetup_r+0x62>
 8007220:	06da      	lsls	r2, r3, #27
 8007222:	d407      	bmi.n	8007234 <__swsetup_r+0x30>
 8007224:	2209      	movs	r2, #9
 8007226:	602a      	str	r2, [r5, #0]
 8007228:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800722c:	f04f 30ff 	mov.w	r0, #4294967295
 8007230:	81a3      	strh	r3, [r4, #12]
 8007232:	e033      	b.n	800729c <__swsetup_r+0x98>
 8007234:	0758      	lsls	r0, r3, #29
 8007236:	d512      	bpl.n	800725e <__swsetup_r+0x5a>
 8007238:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800723a:	b141      	cbz	r1, 800724e <__swsetup_r+0x4a>
 800723c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007240:	4299      	cmp	r1, r3
 8007242:	d002      	beq.n	800724a <__swsetup_r+0x46>
 8007244:	4628      	mov	r0, r5
 8007246:	f000 ff13 	bl	8008070 <_free_r>
 800724a:	2300      	movs	r3, #0
 800724c:	6363      	str	r3, [r4, #52]	@ 0x34
 800724e:	89a3      	ldrh	r3, [r4, #12]
 8007250:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007254:	81a3      	strh	r3, [r4, #12]
 8007256:	2300      	movs	r3, #0
 8007258:	6063      	str	r3, [r4, #4]
 800725a:	6923      	ldr	r3, [r4, #16]
 800725c:	6023      	str	r3, [r4, #0]
 800725e:	89a3      	ldrh	r3, [r4, #12]
 8007260:	f043 0308 	orr.w	r3, r3, #8
 8007264:	81a3      	strh	r3, [r4, #12]
 8007266:	6923      	ldr	r3, [r4, #16]
 8007268:	b94b      	cbnz	r3, 800727e <__swsetup_r+0x7a>
 800726a:	89a3      	ldrh	r3, [r4, #12]
 800726c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007270:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007274:	d003      	beq.n	800727e <__swsetup_r+0x7a>
 8007276:	4621      	mov	r1, r4
 8007278:	4628      	mov	r0, r5
 800727a:	f001 fedc 	bl	8009036 <__smakebuf_r>
 800727e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007282:	f013 0201 	ands.w	r2, r3, #1
 8007286:	d00a      	beq.n	800729e <__swsetup_r+0x9a>
 8007288:	2200      	movs	r2, #0
 800728a:	60a2      	str	r2, [r4, #8]
 800728c:	6962      	ldr	r2, [r4, #20]
 800728e:	4252      	negs	r2, r2
 8007290:	61a2      	str	r2, [r4, #24]
 8007292:	6922      	ldr	r2, [r4, #16]
 8007294:	b942      	cbnz	r2, 80072a8 <__swsetup_r+0xa4>
 8007296:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800729a:	d1c5      	bne.n	8007228 <__swsetup_r+0x24>
 800729c:	bd38      	pop	{r3, r4, r5, pc}
 800729e:	0799      	lsls	r1, r3, #30
 80072a0:	bf58      	it	pl
 80072a2:	6962      	ldrpl	r2, [r4, #20]
 80072a4:	60a2      	str	r2, [r4, #8]
 80072a6:	e7f4      	b.n	8007292 <__swsetup_r+0x8e>
 80072a8:	2000      	movs	r0, #0
 80072aa:	e7f7      	b.n	800729c <__swsetup_r+0x98>
 80072ac:	20000020 	.word	0x20000020

080072b0 <memset>:
 80072b0:	4603      	mov	r3, r0
 80072b2:	4402      	add	r2, r0
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d100      	bne.n	80072ba <memset+0xa>
 80072b8:	4770      	bx	lr
 80072ba:	f803 1b01 	strb.w	r1, [r3], #1
 80072be:	e7f9      	b.n	80072b4 <memset+0x4>

080072c0 <_localeconv_r>:
 80072c0:	4800      	ldr	r0, [pc, #0]	@ (80072c4 <_localeconv_r+0x4>)
 80072c2:	4770      	bx	lr
 80072c4:	20000160 	.word	0x20000160

080072c8 <_close_r>:
 80072c8:	b538      	push	{r3, r4, r5, lr}
 80072ca:	2300      	movs	r3, #0
 80072cc:	4d05      	ldr	r5, [pc, #20]	@ (80072e4 <_close_r+0x1c>)
 80072ce:	4604      	mov	r4, r0
 80072d0:	4608      	mov	r0, r1
 80072d2:	602b      	str	r3, [r5, #0]
 80072d4:	f7fd f805 	bl	80042e2 <_close>
 80072d8:	1c43      	adds	r3, r0, #1
 80072da:	d102      	bne.n	80072e2 <_close_r+0x1a>
 80072dc:	682b      	ldr	r3, [r5, #0]
 80072de:	b103      	cbz	r3, 80072e2 <_close_r+0x1a>
 80072e0:	6023      	str	r3, [r4, #0]
 80072e2:	bd38      	pop	{r3, r4, r5, pc}
 80072e4:	200005f0 	.word	0x200005f0

080072e8 <_lseek_r>:
 80072e8:	b538      	push	{r3, r4, r5, lr}
 80072ea:	4604      	mov	r4, r0
 80072ec:	4608      	mov	r0, r1
 80072ee:	4611      	mov	r1, r2
 80072f0:	2200      	movs	r2, #0
 80072f2:	4d05      	ldr	r5, [pc, #20]	@ (8007308 <_lseek_r+0x20>)
 80072f4:	602a      	str	r2, [r5, #0]
 80072f6:	461a      	mov	r2, r3
 80072f8:	f7fd f817 	bl	800432a <_lseek>
 80072fc:	1c43      	adds	r3, r0, #1
 80072fe:	d102      	bne.n	8007306 <_lseek_r+0x1e>
 8007300:	682b      	ldr	r3, [r5, #0]
 8007302:	b103      	cbz	r3, 8007306 <_lseek_r+0x1e>
 8007304:	6023      	str	r3, [r4, #0]
 8007306:	bd38      	pop	{r3, r4, r5, pc}
 8007308:	200005f0 	.word	0x200005f0

0800730c <_read_r>:
 800730c:	b538      	push	{r3, r4, r5, lr}
 800730e:	4604      	mov	r4, r0
 8007310:	4608      	mov	r0, r1
 8007312:	4611      	mov	r1, r2
 8007314:	2200      	movs	r2, #0
 8007316:	4d05      	ldr	r5, [pc, #20]	@ (800732c <_read_r+0x20>)
 8007318:	602a      	str	r2, [r5, #0]
 800731a:	461a      	mov	r2, r3
 800731c:	f7fc ffc4 	bl	80042a8 <_read>
 8007320:	1c43      	adds	r3, r0, #1
 8007322:	d102      	bne.n	800732a <_read_r+0x1e>
 8007324:	682b      	ldr	r3, [r5, #0]
 8007326:	b103      	cbz	r3, 800732a <_read_r+0x1e>
 8007328:	6023      	str	r3, [r4, #0]
 800732a:	bd38      	pop	{r3, r4, r5, pc}
 800732c:	200005f0 	.word	0x200005f0

08007330 <_write_r>:
 8007330:	b538      	push	{r3, r4, r5, lr}
 8007332:	4604      	mov	r4, r0
 8007334:	4608      	mov	r0, r1
 8007336:	4611      	mov	r1, r2
 8007338:	2200      	movs	r2, #0
 800733a:	4d05      	ldr	r5, [pc, #20]	@ (8007350 <_write_r+0x20>)
 800733c:	602a      	str	r2, [r5, #0]
 800733e:	461a      	mov	r2, r3
 8007340:	f7fc f9dc 	bl	80036fc <_write>
 8007344:	1c43      	adds	r3, r0, #1
 8007346:	d102      	bne.n	800734e <_write_r+0x1e>
 8007348:	682b      	ldr	r3, [r5, #0]
 800734a:	b103      	cbz	r3, 800734e <_write_r+0x1e>
 800734c:	6023      	str	r3, [r4, #0]
 800734e:	bd38      	pop	{r3, r4, r5, pc}
 8007350:	200005f0 	.word	0x200005f0

08007354 <__errno>:
 8007354:	4b01      	ldr	r3, [pc, #4]	@ (800735c <__errno+0x8>)
 8007356:	6818      	ldr	r0, [r3, #0]
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop
 800735c:	20000020 	.word	0x20000020

08007360 <__libc_init_array>:
 8007360:	b570      	push	{r4, r5, r6, lr}
 8007362:	2600      	movs	r6, #0
 8007364:	4d0c      	ldr	r5, [pc, #48]	@ (8007398 <__libc_init_array+0x38>)
 8007366:	4c0d      	ldr	r4, [pc, #52]	@ (800739c <__libc_init_array+0x3c>)
 8007368:	1b64      	subs	r4, r4, r5
 800736a:	10a4      	asrs	r4, r4, #2
 800736c:	42a6      	cmp	r6, r4
 800736e:	d109      	bne.n	8007384 <__libc_init_array+0x24>
 8007370:	f002 feee 	bl	800a150 <_init>
 8007374:	2600      	movs	r6, #0
 8007376:	4d0a      	ldr	r5, [pc, #40]	@ (80073a0 <__libc_init_array+0x40>)
 8007378:	4c0a      	ldr	r4, [pc, #40]	@ (80073a4 <__libc_init_array+0x44>)
 800737a:	1b64      	subs	r4, r4, r5
 800737c:	10a4      	asrs	r4, r4, #2
 800737e:	42a6      	cmp	r6, r4
 8007380:	d105      	bne.n	800738e <__libc_init_array+0x2e>
 8007382:	bd70      	pop	{r4, r5, r6, pc}
 8007384:	f855 3b04 	ldr.w	r3, [r5], #4
 8007388:	4798      	blx	r3
 800738a:	3601      	adds	r6, #1
 800738c:	e7ee      	b.n	800736c <__libc_init_array+0xc>
 800738e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007392:	4798      	blx	r3
 8007394:	3601      	adds	r6, #1
 8007396:	e7f2      	b.n	800737e <__libc_init_array+0x1e>
 8007398:	0800a700 	.word	0x0800a700
 800739c:	0800a700 	.word	0x0800a700
 80073a0:	0800a700 	.word	0x0800a700
 80073a4:	0800a704 	.word	0x0800a704

080073a8 <__retarget_lock_init_recursive>:
 80073a8:	4770      	bx	lr

080073aa <__retarget_lock_acquire_recursive>:
 80073aa:	4770      	bx	lr

080073ac <__retarget_lock_release_recursive>:
 80073ac:	4770      	bx	lr

080073ae <memchr>:
 80073ae:	4603      	mov	r3, r0
 80073b0:	b510      	push	{r4, lr}
 80073b2:	b2c9      	uxtb	r1, r1
 80073b4:	4402      	add	r2, r0
 80073b6:	4293      	cmp	r3, r2
 80073b8:	4618      	mov	r0, r3
 80073ba:	d101      	bne.n	80073c0 <memchr+0x12>
 80073bc:	2000      	movs	r0, #0
 80073be:	e003      	b.n	80073c8 <memchr+0x1a>
 80073c0:	7804      	ldrb	r4, [r0, #0]
 80073c2:	3301      	adds	r3, #1
 80073c4:	428c      	cmp	r4, r1
 80073c6:	d1f6      	bne.n	80073b6 <memchr+0x8>
 80073c8:	bd10      	pop	{r4, pc}

080073ca <quorem>:
 80073ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ce:	6903      	ldr	r3, [r0, #16]
 80073d0:	690c      	ldr	r4, [r1, #16]
 80073d2:	4607      	mov	r7, r0
 80073d4:	42a3      	cmp	r3, r4
 80073d6:	db7e      	blt.n	80074d6 <quorem+0x10c>
 80073d8:	3c01      	subs	r4, #1
 80073da:	00a3      	lsls	r3, r4, #2
 80073dc:	f100 0514 	add.w	r5, r0, #20
 80073e0:	f101 0814 	add.w	r8, r1, #20
 80073e4:	9300      	str	r3, [sp, #0]
 80073e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073ea:	9301      	str	r3, [sp, #4]
 80073ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073f4:	3301      	adds	r3, #1
 80073f6:	429a      	cmp	r2, r3
 80073f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80073fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007400:	d32e      	bcc.n	8007460 <quorem+0x96>
 8007402:	f04f 0a00 	mov.w	sl, #0
 8007406:	46c4      	mov	ip, r8
 8007408:	46ae      	mov	lr, r5
 800740a:	46d3      	mov	fp, sl
 800740c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007410:	b298      	uxth	r0, r3
 8007412:	fb06 a000 	mla	r0, r6, r0, sl
 8007416:	0c1b      	lsrs	r3, r3, #16
 8007418:	0c02      	lsrs	r2, r0, #16
 800741a:	fb06 2303 	mla	r3, r6, r3, r2
 800741e:	f8de 2000 	ldr.w	r2, [lr]
 8007422:	b280      	uxth	r0, r0
 8007424:	b292      	uxth	r2, r2
 8007426:	1a12      	subs	r2, r2, r0
 8007428:	445a      	add	r2, fp
 800742a:	f8de 0000 	ldr.w	r0, [lr]
 800742e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007432:	b29b      	uxth	r3, r3
 8007434:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007438:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800743c:	b292      	uxth	r2, r2
 800743e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007442:	45e1      	cmp	r9, ip
 8007444:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007448:	f84e 2b04 	str.w	r2, [lr], #4
 800744c:	d2de      	bcs.n	800740c <quorem+0x42>
 800744e:	9b00      	ldr	r3, [sp, #0]
 8007450:	58eb      	ldr	r3, [r5, r3]
 8007452:	b92b      	cbnz	r3, 8007460 <quorem+0x96>
 8007454:	9b01      	ldr	r3, [sp, #4]
 8007456:	3b04      	subs	r3, #4
 8007458:	429d      	cmp	r5, r3
 800745a:	461a      	mov	r2, r3
 800745c:	d32f      	bcc.n	80074be <quorem+0xf4>
 800745e:	613c      	str	r4, [r7, #16]
 8007460:	4638      	mov	r0, r7
 8007462:	f001 f97b 	bl	800875c <__mcmp>
 8007466:	2800      	cmp	r0, #0
 8007468:	db25      	blt.n	80074b6 <quorem+0xec>
 800746a:	4629      	mov	r1, r5
 800746c:	2000      	movs	r0, #0
 800746e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007472:	f8d1 c000 	ldr.w	ip, [r1]
 8007476:	fa1f fe82 	uxth.w	lr, r2
 800747a:	fa1f f38c 	uxth.w	r3, ip
 800747e:	eba3 030e 	sub.w	r3, r3, lr
 8007482:	4403      	add	r3, r0
 8007484:	0c12      	lsrs	r2, r2, #16
 8007486:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800748a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800748e:	b29b      	uxth	r3, r3
 8007490:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007494:	45c1      	cmp	r9, r8
 8007496:	ea4f 4022 	mov.w	r0, r2, asr #16
 800749a:	f841 3b04 	str.w	r3, [r1], #4
 800749e:	d2e6      	bcs.n	800746e <quorem+0xa4>
 80074a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074a8:	b922      	cbnz	r2, 80074b4 <quorem+0xea>
 80074aa:	3b04      	subs	r3, #4
 80074ac:	429d      	cmp	r5, r3
 80074ae:	461a      	mov	r2, r3
 80074b0:	d30b      	bcc.n	80074ca <quorem+0x100>
 80074b2:	613c      	str	r4, [r7, #16]
 80074b4:	3601      	adds	r6, #1
 80074b6:	4630      	mov	r0, r6
 80074b8:	b003      	add	sp, #12
 80074ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074be:	6812      	ldr	r2, [r2, #0]
 80074c0:	3b04      	subs	r3, #4
 80074c2:	2a00      	cmp	r2, #0
 80074c4:	d1cb      	bne.n	800745e <quorem+0x94>
 80074c6:	3c01      	subs	r4, #1
 80074c8:	e7c6      	b.n	8007458 <quorem+0x8e>
 80074ca:	6812      	ldr	r2, [r2, #0]
 80074cc:	3b04      	subs	r3, #4
 80074ce:	2a00      	cmp	r2, #0
 80074d0:	d1ef      	bne.n	80074b2 <quorem+0xe8>
 80074d2:	3c01      	subs	r4, #1
 80074d4:	e7ea      	b.n	80074ac <quorem+0xe2>
 80074d6:	2000      	movs	r0, #0
 80074d8:	e7ee      	b.n	80074b8 <quorem+0xee>
 80074da:	0000      	movs	r0, r0
 80074dc:	0000      	movs	r0, r0
	...

080074e0 <_dtoa_r>:
 80074e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074e4:	4614      	mov	r4, r2
 80074e6:	461d      	mov	r5, r3
 80074e8:	69c7      	ldr	r7, [r0, #28]
 80074ea:	b097      	sub	sp, #92	@ 0x5c
 80074ec:	4683      	mov	fp, r0
 80074ee:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80074f2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80074f4:	b97f      	cbnz	r7, 8007516 <_dtoa_r+0x36>
 80074f6:	2010      	movs	r0, #16
 80074f8:	f000 fe02 	bl	8008100 <malloc>
 80074fc:	4602      	mov	r2, r0
 80074fe:	f8cb 001c 	str.w	r0, [fp, #28]
 8007502:	b920      	cbnz	r0, 800750e <_dtoa_r+0x2e>
 8007504:	21ef      	movs	r1, #239	@ 0xef
 8007506:	4ba8      	ldr	r3, [pc, #672]	@ (80077a8 <_dtoa_r+0x2c8>)
 8007508:	48a8      	ldr	r0, [pc, #672]	@ (80077ac <_dtoa_r+0x2cc>)
 800750a:	f001 fe2b 	bl	8009164 <__assert_func>
 800750e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007512:	6007      	str	r7, [r0, #0]
 8007514:	60c7      	str	r7, [r0, #12]
 8007516:	f8db 301c 	ldr.w	r3, [fp, #28]
 800751a:	6819      	ldr	r1, [r3, #0]
 800751c:	b159      	cbz	r1, 8007536 <_dtoa_r+0x56>
 800751e:	685a      	ldr	r2, [r3, #4]
 8007520:	2301      	movs	r3, #1
 8007522:	4093      	lsls	r3, r2
 8007524:	604a      	str	r2, [r1, #4]
 8007526:	608b      	str	r3, [r1, #8]
 8007528:	4658      	mov	r0, fp
 800752a:	f000 fedf 	bl	80082ec <_Bfree>
 800752e:	2200      	movs	r2, #0
 8007530:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007534:	601a      	str	r2, [r3, #0]
 8007536:	1e2b      	subs	r3, r5, #0
 8007538:	bfaf      	iteee	ge
 800753a:	2300      	movge	r3, #0
 800753c:	2201      	movlt	r2, #1
 800753e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007542:	9303      	strlt	r3, [sp, #12]
 8007544:	bfa8      	it	ge
 8007546:	6033      	strge	r3, [r6, #0]
 8007548:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800754c:	4b98      	ldr	r3, [pc, #608]	@ (80077b0 <_dtoa_r+0x2d0>)
 800754e:	bfb8      	it	lt
 8007550:	6032      	strlt	r2, [r6, #0]
 8007552:	ea33 0308 	bics.w	r3, r3, r8
 8007556:	d112      	bne.n	800757e <_dtoa_r+0x9e>
 8007558:	f242 730f 	movw	r3, #9999	@ 0x270f
 800755c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800755e:	6013      	str	r3, [r2, #0]
 8007560:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007564:	4323      	orrs	r3, r4
 8007566:	f000 8550 	beq.w	800800a <_dtoa_r+0xb2a>
 800756a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800756c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80077b4 <_dtoa_r+0x2d4>
 8007570:	2b00      	cmp	r3, #0
 8007572:	f000 8552 	beq.w	800801a <_dtoa_r+0xb3a>
 8007576:	f10a 0303 	add.w	r3, sl, #3
 800757a:	f000 bd4c 	b.w	8008016 <_dtoa_r+0xb36>
 800757e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007582:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007586:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800758a:	2200      	movs	r2, #0
 800758c:	2300      	movs	r3, #0
 800758e:	f7f9 fa23 	bl	80009d8 <__aeabi_dcmpeq>
 8007592:	4607      	mov	r7, r0
 8007594:	b158      	cbz	r0, 80075ae <_dtoa_r+0xce>
 8007596:	2301      	movs	r3, #1
 8007598:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800759a:	6013      	str	r3, [r2, #0]
 800759c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800759e:	b113      	cbz	r3, 80075a6 <_dtoa_r+0xc6>
 80075a0:	4b85      	ldr	r3, [pc, #532]	@ (80077b8 <_dtoa_r+0x2d8>)
 80075a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80075a4:	6013      	str	r3, [r2, #0]
 80075a6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80077bc <_dtoa_r+0x2dc>
 80075aa:	f000 bd36 	b.w	800801a <_dtoa_r+0xb3a>
 80075ae:	ab14      	add	r3, sp, #80	@ 0x50
 80075b0:	9301      	str	r3, [sp, #4]
 80075b2:	ab15      	add	r3, sp, #84	@ 0x54
 80075b4:	9300      	str	r3, [sp, #0]
 80075b6:	4658      	mov	r0, fp
 80075b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80075bc:	f001 f97e 	bl	80088bc <__d2b>
 80075c0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80075c4:	4681      	mov	r9, r0
 80075c6:	2e00      	cmp	r6, #0
 80075c8:	d077      	beq.n	80076ba <_dtoa_r+0x1da>
 80075ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80075ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80075d0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80075d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075d8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80075dc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80075e0:	9712      	str	r7, [sp, #72]	@ 0x48
 80075e2:	4619      	mov	r1, r3
 80075e4:	2200      	movs	r2, #0
 80075e6:	4b76      	ldr	r3, [pc, #472]	@ (80077c0 <_dtoa_r+0x2e0>)
 80075e8:	f7f8 fdd6 	bl	8000198 <__aeabi_dsub>
 80075ec:	a368      	add	r3, pc, #416	@ (adr r3, 8007790 <_dtoa_r+0x2b0>)
 80075ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f2:	f7f8 ff89 	bl	8000508 <__aeabi_dmul>
 80075f6:	a368      	add	r3, pc, #416	@ (adr r3, 8007798 <_dtoa_r+0x2b8>)
 80075f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fc:	f7f8 fdce 	bl	800019c <__adddf3>
 8007600:	4604      	mov	r4, r0
 8007602:	4630      	mov	r0, r6
 8007604:	460d      	mov	r5, r1
 8007606:	f7f8 ff15 	bl	8000434 <__aeabi_i2d>
 800760a:	a365      	add	r3, pc, #404	@ (adr r3, 80077a0 <_dtoa_r+0x2c0>)
 800760c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007610:	f7f8 ff7a 	bl	8000508 <__aeabi_dmul>
 8007614:	4602      	mov	r2, r0
 8007616:	460b      	mov	r3, r1
 8007618:	4620      	mov	r0, r4
 800761a:	4629      	mov	r1, r5
 800761c:	f7f8 fdbe 	bl	800019c <__adddf3>
 8007620:	4604      	mov	r4, r0
 8007622:	460d      	mov	r5, r1
 8007624:	f7f9 fa20 	bl	8000a68 <__aeabi_d2iz>
 8007628:	2200      	movs	r2, #0
 800762a:	4607      	mov	r7, r0
 800762c:	2300      	movs	r3, #0
 800762e:	4620      	mov	r0, r4
 8007630:	4629      	mov	r1, r5
 8007632:	f7f9 f9db 	bl	80009ec <__aeabi_dcmplt>
 8007636:	b140      	cbz	r0, 800764a <_dtoa_r+0x16a>
 8007638:	4638      	mov	r0, r7
 800763a:	f7f8 fefb 	bl	8000434 <__aeabi_i2d>
 800763e:	4622      	mov	r2, r4
 8007640:	462b      	mov	r3, r5
 8007642:	f7f9 f9c9 	bl	80009d8 <__aeabi_dcmpeq>
 8007646:	b900      	cbnz	r0, 800764a <_dtoa_r+0x16a>
 8007648:	3f01      	subs	r7, #1
 800764a:	2f16      	cmp	r7, #22
 800764c:	d853      	bhi.n	80076f6 <_dtoa_r+0x216>
 800764e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007652:	4b5c      	ldr	r3, [pc, #368]	@ (80077c4 <_dtoa_r+0x2e4>)
 8007654:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765c:	f7f9 f9c6 	bl	80009ec <__aeabi_dcmplt>
 8007660:	2800      	cmp	r0, #0
 8007662:	d04a      	beq.n	80076fa <_dtoa_r+0x21a>
 8007664:	2300      	movs	r3, #0
 8007666:	3f01      	subs	r7, #1
 8007668:	930f      	str	r3, [sp, #60]	@ 0x3c
 800766a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800766c:	1b9b      	subs	r3, r3, r6
 800766e:	1e5a      	subs	r2, r3, #1
 8007670:	bf46      	itte	mi
 8007672:	f1c3 0801 	rsbmi	r8, r3, #1
 8007676:	2300      	movmi	r3, #0
 8007678:	f04f 0800 	movpl.w	r8, #0
 800767c:	9209      	str	r2, [sp, #36]	@ 0x24
 800767e:	bf48      	it	mi
 8007680:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007682:	2f00      	cmp	r7, #0
 8007684:	db3b      	blt.n	80076fe <_dtoa_r+0x21e>
 8007686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007688:	970e      	str	r7, [sp, #56]	@ 0x38
 800768a:	443b      	add	r3, r7
 800768c:	9309      	str	r3, [sp, #36]	@ 0x24
 800768e:	2300      	movs	r3, #0
 8007690:	930a      	str	r3, [sp, #40]	@ 0x28
 8007692:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007694:	2b09      	cmp	r3, #9
 8007696:	d866      	bhi.n	8007766 <_dtoa_r+0x286>
 8007698:	2b05      	cmp	r3, #5
 800769a:	bfc4      	itt	gt
 800769c:	3b04      	subgt	r3, #4
 800769e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80076a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80076a2:	bfc8      	it	gt
 80076a4:	2400      	movgt	r4, #0
 80076a6:	f1a3 0302 	sub.w	r3, r3, #2
 80076aa:	bfd8      	it	le
 80076ac:	2401      	movle	r4, #1
 80076ae:	2b03      	cmp	r3, #3
 80076b0:	d864      	bhi.n	800777c <_dtoa_r+0x29c>
 80076b2:	e8df f003 	tbb	[pc, r3]
 80076b6:	382b      	.short	0x382b
 80076b8:	5636      	.short	0x5636
 80076ba:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80076be:	441e      	add	r6, r3
 80076c0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80076c4:	2b20      	cmp	r3, #32
 80076c6:	bfc1      	itttt	gt
 80076c8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80076cc:	fa08 f803 	lslgt.w	r8, r8, r3
 80076d0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80076d4:	fa24 f303 	lsrgt.w	r3, r4, r3
 80076d8:	bfd6      	itet	le
 80076da:	f1c3 0320 	rsble	r3, r3, #32
 80076de:	ea48 0003 	orrgt.w	r0, r8, r3
 80076e2:	fa04 f003 	lslle.w	r0, r4, r3
 80076e6:	f7f8 fe95 	bl	8000414 <__aeabi_ui2d>
 80076ea:	2201      	movs	r2, #1
 80076ec:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80076f0:	3e01      	subs	r6, #1
 80076f2:	9212      	str	r2, [sp, #72]	@ 0x48
 80076f4:	e775      	b.n	80075e2 <_dtoa_r+0x102>
 80076f6:	2301      	movs	r3, #1
 80076f8:	e7b6      	b.n	8007668 <_dtoa_r+0x188>
 80076fa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80076fc:	e7b5      	b.n	800766a <_dtoa_r+0x18a>
 80076fe:	427b      	negs	r3, r7
 8007700:	930a      	str	r3, [sp, #40]	@ 0x28
 8007702:	2300      	movs	r3, #0
 8007704:	eba8 0807 	sub.w	r8, r8, r7
 8007708:	930e      	str	r3, [sp, #56]	@ 0x38
 800770a:	e7c2      	b.n	8007692 <_dtoa_r+0x1b2>
 800770c:	2300      	movs	r3, #0
 800770e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007710:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007712:	2b00      	cmp	r3, #0
 8007714:	dc35      	bgt.n	8007782 <_dtoa_r+0x2a2>
 8007716:	2301      	movs	r3, #1
 8007718:	461a      	mov	r2, r3
 800771a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800771e:	9221      	str	r2, [sp, #132]	@ 0x84
 8007720:	e00b      	b.n	800773a <_dtoa_r+0x25a>
 8007722:	2301      	movs	r3, #1
 8007724:	e7f3      	b.n	800770e <_dtoa_r+0x22e>
 8007726:	2300      	movs	r3, #0
 8007728:	930b      	str	r3, [sp, #44]	@ 0x2c
 800772a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800772c:	18fb      	adds	r3, r7, r3
 800772e:	9308      	str	r3, [sp, #32]
 8007730:	3301      	adds	r3, #1
 8007732:	2b01      	cmp	r3, #1
 8007734:	9307      	str	r3, [sp, #28]
 8007736:	bfb8      	it	lt
 8007738:	2301      	movlt	r3, #1
 800773a:	2100      	movs	r1, #0
 800773c:	2204      	movs	r2, #4
 800773e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007742:	f102 0514 	add.w	r5, r2, #20
 8007746:	429d      	cmp	r5, r3
 8007748:	d91f      	bls.n	800778a <_dtoa_r+0x2aa>
 800774a:	6041      	str	r1, [r0, #4]
 800774c:	4658      	mov	r0, fp
 800774e:	f000 fd8d 	bl	800826c <_Balloc>
 8007752:	4682      	mov	sl, r0
 8007754:	2800      	cmp	r0, #0
 8007756:	d139      	bne.n	80077cc <_dtoa_r+0x2ec>
 8007758:	4602      	mov	r2, r0
 800775a:	f240 11af 	movw	r1, #431	@ 0x1af
 800775e:	4b1a      	ldr	r3, [pc, #104]	@ (80077c8 <_dtoa_r+0x2e8>)
 8007760:	e6d2      	b.n	8007508 <_dtoa_r+0x28>
 8007762:	2301      	movs	r3, #1
 8007764:	e7e0      	b.n	8007728 <_dtoa_r+0x248>
 8007766:	2401      	movs	r4, #1
 8007768:	2300      	movs	r3, #0
 800776a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800776c:	9320      	str	r3, [sp, #128]	@ 0x80
 800776e:	f04f 33ff 	mov.w	r3, #4294967295
 8007772:	2200      	movs	r2, #0
 8007774:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007778:	2312      	movs	r3, #18
 800777a:	e7d0      	b.n	800771e <_dtoa_r+0x23e>
 800777c:	2301      	movs	r3, #1
 800777e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007780:	e7f5      	b.n	800776e <_dtoa_r+0x28e>
 8007782:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007784:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007788:	e7d7      	b.n	800773a <_dtoa_r+0x25a>
 800778a:	3101      	adds	r1, #1
 800778c:	0052      	lsls	r2, r2, #1
 800778e:	e7d8      	b.n	8007742 <_dtoa_r+0x262>
 8007790:	636f4361 	.word	0x636f4361
 8007794:	3fd287a7 	.word	0x3fd287a7
 8007798:	8b60c8b3 	.word	0x8b60c8b3
 800779c:	3fc68a28 	.word	0x3fc68a28
 80077a0:	509f79fb 	.word	0x509f79fb
 80077a4:	3fd34413 	.word	0x3fd34413
 80077a8:	0800a399 	.word	0x0800a399
 80077ac:	0800a3b0 	.word	0x0800a3b0
 80077b0:	7ff00000 	.word	0x7ff00000
 80077b4:	0800a395 	.word	0x0800a395
 80077b8:	0800a369 	.word	0x0800a369
 80077bc:	0800a368 	.word	0x0800a368
 80077c0:	3ff80000 	.word	0x3ff80000
 80077c4:	0800a4a8 	.word	0x0800a4a8
 80077c8:	0800a408 	.word	0x0800a408
 80077cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80077d0:	6018      	str	r0, [r3, #0]
 80077d2:	9b07      	ldr	r3, [sp, #28]
 80077d4:	2b0e      	cmp	r3, #14
 80077d6:	f200 80a4 	bhi.w	8007922 <_dtoa_r+0x442>
 80077da:	2c00      	cmp	r4, #0
 80077dc:	f000 80a1 	beq.w	8007922 <_dtoa_r+0x442>
 80077e0:	2f00      	cmp	r7, #0
 80077e2:	dd33      	ble.n	800784c <_dtoa_r+0x36c>
 80077e4:	4b86      	ldr	r3, [pc, #536]	@ (8007a00 <_dtoa_r+0x520>)
 80077e6:	f007 020f 	and.w	r2, r7, #15
 80077ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077ee:	05f8      	lsls	r0, r7, #23
 80077f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80077f4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80077f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80077fc:	d516      	bpl.n	800782c <_dtoa_r+0x34c>
 80077fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007802:	4b80      	ldr	r3, [pc, #512]	@ (8007a04 <_dtoa_r+0x524>)
 8007804:	2603      	movs	r6, #3
 8007806:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800780a:	f7f8 ffa7 	bl	800075c <__aeabi_ddiv>
 800780e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007812:	f004 040f 	and.w	r4, r4, #15
 8007816:	4d7b      	ldr	r5, [pc, #492]	@ (8007a04 <_dtoa_r+0x524>)
 8007818:	b954      	cbnz	r4, 8007830 <_dtoa_r+0x350>
 800781a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800781e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007822:	f7f8 ff9b 	bl	800075c <__aeabi_ddiv>
 8007826:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800782a:	e028      	b.n	800787e <_dtoa_r+0x39e>
 800782c:	2602      	movs	r6, #2
 800782e:	e7f2      	b.n	8007816 <_dtoa_r+0x336>
 8007830:	07e1      	lsls	r1, r4, #31
 8007832:	d508      	bpl.n	8007846 <_dtoa_r+0x366>
 8007834:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007838:	e9d5 2300 	ldrd	r2, r3, [r5]
 800783c:	f7f8 fe64 	bl	8000508 <__aeabi_dmul>
 8007840:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007844:	3601      	adds	r6, #1
 8007846:	1064      	asrs	r4, r4, #1
 8007848:	3508      	adds	r5, #8
 800784a:	e7e5      	b.n	8007818 <_dtoa_r+0x338>
 800784c:	f000 80d2 	beq.w	80079f4 <_dtoa_r+0x514>
 8007850:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007854:	427c      	negs	r4, r7
 8007856:	4b6a      	ldr	r3, [pc, #424]	@ (8007a00 <_dtoa_r+0x520>)
 8007858:	f004 020f 	and.w	r2, r4, #15
 800785c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007864:	f7f8 fe50 	bl	8000508 <__aeabi_dmul>
 8007868:	2602      	movs	r6, #2
 800786a:	2300      	movs	r3, #0
 800786c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007870:	4d64      	ldr	r5, [pc, #400]	@ (8007a04 <_dtoa_r+0x524>)
 8007872:	1124      	asrs	r4, r4, #4
 8007874:	2c00      	cmp	r4, #0
 8007876:	f040 80b2 	bne.w	80079de <_dtoa_r+0x4fe>
 800787a:	2b00      	cmp	r3, #0
 800787c:	d1d3      	bne.n	8007826 <_dtoa_r+0x346>
 800787e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007882:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007884:	2b00      	cmp	r3, #0
 8007886:	f000 80b7 	beq.w	80079f8 <_dtoa_r+0x518>
 800788a:	2200      	movs	r2, #0
 800788c:	4620      	mov	r0, r4
 800788e:	4629      	mov	r1, r5
 8007890:	4b5d      	ldr	r3, [pc, #372]	@ (8007a08 <_dtoa_r+0x528>)
 8007892:	f7f9 f8ab 	bl	80009ec <__aeabi_dcmplt>
 8007896:	2800      	cmp	r0, #0
 8007898:	f000 80ae 	beq.w	80079f8 <_dtoa_r+0x518>
 800789c:	9b07      	ldr	r3, [sp, #28]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	f000 80aa 	beq.w	80079f8 <_dtoa_r+0x518>
 80078a4:	9b08      	ldr	r3, [sp, #32]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	dd37      	ble.n	800791a <_dtoa_r+0x43a>
 80078aa:	1e7b      	subs	r3, r7, #1
 80078ac:	4620      	mov	r0, r4
 80078ae:	9304      	str	r3, [sp, #16]
 80078b0:	2200      	movs	r2, #0
 80078b2:	4629      	mov	r1, r5
 80078b4:	4b55      	ldr	r3, [pc, #340]	@ (8007a0c <_dtoa_r+0x52c>)
 80078b6:	f7f8 fe27 	bl	8000508 <__aeabi_dmul>
 80078ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078be:	9c08      	ldr	r4, [sp, #32]
 80078c0:	3601      	adds	r6, #1
 80078c2:	4630      	mov	r0, r6
 80078c4:	f7f8 fdb6 	bl	8000434 <__aeabi_i2d>
 80078c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078cc:	f7f8 fe1c 	bl	8000508 <__aeabi_dmul>
 80078d0:	2200      	movs	r2, #0
 80078d2:	4b4f      	ldr	r3, [pc, #316]	@ (8007a10 <_dtoa_r+0x530>)
 80078d4:	f7f8 fc62 	bl	800019c <__adddf3>
 80078d8:	4605      	mov	r5, r0
 80078da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80078de:	2c00      	cmp	r4, #0
 80078e0:	f040 809a 	bne.w	8007a18 <_dtoa_r+0x538>
 80078e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078e8:	2200      	movs	r2, #0
 80078ea:	4b4a      	ldr	r3, [pc, #296]	@ (8007a14 <_dtoa_r+0x534>)
 80078ec:	f7f8 fc54 	bl	8000198 <__aeabi_dsub>
 80078f0:	4602      	mov	r2, r0
 80078f2:	460b      	mov	r3, r1
 80078f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80078f8:	462a      	mov	r2, r5
 80078fa:	4633      	mov	r3, r6
 80078fc:	f7f9 f894 	bl	8000a28 <__aeabi_dcmpgt>
 8007900:	2800      	cmp	r0, #0
 8007902:	f040 828e 	bne.w	8007e22 <_dtoa_r+0x942>
 8007906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800790a:	462a      	mov	r2, r5
 800790c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007910:	f7f9 f86c 	bl	80009ec <__aeabi_dcmplt>
 8007914:	2800      	cmp	r0, #0
 8007916:	f040 8127 	bne.w	8007b68 <_dtoa_r+0x688>
 800791a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800791e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007922:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007924:	2b00      	cmp	r3, #0
 8007926:	f2c0 8163 	blt.w	8007bf0 <_dtoa_r+0x710>
 800792a:	2f0e      	cmp	r7, #14
 800792c:	f300 8160 	bgt.w	8007bf0 <_dtoa_r+0x710>
 8007930:	4b33      	ldr	r3, [pc, #204]	@ (8007a00 <_dtoa_r+0x520>)
 8007932:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007936:	e9d3 3400 	ldrd	r3, r4, [r3]
 800793a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800793e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007940:	2b00      	cmp	r3, #0
 8007942:	da03      	bge.n	800794c <_dtoa_r+0x46c>
 8007944:	9b07      	ldr	r3, [sp, #28]
 8007946:	2b00      	cmp	r3, #0
 8007948:	f340 8100 	ble.w	8007b4c <_dtoa_r+0x66c>
 800794c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007950:	4656      	mov	r6, sl
 8007952:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007956:	4620      	mov	r0, r4
 8007958:	4629      	mov	r1, r5
 800795a:	f7f8 feff 	bl	800075c <__aeabi_ddiv>
 800795e:	f7f9 f883 	bl	8000a68 <__aeabi_d2iz>
 8007962:	4680      	mov	r8, r0
 8007964:	f7f8 fd66 	bl	8000434 <__aeabi_i2d>
 8007968:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800796c:	f7f8 fdcc 	bl	8000508 <__aeabi_dmul>
 8007970:	4602      	mov	r2, r0
 8007972:	460b      	mov	r3, r1
 8007974:	4620      	mov	r0, r4
 8007976:	4629      	mov	r1, r5
 8007978:	f7f8 fc0e 	bl	8000198 <__aeabi_dsub>
 800797c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007980:	9d07      	ldr	r5, [sp, #28]
 8007982:	f806 4b01 	strb.w	r4, [r6], #1
 8007986:	eba6 040a 	sub.w	r4, r6, sl
 800798a:	42a5      	cmp	r5, r4
 800798c:	4602      	mov	r2, r0
 800798e:	460b      	mov	r3, r1
 8007990:	f040 8116 	bne.w	8007bc0 <_dtoa_r+0x6e0>
 8007994:	f7f8 fc02 	bl	800019c <__adddf3>
 8007998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800799c:	4604      	mov	r4, r0
 800799e:	460d      	mov	r5, r1
 80079a0:	f7f9 f842 	bl	8000a28 <__aeabi_dcmpgt>
 80079a4:	2800      	cmp	r0, #0
 80079a6:	f040 80f8 	bne.w	8007b9a <_dtoa_r+0x6ba>
 80079aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079ae:	4620      	mov	r0, r4
 80079b0:	4629      	mov	r1, r5
 80079b2:	f7f9 f811 	bl	80009d8 <__aeabi_dcmpeq>
 80079b6:	b118      	cbz	r0, 80079c0 <_dtoa_r+0x4e0>
 80079b8:	f018 0f01 	tst.w	r8, #1
 80079bc:	f040 80ed 	bne.w	8007b9a <_dtoa_r+0x6ba>
 80079c0:	4649      	mov	r1, r9
 80079c2:	4658      	mov	r0, fp
 80079c4:	f000 fc92 	bl	80082ec <_Bfree>
 80079c8:	2300      	movs	r3, #0
 80079ca:	7033      	strb	r3, [r6, #0]
 80079cc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80079ce:	3701      	adds	r7, #1
 80079d0:	601f      	str	r7, [r3, #0]
 80079d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	f000 8320 	beq.w	800801a <_dtoa_r+0xb3a>
 80079da:	601e      	str	r6, [r3, #0]
 80079dc:	e31d      	b.n	800801a <_dtoa_r+0xb3a>
 80079de:	07e2      	lsls	r2, r4, #31
 80079e0:	d505      	bpl.n	80079ee <_dtoa_r+0x50e>
 80079e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80079e6:	f7f8 fd8f 	bl	8000508 <__aeabi_dmul>
 80079ea:	2301      	movs	r3, #1
 80079ec:	3601      	adds	r6, #1
 80079ee:	1064      	asrs	r4, r4, #1
 80079f0:	3508      	adds	r5, #8
 80079f2:	e73f      	b.n	8007874 <_dtoa_r+0x394>
 80079f4:	2602      	movs	r6, #2
 80079f6:	e742      	b.n	800787e <_dtoa_r+0x39e>
 80079f8:	9c07      	ldr	r4, [sp, #28]
 80079fa:	9704      	str	r7, [sp, #16]
 80079fc:	e761      	b.n	80078c2 <_dtoa_r+0x3e2>
 80079fe:	bf00      	nop
 8007a00:	0800a4a8 	.word	0x0800a4a8
 8007a04:	0800a480 	.word	0x0800a480
 8007a08:	3ff00000 	.word	0x3ff00000
 8007a0c:	40240000 	.word	0x40240000
 8007a10:	401c0000 	.word	0x401c0000
 8007a14:	40140000 	.word	0x40140000
 8007a18:	4b70      	ldr	r3, [pc, #448]	@ (8007bdc <_dtoa_r+0x6fc>)
 8007a1a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a24:	4454      	add	r4, sl
 8007a26:	2900      	cmp	r1, #0
 8007a28:	d045      	beq.n	8007ab6 <_dtoa_r+0x5d6>
 8007a2a:	2000      	movs	r0, #0
 8007a2c:	496c      	ldr	r1, [pc, #432]	@ (8007be0 <_dtoa_r+0x700>)
 8007a2e:	f7f8 fe95 	bl	800075c <__aeabi_ddiv>
 8007a32:	4633      	mov	r3, r6
 8007a34:	462a      	mov	r2, r5
 8007a36:	f7f8 fbaf 	bl	8000198 <__aeabi_dsub>
 8007a3a:	4656      	mov	r6, sl
 8007a3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a44:	f7f9 f810 	bl	8000a68 <__aeabi_d2iz>
 8007a48:	4605      	mov	r5, r0
 8007a4a:	f7f8 fcf3 	bl	8000434 <__aeabi_i2d>
 8007a4e:	4602      	mov	r2, r0
 8007a50:	460b      	mov	r3, r1
 8007a52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a56:	f7f8 fb9f 	bl	8000198 <__aeabi_dsub>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	3530      	adds	r5, #48	@ 0x30
 8007a60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a68:	f806 5b01 	strb.w	r5, [r6], #1
 8007a6c:	f7f8 ffbe 	bl	80009ec <__aeabi_dcmplt>
 8007a70:	2800      	cmp	r0, #0
 8007a72:	d163      	bne.n	8007b3c <_dtoa_r+0x65c>
 8007a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a78:	2000      	movs	r0, #0
 8007a7a:	495a      	ldr	r1, [pc, #360]	@ (8007be4 <_dtoa_r+0x704>)
 8007a7c:	f7f8 fb8c 	bl	8000198 <__aeabi_dsub>
 8007a80:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a84:	f7f8 ffb2 	bl	80009ec <__aeabi_dcmplt>
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	f040 8087 	bne.w	8007b9c <_dtoa_r+0x6bc>
 8007a8e:	42a6      	cmp	r6, r4
 8007a90:	f43f af43 	beq.w	800791a <_dtoa_r+0x43a>
 8007a94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007a98:	2200      	movs	r2, #0
 8007a9a:	4b53      	ldr	r3, [pc, #332]	@ (8007be8 <_dtoa_r+0x708>)
 8007a9c:	f7f8 fd34 	bl	8000508 <__aeabi_dmul>
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007aa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aaa:	4b4f      	ldr	r3, [pc, #316]	@ (8007be8 <_dtoa_r+0x708>)
 8007aac:	f7f8 fd2c 	bl	8000508 <__aeabi_dmul>
 8007ab0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ab4:	e7c4      	b.n	8007a40 <_dtoa_r+0x560>
 8007ab6:	4631      	mov	r1, r6
 8007ab8:	4628      	mov	r0, r5
 8007aba:	f7f8 fd25 	bl	8000508 <__aeabi_dmul>
 8007abe:	4656      	mov	r6, sl
 8007ac0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007ac4:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007ac6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aca:	f7f8 ffcd 	bl	8000a68 <__aeabi_d2iz>
 8007ace:	4605      	mov	r5, r0
 8007ad0:	f7f8 fcb0 	bl	8000434 <__aeabi_i2d>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007adc:	f7f8 fb5c 	bl	8000198 <__aeabi_dsub>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	460b      	mov	r3, r1
 8007ae4:	3530      	adds	r5, #48	@ 0x30
 8007ae6:	f806 5b01 	strb.w	r5, [r6], #1
 8007aea:	42a6      	cmp	r6, r4
 8007aec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007af0:	f04f 0200 	mov.w	r2, #0
 8007af4:	d124      	bne.n	8007b40 <_dtoa_r+0x660>
 8007af6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007afa:	4b39      	ldr	r3, [pc, #228]	@ (8007be0 <_dtoa_r+0x700>)
 8007afc:	f7f8 fb4e 	bl	800019c <__adddf3>
 8007b00:	4602      	mov	r2, r0
 8007b02:	460b      	mov	r3, r1
 8007b04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b08:	f7f8 ff8e 	bl	8000a28 <__aeabi_dcmpgt>
 8007b0c:	2800      	cmp	r0, #0
 8007b0e:	d145      	bne.n	8007b9c <_dtoa_r+0x6bc>
 8007b10:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b14:	2000      	movs	r0, #0
 8007b16:	4932      	ldr	r1, [pc, #200]	@ (8007be0 <_dtoa_r+0x700>)
 8007b18:	f7f8 fb3e 	bl	8000198 <__aeabi_dsub>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	460b      	mov	r3, r1
 8007b20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b24:	f7f8 ff62 	bl	80009ec <__aeabi_dcmplt>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	f43f aef6 	beq.w	800791a <_dtoa_r+0x43a>
 8007b2e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007b30:	1e73      	subs	r3, r6, #1
 8007b32:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007b34:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007b38:	2b30      	cmp	r3, #48	@ 0x30
 8007b3a:	d0f8      	beq.n	8007b2e <_dtoa_r+0x64e>
 8007b3c:	9f04      	ldr	r7, [sp, #16]
 8007b3e:	e73f      	b.n	80079c0 <_dtoa_r+0x4e0>
 8007b40:	4b29      	ldr	r3, [pc, #164]	@ (8007be8 <_dtoa_r+0x708>)
 8007b42:	f7f8 fce1 	bl	8000508 <__aeabi_dmul>
 8007b46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b4a:	e7bc      	b.n	8007ac6 <_dtoa_r+0x5e6>
 8007b4c:	d10c      	bne.n	8007b68 <_dtoa_r+0x688>
 8007b4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b52:	2200      	movs	r2, #0
 8007b54:	4b25      	ldr	r3, [pc, #148]	@ (8007bec <_dtoa_r+0x70c>)
 8007b56:	f7f8 fcd7 	bl	8000508 <__aeabi_dmul>
 8007b5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b5e:	f7f8 ff59 	bl	8000a14 <__aeabi_dcmpge>
 8007b62:	2800      	cmp	r0, #0
 8007b64:	f000 815b 	beq.w	8007e1e <_dtoa_r+0x93e>
 8007b68:	2400      	movs	r4, #0
 8007b6a:	4625      	mov	r5, r4
 8007b6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b6e:	4656      	mov	r6, sl
 8007b70:	43db      	mvns	r3, r3
 8007b72:	9304      	str	r3, [sp, #16]
 8007b74:	2700      	movs	r7, #0
 8007b76:	4621      	mov	r1, r4
 8007b78:	4658      	mov	r0, fp
 8007b7a:	f000 fbb7 	bl	80082ec <_Bfree>
 8007b7e:	2d00      	cmp	r5, #0
 8007b80:	d0dc      	beq.n	8007b3c <_dtoa_r+0x65c>
 8007b82:	b12f      	cbz	r7, 8007b90 <_dtoa_r+0x6b0>
 8007b84:	42af      	cmp	r7, r5
 8007b86:	d003      	beq.n	8007b90 <_dtoa_r+0x6b0>
 8007b88:	4639      	mov	r1, r7
 8007b8a:	4658      	mov	r0, fp
 8007b8c:	f000 fbae 	bl	80082ec <_Bfree>
 8007b90:	4629      	mov	r1, r5
 8007b92:	4658      	mov	r0, fp
 8007b94:	f000 fbaa 	bl	80082ec <_Bfree>
 8007b98:	e7d0      	b.n	8007b3c <_dtoa_r+0x65c>
 8007b9a:	9704      	str	r7, [sp, #16]
 8007b9c:	4633      	mov	r3, r6
 8007b9e:	461e      	mov	r6, r3
 8007ba0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ba4:	2a39      	cmp	r2, #57	@ 0x39
 8007ba6:	d107      	bne.n	8007bb8 <_dtoa_r+0x6d8>
 8007ba8:	459a      	cmp	sl, r3
 8007baa:	d1f8      	bne.n	8007b9e <_dtoa_r+0x6be>
 8007bac:	9a04      	ldr	r2, [sp, #16]
 8007bae:	3201      	adds	r2, #1
 8007bb0:	9204      	str	r2, [sp, #16]
 8007bb2:	2230      	movs	r2, #48	@ 0x30
 8007bb4:	f88a 2000 	strb.w	r2, [sl]
 8007bb8:	781a      	ldrb	r2, [r3, #0]
 8007bba:	3201      	adds	r2, #1
 8007bbc:	701a      	strb	r2, [r3, #0]
 8007bbe:	e7bd      	b.n	8007b3c <_dtoa_r+0x65c>
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	4b09      	ldr	r3, [pc, #36]	@ (8007be8 <_dtoa_r+0x708>)
 8007bc4:	f7f8 fca0 	bl	8000508 <__aeabi_dmul>
 8007bc8:	2200      	movs	r2, #0
 8007bca:	2300      	movs	r3, #0
 8007bcc:	4604      	mov	r4, r0
 8007bce:	460d      	mov	r5, r1
 8007bd0:	f7f8 ff02 	bl	80009d8 <__aeabi_dcmpeq>
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	f43f aebc 	beq.w	8007952 <_dtoa_r+0x472>
 8007bda:	e6f1      	b.n	80079c0 <_dtoa_r+0x4e0>
 8007bdc:	0800a4a8 	.word	0x0800a4a8
 8007be0:	3fe00000 	.word	0x3fe00000
 8007be4:	3ff00000 	.word	0x3ff00000
 8007be8:	40240000 	.word	0x40240000
 8007bec:	40140000 	.word	0x40140000
 8007bf0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007bf2:	2a00      	cmp	r2, #0
 8007bf4:	f000 80db 	beq.w	8007dae <_dtoa_r+0x8ce>
 8007bf8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007bfa:	2a01      	cmp	r2, #1
 8007bfc:	f300 80bf 	bgt.w	8007d7e <_dtoa_r+0x89e>
 8007c00:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007c02:	2a00      	cmp	r2, #0
 8007c04:	f000 80b7 	beq.w	8007d76 <_dtoa_r+0x896>
 8007c08:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007c0c:	4646      	mov	r6, r8
 8007c0e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007c10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c12:	2101      	movs	r1, #1
 8007c14:	441a      	add	r2, r3
 8007c16:	4658      	mov	r0, fp
 8007c18:	4498      	add	r8, r3
 8007c1a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c1c:	f000 fc1a 	bl	8008454 <__i2b>
 8007c20:	4605      	mov	r5, r0
 8007c22:	b15e      	cbz	r6, 8007c3c <_dtoa_r+0x75c>
 8007c24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	dd08      	ble.n	8007c3c <_dtoa_r+0x75c>
 8007c2a:	42b3      	cmp	r3, r6
 8007c2c:	bfa8      	it	ge
 8007c2e:	4633      	movge	r3, r6
 8007c30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c32:	eba8 0803 	sub.w	r8, r8, r3
 8007c36:	1af6      	subs	r6, r6, r3
 8007c38:	1ad3      	subs	r3, r2, r3
 8007c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c3e:	b1f3      	cbz	r3, 8007c7e <_dtoa_r+0x79e>
 8007c40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	f000 80b7 	beq.w	8007db6 <_dtoa_r+0x8d6>
 8007c48:	b18c      	cbz	r4, 8007c6e <_dtoa_r+0x78e>
 8007c4a:	4629      	mov	r1, r5
 8007c4c:	4622      	mov	r2, r4
 8007c4e:	4658      	mov	r0, fp
 8007c50:	f000 fcbe 	bl	80085d0 <__pow5mult>
 8007c54:	464a      	mov	r2, r9
 8007c56:	4601      	mov	r1, r0
 8007c58:	4605      	mov	r5, r0
 8007c5a:	4658      	mov	r0, fp
 8007c5c:	f000 fc10 	bl	8008480 <__multiply>
 8007c60:	4649      	mov	r1, r9
 8007c62:	9004      	str	r0, [sp, #16]
 8007c64:	4658      	mov	r0, fp
 8007c66:	f000 fb41 	bl	80082ec <_Bfree>
 8007c6a:	9b04      	ldr	r3, [sp, #16]
 8007c6c:	4699      	mov	r9, r3
 8007c6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c70:	1b1a      	subs	r2, r3, r4
 8007c72:	d004      	beq.n	8007c7e <_dtoa_r+0x79e>
 8007c74:	4649      	mov	r1, r9
 8007c76:	4658      	mov	r0, fp
 8007c78:	f000 fcaa 	bl	80085d0 <__pow5mult>
 8007c7c:	4681      	mov	r9, r0
 8007c7e:	2101      	movs	r1, #1
 8007c80:	4658      	mov	r0, fp
 8007c82:	f000 fbe7 	bl	8008454 <__i2b>
 8007c86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c88:	4604      	mov	r4, r0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	f000 81c9 	beq.w	8008022 <_dtoa_r+0xb42>
 8007c90:	461a      	mov	r2, r3
 8007c92:	4601      	mov	r1, r0
 8007c94:	4658      	mov	r0, fp
 8007c96:	f000 fc9b 	bl	80085d0 <__pow5mult>
 8007c9a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007c9c:	4604      	mov	r4, r0
 8007c9e:	2b01      	cmp	r3, #1
 8007ca0:	f300 808f 	bgt.w	8007dc2 <_dtoa_r+0x8e2>
 8007ca4:	9b02      	ldr	r3, [sp, #8]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f040 8087 	bne.w	8007dba <_dtoa_r+0x8da>
 8007cac:	9b03      	ldr	r3, [sp, #12]
 8007cae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	f040 8083 	bne.w	8007dbe <_dtoa_r+0x8de>
 8007cb8:	9b03      	ldr	r3, [sp, #12]
 8007cba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007cbe:	0d1b      	lsrs	r3, r3, #20
 8007cc0:	051b      	lsls	r3, r3, #20
 8007cc2:	b12b      	cbz	r3, 8007cd0 <_dtoa_r+0x7f0>
 8007cc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc6:	f108 0801 	add.w	r8, r8, #1
 8007cca:	3301      	adds	r3, #1
 8007ccc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cce:	2301      	movs	r3, #1
 8007cd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	f000 81aa 	beq.w	800802e <_dtoa_r+0xb4e>
 8007cda:	6923      	ldr	r3, [r4, #16]
 8007cdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007ce0:	6918      	ldr	r0, [r3, #16]
 8007ce2:	f000 fb6b 	bl	80083bc <__hi0bits>
 8007ce6:	f1c0 0020 	rsb	r0, r0, #32
 8007cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cec:	4418      	add	r0, r3
 8007cee:	f010 001f 	ands.w	r0, r0, #31
 8007cf2:	d071      	beq.n	8007dd8 <_dtoa_r+0x8f8>
 8007cf4:	f1c0 0320 	rsb	r3, r0, #32
 8007cf8:	2b04      	cmp	r3, #4
 8007cfa:	dd65      	ble.n	8007dc8 <_dtoa_r+0x8e8>
 8007cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cfe:	f1c0 001c 	rsb	r0, r0, #28
 8007d02:	4403      	add	r3, r0
 8007d04:	4480      	add	r8, r0
 8007d06:	4406      	add	r6, r0
 8007d08:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d0a:	f1b8 0f00 	cmp.w	r8, #0
 8007d0e:	dd05      	ble.n	8007d1c <_dtoa_r+0x83c>
 8007d10:	4649      	mov	r1, r9
 8007d12:	4642      	mov	r2, r8
 8007d14:	4658      	mov	r0, fp
 8007d16:	f000 fcb5 	bl	8008684 <__lshift>
 8007d1a:	4681      	mov	r9, r0
 8007d1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	dd05      	ble.n	8007d2e <_dtoa_r+0x84e>
 8007d22:	4621      	mov	r1, r4
 8007d24:	461a      	mov	r2, r3
 8007d26:	4658      	mov	r0, fp
 8007d28:	f000 fcac 	bl	8008684 <__lshift>
 8007d2c:	4604      	mov	r4, r0
 8007d2e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d053      	beq.n	8007ddc <_dtoa_r+0x8fc>
 8007d34:	4621      	mov	r1, r4
 8007d36:	4648      	mov	r0, r9
 8007d38:	f000 fd10 	bl	800875c <__mcmp>
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	da4d      	bge.n	8007ddc <_dtoa_r+0x8fc>
 8007d40:	1e7b      	subs	r3, r7, #1
 8007d42:	4649      	mov	r1, r9
 8007d44:	9304      	str	r3, [sp, #16]
 8007d46:	220a      	movs	r2, #10
 8007d48:	2300      	movs	r3, #0
 8007d4a:	4658      	mov	r0, fp
 8007d4c:	f000 faf0 	bl	8008330 <__multadd>
 8007d50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d52:	4681      	mov	r9, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	f000 816c 	beq.w	8008032 <_dtoa_r+0xb52>
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	4629      	mov	r1, r5
 8007d5e:	220a      	movs	r2, #10
 8007d60:	4658      	mov	r0, fp
 8007d62:	f000 fae5 	bl	8008330 <__multadd>
 8007d66:	9b08      	ldr	r3, [sp, #32]
 8007d68:	4605      	mov	r5, r0
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	dc61      	bgt.n	8007e32 <_dtoa_r+0x952>
 8007d6e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d70:	2b02      	cmp	r3, #2
 8007d72:	dc3b      	bgt.n	8007dec <_dtoa_r+0x90c>
 8007d74:	e05d      	b.n	8007e32 <_dtoa_r+0x952>
 8007d76:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007d78:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007d7c:	e746      	b.n	8007c0c <_dtoa_r+0x72c>
 8007d7e:	9b07      	ldr	r3, [sp, #28]
 8007d80:	1e5c      	subs	r4, r3, #1
 8007d82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d84:	42a3      	cmp	r3, r4
 8007d86:	bfbf      	itttt	lt
 8007d88:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007d8a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8007d8c:	1ae3      	sublt	r3, r4, r3
 8007d8e:	18d2      	addlt	r2, r2, r3
 8007d90:	bfa8      	it	ge
 8007d92:	1b1c      	subge	r4, r3, r4
 8007d94:	9b07      	ldr	r3, [sp, #28]
 8007d96:	bfbe      	ittt	lt
 8007d98:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007d9a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8007d9c:	2400      	movlt	r4, #0
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	bfb5      	itete	lt
 8007da2:	eba8 0603 	sublt.w	r6, r8, r3
 8007da6:	4646      	movge	r6, r8
 8007da8:	2300      	movlt	r3, #0
 8007daa:	9b07      	ldrge	r3, [sp, #28]
 8007dac:	e730      	b.n	8007c10 <_dtoa_r+0x730>
 8007dae:	4646      	mov	r6, r8
 8007db0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007db2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007db4:	e735      	b.n	8007c22 <_dtoa_r+0x742>
 8007db6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007db8:	e75c      	b.n	8007c74 <_dtoa_r+0x794>
 8007dba:	2300      	movs	r3, #0
 8007dbc:	e788      	b.n	8007cd0 <_dtoa_r+0x7f0>
 8007dbe:	9b02      	ldr	r3, [sp, #8]
 8007dc0:	e786      	b.n	8007cd0 <_dtoa_r+0x7f0>
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	930a      	str	r3, [sp, #40]	@ 0x28
 8007dc6:	e788      	b.n	8007cda <_dtoa_r+0x7fa>
 8007dc8:	d09f      	beq.n	8007d0a <_dtoa_r+0x82a>
 8007dca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007dcc:	331c      	adds	r3, #28
 8007dce:	441a      	add	r2, r3
 8007dd0:	4498      	add	r8, r3
 8007dd2:	441e      	add	r6, r3
 8007dd4:	9209      	str	r2, [sp, #36]	@ 0x24
 8007dd6:	e798      	b.n	8007d0a <_dtoa_r+0x82a>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	e7f6      	b.n	8007dca <_dtoa_r+0x8ea>
 8007ddc:	9b07      	ldr	r3, [sp, #28]
 8007dde:	9704      	str	r7, [sp, #16]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	dc20      	bgt.n	8007e26 <_dtoa_r+0x946>
 8007de4:	9308      	str	r3, [sp, #32]
 8007de6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007de8:	2b02      	cmp	r3, #2
 8007dea:	dd1e      	ble.n	8007e2a <_dtoa_r+0x94a>
 8007dec:	9b08      	ldr	r3, [sp, #32]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	f47f aebc 	bne.w	8007b6c <_dtoa_r+0x68c>
 8007df4:	4621      	mov	r1, r4
 8007df6:	2205      	movs	r2, #5
 8007df8:	4658      	mov	r0, fp
 8007dfa:	f000 fa99 	bl	8008330 <__multadd>
 8007dfe:	4601      	mov	r1, r0
 8007e00:	4604      	mov	r4, r0
 8007e02:	4648      	mov	r0, r9
 8007e04:	f000 fcaa 	bl	800875c <__mcmp>
 8007e08:	2800      	cmp	r0, #0
 8007e0a:	f77f aeaf 	ble.w	8007b6c <_dtoa_r+0x68c>
 8007e0e:	2331      	movs	r3, #49	@ 0x31
 8007e10:	4656      	mov	r6, sl
 8007e12:	f806 3b01 	strb.w	r3, [r6], #1
 8007e16:	9b04      	ldr	r3, [sp, #16]
 8007e18:	3301      	adds	r3, #1
 8007e1a:	9304      	str	r3, [sp, #16]
 8007e1c:	e6aa      	b.n	8007b74 <_dtoa_r+0x694>
 8007e1e:	9c07      	ldr	r4, [sp, #28]
 8007e20:	9704      	str	r7, [sp, #16]
 8007e22:	4625      	mov	r5, r4
 8007e24:	e7f3      	b.n	8007e0e <_dtoa_r+0x92e>
 8007e26:	9b07      	ldr	r3, [sp, #28]
 8007e28:	9308      	str	r3, [sp, #32]
 8007e2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	f000 8104 	beq.w	800803a <_dtoa_r+0xb5a>
 8007e32:	2e00      	cmp	r6, #0
 8007e34:	dd05      	ble.n	8007e42 <_dtoa_r+0x962>
 8007e36:	4629      	mov	r1, r5
 8007e38:	4632      	mov	r2, r6
 8007e3a:	4658      	mov	r0, fp
 8007e3c:	f000 fc22 	bl	8008684 <__lshift>
 8007e40:	4605      	mov	r5, r0
 8007e42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d05a      	beq.n	8007efe <_dtoa_r+0xa1e>
 8007e48:	4658      	mov	r0, fp
 8007e4a:	6869      	ldr	r1, [r5, #4]
 8007e4c:	f000 fa0e 	bl	800826c <_Balloc>
 8007e50:	4606      	mov	r6, r0
 8007e52:	b928      	cbnz	r0, 8007e60 <_dtoa_r+0x980>
 8007e54:	4602      	mov	r2, r0
 8007e56:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007e5a:	4b83      	ldr	r3, [pc, #524]	@ (8008068 <_dtoa_r+0xb88>)
 8007e5c:	f7ff bb54 	b.w	8007508 <_dtoa_r+0x28>
 8007e60:	692a      	ldr	r2, [r5, #16]
 8007e62:	f105 010c 	add.w	r1, r5, #12
 8007e66:	3202      	adds	r2, #2
 8007e68:	0092      	lsls	r2, r2, #2
 8007e6a:	300c      	adds	r0, #12
 8007e6c:	f001 f96c 	bl	8009148 <memcpy>
 8007e70:	2201      	movs	r2, #1
 8007e72:	4631      	mov	r1, r6
 8007e74:	4658      	mov	r0, fp
 8007e76:	f000 fc05 	bl	8008684 <__lshift>
 8007e7a:	462f      	mov	r7, r5
 8007e7c:	4605      	mov	r5, r0
 8007e7e:	f10a 0301 	add.w	r3, sl, #1
 8007e82:	9307      	str	r3, [sp, #28]
 8007e84:	9b08      	ldr	r3, [sp, #32]
 8007e86:	4453      	add	r3, sl
 8007e88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e8a:	9b02      	ldr	r3, [sp, #8]
 8007e8c:	f003 0301 	and.w	r3, r3, #1
 8007e90:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e92:	9b07      	ldr	r3, [sp, #28]
 8007e94:	4621      	mov	r1, r4
 8007e96:	3b01      	subs	r3, #1
 8007e98:	4648      	mov	r0, r9
 8007e9a:	9302      	str	r3, [sp, #8]
 8007e9c:	f7ff fa95 	bl	80073ca <quorem>
 8007ea0:	4639      	mov	r1, r7
 8007ea2:	9008      	str	r0, [sp, #32]
 8007ea4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007ea8:	4648      	mov	r0, r9
 8007eaa:	f000 fc57 	bl	800875c <__mcmp>
 8007eae:	462a      	mov	r2, r5
 8007eb0:	9009      	str	r0, [sp, #36]	@ 0x24
 8007eb2:	4621      	mov	r1, r4
 8007eb4:	4658      	mov	r0, fp
 8007eb6:	f000 fc6d 	bl	8008794 <__mdiff>
 8007eba:	68c2      	ldr	r2, [r0, #12]
 8007ebc:	4606      	mov	r6, r0
 8007ebe:	bb02      	cbnz	r2, 8007f02 <_dtoa_r+0xa22>
 8007ec0:	4601      	mov	r1, r0
 8007ec2:	4648      	mov	r0, r9
 8007ec4:	f000 fc4a 	bl	800875c <__mcmp>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	4631      	mov	r1, r6
 8007ecc:	4658      	mov	r0, fp
 8007ece:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ed0:	f000 fa0c 	bl	80082ec <_Bfree>
 8007ed4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ed6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007ed8:	9e07      	ldr	r6, [sp, #28]
 8007eda:	ea43 0102 	orr.w	r1, r3, r2
 8007ede:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ee0:	4319      	orrs	r1, r3
 8007ee2:	d110      	bne.n	8007f06 <_dtoa_r+0xa26>
 8007ee4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007ee8:	d029      	beq.n	8007f3e <_dtoa_r+0xa5e>
 8007eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	dd02      	ble.n	8007ef6 <_dtoa_r+0xa16>
 8007ef0:	9b08      	ldr	r3, [sp, #32]
 8007ef2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007ef6:	9b02      	ldr	r3, [sp, #8]
 8007ef8:	f883 8000 	strb.w	r8, [r3]
 8007efc:	e63b      	b.n	8007b76 <_dtoa_r+0x696>
 8007efe:	4628      	mov	r0, r5
 8007f00:	e7bb      	b.n	8007e7a <_dtoa_r+0x99a>
 8007f02:	2201      	movs	r2, #1
 8007f04:	e7e1      	b.n	8007eca <_dtoa_r+0x9ea>
 8007f06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	db04      	blt.n	8007f16 <_dtoa_r+0xa36>
 8007f0c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8007f0e:	430b      	orrs	r3, r1
 8007f10:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007f12:	430b      	orrs	r3, r1
 8007f14:	d120      	bne.n	8007f58 <_dtoa_r+0xa78>
 8007f16:	2a00      	cmp	r2, #0
 8007f18:	dded      	ble.n	8007ef6 <_dtoa_r+0xa16>
 8007f1a:	4649      	mov	r1, r9
 8007f1c:	2201      	movs	r2, #1
 8007f1e:	4658      	mov	r0, fp
 8007f20:	f000 fbb0 	bl	8008684 <__lshift>
 8007f24:	4621      	mov	r1, r4
 8007f26:	4681      	mov	r9, r0
 8007f28:	f000 fc18 	bl	800875c <__mcmp>
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	dc03      	bgt.n	8007f38 <_dtoa_r+0xa58>
 8007f30:	d1e1      	bne.n	8007ef6 <_dtoa_r+0xa16>
 8007f32:	f018 0f01 	tst.w	r8, #1
 8007f36:	d0de      	beq.n	8007ef6 <_dtoa_r+0xa16>
 8007f38:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f3c:	d1d8      	bne.n	8007ef0 <_dtoa_r+0xa10>
 8007f3e:	2339      	movs	r3, #57	@ 0x39
 8007f40:	9a02      	ldr	r2, [sp, #8]
 8007f42:	7013      	strb	r3, [r2, #0]
 8007f44:	4633      	mov	r3, r6
 8007f46:	461e      	mov	r6, r3
 8007f48:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007f4c:	3b01      	subs	r3, #1
 8007f4e:	2a39      	cmp	r2, #57	@ 0x39
 8007f50:	d052      	beq.n	8007ff8 <_dtoa_r+0xb18>
 8007f52:	3201      	adds	r2, #1
 8007f54:	701a      	strb	r2, [r3, #0]
 8007f56:	e60e      	b.n	8007b76 <_dtoa_r+0x696>
 8007f58:	2a00      	cmp	r2, #0
 8007f5a:	dd07      	ble.n	8007f6c <_dtoa_r+0xa8c>
 8007f5c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f60:	d0ed      	beq.n	8007f3e <_dtoa_r+0xa5e>
 8007f62:	9a02      	ldr	r2, [sp, #8]
 8007f64:	f108 0301 	add.w	r3, r8, #1
 8007f68:	7013      	strb	r3, [r2, #0]
 8007f6a:	e604      	b.n	8007b76 <_dtoa_r+0x696>
 8007f6c:	9b07      	ldr	r3, [sp, #28]
 8007f6e:	9a07      	ldr	r2, [sp, #28]
 8007f70:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007f74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d028      	beq.n	8007fcc <_dtoa_r+0xaec>
 8007f7a:	4649      	mov	r1, r9
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	220a      	movs	r2, #10
 8007f80:	4658      	mov	r0, fp
 8007f82:	f000 f9d5 	bl	8008330 <__multadd>
 8007f86:	42af      	cmp	r7, r5
 8007f88:	4681      	mov	r9, r0
 8007f8a:	f04f 0300 	mov.w	r3, #0
 8007f8e:	f04f 020a 	mov.w	r2, #10
 8007f92:	4639      	mov	r1, r7
 8007f94:	4658      	mov	r0, fp
 8007f96:	d107      	bne.n	8007fa8 <_dtoa_r+0xac8>
 8007f98:	f000 f9ca 	bl	8008330 <__multadd>
 8007f9c:	4607      	mov	r7, r0
 8007f9e:	4605      	mov	r5, r0
 8007fa0:	9b07      	ldr	r3, [sp, #28]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	9307      	str	r3, [sp, #28]
 8007fa6:	e774      	b.n	8007e92 <_dtoa_r+0x9b2>
 8007fa8:	f000 f9c2 	bl	8008330 <__multadd>
 8007fac:	4629      	mov	r1, r5
 8007fae:	4607      	mov	r7, r0
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	220a      	movs	r2, #10
 8007fb4:	4658      	mov	r0, fp
 8007fb6:	f000 f9bb 	bl	8008330 <__multadd>
 8007fba:	4605      	mov	r5, r0
 8007fbc:	e7f0      	b.n	8007fa0 <_dtoa_r+0xac0>
 8007fbe:	9b08      	ldr	r3, [sp, #32]
 8007fc0:	2700      	movs	r7, #0
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	bfcc      	ite	gt
 8007fc6:	461e      	movgt	r6, r3
 8007fc8:	2601      	movle	r6, #1
 8007fca:	4456      	add	r6, sl
 8007fcc:	4649      	mov	r1, r9
 8007fce:	2201      	movs	r2, #1
 8007fd0:	4658      	mov	r0, fp
 8007fd2:	f000 fb57 	bl	8008684 <__lshift>
 8007fd6:	4621      	mov	r1, r4
 8007fd8:	4681      	mov	r9, r0
 8007fda:	f000 fbbf 	bl	800875c <__mcmp>
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	dcb0      	bgt.n	8007f44 <_dtoa_r+0xa64>
 8007fe2:	d102      	bne.n	8007fea <_dtoa_r+0xb0a>
 8007fe4:	f018 0f01 	tst.w	r8, #1
 8007fe8:	d1ac      	bne.n	8007f44 <_dtoa_r+0xa64>
 8007fea:	4633      	mov	r3, r6
 8007fec:	461e      	mov	r6, r3
 8007fee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ff2:	2a30      	cmp	r2, #48	@ 0x30
 8007ff4:	d0fa      	beq.n	8007fec <_dtoa_r+0xb0c>
 8007ff6:	e5be      	b.n	8007b76 <_dtoa_r+0x696>
 8007ff8:	459a      	cmp	sl, r3
 8007ffa:	d1a4      	bne.n	8007f46 <_dtoa_r+0xa66>
 8007ffc:	9b04      	ldr	r3, [sp, #16]
 8007ffe:	3301      	adds	r3, #1
 8008000:	9304      	str	r3, [sp, #16]
 8008002:	2331      	movs	r3, #49	@ 0x31
 8008004:	f88a 3000 	strb.w	r3, [sl]
 8008008:	e5b5      	b.n	8007b76 <_dtoa_r+0x696>
 800800a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800800c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800806c <_dtoa_r+0xb8c>
 8008010:	b11b      	cbz	r3, 800801a <_dtoa_r+0xb3a>
 8008012:	f10a 0308 	add.w	r3, sl, #8
 8008016:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008018:	6013      	str	r3, [r2, #0]
 800801a:	4650      	mov	r0, sl
 800801c:	b017      	add	sp, #92	@ 0x5c
 800801e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008022:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008024:	2b01      	cmp	r3, #1
 8008026:	f77f ae3d 	ble.w	8007ca4 <_dtoa_r+0x7c4>
 800802a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800802c:	930a      	str	r3, [sp, #40]	@ 0x28
 800802e:	2001      	movs	r0, #1
 8008030:	e65b      	b.n	8007cea <_dtoa_r+0x80a>
 8008032:	9b08      	ldr	r3, [sp, #32]
 8008034:	2b00      	cmp	r3, #0
 8008036:	f77f aed6 	ble.w	8007de6 <_dtoa_r+0x906>
 800803a:	4656      	mov	r6, sl
 800803c:	4621      	mov	r1, r4
 800803e:	4648      	mov	r0, r9
 8008040:	f7ff f9c3 	bl	80073ca <quorem>
 8008044:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008048:	9b08      	ldr	r3, [sp, #32]
 800804a:	f806 8b01 	strb.w	r8, [r6], #1
 800804e:	eba6 020a 	sub.w	r2, r6, sl
 8008052:	4293      	cmp	r3, r2
 8008054:	ddb3      	ble.n	8007fbe <_dtoa_r+0xade>
 8008056:	4649      	mov	r1, r9
 8008058:	2300      	movs	r3, #0
 800805a:	220a      	movs	r2, #10
 800805c:	4658      	mov	r0, fp
 800805e:	f000 f967 	bl	8008330 <__multadd>
 8008062:	4681      	mov	r9, r0
 8008064:	e7ea      	b.n	800803c <_dtoa_r+0xb5c>
 8008066:	bf00      	nop
 8008068:	0800a408 	.word	0x0800a408
 800806c:	0800a38c 	.word	0x0800a38c

08008070 <_free_r>:
 8008070:	b538      	push	{r3, r4, r5, lr}
 8008072:	4605      	mov	r5, r0
 8008074:	2900      	cmp	r1, #0
 8008076:	d040      	beq.n	80080fa <_free_r+0x8a>
 8008078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800807c:	1f0c      	subs	r4, r1, #4
 800807e:	2b00      	cmp	r3, #0
 8008080:	bfb8      	it	lt
 8008082:	18e4      	addlt	r4, r4, r3
 8008084:	f000 f8e6 	bl	8008254 <__malloc_lock>
 8008088:	4a1c      	ldr	r2, [pc, #112]	@ (80080fc <_free_r+0x8c>)
 800808a:	6813      	ldr	r3, [r2, #0]
 800808c:	b933      	cbnz	r3, 800809c <_free_r+0x2c>
 800808e:	6063      	str	r3, [r4, #4]
 8008090:	6014      	str	r4, [r2, #0]
 8008092:	4628      	mov	r0, r5
 8008094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008098:	f000 b8e2 	b.w	8008260 <__malloc_unlock>
 800809c:	42a3      	cmp	r3, r4
 800809e:	d908      	bls.n	80080b2 <_free_r+0x42>
 80080a0:	6820      	ldr	r0, [r4, #0]
 80080a2:	1821      	adds	r1, r4, r0
 80080a4:	428b      	cmp	r3, r1
 80080a6:	bf01      	itttt	eq
 80080a8:	6819      	ldreq	r1, [r3, #0]
 80080aa:	685b      	ldreq	r3, [r3, #4]
 80080ac:	1809      	addeq	r1, r1, r0
 80080ae:	6021      	streq	r1, [r4, #0]
 80080b0:	e7ed      	b.n	800808e <_free_r+0x1e>
 80080b2:	461a      	mov	r2, r3
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	b10b      	cbz	r3, 80080bc <_free_r+0x4c>
 80080b8:	42a3      	cmp	r3, r4
 80080ba:	d9fa      	bls.n	80080b2 <_free_r+0x42>
 80080bc:	6811      	ldr	r1, [r2, #0]
 80080be:	1850      	adds	r0, r2, r1
 80080c0:	42a0      	cmp	r0, r4
 80080c2:	d10b      	bne.n	80080dc <_free_r+0x6c>
 80080c4:	6820      	ldr	r0, [r4, #0]
 80080c6:	4401      	add	r1, r0
 80080c8:	1850      	adds	r0, r2, r1
 80080ca:	4283      	cmp	r3, r0
 80080cc:	6011      	str	r1, [r2, #0]
 80080ce:	d1e0      	bne.n	8008092 <_free_r+0x22>
 80080d0:	6818      	ldr	r0, [r3, #0]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	4408      	add	r0, r1
 80080d6:	6010      	str	r0, [r2, #0]
 80080d8:	6053      	str	r3, [r2, #4]
 80080da:	e7da      	b.n	8008092 <_free_r+0x22>
 80080dc:	d902      	bls.n	80080e4 <_free_r+0x74>
 80080de:	230c      	movs	r3, #12
 80080e0:	602b      	str	r3, [r5, #0]
 80080e2:	e7d6      	b.n	8008092 <_free_r+0x22>
 80080e4:	6820      	ldr	r0, [r4, #0]
 80080e6:	1821      	adds	r1, r4, r0
 80080e8:	428b      	cmp	r3, r1
 80080ea:	bf01      	itttt	eq
 80080ec:	6819      	ldreq	r1, [r3, #0]
 80080ee:	685b      	ldreq	r3, [r3, #4]
 80080f0:	1809      	addeq	r1, r1, r0
 80080f2:	6021      	streq	r1, [r4, #0]
 80080f4:	6063      	str	r3, [r4, #4]
 80080f6:	6054      	str	r4, [r2, #4]
 80080f8:	e7cb      	b.n	8008092 <_free_r+0x22>
 80080fa:	bd38      	pop	{r3, r4, r5, pc}
 80080fc:	200005fc 	.word	0x200005fc

08008100 <malloc>:
 8008100:	4b02      	ldr	r3, [pc, #8]	@ (800810c <malloc+0xc>)
 8008102:	4601      	mov	r1, r0
 8008104:	6818      	ldr	r0, [r3, #0]
 8008106:	f000 b825 	b.w	8008154 <_malloc_r>
 800810a:	bf00      	nop
 800810c:	20000020 	.word	0x20000020

08008110 <sbrk_aligned>:
 8008110:	b570      	push	{r4, r5, r6, lr}
 8008112:	4e0f      	ldr	r6, [pc, #60]	@ (8008150 <sbrk_aligned+0x40>)
 8008114:	460c      	mov	r4, r1
 8008116:	6831      	ldr	r1, [r6, #0]
 8008118:	4605      	mov	r5, r0
 800811a:	b911      	cbnz	r1, 8008122 <sbrk_aligned+0x12>
 800811c:	f001 f804 	bl	8009128 <_sbrk_r>
 8008120:	6030      	str	r0, [r6, #0]
 8008122:	4621      	mov	r1, r4
 8008124:	4628      	mov	r0, r5
 8008126:	f000 ffff 	bl	8009128 <_sbrk_r>
 800812a:	1c43      	adds	r3, r0, #1
 800812c:	d103      	bne.n	8008136 <sbrk_aligned+0x26>
 800812e:	f04f 34ff 	mov.w	r4, #4294967295
 8008132:	4620      	mov	r0, r4
 8008134:	bd70      	pop	{r4, r5, r6, pc}
 8008136:	1cc4      	adds	r4, r0, #3
 8008138:	f024 0403 	bic.w	r4, r4, #3
 800813c:	42a0      	cmp	r0, r4
 800813e:	d0f8      	beq.n	8008132 <sbrk_aligned+0x22>
 8008140:	1a21      	subs	r1, r4, r0
 8008142:	4628      	mov	r0, r5
 8008144:	f000 fff0 	bl	8009128 <_sbrk_r>
 8008148:	3001      	adds	r0, #1
 800814a:	d1f2      	bne.n	8008132 <sbrk_aligned+0x22>
 800814c:	e7ef      	b.n	800812e <sbrk_aligned+0x1e>
 800814e:	bf00      	nop
 8008150:	200005f8 	.word	0x200005f8

08008154 <_malloc_r>:
 8008154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008158:	1ccd      	adds	r5, r1, #3
 800815a:	f025 0503 	bic.w	r5, r5, #3
 800815e:	3508      	adds	r5, #8
 8008160:	2d0c      	cmp	r5, #12
 8008162:	bf38      	it	cc
 8008164:	250c      	movcc	r5, #12
 8008166:	2d00      	cmp	r5, #0
 8008168:	4606      	mov	r6, r0
 800816a:	db01      	blt.n	8008170 <_malloc_r+0x1c>
 800816c:	42a9      	cmp	r1, r5
 800816e:	d904      	bls.n	800817a <_malloc_r+0x26>
 8008170:	230c      	movs	r3, #12
 8008172:	6033      	str	r3, [r6, #0]
 8008174:	2000      	movs	r0, #0
 8008176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800817a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008250 <_malloc_r+0xfc>
 800817e:	f000 f869 	bl	8008254 <__malloc_lock>
 8008182:	f8d8 3000 	ldr.w	r3, [r8]
 8008186:	461c      	mov	r4, r3
 8008188:	bb44      	cbnz	r4, 80081dc <_malloc_r+0x88>
 800818a:	4629      	mov	r1, r5
 800818c:	4630      	mov	r0, r6
 800818e:	f7ff ffbf 	bl	8008110 <sbrk_aligned>
 8008192:	1c43      	adds	r3, r0, #1
 8008194:	4604      	mov	r4, r0
 8008196:	d158      	bne.n	800824a <_malloc_r+0xf6>
 8008198:	f8d8 4000 	ldr.w	r4, [r8]
 800819c:	4627      	mov	r7, r4
 800819e:	2f00      	cmp	r7, #0
 80081a0:	d143      	bne.n	800822a <_malloc_r+0xd6>
 80081a2:	2c00      	cmp	r4, #0
 80081a4:	d04b      	beq.n	800823e <_malloc_r+0xea>
 80081a6:	6823      	ldr	r3, [r4, #0]
 80081a8:	4639      	mov	r1, r7
 80081aa:	4630      	mov	r0, r6
 80081ac:	eb04 0903 	add.w	r9, r4, r3
 80081b0:	f000 ffba 	bl	8009128 <_sbrk_r>
 80081b4:	4581      	cmp	r9, r0
 80081b6:	d142      	bne.n	800823e <_malloc_r+0xea>
 80081b8:	6821      	ldr	r1, [r4, #0]
 80081ba:	4630      	mov	r0, r6
 80081bc:	1a6d      	subs	r5, r5, r1
 80081be:	4629      	mov	r1, r5
 80081c0:	f7ff ffa6 	bl	8008110 <sbrk_aligned>
 80081c4:	3001      	adds	r0, #1
 80081c6:	d03a      	beq.n	800823e <_malloc_r+0xea>
 80081c8:	6823      	ldr	r3, [r4, #0]
 80081ca:	442b      	add	r3, r5
 80081cc:	6023      	str	r3, [r4, #0]
 80081ce:	f8d8 3000 	ldr.w	r3, [r8]
 80081d2:	685a      	ldr	r2, [r3, #4]
 80081d4:	bb62      	cbnz	r2, 8008230 <_malloc_r+0xdc>
 80081d6:	f8c8 7000 	str.w	r7, [r8]
 80081da:	e00f      	b.n	80081fc <_malloc_r+0xa8>
 80081dc:	6822      	ldr	r2, [r4, #0]
 80081de:	1b52      	subs	r2, r2, r5
 80081e0:	d420      	bmi.n	8008224 <_malloc_r+0xd0>
 80081e2:	2a0b      	cmp	r2, #11
 80081e4:	d917      	bls.n	8008216 <_malloc_r+0xc2>
 80081e6:	1961      	adds	r1, r4, r5
 80081e8:	42a3      	cmp	r3, r4
 80081ea:	6025      	str	r5, [r4, #0]
 80081ec:	bf18      	it	ne
 80081ee:	6059      	strne	r1, [r3, #4]
 80081f0:	6863      	ldr	r3, [r4, #4]
 80081f2:	bf08      	it	eq
 80081f4:	f8c8 1000 	streq.w	r1, [r8]
 80081f8:	5162      	str	r2, [r4, r5]
 80081fa:	604b      	str	r3, [r1, #4]
 80081fc:	4630      	mov	r0, r6
 80081fe:	f000 f82f 	bl	8008260 <__malloc_unlock>
 8008202:	f104 000b 	add.w	r0, r4, #11
 8008206:	1d23      	adds	r3, r4, #4
 8008208:	f020 0007 	bic.w	r0, r0, #7
 800820c:	1ac2      	subs	r2, r0, r3
 800820e:	bf1c      	itt	ne
 8008210:	1a1b      	subne	r3, r3, r0
 8008212:	50a3      	strne	r3, [r4, r2]
 8008214:	e7af      	b.n	8008176 <_malloc_r+0x22>
 8008216:	6862      	ldr	r2, [r4, #4]
 8008218:	42a3      	cmp	r3, r4
 800821a:	bf0c      	ite	eq
 800821c:	f8c8 2000 	streq.w	r2, [r8]
 8008220:	605a      	strne	r2, [r3, #4]
 8008222:	e7eb      	b.n	80081fc <_malloc_r+0xa8>
 8008224:	4623      	mov	r3, r4
 8008226:	6864      	ldr	r4, [r4, #4]
 8008228:	e7ae      	b.n	8008188 <_malloc_r+0x34>
 800822a:	463c      	mov	r4, r7
 800822c:	687f      	ldr	r7, [r7, #4]
 800822e:	e7b6      	b.n	800819e <_malloc_r+0x4a>
 8008230:	461a      	mov	r2, r3
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	42a3      	cmp	r3, r4
 8008236:	d1fb      	bne.n	8008230 <_malloc_r+0xdc>
 8008238:	2300      	movs	r3, #0
 800823a:	6053      	str	r3, [r2, #4]
 800823c:	e7de      	b.n	80081fc <_malloc_r+0xa8>
 800823e:	230c      	movs	r3, #12
 8008240:	4630      	mov	r0, r6
 8008242:	6033      	str	r3, [r6, #0]
 8008244:	f000 f80c 	bl	8008260 <__malloc_unlock>
 8008248:	e794      	b.n	8008174 <_malloc_r+0x20>
 800824a:	6005      	str	r5, [r0, #0]
 800824c:	e7d6      	b.n	80081fc <_malloc_r+0xa8>
 800824e:	bf00      	nop
 8008250:	200005fc 	.word	0x200005fc

08008254 <__malloc_lock>:
 8008254:	4801      	ldr	r0, [pc, #4]	@ (800825c <__malloc_lock+0x8>)
 8008256:	f7ff b8a8 	b.w	80073aa <__retarget_lock_acquire_recursive>
 800825a:	bf00      	nop
 800825c:	200005f4 	.word	0x200005f4

08008260 <__malloc_unlock>:
 8008260:	4801      	ldr	r0, [pc, #4]	@ (8008268 <__malloc_unlock+0x8>)
 8008262:	f7ff b8a3 	b.w	80073ac <__retarget_lock_release_recursive>
 8008266:	bf00      	nop
 8008268:	200005f4 	.word	0x200005f4

0800826c <_Balloc>:
 800826c:	b570      	push	{r4, r5, r6, lr}
 800826e:	69c6      	ldr	r6, [r0, #28]
 8008270:	4604      	mov	r4, r0
 8008272:	460d      	mov	r5, r1
 8008274:	b976      	cbnz	r6, 8008294 <_Balloc+0x28>
 8008276:	2010      	movs	r0, #16
 8008278:	f7ff ff42 	bl	8008100 <malloc>
 800827c:	4602      	mov	r2, r0
 800827e:	61e0      	str	r0, [r4, #28]
 8008280:	b920      	cbnz	r0, 800828c <_Balloc+0x20>
 8008282:	216b      	movs	r1, #107	@ 0x6b
 8008284:	4b17      	ldr	r3, [pc, #92]	@ (80082e4 <_Balloc+0x78>)
 8008286:	4818      	ldr	r0, [pc, #96]	@ (80082e8 <_Balloc+0x7c>)
 8008288:	f000 ff6c 	bl	8009164 <__assert_func>
 800828c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008290:	6006      	str	r6, [r0, #0]
 8008292:	60c6      	str	r6, [r0, #12]
 8008294:	69e6      	ldr	r6, [r4, #28]
 8008296:	68f3      	ldr	r3, [r6, #12]
 8008298:	b183      	cbz	r3, 80082bc <_Balloc+0x50>
 800829a:	69e3      	ldr	r3, [r4, #28]
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80082a2:	b9b8      	cbnz	r0, 80082d4 <_Balloc+0x68>
 80082a4:	2101      	movs	r1, #1
 80082a6:	fa01 f605 	lsl.w	r6, r1, r5
 80082aa:	1d72      	adds	r2, r6, #5
 80082ac:	4620      	mov	r0, r4
 80082ae:	0092      	lsls	r2, r2, #2
 80082b0:	f000 ff76 	bl	80091a0 <_calloc_r>
 80082b4:	b160      	cbz	r0, 80082d0 <_Balloc+0x64>
 80082b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80082ba:	e00e      	b.n	80082da <_Balloc+0x6e>
 80082bc:	2221      	movs	r2, #33	@ 0x21
 80082be:	2104      	movs	r1, #4
 80082c0:	4620      	mov	r0, r4
 80082c2:	f000 ff6d 	bl	80091a0 <_calloc_r>
 80082c6:	69e3      	ldr	r3, [r4, #28]
 80082c8:	60f0      	str	r0, [r6, #12]
 80082ca:	68db      	ldr	r3, [r3, #12]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d1e4      	bne.n	800829a <_Balloc+0x2e>
 80082d0:	2000      	movs	r0, #0
 80082d2:	bd70      	pop	{r4, r5, r6, pc}
 80082d4:	6802      	ldr	r2, [r0, #0]
 80082d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80082da:	2300      	movs	r3, #0
 80082dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082e0:	e7f7      	b.n	80082d2 <_Balloc+0x66>
 80082e2:	bf00      	nop
 80082e4:	0800a399 	.word	0x0800a399
 80082e8:	0800a419 	.word	0x0800a419

080082ec <_Bfree>:
 80082ec:	b570      	push	{r4, r5, r6, lr}
 80082ee:	69c6      	ldr	r6, [r0, #28]
 80082f0:	4605      	mov	r5, r0
 80082f2:	460c      	mov	r4, r1
 80082f4:	b976      	cbnz	r6, 8008314 <_Bfree+0x28>
 80082f6:	2010      	movs	r0, #16
 80082f8:	f7ff ff02 	bl	8008100 <malloc>
 80082fc:	4602      	mov	r2, r0
 80082fe:	61e8      	str	r0, [r5, #28]
 8008300:	b920      	cbnz	r0, 800830c <_Bfree+0x20>
 8008302:	218f      	movs	r1, #143	@ 0x8f
 8008304:	4b08      	ldr	r3, [pc, #32]	@ (8008328 <_Bfree+0x3c>)
 8008306:	4809      	ldr	r0, [pc, #36]	@ (800832c <_Bfree+0x40>)
 8008308:	f000 ff2c 	bl	8009164 <__assert_func>
 800830c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008310:	6006      	str	r6, [r0, #0]
 8008312:	60c6      	str	r6, [r0, #12]
 8008314:	b13c      	cbz	r4, 8008326 <_Bfree+0x3a>
 8008316:	69eb      	ldr	r3, [r5, #28]
 8008318:	6862      	ldr	r2, [r4, #4]
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008320:	6021      	str	r1, [r4, #0]
 8008322:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008326:	bd70      	pop	{r4, r5, r6, pc}
 8008328:	0800a399 	.word	0x0800a399
 800832c:	0800a419 	.word	0x0800a419

08008330 <__multadd>:
 8008330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008334:	4607      	mov	r7, r0
 8008336:	460c      	mov	r4, r1
 8008338:	461e      	mov	r6, r3
 800833a:	2000      	movs	r0, #0
 800833c:	690d      	ldr	r5, [r1, #16]
 800833e:	f101 0c14 	add.w	ip, r1, #20
 8008342:	f8dc 3000 	ldr.w	r3, [ip]
 8008346:	3001      	adds	r0, #1
 8008348:	b299      	uxth	r1, r3
 800834a:	fb02 6101 	mla	r1, r2, r1, r6
 800834e:	0c1e      	lsrs	r6, r3, #16
 8008350:	0c0b      	lsrs	r3, r1, #16
 8008352:	fb02 3306 	mla	r3, r2, r6, r3
 8008356:	b289      	uxth	r1, r1
 8008358:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800835c:	4285      	cmp	r5, r0
 800835e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008362:	f84c 1b04 	str.w	r1, [ip], #4
 8008366:	dcec      	bgt.n	8008342 <__multadd+0x12>
 8008368:	b30e      	cbz	r6, 80083ae <__multadd+0x7e>
 800836a:	68a3      	ldr	r3, [r4, #8]
 800836c:	42ab      	cmp	r3, r5
 800836e:	dc19      	bgt.n	80083a4 <__multadd+0x74>
 8008370:	6861      	ldr	r1, [r4, #4]
 8008372:	4638      	mov	r0, r7
 8008374:	3101      	adds	r1, #1
 8008376:	f7ff ff79 	bl	800826c <_Balloc>
 800837a:	4680      	mov	r8, r0
 800837c:	b928      	cbnz	r0, 800838a <__multadd+0x5a>
 800837e:	4602      	mov	r2, r0
 8008380:	21ba      	movs	r1, #186	@ 0xba
 8008382:	4b0c      	ldr	r3, [pc, #48]	@ (80083b4 <__multadd+0x84>)
 8008384:	480c      	ldr	r0, [pc, #48]	@ (80083b8 <__multadd+0x88>)
 8008386:	f000 feed 	bl	8009164 <__assert_func>
 800838a:	6922      	ldr	r2, [r4, #16]
 800838c:	f104 010c 	add.w	r1, r4, #12
 8008390:	3202      	adds	r2, #2
 8008392:	0092      	lsls	r2, r2, #2
 8008394:	300c      	adds	r0, #12
 8008396:	f000 fed7 	bl	8009148 <memcpy>
 800839a:	4621      	mov	r1, r4
 800839c:	4638      	mov	r0, r7
 800839e:	f7ff ffa5 	bl	80082ec <_Bfree>
 80083a2:	4644      	mov	r4, r8
 80083a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80083a8:	3501      	adds	r5, #1
 80083aa:	615e      	str	r6, [r3, #20]
 80083ac:	6125      	str	r5, [r4, #16]
 80083ae:	4620      	mov	r0, r4
 80083b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083b4:	0800a408 	.word	0x0800a408
 80083b8:	0800a419 	.word	0x0800a419

080083bc <__hi0bits>:
 80083bc:	4603      	mov	r3, r0
 80083be:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80083c2:	bf3a      	itte	cc
 80083c4:	0403      	lslcc	r3, r0, #16
 80083c6:	2010      	movcc	r0, #16
 80083c8:	2000      	movcs	r0, #0
 80083ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80083ce:	bf3c      	itt	cc
 80083d0:	021b      	lslcc	r3, r3, #8
 80083d2:	3008      	addcc	r0, #8
 80083d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083d8:	bf3c      	itt	cc
 80083da:	011b      	lslcc	r3, r3, #4
 80083dc:	3004      	addcc	r0, #4
 80083de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083e2:	bf3c      	itt	cc
 80083e4:	009b      	lslcc	r3, r3, #2
 80083e6:	3002      	addcc	r0, #2
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	db05      	blt.n	80083f8 <__hi0bits+0x3c>
 80083ec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80083f0:	f100 0001 	add.w	r0, r0, #1
 80083f4:	bf08      	it	eq
 80083f6:	2020      	moveq	r0, #32
 80083f8:	4770      	bx	lr

080083fa <__lo0bits>:
 80083fa:	6803      	ldr	r3, [r0, #0]
 80083fc:	4602      	mov	r2, r0
 80083fe:	f013 0007 	ands.w	r0, r3, #7
 8008402:	d00b      	beq.n	800841c <__lo0bits+0x22>
 8008404:	07d9      	lsls	r1, r3, #31
 8008406:	d421      	bmi.n	800844c <__lo0bits+0x52>
 8008408:	0798      	lsls	r0, r3, #30
 800840a:	bf49      	itett	mi
 800840c:	085b      	lsrmi	r3, r3, #1
 800840e:	089b      	lsrpl	r3, r3, #2
 8008410:	2001      	movmi	r0, #1
 8008412:	6013      	strmi	r3, [r2, #0]
 8008414:	bf5c      	itt	pl
 8008416:	2002      	movpl	r0, #2
 8008418:	6013      	strpl	r3, [r2, #0]
 800841a:	4770      	bx	lr
 800841c:	b299      	uxth	r1, r3
 800841e:	b909      	cbnz	r1, 8008424 <__lo0bits+0x2a>
 8008420:	2010      	movs	r0, #16
 8008422:	0c1b      	lsrs	r3, r3, #16
 8008424:	b2d9      	uxtb	r1, r3
 8008426:	b909      	cbnz	r1, 800842c <__lo0bits+0x32>
 8008428:	3008      	adds	r0, #8
 800842a:	0a1b      	lsrs	r3, r3, #8
 800842c:	0719      	lsls	r1, r3, #28
 800842e:	bf04      	itt	eq
 8008430:	091b      	lsreq	r3, r3, #4
 8008432:	3004      	addeq	r0, #4
 8008434:	0799      	lsls	r1, r3, #30
 8008436:	bf04      	itt	eq
 8008438:	089b      	lsreq	r3, r3, #2
 800843a:	3002      	addeq	r0, #2
 800843c:	07d9      	lsls	r1, r3, #31
 800843e:	d403      	bmi.n	8008448 <__lo0bits+0x4e>
 8008440:	085b      	lsrs	r3, r3, #1
 8008442:	f100 0001 	add.w	r0, r0, #1
 8008446:	d003      	beq.n	8008450 <__lo0bits+0x56>
 8008448:	6013      	str	r3, [r2, #0]
 800844a:	4770      	bx	lr
 800844c:	2000      	movs	r0, #0
 800844e:	4770      	bx	lr
 8008450:	2020      	movs	r0, #32
 8008452:	4770      	bx	lr

08008454 <__i2b>:
 8008454:	b510      	push	{r4, lr}
 8008456:	460c      	mov	r4, r1
 8008458:	2101      	movs	r1, #1
 800845a:	f7ff ff07 	bl	800826c <_Balloc>
 800845e:	4602      	mov	r2, r0
 8008460:	b928      	cbnz	r0, 800846e <__i2b+0x1a>
 8008462:	f240 1145 	movw	r1, #325	@ 0x145
 8008466:	4b04      	ldr	r3, [pc, #16]	@ (8008478 <__i2b+0x24>)
 8008468:	4804      	ldr	r0, [pc, #16]	@ (800847c <__i2b+0x28>)
 800846a:	f000 fe7b 	bl	8009164 <__assert_func>
 800846e:	2301      	movs	r3, #1
 8008470:	6144      	str	r4, [r0, #20]
 8008472:	6103      	str	r3, [r0, #16]
 8008474:	bd10      	pop	{r4, pc}
 8008476:	bf00      	nop
 8008478:	0800a408 	.word	0x0800a408
 800847c:	0800a419 	.word	0x0800a419

08008480 <__multiply>:
 8008480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008484:	4614      	mov	r4, r2
 8008486:	690a      	ldr	r2, [r1, #16]
 8008488:	6923      	ldr	r3, [r4, #16]
 800848a:	460f      	mov	r7, r1
 800848c:	429a      	cmp	r2, r3
 800848e:	bfa2      	ittt	ge
 8008490:	4623      	movge	r3, r4
 8008492:	460c      	movge	r4, r1
 8008494:	461f      	movge	r7, r3
 8008496:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800849a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800849e:	68a3      	ldr	r3, [r4, #8]
 80084a0:	6861      	ldr	r1, [r4, #4]
 80084a2:	eb0a 0609 	add.w	r6, sl, r9
 80084a6:	42b3      	cmp	r3, r6
 80084a8:	b085      	sub	sp, #20
 80084aa:	bfb8      	it	lt
 80084ac:	3101      	addlt	r1, #1
 80084ae:	f7ff fedd 	bl	800826c <_Balloc>
 80084b2:	b930      	cbnz	r0, 80084c2 <__multiply+0x42>
 80084b4:	4602      	mov	r2, r0
 80084b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80084ba:	4b43      	ldr	r3, [pc, #268]	@ (80085c8 <__multiply+0x148>)
 80084bc:	4843      	ldr	r0, [pc, #268]	@ (80085cc <__multiply+0x14c>)
 80084be:	f000 fe51 	bl	8009164 <__assert_func>
 80084c2:	f100 0514 	add.w	r5, r0, #20
 80084c6:	462b      	mov	r3, r5
 80084c8:	2200      	movs	r2, #0
 80084ca:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80084ce:	4543      	cmp	r3, r8
 80084d0:	d321      	bcc.n	8008516 <__multiply+0x96>
 80084d2:	f107 0114 	add.w	r1, r7, #20
 80084d6:	f104 0214 	add.w	r2, r4, #20
 80084da:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80084de:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80084e2:	9302      	str	r3, [sp, #8]
 80084e4:	1b13      	subs	r3, r2, r4
 80084e6:	3b15      	subs	r3, #21
 80084e8:	f023 0303 	bic.w	r3, r3, #3
 80084ec:	3304      	adds	r3, #4
 80084ee:	f104 0715 	add.w	r7, r4, #21
 80084f2:	42ba      	cmp	r2, r7
 80084f4:	bf38      	it	cc
 80084f6:	2304      	movcc	r3, #4
 80084f8:	9301      	str	r3, [sp, #4]
 80084fa:	9b02      	ldr	r3, [sp, #8]
 80084fc:	9103      	str	r1, [sp, #12]
 80084fe:	428b      	cmp	r3, r1
 8008500:	d80c      	bhi.n	800851c <__multiply+0x9c>
 8008502:	2e00      	cmp	r6, #0
 8008504:	dd03      	ble.n	800850e <__multiply+0x8e>
 8008506:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800850a:	2b00      	cmp	r3, #0
 800850c:	d05a      	beq.n	80085c4 <__multiply+0x144>
 800850e:	6106      	str	r6, [r0, #16]
 8008510:	b005      	add	sp, #20
 8008512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008516:	f843 2b04 	str.w	r2, [r3], #4
 800851a:	e7d8      	b.n	80084ce <__multiply+0x4e>
 800851c:	f8b1 a000 	ldrh.w	sl, [r1]
 8008520:	f1ba 0f00 	cmp.w	sl, #0
 8008524:	d023      	beq.n	800856e <__multiply+0xee>
 8008526:	46a9      	mov	r9, r5
 8008528:	f04f 0c00 	mov.w	ip, #0
 800852c:	f104 0e14 	add.w	lr, r4, #20
 8008530:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008534:	f8d9 3000 	ldr.w	r3, [r9]
 8008538:	fa1f fb87 	uxth.w	fp, r7
 800853c:	b29b      	uxth	r3, r3
 800853e:	fb0a 330b 	mla	r3, sl, fp, r3
 8008542:	4463      	add	r3, ip
 8008544:	f8d9 c000 	ldr.w	ip, [r9]
 8008548:	0c3f      	lsrs	r7, r7, #16
 800854a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800854e:	fb0a c707 	mla	r7, sl, r7, ip
 8008552:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008556:	b29b      	uxth	r3, r3
 8008558:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800855c:	4572      	cmp	r2, lr
 800855e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008562:	f849 3b04 	str.w	r3, [r9], #4
 8008566:	d8e3      	bhi.n	8008530 <__multiply+0xb0>
 8008568:	9b01      	ldr	r3, [sp, #4]
 800856a:	f845 c003 	str.w	ip, [r5, r3]
 800856e:	9b03      	ldr	r3, [sp, #12]
 8008570:	3104      	adds	r1, #4
 8008572:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008576:	f1b9 0f00 	cmp.w	r9, #0
 800857a:	d021      	beq.n	80085c0 <__multiply+0x140>
 800857c:	46ae      	mov	lr, r5
 800857e:	f04f 0a00 	mov.w	sl, #0
 8008582:	682b      	ldr	r3, [r5, #0]
 8008584:	f104 0c14 	add.w	ip, r4, #20
 8008588:	f8bc b000 	ldrh.w	fp, [ip]
 800858c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008590:	b29b      	uxth	r3, r3
 8008592:	fb09 770b 	mla	r7, r9, fp, r7
 8008596:	4457      	add	r7, sl
 8008598:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800859c:	f84e 3b04 	str.w	r3, [lr], #4
 80085a0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80085a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80085a8:	f8be 3000 	ldrh.w	r3, [lr]
 80085ac:	4562      	cmp	r2, ip
 80085ae:	fb09 330a 	mla	r3, r9, sl, r3
 80085b2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80085b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80085ba:	d8e5      	bhi.n	8008588 <__multiply+0x108>
 80085bc:	9f01      	ldr	r7, [sp, #4]
 80085be:	51eb      	str	r3, [r5, r7]
 80085c0:	3504      	adds	r5, #4
 80085c2:	e79a      	b.n	80084fa <__multiply+0x7a>
 80085c4:	3e01      	subs	r6, #1
 80085c6:	e79c      	b.n	8008502 <__multiply+0x82>
 80085c8:	0800a408 	.word	0x0800a408
 80085cc:	0800a419 	.word	0x0800a419

080085d0 <__pow5mult>:
 80085d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085d4:	4615      	mov	r5, r2
 80085d6:	f012 0203 	ands.w	r2, r2, #3
 80085da:	4607      	mov	r7, r0
 80085dc:	460e      	mov	r6, r1
 80085de:	d007      	beq.n	80085f0 <__pow5mult+0x20>
 80085e0:	4c25      	ldr	r4, [pc, #148]	@ (8008678 <__pow5mult+0xa8>)
 80085e2:	3a01      	subs	r2, #1
 80085e4:	2300      	movs	r3, #0
 80085e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085ea:	f7ff fea1 	bl	8008330 <__multadd>
 80085ee:	4606      	mov	r6, r0
 80085f0:	10ad      	asrs	r5, r5, #2
 80085f2:	d03d      	beq.n	8008670 <__pow5mult+0xa0>
 80085f4:	69fc      	ldr	r4, [r7, #28]
 80085f6:	b97c      	cbnz	r4, 8008618 <__pow5mult+0x48>
 80085f8:	2010      	movs	r0, #16
 80085fa:	f7ff fd81 	bl	8008100 <malloc>
 80085fe:	4602      	mov	r2, r0
 8008600:	61f8      	str	r0, [r7, #28]
 8008602:	b928      	cbnz	r0, 8008610 <__pow5mult+0x40>
 8008604:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008608:	4b1c      	ldr	r3, [pc, #112]	@ (800867c <__pow5mult+0xac>)
 800860a:	481d      	ldr	r0, [pc, #116]	@ (8008680 <__pow5mult+0xb0>)
 800860c:	f000 fdaa 	bl	8009164 <__assert_func>
 8008610:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008614:	6004      	str	r4, [r0, #0]
 8008616:	60c4      	str	r4, [r0, #12]
 8008618:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800861c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008620:	b94c      	cbnz	r4, 8008636 <__pow5mult+0x66>
 8008622:	f240 2171 	movw	r1, #625	@ 0x271
 8008626:	4638      	mov	r0, r7
 8008628:	f7ff ff14 	bl	8008454 <__i2b>
 800862c:	2300      	movs	r3, #0
 800862e:	4604      	mov	r4, r0
 8008630:	f8c8 0008 	str.w	r0, [r8, #8]
 8008634:	6003      	str	r3, [r0, #0]
 8008636:	f04f 0900 	mov.w	r9, #0
 800863a:	07eb      	lsls	r3, r5, #31
 800863c:	d50a      	bpl.n	8008654 <__pow5mult+0x84>
 800863e:	4631      	mov	r1, r6
 8008640:	4622      	mov	r2, r4
 8008642:	4638      	mov	r0, r7
 8008644:	f7ff ff1c 	bl	8008480 <__multiply>
 8008648:	4680      	mov	r8, r0
 800864a:	4631      	mov	r1, r6
 800864c:	4638      	mov	r0, r7
 800864e:	f7ff fe4d 	bl	80082ec <_Bfree>
 8008652:	4646      	mov	r6, r8
 8008654:	106d      	asrs	r5, r5, #1
 8008656:	d00b      	beq.n	8008670 <__pow5mult+0xa0>
 8008658:	6820      	ldr	r0, [r4, #0]
 800865a:	b938      	cbnz	r0, 800866c <__pow5mult+0x9c>
 800865c:	4622      	mov	r2, r4
 800865e:	4621      	mov	r1, r4
 8008660:	4638      	mov	r0, r7
 8008662:	f7ff ff0d 	bl	8008480 <__multiply>
 8008666:	6020      	str	r0, [r4, #0]
 8008668:	f8c0 9000 	str.w	r9, [r0]
 800866c:	4604      	mov	r4, r0
 800866e:	e7e4      	b.n	800863a <__pow5mult+0x6a>
 8008670:	4630      	mov	r0, r6
 8008672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008676:	bf00      	nop
 8008678:	0800a474 	.word	0x0800a474
 800867c:	0800a399 	.word	0x0800a399
 8008680:	0800a419 	.word	0x0800a419

08008684 <__lshift>:
 8008684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008688:	460c      	mov	r4, r1
 800868a:	4607      	mov	r7, r0
 800868c:	4691      	mov	r9, r2
 800868e:	6923      	ldr	r3, [r4, #16]
 8008690:	6849      	ldr	r1, [r1, #4]
 8008692:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008696:	68a3      	ldr	r3, [r4, #8]
 8008698:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800869c:	f108 0601 	add.w	r6, r8, #1
 80086a0:	42b3      	cmp	r3, r6
 80086a2:	db0b      	blt.n	80086bc <__lshift+0x38>
 80086a4:	4638      	mov	r0, r7
 80086a6:	f7ff fde1 	bl	800826c <_Balloc>
 80086aa:	4605      	mov	r5, r0
 80086ac:	b948      	cbnz	r0, 80086c2 <__lshift+0x3e>
 80086ae:	4602      	mov	r2, r0
 80086b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80086b4:	4b27      	ldr	r3, [pc, #156]	@ (8008754 <__lshift+0xd0>)
 80086b6:	4828      	ldr	r0, [pc, #160]	@ (8008758 <__lshift+0xd4>)
 80086b8:	f000 fd54 	bl	8009164 <__assert_func>
 80086bc:	3101      	adds	r1, #1
 80086be:	005b      	lsls	r3, r3, #1
 80086c0:	e7ee      	b.n	80086a0 <__lshift+0x1c>
 80086c2:	2300      	movs	r3, #0
 80086c4:	f100 0114 	add.w	r1, r0, #20
 80086c8:	f100 0210 	add.w	r2, r0, #16
 80086cc:	4618      	mov	r0, r3
 80086ce:	4553      	cmp	r3, sl
 80086d0:	db33      	blt.n	800873a <__lshift+0xb6>
 80086d2:	6920      	ldr	r0, [r4, #16]
 80086d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086d8:	f104 0314 	add.w	r3, r4, #20
 80086dc:	f019 091f 	ands.w	r9, r9, #31
 80086e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80086e8:	d02b      	beq.n	8008742 <__lshift+0xbe>
 80086ea:	468a      	mov	sl, r1
 80086ec:	2200      	movs	r2, #0
 80086ee:	f1c9 0e20 	rsb	lr, r9, #32
 80086f2:	6818      	ldr	r0, [r3, #0]
 80086f4:	fa00 f009 	lsl.w	r0, r0, r9
 80086f8:	4310      	orrs	r0, r2
 80086fa:	f84a 0b04 	str.w	r0, [sl], #4
 80086fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008702:	459c      	cmp	ip, r3
 8008704:	fa22 f20e 	lsr.w	r2, r2, lr
 8008708:	d8f3      	bhi.n	80086f2 <__lshift+0x6e>
 800870a:	ebac 0304 	sub.w	r3, ip, r4
 800870e:	3b15      	subs	r3, #21
 8008710:	f023 0303 	bic.w	r3, r3, #3
 8008714:	3304      	adds	r3, #4
 8008716:	f104 0015 	add.w	r0, r4, #21
 800871a:	4584      	cmp	ip, r0
 800871c:	bf38      	it	cc
 800871e:	2304      	movcc	r3, #4
 8008720:	50ca      	str	r2, [r1, r3]
 8008722:	b10a      	cbz	r2, 8008728 <__lshift+0xa4>
 8008724:	f108 0602 	add.w	r6, r8, #2
 8008728:	3e01      	subs	r6, #1
 800872a:	4638      	mov	r0, r7
 800872c:	4621      	mov	r1, r4
 800872e:	612e      	str	r6, [r5, #16]
 8008730:	f7ff fddc 	bl	80082ec <_Bfree>
 8008734:	4628      	mov	r0, r5
 8008736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800873a:	f842 0f04 	str.w	r0, [r2, #4]!
 800873e:	3301      	adds	r3, #1
 8008740:	e7c5      	b.n	80086ce <__lshift+0x4a>
 8008742:	3904      	subs	r1, #4
 8008744:	f853 2b04 	ldr.w	r2, [r3], #4
 8008748:	459c      	cmp	ip, r3
 800874a:	f841 2f04 	str.w	r2, [r1, #4]!
 800874e:	d8f9      	bhi.n	8008744 <__lshift+0xc0>
 8008750:	e7ea      	b.n	8008728 <__lshift+0xa4>
 8008752:	bf00      	nop
 8008754:	0800a408 	.word	0x0800a408
 8008758:	0800a419 	.word	0x0800a419

0800875c <__mcmp>:
 800875c:	4603      	mov	r3, r0
 800875e:	690a      	ldr	r2, [r1, #16]
 8008760:	6900      	ldr	r0, [r0, #16]
 8008762:	b530      	push	{r4, r5, lr}
 8008764:	1a80      	subs	r0, r0, r2
 8008766:	d10e      	bne.n	8008786 <__mcmp+0x2a>
 8008768:	3314      	adds	r3, #20
 800876a:	3114      	adds	r1, #20
 800876c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008770:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008774:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008778:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800877c:	4295      	cmp	r5, r2
 800877e:	d003      	beq.n	8008788 <__mcmp+0x2c>
 8008780:	d205      	bcs.n	800878e <__mcmp+0x32>
 8008782:	f04f 30ff 	mov.w	r0, #4294967295
 8008786:	bd30      	pop	{r4, r5, pc}
 8008788:	42a3      	cmp	r3, r4
 800878a:	d3f3      	bcc.n	8008774 <__mcmp+0x18>
 800878c:	e7fb      	b.n	8008786 <__mcmp+0x2a>
 800878e:	2001      	movs	r0, #1
 8008790:	e7f9      	b.n	8008786 <__mcmp+0x2a>
	...

08008794 <__mdiff>:
 8008794:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008798:	4689      	mov	r9, r1
 800879a:	4606      	mov	r6, r0
 800879c:	4611      	mov	r1, r2
 800879e:	4648      	mov	r0, r9
 80087a0:	4614      	mov	r4, r2
 80087a2:	f7ff ffdb 	bl	800875c <__mcmp>
 80087a6:	1e05      	subs	r5, r0, #0
 80087a8:	d112      	bne.n	80087d0 <__mdiff+0x3c>
 80087aa:	4629      	mov	r1, r5
 80087ac:	4630      	mov	r0, r6
 80087ae:	f7ff fd5d 	bl	800826c <_Balloc>
 80087b2:	4602      	mov	r2, r0
 80087b4:	b928      	cbnz	r0, 80087c2 <__mdiff+0x2e>
 80087b6:	f240 2137 	movw	r1, #567	@ 0x237
 80087ba:	4b3e      	ldr	r3, [pc, #248]	@ (80088b4 <__mdiff+0x120>)
 80087bc:	483e      	ldr	r0, [pc, #248]	@ (80088b8 <__mdiff+0x124>)
 80087be:	f000 fcd1 	bl	8009164 <__assert_func>
 80087c2:	2301      	movs	r3, #1
 80087c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80087c8:	4610      	mov	r0, r2
 80087ca:	b003      	add	sp, #12
 80087cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087d0:	bfbc      	itt	lt
 80087d2:	464b      	movlt	r3, r9
 80087d4:	46a1      	movlt	r9, r4
 80087d6:	4630      	mov	r0, r6
 80087d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80087dc:	bfba      	itte	lt
 80087de:	461c      	movlt	r4, r3
 80087e0:	2501      	movlt	r5, #1
 80087e2:	2500      	movge	r5, #0
 80087e4:	f7ff fd42 	bl	800826c <_Balloc>
 80087e8:	4602      	mov	r2, r0
 80087ea:	b918      	cbnz	r0, 80087f4 <__mdiff+0x60>
 80087ec:	f240 2145 	movw	r1, #581	@ 0x245
 80087f0:	4b30      	ldr	r3, [pc, #192]	@ (80088b4 <__mdiff+0x120>)
 80087f2:	e7e3      	b.n	80087bc <__mdiff+0x28>
 80087f4:	f100 0b14 	add.w	fp, r0, #20
 80087f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80087fc:	f109 0310 	add.w	r3, r9, #16
 8008800:	60c5      	str	r5, [r0, #12]
 8008802:	f04f 0c00 	mov.w	ip, #0
 8008806:	f109 0514 	add.w	r5, r9, #20
 800880a:	46d9      	mov	r9, fp
 800880c:	6926      	ldr	r6, [r4, #16]
 800880e:	f104 0e14 	add.w	lr, r4, #20
 8008812:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008816:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800881a:	9301      	str	r3, [sp, #4]
 800881c:	9b01      	ldr	r3, [sp, #4]
 800881e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008822:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008826:	b281      	uxth	r1, r0
 8008828:	9301      	str	r3, [sp, #4]
 800882a:	fa1f f38a 	uxth.w	r3, sl
 800882e:	1a5b      	subs	r3, r3, r1
 8008830:	0c00      	lsrs	r0, r0, #16
 8008832:	4463      	add	r3, ip
 8008834:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008838:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800883c:	b29b      	uxth	r3, r3
 800883e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008842:	4576      	cmp	r6, lr
 8008844:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008848:	f849 3b04 	str.w	r3, [r9], #4
 800884c:	d8e6      	bhi.n	800881c <__mdiff+0x88>
 800884e:	1b33      	subs	r3, r6, r4
 8008850:	3b15      	subs	r3, #21
 8008852:	f023 0303 	bic.w	r3, r3, #3
 8008856:	3415      	adds	r4, #21
 8008858:	3304      	adds	r3, #4
 800885a:	42a6      	cmp	r6, r4
 800885c:	bf38      	it	cc
 800885e:	2304      	movcc	r3, #4
 8008860:	441d      	add	r5, r3
 8008862:	445b      	add	r3, fp
 8008864:	461e      	mov	r6, r3
 8008866:	462c      	mov	r4, r5
 8008868:	4544      	cmp	r4, r8
 800886a:	d30e      	bcc.n	800888a <__mdiff+0xf6>
 800886c:	f108 0103 	add.w	r1, r8, #3
 8008870:	1b49      	subs	r1, r1, r5
 8008872:	f021 0103 	bic.w	r1, r1, #3
 8008876:	3d03      	subs	r5, #3
 8008878:	45a8      	cmp	r8, r5
 800887a:	bf38      	it	cc
 800887c:	2100      	movcc	r1, #0
 800887e:	440b      	add	r3, r1
 8008880:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008884:	b199      	cbz	r1, 80088ae <__mdiff+0x11a>
 8008886:	6117      	str	r7, [r2, #16]
 8008888:	e79e      	b.n	80087c8 <__mdiff+0x34>
 800888a:	46e6      	mov	lr, ip
 800888c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008890:	fa1f fc81 	uxth.w	ip, r1
 8008894:	44f4      	add	ip, lr
 8008896:	0c08      	lsrs	r0, r1, #16
 8008898:	4471      	add	r1, lr
 800889a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800889e:	b289      	uxth	r1, r1
 80088a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80088a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80088a8:	f846 1b04 	str.w	r1, [r6], #4
 80088ac:	e7dc      	b.n	8008868 <__mdiff+0xd4>
 80088ae:	3f01      	subs	r7, #1
 80088b0:	e7e6      	b.n	8008880 <__mdiff+0xec>
 80088b2:	bf00      	nop
 80088b4:	0800a408 	.word	0x0800a408
 80088b8:	0800a419 	.word	0x0800a419

080088bc <__d2b>:
 80088bc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80088c0:	2101      	movs	r1, #1
 80088c2:	4690      	mov	r8, r2
 80088c4:	4699      	mov	r9, r3
 80088c6:	9e08      	ldr	r6, [sp, #32]
 80088c8:	f7ff fcd0 	bl	800826c <_Balloc>
 80088cc:	4604      	mov	r4, r0
 80088ce:	b930      	cbnz	r0, 80088de <__d2b+0x22>
 80088d0:	4602      	mov	r2, r0
 80088d2:	f240 310f 	movw	r1, #783	@ 0x30f
 80088d6:	4b23      	ldr	r3, [pc, #140]	@ (8008964 <__d2b+0xa8>)
 80088d8:	4823      	ldr	r0, [pc, #140]	@ (8008968 <__d2b+0xac>)
 80088da:	f000 fc43 	bl	8009164 <__assert_func>
 80088de:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80088e2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088e6:	b10d      	cbz	r5, 80088ec <__d2b+0x30>
 80088e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088ec:	9301      	str	r3, [sp, #4]
 80088ee:	f1b8 0300 	subs.w	r3, r8, #0
 80088f2:	d024      	beq.n	800893e <__d2b+0x82>
 80088f4:	4668      	mov	r0, sp
 80088f6:	9300      	str	r3, [sp, #0]
 80088f8:	f7ff fd7f 	bl	80083fa <__lo0bits>
 80088fc:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008900:	b1d8      	cbz	r0, 800893a <__d2b+0x7e>
 8008902:	f1c0 0320 	rsb	r3, r0, #32
 8008906:	fa02 f303 	lsl.w	r3, r2, r3
 800890a:	430b      	orrs	r3, r1
 800890c:	40c2      	lsrs	r2, r0
 800890e:	6163      	str	r3, [r4, #20]
 8008910:	9201      	str	r2, [sp, #4]
 8008912:	9b01      	ldr	r3, [sp, #4]
 8008914:	2b00      	cmp	r3, #0
 8008916:	bf0c      	ite	eq
 8008918:	2201      	moveq	r2, #1
 800891a:	2202      	movne	r2, #2
 800891c:	61a3      	str	r3, [r4, #24]
 800891e:	6122      	str	r2, [r4, #16]
 8008920:	b1ad      	cbz	r5, 800894e <__d2b+0x92>
 8008922:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008926:	4405      	add	r5, r0
 8008928:	6035      	str	r5, [r6, #0]
 800892a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800892e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008930:	6018      	str	r0, [r3, #0]
 8008932:	4620      	mov	r0, r4
 8008934:	b002      	add	sp, #8
 8008936:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800893a:	6161      	str	r1, [r4, #20]
 800893c:	e7e9      	b.n	8008912 <__d2b+0x56>
 800893e:	a801      	add	r0, sp, #4
 8008940:	f7ff fd5b 	bl	80083fa <__lo0bits>
 8008944:	9b01      	ldr	r3, [sp, #4]
 8008946:	2201      	movs	r2, #1
 8008948:	6163      	str	r3, [r4, #20]
 800894a:	3020      	adds	r0, #32
 800894c:	e7e7      	b.n	800891e <__d2b+0x62>
 800894e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008952:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008956:	6030      	str	r0, [r6, #0]
 8008958:	6918      	ldr	r0, [r3, #16]
 800895a:	f7ff fd2f 	bl	80083bc <__hi0bits>
 800895e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008962:	e7e4      	b.n	800892e <__d2b+0x72>
 8008964:	0800a408 	.word	0x0800a408
 8008968:	0800a419 	.word	0x0800a419

0800896c <__ssputs_r>:
 800896c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008970:	461f      	mov	r7, r3
 8008972:	688e      	ldr	r6, [r1, #8]
 8008974:	4682      	mov	sl, r0
 8008976:	42be      	cmp	r6, r7
 8008978:	460c      	mov	r4, r1
 800897a:	4690      	mov	r8, r2
 800897c:	680b      	ldr	r3, [r1, #0]
 800897e:	d82d      	bhi.n	80089dc <__ssputs_r+0x70>
 8008980:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008984:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008988:	d026      	beq.n	80089d8 <__ssputs_r+0x6c>
 800898a:	6965      	ldr	r5, [r4, #20]
 800898c:	6909      	ldr	r1, [r1, #16]
 800898e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008992:	eba3 0901 	sub.w	r9, r3, r1
 8008996:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800899a:	1c7b      	adds	r3, r7, #1
 800899c:	444b      	add	r3, r9
 800899e:	106d      	asrs	r5, r5, #1
 80089a0:	429d      	cmp	r5, r3
 80089a2:	bf38      	it	cc
 80089a4:	461d      	movcc	r5, r3
 80089a6:	0553      	lsls	r3, r2, #21
 80089a8:	d527      	bpl.n	80089fa <__ssputs_r+0x8e>
 80089aa:	4629      	mov	r1, r5
 80089ac:	f7ff fbd2 	bl	8008154 <_malloc_r>
 80089b0:	4606      	mov	r6, r0
 80089b2:	b360      	cbz	r0, 8008a0e <__ssputs_r+0xa2>
 80089b4:	464a      	mov	r2, r9
 80089b6:	6921      	ldr	r1, [r4, #16]
 80089b8:	f000 fbc6 	bl	8009148 <memcpy>
 80089bc:	89a3      	ldrh	r3, [r4, #12]
 80089be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80089c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089c6:	81a3      	strh	r3, [r4, #12]
 80089c8:	6126      	str	r6, [r4, #16]
 80089ca:	444e      	add	r6, r9
 80089cc:	6026      	str	r6, [r4, #0]
 80089ce:	463e      	mov	r6, r7
 80089d0:	6165      	str	r5, [r4, #20]
 80089d2:	eba5 0509 	sub.w	r5, r5, r9
 80089d6:	60a5      	str	r5, [r4, #8]
 80089d8:	42be      	cmp	r6, r7
 80089da:	d900      	bls.n	80089de <__ssputs_r+0x72>
 80089dc:	463e      	mov	r6, r7
 80089de:	4632      	mov	r2, r6
 80089e0:	4641      	mov	r1, r8
 80089e2:	6820      	ldr	r0, [r4, #0]
 80089e4:	f000 fb63 	bl	80090ae <memmove>
 80089e8:	2000      	movs	r0, #0
 80089ea:	68a3      	ldr	r3, [r4, #8]
 80089ec:	1b9b      	subs	r3, r3, r6
 80089ee:	60a3      	str	r3, [r4, #8]
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	4433      	add	r3, r6
 80089f4:	6023      	str	r3, [r4, #0]
 80089f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089fa:	462a      	mov	r2, r5
 80089fc:	f000 fbf6 	bl	80091ec <_realloc_r>
 8008a00:	4606      	mov	r6, r0
 8008a02:	2800      	cmp	r0, #0
 8008a04:	d1e0      	bne.n	80089c8 <__ssputs_r+0x5c>
 8008a06:	4650      	mov	r0, sl
 8008a08:	6921      	ldr	r1, [r4, #16]
 8008a0a:	f7ff fb31 	bl	8008070 <_free_r>
 8008a0e:	230c      	movs	r3, #12
 8008a10:	f8ca 3000 	str.w	r3, [sl]
 8008a14:	89a3      	ldrh	r3, [r4, #12]
 8008a16:	f04f 30ff 	mov.w	r0, #4294967295
 8008a1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a1e:	81a3      	strh	r3, [r4, #12]
 8008a20:	e7e9      	b.n	80089f6 <__ssputs_r+0x8a>
	...

08008a24 <_svfiprintf_r>:
 8008a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a28:	4698      	mov	r8, r3
 8008a2a:	898b      	ldrh	r3, [r1, #12]
 8008a2c:	4607      	mov	r7, r0
 8008a2e:	061b      	lsls	r3, r3, #24
 8008a30:	460d      	mov	r5, r1
 8008a32:	4614      	mov	r4, r2
 8008a34:	b09d      	sub	sp, #116	@ 0x74
 8008a36:	d510      	bpl.n	8008a5a <_svfiprintf_r+0x36>
 8008a38:	690b      	ldr	r3, [r1, #16]
 8008a3a:	b973      	cbnz	r3, 8008a5a <_svfiprintf_r+0x36>
 8008a3c:	2140      	movs	r1, #64	@ 0x40
 8008a3e:	f7ff fb89 	bl	8008154 <_malloc_r>
 8008a42:	6028      	str	r0, [r5, #0]
 8008a44:	6128      	str	r0, [r5, #16]
 8008a46:	b930      	cbnz	r0, 8008a56 <_svfiprintf_r+0x32>
 8008a48:	230c      	movs	r3, #12
 8008a4a:	603b      	str	r3, [r7, #0]
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	b01d      	add	sp, #116	@ 0x74
 8008a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a56:	2340      	movs	r3, #64	@ 0x40
 8008a58:	616b      	str	r3, [r5, #20]
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a5e:	2320      	movs	r3, #32
 8008a60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a64:	2330      	movs	r3, #48	@ 0x30
 8008a66:	f04f 0901 	mov.w	r9, #1
 8008a6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a6e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008c08 <_svfiprintf_r+0x1e4>
 8008a72:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a76:	4623      	mov	r3, r4
 8008a78:	469a      	mov	sl, r3
 8008a7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a7e:	b10a      	cbz	r2, 8008a84 <_svfiprintf_r+0x60>
 8008a80:	2a25      	cmp	r2, #37	@ 0x25
 8008a82:	d1f9      	bne.n	8008a78 <_svfiprintf_r+0x54>
 8008a84:	ebba 0b04 	subs.w	fp, sl, r4
 8008a88:	d00b      	beq.n	8008aa2 <_svfiprintf_r+0x7e>
 8008a8a:	465b      	mov	r3, fp
 8008a8c:	4622      	mov	r2, r4
 8008a8e:	4629      	mov	r1, r5
 8008a90:	4638      	mov	r0, r7
 8008a92:	f7ff ff6b 	bl	800896c <__ssputs_r>
 8008a96:	3001      	adds	r0, #1
 8008a98:	f000 80a7 	beq.w	8008bea <_svfiprintf_r+0x1c6>
 8008a9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a9e:	445a      	add	r2, fp
 8008aa0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008aa2:	f89a 3000 	ldrb.w	r3, [sl]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	f000 809f 	beq.w	8008bea <_svfiprintf_r+0x1c6>
 8008aac:	2300      	movs	r3, #0
 8008aae:	f04f 32ff 	mov.w	r2, #4294967295
 8008ab2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ab6:	f10a 0a01 	add.w	sl, sl, #1
 8008aba:	9304      	str	r3, [sp, #16]
 8008abc:	9307      	str	r3, [sp, #28]
 8008abe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ac2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ac4:	4654      	mov	r4, sl
 8008ac6:	2205      	movs	r2, #5
 8008ac8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008acc:	484e      	ldr	r0, [pc, #312]	@ (8008c08 <_svfiprintf_r+0x1e4>)
 8008ace:	f7fe fc6e 	bl	80073ae <memchr>
 8008ad2:	9a04      	ldr	r2, [sp, #16]
 8008ad4:	b9d8      	cbnz	r0, 8008b0e <_svfiprintf_r+0xea>
 8008ad6:	06d0      	lsls	r0, r2, #27
 8008ad8:	bf44      	itt	mi
 8008ada:	2320      	movmi	r3, #32
 8008adc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ae0:	0711      	lsls	r1, r2, #28
 8008ae2:	bf44      	itt	mi
 8008ae4:	232b      	movmi	r3, #43	@ 0x2b
 8008ae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008aea:	f89a 3000 	ldrb.w	r3, [sl]
 8008aee:	2b2a      	cmp	r3, #42	@ 0x2a
 8008af0:	d015      	beq.n	8008b1e <_svfiprintf_r+0xfa>
 8008af2:	4654      	mov	r4, sl
 8008af4:	2000      	movs	r0, #0
 8008af6:	f04f 0c0a 	mov.w	ip, #10
 8008afa:	9a07      	ldr	r2, [sp, #28]
 8008afc:	4621      	mov	r1, r4
 8008afe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b02:	3b30      	subs	r3, #48	@ 0x30
 8008b04:	2b09      	cmp	r3, #9
 8008b06:	d94b      	bls.n	8008ba0 <_svfiprintf_r+0x17c>
 8008b08:	b1b0      	cbz	r0, 8008b38 <_svfiprintf_r+0x114>
 8008b0a:	9207      	str	r2, [sp, #28]
 8008b0c:	e014      	b.n	8008b38 <_svfiprintf_r+0x114>
 8008b0e:	eba0 0308 	sub.w	r3, r0, r8
 8008b12:	fa09 f303 	lsl.w	r3, r9, r3
 8008b16:	4313      	orrs	r3, r2
 8008b18:	46a2      	mov	sl, r4
 8008b1a:	9304      	str	r3, [sp, #16]
 8008b1c:	e7d2      	b.n	8008ac4 <_svfiprintf_r+0xa0>
 8008b1e:	9b03      	ldr	r3, [sp, #12]
 8008b20:	1d19      	adds	r1, r3, #4
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	9103      	str	r1, [sp, #12]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	bfbb      	ittet	lt
 8008b2a:	425b      	neglt	r3, r3
 8008b2c:	f042 0202 	orrlt.w	r2, r2, #2
 8008b30:	9307      	strge	r3, [sp, #28]
 8008b32:	9307      	strlt	r3, [sp, #28]
 8008b34:	bfb8      	it	lt
 8008b36:	9204      	strlt	r2, [sp, #16]
 8008b38:	7823      	ldrb	r3, [r4, #0]
 8008b3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b3c:	d10a      	bne.n	8008b54 <_svfiprintf_r+0x130>
 8008b3e:	7863      	ldrb	r3, [r4, #1]
 8008b40:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b42:	d132      	bne.n	8008baa <_svfiprintf_r+0x186>
 8008b44:	9b03      	ldr	r3, [sp, #12]
 8008b46:	3402      	adds	r4, #2
 8008b48:	1d1a      	adds	r2, r3, #4
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	9203      	str	r2, [sp, #12]
 8008b4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b52:	9305      	str	r3, [sp, #20]
 8008b54:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008c0c <_svfiprintf_r+0x1e8>
 8008b58:	2203      	movs	r2, #3
 8008b5a:	4650      	mov	r0, sl
 8008b5c:	7821      	ldrb	r1, [r4, #0]
 8008b5e:	f7fe fc26 	bl	80073ae <memchr>
 8008b62:	b138      	cbz	r0, 8008b74 <_svfiprintf_r+0x150>
 8008b64:	2240      	movs	r2, #64	@ 0x40
 8008b66:	9b04      	ldr	r3, [sp, #16]
 8008b68:	eba0 000a 	sub.w	r0, r0, sl
 8008b6c:	4082      	lsls	r2, r0
 8008b6e:	4313      	orrs	r3, r2
 8008b70:	3401      	adds	r4, #1
 8008b72:	9304      	str	r3, [sp, #16]
 8008b74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b78:	2206      	movs	r2, #6
 8008b7a:	4825      	ldr	r0, [pc, #148]	@ (8008c10 <_svfiprintf_r+0x1ec>)
 8008b7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b80:	f7fe fc15 	bl	80073ae <memchr>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	d036      	beq.n	8008bf6 <_svfiprintf_r+0x1d2>
 8008b88:	4b22      	ldr	r3, [pc, #136]	@ (8008c14 <_svfiprintf_r+0x1f0>)
 8008b8a:	bb1b      	cbnz	r3, 8008bd4 <_svfiprintf_r+0x1b0>
 8008b8c:	9b03      	ldr	r3, [sp, #12]
 8008b8e:	3307      	adds	r3, #7
 8008b90:	f023 0307 	bic.w	r3, r3, #7
 8008b94:	3308      	adds	r3, #8
 8008b96:	9303      	str	r3, [sp, #12]
 8008b98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b9a:	4433      	add	r3, r6
 8008b9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b9e:	e76a      	b.n	8008a76 <_svfiprintf_r+0x52>
 8008ba0:	460c      	mov	r4, r1
 8008ba2:	2001      	movs	r0, #1
 8008ba4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ba8:	e7a8      	b.n	8008afc <_svfiprintf_r+0xd8>
 8008baa:	2300      	movs	r3, #0
 8008bac:	f04f 0c0a 	mov.w	ip, #10
 8008bb0:	4619      	mov	r1, r3
 8008bb2:	3401      	adds	r4, #1
 8008bb4:	9305      	str	r3, [sp, #20]
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bbc:	3a30      	subs	r2, #48	@ 0x30
 8008bbe:	2a09      	cmp	r2, #9
 8008bc0:	d903      	bls.n	8008bca <_svfiprintf_r+0x1a6>
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d0c6      	beq.n	8008b54 <_svfiprintf_r+0x130>
 8008bc6:	9105      	str	r1, [sp, #20]
 8008bc8:	e7c4      	b.n	8008b54 <_svfiprintf_r+0x130>
 8008bca:	4604      	mov	r4, r0
 8008bcc:	2301      	movs	r3, #1
 8008bce:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bd2:	e7f0      	b.n	8008bb6 <_svfiprintf_r+0x192>
 8008bd4:	ab03      	add	r3, sp, #12
 8008bd6:	9300      	str	r3, [sp, #0]
 8008bd8:	462a      	mov	r2, r5
 8008bda:	4638      	mov	r0, r7
 8008bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8008c18 <_svfiprintf_r+0x1f4>)
 8008bde:	a904      	add	r1, sp, #16
 8008be0:	f7fd fd6a 	bl	80066b8 <_printf_float>
 8008be4:	1c42      	adds	r2, r0, #1
 8008be6:	4606      	mov	r6, r0
 8008be8:	d1d6      	bne.n	8008b98 <_svfiprintf_r+0x174>
 8008bea:	89ab      	ldrh	r3, [r5, #12]
 8008bec:	065b      	lsls	r3, r3, #25
 8008bee:	f53f af2d 	bmi.w	8008a4c <_svfiprintf_r+0x28>
 8008bf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008bf4:	e72c      	b.n	8008a50 <_svfiprintf_r+0x2c>
 8008bf6:	ab03      	add	r3, sp, #12
 8008bf8:	9300      	str	r3, [sp, #0]
 8008bfa:	462a      	mov	r2, r5
 8008bfc:	4638      	mov	r0, r7
 8008bfe:	4b06      	ldr	r3, [pc, #24]	@ (8008c18 <_svfiprintf_r+0x1f4>)
 8008c00:	a904      	add	r1, sp, #16
 8008c02:	f7fd fff7 	bl	8006bf4 <_printf_i>
 8008c06:	e7ed      	b.n	8008be4 <_svfiprintf_r+0x1c0>
 8008c08:	0800a570 	.word	0x0800a570
 8008c0c:	0800a576 	.word	0x0800a576
 8008c10:	0800a57a 	.word	0x0800a57a
 8008c14:	080066b9 	.word	0x080066b9
 8008c18:	0800896d 	.word	0x0800896d

08008c1c <__sfputc_r>:
 8008c1c:	6893      	ldr	r3, [r2, #8]
 8008c1e:	b410      	push	{r4}
 8008c20:	3b01      	subs	r3, #1
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	6093      	str	r3, [r2, #8]
 8008c26:	da07      	bge.n	8008c38 <__sfputc_r+0x1c>
 8008c28:	6994      	ldr	r4, [r2, #24]
 8008c2a:	42a3      	cmp	r3, r4
 8008c2c:	db01      	blt.n	8008c32 <__sfputc_r+0x16>
 8008c2e:	290a      	cmp	r1, #10
 8008c30:	d102      	bne.n	8008c38 <__sfputc_r+0x1c>
 8008c32:	bc10      	pop	{r4}
 8008c34:	f7fe baa7 	b.w	8007186 <__swbuf_r>
 8008c38:	6813      	ldr	r3, [r2, #0]
 8008c3a:	1c58      	adds	r0, r3, #1
 8008c3c:	6010      	str	r0, [r2, #0]
 8008c3e:	7019      	strb	r1, [r3, #0]
 8008c40:	4608      	mov	r0, r1
 8008c42:	bc10      	pop	{r4}
 8008c44:	4770      	bx	lr

08008c46 <__sfputs_r>:
 8008c46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c48:	4606      	mov	r6, r0
 8008c4a:	460f      	mov	r7, r1
 8008c4c:	4614      	mov	r4, r2
 8008c4e:	18d5      	adds	r5, r2, r3
 8008c50:	42ac      	cmp	r4, r5
 8008c52:	d101      	bne.n	8008c58 <__sfputs_r+0x12>
 8008c54:	2000      	movs	r0, #0
 8008c56:	e007      	b.n	8008c68 <__sfputs_r+0x22>
 8008c58:	463a      	mov	r2, r7
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c60:	f7ff ffdc 	bl	8008c1c <__sfputc_r>
 8008c64:	1c43      	adds	r3, r0, #1
 8008c66:	d1f3      	bne.n	8008c50 <__sfputs_r+0xa>
 8008c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c6c <_vfiprintf_r>:
 8008c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c70:	460d      	mov	r5, r1
 8008c72:	4614      	mov	r4, r2
 8008c74:	4698      	mov	r8, r3
 8008c76:	4606      	mov	r6, r0
 8008c78:	b09d      	sub	sp, #116	@ 0x74
 8008c7a:	b118      	cbz	r0, 8008c84 <_vfiprintf_r+0x18>
 8008c7c:	6a03      	ldr	r3, [r0, #32]
 8008c7e:	b90b      	cbnz	r3, 8008c84 <_vfiprintf_r+0x18>
 8008c80:	f7fe f964 	bl	8006f4c <__sinit>
 8008c84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c86:	07d9      	lsls	r1, r3, #31
 8008c88:	d405      	bmi.n	8008c96 <_vfiprintf_r+0x2a>
 8008c8a:	89ab      	ldrh	r3, [r5, #12]
 8008c8c:	059a      	lsls	r2, r3, #22
 8008c8e:	d402      	bmi.n	8008c96 <_vfiprintf_r+0x2a>
 8008c90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c92:	f7fe fb8a 	bl	80073aa <__retarget_lock_acquire_recursive>
 8008c96:	89ab      	ldrh	r3, [r5, #12]
 8008c98:	071b      	lsls	r3, r3, #28
 8008c9a:	d501      	bpl.n	8008ca0 <_vfiprintf_r+0x34>
 8008c9c:	692b      	ldr	r3, [r5, #16]
 8008c9e:	b99b      	cbnz	r3, 8008cc8 <_vfiprintf_r+0x5c>
 8008ca0:	4629      	mov	r1, r5
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	f7fe faae 	bl	8007204 <__swsetup_r>
 8008ca8:	b170      	cbz	r0, 8008cc8 <_vfiprintf_r+0x5c>
 8008caa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008cac:	07dc      	lsls	r4, r3, #31
 8008cae:	d504      	bpl.n	8008cba <_vfiprintf_r+0x4e>
 8008cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb4:	b01d      	add	sp, #116	@ 0x74
 8008cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cba:	89ab      	ldrh	r3, [r5, #12]
 8008cbc:	0598      	lsls	r0, r3, #22
 8008cbe:	d4f7      	bmi.n	8008cb0 <_vfiprintf_r+0x44>
 8008cc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008cc2:	f7fe fb73 	bl	80073ac <__retarget_lock_release_recursive>
 8008cc6:	e7f3      	b.n	8008cb0 <_vfiprintf_r+0x44>
 8008cc8:	2300      	movs	r3, #0
 8008cca:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ccc:	2320      	movs	r3, #32
 8008cce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008cd2:	2330      	movs	r3, #48	@ 0x30
 8008cd4:	f04f 0901 	mov.w	r9, #1
 8008cd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cdc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008e88 <_vfiprintf_r+0x21c>
 8008ce0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008ce4:	4623      	mov	r3, r4
 8008ce6:	469a      	mov	sl, r3
 8008ce8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cec:	b10a      	cbz	r2, 8008cf2 <_vfiprintf_r+0x86>
 8008cee:	2a25      	cmp	r2, #37	@ 0x25
 8008cf0:	d1f9      	bne.n	8008ce6 <_vfiprintf_r+0x7a>
 8008cf2:	ebba 0b04 	subs.w	fp, sl, r4
 8008cf6:	d00b      	beq.n	8008d10 <_vfiprintf_r+0xa4>
 8008cf8:	465b      	mov	r3, fp
 8008cfa:	4622      	mov	r2, r4
 8008cfc:	4629      	mov	r1, r5
 8008cfe:	4630      	mov	r0, r6
 8008d00:	f7ff ffa1 	bl	8008c46 <__sfputs_r>
 8008d04:	3001      	adds	r0, #1
 8008d06:	f000 80a7 	beq.w	8008e58 <_vfiprintf_r+0x1ec>
 8008d0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d0c:	445a      	add	r2, fp
 8008d0e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d10:	f89a 3000 	ldrb.w	r3, [sl]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	f000 809f 	beq.w	8008e58 <_vfiprintf_r+0x1ec>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d24:	f10a 0a01 	add.w	sl, sl, #1
 8008d28:	9304      	str	r3, [sp, #16]
 8008d2a:	9307      	str	r3, [sp, #28]
 8008d2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d30:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d32:	4654      	mov	r4, sl
 8008d34:	2205      	movs	r2, #5
 8008d36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d3a:	4853      	ldr	r0, [pc, #332]	@ (8008e88 <_vfiprintf_r+0x21c>)
 8008d3c:	f7fe fb37 	bl	80073ae <memchr>
 8008d40:	9a04      	ldr	r2, [sp, #16]
 8008d42:	b9d8      	cbnz	r0, 8008d7c <_vfiprintf_r+0x110>
 8008d44:	06d1      	lsls	r1, r2, #27
 8008d46:	bf44      	itt	mi
 8008d48:	2320      	movmi	r3, #32
 8008d4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d4e:	0713      	lsls	r3, r2, #28
 8008d50:	bf44      	itt	mi
 8008d52:	232b      	movmi	r3, #43	@ 0x2b
 8008d54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d58:	f89a 3000 	ldrb.w	r3, [sl]
 8008d5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d5e:	d015      	beq.n	8008d8c <_vfiprintf_r+0x120>
 8008d60:	4654      	mov	r4, sl
 8008d62:	2000      	movs	r0, #0
 8008d64:	f04f 0c0a 	mov.w	ip, #10
 8008d68:	9a07      	ldr	r2, [sp, #28]
 8008d6a:	4621      	mov	r1, r4
 8008d6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d70:	3b30      	subs	r3, #48	@ 0x30
 8008d72:	2b09      	cmp	r3, #9
 8008d74:	d94b      	bls.n	8008e0e <_vfiprintf_r+0x1a2>
 8008d76:	b1b0      	cbz	r0, 8008da6 <_vfiprintf_r+0x13a>
 8008d78:	9207      	str	r2, [sp, #28]
 8008d7a:	e014      	b.n	8008da6 <_vfiprintf_r+0x13a>
 8008d7c:	eba0 0308 	sub.w	r3, r0, r8
 8008d80:	fa09 f303 	lsl.w	r3, r9, r3
 8008d84:	4313      	orrs	r3, r2
 8008d86:	46a2      	mov	sl, r4
 8008d88:	9304      	str	r3, [sp, #16]
 8008d8a:	e7d2      	b.n	8008d32 <_vfiprintf_r+0xc6>
 8008d8c:	9b03      	ldr	r3, [sp, #12]
 8008d8e:	1d19      	adds	r1, r3, #4
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	9103      	str	r1, [sp, #12]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	bfbb      	ittet	lt
 8008d98:	425b      	neglt	r3, r3
 8008d9a:	f042 0202 	orrlt.w	r2, r2, #2
 8008d9e:	9307      	strge	r3, [sp, #28]
 8008da0:	9307      	strlt	r3, [sp, #28]
 8008da2:	bfb8      	it	lt
 8008da4:	9204      	strlt	r2, [sp, #16]
 8008da6:	7823      	ldrb	r3, [r4, #0]
 8008da8:	2b2e      	cmp	r3, #46	@ 0x2e
 8008daa:	d10a      	bne.n	8008dc2 <_vfiprintf_r+0x156>
 8008dac:	7863      	ldrb	r3, [r4, #1]
 8008dae:	2b2a      	cmp	r3, #42	@ 0x2a
 8008db0:	d132      	bne.n	8008e18 <_vfiprintf_r+0x1ac>
 8008db2:	9b03      	ldr	r3, [sp, #12]
 8008db4:	3402      	adds	r4, #2
 8008db6:	1d1a      	adds	r2, r3, #4
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	9203      	str	r2, [sp, #12]
 8008dbc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008dc0:	9305      	str	r3, [sp, #20]
 8008dc2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008e8c <_vfiprintf_r+0x220>
 8008dc6:	2203      	movs	r2, #3
 8008dc8:	4650      	mov	r0, sl
 8008dca:	7821      	ldrb	r1, [r4, #0]
 8008dcc:	f7fe faef 	bl	80073ae <memchr>
 8008dd0:	b138      	cbz	r0, 8008de2 <_vfiprintf_r+0x176>
 8008dd2:	2240      	movs	r2, #64	@ 0x40
 8008dd4:	9b04      	ldr	r3, [sp, #16]
 8008dd6:	eba0 000a 	sub.w	r0, r0, sl
 8008dda:	4082      	lsls	r2, r0
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	3401      	adds	r4, #1
 8008de0:	9304      	str	r3, [sp, #16]
 8008de2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008de6:	2206      	movs	r2, #6
 8008de8:	4829      	ldr	r0, [pc, #164]	@ (8008e90 <_vfiprintf_r+0x224>)
 8008dea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008dee:	f7fe fade 	bl	80073ae <memchr>
 8008df2:	2800      	cmp	r0, #0
 8008df4:	d03f      	beq.n	8008e76 <_vfiprintf_r+0x20a>
 8008df6:	4b27      	ldr	r3, [pc, #156]	@ (8008e94 <_vfiprintf_r+0x228>)
 8008df8:	bb1b      	cbnz	r3, 8008e42 <_vfiprintf_r+0x1d6>
 8008dfa:	9b03      	ldr	r3, [sp, #12]
 8008dfc:	3307      	adds	r3, #7
 8008dfe:	f023 0307 	bic.w	r3, r3, #7
 8008e02:	3308      	adds	r3, #8
 8008e04:	9303      	str	r3, [sp, #12]
 8008e06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e08:	443b      	add	r3, r7
 8008e0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e0c:	e76a      	b.n	8008ce4 <_vfiprintf_r+0x78>
 8008e0e:	460c      	mov	r4, r1
 8008e10:	2001      	movs	r0, #1
 8008e12:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e16:	e7a8      	b.n	8008d6a <_vfiprintf_r+0xfe>
 8008e18:	2300      	movs	r3, #0
 8008e1a:	f04f 0c0a 	mov.w	ip, #10
 8008e1e:	4619      	mov	r1, r3
 8008e20:	3401      	adds	r4, #1
 8008e22:	9305      	str	r3, [sp, #20]
 8008e24:	4620      	mov	r0, r4
 8008e26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e2a:	3a30      	subs	r2, #48	@ 0x30
 8008e2c:	2a09      	cmp	r2, #9
 8008e2e:	d903      	bls.n	8008e38 <_vfiprintf_r+0x1cc>
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d0c6      	beq.n	8008dc2 <_vfiprintf_r+0x156>
 8008e34:	9105      	str	r1, [sp, #20]
 8008e36:	e7c4      	b.n	8008dc2 <_vfiprintf_r+0x156>
 8008e38:	4604      	mov	r4, r0
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e40:	e7f0      	b.n	8008e24 <_vfiprintf_r+0x1b8>
 8008e42:	ab03      	add	r3, sp, #12
 8008e44:	9300      	str	r3, [sp, #0]
 8008e46:	462a      	mov	r2, r5
 8008e48:	4630      	mov	r0, r6
 8008e4a:	4b13      	ldr	r3, [pc, #76]	@ (8008e98 <_vfiprintf_r+0x22c>)
 8008e4c:	a904      	add	r1, sp, #16
 8008e4e:	f7fd fc33 	bl	80066b8 <_printf_float>
 8008e52:	4607      	mov	r7, r0
 8008e54:	1c78      	adds	r0, r7, #1
 8008e56:	d1d6      	bne.n	8008e06 <_vfiprintf_r+0x19a>
 8008e58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e5a:	07d9      	lsls	r1, r3, #31
 8008e5c:	d405      	bmi.n	8008e6a <_vfiprintf_r+0x1fe>
 8008e5e:	89ab      	ldrh	r3, [r5, #12]
 8008e60:	059a      	lsls	r2, r3, #22
 8008e62:	d402      	bmi.n	8008e6a <_vfiprintf_r+0x1fe>
 8008e64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e66:	f7fe faa1 	bl	80073ac <__retarget_lock_release_recursive>
 8008e6a:	89ab      	ldrh	r3, [r5, #12]
 8008e6c:	065b      	lsls	r3, r3, #25
 8008e6e:	f53f af1f 	bmi.w	8008cb0 <_vfiprintf_r+0x44>
 8008e72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e74:	e71e      	b.n	8008cb4 <_vfiprintf_r+0x48>
 8008e76:	ab03      	add	r3, sp, #12
 8008e78:	9300      	str	r3, [sp, #0]
 8008e7a:	462a      	mov	r2, r5
 8008e7c:	4630      	mov	r0, r6
 8008e7e:	4b06      	ldr	r3, [pc, #24]	@ (8008e98 <_vfiprintf_r+0x22c>)
 8008e80:	a904      	add	r1, sp, #16
 8008e82:	f7fd feb7 	bl	8006bf4 <_printf_i>
 8008e86:	e7e4      	b.n	8008e52 <_vfiprintf_r+0x1e6>
 8008e88:	0800a570 	.word	0x0800a570
 8008e8c:	0800a576 	.word	0x0800a576
 8008e90:	0800a57a 	.word	0x0800a57a
 8008e94:	080066b9 	.word	0x080066b9
 8008e98:	08008c47 	.word	0x08008c47

08008e9c <__sflush_r>:
 8008e9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ea2:	0716      	lsls	r6, r2, #28
 8008ea4:	4605      	mov	r5, r0
 8008ea6:	460c      	mov	r4, r1
 8008ea8:	d454      	bmi.n	8008f54 <__sflush_r+0xb8>
 8008eaa:	684b      	ldr	r3, [r1, #4]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	dc02      	bgt.n	8008eb6 <__sflush_r+0x1a>
 8008eb0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	dd48      	ble.n	8008f48 <__sflush_r+0xac>
 8008eb6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008eb8:	2e00      	cmp	r6, #0
 8008eba:	d045      	beq.n	8008f48 <__sflush_r+0xac>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ec2:	682f      	ldr	r7, [r5, #0]
 8008ec4:	6a21      	ldr	r1, [r4, #32]
 8008ec6:	602b      	str	r3, [r5, #0]
 8008ec8:	d030      	beq.n	8008f2c <__sflush_r+0x90>
 8008eca:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008ecc:	89a3      	ldrh	r3, [r4, #12]
 8008ece:	0759      	lsls	r1, r3, #29
 8008ed0:	d505      	bpl.n	8008ede <__sflush_r+0x42>
 8008ed2:	6863      	ldr	r3, [r4, #4]
 8008ed4:	1ad2      	subs	r2, r2, r3
 8008ed6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008ed8:	b10b      	cbz	r3, 8008ede <__sflush_r+0x42>
 8008eda:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008edc:	1ad2      	subs	r2, r2, r3
 8008ede:	2300      	movs	r3, #0
 8008ee0:	4628      	mov	r0, r5
 8008ee2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ee4:	6a21      	ldr	r1, [r4, #32]
 8008ee6:	47b0      	blx	r6
 8008ee8:	1c43      	adds	r3, r0, #1
 8008eea:	89a3      	ldrh	r3, [r4, #12]
 8008eec:	d106      	bne.n	8008efc <__sflush_r+0x60>
 8008eee:	6829      	ldr	r1, [r5, #0]
 8008ef0:	291d      	cmp	r1, #29
 8008ef2:	d82b      	bhi.n	8008f4c <__sflush_r+0xb0>
 8008ef4:	4a28      	ldr	r2, [pc, #160]	@ (8008f98 <__sflush_r+0xfc>)
 8008ef6:	410a      	asrs	r2, r1
 8008ef8:	07d6      	lsls	r6, r2, #31
 8008efa:	d427      	bmi.n	8008f4c <__sflush_r+0xb0>
 8008efc:	2200      	movs	r2, #0
 8008efe:	6062      	str	r2, [r4, #4]
 8008f00:	6922      	ldr	r2, [r4, #16]
 8008f02:	04d9      	lsls	r1, r3, #19
 8008f04:	6022      	str	r2, [r4, #0]
 8008f06:	d504      	bpl.n	8008f12 <__sflush_r+0x76>
 8008f08:	1c42      	adds	r2, r0, #1
 8008f0a:	d101      	bne.n	8008f10 <__sflush_r+0x74>
 8008f0c:	682b      	ldr	r3, [r5, #0]
 8008f0e:	b903      	cbnz	r3, 8008f12 <__sflush_r+0x76>
 8008f10:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f12:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f14:	602f      	str	r7, [r5, #0]
 8008f16:	b1b9      	cbz	r1, 8008f48 <__sflush_r+0xac>
 8008f18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f1c:	4299      	cmp	r1, r3
 8008f1e:	d002      	beq.n	8008f26 <__sflush_r+0x8a>
 8008f20:	4628      	mov	r0, r5
 8008f22:	f7ff f8a5 	bl	8008070 <_free_r>
 8008f26:	2300      	movs	r3, #0
 8008f28:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f2a:	e00d      	b.n	8008f48 <__sflush_r+0xac>
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	4628      	mov	r0, r5
 8008f30:	47b0      	blx	r6
 8008f32:	4602      	mov	r2, r0
 8008f34:	1c50      	adds	r0, r2, #1
 8008f36:	d1c9      	bne.n	8008ecc <__sflush_r+0x30>
 8008f38:	682b      	ldr	r3, [r5, #0]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d0c6      	beq.n	8008ecc <__sflush_r+0x30>
 8008f3e:	2b1d      	cmp	r3, #29
 8008f40:	d001      	beq.n	8008f46 <__sflush_r+0xaa>
 8008f42:	2b16      	cmp	r3, #22
 8008f44:	d11d      	bne.n	8008f82 <__sflush_r+0xe6>
 8008f46:	602f      	str	r7, [r5, #0]
 8008f48:	2000      	movs	r0, #0
 8008f4a:	e021      	b.n	8008f90 <__sflush_r+0xf4>
 8008f4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f50:	b21b      	sxth	r3, r3
 8008f52:	e01a      	b.n	8008f8a <__sflush_r+0xee>
 8008f54:	690f      	ldr	r7, [r1, #16]
 8008f56:	2f00      	cmp	r7, #0
 8008f58:	d0f6      	beq.n	8008f48 <__sflush_r+0xac>
 8008f5a:	0793      	lsls	r3, r2, #30
 8008f5c:	bf18      	it	ne
 8008f5e:	2300      	movne	r3, #0
 8008f60:	680e      	ldr	r6, [r1, #0]
 8008f62:	bf08      	it	eq
 8008f64:	694b      	ldreq	r3, [r1, #20]
 8008f66:	1bf6      	subs	r6, r6, r7
 8008f68:	600f      	str	r7, [r1, #0]
 8008f6a:	608b      	str	r3, [r1, #8]
 8008f6c:	2e00      	cmp	r6, #0
 8008f6e:	ddeb      	ble.n	8008f48 <__sflush_r+0xac>
 8008f70:	4633      	mov	r3, r6
 8008f72:	463a      	mov	r2, r7
 8008f74:	4628      	mov	r0, r5
 8008f76:	6a21      	ldr	r1, [r4, #32]
 8008f78:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008f7c:	47e0      	blx	ip
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	dc07      	bgt.n	8008f92 <__sflush_r+0xf6>
 8008f82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f8a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f8e:	81a3      	strh	r3, [r4, #12]
 8008f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f92:	4407      	add	r7, r0
 8008f94:	1a36      	subs	r6, r6, r0
 8008f96:	e7e9      	b.n	8008f6c <__sflush_r+0xd0>
 8008f98:	dfbffffe 	.word	0xdfbffffe

08008f9c <_fflush_r>:
 8008f9c:	b538      	push	{r3, r4, r5, lr}
 8008f9e:	690b      	ldr	r3, [r1, #16]
 8008fa0:	4605      	mov	r5, r0
 8008fa2:	460c      	mov	r4, r1
 8008fa4:	b913      	cbnz	r3, 8008fac <_fflush_r+0x10>
 8008fa6:	2500      	movs	r5, #0
 8008fa8:	4628      	mov	r0, r5
 8008faa:	bd38      	pop	{r3, r4, r5, pc}
 8008fac:	b118      	cbz	r0, 8008fb6 <_fflush_r+0x1a>
 8008fae:	6a03      	ldr	r3, [r0, #32]
 8008fb0:	b90b      	cbnz	r3, 8008fb6 <_fflush_r+0x1a>
 8008fb2:	f7fd ffcb 	bl	8006f4c <__sinit>
 8008fb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d0f3      	beq.n	8008fa6 <_fflush_r+0xa>
 8008fbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008fc0:	07d0      	lsls	r0, r2, #31
 8008fc2:	d404      	bmi.n	8008fce <_fflush_r+0x32>
 8008fc4:	0599      	lsls	r1, r3, #22
 8008fc6:	d402      	bmi.n	8008fce <_fflush_r+0x32>
 8008fc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fca:	f7fe f9ee 	bl	80073aa <__retarget_lock_acquire_recursive>
 8008fce:	4628      	mov	r0, r5
 8008fd0:	4621      	mov	r1, r4
 8008fd2:	f7ff ff63 	bl	8008e9c <__sflush_r>
 8008fd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fd8:	4605      	mov	r5, r0
 8008fda:	07da      	lsls	r2, r3, #31
 8008fdc:	d4e4      	bmi.n	8008fa8 <_fflush_r+0xc>
 8008fde:	89a3      	ldrh	r3, [r4, #12]
 8008fe0:	059b      	lsls	r3, r3, #22
 8008fe2:	d4e1      	bmi.n	8008fa8 <_fflush_r+0xc>
 8008fe4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fe6:	f7fe f9e1 	bl	80073ac <__retarget_lock_release_recursive>
 8008fea:	e7dd      	b.n	8008fa8 <_fflush_r+0xc>

08008fec <__swhatbuf_r>:
 8008fec:	b570      	push	{r4, r5, r6, lr}
 8008fee:	460c      	mov	r4, r1
 8008ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ff4:	4615      	mov	r5, r2
 8008ff6:	2900      	cmp	r1, #0
 8008ff8:	461e      	mov	r6, r3
 8008ffa:	b096      	sub	sp, #88	@ 0x58
 8008ffc:	da0c      	bge.n	8009018 <__swhatbuf_r+0x2c>
 8008ffe:	89a3      	ldrh	r3, [r4, #12]
 8009000:	2100      	movs	r1, #0
 8009002:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009006:	bf14      	ite	ne
 8009008:	2340      	movne	r3, #64	@ 0x40
 800900a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800900e:	2000      	movs	r0, #0
 8009010:	6031      	str	r1, [r6, #0]
 8009012:	602b      	str	r3, [r5, #0]
 8009014:	b016      	add	sp, #88	@ 0x58
 8009016:	bd70      	pop	{r4, r5, r6, pc}
 8009018:	466a      	mov	r2, sp
 800901a:	f000 f863 	bl	80090e4 <_fstat_r>
 800901e:	2800      	cmp	r0, #0
 8009020:	dbed      	blt.n	8008ffe <__swhatbuf_r+0x12>
 8009022:	9901      	ldr	r1, [sp, #4]
 8009024:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009028:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800902c:	4259      	negs	r1, r3
 800902e:	4159      	adcs	r1, r3
 8009030:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009034:	e7eb      	b.n	800900e <__swhatbuf_r+0x22>

08009036 <__smakebuf_r>:
 8009036:	898b      	ldrh	r3, [r1, #12]
 8009038:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800903a:	079d      	lsls	r5, r3, #30
 800903c:	4606      	mov	r6, r0
 800903e:	460c      	mov	r4, r1
 8009040:	d507      	bpl.n	8009052 <__smakebuf_r+0x1c>
 8009042:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009046:	6023      	str	r3, [r4, #0]
 8009048:	6123      	str	r3, [r4, #16]
 800904a:	2301      	movs	r3, #1
 800904c:	6163      	str	r3, [r4, #20]
 800904e:	b003      	add	sp, #12
 8009050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009052:	466a      	mov	r2, sp
 8009054:	ab01      	add	r3, sp, #4
 8009056:	f7ff ffc9 	bl	8008fec <__swhatbuf_r>
 800905a:	9f00      	ldr	r7, [sp, #0]
 800905c:	4605      	mov	r5, r0
 800905e:	4639      	mov	r1, r7
 8009060:	4630      	mov	r0, r6
 8009062:	f7ff f877 	bl	8008154 <_malloc_r>
 8009066:	b948      	cbnz	r0, 800907c <__smakebuf_r+0x46>
 8009068:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800906c:	059a      	lsls	r2, r3, #22
 800906e:	d4ee      	bmi.n	800904e <__smakebuf_r+0x18>
 8009070:	f023 0303 	bic.w	r3, r3, #3
 8009074:	f043 0302 	orr.w	r3, r3, #2
 8009078:	81a3      	strh	r3, [r4, #12]
 800907a:	e7e2      	b.n	8009042 <__smakebuf_r+0xc>
 800907c:	89a3      	ldrh	r3, [r4, #12]
 800907e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009086:	81a3      	strh	r3, [r4, #12]
 8009088:	9b01      	ldr	r3, [sp, #4]
 800908a:	6020      	str	r0, [r4, #0]
 800908c:	b15b      	cbz	r3, 80090a6 <__smakebuf_r+0x70>
 800908e:	4630      	mov	r0, r6
 8009090:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009094:	f000 f838 	bl	8009108 <_isatty_r>
 8009098:	b128      	cbz	r0, 80090a6 <__smakebuf_r+0x70>
 800909a:	89a3      	ldrh	r3, [r4, #12]
 800909c:	f023 0303 	bic.w	r3, r3, #3
 80090a0:	f043 0301 	orr.w	r3, r3, #1
 80090a4:	81a3      	strh	r3, [r4, #12]
 80090a6:	89a3      	ldrh	r3, [r4, #12]
 80090a8:	431d      	orrs	r5, r3
 80090aa:	81a5      	strh	r5, [r4, #12]
 80090ac:	e7cf      	b.n	800904e <__smakebuf_r+0x18>

080090ae <memmove>:
 80090ae:	4288      	cmp	r0, r1
 80090b0:	b510      	push	{r4, lr}
 80090b2:	eb01 0402 	add.w	r4, r1, r2
 80090b6:	d902      	bls.n	80090be <memmove+0x10>
 80090b8:	4284      	cmp	r4, r0
 80090ba:	4623      	mov	r3, r4
 80090bc:	d807      	bhi.n	80090ce <memmove+0x20>
 80090be:	1e43      	subs	r3, r0, #1
 80090c0:	42a1      	cmp	r1, r4
 80090c2:	d008      	beq.n	80090d6 <memmove+0x28>
 80090c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80090c8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80090cc:	e7f8      	b.n	80090c0 <memmove+0x12>
 80090ce:	4601      	mov	r1, r0
 80090d0:	4402      	add	r2, r0
 80090d2:	428a      	cmp	r2, r1
 80090d4:	d100      	bne.n	80090d8 <memmove+0x2a>
 80090d6:	bd10      	pop	{r4, pc}
 80090d8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80090dc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80090e0:	e7f7      	b.n	80090d2 <memmove+0x24>
	...

080090e4 <_fstat_r>:
 80090e4:	b538      	push	{r3, r4, r5, lr}
 80090e6:	2300      	movs	r3, #0
 80090e8:	4d06      	ldr	r5, [pc, #24]	@ (8009104 <_fstat_r+0x20>)
 80090ea:	4604      	mov	r4, r0
 80090ec:	4608      	mov	r0, r1
 80090ee:	4611      	mov	r1, r2
 80090f0:	602b      	str	r3, [r5, #0]
 80090f2:	f7fb f901 	bl	80042f8 <_fstat>
 80090f6:	1c43      	adds	r3, r0, #1
 80090f8:	d102      	bne.n	8009100 <_fstat_r+0x1c>
 80090fa:	682b      	ldr	r3, [r5, #0]
 80090fc:	b103      	cbz	r3, 8009100 <_fstat_r+0x1c>
 80090fe:	6023      	str	r3, [r4, #0]
 8009100:	bd38      	pop	{r3, r4, r5, pc}
 8009102:	bf00      	nop
 8009104:	200005f0 	.word	0x200005f0

08009108 <_isatty_r>:
 8009108:	b538      	push	{r3, r4, r5, lr}
 800910a:	2300      	movs	r3, #0
 800910c:	4d05      	ldr	r5, [pc, #20]	@ (8009124 <_isatty_r+0x1c>)
 800910e:	4604      	mov	r4, r0
 8009110:	4608      	mov	r0, r1
 8009112:	602b      	str	r3, [r5, #0]
 8009114:	f7fb f8ff 	bl	8004316 <_isatty>
 8009118:	1c43      	adds	r3, r0, #1
 800911a:	d102      	bne.n	8009122 <_isatty_r+0x1a>
 800911c:	682b      	ldr	r3, [r5, #0]
 800911e:	b103      	cbz	r3, 8009122 <_isatty_r+0x1a>
 8009120:	6023      	str	r3, [r4, #0]
 8009122:	bd38      	pop	{r3, r4, r5, pc}
 8009124:	200005f0 	.word	0x200005f0

08009128 <_sbrk_r>:
 8009128:	b538      	push	{r3, r4, r5, lr}
 800912a:	2300      	movs	r3, #0
 800912c:	4d05      	ldr	r5, [pc, #20]	@ (8009144 <_sbrk_r+0x1c>)
 800912e:	4604      	mov	r4, r0
 8009130:	4608      	mov	r0, r1
 8009132:	602b      	str	r3, [r5, #0]
 8009134:	f7fb f906 	bl	8004344 <_sbrk>
 8009138:	1c43      	adds	r3, r0, #1
 800913a:	d102      	bne.n	8009142 <_sbrk_r+0x1a>
 800913c:	682b      	ldr	r3, [r5, #0]
 800913e:	b103      	cbz	r3, 8009142 <_sbrk_r+0x1a>
 8009140:	6023      	str	r3, [r4, #0]
 8009142:	bd38      	pop	{r3, r4, r5, pc}
 8009144:	200005f0 	.word	0x200005f0

08009148 <memcpy>:
 8009148:	440a      	add	r2, r1
 800914a:	4291      	cmp	r1, r2
 800914c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009150:	d100      	bne.n	8009154 <memcpy+0xc>
 8009152:	4770      	bx	lr
 8009154:	b510      	push	{r4, lr}
 8009156:	f811 4b01 	ldrb.w	r4, [r1], #1
 800915a:	4291      	cmp	r1, r2
 800915c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009160:	d1f9      	bne.n	8009156 <memcpy+0xe>
 8009162:	bd10      	pop	{r4, pc}

08009164 <__assert_func>:
 8009164:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009166:	4614      	mov	r4, r2
 8009168:	461a      	mov	r2, r3
 800916a:	4b09      	ldr	r3, [pc, #36]	@ (8009190 <__assert_func+0x2c>)
 800916c:	4605      	mov	r5, r0
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	68d8      	ldr	r0, [r3, #12]
 8009172:	b954      	cbnz	r4, 800918a <__assert_func+0x26>
 8009174:	4b07      	ldr	r3, [pc, #28]	@ (8009194 <__assert_func+0x30>)
 8009176:	461c      	mov	r4, r3
 8009178:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800917c:	9100      	str	r1, [sp, #0]
 800917e:	462b      	mov	r3, r5
 8009180:	4905      	ldr	r1, [pc, #20]	@ (8009198 <__assert_func+0x34>)
 8009182:	f000 f86f 	bl	8009264 <fiprintf>
 8009186:	f000 f87f 	bl	8009288 <abort>
 800918a:	4b04      	ldr	r3, [pc, #16]	@ (800919c <__assert_func+0x38>)
 800918c:	e7f4      	b.n	8009178 <__assert_func+0x14>
 800918e:	bf00      	nop
 8009190:	20000020 	.word	0x20000020
 8009194:	0800a5c6 	.word	0x0800a5c6
 8009198:	0800a598 	.word	0x0800a598
 800919c:	0800a58b 	.word	0x0800a58b

080091a0 <_calloc_r>:
 80091a0:	b570      	push	{r4, r5, r6, lr}
 80091a2:	fba1 5402 	umull	r5, r4, r1, r2
 80091a6:	b93c      	cbnz	r4, 80091b8 <_calloc_r+0x18>
 80091a8:	4629      	mov	r1, r5
 80091aa:	f7fe ffd3 	bl	8008154 <_malloc_r>
 80091ae:	4606      	mov	r6, r0
 80091b0:	b928      	cbnz	r0, 80091be <_calloc_r+0x1e>
 80091b2:	2600      	movs	r6, #0
 80091b4:	4630      	mov	r0, r6
 80091b6:	bd70      	pop	{r4, r5, r6, pc}
 80091b8:	220c      	movs	r2, #12
 80091ba:	6002      	str	r2, [r0, #0]
 80091bc:	e7f9      	b.n	80091b2 <_calloc_r+0x12>
 80091be:	462a      	mov	r2, r5
 80091c0:	4621      	mov	r1, r4
 80091c2:	f7fe f875 	bl	80072b0 <memset>
 80091c6:	e7f5      	b.n	80091b4 <_calloc_r+0x14>

080091c8 <__ascii_mbtowc>:
 80091c8:	b082      	sub	sp, #8
 80091ca:	b901      	cbnz	r1, 80091ce <__ascii_mbtowc+0x6>
 80091cc:	a901      	add	r1, sp, #4
 80091ce:	b142      	cbz	r2, 80091e2 <__ascii_mbtowc+0x1a>
 80091d0:	b14b      	cbz	r3, 80091e6 <__ascii_mbtowc+0x1e>
 80091d2:	7813      	ldrb	r3, [r2, #0]
 80091d4:	600b      	str	r3, [r1, #0]
 80091d6:	7812      	ldrb	r2, [r2, #0]
 80091d8:	1e10      	subs	r0, r2, #0
 80091da:	bf18      	it	ne
 80091dc:	2001      	movne	r0, #1
 80091de:	b002      	add	sp, #8
 80091e0:	4770      	bx	lr
 80091e2:	4610      	mov	r0, r2
 80091e4:	e7fb      	b.n	80091de <__ascii_mbtowc+0x16>
 80091e6:	f06f 0001 	mvn.w	r0, #1
 80091ea:	e7f8      	b.n	80091de <__ascii_mbtowc+0x16>

080091ec <_realloc_r>:
 80091ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091f0:	4680      	mov	r8, r0
 80091f2:	4615      	mov	r5, r2
 80091f4:	460c      	mov	r4, r1
 80091f6:	b921      	cbnz	r1, 8009202 <_realloc_r+0x16>
 80091f8:	4611      	mov	r1, r2
 80091fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091fe:	f7fe bfa9 	b.w	8008154 <_malloc_r>
 8009202:	b92a      	cbnz	r2, 8009210 <_realloc_r+0x24>
 8009204:	f7fe ff34 	bl	8008070 <_free_r>
 8009208:	2400      	movs	r4, #0
 800920a:	4620      	mov	r0, r4
 800920c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009210:	f000 f841 	bl	8009296 <_malloc_usable_size_r>
 8009214:	4285      	cmp	r5, r0
 8009216:	4606      	mov	r6, r0
 8009218:	d802      	bhi.n	8009220 <_realloc_r+0x34>
 800921a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800921e:	d8f4      	bhi.n	800920a <_realloc_r+0x1e>
 8009220:	4629      	mov	r1, r5
 8009222:	4640      	mov	r0, r8
 8009224:	f7fe ff96 	bl	8008154 <_malloc_r>
 8009228:	4607      	mov	r7, r0
 800922a:	2800      	cmp	r0, #0
 800922c:	d0ec      	beq.n	8009208 <_realloc_r+0x1c>
 800922e:	42b5      	cmp	r5, r6
 8009230:	462a      	mov	r2, r5
 8009232:	4621      	mov	r1, r4
 8009234:	bf28      	it	cs
 8009236:	4632      	movcs	r2, r6
 8009238:	f7ff ff86 	bl	8009148 <memcpy>
 800923c:	4621      	mov	r1, r4
 800923e:	4640      	mov	r0, r8
 8009240:	f7fe ff16 	bl	8008070 <_free_r>
 8009244:	463c      	mov	r4, r7
 8009246:	e7e0      	b.n	800920a <_realloc_r+0x1e>

08009248 <__ascii_wctomb>:
 8009248:	4603      	mov	r3, r0
 800924a:	4608      	mov	r0, r1
 800924c:	b141      	cbz	r1, 8009260 <__ascii_wctomb+0x18>
 800924e:	2aff      	cmp	r2, #255	@ 0xff
 8009250:	d904      	bls.n	800925c <__ascii_wctomb+0x14>
 8009252:	228a      	movs	r2, #138	@ 0x8a
 8009254:	f04f 30ff 	mov.w	r0, #4294967295
 8009258:	601a      	str	r2, [r3, #0]
 800925a:	4770      	bx	lr
 800925c:	2001      	movs	r0, #1
 800925e:	700a      	strb	r2, [r1, #0]
 8009260:	4770      	bx	lr
	...

08009264 <fiprintf>:
 8009264:	b40e      	push	{r1, r2, r3}
 8009266:	b503      	push	{r0, r1, lr}
 8009268:	4601      	mov	r1, r0
 800926a:	ab03      	add	r3, sp, #12
 800926c:	4805      	ldr	r0, [pc, #20]	@ (8009284 <fiprintf+0x20>)
 800926e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009272:	6800      	ldr	r0, [r0, #0]
 8009274:	9301      	str	r3, [sp, #4]
 8009276:	f7ff fcf9 	bl	8008c6c <_vfiprintf_r>
 800927a:	b002      	add	sp, #8
 800927c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009280:	b003      	add	sp, #12
 8009282:	4770      	bx	lr
 8009284:	20000020 	.word	0x20000020

08009288 <abort>:
 8009288:	2006      	movs	r0, #6
 800928a:	b508      	push	{r3, lr}
 800928c:	f000 f834 	bl	80092f8 <raise>
 8009290:	2001      	movs	r0, #1
 8009292:	f7fa fffe 	bl	8004292 <_exit>

08009296 <_malloc_usable_size_r>:
 8009296:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800929a:	1f18      	subs	r0, r3, #4
 800929c:	2b00      	cmp	r3, #0
 800929e:	bfbc      	itt	lt
 80092a0:	580b      	ldrlt	r3, [r1, r0]
 80092a2:	18c0      	addlt	r0, r0, r3
 80092a4:	4770      	bx	lr

080092a6 <_raise_r>:
 80092a6:	291f      	cmp	r1, #31
 80092a8:	b538      	push	{r3, r4, r5, lr}
 80092aa:	4605      	mov	r5, r0
 80092ac:	460c      	mov	r4, r1
 80092ae:	d904      	bls.n	80092ba <_raise_r+0x14>
 80092b0:	2316      	movs	r3, #22
 80092b2:	6003      	str	r3, [r0, #0]
 80092b4:	f04f 30ff 	mov.w	r0, #4294967295
 80092b8:	bd38      	pop	{r3, r4, r5, pc}
 80092ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80092bc:	b112      	cbz	r2, 80092c4 <_raise_r+0x1e>
 80092be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80092c2:	b94b      	cbnz	r3, 80092d8 <_raise_r+0x32>
 80092c4:	4628      	mov	r0, r5
 80092c6:	f000 f831 	bl	800932c <_getpid_r>
 80092ca:	4622      	mov	r2, r4
 80092cc:	4601      	mov	r1, r0
 80092ce:	4628      	mov	r0, r5
 80092d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092d4:	f000 b818 	b.w	8009308 <_kill_r>
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d00a      	beq.n	80092f2 <_raise_r+0x4c>
 80092dc:	1c59      	adds	r1, r3, #1
 80092de:	d103      	bne.n	80092e8 <_raise_r+0x42>
 80092e0:	2316      	movs	r3, #22
 80092e2:	6003      	str	r3, [r0, #0]
 80092e4:	2001      	movs	r0, #1
 80092e6:	e7e7      	b.n	80092b8 <_raise_r+0x12>
 80092e8:	2100      	movs	r1, #0
 80092ea:	4620      	mov	r0, r4
 80092ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80092f0:	4798      	blx	r3
 80092f2:	2000      	movs	r0, #0
 80092f4:	e7e0      	b.n	80092b8 <_raise_r+0x12>
	...

080092f8 <raise>:
 80092f8:	4b02      	ldr	r3, [pc, #8]	@ (8009304 <raise+0xc>)
 80092fa:	4601      	mov	r1, r0
 80092fc:	6818      	ldr	r0, [r3, #0]
 80092fe:	f7ff bfd2 	b.w	80092a6 <_raise_r>
 8009302:	bf00      	nop
 8009304:	20000020 	.word	0x20000020

08009308 <_kill_r>:
 8009308:	b538      	push	{r3, r4, r5, lr}
 800930a:	2300      	movs	r3, #0
 800930c:	4d06      	ldr	r5, [pc, #24]	@ (8009328 <_kill_r+0x20>)
 800930e:	4604      	mov	r4, r0
 8009310:	4608      	mov	r0, r1
 8009312:	4611      	mov	r1, r2
 8009314:	602b      	str	r3, [r5, #0]
 8009316:	f7fa ffac 	bl	8004272 <_kill>
 800931a:	1c43      	adds	r3, r0, #1
 800931c:	d102      	bne.n	8009324 <_kill_r+0x1c>
 800931e:	682b      	ldr	r3, [r5, #0]
 8009320:	b103      	cbz	r3, 8009324 <_kill_r+0x1c>
 8009322:	6023      	str	r3, [r4, #0]
 8009324:	bd38      	pop	{r3, r4, r5, pc}
 8009326:	bf00      	nop
 8009328:	200005f0 	.word	0x200005f0

0800932c <_getpid_r>:
 800932c:	f7fa bf9a 	b.w	8004264 <_getpid>

08009330 <pow>:
 8009330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009334:	4614      	mov	r4, r2
 8009336:	461d      	mov	r5, r3
 8009338:	4680      	mov	r8, r0
 800933a:	4689      	mov	r9, r1
 800933c:	f000 f868 	bl	8009410 <__ieee754_pow>
 8009340:	4622      	mov	r2, r4
 8009342:	4606      	mov	r6, r0
 8009344:	460f      	mov	r7, r1
 8009346:	462b      	mov	r3, r5
 8009348:	4620      	mov	r0, r4
 800934a:	4629      	mov	r1, r5
 800934c:	f7f7 fb76 	bl	8000a3c <__aeabi_dcmpun>
 8009350:	bbc8      	cbnz	r0, 80093c6 <pow+0x96>
 8009352:	2200      	movs	r2, #0
 8009354:	2300      	movs	r3, #0
 8009356:	4640      	mov	r0, r8
 8009358:	4649      	mov	r1, r9
 800935a:	f7f7 fb3d 	bl	80009d8 <__aeabi_dcmpeq>
 800935e:	b1b8      	cbz	r0, 8009390 <pow+0x60>
 8009360:	2200      	movs	r2, #0
 8009362:	2300      	movs	r3, #0
 8009364:	4620      	mov	r0, r4
 8009366:	4629      	mov	r1, r5
 8009368:	f7f7 fb36 	bl	80009d8 <__aeabi_dcmpeq>
 800936c:	2800      	cmp	r0, #0
 800936e:	d141      	bne.n	80093f4 <pow+0xc4>
 8009370:	4620      	mov	r0, r4
 8009372:	4629      	mov	r1, r5
 8009374:	f000 f844 	bl	8009400 <finite>
 8009378:	b328      	cbz	r0, 80093c6 <pow+0x96>
 800937a:	2200      	movs	r2, #0
 800937c:	2300      	movs	r3, #0
 800937e:	4620      	mov	r0, r4
 8009380:	4629      	mov	r1, r5
 8009382:	f7f7 fb33 	bl	80009ec <__aeabi_dcmplt>
 8009386:	b1f0      	cbz	r0, 80093c6 <pow+0x96>
 8009388:	f7fd ffe4 	bl	8007354 <__errno>
 800938c:	2322      	movs	r3, #34	@ 0x22
 800938e:	e019      	b.n	80093c4 <pow+0x94>
 8009390:	4630      	mov	r0, r6
 8009392:	4639      	mov	r1, r7
 8009394:	f000 f834 	bl	8009400 <finite>
 8009398:	b9c8      	cbnz	r0, 80093ce <pow+0x9e>
 800939a:	4640      	mov	r0, r8
 800939c:	4649      	mov	r1, r9
 800939e:	f000 f82f 	bl	8009400 <finite>
 80093a2:	b1a0      	cbz	r0, 80093ce <pow+0x9e>
 80093a4:	4620      	mov	r0, r4
 80093a6:	4629      	mov	r1, r5
 80093a8:	f000 f82a 	bl	8009400 <finite>
 80093ac:	b178      	cbz	r0, 80093ce <pow+0x9e>
 80093ae:	4632      	mov	r2, r6
 80093b0:	463b      	mov	r3, r7
 80093b2:	4630      	mov	r0, r6
 80093b4:	4639      	mov	r1, r7
 80093b6:	f7f7 fb41 	bl	8000a3c <__aeabi_dcmpun>
 80093ba:	2800      	cmp	r0, #0
 80093bc:	d0e4      	beq.n	8009388 <pow+0x58>
 80093be:	f7fd ffc9 	bl	8007354 <__errno>
 80093c2:	2321      	movs	r3, #33	@ 0x21
 80093c4:	6003      	str	r3, [r0, #0]
 80093c6:	4630      	mov	r0, r6
 80093c8:	4639      	mov	r1, r7
 80093ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093ce:	2200      	movs	r2, #0
 80093d0:	2300      	movs	r3, #0
 80093d2:	4630      	mov	r0, r6
 80093d4:	4639      	mov	r1, r7
 80093d6:	f7f7 faff 	bl	80009d8 <__aeabi_dcmpeq>
 80093da:	2800      	cmp	r0, #0
 80093dc:	d0f3      	beq.n	80093c6 <pow+0x96>
 80093de:	4640      	mov	r0, r8
 80093e0:	4649      	mov	r1, r9
 80093e2:	f000 f80d 	bl	8009400 <finite>
 80093e6:	2800      	cmp	r0, #0
 80093e8:	d0ed      	beq.n	80093c6 <pow+0x96>
 80093ea:	4620      	mov	r0, r4
 80093ec:	4629      	mov	r1, r5
 80093ee:	f000 f807 	bl	8009400 <finite>
 80093f2:	e7c8      	b.n	8009386 <pow+0x56>
 80093f4:	2600      	movs	r6, #0
 80093f6:	4f01      	ldr	r7, [pc, #4]	@ (80093fc <pow+0xcc>)
 80093f8:	e7e5      	b.n	80093c6 <pow+0x96>
 80093fa:	bf00      	nop
 80093fc:	3ff00000 	.word	0x3ff00000

08009400 <finite>:
 8009400:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 8009404:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009408:	0fc0      	lsrs	r0, r0, #31
 800940a:	4770      	bx	lr
 800940c:	0000      	movs	r0, r0
	...

08009410 <__ieee754_pow>:
 8009410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009414:	b091      	sub	sp, #68	@ 0x44
 8009416:	e9cd 2300 	strd	r2, r3, [sp]
 800941a:	468b      	mov	fp, r1
 800941c:	e9dd 1800 	ldrd	r1, r8, [sp]
 8009420:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 8009424:	4682      	mov	sl, r0
 8009426:	ea57 0001 	orrs.w	r0, r7, r1
 800942a:	d112      	bne.n	8009452 <__ieee754_pow+0x42>
 800942c:	4653      	mov	r3, sl
 800942e:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 8009432:	18db      	adds	r3, r3, r3
 8009434:	4152      	adcs	r2, r2
 8009436:	4298      	cmp	r0, r3
 8009438:	4b91      	ldr	r3, [pc, #580]	@ (8009680 <__ieee754_pow+0x270>)
 800943a:	4193      	sbcs	r3, r2
 800943c:	f080 84ce 	bcs.w	8009ddc <__ieee754_pow+0x9cc>
 8009440:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009444:	4650      	mov	r0, sl
 8009446:	4659      	mov	r1, fp
 8009448:	f7f6 fea8 	bl	800019c <__adddf3>
 800944c:	b011      	add	sp, #68	@ 0x44
 800944e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009452:	4b8c      	ldr	r3, [pc, #560]	@ (8009684 <__ieee754_pow+0x274>)
 8009454:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 8009458:	429e      	cmp	r6, r3
 800945a:	465d      	mov	r5, fp
 800945c:	46d1      	mov	r9, sl
 800945e:	d807      	bhi.n	8009470 <__ieee754_pow+0x60>
 8009460:	d102      	bne.n	8009468 <__ieee754_pow+0x58>
 8009462:	f1ba 0f00 	cmp.w	sl, #0
 8009466:	d1eb      	bne.n	8009440 <__ieee754_pow+0x30>
 8009468:	429f      	cmp	r7, r3
 800946a:	d801      	bhi.n	8009470 <__ieee754_pow+0x60>
 800946c:	d10f      	bne.n	800948e <__ieee754_pow+0x7e>
 800946e:	b171      	cbz	r1, 800948e <__ieee754_pow+0x7e>
 8009470:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009474:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009478:	ea55 0509 	orrs.w	r5, r5, r9
 800947c:	d1e0      	bne.n	8009440 <__ieee754_pow+0x30>
 800947e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009482:	18db      	adds	r3, r3, r3
 8009484:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009488:	4152      	adcs	r2, r2
 800948a:	429d      	cmp	r5, r3
 800948c:	e7d4      	b.n	8009438 <__ieee754_pow+0x28>
 800948e:	2d00      	cmp	r5, #0
 8009490:	4633      	mov	r3, r6
 8009492:	da39      	bge.n	8009508 <__ieee754_pow+0xf8>
 8009494:	4a7c      	ldr	r2, [pc, #496]	@ (8009688 <__ieee754_pow+0x278>)
 8009496:	4297      	cmp	r7, r2
 8009498:	d84e      	bhi.n	8009538 <__ieee754_pow+0x128>
 800949a:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800949e:	4297      	cmp	r7, r2
 80094a0:	f240 84ab 	bls.w	8009dfa <__ieee754_pow+0x9ea>
 80094a4:	153a      	asrs	r2, r7, #20
 80094a6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80094aa:	2a14      	cmp	r2, #20
 80094ac:	dd0f      	ble.n	80094ce <__ieee754_pow+0xbe>
 80094ae:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80094b2:	fa21 f402 	lsr.w	r4, r1, r2
 80094b6:	fa04 f202 	lsl.w	r2, r4, r2
 80094ba:	428a      	cmp	r2, r1
 80094bc:	f040 849d 	bne.w	8009dfa <__ieee754_pow+0x9ea>
 80094c0:	f004 0401 	and.w	r4, r4, #1
 80094c4:	f1c4 0402 	rsb	r4, r4, #2
 80094c8:	2900      	cmp	r1, #0
 80094ca:	d15a      	bne.n	8009582 <__ieee754_pow+0x172>
 80094cc:	e00e      	b.n	80094ec <__ieee754_pow+0xdc>
 80094ce:	2900      	cmp	r1, #0
 80094d0:	d156      	bne.n	8009580 <__ieee754_pow+0x170>
 80094d2:	f1c2 0214 	rsb	r2, r2, #20
 80094d6:	fa47 f402 	asr.w	r4, r7, r2
 80094da:	fa04 f202 	lsl.w	r2, r4, r2
 80094de:	42ba      	cmp	r2, r7
 80094e0:	f040 8488 	bne.w	8009df4 <__ieee754_pow+0x9e4>
 80094e4:	f004 0401 	and.w	r4, r4, #1
 80094e8:	f1c4 0402 	rsb	r4, r4, #2
 80094ec:	4a67      	ldr	r2, [pc, #412]	@ (800968c <__ieee754_pow+0x27c>)
 80094ee:	4297      	cmp	r7, r2
 80094f0:	d130      	bne.n	8009554 <__ieee754_pow+0x144>
 80094f2:	f1b8 0f00 	cmp.w	r8, #0
 80094f6:	f280 8479 	bge.w	8009dec <__ieee754_pow+0x9dc>
 80094fa:	4652      	mov	r2, sl
 80094fc:	465b      	mov	r3, fp
 80094fe:	2000      	movs	r0, #0
 8009500:	4962      	ldr	r1, [pc, #392]	@ (800968c <__ieee754_pow+0x27c>)
 8009502:	f7f7 f92b 	bl	800075c <__aeabi_ddiv>
 8009506:	e7a1      	b.n	800944c <__ieee754_pow+0x3c>
 8009508:	2400      	movs	r4, #0
 800950a:	2900      	cmp	r1, #0
 800950c:	d139      	bne.n	8009582 <__ieee754_pow+0x172>
 800950e:	4a5d      	ldr	r2, [pc, #372]	@ (8009684 <__ieee754_pow+0x274>)
 8009510:	4297      	cmp	r7, r2
 8009512:	d1eb      	bne.n	80094ec <__ieee754_pow+0xdc>
 8009514:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 8009518:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800951c:	ea53 0309 	orrs.w	r3, r3, r9
 8009520:	f000 845c 	beq.w	8009ddc <__ieee754_pow+0x9cc>
 8009524:	4b5a      	ldr	r3, [pc, #360]	@ (8009690 <__ieee754_pow+0x280>)
 8009526:	429e      	cmp	r6, r3
 8009528:	d908      	bls.n	800953c <__ieee754_pow+0x12c>
 800952a:	f1b8 0f00 	cmp.w	r8, #0
 800952e:	f2c0 8459 	blt.w	8009de4 <__ieee754_pow+0x9d4>
 8009532:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009536:	e789      	b.n	800944c <__ieee754_pow+0x3c>
 8009538:	2402      	movs	r4, #2
 800953a:	e7e6      	b.n	800950a <__ieee754_pow+0xfa>
 800953c:	f1b8 0f00 	cmp.w	r8, #0
 8009540:	f04f 0000 	mov.w	r0, #0
 8009544:	f04f 0100 	mov.w	r1, #0
 8009548:	da80      	bge.n	800944c <__ieee754_pow+0x3c>
 800954a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800954e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009552:	e77b      	b.n	800944c <__ieee754_pow+0x3c>
 8009554:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8009558:	d106      	bne.n	8009568 <__ieee754_pow+0x158>
 800955a:	4652      	mov	r2, sl
 800955c:	465b      	mov	r3, fp
 800955e:	4650      	mov	r0, sl
 8009560:	4659      	mov	r1, fp
 8009562:	f7f6 ffd1 	bl	8000508 <__aeabi_dmul>
 8009566:	e771      	b.n	800944c <__ieee754_pow+0x3c>
 8009568:	4a4a      	ldr	r2, [pc, #296]	@ (8009694 <__ieee754_pow+0x284>)
 800956a:	4590      	cmp	r8, r2
 800956c:	d109      	bne.n	8009582 <__ieee754_pow+0x172>
 800956e:	2d00      	cmp	r5, #0
 8009570:	db07      	blt.n	8009582 <__ieee754_pow+0x172>
 8009572:	4650      	mov	r0, sl
 8009574:	4659      	mov	r1, fp
 8009576:	b011      	add	sp, #68	@ 0x44
 8009578:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800957c:	f000 bd12 	b.w	8009fa4 <__ieee754_sqrt>
 8009580:	2400      	movs	r4, #0
 8009582:	4650      	mov	r0, sl
 8009584:	4659      	mov	r1, fp
 8009586:	9302      	str	r3, [sp, #8]
 8009588:	f000 fc6a 	bl	8009e60 <fabs>
 800958c:	9b02      	ldr	r3, [sp, #8]
 800958e:	f1b9 0f00 	cmp.w	r9, #0
 8009592:	d127      	bne.n	80095e4 <__ieee754_pow+0x1d4>
 8009594:	4a3d      	ldr	r2, [pc, #244]	@ (800968c <__ieee754_pow+0x27c>)
 8009596:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 800959a:	4594      	cmp	ip, r2
 800959c:	d000      	beq.n	80095a0 <__ieee754_pow+0x190>
 800959e:	bb0e      	cbnz	r6, 80095e4 <__ieee754_pow+0x1d4>
 80095a0:	f1b8 0f00 	cmp.w	r8, #0
 80095a4:	da05      	bge.n	80095b2 <__ieee754_pow+0x1a2>
 80095a6:	4602      	mov	r2, r0
 80095a8:	460b      	mov	r3, r1
 80095aa:	2000      	movs	r0, #0
 80095ac:	4937      	ldr	r1, [pc, #220]	@ (800968c <__ieee754_pow+0x27c>)
 80095ae:	f7f7 f8d5 	bl	800075c <__aeabi_ddiv>
 80095b2:	2d00      	cmp	r5, #0
 80095b4:	f6bf af4a 	bge.w	800944c <__ieee754_pow+0x3c>
 80095b8:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 80095bc:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80095c0:	4326      	orrs	r6, r4
 80095c2:	d108      	bne.n	80095d6 <__ieee754_pow+0x1c6>
 80095c4:	4602      	mov	r2, r0
 80095c6:	460b      	mov	r3, r1
 80095c8:	4610      	mov	r0, r2
 80095ca:	4619      	mov	r1, r3
 80095cc:	f7f6 fde4 	bl	8000198 <__aeabi_dsub>
 80095d0:	4602      	mov	r2, r0
 80095d2:	460b      	mov	r3, r1
 80095d4:	e795      	b.n	8009502 <__ieee754_pow+0xf2>
 80095d6:	2c01      	cmp	r4, #1
 80095d8:	f47f af38 	bne.w	800944c <__ieee754_pow+0x3c>
 80095dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80095e0:	4619      	mov	r1, r3
 80095e2:	e733      	b.n	800944c <__ieee754_pow+0x3c>
 80095e4:	0fea      	lsrs	r2, r5, #31
 80095e6:	3a01      	subs	r2, #1
 80095e8:	ea52 0c04 	orrs.w	ip, r2, r4
 80095ec:	d102      	bne.n	80095f4 <__ieee754_pow+0x1e4>
 80095ee:	4652      	mov	r2, sl
 80095f0:	465b      	mov	r3, fp
 80095f2:	e7e9      	b.n	80095c8 <__ieee754_pow+0x1b8>
 80095f4:	f04f 0900 	mov.w	r9, #0
 80095f8:	3c01      	subs	r4, #1
 80095fa:	4314      	orrs	r4, r2
 80095fc:	bf14      	ite	ne
 80095fe:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 800968c <__ieee754_pow+0x27c>
 8009602:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 8009698 <__ieee754_pow+0x288>
 8009606:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 800960a:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 800960e:	f240 8107 	bls.w	8009820 <__ieee754_pow+0x410>
 8009612:	4b22      	ldr	r3, [pc, #136]	@ (800969c <__ieee754_pow+0x28c>)
 8009614:	429f      	cmp	r7, r3
 8009616:	4b1e      	ldr	r3, [pc, #120]	@ (8009690 <__ieee754_pow+0x280>)
 8009618:	d913      	bls.n	8009642 <__ieee754_pow+0x232>
 800961a:	429e      	cmp	r6, r3
 800961c:	d808      	bhi.n	8009630 <__ieee754_pow+0x220>
 800961e:	f1b8 0f00 	cmp.w	r8, #0
 8009622:	da08      	bge.n	8009636 <__ieee754_pow+0x226>
 8009624:	2000      	movs	r0, #0
 8009626:	b011      	add	sp, #68	@ 0x44
 8009628:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800962c:	f000 bcb4 	b.w	8009f98 <__math_oflow>
 8009630:	f1b8 0f00 	cmp.w	r8, #0
 8009634:	dcf6      	bgt.n	8009624 <__ieee754_pow+0x214>
 8009636:	2000      	movs	r0, #0
 8009638:	b011      	add	sp, #68	@ 0x44
 800963a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800963e:	f000 bca6 	b.w	8009f8e <__math_uflow>
 8009642:	429e      	cmp	r6, r3
 8009644:	d20c      	bcs.n	8009660 <__ieee754_pow+0x250>
 8009646:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800964a:	2200      	movs	r2, #0
 800964c:	2300      	movs	r3, #0
 800964e:	f7f7 f9cd 	bl	80009ec <__aeabi_dcmplt>
 8009652:	3800      	subs	r0, #0
 8009654:	bf18      	it	ne
 8009656:	2001      	movne	r0, #1
 8009658:	f1b8 0f00 	cmp.w	r8, #0
 800965c:	daec      	bge.n	8009638 <__ieee754_pow+0x228>
 800965e:	e7e2      	b.n	8009626 <__ieee754_pow+0x216>
 8009660:	4b0a      	ldr	r3, [pc, #40]	@ (800968c <__ieee754_pow+0x27c>)
 8009662:	2200      	movs	r2, #0
 8009664:	429e      	cmp	r6, r3
 8009666:	d91b      	bls.n	80096a0 <__ieee754_pow+0x290>
 8009668:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800966c:	2300      	movs	r3, #0
 800966e:	f7f7 f9bd 	bl	80009ec <__aeabi_dcmplt>
 8009672:	3800      	subs	r0, #0
 8009674:	bf18      	it	ne
 8009676:	2001      	movne	r0, #1
 8009678:	f1b8 0f00 	cmp.w	r8, #0
 800967c:	dcd3      	bgt.n	8009626 <__ieee754_pow+0x216>
 800967e:	e7db      	b.n	8009638 <__ieee754_pow+0x228>
 8009680:	fff00000 	.word	0xfff00000
 8009684:	7ff00000 	.word	0x7ff00000
 8009688:	433fffff 	.word	0x433fffff
 800968c:	3ff00000 	.word	0x3ff00000
 8009690:	3fefffff 	.word	0x3fefffff
 8009694:	3fe00000 	.word	0x3fe00000
 8009698:	bff00000 	.word	0xbff00000
 800969c:	43f00000 	.word	0x43f00000
 80096a0:	4b5b      	ldr	r3, [pc, #364]	@ (8009810 <__ieee754_pow+0x400>)
 80096a2:	f7f6 fd79 	bl	8000198 <__aeabi_dsub>
 80096a6:	a352      	add	r3, pc, #328	@ (adr r3, 80097f0 <__ieee754_pow+0x3e0>)
 80096a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ac:	4604      	mov	r4, r0
 80096ae:	460d      	mov	r5, r1
 80096b0:	f7f6 ff2a 	bl	8000508 <__aeabi_dmul>
 80096b4:	a350      	add	r3, pc, #320	@ (adr r3, 80097f8 <__ieee754_pow+0x3e8>)
 80096b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ba:	4606      	mov	r6, r0
 80096bc:	460f      	mov	r7, r1
 80096be:	4620      	mov	r0, r4
 80096c0:	4629      	mov	r1, r5
 80096c2:	f7f6 ff21 	bl	8000508 <__aeabi_dmul>
 80096c6:	2200      	movs	r2, #0
 80096c8:	4682      	mov	sl, r0
 80096ca:	468b      	mov	fp, r1
 80096cc:	4620      	mov	r0, r4
 80096ce:	4629      	mov	r1, r5
 80096d0:	4b50      	ldr	r3, [pc, #320]	@ (8009814 <__ieee754_pow+0x404>)
 80096d2:	f7f6 ff19 	bl	8000508 <__aeabi_dmul>
 80096d6:	4602      	mov	r2, r0
 80096d8:	460b      	mov	r3, r1
 80096da:	a149      	add	r1, pc, #292	@ (adr r1, 8009800 <__ieee754_pow+0x3f0>)
 80096dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096e0:	f7f6 fd5a 	bl	8000198 <__aeabi_dsub>
 80096e4:	4622      	mov	r2, r4
 80096e6:	462b      	mov	r3, r5
 80096e8:	f7f6 ff0e 	bl	8000508 <__aeabi_dmul>
 80096ec:	4602      	mov	r2, r0
 80096ee:	460b      	mov	r3, r1
 80096f0:	2000      	movs	r0, #0
 80096f2:	4949      	ldr	r1, [pc, #292]	@ (8009818 <__ieee754_pow+0x408>)
 80096f4:	f7f6 fd50 	bl	8000198 <__aeabi_dsub>
 80096f8:	4622      	mov	r2, r4
 80096fa:	4680      	mov	r8, r0
 80096fc:	4689      	mov	r9, r1
 80096fe:	462b      	mov	r3, r5
 8009700:	4620      	mov	r0, r4
 8009702:	4629      	mov	r1, r5
 8009704:	f7f6 ff00 	bl	8000508 <__aeabi_dmul>
 8009708:	4602      	mov	r2, r0
 800970a:	460b      	mov	r3, r1
 800970c:	4640      	mov	r0, r8
 800970e:	4649      	mov	r1, r9
 8009710:	f7f6 fefa 	bl	8000508 <__aeabi_dmul>
 8009714:	a33c      	add	r3, pc, #240	@ (adr r3, 8009808 <__ieee754_pow+0x3f8>)
 8009716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800971a:	f7f6 fef5 	bl	8000508 <__aeabi_dmul>
 800971e:	4602      	mov	r2, r0
 8009720:	460b      	mov	r3, r1
 8009722:	4650      	mov	r0, sl
 8009724:	4659      	mov	r1, fp
 8009726:	f7f6 fd37 	bl	8000198 <__aeabi_dsub>
 800972a:	2400      	movs	r4, #0
 800972c:	4602      	mov	r2, r0
 800972e:	460b      	mov	r3, r1
 8009730:	4680      	mov	r8, r0
 8009732:	4689      	mov	r9, r1
 8009734:	4630      	mov	r0, r6
 8009736:	4639      	mov	r1, r7
 8009738:	f7f6 fd30 	bl	800019c <__adddf3>
 800973c:	4632      	mov	r2, r6
 800973e:	463b      	mov	r3, r7
 8009740:	4620      	mov	r0, r4
 8009742:	460d      	mov	r5, r1
 8009744:	f7f6 fd28 	bl	8000198 <__aeabi_dsub>
 8009748:	4602      	mov	r2, r0
 800974a:	460b      	mov	r3, r1
 800974c:	4640      	mov	r0, r8
 800974e:	4649      	mov	r1, r9
 8009750:	f7f6 fd22 	bl	8000198 <__aeabi_dsub>
 8009754:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009758:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800975c:	2300      	movs	r3, #0
 800975e:	9304      	str	r3, [sp, #16]
 8009760:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009764:	4606      	mov	r6, r0
 8009766:	460f      	mov	r7, r1
 8009768:	e9dd 0100 	ldrd	r0, r1, [sp]
 800976c:	4652      	mov	r2, sl
 800976e:	465b      	mov	r3, fp
 8009770:	f7f6 fd12 	bl	8000198 <__aeabi_dsub>
 8009774:	4622      	mov	r2, r4
 8009776:	462b      	mov	r3, r5
 8009778:	f7f6 fec6 	bl	8000508 <__aeabi_dmul>
 800977c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009780:	4680      	mov	r8, r0
 8009782:	4689      	mov	r9, r1
 8009784:	4630      	mov	r0, r6
 8009786:	4639      	mov	r1, r7
 8009788:	f7f6 febe 	bl	8000508 <__aeabi_dmul>
 800978c:	4602      	mov	r2, r0
 800978e:	460b      	mov	r3, r1
 8009790:	4640      	mov	r0, r8
 8009792:	4649      	mov	r1, r9
 8009794:	f7f6 fd02 	bl	800019c <__adddf3>
 8009798:	4652      	mov	r2, sl
 800979a:	465b      	mov	r3, fp
 800979c:	4606      	mov	r6, r0
 800979e:	460f      	mov	r7, r1
 80097a0:	4620      	mov	r0, r4
 80097a2:	4629      	mov	r1, r5
 80097a4:	f7f6 feb0 	bl	8000508 <__aeabi_dmul>
 80097a8:	460b      	mov	r3, r1
 80097aa:	4602      	mov	r2, r0
 80097ac:	4680      	mov	r8, r0
 80097ae:	4689      	mov	r9, r1
 80097b0:	4630      	mov	r0, r6
 80097b2:	4639      	mov	r1, r7
 80097b4:	f7f6 fcf2 	bl	800019c <__adddf3>
 80097b8:	4b18      	ldr	r3, [pc, #96]	@ (800981c <__ieee754_pow+0x40c>)
 80097ba:	4604      	mov	r4, r0
 80097bc:	4299      	cmp	r1, r3
 80097be:	460d      	mov	r5, r1
 80097c0:	468a      	mov	sl, r1
 80097c2:	468b      	mov	fp, r1
 80097c4:	f340 82e0 	ble.w	8009d88 <__ieee754_pow+0x978>
 80097c8:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80097cc:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80097d0:	4303      	orrs	r3, r0
 80097d2:	f000 81df 	beq.w	8009b94 <__ieee754_pow+0x784>
 80097d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097da:	2200      	movs	r2, #0
 80097dc:	2300      	movs	r3, #0
 80097de:	f7f7 f905 	bl	80009ec <__aeabi_dcmplt>
 80097e2:	3800      	subs	r0, #0
 80097e4:	bf18      	it	ne
 80097e6:	2001      	movne	r0, #1
 80097e8:	e71d      	b.n	8009626 <__ieee754_pow+0x216>
 80097ea:	bf00      	nop
 80097ec:	f3af 8000 	nop.w
 80097f0:	60000000 	.word	0x60000000
 80097f4:	3ff71547 	.word	0x3ff71547
 80097f8:	f85ddf44 	.word	0xf85ddf44
 80097fc:	3e54ae0b 	.word	0x3e54ae0b
 8009800:	55555555 	.word	0x55555555
 8009804:	3fd55555 	.word	0x3fd55555
 8009808:	652b82fe 	.word	0x652b82fe
 800980c:	3ff71547 	.word	0x3ff71547
 8009810:	3ff00000 	.word	0x3ff00000
 8009814:	3fd00000 	.word	0x3fd00000
 8009818:	3fe00000 	.word	0x3fe00000
 800981c:	408fffff 	.word	0x408fffff
 8009820:	4ad3      	ldr	r2, [pc, #844]	@ (8009b70 <__ieee754_pow+0x760>)
 8009822:	402a      	ands	r2, r5
 8009824:	2a00      	cmp	r2, #0
 8009826:	f040 817a 	bne.w	8009b1e <__ieee754_pow+0x70e>
 800982a:	4bd2      	ldr	r3, [pc, #840]	@ (8009b74 <__ieee754_pow+0x764>)
 800982c:	2200      	movs	r2, #0
 800982e:	f7f6 fe6b 	bl	8000508 <__aeabi_dmul>
 8009832:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 8009836:	460b      	mov	r3, r1
 8009838:	151a      	asrs	r2, r3, #20
 800983a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800983e:	4422      	add	r2, r4
 8009840:	920a      	str	r2, [sp, #40]	@ 0x28
 8009842:	4acd      	ldr	r2, [pc, #820]	@ (8009b78 <__ieee754_pow+0x768>)
 8009844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009848:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800984c:	4293      	cmp	r3, r2
 800984e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009852:	dd08      	ble.n	8009866 <__ieee754_pow+0x456>
 8009854:	4ac9      	ldr	r2, [pc, #804]	@ (8009b7c <__ieee754_pow+0x76c>)
 8009856:	4293      	cmp	r3, r2
 8009858:	f340 8163 	ble.w	8009b22 <__ieee754_pow+0x712>
 800985c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800985e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009862:	3301      	adds	r3, #1
 8009864:	930a      	str	r3, [sp, #40]	@ 0x28
 8009866:	2600      	movs	r6, #0
 8009868:	00f3      	lsls	r3, r6, #3
 800986a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800986c:	4bc4      	ldr	r3, [pc, #784]	@ (8009b80 <__ieee754_pow+0x770>)
 800986e:	4629      	mov	r1, r5
 8009870:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009874:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009878:	461a      	mov	r2, r3
 800987a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800987e:	4623      	mov	r3, r4
 8009880:	4682      	mov	sl, r0
 8009882:	f7f6 fc89 	bl	8000198 <__aeabi_dsub>
 8009886:	4652      	mov	r2, sl
 8009888:	462b      	mov	r3, r5
 800988a:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800988e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009892:	f7f6 fc83 	bl	800019c <__adddf3>
 8009896:	4602      	mov	r2, r0
 8009898:	460b      	mov	r3, r1
 800989a:	2000      	movs	r0, #0
 800989c:	49b9      	ldr	r1, [pc, #740]	@ (8009b84 <__ieee754_pow+0x774>)
 800989e:	f7f6 ff5d 	bl	800075c <__aeabi_ddiv>
 80098a2:	4602      	mov	r2, r0
 80098a4:	460b      	mov	r3, r1
 80098a6:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80098aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098ae:	f7f6 fe2b 	bl	8000508 <__aeabi_dmul>
 80098b2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80098b6:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80098ba:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80098be:	2300      	movs	r3, #0
 80098c0:	2200      	movs	r2, #0
 80098c2:	46ab      	mov	fp, r5
 80098c4:	106d      	asrs	r5, r5, #1
 80098c6:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80098ca:	9304      	str	r3, [sp, #16]
 80098cc:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80098d0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80098d4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80098d8:	4640      	mov	r0, r8
 80098da:	4649      	mov	r1, r9
 80098dc:	4614      	mov	r4, r2
 80098de:	461d      	mov	r5, r3
 80098e0:	f7f6 fe12 	bl	8000508 <__aeabi_dmul>
 80098e4:	4602      	mov	r2, r0
 80098e6:	460b      	mov	r3, r1
 80098e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098ec:	f7f6 fc54 	bl	8000198 <__aeabi_dsub>
 80098f0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80098f4:	4606      	mov	r6, r0
 80098f6:	460f      	mov	r7, r1
 80098f8:	4620      	mov	r0, r4
 80098fa:	4629      	mov	r1, r5
 80098fc:	f7f6 fc4c 	bl	8000198 <__aeabi_dsub>
 8009900:	4602      	mov	r2, r0
 8009902:	460b      	mov	r3, r1
 8009904:	4650      	mov	r0, sl
 8009906:	4659      	mov	r1, fp
 8009908:	f7f6 fc46 	bl	8000198 <__aeabi_dsub>
 800990c:	4642      	mov	r2, r8
 800990e:	464b      	mov	r3, r9
 8009910:	f7f6 fdfa 	bl	8000508 <__aeabi_dmul>
 8009914:	4602      	mov	r2, r0
 8009916:	460b      	mov	r3, r1
 8009918:	4630      	mov	r0, r6
 800991a:	4639      	mov	r1, r7
 800991c:	f7f6 fc3c 	bl	8000198 <__aeabi_dsub>
 8009920:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009924:	f7f6 fdf0 	bl	8000508 <__aeabi_dmul>
 8009928:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800992c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009930:	4610      	mov	r0, r2
 8009932:	4619      	mov	r1, r3
 8009934:	f7f6 fde8 	bl	8000508 <__aeabi_dmul>
 8009938:	a37b      	add	r3, pc, #492	@ (adr r3, 8009b28 <__ieee754_pow+0x718>)
 800993a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993e:	4604      	mov	r4, r0
 8009940:	460d      	mov	r5, r1
 8009942:	f7f6 fde1 	bl	8000508 <__aeabi_dmul>
 8009946:	a37a      	add	r3, pc, #488	@ (adr r3, 8009b30 <__ieee754_pow+0x720>)
 8009948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994c:	f7f6 fc26 	bl	800019c <__adddf3>
 8009950:	4622      	mov	r2, r4
 8009952:	462b      	mov	r3, r5
 8009954:	f7f6 fdd8 	bl	8000508 <__aeabi_dmul>
 8009958:	a377      	add	r3, pc, #476	@ (adr r3, 8009b38 <__ieee754_pow+0x728>)
 800995a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995e:	f7f6 fc1d 	bl	800019c <__adddf3>
 8009962:	4622      	mov	r2, r4
 8009964:	462b      	mov	r3, r5
 8009966:	f7f6 fdcf 	bl	8000508 <__aeabi_dmul>
 800996a:	a375      	add	r3, pc, #468	@ (adr r3, 8009b40 <__ieee754_pow+0x730>)
 800996c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009970:	f7f6 fc14 	bl	800019c <__adddf3>
 8009974:	4622      	mov	r2, r4
 8009976:	462b      	mov	r3, r5
 8009978:	f7f6 fdc6 	bl	8000508 <__aeabi_dmul>
 800997c:	a372      	add	r3, pc, #456	@ (adr r3, 8009b48 <__ieee754_pow+0x738>)
 800997e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009982:	f7f6 fc0b 	bl	800019c <__adddf3>
 8009986:	4622      	mov	r2, r4
 8009988:	462b      	mov	r3, r5
 800998a:	f7f6 fdbd 	bl	8000508 <__aeabi_dmul>
 800998e:	a370      	add	r3, pc, #448	@ (adr r3, 8009b50 <__ieee754_pow+0x740>)
 8009990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009994:	f7f6 fc02 	bl	800019c <__adddf3>
 8009998:	4622      	mov	r2, r4
 800999a:	4606      	mov	r6, r0
 800999c:	460f      	mov	r7, r1
 800999e:	462b      	mov	r3, r5
 80099a0:	4620      	mov	r0, r4
 80099a2:	4629      	mov	r1, r5
 80099a4:	f7f6 fdb0 	bl	8000508 <__aeabi_dmul>
 80099a8:	4602      	mov	r2, r0
 80099aa:	460b      	mov	r3, r1
 80099ac:	4630      	mov	r0, r6
 80099ae:	4639      	mov	r1, r7
 80099b0:	f7f6 fdaa 	bl	8000508 <__aeabi_dmul>
 80099b4:	4604      	mov	r4, r0
 80099b6:	460d      	mov	r5, r1
 80099b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099bc:	4642      	mov	r2, r8
 80099be:	464b      	mov	r3, r9
 80099c0:	f7f6 fbec 	bl	800019c <__adddf3>
 80099c4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80099c8:	f7f6 fd9e 	bl	8000508 <__aeabi_dmul>
 80099cc:	4622      	mov	r2, r4
 80099ce:	462b      	mov	r3, r5
 80099d0:	f7f6 fbe4 	bl	800019c <__adddf3>
 80099d4:	4642      	mov	r2, r8
 80099d6:	4682      	mov	sl, r0
 80099d8:	468b      	mov	fp, r1
 80099da:	464b      	mov	r3, r9
 80099dc:	4640      	mov	r0, r8
 80099de:	4649      	mov	r1, r9
 80099e0:	f7f6 fd92 	bl	8000508 <__aeabi_dmul>
 80099e4:	2200      	movs	r2, #0
 80099e6:	4b68      	ldr	r3, [pc, #416]	@ (8009b88 <__ieee754_pow+0x778>)
 80099e8:	4606      	mov	r6, r0
 80099ea:	460f      	mov	r7, r1
 80099ec:	f7f6 fbd6 	bl	800019c <__adddf3>
 80099f0:	4652      	mov	r2, sl
 80099f2:	465b      	mov	r3, fp
 80099f4:	f7f6 fbd2 	bl	800019c <__adddf3>
 80099f8:	2400      	movs	r4, #0
 80099fa:	460d      	mov	r5, r1
 80099fc:	4622      	mov	r2, r4
 80099fe:	460b      	mov	r3, r1
 8009a00:	4640      	mov	r0, r8
 8009a02:	4649      	mov	r1, r9
 8009a04:	f7f6 fd80 	bl	8000508 <__aeabi_dmul>
 8009a08:	2200      	movs	r2, #0
 8009a0a:	4680      	mov	r8, r0
 8009a0c:	4689      	mov	r9, r1
 8009a0e:	4620      	mov	r0, r4
 8009a10:	4629      	mov	r1, r5
 8009a12:	4b5d      	ldr	r3, [pc, #372]	@ (8009b88 <__ieee754_pow+0x778>)
 8009a14:	f7f6 fbc0 	bl	8000198 <__aeabi_dsub>
 8009a18:	4632      	mov	r2, r6
 8009a1a:	463b      	mov	r3, r7
 8009a1c:	f7f6 fbbc 	bl	8000198 <__aeabi_dsub>
 8009a20:	4602      	mov	r2, r0
 8009a22:	460b      	mov	r3, r1
 8009a24:	4650      	mov	r0, sl
 8009a26:	4659      	mov	r1, fp
 8009a28:	f7f6 fbb6 	bl	8000198 <__aeabi_dsub>
 8009a2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a30:	f7f6 fd6a 	bl	8000508 <__aeabi_dmul>
 8009a34:	4622      	mov	r2, r4
 8009a36:	4606      	mov	r6, r0
 8009a38:	460f      	mov	r7, r1
 8009a3a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a3e:	462b      	mov	r3, r5
 8009a40:	f7f6 fd62 	bl	8000508 <__aeabi_dmul>
 8009a44:	4602      	mov	r2, r0
 8009a46:	460b      	mov	r3, r1
 8009a48:	4630      	mov	r0, r6
 8009a4a:	4639      	mov	r1, r7
 8009a4c:	f7f6 fba6 	bl	800019c <__adddf3>
 8009a50:	2400      	movs	r4, #0
 8009a52:	4606      	mov	r6, r0
 8009a54:	460f      	mov	r7, r1
 8009a56:	4602      	mov	r2, r0
 8009a58:	460b      	mov	r3, r1
 8009a5a:	4640      	mov	r0, r8
 8009a5c:	4649      	mov	r1, r9
 8009a5e:	f7f6 fb9d 	bl	800019c <__adddf3>
 8009a62:	a33d      	add	r3, pc, #244	@ (adr r3, 8009b58 <__ieee754_pow+0x748>)
 8009a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a68:	4620      	mov	r0, r4
 8009a6a:	460d      	mov	r5, r1
 8009a6c:	f7f6 fd4c 	bl	8000508 <__aeabi_dmul>
 8009a70:	4642      	mov	r2, r8
 8009a72:	464b      	mov	r3, r9
 8009a74:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009a78:	4620      	mov	r0, r4
 8009a7a:	4629      	mov	r1, r5
 8009a7c:	f7f6 fb8c 	bl	8000198 <__aeabi_dsub>
 8009a80:	4602      	mov	r2, r0
 8009a82:	460b      	mov	r3, r1
 8009a84:	4630      	mov	r0, r6
 8009a86:	4639      	mov	r1, r7
 8009a88:	f7f6 fb86 	bl	8000198 <__aeabi_dsub>
 8009a8c:	a334      	add	r3, pc, #208	@ (adr r3, 8009b60 <__ieee754_pow+0x750>)
 8009a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a92:	f7f6 fd39 	bl	8000508 <__aeabi_dmul>
 8009a96:	a334      	add	r3, pc, #208	@ (adr r3, 8009b68 <__ieee754_pow+0x758>)
 8009a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a9c:	4606      	mov	r6, r0
 8009a9e:	460f      	mov	r7, r1
 8009aa0:	4620      	mov	r0, r4
 8009aa2:	4629      	mov	r1, r5
 8009aa4:	f7f6 fd30 	bl	8000508 <__aeabi_dmul>
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	460b      	mov	r3, r1
 8009aac:	4630      	mov	r0, r6
 8009aae:	4639      	mov	r1, r7
 8009ab0:	f7f6 fb74 	bl	800019c <__adddf3>
 8009ab4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009ab6:	4b35      	ldr	r3, [pc, #212]	@ (8009b8c <__ieee754_pow+0x77c>)
 8009ab8:	2400      	movs	r4, #0
 8009aba:	4413      	add	r3, r2
 8009abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac0:	f7f6 fb6c 	bl	800019c <__adddf3>
 8009ac4:	4682      	mov	sl, r0
 8009ac6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009ac8:	468b      	mov	fp, r1
 8009aca:	f7f6 fcb3 	bl	8000434 <__aeabi_i2d>
 8009ace:	4606      	mov	r6, r0
 8009ad0:	460f      	mov	r7, r1
 8009ad2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009ad4:	4b2e      	ldr	r3, [pc, #184]	@ (8009b90 <__ieee754_pow+0x780>)
 8009ad6:	4413      	add	r3, r2
 8009ad8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009adc:	4652      	mov	r2, sl
 8009ade:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ae2:	465b      	mov	r3, fp
 8009ae4:	f7f6 fb5a 	bl	800019c <__adddf3>
 8009ae8:	4642      	mov	r2, r8
 8009aea:	464b      	mov	r3, r9
 8009aec:	f7f6 fb56 	bl	800019c <__adddf3>
 8009af0:	4632      	mov	r2, r6
 8009af2:	463b      	mov	r3, r7
 8009af4:	f7f6 fb52 	bl	800019c <__adddf3>
 8009af8:	4632      	mov	r2, r6
 8009afa:	463b      	mov	r3, r7
 8009afc:	4620      	mov	r0, r4
 8009afe:	460d      	mov	r5, r1
 8009b00:	f7f6 fb4a 	bl	8000198 <__aeabi_dsub>
 8009b04:	4642      	mov	r2, r8
 8009b06:	464b      	mov	r3, r9
 8009b08:	f7f6 fb46 	bl	8000198 <__aeabi_dsub>
 8009b0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b10:	f7f6 fb42 	bl	8000198 <__aeabi_dsub>
 8009b14:	4602      	mov	r2, r0
 8009b16:	460b      	mov	r3, r1
 8009b18:	4650      	mov	r0, sl
 8009b1a:	4659      	mov	r1, fp
 8009b1c:	e618      	b.n	8009750 <__ieee754_pow+0x340>
 8009b1e:	2400      	movs	r4, #0
 8009b20:	e68a      	b.n	8009838 <__ieee754_pow+0x428>
 8009b22:	2601      	movs	r6, #1
 8009b24:	e6a0      	b.n	8009868 <__ieee754_pow+0x458>
 8009b26:	bf00      	nop
 8009b28:	4a454eef 	.word	0x4a454eef
 8009b2c:	3fca7e28 	.word	0x3fca7e28
 8009b30:	93c9db65 	.word	0x93c9db65
 8009b34:	3fcd864a 	.word	0x3fcd864a
 8009b38:	a91d4101 	.word	0xa91d4101
 8009b3c:	3fd17460 	.word	0x3fd17460
 8009b40:	518f264d 	.word	0x518f264d
 8009b44:	3fd55555 	.word	0x3fd55555
 8009b48:	db6fabff 	.word	0xdb6fabff
 8009b4c:	3fdb6db6 	.word	0x3fdb6db6
 8009b50:	33333303 	.word	0x33333303
 8009b54:	3fe33333 	.word	0x3fe33333
 8009b58:	e0000000 	.word	0xe0000000
 8009b5c:	3feec709 	.word	0x3feec709
 8009b60:	dc3a03fd 	.word	0xdc3a03fd
 8009b64:	3feec709 	.word	0x3feec709
 8009b68:	145b01f5 	.word	0x145b01f5
 8009b6c:	be3e2fe0 	.word	0xbe3e2fe0
 8009b70:	7ff00000 	.word	0x7ff00000
 8009b74:	43400000 	.word	0x43400000
 8009b78:	0003988e 	.word	0x0003988e
 8009b7c:	000bb679 	.word	0x000bb679
 8009b80:	0800a6e8 	.word	0x0800a6e8
 8009b84:	3ff00000 	.word	0x3ff00000
 8009b88:	40080000 	.word	0x40080000
 8009b8c:	0800a6c8 	.word	0x0800a6c8
 8009b90:	0800a6d8 	.word	0x0800a6d8
 8009b94:	a39a      	add	r3, pc, #616	@ (adr r3, 8009e00 <__ieee754_pow+0x9f0>)
 8009b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	f7f6 fafd 	bl	800019c <__adddf3>
 8009ba2:	4642      	mov	r2, r8
 8009ba4:	e9cd 0100 	strd	r0, r1, [sp]
 8009ba8:	464b      	mov	r3, r9
 8009baa:	4620      	mov	r0, r4
 8009bac:	4629      	mov	r1, r5
 8009bae:	f7f6 faf3 	bl	8000198 <__aeabi_dsub>
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	460b      	mov	r3, r1
 8009bb6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bba:	f7f6 ff35 	bl	8000a28 <__aeabi_dcmpgt>
 8009bbe:	2800      	cmp	r0, #0
 8009bc0:	f47f ae09 	bne.w	80097d6 <__ieee754_pow+0x3c6>
 8009bc4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009bc8:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8009bcc:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8009bd0:	fa43 fa0a 	asr.w	sl, r3, sl
 8009bd4:	44da      	add	sl, fp
 8009bd6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009bda:	489b      	ldr	r0, [pc, #620]	@ (8009e48 <__ieee754_pow+0xa38>)
 8009bdc:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009be0:	4108      	asrs	r0, r1
 8009be2:	ea00 030a 	and.w	r3, r0, sl
 8009be6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009bea:	f1c1 0114 	rsb	r1, r1, #20
 8009bee:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009bf2:	4640      	mov	r0, r8
 8009bf4:	fa4a fa01 	asr.w	sl, sl, r1
 8009bf8:	f1bb 0f00 	cmp.w	fp, #0
 8009bfc:	4649      	mov	r1, r9
 8009bfe:	f04f 0200 	mov.w	r2, #0
 8009c02:	bfb8      	it	lt
 8009c04:	f1ca 0a00 	rsblt	sl, sl, #0
 8009c08:	f7f6 fac6 	bl	8000198 <__aeabi_dsub>
 8009c0c:	4680      	mov	r8, r0
 8009c0e:	4689      	mov	r9, r1
 8009c10:	2400      	movs	r4, #0
 8009c12:	4632      	mov	r2, r6
 8009c14:	463b      	mov	r3, r7
 8009c16:	4640      	mov	r0, r8
 8009c18:	4649      	mov	r1, r9
 8009c1a:	f7f6 fabf 	bl	800019c <__adddf3>
 8009c1e:	a37a      	add	r3, pc, #488	@ (adr r3, 8009e08 <__ieee754_pow+0x9f8>)
 8009c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c24:	4620      	mov	r0, r4
 8009c26:	460d      	mov	r5, r1
 8009c28:	f7f6 fc6e 	bl	8000508 <__aeabi_dmul>
 8009c2c:	4642      	mov	r2, r8
 8009c2e:	464b      	mov	r3, r9
 8009c30:	e9cd 0100 	strd	r0, r1, [sp]
 8009c34:	4620      	mov	r0, r4
 8009c36:	4629      	mov	r1, r5
 8009c38:	f7f6 faae 	bl	8000198 <__aeabi_dsub>
 8009c3c:	4602      	mov	r2, r0
 8009c3e:	460b      	mov	r3, r1
 8009c40:	4630      	mov	r0, r6
 8009c42:	4639      	mov	r1, r7
 8009c44:	f7f6 faa8 	bl	8000198 <__aeabi_dsub>
 8009c48:	a371      	add	r3, pc, #452	@ (adr r3, 8009e10 <__ieee754_pow+0xa00>)
 8009c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4e:	f7f6 fc5b 	bl	8000508 <__aeabi_dmul>
 8009c52:	a371      	add	r3, pc, #452	@ (adr r3, 8009e18 <__ieee754_pow+0xa08>)
 8009c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c58:	4680      	mov	r8, r0
 8009c5a:	4689      	mov	r9, r1
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	4629      	mov	r1, r5
 8009c60:	f7f6 fc52 	bl	8000508 <__aeabi_dmul>
 8009c64:	4602      	mov	r2, r0
 8009c66:	460b      	mov	r3, r1
 8009c68:	4640      	mov	r0, r8
 8009c6a:	4649      	mov	r1, r9
 8009c6c:	f7f6 fa96 	bl	800019c <__adddf3>
 8009c70:	4604      	mov	r4, r0
 8009c72:	460d      	mov	r5, r1
 8009c74:	4602      	mov	r2, r0
 8009c76:	460b      	mov	r3, r1
 8009c78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c7c:	f7f6 fa8e 	bl	800019c <__adddf3>
 8009c80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c84:	4680      	mov	r8, r0
 8009c86:	4689      	mov	r9, r1
 8009c88:	f7f6 fa86 	bl	8000198 <__aeabi_dsub>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	460b      	mov	r3, r1
 8009c90:	4620      	mov	r0, r4
 8009c92:	4629      	mov	r1, r5
 8009c94:	f7f6 fa80 	bl	8000198 <__aeabi_dsub>
 8009c98:	4642      	mov	r2, r8
 8009c9a:	4606      	mov	r6, r0
 8009c9c:	460f      	mov	r7, r1
 8009c9e:	464b      	mov	r3, r9
 8009ca0:	4640      	mov	r0, r8
 8009ca2:	4649      	mov	r1, r9
 8009ca4:	f7f6 fc30 	bl	8000508 <__aeabi_dmul>
 8009ca8:	a35d      	add	r3, pc, #372	@ (adr r3, 8009e20 <__ieee754_pow+0xa10>)
 8009caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cae:	4604      	mov	r4, r0
 8009cb0:	460d      	mov	r5, r1
 8009cb2:	f7f6 fc29 	bl	8000508 <__aeabi_dmul>
 8009cb6:	a35c      	add	r3, pc, #368	@ (adr r3, 8009e28 <__ieee754_pow+0xa18>)
 8009cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cbc:	f7f6 fa6c 	bl	8000198 <__aeabi_dsub>
 8009cc0:	4622      	mov	r2, r4
 8009cc2:	462b      	mov	r3, r5
 8009cc4:	f7f6 fc20 	bl	8000508 <__aeabi_dmul>
 8009cc8:	a359      	add	r3, pc, #356	@ (adr r3, 8009e30 <__ieee754_pow+0xa20>)
 8009cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cce:	f7f6 fa65 	bl	800019c <__adddf3>
 8009cd2:	4622      	mov	r2, r4
 8009cd4:	462b      	mov	r3, r5
 8009cd6:	f7f6 fc17 	bl	8000508 <__aeabi_dmul>
 8009cda:	a357      	add	r3, pc, #348	@ (adr r3, 8009e38 <__ieee754_pow+0xa28>)
 8009cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce0:	f7f6 fa5a 	bl	8000198 <__aeabi_dsub>
 8009ce4:	4622      	mov	r2, r4
 8009ce6:	462b      	mov	r3, r5
 8009ce8:	f7f6 fc0e 	bl	8000508 <__aeabi_dmul>
 8009cec:	a354      	add	r3, pc, #336	@ (adr r3, 8009e40 <__ieee754_pow+0xa30>)
 8009cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf2:	f7f6 fa53 	bl	800019c <__adddf3>
 8009cf6:	4622      	mov	r2, r4
 8009cf8:	462b      	mov	r3, r5
 8009cfa:	f7f6 fc05 	bl	8000508 <__aeabi_dmul>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	460b      	mov	r3, r1
 8009d02:	4640      	mov	r0, r8
 8009d04:	4649      	mov	r1, r9
 8009d06:	f7f6 fa47 	bl	8000198 <__aeabi_dsub>
 8009d0a:	4604      	mov	r4, r0
 8009d0c:	460d      	mov	r5, r1
 8009d0e:	4602      	mov	r2, r0
 8009d10:	460b      	mov	r3, r1
 8009d12:	4640      	mov	r0, r8
 8009d14:	4649      	mov	r1, r9
 8009d16:	f7f6 fbf7 	bl	8000508 <__aeabi_dmul>
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	e9cd 0100 	strd	r0, r1, [sp]
 8009d20:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009d24:	4620      	mov	r0, r4
 8009d26:	4629      	mov	r1, r5
 8009d28:	f7f6 fa36 	bl	8000198 <__aeabi_dsub>
 8009d2c:	4602      	mov	r2, r0
 8009d2e:	460b      	mov	r3, r1
 8009d30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d34:	f7f6 fd12 	bl	800075c <__aeabi_ddiv>
 8009d38:	4632      	mov	r2, r6
 8009d3a:	4604      	mov	r4, r0
 8009d3c:	460d      	mov	r5, r1
 8009d3e:	463b      	mov	r3, r7
 8009d40:	4640      	mov	r0, r8
 8009d42:	4649      	mov	r1, r9
 8009d44:	f7f6 fbe0 	bl	8000508 <__aeabi_dmul>
 8009d48:	4632      	mov	r2, r6
 8009d4a:	463b      	mov	r3, r7
 8009d4c:	f7f6 fa26 	bl	800019c <__adddf3>
 8009d50:	4602      	mov	r2, r0
 8009d52:	460b      	mov	r3, r1
 8009d54:	4620      	mov	r0, r4
 8009d56:	4629      	mov	r1, r5
 8009d58:	f7f6 fa1e 	bl	8000198 <__aeabi_dsub>
 8009d5c:	4642      	mov	r2, r8
 8009d5e:	464b      	mov	r3, r9
 8009d60:	f7f6 fa1a 	bl	8000198 <__aeabi_dsub>
 8009d64:	4602      	mov	r2, r0
 8009d66:	460b      	mov	r3, r1
 8009d68:	2000      	movs	r0, #0
 8009d6a:	4938      	ldr	r1, [pc, #224]	@ (8009e4c <__ieee754_pow+0xa3c>)
 8009d6c:	f7f6 fa14 	bl	8000198 <__aeabi_dsub>
 8009d70:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8009d74:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 8009d78:	da2e      	bge.n	8009dd8 <__ieee754_pow+0x9c8>
 8009d7a:	4652      	mov	r2, sl
 8009d7c:	f000 f874 	bl	8009e68 <scalbn>
 8009d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009d84:	f7ff bbed 	b.w	8009562 <__ieee754_pow+0x152>
 8009d88:	4c31      	ldr	r4, [pc, #196]	@ (8009e50 <__ieee754_pow+0xa40>)
 8009d8a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009d8e:	42a3      	cmp	r3, r4
 8009d90:	d91a      	bls.n	8009dc8 <__ieee754_pow+0x9b8>
 8009d92:	4b30      	ldr	r3, [pc, #192]	@ (8009e54 <__ieee754_pow+0xa44>)
 8009d94:	440b      	add	r3, r1
 8009d96:	4303      	orrs	r3, r0
 8009d98:	d009      	beq.n	8009dae <__ieee754_pow+0x99e>
 8009d9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	2300      	movs	r3, #0
 8009da2:	f7f6 fe23 	bl	80009ec <__aeabi_dcmplt>
 8009da6:	3800      	subs	r0, #0
 8009da8:	bf18      	it	ne
 8009daa:	2001      	movne	r0, #1
 8009dac:	e444      	b.n	8009638 <__ieee754_pow+0x228>
 8009dae:	4642      	mov	r2, r8
 8009db0:	464b      	mov	r3, r9
 8009db2:	f7f6 f9f1 	bl	8000198 <__aeabi_dsub>
 8009db6:	4632      	mov	r2, r6
 8009db8:	463b      	mov	r3, r7
 8009dba:	f7f6 fe2b 	bl	8000a14 <__aeabi_dcmpge>
 8009dbe:	2800      	cmp	r0, #0
 8009dc0:	d1eb      	bne.n	8009d9a <__ieee754_pow+0x98a>
 8009dc2:	f8df a094 	ldr.w	sl, [pc, #148]	@ 8009e58 <__ieee754_pow+0xa48>
 8009dc6:	e6fd      	b.n	8009bc4 <__ieee754_pow+0x7b4>
 8009dc8:	469a      	mov	sl, r3
 8009dca:	4b24      	ldr	r3, [pc, #144]	@ (8009e5c <__ieee754_pow+0xa4c>)
 8009dcc:	459a      	cmp	sl, r3
 8009dce:	f63f aef9 	bhi.w	8009bc4 <__ieee754_pow+0x7b4>
 8009dd2:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009dd6:	e71b      	b.n	8009c10 <__ieee754_pow+0x800>
 8009dd8:	4621      	mov	r1, r4
 8009dda:	e7d1      	b.n	8009d80 <__ieee754_pow+0x970>
 8009ddc:	2000      	movs	r0, #0
 8009dde:	491b      	ldr	r1, [pc, #108]	@ (8009e4c <__ieee754_pow+0xa3c>)
 8009de0:	f7ff bb34 	b.w	800944c <__ieee754_pow+0x3c>
 8009de4:	2000      	movs	r0, #0
 8009de6:	2100      	movs	r1, #0
 8009de8:	f7ff bb30 	b.w	800944c <__ieee754_pow+0x3c>
 8009dec:	4650      	mov	r0, sl
 8009dee:	4659      	mov	r1, fp
 8009df0:	f7ff bb2c 	b.w	800944c <__ieee754_pow+0x3c>
 8009df4:	460c      	mov	r4, r1
 8009df6:	f7ff bb79 	b.w	80094ec <__ieee754_pow+0xdc>
 8009dfa:	2400      	movs	r4, #0
 8009dfc:	f7ff bb64 	b.w	80094c8 <__ieee754_pow+0xb8>
 8009e00:	652b82fe 	.word	0x652b82fe
 8009e04:	3c971547 	.word	0x3c971547
 8009e08:	00000000 	.word	0x00000000
 8009e0c:	3fe62e43 	.word	0x3fe62e43
 8009e10:	fefa39ef 	.word	0xfefa39ef
 8009e14:	3fe62e42 	.word	0x3fe62e42
 8009e18:	0ca86c39 	.word	0x0ca86c39
 8009e1c:	be205c61 	.word	0xbe205c61
 8009e20:	72bea4d0 	.word	0x72bea4d0
 8009e24:	3e663769 	.word	0x3e663769
 8009e28:	c5d26bf1 	.word	0xc5d26bf1
 8009e2c:	3ebbbd41 	.word	0x3ebbbd41
 8009e30:	af25de2c 	.word	0xaf25de2c
 8009e34:	3f11566a 	.word	0x3f11566a
 8009e38:	16bebd93 	.word	0x16bebd93
 8009e3c:	3f66c16c 	.word	0x3f66c16c
 8009e40:	5555553e 	.word	0x5555553e
 8009e44:	3fc55555 	.word	0x3fc55555
 8009e48:	fff00000 	.word	0xfff00000
 8009e4c:	3ff00000 	.word	0x3ff00000
 8009e50:	4090cbff 	.word	0x4090cbff
 8009e54:	3f6f3400 	.word	0x3f6f3400
 8009e58:	4090cc00 	.word	0x4090cc00
 8009e5c:	3fe00000 	.word	0x3fe00000

08009e60 <fabs>:
 8009e60:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009e64:	4619      	mov	r1, r3
 8009e66:	4770      	bx	lr

08009e68 <scalbn>:
 8009e68:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8009e6c:	4616      	mov	r6, r2
 8009e6e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009e72:	4683      	mov	fp, r0
 8009e74:	468c      	mov	ip, r1
 8009e76:	460b      	mov	r3, r1
 8009e78:	b982      	cbnz	r2, 8009e9c <scalbn+0x34>
 8009e7a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009e7e:	4303      	orrs	r3, r0
 8009e80:	d039      	beq.n	8009ef6 <scalbn+0x8e>
 8009e82:	4b2f      	ldr	r3, [pc, #188]	@ (8009f40 <scalbn+0xd8>)
 8009e84:	2200      	movs	r2, #0
 8009e86:	f7f6 fb3f 	bl	8000508 <__aeabi_dmul>
 8009e8a:	4b2e      	ldr	r3, [pc, #184]	@ (8009f44 <scalbn+0xdc>)
 8009e8c:	4683      	mov	fp, r0
 8009e8e:	429e      	cmp	r6, r3
 8009e90:	468c      	mov	ip, r1
 8009e92:	da0d      	bge.n	8009eb0 <scalbn+0x48>
 8009e94:	a326      	add	r3, pc, #152	@ (adr r3, 8009f30 <scalbn+0xc8>)
 8009e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e9a:	e01b      	b.n	8009ed4 <scalbn+0x6c>
 8009e9c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8009ea0:	42ba      	cmp	r2, r7
 8009ea2:	d109      	bne.n	8009eb8 <scalbn+0x50>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	f7f6 f979 	bl	800019c <__adddf3>
 8009eaa:	4683      	mov	fp, r0
 8009eac:	468c      	mov	ip, r1
 8009eae:	e022      	b.n	8009ef6 <scalbn+0x8e>
 8009eb0:	460b      	mov	r3, r1
 8009eb2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009eb6:	3a36      	subs	r2, #54	@ 0x36
 8009eb8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8009ebc:	428e      	cmp	r6, r1
 8009ebe:	dd0c      	ble.n	8009eda <scalbn+0x72>
 8009ec0:	a31d      	add	r3, pc, #116	@ (adr r3, 8009f38 <scalbn+0xd0>)
 8009ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec6:	461c      	mov	r4, r3
 8009ec8:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 8009ecc:	f361 74df 	bfi	r4, r1, #31, #1
 8009ed0:	4621      	mov	r1, r4
 8009ed2:	481d      	ldr	r0, [pc, #116]	@ (8009f48 <scalbn+0xe0>)
 8009ed4:	f7f6 fb18 	bl	8000508 <__aeabi_dmul>
 8009ed8:	e7e7      	b.n	8009eaa <scalbn+0x42>
 8009eda:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009ede:	4432      	add	r2, r6
 8009ee0:	428a      	cmp	r2, r1
 8009ee2:	dced      	bgt.n	8009ec0 <scalbn+0x58>
 8009ee4:	2a00      	cmp	r2, #0
 8009ee6:	dd0a      	ble.n	8009efe <scalbn+0x96>
 8009ee8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009eec:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009ef0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009ef4:	46ac      	mov	ip, r5
 8009ef6:	4658      	mov	r0, fp
 8009ef8:	4661      	mov	r1, ip
 8009efa:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8009efe:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009f02:	da09      	bge.n	8009f18 <scalbn+0xb0>
 8009f04:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8009f08:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8009f0c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8009f10:	480e      	ldr	r0, [pc, #56]	@ (8009f4c <scalbn+0xe4>)
 8009f12:	f041 011f 	orr.w	r1, r1, #31
 8009f16:	e7bd      	b.n	8009e94 <scalbn+0x2c>
 8009f18:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009f1c:	3236      	adds	r2, #54	@ 0x36
 8009f1e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009f22:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009f26:	4658      	mov	r0, fp
 8009f28:	4629      	mov	r1, r5
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	4b08      	ldr	r3, [pc, #32]	@ (8009f50 <scalbn+0xe8>)
 8009f2e:	e7d1      	b.n	8009ed4 <scalbn+0x6c>
 8009f30:	c2f8f359 	.word	0xc2f8f359
 8009f34:	01a56e1f 	.word	0x01a56e1f
 8009f38:	8800759c 	.word	0x8800759c
 8009f3c:	7e37e43c 	.word	0x7e37e43c
 8009f40:	43500000 	.word	0x43500000
 8009f44:	ffff3cb0 	.word	0xffff3cb0
 8009f48:	8800759c 	.word	0x8800759c
 8009f4c:	c2f8f359 	.word	0xc2f8f359
 8009f50:	3c900000 	.word	0x3c900000

08009f54 <with_errno>:
 8009f54:	b570      	push	{r4, r5, r6, lr}
 8009f56:	4604      	mov	r4, r0
 8009f58:	460d      	mov	r5, r1
 8009f5a:	4616      	mov	r6, r2
 8009f5c:	f7fd f9fa 	bl	8007354 <__errno>
 8009f60:	4629      	mov	r1, r5
 8009f62:	6006      	str	r6, [r0, #0]
 8009f64:	4620      	mov	r0, r4
 8009f66:	bd70      	pop	{r4, r5, r6, pc}

08009f68 <xflow>:
 8009f68:	b513      	push	{r0, r1, r4, lr}
 8009f6a:	4604      	mov	r4, r0
 8009f6c:	4619      	mov	r1, r3
 8009f6e:	4610      	mov	r0, r2
 8009f70:	b10c      	cbz	r4, 8009f76 <xflow+0xe>
 8009f72:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009f76:	e9cd 2300 	strd	r2, r3, [sp]
 8009f7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f7e:	f7f6 fac3 	bl	8000508 <__aeabi_dmul>
 8009f82:	2222      	movs	r2, #34	@ 0x22
 8009f84:	b002      	add	sp, #8
 8009f86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f8a:	f7ff bfe3 	b.w	8009f54 <with_errno>

08009f8e <__math_uflow>:
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009f94:	f7ff bfe8 	b.w	8009f68 <xflow>

08009f98 <__math_oflow>:
 8009f98:	2200      	movs	r2, #0
 8009f9a:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8009f9e:	f7ff bfe3 	b.w	8009f68 <xflow>
	...

08009fa4 <__ieee754_sqrt>:
 8009fa4:	4a67      	ldr	r2, [pc, #412]	@ (800a144 <__ieee754_sqrt+0x1a0>)
 8009fa6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009faa:	438a      	bics	r2, r1
 8009fac:	4606      	mov	r6, r0
 8009fae:	460f      	mov	r7, r1
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	4604      	mov	r4, r0
 8009fb4:	d10e      	bne.n	8009fd4 <__ieee754_sqrt+0x30>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	f7f6 faa6 	bl	8000508 <__aeabi_dmul>
 8009fbc:	4602      	mov	r2, r0
 8009fbe:	460b      	mov	r3, r1
 8009fc0:	4630      	mov	r0, r6
 8009fc2:	4639      	mov	r1, r7
 8009fc4:	f7f6 f8ea 	bl	800019c <__adddf3>
 8009fc8:	4606      	mov	r6, r0
 8009fca:	460f      	mov	r7, r1
 8009fcc:	4630      	mov	r0, r6
 8009fce:	4639      	mov	r1, r7
 8009fd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fd4:	2900      	cmp	r1, #0
 8009fd6:	dc0c      	bgt.n	8009ff2 <__ieee754_sqrt+0x4e>
 8009fd8:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8009fdc:	4302      	orrs	r2, r0
 8009fde:	d0f5      	beq.n	8009fcc <__ieee754_sqrt+0x28>
 8009fe0:	b189      	cbz	r1, 800a006 <__ieee754_sqrt+0x62>
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	f7f6 f8d8 	bl	8000198 <__aeabi_dsub>
 8009fe8:	4602      	mov	r2, r0
 8009fea:	460b      	mov	r3, r1
 8009fec:	f7f6 fbb6 	bl	800075c <__aeabi_ddiv>
 8009ff0:	e7ea      	b.n	8009fc8 <__ieee754_sqrt+0x24>
 8009ff2:	150a      	asrs	r2, r1, #20
 8009ff4:	d115      	bne.n	800a022 <__ieee754_sqrt+0x7e>
 8009ff6:	2100      	movs	r1, #0
 8009ff8:	e009      	b.n	800a00e <__ieee754_sqrt+0x6a>
 8009ffa:	0ae3      	lsrs	r3, r4, #11
 8009ffc:	3a15      	subs	r2, #21
 8009ffe:	0564      	lsls	r4, r4, #21
 800a000:	2b00      	cmp	r3, #0
 800a002:	d0fa      	beq.n	8009ffa <__ieee754_sqrt+0x56>
 800a004:	e7f7      	b.n	8009ff6 <__ieee754_sqrt+0x52>
 800a006:	460a      	mov	r2, r1
 800a008:	e7fa      	b.n	800a000 <__ieee754_sqrt+0x5c>
 800a00a:	005b      	lsls	r3, r3, #1
 800a00c:	3101      	adds	r1, #1
 800a00e:	02d8      	lsls	r0, r3, #11
 800a010:	d5fb      	bpl.n	800a00a <__ieee754_sqrt+0x66>
 800a012:	1e48      	subs	r0, r1, #1
 800a014:	1a12      	subs	r2, r2, r0
 800a016:	f1c1 0020 	rsb	r0, r1, #32
 800a01a:	fa24 f000 	lsr.w	r0, r4, r0
 800a01e:	4303      	orrs	r3, r0
 800a020:	408c      	lsls	r4, r1
 800a022:	2600      	movs	r6, #0
 800a024:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a028:	2116      	movs	r1, #22
 800a02a:	07d2      	lsls	r2, r2, #31
 800a02c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800a030:	4632      	mov	r2, r6
 800a032:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a036:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a03a:	bf5c      	itt	pl
 800a03c:	005b      	lslpl	r3, r3, #1
 800a03e:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800a042:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a046:	bf58      	it	pl
 800a048:	0064      	lslpl	r4, r4, #1
 800a04a:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a04e:	107f      	asrs	r7, r7, #1
 800a050:	0064      	lsls	r4, r4, #1
 800a052:	1815      	adds	r5, r2, r0
 800a054:	429d      	cmp	r5, r3
 800a056:	bfde      	ittt	le
 800a058:	182a      	addle	r2, r5, r0
 800a05a:	1b5b      	suble	r3, r3, r5
 800a05c:	1836      	addle	r6, r6, r0
 800a05e:	0fe5      	lsrs	r5, r4, #31
 800a060:	3901      	subs	r1, #1
 800a062:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a066:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a06a:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a06e:	d1f0      	bne.n	800a052 <__ieee754_sqrt+0xae>
 800a070:	460d      	mov	r5, r1
 800a072:	f04f 0a20 	mov.w	sl, #32
 800a076:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a07a:	429a      	cmp	r2, r3
 800a07c:	eb01 0c00 	add.w	ip, r1, r0
 800a080:	db02      	blt.n	800a088 <__ieee754_sqrt+0xe4>
 800a082:	d113      	bne.n	800a0ac <__ieee754_sqrt+0x108>
 800a084:	45a4      	cmp	ip, r4
 800a086:	d811      	bhi.n	800a0ac <__ieee754_sqrt+0x108>
 800a088:	f1bc 0f00 	cmp.w	ip, #0
 800a08c:	eb0c 0100 	add.w	r1, ip, r0
 800a090:	da42      	bge.n	800a118 <__ieee754_sqrt+0x174>
 800a092:	2900      	cmp	r1, #0
 800a094:	db40      	blt.n	800a118 <__ieee754_sqrt+0x174>
 800a096:	f102 0e01 	add.w	lr, r2, #1
 800a09a:	1a9b      	subs	r3, r3, r2
 800a09c:	4672      	mov	r2, lr
 800a09e:	45a4      	cmp	ip, r4
 800a0a0:	bf88      	it	hi
 800a0a2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a0a6:	eba4 040c 	sub.w	r4, r4, ip
 800a0aa:	4405      	add	r5, r0
 800a0ac:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800a0b0:	f1ba 0a01 	subs.w	sl, sl, #1
 800a0b4:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800a0b8:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a0bc:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a0c0:	d1db      	bne.n	800a07a <__ieee754_sqrt+0xd6>
 800a0c2:	431c      	orrs	r4, r3
 800a0c4:	d01a      	beq.n	800a0fc <__ieee754_sqrt+0x158>
 800a0c6:	4c20      	ldr	r4, [pc, #128]	@ (800a148 <__ieee754_sqrt+0x1a4>)
 800a0c8:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800a14c <__ieee754_sqrt+0x1a8>
 800a0cc:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a0d0:	e9db 2300 	ldrd	r2, r3, [fp]
 800a0d4:	f7f6 f860 	bl	8000198 <__aeabi_dsub>
 800a0d8:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a0dc:	4602      	mov	r2, r0
 800a0de:	460b      	mov	r3, r1
 800a0e0:	4640      	mov	r0, r8
 800a0e2:	4649      	mov	r1, r9
 800a0e4:	f7f6 fc8c 	bl	8000a00 <__aeabi_dcmple>
 800a0e8:	b140      	cbz	r0, 800a0fc <__ieee754_sqrt+0x158>
 800a0ea:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a0ee:	e9db 2300 	ldrd	r2, r3, [fp]
 800a0f2:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a0f6:	d111      	bne.n	800a11c <__ieee754_sqrt+0x178>
 800a0f8:	4655      	mov	r5, sl
 800a0fa:	3601      	adds	r6, #1
 800a0fc:	1072      	asrs	r2, r6, #1
 800a0fe:	086b      	lsrs	r3, r5, #1
 800a100:	07f1      	lsls	r1, r6, #31
 800a102:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a106:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a10a:	bf48      	it	mi
 800a10c:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a110:	4618      	mov	r0, r3
 800a112:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800a116:	e757      	b.n	8009fc8 <__ieee754_sqrt+0x24>
 800a118:	4696      	mov	lr, r2
 800a11a:	e7be      	b.n	800a09a <__ieee754_sqrt+0xf6>
 800a11c:	f7f6 f83e 	bl	800019c <__adddf3>
 800a120:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a124:	4602      	mov	r2, r0
 800a126:	460b      	mov	r3, r1
 800a128:	4640      	mov	r0, r8
 800a12a:	4649      	mov	r1, r9
 800a12c:	f7f6 fc5e 	bl	80009ec <__aeabi_dcmplt>
 800a130:	b120      	cbz	r0, 800a13c <__ieee754_sqrt+0x198>
 800a132:	1ca8      	adds	r0, r5, #2
 800a134:	bf08      	it	eq
 800a136:	3601      	addeq	r6, #1
 800a138:	3502      	adds	r5, #2
 800a13a:	e7df      	b.n	800a0fc <__ieee754_sqrt+0x158>
 800a13c:	1c6b      	adds	r3, r5, #1
 800a13e:	f023 0501 	bic.w	r5, r3, #1
 800a142:	e7db      	b.n	800a0fc <__ieee754_sqrt+0x158>
 800a144:	7ff00000 	.word	0x7ff00000
 800a148:	200001e8 	.word	0x200001e8
 800a14c:	200001e0 	.word	0x200001e0

0800a150 <_init>:
 800a150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a152:	bf00      	nop
 800a154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a156:	bc08      	pop	{r3}
 800a158:	469e      	mov	lr, r3
 800a15a:	4770      	bx	lr

0800a15c <_fini>:
 800a15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a15e:	bf00      	nop
 800a160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a162:	bc08      	pop	{r3}
 800a164:	469e      	mov	lr, r3
 800a166:	4770      	bx	lr
