/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/bgm.v:1042.1-1158.10" *)
module pre_norm_fmul(clk, fpu_op, opa, opb, fracta, fractb, exp_out, sign, sign_exe, inf, exp_ovf, underflow);
  (* src = "../vtr/verilog/bgm.v:1114.1-1115.48" *)
  wire [7:0] _000_;
  (* src = "../vtr/verilog/bgm.v:1123.1-1124.25" *)
  wire [1:0] _001_;
  (* src = "../vtr/verilog/bgm.v:1134.1-1135.68" *)
  wire _002_;
  (* src = "../vtr/verilog/bgm.v:1152.1-1153.17" *)
  wire _003_;
  (* src = "../vtr/verilog/bgm.v:1144.1-1150.11" *)
  wire _004_;
  (* src = "../vtr/verilog/bgm.v:1155.1-1156.28" *)
  wire _005_;
  (* src = "../vtr/verilog/bgm.v:1131.1-1132.27" *)
  wire [2:0] _006_;
  (* src = "../vtr/verilog/bgm.v:1144.1-1150.11" *)
  wire _007_;
  (* src = "../vtr/verilog/bgm.v:1107.75-1107.110" *)
  wire [8:0] _008_;
  (* src = "../vtr/verilog/bgm.v:1108.35-1108.58" *)
  wire [8:0] _009_;
  (* src = "../vtr/verilog/bgm.v:1109.19-1109.35" *)
  wire [7:0] _010_;
  (* src = "../vtr/verilog/bgm.v:1111.29-1111.43" *)
  wire [7:0] _011_;
  (* src = "../vtr/verilog/bgm.v:1120.33-1120.51" *)
  wire _012_;
  (* src = "../vtr/verilog/bgm.v:1120.56-1120.69" *)
  wire _013_;
  (* src = "../vtr/verilog/bgm.v:1120.56-1120.79" *)
  wire _014_;
  (* src = "../vtr/verilog/bgm.v:1121.57-1121.76" *)
  wire _015_;
  (* src = "../vtr/verilog/bgm.v:1121.57-1121.90" *)
  wire _016_;
  (* src = "../vtr/verilog/bgm.v:1126.25-1126.50" *)
  wire _017_;
  (* src = "../vtr/verilog/bgm.v:1126.25-1126.91" *)
  wire _018_;
  (* src = "../vtr/verilog/bgm.v:1127.26-1127.55" *)
  wire _019_;
  (* src = "../vtr/verilog/bgm.v:1127.26-1127.65" *)
  wire _020_;
  (* src = "../vtr/verilog/bgm.v:1128.6-1128.26" *)
  wire _021_;
  (* src = "../vtr/verilog/bgm.v:1128.31-1128.51" *)
  wire _022_;
  (* src = "../vtr/verilog/bgm.v:1129.26-1129.43" *)
  wire _023_;
  (* src = "../vtr/verilog/bgm.v:1129.26-1129.65" *)
  wire _024_;
  (* src = "../vtr/verilog/bgm.v:1135.19-1135.37" *)
  wire _025_;
  (* src = "../vtr/verilog/bgm.v:1156.14-1156.27" *)
  wire _026_;
  (* src = "../vtr/verilog/bgm.v:1078.18-1078.34" *)
  wire _027_;
  (* src = "../vtr/verilog/bgm.v:1129.47-1129.64" *)
  wire _028_;
  (* src = "../vtr/verilog/bgm.v:1135.42-1135.65" *)
  wire _029_;
  (* src = "../vtr/verilog/bgm.v:1093.20-1093.28" *)
  wire _030_;
  (* src = "../vtr/verilog/bgm.v:1094.20-1094.28" *)
  wire _031_;
  (* src = "../vtr/verilog/bgm.v:1095.20-1095.33" *)
  wire _032_;
  (* src = "../vtr/verilog/bgm.v:1096.20-1096.33" *)
  wire _033_;
  (* src = "../vtr/verilog/bgm.v:1097.20-1097.33" *)
  wire _034_;
  (* src = "../vtr/verilog/bgm.v:1098.20-1098.33" *)
  wire _035_;
  (* src = "../vtr/verilog/bgm.v:1102.24-1102.32" *)
  wire _036_;
  (* src = "../vtr/verilog/bgm.v:1103.24-1103.32" *)
  wire _037_;
  (* src = "../vtr/verilog/bgm.v:1120.43-1120.51" *)
  wire _038_;
  (* src = "../vtr/verilog/bgm.v:1121.57-1121.65" *)
  wire _039_;
  (* src = "../vtr/verilog/bgm.v:1121.68-1121.76" *)
  wire _040_;
  (* src = "../vtr/verilog/bgm.v:1126.46-1126.50" *)
  wire _041_;
  (* src = "../vtr/verilog/bgm.v:1126.53-1126.91" *)
  wire _042_;
  (* src = "../vtr/verilog/bgm.v:1127.48-1127.55" *)
  wire _043_;
  (* src = "../vtr/verilog/bgm.v:1127.58-1127.65" *)
  wire _044_;
  (* src = "../vtr/verilog/bgm.v:1128.16-1128.26" *)
  wire _045_;
  (* src = "../vtr/verilog/bgm.v:1128.41-1128.51" *)
  wire _046_;
  (* src = "../vtr/verilog/bgm.v:1129.26-1129.33" *)
  wire _047_;
  (* src = "../vtr/verilog/bgm.v:1129.36-1129.43" *)
  wire _048_;
  (* src = "../vtr/verilog/bgm.v:1135.29-1135.37" *)
  wire _049_;
  (* src = "../vtr/verilog/bgm.v:1126.26-1126.42" *)
  wire _050_;
  (* src = "../vtr/verilog/bgm.v:1117.23-1117.40" *)
  wire _051_;
  (* src = "../vtr/verilog/bgm.v:1118.50-1118.67" *)
  wire _052_;
  (* src = "../vtr/verilog/bgm.v:1119.23-1119.40" *)
  wire _053_;
  (* src = "../vtr/verilog/bgm.v:1121.56-1121.97" *)
  wire _054_;
  (* src = "../vtr/verilog/bgm.v:1126.55-1126.70" *)
  wire _055_;
  (* src = "../vtr/verilog/bgm.v:1126.55-1126.80" *)
  wire _056_;
  (* src = "../vtr/verilog/bgm.v:1126.55-1126.90" *)
  wire _057_;
  (* src = "../vtr/verilog/bgm.v:1127.27-1127.44" *)
  wire _058_;
  (* src = "../vtr/verilog/bgm.v:1127.25-1128.27" *)
  wire _059_;
  (* src = "../vtr/verilog/bgm.v:1127.25-1128.52" *)
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  (* src = "../vtr/verilog/bgm.v:1093.22-1093.27" *)
  wire _066_;
  (* src = "../vtr/verilog/bgm.v:1094.22-1094.27" *)
  wire _067_;
  (* src = "../vtr/verilog/bgm.v:1095.22-1095.32" *)
  wire _068_;
  (* src = "../vtr/verilog/bgm.v:1096.22-1096.32" *)
  wire _069_;
  (* src = "../vtr/verilog/bgm.v:1097.22-1097.32" *)
  wire _070_;
  (* src = "../vtr/verilog/bgm.v:1098.22-1098.32" *)
  wire _071_;
  (* src = "../vtr/verilog/bgm.v:1107.35-1107.70" *)
  wire [8:0] _072_;
  (* src = "../vtr/verilog/bgm.v:1108.63-1108.86" *)
  wire [8:0] _073_;
  (* src = "../vtr/verilog/bgm.v:1110.19-1110.35" *)
  wire [7:0] _074_;
  (* src = "../vtr/verilog/bgm.v:1111.48-1111.62" *)
  wire [7:0] _075_;
  (* src = "../vtr/verilog/bgm.v:1107.25-1107.111" *)
  wire [8:0] _076_;
  (* src = "../vtr/verilog/bgm.v:1108.25-1108.87" *)
  wire [8:0] _077_;
  (* src = "../vtr/verilog/bgm.v:1111.19-1111.63" *)
  wire [7:0] _078_;
  (* src = "../vtr/verilog/bgm.v:1115.13-1115.47" *)
  wire [7:0] _079_;
  (* src = "../vtr/verilog/bgm.v:1117.45-1117.70" *)
  wire [7:0] _080_;
  (* src = "../vtr/verilog/bgm.v:1117.75-1117.100" *)
  wire [7:0] _081_;
  (* src = "../vtr/verilog/bgm.v:1117.22-1117.100" *)
  wire [7:0] _082_;
  (* src = "../vtr/verilog/bgm.v:1118.49-1118.90" *)
  wire [7:0] _083_;
  (* src = "../vtr/verilog/bgm.v:1118.22-1118.90" *)
  wire [7:0] _084_;
  (* src = "../vtr/verilog/bgm.v:1119.22-1119.63" *)
  wire [7:0] _085_;
  (* src = "../vtr/verilog/bgm.v:1120.23-1120.80" *)
  wire _086_;
  (* src = "../vtr/verilog/bgm.v:1121.23-1121.98" *)
  wire _087_;
  (* src = "../vtr/verilog/bgm.v:1135.9-1135.66" *)
  wire _088_;
  (* src = "../vtr/verilog/bgm.v:1044.8-1044.11" *)
  input clk;
  wire clk;
  (* src = "../vtr/verilog/bgm.v:1068.7-1068.10" *)
  wire co1;
  (* src = "../vtr/verilog/bgm.v:1068.12-1068.15" *)
  wire co2;
  (* src = "../vtr/verilog/bgm.v:1048.14-1048.21" *)
  output [7:0] exp_out;
  reg [7:0] exp_out;
  (* src = "../vtr/verilog/bgm.v:1070.12-1070.21" *)
  wire [7:0] exp_out_a;
  (* src = "../vtr/verilog/bgm.v:1076.25-1076.36" *)
  wire [7:0] exp_out_div;
  (* src = "../vtr/verilog/bgm.v:1076.12-1076.23" *)
  wire [7:0] exp_out_mul;
  (* src = "../vtr/verilog/bgm.v:1051.14-1051.21" *)
  output [1:0] exp_ovf;
  reg [1:0] exp_ovf;
  (* src = "../vtr/verilog/bgm.v:1064.12-1064.21" *)
  wire [1:0] exp_ovf_d;
  (* src = "../vtr/verilog/bgm.v:1067.12-1067.20" *)
  wire [7:0] exp_tmp1;
  (* src = "../vtr/verilog/bgm.v:1067.22-1067.30" *)
  wire [7:0] exp_tmp2;
  (* src = "../vtr/verilog/bgm.v:1072.12-1072.20" *)
  wire [7:0] exp_tmp3;
  (* src = "../vtr/verilog/bgm.v:1072.22-1072.30" *)
  wire [7:0] exp_tmp4;
  (* src = "../vtr/verilog/bgm.v:1072.32-1072.40" *)
  wire [7:0] exp_tmp5;
  (* src = "../vtr/verilog/bgm.v:1066.12-1066.16" *)
  wire [7:0] expa;
  (* src = "../vtr/verilog/bgm.v:1069.7-1069.14" *)
  wire expa_dn;
  (* src = "../vtr/verilog/bgm.v:1066.18-1066.22" *)
  wire [7:0] expb;
  (* src = "../vtr/verilog/bgm.v:1069.16-1069.23" *)
  wire expb_dn;
  (* src = "../vtr/verilog/bgm.v:1045.13-1045.19" *)
  input [2:0] fpu_op;
  wire [2:0] fpu_op;
  (* src = "../vtr/verilog/bgm.v:1047.15-1047.21" *)
  output [23:0] fracta;
  wire [23:0] fracta;
  (* src = "../vtr/verilog/bgm.v:1071.23-1071.32" *)
  wire fracta_00;
  (* src = "../vtr/verilog/bgm.v:1047.23-1047.29" *)
  output [23:0] fractb;
  wire [23:0] fractb;
  (* src = "../vtr/verilog/bgm.v:1071.34-1071.43" *)
  wire fractb_00;
  (* src = "../vtr/verilog/bgm.v:1050.9-1050.12" *)
  output inf;
  reg inf;
  (* src = "../vtr/verilog/bgm.v:1075.7-1075.13" *)
  wire op_div;
  (* src = "../vtr/verilog/bgm.v:1046.14-1046.17" *)
  input [31:0] opa;
  wire [31:0] opa;
  (* src = "../vtr/verilog/bgm.v:1071.7-1071.13" *)
  wire opa_00;
  (* src = "../vtr/verilog/bgm.v:1046.19-1046.22" *)
  input [31:0] opb;
  wire [31:0] opb;
  (* src = "../vtr/verilog/bgm.v:1071.15-1071.21" *)
  wire opb_00;
  (* src = "../vtr/verilog/bgm.v:1049.9-1049.13" *)
  output sign;
  reg sign;
  (* src = "../vtr/verilog/bgm.v:1061.12-1061.18" *)
  wire sign_d;
  (* src = "../vtr/verilog/bgm.v:1049.15-1049.23" *)
  output sign_exe;
  reg sign_exe;
  (* src = "../vtr/verilog/bgm.v:1060.7-1060.12" *)
  wire signa;
  (* src = "../vtr/verilog/bgm.v:1060.14-1060.19" *)
  wire signb;
  (* src = "../vtr/verilog/bgm.v:1052.14-1052.23" *)
  output [2:0] underflow;
  reg [2:0] underflow;
  (* src = "../vtr/verilog/bgm.v:1073.12-1073.23" *)
  wire [2:0] underflow_d;
  assign _008_ = { 1'h0, expa } + (* src = "../vtr/verilog/bgm.v:1107.75-1107.110" *) { 1'h0, expb };
  assign _009_ = { co1, exp_tmp1 } + (* src = "../vtr/verilog/bgm.v:1108.35-1108.58" *) 9'h07f;
  assign _010_ = exp_tmp2 + (* src = "../vtr/verilog/bgm.v:1109.19-1109.35" *) 8'h01;
  assign _011_ = exp_tmp4 + (* src = "../vtr/verilog/bgm.v:1111.29-1111.43" *) 8'h01;
  assign _012_ = expa[7] & (* src = "../vtr/verilog/bgm.v:1120.33-1120.51" *) _038_;
  assign _013_ = co2 & (* src = "../vtr/verilog/bgm.v:1120.56-1120.69" *) expa[7];
  assign _014_ = _013_ & (* src = "../vtr/verilog/bgm.v:1120.56-1120.79" *) expb[7];
  assign _015_ = _039_ & (* src = "../vtr/verilog/bgm.v:1121.57-1121.76" *) _040_;
  assign _016_ = _015_ & (* src = "../vtr/verilog/bgm.v:1121.57-1121.90" *) exp_tmp2[7];
  assign _017_ = _050_ & (* src = "../vtr/verilog/bgm.v:1126.25-1126.50" *) _041_;
  assign _018_ = _017_ & (* src = "../vtr/verilog/bgm.v:1126.25-1126.91" *) _042_;
  assign _019_ = _058_ & (* src = "../vtr/verilog/bgm.v:1127.26-1127.55" *) _043_;
  assign _020_ = _019_ & (* src = "../vtr/verilog/bgm.v:1127.26-1127.65" *) _044_;
  assign _021_ = expa_dn & (* src = "../vtr/verilog/bgm.v:1128.6-1128.26" *) _045_;
  assign _022_ = expb_dn & (* src = "../vtr/verilog/bgm.v:1128.31-1128.51" *) _046_;
  assign _023_ = _047_ & (* src = "../vtr/verilog/bgm.v:1129.26-1129.43" *) _048_;
  assign _024_ = _023_ & (* src = "../vtr/verilog/bgm.v:1129.26-1129.65" *) _028_;
  assign _025_ = expb_dn & (* src = "../vtr/verilog/bgm.v:1135.19-1135.37" *) _049_;
  assign _026_ = signa & (* src = "../vtr/verilog/bgm.v:1156.14-1156.27" *) signb;
  assign _027_ = fpu_op == (* src = "../vtr/verilog/bgm.v:1078.18-1078.34" *) 3'h3;
  assign _028_ = exp_tmp1 == (* src = "../vtr/verilog/bgm.v:1129.47-1129.64" *) 8'h7f;
  assign _029_ = { co1, exp_tmp1 } > (* src = "../vtr/verilog/bgm.v:1135.42-1135.65" *) 9'h17e;
  assign _030_ = ! (* src = "../vtr/verilog/bgm.v:1093.20-1093.28" *) _066_;
  assign _031_ = ! (* src = "../vtr/verilog/bgm.v:1094.20-1094.28" *) _067_;
  assign _032_ = ! (* src = "../vtr/verilog/bgm.v:1095.20-1095.33" *) _068_;
  assign _033_ = ! (* src = "../vtr/verilog/bgm.v:1096.20-1096.33" *) _069_;
  assign _034_ = ! (* src = "../vtr/verilog/bgm.v:1097.20-1097.33" *) _070_;
  assign _035_ = ! (* src = "../vtr/verilog/bgm.v:1098.20-1098.33" *) _071_;
  assign _038_ = ! (* src = "../vtr/verilog/bgm.v:1120.43-1120.51" *) expb[7];
  assign _039_ = ! (* src = "../vtr/verilog/bgm.v:1121.57-1121.65" *) expa[7];
  assign _040_ = ! (* src = "../vtr/verilog/bgm.v:1121.68-1121.76" *) expb[7];
  assign _041_ = ! (* src = "../vtr/verilog/bgm.v:1126.46-1126.50" *) co1;
  assign _042_ = ! (* src = "../vtr/verilog/bgm.v:1126.53-1126.91" *) _057_;
  assign _049_ = ! (* src = "../vtr/verilog/bgm.v:1135.29-1135.37" *) expa[7];
  assign _050_ = exp_tmp1 < (* src = "../vtr/verilog/bgm.v:1126.26-1126.42" *) 8'h7f;
  assign _051_ = expa_dn | (* src = "../vtr/verilog/bgm.v:1117.23-1117.40" *) expb_dn;
  assign _052_ = expa_dn | (* src = "../vtr/verilog/bgm.v:1118.50-1118.67" *) expb_dn;
  assign _053_ = expa_dn | (* src = "../vtr/verilog/bgm.v:1119.23-1119.40" *) expb_dn;
  assign _054_ = _016_ | (* src = "../vtr/verilog/bgm.v:1121.56-1121.97" *) co2;
  assign _055_ = opa_00 | (* src = "../vtr/verilog/bgm.v:1126.55-1126.70" *) opb_00;
  assign _056_ = _055_ | (* src = "../vtr/verilog/bgm.v:1126.55-1126.80" *) expa_dn;
  assign _057_ = _056_ | (* src = "../vtr/verilog/bgm.v:1126.55-1126.90" *) expb_dn;
  assign _058_ = expa[7] | (* src = "../vtr/verilog/bgm.v:1127.27-1127.44" *) expb[7];
  assign _059_ = _020_ | (* src = "../vtr/verilog/bgm.v:1127.25-1128.27" *) _021_;
  assign _060_ = _059_ | (* src = "../vtr/verilog/bgm.v:1127.25-1128.52" *) _022_;
  (* src = "../vtr/verilog/bgm.v:1114.1-1115.48" *)
  always @(posedge clk)
    exp_out <= _079_;
  (* src = "../vtr/verilog/bgm.v:1123.1-1124.25" *)
  always @(posedge clk)
    exp_ovf <= { _087_, _086_ };
  (* src = "../vtr/verilog/bgm.v:1131.1-1132.27" *)
  always @(posedge clk)
    underflow <= { _024_, _060_, _018_ };
  (* src = "../vtr/verilog/bgm.v:1134.1-1135.68" *)
  always @(posedge clk)
    inf <= _088_;
  (* src = "../vtr/verilog/bgm.v:1152.1-1153.17" *)
  always @(posedge clk)
    sign <= _061_;
  (* src = "../vtr/verilog/bgm.v:1155.1-1156.28" *)
  always @(posedge clk)
    sign_exe <= _026_;
  function [0:0] _140_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1145.4-1150.11" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _140_ = b[0:0];
      4'b??1?:
        _140_ = b[1:1];
      4'b?1??:
        _140_ = b[2:2];
      4'b1???:
        _140_ = b[3:3];
      default:
        _140_ = a;
    endcase
  endfunction
  assign _061_ = _140_(1'hx, 4'h6, { _065_, _064_, _063_, _062_ });
  assign _062_ = { signa, signb } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1145.4-1150.11" *) 2'h3;
  assign _063_ = { signa, signb } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1145.4-1150.11" *) 2'h2;
  assign _064_ = { signa, signb } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1145.4-1150.11" *) 2'h1;
  assign _065_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:1145.4-1150.11" *) { signa, signb };
  assign _066_ = | (* src = "../vtr/verilog/bgm.v:1093.22-1093.27" *) expa;
  assign _067_ = | (* src = "../vtr/verilog/bgm.v:1094.22-1094.27" *) expb;
  assign _068_ = | (* src = "../vtr/verilog/bgm.v:1095.22-1095.32" *) opa[30:0];
  assign _069_ = | (* src = "../vtr/verilog/bgm.v:1096.22-1096.32" *) opb[30:0];
  assign _070_ = | (* src = "../vtr/verilog/bgm.v:1097.22-1097.32" *) opa[22:0];
  assign _071_ = | (* src = "../vtr/verilog/bgm.v:1098.22-1098.32" *) opb[22:0];
  assign _072_ = { 1'h0, expa } - (* src = "../vtr/verilog/bgm.v:1107.35-1107.70" *) { 1'h0, expb };
  assign _073_ = { co1, exp_tmp1 } - (* src = "../vtr/verilog/bgm.v:1108.63-1108.86" *) 9'h07f;
  assign _074_ = 8'h7f - (* src = "../vtr/verilog/bgm.v:1110.19-1110.35" *) exp_tmp1;
  assign _075_ = exp_tmp4 - (* src = "../vtr/verilog/bgm.v:1111.48-1111.62" *) 8'h01;
  assign _076_ = op_div ? (* src = "../vtr/verilog/bgm.v:1107.25-1107.111" *) _072_ : _008_;
  assign _077_ = op_div ? (* src = "../vtr/verilog/bgm.v:1108.25-1108.87" *) _009_ : _073_;
  assign _078_ = op_div ? (* src = "../vtr/verilog/bgm.v:1111.19-1111.63" *) _011_ : _075_;
  assign _079_ = op_div ? (* src = "../vtr/verilog/bgm.v:1115.13-1115.47" *) exp_out_div : exp_out_mul;
  assign _080_ = co2 ? (* src = "../vtr/verilog/bgm.v:1117.45-1117.70" *) exp_tmp5 : exp_tmp3;
  assign _081_ = co2 ? (* src = "../vtr/verilog/bgm.v:1117.75-1117.100" *) exp_tmp4 : exp_tmp2;
  assign _082_ = _051_ ? (* src = "../vtr/verilog/bgm.v:1117.22-1117.100" *) _080_ : _081_;
  assign _083_ = _052_ ? (* src = "../vtr/verilog/bgm.v:1118.49-1118.90" *) exp_tmp3 : exp_tmp2;
  assign _084_ = exp_ovf_d[1] ? (* src = "../vtr/verilog/bgm.v:1118.22-1118.90" *) exp_out_a : _083_;
  assign _085_ = _053_ ? (* src = "../vtr/verilog/bgm.v:1119.22-1119.63" *) exp_tmp5 : exp_tmp4;
  assign _086_ = op_div ? (* src = "../vtr/verilog/bgm.v:1120.23-1120.80" *) _012_ : _014_;
  assign _087_ = op_div ? (* src = "../vtr/verilog/bgm.v:1121.23-1121.98" *) co2 : _054_;
  assign _088_ = op_div ? (* src = "../vtr/verilog/bgm.v:1135.9-1135.66" *) _025_ : _029_;
  assign op_div = _027_;
  assign signa = opa[31];
  assign signb = opb[31];
  assign expa = opa[30:23];
  assign expb = opb[30:23];
  assign expa_dn = _030_;
  assign expb_dn = _031_;
  assign opa_00 = _032_;
  assign opb_00 = _033_;
  assign fracta_00 = _034_;
  assign fractb_00 = _035_;
  assign fracta[22:0] = opa[22:0];
  assign fractb[22:0] = opb[22:0];
  assign fracta[23] = _036_;
  assign fractb[23] = _037_;
  assign { co1, exp_tmp1 } = _076_;
  assign { co2, exp_tmp2 } = _077_;
  assign exp_tmp3 = _010_;
  assign exp_tmp4 = _074_;
  assign exp_tmp5 = _078_;
  assign exp_out_div = _082_;
  assign exp_out_mul = _084_;
  assign exp_out_a = _085_;
  assign exp_ovf_d[0] = _086_;
  assign exp_ovf_d[1] = _087_;
  assign underflow_d[0] = _018_;
  assign underflow_d[1] = _060_;
  assign underflow_d[2] = _024_;
  assign _000_ = _079_;
  assign _001_ = { _087_, _086_ };
  assign _006_ = { _024_, _060_, _018_ };
  assign _002_ = _088_;
  assign _004_ = _007_;
  assign _003_ = sign_d;
  assign _005_ = _026_;
  assign _007_ = _061_;
  assign sign_d = _061_;
  assign _036_ = _066_;
  assign _037_ = _067_;
  assign _043_ = _068_;
  assign _044_ = _069_;
  assign _045_ = _070_;
  assign _046_ = _071_;
  assign _047_ = _068_;
  assign _048_ = _069_;
endmodule
