{
  "module_name": "nv50.c",
  "hash_id": "4564f559a06c5a6cdeaca13838f10e5f6c8564cb432bd70228fa9d40fcdcb852",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/pm/nv50.c",
  "human_readable_source": " \n#include \"nv40.h\"\n\nconst struct nvkm_specsrc\nnv50_zcull_sources[] = {\n\t{ 0x402ca4, (const struct nvkm_specmux[]) {\n\t\t\t{ 0x7fff, 0, \"unk0\" },\n\t\t\t{}\n\t\t}, \"pgraph_zcull_pm_unka4\" },\n\t{}\n};\n\nconst struct nvkm_specsrc\nnv50_zrop_sources[] = {\n\t{ 0x40708c, (const struct nvkm_specmux[]) {\n\t\t\t{ 0xf, 0, \"sel0\", true },\n\t\t\t{ 0xf, 16, \"sel1\", true },\n\t\t\t{}\n\t\t}, \"pgraph_rop0_zrop_pm_mux\" },\n\t{}\n};\n\nstatic const struct nvkm_specsrc\nnv50_prop_sources[] = {\n\t{ 0x40be50, (const struct nvkm_specmux[]) {\n\t\t\t{ 0x1f, 0, \"sel\", true },\n\t\t\t{}\n\t\t}, \"pgraph_tpc3_prop_pm_mux\" },\n\t{}\n};\n\nstatic const struct nvkm_specsrc\nnv50_crop_sources[] = {\n        { 0x407008, (const struct nvkm_specmux[]) {\n                        { 0x7, 0, \"sel0\", true },\n                        { 0x7, 16, \"sel1\", true },\n                        {}\n                }, \"pgraph_rop0_crop_pm_mux\" },\n        {}\n};\n\nstatic const struct nvkm_specsrc\nnv50_tex_sources[] = {\n\t{ 0x40b808, (const struct nvkm_specmux[]) {\n\t\t\t{ 0x3fff, 0, \"unk0\" },\n\t\t\t{}\n\t\t}, \"pgraph_tpc3_tex_unk08\" },\n\t{}\n};\n\nstatic const struct nvkm_specsrc\nnv50_vfetch_sources[] = {\n\t{ 0x400c0c, (const struct nvkm_specmux[]) {\n\t\t\t{ 0x1, 0, \"unk0\" },\n\t\t\t{}\n\t\t}, \"pgraph_vfetch_unk0c\" },\n\t{}\n};\n\nstatic const struct nvkm_specdom\nnv50_pm[] = {\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0xf0, (const struct nvkm_specsig[]) {\n\t\t\t{ 0xc8, \"pc01_gr_idle\" },\n\t\t\t{ 0x7f, \"pc01_strmout_00\" },\n\t\t\t{ 0x80, \"pc01_strmout_01\" },\n\t\t\t{ 0xdc, \"pc01_trast_00\" },\n\t\t\t{ 0xdd, \"pc01_trast_01\" },\n\t\t\t{ 0xde, \"pc01_trast_02\" },\n\t\t\t{ 0xdf, \"pc01_trast_03\" },\n\t\t\t{ 0xe2, \"pc01_trast_04\" },\n\t\t\t{ 0xe3, \"pc01_trast_05\" },\n\t\t\t{ 0x7c, \"pc01_vattr_00\" },\n\t\t\t{ 0x7d, \"pc01_vattr_01\" },\n\t\t\t{ 0x26, \"pc01_vfetch_00\", nv50_vfetch_sources },\n\t\t\t{ 0x27, \"pc01_vfetch_01\", nv50_vfetch_sources },\n\t\t\t{ 0x28, \"pc01_vfetch_02\", nv50_vfetch_sources },\n\t\t\t{ 0x29, \"pc01_vfetch_03\", nv50_vfetch_sources },\n\t\t\t{ 0x2a, \"pc01_vfetch_04\", nv50_vfetch_sources },\n\t\t\t{ 0x2b, \"pc01_vfetch_05\", nv50_vfetch_sources },\n\t\t\t{ 0x2c, \"pc01_vfetch_06\", nv50_vfetch_sources },\n\t\t\t{ 0x2d, \"pc01_vfetch_07\", nv50_vfetch_sources },\n\t\t\t{ 0x2e, \"pc01_vfetch_08\", nv50_vfetch_sources },\n\t\t\t{ 0x2f, \"pc01_vfetch_09\", nv50_vfetch_sources },\n\t\t\t{ 0x30, \"pc01_vfetch_0a\", nv50_vfetch_sources },\n\t\t\t{ 0x31, \"pc01_vfetch_0b\", nv50_vfetch_sources },\n\t\t\t{ 0x32, \"pc01_vfetch_0c\", nv50_vfetch_sources },\n\t\t\t{ 0x33, \"pc01_vfetch_0d\", nv50_vfetch_sources },\n\t\t\t{ 0x34, \"pc01_vfetch_0e\", nv50_vfetch_sources },\n\t\t\t{ 0x35, \"pc01_vfetch_0f\", nv50_vfetch_sources },\n\t\t\t{ 0x36, \"pc01_vfetch_10\", nv50_vfetch_sources },\n\t\t\t{ 0x37, \"pc01_vfetch_11\", nv50_vfetch_sources },\n\t\t\t{ 0x38, \"pc01_vfetch_12\", nv50_vfetch_sources },\n\t\t\t{ 0x39, \"pc01_vfetch_13\", nv50_vfetch_sources },\n\t\t\t{ 0x3a, \"pc01_vfetch_14\", nv50_vfetch_sources },\n\t\t\t{ 0x3b, \"pc01_vfetch_15\", nv50_vfetch_sources },\n\t\t\t{ 0x3c, \"pc01_vfetch_16\", nv50_vfetch_sources },\n\t\t\t{ 0x3d, \"pc01_vfetch_17\", nv50_vfetch_sources },\n\t\t\t{ 0x3e, \"pc01_vfetch_18\", nv50_vfetch_sources },\n\t\t\t{ 0x3f, \"pc01_vfetch_19\", nv50_vfetch_sources },\n\t\t\t{ 0x20, \"pc01_zcull_00\", nv50_zcull_sources },\n\t\t\t{ 0x21, \"pc01_zcull_01\", nv50_zcull_sources },\n\t\t\t{ 0x22, \"pc01_zcull_02\", nv50_zcull_sources },\n\t\t\t{ 0x23, \"pc01_zcull_03\", nv50_zcull_sources },\n\t\t\t{ 0x24, \"pc01_zcull_04\", nv50_zcull_sources },\n\t\t\t{ 0x25, \"pc01_zcull_05\", nv50_zcull_sources },\n\t\t\t{ 0xae, \"pc01_unk00\" },\n\t\t\t{ 0xee, \"pc01_trailer\" },\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0xf0, (const struct nvkm_specsig[]) {\n\t\t\t{ 0x52, \"pc02_crop_00\", nv50_crop_sources },\n\t\t\t{ 0x53, \"pc02_crop_01\", nv50_crop_sources },\n\t\t\t{ 0x54, \"pc02_crop_02\", nv50_crop_sources },\n\t\t\t{ 0x55, \"pc02_crop_03\", nv50_crop_sources },\n\t\t\t{ 0x00, \"pc02_prop_00\", nv50_prop_sources },\n\t\t\t{ 0x01, \"pc02_prop_01\", nv50_prop_sources },\n\t\t\t{ 0x02, \"pc02_prop_02\", nv50_prop_sources },\n\t\t\t{ 0x03, \"pc02_prop_03\", nv50_prop_sources },\n\t\t\t{ 0x04, \"pc02_prop_04\", nv50_prop_sources },\n\t\t\t{ 0x05, \"pc02_prop_05\", nv50_prop_sources },\n\t\t\t{ 0x06, \"pc02_prop_06\", nv50_prop_sources },\n\t\t\t{ 0x07, \"pc02_prop_07\", nv50_prop_sources },\n\t\t\t{ 0x70, \"pc02_tex_00\", nv50_tex_sources },\n\t\t\t{ 0x71, \"pc02_tex_01\", nv50_tex_sources },\n\t\t\t{ 0x72, \"pc02_tex_02\", nv50_tex_sources },\n\t\t\t{ 0x73, \"pc02_tex_03\", nv50_tex_sources },\n\t\t\t{ 0x40, \"pc02_tex_04\", nv50_tex_sources },\n\t\t\t{ 0x41, \"pc02_tex_05\", nv50_tex_sources },\n\t\t\t{ 0x42, \"pc02_tex_06\", nv50_tex_sources },\n\t\t\t{ 0x6c, \"pc02_zrop_00\", nv50_zrop_sources },\n\t\t\t{ 0x6d, \"pc02_zrop_01\", nv50_zrop_sources },\n\t\t\t{ 0x6e, \"pc02_zrop_02\", nv50_zrop_sources },\n\t\t\t{ 0x6f, \"pc02_zrop_03\", nv50_zrop_sources },\n\t\t\t{ 0xee, \"pc02_trailer\" },\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{}\n};\n\nint\nnv50_pm_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_pm **ppm)\n{\n\treturn nv40_pm_new_(nv50_pm, device, type, inst, ppm);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}