ARM GAS  /tmp/ccT2UE5K.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_msp.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_MspInit,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_MspInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_MspInit:
  26              	.LFB137:
  27              		.file 1 "Src/stm32h7xx_hal_msp.c"
   1:Src/stm32h7xx_hal_msp.c **** /**
   2:Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32h7xx_hal_msp.c ****   * File Name          : stm32h7xx_hal_msp.c
   4:Src/stm32h7xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32h7xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32h7xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32h7xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32h7xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32h7xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32h7xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32h7xx_hal_msp.c ****   *
  13:Src/stm32h7xx_hal_msp.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/stm32h7xx_hal_msp.c ****   *
  15:Src/stm32h7xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32h7xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32h7xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32h7xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32h7xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32h7xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32h7xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32h7xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32h7xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32h7xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32h7xx_hal_msp.c ****   *
  26:Src/stm32h7xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32h7xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32h7xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32h7xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32h7xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32h7xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  /tmp/ccT2UE5K.s 			page 2


  32:Src/stm32h7xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/stm32h7xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32h7xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32h7xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32h7xx_hal_msp.c ****   *
  37:Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32h7xx_hal_msp.c ****   */
  39:Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32h7xx_hal_msp.c **** #include "stm32h7xx_hal.h"
  41:Src/stm32h7xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  42:Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  43:Src/stm32h7xx_hal_msp.c **** 
  44:Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  45:Src/stm32h7xx_hal_msp.c **** /**
  46:Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  47:Src/stm32h7xx_hal_msp.c ****   */
  48:Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  49:Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 49 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  50:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  51:Src/stm32h7xx_hal_msp.c **** 
  52:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  53:Src/stm32h7xx_hal_msp.c **** 
  54:Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  39              		.loc 1 54 3 view .LVU1
  40              	.LBB2:
  41              		.loc 1 54 3 view .LVU2
  42              		.loc 1 54 3 view .LVU3
  43 0004 1E4B     		ldr	r3, .L3
  44 0006 D3F8F420 		ldr	r2, [r3, #244]
  45 000a 42F00202 		orr	r2, r2, #2
  46 000e C3F8F420 		str	r2, [r3, #244]
  47              		.loc 1 54 3 view .LVU4
  48 0012 D3F8F430 		ldr	r3, [r3, #244]
  49 0016 03F00203 		and	r3, r3, #2
  50 001a 0193     		str	r3, [sp, #4]
  51              		.loc 1 54 3 view .LVU5
  52 001c 019B     		ldr	r3, [sp, #4]
  53              	.LBE2:
  55:Src/stm32h7xx_hal_msp.c **** 
  56:Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  54              		.loc 1 56 3 view .LVU6
  55 001e 0320     		movs	r0, #3
  56 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  57              	.LVL0:
  57:Src/stm32h7xx_hal_msp.c **** 
  58:Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
ARM GAS  /tmp/ccT2UE5K.s 			page 3


  59:Src/stm32h7xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  60:Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  58              		.loc 1 60 3 view .LVU7
  59 0024 0022     		movs	r2, #0
  60 0026 1146     		mov	r1, r2
  61 0028 6FF00B00 		mvn	r0, #11
  62 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  63              	.LVL1:
  61:Src/stm32h7xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  62:Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  64              		.loc 1 62 3 view .LVU8
  65 0030 0022     		movs	r2, #0
  66 0032 1146     		mov	r1, r2
  67 0034 6FF00A00 		mvn	r0, #10
  68 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  69              	.LVL2:
  63:Src/stm32h7xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  64:Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  70              		.loc 1 64 3 view .LVU9
  71 003c 0022     		movs	r2, #0
  72 003e 1146     		mov	r1, r2
  73 0040 6FF00900 		mvn	r0, #9
  74 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  75              	.LVL3:
  65:Src/stm32h7xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  66:Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  76              		.loc 1 66 3 view .LVU10
  77 0048 0022     		movs	r2, #0
  78 004a 1146     		mov	r1, r2
  79 004c 6FF00400 		mvn	r0, #4
  80 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  81              	.LVL4:
  67:Src/stm32h7xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  68:Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  82              		.loc 1 68 3 view .LVU11
  83 0054 0022     		movs	r2, #0
  84 0056 1146     		mov	r1, r2
  85 0058 6FF00300 		mvn	r0, #3
  86 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  87              	.LVL5:
  69:Src/stm32h7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  70:Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  88              		.loc 1 70 3 view .LVU12
  89 0060 0022     		movs	r2, #0
  90 0062 1146     		mov	r1, r2
  91 0064 6FF00100 		mvn	r0, #1
  92 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  93              	.LVL6:
  71:Src/stm32h7xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  72:Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
  94              		.loc 1 72 3 view .LVU13
  95 006c 0022     		movs	r2, #0
  96 006e 1146     		mov	r1, r2
  97 0070 4FF0FF30 		mov	r0, #-1
  98 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  99              	.LVL7:
  73:Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccT2UE5K.s 			page 4


  74:Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Src/stm32h7xx_hal_msp.c **** 
  76:Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Src/stm32h7xx_hal_msp.c **** }
 100              		.loc 1 77 1 is_stmt 0 view .LVU14
 101 0078 03B0     		add	sp, sp, #12
 102              	.LCFI2:
 103              		.cfi_def_cfa_offset 4
 104              		@ sp needed
 105 007a 5DF804FB 		ldr	pc, [sp], #4
 106              	.L4:
 107 007e 00BF     		.align	2
 108              	.L3:
 109 0080 00440258 		.word	1476543488
 110              		.cfi_endproc
 111              	.LFE137:
 113              		.text
 114              	.Letext0:
 115              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 116              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 117              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 118              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 119              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 120              		.file 7 "/usr/arm-none-eabi/include/sys/lock.h"
 121              		.file 8 "/usr/arm-none-eabi/include/sys/_types.h"
 122              		.file 9 "/usr/lib/gcc/arm-none-eabi/8.2.0/include/stddef.h"
 123              		.file 10 "/usr/arm-none-eabi/include/sys/reent.h"
 124              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
ARM GAS  /tmp/ccT2UE5K.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_msp.c
     /tmp/ccT2UE5K.s:17     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccT2UE5K.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccT2UE5K.s:109    .text.HAL_MspInit:0000000000000080 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
