
// Different valus between FUs, latency = 1... 

// Add #res. sta = 3
// Add latency = 1
// Add #fus = 1

// Mul latency = 2
// Mull #FUs = 2 

// DIV latency - 4
// DIV #res. sta = 2

F4 = F2 + F2        // 0,1, 2, 2, 3
F5 = F1 / F2        // 0, 1, 2, 5, 6        	// Part of WAW on F5, w/ 3 CDBs writing to the same reg.
F15 = F14 * F13     // 1, 2, 3, 4, 5		    // Writing in 2 CDBs in the same cycle to different regs.
F5 = F4 * F2        // 1, 2, 4, 5, 6      	    // RAW for already issued cmd on F4 + WAW F5 ==> ex. start can happen only in cycle 4 and not in cycle 3; part of WAW w/ 3 CDBs writing to the same reg.
F4 = F1 + F4        // 2, 3, 4, 4, 5     		// RAW “special case”, same dest reg. val + corner case of dst_reg = source_reg ==> taking for the issue the value at the beginning of the clk cycle 
F5 = F1 + F2        // 2, 3, 5, 5, 6     		// arbitration on FU ==> exec. start can start only after cycle 5; WAW w/ 3 CDBs writing to the same reg. 
F7 = F5 * F10       // 3, 6, 7, 8, 9            // structural on #MUL res. sta 
F1 = F1 + F1        // 4, 6, 7, 7, 8            // issue delay, corener case of usage of the same register
F15 = F1 / F15     // 4, 7, 9, 12, 13           // RAW corner case: write CDB and exec on the same cycle 
halt