{
  "Top": "bfs",
  "RtlTop": "bfs",
  "RtlPrefix": "",
  "RtlSubPrefix": "bfs_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx485t",
    "Package": "-ffg1761",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "nodes": {
      "index": "0",
      "direction": "in",
      "srcType": "node_t_struct*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "port",
          "interface": "nodes_address0",
          "name": "nodes_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "nodes_ce0",
          "name": "nodes_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "nodes_q0",
          "name": "nodes_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "edges": {
      "index": "1",
      "direction": "in",
      "srcType": "edge_t_struct*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "edges_0_address0",
          "name": "edges_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "edges_0_ce0",
          "name": "edges_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "edges_0_q0",
          "name": "edges_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "edges_1_address0",
          "name": "edges_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "edges_1_ce0",
          "name": "edges_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "edges_1_q0",
          "name": "edges_1_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "starting_node": {
      "index": "2",
      "direction": "in",
      "srcType": "long unsigned int",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "starting_node",
          "name": "starting_node",
          "usage": "data",
          "direction": "in"
        }]
    },
    "level": {
      "index": "3",
      "direction": "inout",
      "srcType": "signed char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "level_address0",
          "name": "level_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_ce0",
          "name": "level_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_we0",
          "name": "level_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_d0",
          "name": "level_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_q0",
          "name": "level_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "level_counts": {
      "index": "4",
      "direction": "inout",
      "srcType": "long unsigned int*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "level_counts_0_address0",
          "name": "level_counts_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_counts_0_ce0",
          "name": "level_counts_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_counts_0_we0",
          "name": "level_counts_0_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_counts_0_d0",
          "name": "level_counts_0_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_counts_0_q0",
          "name": "level_counts_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "level_counts_1_address0",
          "name": "level_counts_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_counts_1_ce0",
          "name": "level_counts_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_counts_1_we0",
          "name": "level_counts_1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_counts_1_d0",
          "name": "level_counts_1_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "level_counts_1_q0",
          "name": "level_counts_1_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_latency=0",
      "config_export -vivado_impl_strategy=Flow_Quick",
      "config_export -vivado_synth_strategy=Flow_RuntimeOptimized",
      "config_export -flow=impl",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_expression_balance bfs -off",
      "set_directive_pipeline bfs\/loop_queue -off",
      "set_directive_pipeline bfs\/loop_neighbors -off",
      "set_directive_array_partition bfs -type block -factor 2 queue",
      "set_directive_bind_storage bfs -impl bram -latency -1 -type ram_1wnr queue",
      "set_directive_array_partition bfs -type block -factor 2 edges",
      "set_directive_array_reshape bfs -type cyclic -factor 2 level",
      "set_directive_array_partition bfs -type cyclic -factor 2 level_counts",
      "set_directive_array_reshape bfs -type block -factor 2 level_counts",
      "set_directive_bind_op bfs\/loop_queue -impl dsp -latency -1 -op add dummy",
      "set_directive_bind_op bfs\/loop_neighbors -impl fabric -latency -1 -op add e",
      "set_directive_bind_op bfs\/loop_neighbors -impl fabric -latency -1 -op add tmp_level",
      "set_directive_top bfs -name bfs",
      "set_directive_top bfs -name bfs"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "bfs"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "bfs",
    "Version": "1.0",
    "DisplayName": "Bfs",
    "Revision": "2114239895",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_bfs_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/local_support.c",
      "..\/..\/bfs.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/bfs_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/bfs_mux_21_64_1_1.vhd",
      "impl\/vhdl\/bfs_queue_RAM_1WNR_BRAM_1R1W.vhd",
      "impl\/vhdl\/bfs_urem_7ns_3ns_7_11_seq_1.vhd",
      "impl\/vhdl\/bfs.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/bfs_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/bfs_mux_21_64_1_1.v",
      "impl\/verilog\/bfs_queue_RAM_1WNR_BRAM_1R1W.v",
      "impl\/verilog\/bfs_urem_7ns_3ns_7_11_seq_1.v",
      "impl\/verilog\/bfs.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/bfs.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "nodes_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"nodes_address0": "DATA"},
      "ports": ["nodes_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "nodes"
        }]
    },
    "nodes_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"nodes_q0": "DATA"},
      "ports": ["nodes_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "nodes"
        }]
    },
    "edges_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"edges_0_address0": "DATA"},
      "ports": ["edges_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "edges"
        }]
    },
    "edges_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"edges_0_q0": "DATA"},
      "ports": ["edges_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "edges"
        }]
    },
    "edges_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"edges_1_address0": "DATA"},
      "ports": ["edges_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "edges"
        }]
    },
    "edges_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"edges_1_q0": "DATA"},
      "ports": ["edges_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "edges"
        }]
    },
    "starting_node": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"starting_node": "DATA"},
      "ports": ["starting_node"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "starting_node"
        }]
    },
    "level_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"level_address0": "DATA"},
      "ports": ["level_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "level"
        }]
    },
    "level_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"level_d0": "DATA"},
      "ports": ["level_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "level"
        }]
    },
    "level_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"level_q0": "DATA"},
      "ports": ["level_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "level"
        }]
    },
    "level_counts_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"level_counts_0_address0": "DATA"},
      "ports": ["level_counts_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "level_counts"
        }]
    },
    "level_counts_0_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "128",
      "portMap": {"level_counts_0_d0": "DATA"},
      "ports": ["level_counts_0_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "level_counts"
        }]
    },
    "level_counts_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"level_counts_0_q0": "DATA"},
      "ports": ["level_counts_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "level_counts"
        }]
    },
    "level_counts_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"level_counts_1_address0": "DATA"},
      "ports": ["level_counts_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "level_counts"
        }]
    },
    "level_counts_1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "128",
      "portMap": {"level_counts_1_d0": "DATA"},
      "ports": ["level_counts_1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "level_counts"
        }]
    },
    "level_counts_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"level_counts_1_q0": "DATA"},
      "ports": ["level_counts_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "level_counts"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "nodes_address0": {
      "dir": "out",
      "width": "8"
    },
    "nodes_ce0": {
      "dir": "out",
      "width": "1"
    },
    "nodes_q0": {
      "dir": "in",
      "width": "128"
    },
    "edges_0_address0": {
      "dir": "out",
      "width": "11"
    },
    "edges_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "edges_0_q0": {
      "dir": "in",
      "width": "64"
    },
    "edges_1_address0": {
      "dir": "out",
      "width": "11"
    },
    "edges_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "edges_1_q0": {
      "dir": "in",
      "width": "64"
    },
    "starting_node": {
      "dir": "in",
      "width": "64"
    },
    "level_address0": {
      "dir": "out",
      "width": "7"
    },
    "level_ce0": {
      "dir": "out",
      "width": "1"
    },
    "level_we0": {
      "dir": "out",
      "width": "1"
    },
    "level_d0": {
      "dir": "out",
      "width": "16"
    },
    "level_q0": {
      "dir": "in",
      "width": "16"
    },
    "level_counts_0_address0": {
      "dir": "out",
      "width": "2"
    },
    "level_counts_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "level_counts_0_we0": {
      "dir": "out",
      "width": "1"
    },
    "level_counts_0_d0": {
      "dir": "out",
      "width": "128"
    },
    "level_counts_0_q0": {
      "dir": "in",
      "width": "128"
    },
    "level_counts_1_address0": {
      "dir": "out",
      "width": "2"
    },
    "level_counts_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "level_counts_1_we0": {
      "dir": "out",
      "width": "1"
    },
    "level_counts_1_d0": {
      "dir": "out",
      "width": "128"
    },
    "level_counts_1_q0": {
      "dir": "in",
      "width": "128"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "bfs"},
    "Info": {"bfs": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"bfs": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.903"
        },
        "Loops": [{
            "Name": "loop_queue",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "loop_neighbors",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepthMin": "4",
                "PipelineDepthMax": "16",
                "PipelineDepth": "4 ~ 16"
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "2060",
          "UTIL_BRAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2800",
          "UTIL_DSP": "0",
          "FF": "743",
          "AVAIL_FF": "607200",
          "UTIL_FF": "~0",
          "LUT": "3778",
          "AVAIL_LUT": "303600",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-08-31 13:35:56 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
