#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Oct 10 14:01:00 2025
# Process ID: 47980
# Current directory: D:/fpga/shakelite2_save
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent46772 D:\fpga\shakelite2_save\shakelite2_save.xpr
# Log file: D:/fpga/shakelite2_save/vivado.log
# Journal file: D:/fpga/shakelite2_save\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga/shakelite2_save/shakelite2_save.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/gxy/Documents/WeChat Files/wxid_0qvoprvvcvtg22/FileStorage/File/2025-10/shakelite_multidata/prj/$PGENDIR/sources_1/bd/cpu/hdl/cpu_wrapper.v'.
Scanning sources...
Finished scanning sources
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ruanjian/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 921.066 ; gain = 224.457
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: cpu_processing_system7_0_0 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
INFO: [BD 41-434] Could not find an IP with XCI file by name: cpu_ps7_0_axi_periph_0 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: cpu_auto_pc_0 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
INFO: [BD 41-434] Could not find an IP with XCI file by name: cpu_rst_ps7_0_50M_0 
Adding component instance block -- xilinx.com:module_ref:sha3_1003_tIP1_v1_0_S0_AXI:1.0 - sha3_1003_tIP1_v1_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1728] Could not find a module with name: cpu_sha3_1003_tIP1_v1_0_0_0 
Successfully read diagram <cpu> from BD file <D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ui/bd_d93032a8.ui> 
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1058.125 ; gain = 102.418
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2294.828 ; gain = 1236.703
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
close_hw_manager
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Oct 10 14:37:36 2025] Launched synth_1...
Run output will be captured here: D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1/runme.log
[Fri Oct 10 14:37:36 2025] Launched impl_1...
Run output will be captured here: D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/runme.log
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 10 15:12:52 2025...
