VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sin_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: sin_dup

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.39 seconds (max_rss 47.2 MiB, delta_rss +31.7 MiB)

Timing analysis: ON
Circuit netlist file: sin_dup.net
Circuit placement file: sin_dup.place
Circuit routing file: sin_dup.route
Circuit SDC file: sin_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 1.77 seconds (max_rss 336.1 MiB, delta_rss +288.9 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sin_dup.blif
# Load circuit
Found constant-zero generator 'new_n93'
Found constant-zero generator 'new_n267'
Found constant-zero generator 'new_n268'
Found constant-zero generator 'new_n301'
Found constant-zero generator 'new_n376'
Found constant-zero generator 'new_n377'
Found constant-zero generator 'new_n404'
Found constant-zero generator 'new_n407'
Found constant-zero generator 'new_n422'
Found constant-zero generator 'new_n457'
Found constant-zero generator 'new_n462'
Found constant-zero generator 'new_n485'
Found constant-zero generator 'new_n512'
Found constant-zero generator 'new_n842'
Found constant-zero generator 'new_n856'
Found constant-zero generator 'new_n870'
Found constant-zero generator 'new_n878'
Found constant-zero generator 'new_n885'
Found constant-zero generator 'new_n889'
Found constant-zero generator 'new_n898'
Found constant-zero generator 'new_n906'
Found constant-zero generator 'new_n908'
Found constant-zero generator 'new_n964'
Found constant-zero generator 'new_n965'
Found constant-zero generator 'new_n966'
Found constant-zero generator 'new_n1018'
Found constant-zero generator 'new_n1023'
Found constant-zero generator 'new_n1049'
Found constant-zero generator 'new_n1133'
Found constant-zero generator 'new_n1141'
Found constant-zero generator 'new_n1192'
Found constant-zero generator 'new_n1228'
Found constant-zero generator 'new_n1264'
Found constant-zero generator 'new_n1303'
Found constant-zero generator 'new_n1620'
# Load circuit took 0.02 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1622
    .input :      24
    .output:      25
    0-LUT  :      35
    6-LUT  :    1538
  Nets  : 1597
    Avg Fanout:     4.3
    Max Fanout:   108.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 8476
  Timing Graph Edges: 13733
  Timing Graph Levels: 86
# Build Timing Graph took 0.02 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'sin_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sin_dup.blif'.

After removing unused inputs...
	total blocks: 1622, total nets: 1597, total inputs: 24, total outputs: 25
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    64/1622      3%                            7     7 x 5     
   128/1622      7%                           13     8 x 6     
   192/1622     11%                           20     9 x 7     
   256/1622     15%                           26    10 x 7     
   320/1622     19%                           32    11 x 8     
   384/1622     23%                           39    12 x 9     
   448/1622     27%                           45    12 x 9     
   512/1622     31%                           52    13 x 10    
   576/1622     35%                           58    13 x 10    
   640/1622     39%                           64    13 x 10    
   704/1622     43%                           71    14 x 10    
   768/1622     47%                           77    15 x 11    
   832/1622     51%                           84    15 x 11    
   896/1622     55%                           90    15 x 11    
   960/1622     59%                           96    16 x 12    
  1024/1622     63%                          103    16 x 12    
  1088/1622     67%                          109    16 x 12    
  1152/1622     71%                          116    17 x 13    
  1216/1622     74%                          122    17 x 13    
  1280/1622     78%                          128    18 x 13    
  1344/1622     82%                          135    19 x 14    
  1408/1622     86%                          141    19 x 14    
  1472/1622     90%                          148    19 x 14    
  1536/1622     94%                          156    19 x 14    
  1600/1622     98%                          200    31 x 23    

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 1573
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1573
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.00011745 sec
Full Max Req/Worst Slack updates 1 in 3.196e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000259575 sec
FPGA sized to 39 x 29 (auto)
Device Utilization: 0.18 (target 1.00)
	Block Utilization: 0.21 Type: LAB
	Block Utilization: 0.88 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB        174                                28.7069                      9.04023   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell         49                               0.510204                     0.489796   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 1597 nets, 1597 nets not absorbed.

Netlist conversion complete.

# Packing took 1.33 seconds (max_rss 344.7 MiB, delta_rss +8.6 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sin_dup.net'.
Detected 35 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.14515 seconds).
Warning 12: Treated 35 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.15 seconds (max_rss 383.1 MiB, delta_rss +38.4 MiB)
Warning 13: Netlist contains 328 global net to non-global architecture pin connections
Warning 14: Logic block #165 (new_n93) has only 1 output pin 'new_n93.data_out[0]'. It may be a constant generator.
Warning 15: Logic block #166 (new_n301) has only 1 output pin 'new_n301.data_out[0]'. It may be a constant generator.
Warning 16: Logic block #167 (new_n485) has only 1 output pin 'new_n485.data_out[0]'. It may be a constant generator.
Warning 17: Logic block #168 (new_n512) has only 1 output pin 'new_n512.data_out[0]'. It may be a constant generator.
Warning 18: Logic block #169 (new_n842) has only 1 output pin 'new_n842.data_out[0]'. It may be a constant generator.
Warning 19: Logic block #170 (new_n856) has only 1 output pin 'new_n856.data_out[0]'. It may be a constant generator.
Warning 20: Logic block #171 (new_n878) has only 1 output pin 'new_n878.data_out[0]'. It may be a constant generator.
Warning 21: Logic block #172 (new_n885) has only 1 output pin 'new_n885.data_out[0]'. It may be a constant generator.
Warning 22: Logic block #173 (new_n906) has only 1 output pin 'new_n906.data_out[0]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 1597
Netlist num_blocks: 223
Netlist EMPTY blocks: 0.
Netlist PLL blocks: 0.
Netlist clock_gate blocks: 0.
Netlist clock_div blocks: 0.
Netlist LAB blocks: 174.
Netlist MLAB blocks: 0.
Netlist OCT blocks: 0.
Netlist io_cell blocks: 49.
Netlist DSP blocks: 0.
Netlist M20K blocks: 0.
Netlist inputs pins: 24
Netlist output pins: 25

Pb types usage...
  LAB             : 174
   alm            : 1573
    comb_block    : 1573
     lut          : 1573
      lut6        : 1573
       lut        : 1573
  io_cell         : 49
   pad            : 49
    inpad         : 24
    outpad        : 25

# Create Device
## Build Device Grid
FPGA sized to 39 x 29: 1131 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		174	blocks of type: LAB
	Architecture
		678	blocks of type: LAB
		139	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		139	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		49	blocks of type: io_cell
	Architecture
		56	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		26	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		104	blocks of type: M20K

Device Utilization: 0.18 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 0.88 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.26 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 1.25 Logical Block: LAB
	Physical Tile PLL_OCT_CLK_CTRL:
	Block Utilization: 0.00 Logical Block: OCT
	Block Utilization: 0.00 Logical BSOURCE->OPIN and IPIN->SINK edge count:121781
OPIN->CHANX/CHANY edge count before creating direct connections: 719920
OPIN->CHANX/CHANY edge count after creating direct connections: 799065
CHAN->CHAN type edge count:1813113
Warning 23: Node: 161909 with RR_type: CHANX  at Location:CHANX:161909 H4 length:4 (37,0,0)-> (34,0,0), had no out-going switches
Warning 24: in check_rr_graph: fringe node 161909 CHANX at (34,0) has no fanicount:121781
OPIN->CHANX/CHANY edge count before creating direct connections: 719920
OPIN->CHANX/CHANY edge count after creating direct connections: 799065
CHAN->CHAN type edge count:1813113
Warning 23: Node: 161909 with RR_type: CHANX  at Location:CHANX:161909 H4 length:4 (37,0,0)-> (34,0,0), had no out-going switches
Warning 24: in check_rr_graph: fringe node 161909 CHANX at (34,0) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 2.16 seconds (max_rss 426.8 MiB, delta_rss +43.4 MiB)
  RR Graph Nodes: 249794
  RR Graph Edges: 2733959
# Create Device took 2.20 seconds (max_rss 426.8 MiB, delta_rss +43.4 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 16.32 seconds (max_rss 426.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 426.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 16.32 seconds (max_rss 426.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.42 seconds (max_rss 426.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.42 seconds (max_rss 426.8 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 426.8 MiB, delta_rss +0.0 MiB)

There are 4727 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 40645

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 240.415 td_cost: 1.29072e-06
Initial placement estimated Critical Path Delay (CPD): 37.808 ns
Initial placement estimated setup Total Negative Slack (sTNS): -868.185 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -37.808 ns

Initial placement estimated setup slack histogram:
[ -3.8e-08: -3.7e-08) 8 ( 32.0%) |*************************************************
[ -3.7e-08: -3.6e-08) 2 (  8.0%) |************
[ -3.6e-08: -3.5e-08) 3 ( 12.0%) |******************
[ -3.5e-08: -3.4e-08) 3 ( 12.0%) |******************
[ -3.4e-08: -3.3e-08) 2 (  8.0%) |************
[ -3.3e-08: -3.2e-08) 0 (  0.0%) |
[ -3.2e-08: -3.1e-08) 3 ( 12.0%) |******************
[ -3.1e-08: -3.1e-08) 3 ( 12.0%) |******************
[ -3.1e-08:   -3e-08) 0 (  0.0%) |
[   -3e-08: -2.9e-08) 1 (  4.0%) |******
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 676
Warning 25: Starting t: 89 of 223 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp    2    0.0 5.3e-04   0.913     142.09 8.8349e-07  33.806       -768  -33.806   0.430  0.0512   38.0     1.00      1352  0.950
   3    0.0 5.0e-04   0.964     121.31 7.8939e-07  30.366       -691  -30.366   0.371  0.0217   37.6     1.07      2028  0.950
   4    0.0 4.7e-04   0.956     110.49 6.743e-07   29.598       -675  -29.598   0.349  0.0209   35.1     1.56      2704  0.950
   5    0.0 4.5e-04   0.988     103.41 5.8123e-07  29.377       -658  -29.377   0.296  0.0123   31.9     2.16      3380  0.950
   6    0.0 4.3e-04   0.976      95.23 4.8725e-07  29.837       -673  -29.837   0.308  0.0154   27.3     3.03      4056  0.950
   7    0.0 4.1e-04   0.981      91.79 4.3972e-07  28.778       -657  -28.778   0.277  0.0125   23.7     3.71      4732  0.950
   8    0.0 3.9e-04   0.994      89.67 4.0338e-07  27.975       -637  -27.975   0.235  0.0035   19.8     4.44      5408  0.950
   9    0.0 3.7e-04   0.995      88.47 3.8559e-07  27.186       -623  -27.186   0.235  0.0063   15.7     5.21      6084  0.950
  10    0.0 3.5e-04   0.991      86.71 3.5241e-07  27.592       -630  -27.592   0.219  0.0040   12.5     5.82      6760  0.950
  11    0.0 3.3e-04   0.995      86.93 3.3791e-07  27.304       -616  -27.304   0.213  0.0023    9.8     6.34      7436  0.950
  12    0.0 3.1e-04   0.998      86.81 3.3152e-07  26.537       -602  -26.537   0.229  0.0021    7.5     6.76      8112  0.950
  13    0.0 3.0e-04   0.998      86.29 3.2838e-07  26.445       -604  -26.445   0.223  0.0020    6.0     7.06      8788  0.950
  14    0.0 2.8e-04   0.991      85.40 3.1774e-07  26.719       -604  -26.719   0.232  0.0066    4.7     7.31      9464  0.950
  15    0.0 2.7e-04   0.993      83.97 3.0489e-07  26.852       -606  -26.852   0.186  0.0034    3.7     7.49     10140  0.950
  16    0.0 2.6e-04   0.996      83.56 3.0248e-07  26.627       -604  -26.627   0.197  0.0018    2.8     7.67     10816  0.950
  17    0.0 2.4e-04   0.998      83.90 2.8576e-07  26.512       -600  -26.512   0.210  0.0019    2.1     7.79     11492  0.950
  18    0.0 2.3e-04   0.996      83.64 2.8546e-07  26.019       -594  -26.019   0.241  0.0012    1.6     7.89     12168  0.950
  19    0.0 2.2e-04   0.992      83.26 2.8905e-07  26.125       -593  -26.125   0.235  0.0031    1.3     7.95     12844  0.950
  20    0.0 2.1e-04   0.998      83.06 2.7565e-07  26.214       -598  -26.214   0.163  0.0010    1.0     8.00     13520  0.950
  21    0.0 2.0e-04   1.000      83.07 2.785e-07   26.223       -598  -26.223   0.178  0.0006    1.0     8.00     14196  0.950
  22    0.0 1.9e-04   0.995      83.19 2.7338e-07  26.505       -603  -26.505   0.213  0.0014    1.0     8.00     14872  0.950
  23    0.0 1.8e-04   0.999      83.03 2.8069e-07  26.271       -594  -26.271   0.163  0.0006    1.0     8.00     15548  0.950
  24    0.0 1.7e-04   1.000      82.95 2.8099e-07  26.007       -594  -26.007   0.155  0.0003    1.0     8.00     16224  0.950
  25    0.0 1.6e-04   0.998      82.91 2.7791e-07  26.026       -596  -26.026   0.154  0.0017    1.0     8.00     16900  0.950
  26    0.0 1.5e-04   0.999      82.83 2.7828e-07  26.239       -594  -26.239   0.138  0.0009    1.0     8.00     17576  0.950
  27    0.0 1.2e-04   0.999      82.77 2.8271e-07  25.972       -594  -25.972   0.132  0.0006    1.0     8.00     18252  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=82.7175, TD costs=2.78685e-07, CPD= 26.067 (ns) 
  28    0.0 9.8e-05   0.998      82.74 2.7753e-07  26.067       -597  -26.067   0.101  0.0013    1.0     8.00     18928  0.800
  29    0.0 7.9e-05   0.999      82.72 2.7684e-07  26.067       -594  -26.067   0.075  0.0005    1.0     8.00     19604  0.800
  30    0.0 6.3e-05   1.000      82.72 2.7852e-07  25.969       -594  -25.969   0.062  0.0002    1.0     8.00     20280  0.800
Checkpoint saved: bb_costs=82.6111, TD costs=2.73944e-07, CPD= 25.826 (ns) 
  31    0.0 5.0e-05   0.999      82.54 2.7348e-07  25.826       -590  -25.826   0.067  0.0007    1.0     8.00     20956  0.800
  32    0.0 4.0e-05   1.000      82.64 2.7366e-07  25.997       -594  -25.997   0.061  0.0003    1.0     8.00     21632  0.800
  33    0.0 3.2e-05   0.999      82.65 2.7333e-07  26.035       -595  -26.035   0.064  0.0002    1.0     8.00     22308  0.800
  34    0.0 2.6e-05   1.000      82.61 2.7347e-07  25.889       -592  -25.889   0.044  0.0001    1.0     8.00     22984  0.800
  35    0.0 2.1e-05   1.000      82.60 2.7368e-07  25.889       -592  -25.889   0.046  0.0001    1.0     8.00     23660  0.800
  36    0.0 1.6e-05   1.000      82.54 2.7394e-07  25.851       -592  -25.851   0.034  0.0001    1.0     8.00     24336  0.800
Checkpoint saved: bb_costs=82.5432, TD costs=2.73326e-07, CPD= 25.654 (ns) 
  37    0.0 1.3e-05   1.000      82.53 2.7328e-07  25.654       -591  -25.654   0.038  0.0000    1.0     8.00     25012  0.800
  38    0.0 1.1e-05   1.000      82.55 2.7245e-07  25.641       -591  -25.641   0.036  0.0001    1.0     8.00     25688  0.800
  39    0.0 8.4e-06   1.000      82.65 2.7242e-07  25.390       -584  -25.390   0.037  0.0002    1.0     8.00     26364  0.800
  40    0.0 6.7e-06   1.000      82.68 2.8011e-07  25.231       -580  -25.231   0.025  0.0000    1.0     8.00     27040  0.800
  41    0.0 5.4e-06   1.000      82.69 2.8012e-07  25.231       -580  -25.231   0.027  0.0001    1.0     8.00     27716  0.800
  42    0.0 4.3e-06   1.000      82.67 2.7957e-07  25.244       -581  -25.244   0.025  0.0004    1.0     8.00     28392  0.800
  43    0.0 3.5e-06   1.000      82.65 2.8491e-07  25.136       -578  -25.136   0.025  0.0001    1.0     8.00     29068  0.800
  44    0.0 0.0e+00   1.000      82.63 2.7927e-07  25.244       -581  -25.244   0.025  0.0002    1.0     8.00     29744  0.800
## Placement Quench took 0.01 seconds (max_rss 426.8 MiB)
post-quench CPD = 25.149 (ns) 

BB estimate of min-dist (placement) wire length: 14040

Completed placement consistency check successfully.

Swaps called: 29967

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 25.149 ns, Fmax: 39.763 MHz
Placement estimated setup Worst Negative Slack (sWNS)## Placement Quench took 0.01 seconds (max_rss 426.8 MiB)
post-quench CPD = 25.149 (ns) 

BB estimate of min-dist (placement) wire length: 14040

Completed placement consistency check successfully.

Swaps called: 29967

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 25.149 ns, Fmax: 39.763 MHz
Placement estimated setup Worst Negative Slack (sWNS): -25.149 ns
Placement estimated setup Total Negative Slack (sTNS): -578.277 ns

Placement estimated setup slack histogram:
[ -2.5e-08: -2.5e-08) 6 ( 24.0%) |*************************************************
[ -2.5e-08: -2.4e-08) 2 (  8.0%) |****************
[ -2.4e-08: -2.4e-08) 4 ( 16.0%) |*********************************
[ -2.4e-08: -2.3e-08) 1 (  4.0%) |********
[ -2.3e-08: -2.3e-08) 3 ( 12.0%) |*************************
[ -2.3e-08: -2.2e-08) 2 (  8.0%) |****************
[ -2.2e-08: -2.2e-08) 3 ( 12.0%) |*************************
[ -2.2e-08: -2.1e-08) 2 (  8.0%) |****************
[ -2.1e-08:   -2e-08) 1 (  4.0%) |********
[   -2e-08:   -2e-08) 1 (  4.0%) |********

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999543, bb_cost: 82.6202, td_cost: 2.8484e-07, 

Placement resource usage:
  LAB     implemented as LAB    : 134
  LAB     implemented as LABMLAB: 40
  io_cell implemented as iolane : 49

Placement number of temperatures: 44
Placement total # of swap attempts: 29967
	Swaps accepted:  5005 (16.7 %)
	Swaps rejected: 22220 (74.1 %)
	Swaps aborted:  2742 ( 9.2 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                16.34            10.97           89.03          0.00         
                   Median                 16.37            11.94           77.86          10.19        
                   Centroid               15.97            17.89           77.14          4.97         
                   W. Centroid            16.42            18.18           77.06          4.75         
                   W. Median              4.47             2.02            82.15          15.83        
                   Crit. Uniform          5.35             0.44            99.56          0.00         
                   Feasible Region        5.41             1.42            93.09          5.49         

io_cell            Uniform                4.65             45.08           54.92          0.00         
                   Median                 4.59             34.23           32.34          33.43        
                   Centroid               4.64             34.53           34.39          31.08        
                   W. Centroid            4.44             35.21           35.66          29.13        
                   W. Median              1.20             6.11            43.33          50.56        
                   Crit. Uniform          0.08             8.70            91.30          0.00         
                   Feasible Region        0.07             10.00           55.00          35.00        


Placement Quench timing analysis took 0.00399636 seconds (0.00356619 STA, 0.000430174 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.202103 seconds (0.18173[        0:      0.1)  306 (  6.1%) |*****
[      0.1:      0.2)    5 (  0.1%) |
[      0.2:      0.3)   23 (  0.5%) |
[      0.3:      0.4)  224 (  4.5%) |****
[      0.4:      0.5)  306 (  6.1%) |*****
[      0.5:      0.6)  305 (  6.1%) |*****
[      0.6:      0.7)  307 (  6.1%) |*****
[      0.7:      0.8)  308 (  6.1%) |*****
[      0.8:      0.9)  421 (  8.4%) |*******
[      0.9:        1) 2815 ( 56.1%) |*************************
[      0.1:      0.2)    5 (  0.1%) |
[      0.2:      0.3)   23 (  0.5%) |
[      0.3:      0.4)  224 (  4.5%) |****
[      0.4:      0.5)  306 (  6.1%) |*****
[      0.5:      0.6)  305 (  6.1%) |*****
[      0.6:      0.7)  307 (  6.1%) |*****
[      0.7:      0.8)  308 (  6.1%) |*****
[      0.8:      0.9)  421 (  8.4%) |*******
[      0.9:        1) 2815 ( 56.1%) |**********************************************
## Initializing router criticalities took 0.05 seconds (max_rss 426.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    NIncr Slack updates 46 in 0.0043656 sec
Full Max Req/Worst Slack updates 29 in 7.3848e-05 sec
Incr Max Req/Worst Slack updates 17 in 7.6082e-05 sec
Incr Criticality updates 2 in 0.000341369 sec
Full Criticality updates 44 in 0.014665 sec
   2    0.2     0.5    1 2595026    1319    4405    1342 ( 0.537%)   17904 ( 4.7%)   26.709     -617.8    -26.709      0.000      0.000      N/A
   3    0.2     0.6    0 2282157     810    3518     982 ( 0.393%)   18053 ( 4.7%)   26.709     -618.0    -26.709      0.000      0.000      N/A
   4    0.2     0.8    0 2059133     648    3103     758 ( 0.303%)   18037 ( 4.7%)   26.709     -618.0    -26.709      0.000      0.000      N/A
   5    0.1     1.1    0 1850594     546    2772     529 ( 0.212%)   18293 ( 4.8%)   26.709     -617.9    -26.709      0.000      0.000      N/A
   6    0.1     1.4    0 1608466     456    2414     376 ( 0.151%)   18209 ( 4.8%)   26.709     -617.9    -26.709      0.000      0.000      N/A
   7    0.1     1.9    0 1408778     378    2078     261 ( 0.104%)   18433 ( 4.8%)   26.709     -618.1    -26.709      0.000      0.000      N/A
   8    0.1     2.4    0  992436     251    1435     145 ( 0.058%)   18524 ( 4.8%)   26.709     -618.1    -26.709      0.000      0.000      N/A
   9    0.1     3.1    0  649963     165     941      82 ( 0.033%)   18653 ( 4.9%)   26.709     -618.1    -26.709      0.000      0.000      N/A
  10    0.0     4.1    0  479842     111     681      35 ( 0.014%)   18656 ( 4.9%)   26.709     -618.1    -26.709      0.000      0.000       19
  11    0.0     5.3    0  208496      55     296      18 ( 0.007%)   18650 ( 4.9%)   26.709     -618.1    -26.709      0.000      0.000       16
  12    0.0     6.9    0   93672      25     134      12 ( 0.005%)   18702 ( 4.9%)   26.709     -618.1    -26.709      0.000      0.000       16
  13    0.0     9.0    0   50014      13      78       2 ( 0.001%)   18703 ( 4.9%)   26.709     -618.1    -26.709      0.000      0.000       16
  14    0.0    11.6    0   16492       3      22       2 ( 0.001%)   18702 ( 4.9%)   26.709     -618.1    -26.709      0.000      0.000       15
  15    0.0    15.1    0   11717       3      15       0 ( 0.000%)   18707 ( 4.9%)   26.709     -618.1    -26.709      0.000      0.000       15
Restoring best routing
Critical path: 26.709 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  302 (  6.0%) |*****
[      0.1:      0.2)    9 (  0.2%) |
[      0.2:      0.3)   39 (  0.8%) |*
[      0.3:      0.4)  240 (  4.8%) |****
[      0.4:      0.5)  323 (  6.4%) |******
[      0.5:      0.6)  320 (  6.4%) |******
[      Restoring best routing
Critical path: 26.709 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  302 (  6.0%) |*****
[      0.1:      0.2)    9 (  0.2%) |
[      0.2:      0.3)   39 (  0.8%) |*
[      0.3:      0.4)  240 (  4.8%) |****
[      0.4:      0.5)  323 (  6.4%) |******
[      0.5:      0.6)  320 (  6.4%) |******
[      0.6:      0.7)  228 (  4.5%) |****
[      0.7:      0.8)  328 (  6.5%) |******
[      0.8:      0.9)  568 ( 11.3%) |**********
[      0.9:        1) 2663 ( 53.0%) |**********************************************
Router Stats: total_nets_routed: 6345 total_connections_routed: 26619 total_heap_pushes: 17017960 total_heap_pops: 1538646 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 17017960 total_external_heap_pops: 1538646 total_external_SOURCE_pushes: 26619 total_external_SOURCE_pops: 23421 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 26619 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 26619 total_external_SINK_pushes: 55115 total_external_SINK_pops: 33368 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 74793 total_external_IPIN_pops: 55157 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 932330 total_external_OPIN_pops: 815441 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 41811 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 41811 total_external_CHANX_pushes: 8736889 total_external_CHANX_pops: 482372 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 51344 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 51344 total_external_CHANY_pushes: 7192214 total_external_CHANY_pops: 128887 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 69641 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 69641 total_number_of_adding_all_rt: 405777 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 1.60 seconds (max_rss 426.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.02 seconds (max_rss 426.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 874732648
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 426.8 MiB, delta_rss +0.0 MiB)
Found 10152 mismatches between routing and packing results.
Fixed 4916 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.06 seconds (max_rss 426.8 MiB, delta_rss +0.0        PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB        174                                28.7069                      9.04023   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell         49                               0.510204                     0.489796   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 1597 nets, 1597 nets not absorbed.


Average number of bends per net: 1.00512  Maximum # of bends: 9

Number of global nets: 35
Number of routed nets (nonglobal): 1562
Wire length results (in units of 1 clb segments)...
	Total wirelength: 18707, average net length: 11.9763
	Maximum net length: 167

Wire length results in terms of physical segments...
	Total wiring Absorbed logical nets 0 out of 1597 nets, 1597 nets not absorbed.


Average number of bends per net: 1.00512  Maximum # of bends: 9

Number of global nets: 35
Number of routed nets (nonglobal): 1562
Wire length results (in units of 1 clb segments)...
	Total wirelength: 18707, average net length: 11.9763
	Maximum net length: 167

Wire length results in terms of physical segments...
	Total wiring segments used: 4897, average wire segments per net: 3.13508
	Maximum segments used by a net: 37
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 512

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)   14 (  0.7%) |
[      0.3:      0.4)   54 (  2.5%) |*
[      0.2:      0.3)   68 (  3.2%) |**
[      0.1:      0.2)  146 (  6.9%) |****
[        0:      0.1) 1846 ( 86.7%) |**********************************************
Maximum routing channel utilization:      0.44 at (13,15)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       2   0.205      250
                         3       5   0.462      250
                         4      28   5.077      250
                         5      26   6.103      250
                         6      51  13.949      250
                         7      48  11.641      250
                         8      48  12.615      250
                         9      27   6.308      250
                        10      56  16.359      250
                        11      63  18.949      250
                        12      81  22.103      250
                        13     111  32.462      250
                        14     109  32.205      250
                        15     111  29.795      250
                        16      95  26.308      250
                        17      72  16.513      250
                        18      11   3.077      250
                        19       1   0.205      250
                        20       5   1.308      250
                        21       2   0.205      250
                        22       5   1.487      250
                        23       1   0.051      250
                        24       4   1.128      250
                        25       0   0.000      250
                        26       4   0.462      250
                        27       0   0.000      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       0   0.000      120
                         3       0   0.000      120
                         4       0   0.000      120
                         5       0   0.000      120
                         6       4   1.276      120
                         7      25   4.759      120
                         8      40   7.552      120
                         9      56  11.966      120
                        10      68  18.621      120
                        11      73  19.759      120
                        12      82  26.517      120
                        13      71  23.241      120
                        14      59  15.103      120
                        15      51  15.069      120
                        16      66  21.966      120
                                          25       4   0.414      120
                        26       2   0.276      120
                        27       1   0.138      120
                        28       0   0.000      120
                        29       1   0.069      120
                        30       5   1.172      120
                        31       9   3.069      120
                        32       0   0.000      120
               4   0.414      120
                        26       2   0.276      120
                        27       1   0.138      120
                        28       0   0.000      120
                        29       1   0.069      120
                        30       5   1.172      120
                        31       9   3.069      120
                        32       0   0.000      120
                        33       1   0.138      120
                        34       0   0.000      120
                        35       0   0.000      120
                        36       0   0.000      120
                        37       0   0.000      120

Total tracks in x-direction: 7000, in y-direction: 4560

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 1.46232e+07, per logic tile: 12929.4

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2  13832
                                                      Y      2   8512
                                                      Y      3  16164
                                                      X      4  19600
                                                      Y      4  11400
                                                      X     10  15974
                                                      Y     16   2018
                                                      X     24   2066

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2      0.0433
                                             4      0.0506
                                            10       0.029
                                            24     0.00629

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2       0.132
                                             3      0.0444
                                             4      0.0852
                                            16      0.0104

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2          0.0769
                             L3          0.0444
                             L4          0.0633
                             L10           0.029
                             L16          0.0104
                             L24         0.00629

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0      0.0433
                             H4    1      0.0506
                            H10    2       0.029
                            H24    3     0.00629
                             V2    4       0.132
                             V3    5      0.0444
                             V4    6      0.0852
                            V16    7      0.0104

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.4e-09:  1.7e-09) 2 (  8.0%) |*************************
[  1.7e-09:  1.9e-09) 3 ( 12.0%) |*************************************
[  1.9e-09:  2.2e-09) 2 (  8.0%) |*************************
[  2.2e-09:  2.5e-09)[  3.8e-09:  4.1e-09) 1 (  4.0%) |************

Final critical path delay (least slack): 26.709 ns, Fmax: 37.4406 MHz
Final setup Worst Negative Slack (sWNS): -26.709 ns
Final setup Total Negative Slack (sTNS): -618.095 ns

Final setup slack histogram:
[ -2.7e-08: -2.6e-08) 5 ( 20.0%) |*************************************************
[ -2.6e-08: -2.6e-08) 3 ( 12.0%) |*****************************
[ -2.6e-08: -2.5e-08)(  4.0%) |************

Final critical path delay (least slack): 26.709 ns, Fmax: 37.4406 MHz
Final setup Worst Negative Slack (sWNS): -26.709 ns
Final setup Total Negative Slack (sTNS): -618.095 ns

Final setup slack histogram:
[ -2.7e-08: -2.6e-08) 5 ( 20.0%) |*************************************************
[ -2.6e-08: -2.6e-08) 3 ( 12.0%) |*****************************
[ -2.6e-08: -2.5e-08) 3 ( 12.0%) |*****************************
[ -2.5e-08: -2.5e-08) 4 ( 16.0%) |***************************************
[ -2.5e-08: -2.4e-08) 1 (  4.0%) |**********
[ -2.4e-08: -2.4e-08) 2 (  8.0%) |********************
[ -2.4e-08: -2.3e-08) 3 ( 12.0%) |*****************************
[ -2.3e-08: -2.3e-08) 2 (  8.0%) |********************
[ -2.3e-08: -2.2e-08) 1 (  4.0%) |**********
[ -2.2e-08: -2.2e-08) 1 (  4.0%) |**********

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 0.000103243 sec
Full Max Req/Worst Slack updates 1 in 3.416e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000582329 sec
Flow timing analysis took 0.374894 seconds (0.344121 STA, 0.0307725 slack) (64 full updates: 47 setup, 0 hold, 17 combined).
VPR succeeded
The entire flow of VPR took 25.40 seconds (max_rss 426.8 MiB)
Incr Slack updates 16 in 0.00144006 sec
Full Max Req/Worst Slack updates 2 in 5.069e-06 sec
Incr Max Req/Worst Slack updates 14 in 8.6661e-05 sec
Incr Criticality updates 12 in 0.00238021 sec
Full Criticality updates 4 in 0.00147599 sec
