#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon May 12 20:27:55 2014
# Process ID: 7956
# Log file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.vdi
# Journal file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp' for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_1_synth_1/ila_1.dcp' for cell 'io0/inst_ADC_TOP/ILA_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_2_synth_1/ila_2.dcp' for cell 'selector/your_instance_name'
INFO: [Netlist 29-17] Analyzing 552 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.1/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/constraints/ila.xdc] for cell 'io0/inst_top/your_instance_name'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/constraints/ila.xdc] for cell 'io0/inst_top/your_instance_name'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC/U0'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC/U0'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_1_0/constraints/ila.xdc] for cell 'io0/inst_ADC_TOP/ILA_ADC'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_1_0/constraints/ila.xdc] for cell 'io0/inst_ADC_TOP/ILA_ADC'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_2/constraints/ila.xdc] for cell 'selector/your_instance_name'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_2/constraints/ila.xdc] for cell 'selector/your_instance_name'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_1_synth_1/ila_1.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_2_synth_1/ila_2.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 443 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 388 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:42 . Memory (MB): peak = 1129.285 ; gain = 373.355
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.1/data/ip'.
INFO: [IP_Flow 19-3806] Generating IP xilinx.com:ip:labtools_xsdb_master_lib:3.0 for dbg_hub_CV.
INFO: [Common 17-87] Messaging disabled: WARNING limit exceeded.
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1560.629 ; gain = 407.297
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1560.633 ; gain = 0.000
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1569.633 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 18 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1570.629 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 7ed13168

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1570.629 ; gain = 1.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 7ed13168

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.629 ; gain = 2.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 7ed13168

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.629 ; gain = 2.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: dc806e60

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1583.633 ; gain = 14.004
Phase 1.1.4 Build Shapes/ HD Config | Checksum: dc806e60

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1583.633 ; gain = 14.004

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 7c704080

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1584.633 ; gain = 15.004

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus jb are not locked:  'jb[7]'  'jb[6]'  'jb[5]'  'jb[4]'  'jb[3]' 
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 7c704080

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1588.633 ; gain = 19.004

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 7c704080

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1589.633 ; gain = 20.004
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8e3d46ac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1589.633 ; gain = 20.004

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design
Phase 1.1.6.1 Place Init Design | Checksum: 17acabdec

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1611.906 ; gain = 42.277
Phase 1.1.6 Build Placer Netlist Model | Checksum: 17acabdec

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1611.906 ; gain = 42.277

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 17acabdec

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1611.906 ; gain = 42.277
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 17acabdec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1611.906 ; gain = 42.277
Phase 1.1 Placer Initialization Core | Checksum: 17acabdec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1611.906 ; gain = 42.277
Phase 1 Placer Initialization | Checksum: 17acabdec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1611.906 ; gain = 42.277

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ae53ae7e

Time (s): cpu = 00:01:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1666.219 ; gain = 96.590

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ae53ae7e

Time (s): cpu = 00:01:30 ; elapsed = 00:01:46 . Memory (MB): peak = 1666.219 ; gain = 96.590

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12e37a469

Time (s): cpu = 00:01:32 ; elapsed = 00:01:47 . Memory (MB): peak = 1666.219 ; gain = 96.590

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 138cfa67a

Time (s): cpu = 00:01:32 ; elapsed = 00:01:48 . Memory (MB): peak = 1666.219 ; gain = 96.590

Phase 3.4 Commit Small Macros & Core Logic
Phase 3.4 Commit Small Macros & Core Logic | Checksum: 129c0e05a

Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 1700.293 ; gain = 130.664

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 129c0e05a

Time (s): cpu = 00:01:58 ; elapsed = 00:02:15 . Memory (MB): peak = 1703.293 ; gain = 133.664
Phase 3 Detail Placement | Checksum: 129c0e05a

Time (s): cpu = 00:01:58 ; elapsed = 00:02:15 . Memory (MB): peak = 1703.293 ; gain = 133.664

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 16b4e052b

Time (s): cpu = 00:01:59 ; elapsed = 00:02:16 . Memory (MB): peak = 1706.832 ; gain = 137.203

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b4e052b

Time (s): cpu = 00:01:59 ; elapsed = 00:02:16 . Memory (MB): peak = 1706.832 ; gain = 137.203

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16b4e052b

Time (s): cpu = 00:01:59 ; elapsed = 00:02:16 . Memory (MB): peak = 1706.832 ; gain = 137.203

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1136d144a

Time (s): cpu = 00:01:59 ; elapsed = 00:02:16 . Memory (MB): peak = 1706.832 ; gain = 137.203
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1136d144a

Time (s): cpu = 00:01:59 ; elapsed = 00:02:17 . Memory (MB): peak = 1706.832 ; gain = 137.203
Ending Placer Task | Checksum: 49a1372c

Time (s): cpu = 00:01:59 ; elapsed = 00:02:17 . Memory (MB): peak = 1706.832 ; gain = 137.203
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:17 ; elapsed = 00:08:48 . Memory (MB): peak = 1706.832 ; gain = 577.543
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.840 ; gain = 8.004
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.844 ; gain = 8.012
report_utilization: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1714.844 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 6ba8792d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1748.707 ; gain = 33.863
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1748.707 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.871 | TNS=-416.644 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 13 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__1. Replicated 10 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O18. Replicated 3 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O69. Replicated 8 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O34. Replicated 7 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_452. Replicated 4 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep. Replicated 12 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O8. Replicated 4 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O9. Replicated 8 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_454. Replicated 4 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 13 nets. Created 93 new instances.

INFO: [Physopt 32-76] Pass 2. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[2]. Replicated 5 times.
INFO: [Physopt 32-29] End Pass 2. Optimized 1 net. Created 5 new instances.

INFO: [Physopt 32-76] Pass 3. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 3. Optimized 0 net. Created 0 new instance.

Phase 2 Fanout Optimization | Checksum: dbd3ac6f

Time (s): cpu = 00:01:16 ; elapsed = 00:01:30 . Memory (MB): peak = 1774.668 ; gain = 59.824

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/O7[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_7
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[94][8]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_155.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_155
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_422.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_422
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_4.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_4
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_7.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_7
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[63]_i_2.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[63]_i_2
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[95]_95[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[95][8]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_6.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_6
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[60]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[60]_i_1
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[92][8]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_5.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_5
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[61]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[61]_i_1
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_4.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_4
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[74]_74[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[74][8]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_154.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_154
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_419.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_419
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/O7[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_8
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_90[7].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[90][7]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_163.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_163
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_457.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_457
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[7].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[91][7]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[70]_70[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[70][8]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_420.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_420
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[78]_78[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[78][8]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_418.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_418
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_58[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[58][8]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_161.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_161
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_447.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_447
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[62]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[62]_i_1
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[59]_59[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[59][8]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[63][8]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_446.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_446
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/O7[13].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_30[13].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[30][13]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_119.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_119
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_278.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_278
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_11.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_11
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[79][7]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_162.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_162
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_450.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_450
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[78]_78[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[78][7]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_6.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_6
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[10]_10[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[10][8]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_158.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_158
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_435.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_435
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[49]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[49]_i_1
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[119]_119[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[119][7]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_165.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_165
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_466.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_466
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[118]_118[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[118][7]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[58]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[58]_i_1
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[110]_110[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[110][7]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_164.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_164
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_460.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_460
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_10.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_10
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_6.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_6
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_8.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_8
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[51]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[51]_i_1
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[57]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[57]_i_1
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[55]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[55]_i_1
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[122]_122[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[122][7]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_465.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_465
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/i_reg[1]_replica
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[123]_123[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[123][8]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_157.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_157
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_431.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_431
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[75][7]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_451.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_451
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[120][7]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[59]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[59]_i_1
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[26]_26[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[26][8]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_159.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_159
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_439.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_439
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[53]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[53]_i_1
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[111]_111[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[111][7]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[79][8]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[126]_126[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[126][7]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_464.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_464
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__0.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/i_reg[1]_rep__0
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[48]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[48]_i_1
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[88]_88[7].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[88][7]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_30[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[30][7]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_167.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_167
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_472.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_472
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_11.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_11
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[94][7]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_456.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_456
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[31]_31[7].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[31][7]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[76]_76[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[76][8]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[62]_62[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[62][8]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_8.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_8
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[71]_71[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[71][8]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[110]_110[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[110][8]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_156.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_156
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_426.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_426
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_7.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_7
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[111]_111[8].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[111][8]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_7.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_7
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_10.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_10
INFO: [Physopt 32-661] Optimized 60 nets.  Re-placed 60 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.019 | TNS=-368.913 |
Phase 3 Placement Based Optimization | Checksum: 1b432cae9

Time (s): cpu = 00:02:14 ; elapsed = 00:02:42 . Memory (MB): peak = 1774.668 ; gain = 59.824

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Phase 4 Rewire | Checksum: 1b432cae9

Time (s): cpu = 00:02:15 ; elapsed = 00:02:43 . Memory (MB): peak = 1774.668 ; gain = 59.824

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 88 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/O7[9]. Net driver io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6 was replaced.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/O7[6]. Net driver io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_9 was replaced.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/O7[4]. Net driver io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_11 was replaced.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[9]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/O7[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/O7[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_30[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[4]_4[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[2]_2[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_58[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[52]_52[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[60]_60[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[59]_59[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[11]_11[8]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[71]_71[9]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/O7[0]. Net driver io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_15 was replaced.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_3. Replicated 3 times.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/O7[1]. Net driver io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_14 was replaced.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[8]_8[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[60]_60[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[28]_28[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[26]_26[8]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/x_array_reg[126]_126[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/x_array_reg[127]_127[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_90[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/O7[12]. Net driver io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_3 was replaced.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[44]_44[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__1_repN_1. Replicated 5 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[48]_48[9]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[127]_127[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[76]_76[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[122]_122[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_5. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 35 nets. Created 35 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.985 | TNS=-366.737 |
Phase 5 Critical Cell Optimization | Checksum: 232f55175

Time (s): cpu = 00:03:12 ; elapsed = 00:03:53 . Memory (MB): peak = 1774.668 ; gain = 59.824

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: 232f55175

Time (s): cpu = 00:03:12 ; elapsed = 00:03:54 . Memory (MB): peak = 1774.668 ; gain = 59.824

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[1].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[3].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: 232f55175

Time (s): cpu = 00:03:13 ; elapsed = 00:03:54 . Memory (MB): peak = 1774.668 ; gain = 59.824

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 8 Shift Register Optimization | Checksum: 232f55175

Time (s): cpu = 00:03:13 ; elapsed = 00:03:54 . Memory (MB): peak = 1774.668 ; gain = 59.824

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[43]_43[7].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_31.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_477.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/y_array0[63].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[31]_31[8].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_29.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/y_array0[60].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_28.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__0_repN.  Swapped 12 critical pin.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_33.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[7].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_480.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[66]_66[8].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[67]_67[8].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/y_array0[61].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[11]_11[7].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_469.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[123]_123[7].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_30.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_2.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_1.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_430.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_422.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/y_array0[62].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_58[7].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_1.  Swapped 5 critical pin.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[83]_83[8].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[82]_82[8].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_457.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_461.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_456.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[68]_68[8].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/y_array0[49].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[27]_27[7].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_473.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/y_array0[58].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[74]_74[7].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/y_array0[51].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/y_array0[57].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[71]_71[7].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_453.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/y_array0[55].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[28]_28[8]_repN.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_426.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 42 nets.  Swapped 57 pins.
Phase 9 Critical Pin Optimization | Checksum: 232f55175

Time (s): cpu = 00:03:38 ; elapsed = 00:04:25 . Memory (MB): peak = 1774.668 ; gain = 59.824

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net rst0/p_0_in_0. Replicated 16 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O1. Replicated 7 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 23 new instances.

Phase 10 Very High Fanout Optimization | Checksum: 25096750a

Time (s): cpu = 00:04:36 ; elapsed = 00:05:31 . Memory (MB): peak = 1780.668 ; gain = 65.824

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 25096750a

Time (s): cpu = 00:04:36 ; elapsed = 00:05:31 . Memory (MB): peak = 1780.668 ; gain = 65.824
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1780.668 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.571 | TNS=-344.978 |
Ending Physical Synthesis Task | Checksum: 19c870a72

Time (s): cpu = 00:04:37 ; elapsed = 00:05:31 . Memory (MB): peak = 1780.668 ; gain = 65.824
INFO: [Common 17-83] Releasing license: Implementation
271 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:15 ; elapsed = 00:06:17 . Memory (MB): peak = 1780.668 ; gain = 65.824
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1780.672 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1780.672 ; gain = 0.004
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 174f33eaa

Time (s): cpu = 00:00:53 ; elapsed = 00:01:05 . Memory (MB): peak = 1862.449 ; gain = 81.777

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 174f33eaa

Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 1869.973 ; gain = 89.301
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 11ebfb234

Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 1979.980 ; gain = 199.309
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.61  | TNS=-413   | WHS=-0.88  | THS=-2.52e+03|

Phase 2 Router Initialization | Checksum: 11ebfb234

Time (s): cpu = 00:01:49 ; elapsed = 00:02:06 . Memory (MB): peak = 1979.980 ; gain = 199.309

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 176d1b705

Time (s): cpu = 00:02:10 ; elapsed = 00:02:27 . Memory (MB): peak = 1979.980 ; gain = 199.309

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5892
 Number of Nodes with overlaps = 1022
 Number of Nodes with overlaps = 452
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a8b43fe7

Time (s): cpu = 00:04:29 ; elapsed = 00:04:39 . Memory (MB): peak = 1979.980 ; gain = 199.309
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.54  | TNS=-982   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1e81d8868

Time (s): cpu = 00:04:31 ; elapsed = 00:04:41 . Memory (MB): peak = 1979.980 ; gain = 199.309

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1e81d8868

Time (s): cpu = 00:04:34 ; elapsed = 00:04:45 . Memory (MB): peak = 1979.980 ; gain = 199.309
Phase 4.1.2 GlobIterForTiming | Checksum: e4529b24

Time (s): cpu = 00:04:35 ; elapsed = 00:04:47 . Memory (MB): peak = 1979.980 ; gain = 199.309
Phase 4.1 Global Iteration 0 | Checksum: e4529b24

Time (s): cpu = 00:04:35 ; elapsed = 00:04:47 . Memory (MB): peak = 1979.980 ; gain = 199.309

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X45Y89/IMUX13
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_4
	io0/inst_ADC_TOP/isnt_filter/x_array_reg[1]_1[4]
2. INT_L_X28Y83/IMUX_L7
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_448
	io0/inst_ADC_TOP/isnt_filter/O34_repN_1
3. INT_R_X29Y88/IMUX23
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_1
	io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[9]_repN

 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 5f14e3ed

Time (s): cpu = 00:05:04 ; elapsed = 00:05:18 . Memory (MB): peak = 1979.980 ; gain = 199.309
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.52  | TNS=-493   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 5f14e3ed

Time (s): cpu = 00:05:04 ; elapsed = 00:05:19 . Memory (MB): peak = 1979.980 ; gain = 199.309
Phase 4 Rip-up And Reroute | Checksum: 5f14e3ed

Time (s): cpu = 00:05:04 ; elapsed = 00:05:20 . Memory (MB): peak = 1979.980 ; gain = 199.309

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 5f14e3ed

Time (s): cpu = 00:05:09 ; elapsed = 00:05:26 . Memory (MB): peak = 1979.980 ; gain = 199.309
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.52  | TNS=-493   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1ecb8b22d

Time (s): cpu = 00:05:17 ; elapsed = 00:05:35 . Memory (MB): peak = 1979.980 ; gain = 199.309

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1ecb8b22d

Time (s): cpu = 00:05:17 ; elapsed = 00:05:35 . Memory (MB): peak = 1979.980 ; gain = 199.309

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1ecb8b22d

Time (s): cpu = 00:05:24 ; elapsed = 00:05:45 . Memory (MB): peak = 1979.980 ; gain = 199.309
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.44  | TNS=-474   | WHS=-0.626 | THS=-121   |

Phase 7 Post Hold Fix | Checksum: 1b7a99c6e

Time (s): cpu = 00:06:02 ; elapsed = 00:06:25 . Memory (MB): peak = 2157.980 ; gain = 377.309

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.81081 %
  Global Horizontal Routing Utilization  = 11.4298 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
Phase 8 Route finalize | Checksum: 1b7a99c6e

Time (s): cpu = 00:06:03 ; elapsed = 00:06:26 . Memory (MB): peak = 2157.980 ; gain = 377.309

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b7a99c6e

Time (s): cpu = 00:06:03 ; elapsed = 00:06:26 . Memory (MB): peak = 2157.980 ; gain = 377.309

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: ee2312ba

Time (s): cpu = 00:06:07 ; elapsed = 00:06:31 . Memory (MB): peak = 2157.980 ; gain = 377.309

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: ee2312ba

Time (s): cpu = 00:06:12 ; elapsed = 00:06:36 . Memory (MB): peak = 2157.980 ; gain = 377.309
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.44  | TNS=-474   | WHS=-0.574 | THS=-52.2  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: ee2312ba

Time (s): cpu = 00:06:12 ; elapsed = 00:06:36 . Memory (MB): peak = 2157.980 ; gain = 377.309
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: ee2312ba

Time (s): cpu = 00:06:13 ; elapsed = 00:06:36 . Memory (MB): peak = 2157.980 ; gain = 377.309

Routing Is Done.

Time (s): cpu = 00:06:13 ; elapsed = 00:06:37 . Memory (MB): peak = 2157.984 ; gain = 377.312
INFO: [Common 17-83] Releasing license: Implementation
285 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:23 ; elapsed = 00:06:49 . Memory (MB): peak = 2157.984 ; gain = 377.312
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.984 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2157.984 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.984 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 2157.984 ; gain = 0.000
INFO: [Power 33-23] Creating Default Power Bel for instance spimc.STARTUPE2_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2157.984 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 1af24b44c
----- Checksum: : ee4ef7b3 : c0d5bc99 

Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 2157.984 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2157.984 ; gain = 0.000

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-430.632 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/p_0_in_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[123]_123[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/y_array0[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[59]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[55]_i_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[51]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[47]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[43]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[39]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[35]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[31]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[27]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[23]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[19]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/n_104_y_array1__2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/n_106_y_array1__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/O7[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_71. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_157. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_431. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[63]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/n_0_r_reg[txlength][8].  Re-placed instance eth0.e1/m100.u0/ethc0/r_reg[txlength][8]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-422.668 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/n_0_r_reg[txlength][4].  Re-placed instance eth0.e1/m100.u0/ethc0/r_reg[txlength][4]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-421.691 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/n_0_r_reg[txlength][10].  Re-placed instance eth0.e1/m100.u0/ethc0/r_reg[txlength][10]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-419.388 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/n_0_r_reg[txlength][6].  Re-placed instance eth0.e1/m100.u0/ethc0/r_reg[txlength][6]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-414.828 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/n_0_r_reg[txlength][8].  Re-placed instance eth0.e1/m100.u0/ethc0/r_reg[txlength][8]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-412.914 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-702] Processed net eth0.e1/m100.u0/ethc0/n_0_r_reg[txlength][8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_2__0.  Re-placed instance eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_2__0
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-407.761 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-702] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_2__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r_reg[main_state][9]_i_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_13.  Re-placed instance eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][9]_i_13
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-406.096 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-702] Processed net eth0.e1/m100.u0/ethc0/n_0_r_reg[txlength][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1__1.  Re-placed instance eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1__1
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-399.629 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data1[2].  Re-placed instance eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][22]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-399.342 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data0[2].  Re-placed instance eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][30]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-399.023 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data3[2].  Re-placed instance eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][6]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-398.704 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-663] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data3[3].  Re-placed instance eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][7]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.380 | TNS=-398.355 | WHS=-0.570 | THS=-3.265 |
INFO: [Physopt 32-702] Processed net eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1__1. Optimizations did not improve timing on the net.
Phase 2 Critical Path Optimization | Checksum: 10925f389
----- Checksum: : 797ea4b7 : 8fa74ed2 

Time (s): cpu = 00:04:41 ; elapsed = 00:05:07 . Memory (MB): peak = 2263.066 ; gain = 105.082
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2263.066 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-6.380 | TNS=-398.355 | WHS=-0.570 | THS=-3.265 |
Ending Physical Synthesis Task | Checksum: 10925f389
----- Checksum: : 797ea4b7 : 8fa74ed2 

Time (s): cpu = 00:04:42 ; elapsed = 00:05:08 . Memory (MB): peak = 2263.066 ; gain = 105.082
INFO: [Common 17-83] Releasing license: Implementation
351 Infos, 164 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:50 ; elapsed = 00:05:18 . Memory (MB): peak = 2263.066 ; gain = 105.082
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2263.070 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2263.070 ; gain = 0.004
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2263.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 12 20:59:58 2014...
#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon May 12 21:00:13 2014
# Process ID: 10154
# Log file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.vdi
# Journal file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source leon3mp.tcl -notrace
Command: open_checkpoint leon3mp_postroute_physopt.dcp
INFO: [Netlist 29-17] Analyzing 579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.1/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10154-joel-MacBookPro/dcp/leon3mp_early.xdc]
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10154-joel-MacBookPro/dcp/leon3mp_early.xdc]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10154-joel-MacBookPro/dcp/leon3mp.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.cache/64359f89/labtools_xsdb_master_lib.xdc:13]
INFO: [Timing 38-2] Deriving generated clocks [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.cache/64359f89/labtools_xsdb_master_lib.xdc:13]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1556.434 ; gain = 416.336
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-10154-joel-MacBookPro/dcp/leon3mp.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1582.434 ; gain = 25.996
Restoring placement.
Restored 8095 out of 8095 XDEF sites from archive | CPU: 9.860000 secs | Memory: 66.966812 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 449 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 388 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

INFO: [Project 1-484] Checkpoint was created with build 881834
open_checkpoint: Time (s): cpu = 00:01:50 ; elapsed = 00:02:10 . Memory (MB): peak = 1613.504 ; gain = 870.594
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./leon3mp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:33 ; elapsed = 00:01:46 . Memory (MB): peak = 2013.250 ; gain = 399.746
INFO: [Common 17-206] Exiting Vivado at Mon May 12 21:04:19 2014...
