{
  "id": "54",
  "stream": "electronics-and-communication-engineering",
  "packet": "2022",
  "year": "2022",
  "type": "MCQ",
  "key": "4 (Range : 3.9 to 4.1)\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n76",
  "question_text": "Question 54 \n \n \nNetwork Theory\nA linear \n2\n-port network is shown in Fig. (a). An ideal DC voltage source of \n10 V\n is connected across Port \n1\n. A variable resistance \n\ud835\udc45\n is connected across Port \n2\n. As \n\ud835\udc45\n is varied, the measured voltage and current at \nPort \n2\n is shown in Fig. (b) as a \n2\nV\n  versus \n2\nI\n\uf02d\n plot. Note that for \n2\nV\n  = 5 V, \n2\nI\n  = 0 mA, and for \n2\nV\n  = 4 V,\n2\nI\n  = \u2212 4 mA. When the variable resistance \n\ud835\udc45\n at Port \n2\n is replaced by the load shown in Fig. (c), the current\n2\nI\n  is _______ mA (round off to one decimal place).\n2\nV\n2\nI\nA\n1\nI\nA\n5 V\n1k\n\uf057\nNetwork\n2\nV\nR\n10V\n4 V\n1\nV\n10V\n4mA\n2\nI\n\uf02d\n0\nB\nB\nFig. (a) \n           Fig. (b)                                   Fig. (c)",
  "answer_text": "4 (Range : 3.9 to 4.1)\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n76",
  "explanation_text": "Sol.\n \nGiven linear two port network, its voltage and current plot at port 2 [\n2\nV\n  versus \n2\nI\n\uf02d\n] and load circuit is\nshown below,\n2\nV\n5V\n4V\nA\n2\nI\n1\nI\n\uf02b\n\uf02b\n10 V\nNetwork\n1\nV\n2\nV\nR\n\uf02d\n\uf02d\n0\n4mA\n2\nI\n\uf02d\nB\nFigure (a) \n                    Figure (b) \n                               Figure (c) \n \nOpen circuit voltage across terminal \nAB\n, \n \n5V\nOC\nth\nV\nV\n\uf03d\n\uf03d\n [From \n2\nV\n  and \n2\nI\n\uf02d\n plot where \n2\n0\nI\n \uf03d\n]\nFrom \n2\nV\n  and \n2\nI\n\uf02d\n plot,\nFor \n2\n2\n4V,\n4mA\nV\nI\n\uf03d\n\uf03d\uf02d\nThus, figure (a) can be replaced by thevenin\u2019s equivalent circuit as,\nth\nR\n2\nI\n2\n4mA\nL\nI\nI\n\uf03d\uf02d\n\uf03d\n\uf02b\n5V\nth\nV\n \uf03d\n2\n4V\nV\n \uf03d\n\uf02d\nR\nApplying KVL in loop shown,\n3\n5 4\n(4 10 )\n0\n\uf02d\n\uf02d\uf02b\uf02b\n\uf0b4\n\uf03d\nth\nR\n3\n1\n(4 10 )\nth\nR\n\uf02d\n\uf03d\n\uf0b4\n3\n1\n250\n4 10\n\uf02d\n\uf03d\n\uf03d\n\uf057\n\uf0b4\nth\nR\nAlternate method to calculate \nth\nR\n  :\nHere, \n2\n2\nVs\nV\nI\n\uf02d\n characteristic is given, so slope of characteristics gives \nth\nR\n  across port-2.\nV\nV\nV\nR\nI\nI\nI\n\uf02d\n\uf044\n\uf03d\n\uf03d\n\uf044\n\uf02d\n(\n)\n(\n)\n( )\n( )\na\nb\nth\na\nb\n2\n2\n2\n2\n2\n2\n2\nV\n2\n(V )\n5V\nb\n \n\uf03d\n2\n(V )\n4V\na\n \n\uf03d\n2\n0\n(\n)\nb\nI\n\uf03d\n2\n4 mA\n(\n)\na\nI\n\uf03d\n2\nI\n\uf02d\n\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n77\n\n3\n4 5\n250\n4 10\n0\nth\nR\n\uf02d\n\uf02d\n\uf03d\n\uf03d\n\uf057\n\uf02d\uf0b4\n\uf02d\n\nReplace the resistance \nR\n  with the load circuit given in figure (c) in thevenin\u2019s equivalent circuit.\n250\nth\nR\n \uf03d\n\uf057\n2\nI\nA\n1k\u03a9\n5V\nth\nV\n \uf03d\n10 V\nLoop\nB\nApplying KVL in loop shown,\n2\n2\n10 1000\n250\n5\n0\n\uf02d\n\uf02b\n\uf02b\n\uf02b\uf03d\nI\nI\n2\n10 5\n(1000\n250)\nI\n\uf02d\uf03d\n\uf02b\n2\n5\n1250\nI\n \uf03d\n2\n4mA\nI\n \uf03d\nHence, the value of current \n2\nI\n  is 4."
}