// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/13/2023 00:29:42"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module HTM_Core (
	Action,
	MemAddress,
	Data,
	ProcID,
	TransactionID,
	TransactionStatus,
	Reset,
	Clock);
input 	[1:0] Action;
input 	[7:0] MemAddress;
input 	[7:0] Data;
input 	[1:0] ProcID;
input 	[1:0] TransactionID;
output 	[2:0] TransactionStatus;
input 	Reset;
input 	Clock;

// Design Ports Information
// Data[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[4]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[6]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[7]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TransactionStatus[0]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TransactionStatus[1]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TransactionStatus[2]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemAddress[0]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MemAddress[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MemAddress[2]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MemAddress[3]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MemAddress[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MemAddress[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MemAddress[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MemAddress[7]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TransactionID[1]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ProcID[1]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ProcID[0]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TransactionID[0]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Action[1]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Action[0]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Buff|HitFlag~regout ;
wire \Buff|MemBuffer[0][21]~regout ;
wire \Buff|MemBuffer[0][20]~regout ;
wire \Buff|Equal0~2_combout ;
wire \Abort|Mux9~0_combout ;
wire \Abort|Mux21~0_combout ;
wire \Buff|MemBuffer[0][14]~regout ;
wire \Buff|MemBuffer[0][24]~9_combout ;
wire \Buff|MemBuffer~13_combout ;
wire \Buff|ConfBufMode[1]~12_combout ;
wire \Buff|MemBuffer[0][14]~25_combout ;
wire \Abort|ConflictFlag[1][0]~combout ;
wire \Abort|ConflictFlag[3][0]~combout ;
wire \Buff|MemBuffer[0][20]~feeder_combout ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \Reset~combout ;
wire \Buff|Equal1~0_combout ;
wire \Buff|Equal1~1_combout ;
wire \Buff|BuffStatus~7_combout ;
wire \CU|Selector5~0_combout ;
wire \Buff|Equal11~0_combout ;
wire \Buff|process_0~3_combout ;
wire \Buff|MemBuffer~14_combout ;
wire \Buff|MemBuffer~15_combout ;
wire \Buff|ConfBufTrID~7_combout ;
wire \Buff|ConfBufTrID[1]~8_combout ;
wire \Abort|Mux8~1_combout ;
wire \Abort|Mux8~1clkctrl_outclk ;
wire \Buff|ConfBufTrID[1]~2_combout ;
wire \Buff|MemBuffer[0][23]~24_combout ;
wire \Buff|MemBuffer~19_combout ;
wire \Buff|MemBuffer~20_combout ;
wire \Buff|MemBuffer[0][8]~regout ;
wire \Buff|Equal11~1_combout ;
wire \Buff|ConfBufMode[1]~6_combout ;
wire \Buff|Equal17~0_combout ;
wire \Buff|MemBuffer[0][13]~17_combout ;
wire \Buff|MemBuffer[0][13]~regout ;
wire \Buff|MemBuffer[0][11]~18_combout ;
wire \Buff|MemBuffer[0][11]~regout ;
wire \Buff|ConfBufTrID[1]~4_combout ;
wire \Buff|ConfBufMode[1]~7_combout ;
wire \Buff|MemBuffer[0][10]~22_combout ;
wire \Buff|MemBuffer[0][10]~regout ;
wire \Buff|MemBuffer[0][12]~21_combout ;
wire \Buff|MemBuffer[0][12]~regout ;
wire \Buff|ConfBufMode[1]~4_combout ;
wire \Buff|ConfBufMode[1]~5_combout ;
wire \Buff|ConfBufMode[1]~8_combout ;
wire \Buff|ConfBufMode[1]~11_combout ;
wire \Buff|ConfBufMode[1]~9_combout ;
wire \Buff|ConfBufMode[1]~10_combout ;
wire \Abort|Mux5~0_combout ;
wire \Abort|ConflictFlag[0][1]~combout ;
wire \Abort|Mux0~0_combout ;
wire \Abort|Mux0~1_combout ;
wire \Buff|MemBuffer~16_combout ;
wire \Buff|MemBuffer[0][9]~regout ;
wire \Buff|ConfBufTrID[1]~3_combout ;
wire \Buff|MemBuffer[0][15]~23_combout ;
wire \Buff|MemBuffer[0][15]~regout ;
wire \Buff|ConfBufTrID[1]~5_combout ;
wire \Buff|ConfBufTrID[1]~1_combout ;
wire \Buff|ConfBufTrID[1]~6_combout ;
wire \Buff|ConfBufTrID~9_combout ;
wire \Abort|Mux18~0_combout ;
wire \Abort|Mux18~0clkctrl_outclk ;
wire \Abort|Mux15~0_combout ;
wire \Abort|ConflictFlag[2][0]~combout ;
wire \Abort|Mux3~0_combout ;
wire \Abort|ConflictFlag[0][0]~combout ;
wire \Abort|Mux1~0_combout ;
wire \Abort|Mux1~1_combout ;
wire \Buff|BuffStatus[2]~5_combout ;
wire \Buff|BuffStatus[2]~6_combout ;
wire \CU|Selector0~1_combout ;
wire \CU|Selector0~5_combout ;
wire \CU|Selector0~8_combout ;
wire \CU|Selector0~9_combout ;
wire \CU|Selector0~7_combout ;
wire \CU|NextStateIs.IdleState~regout ;
wire \CU|CurrStateIs.IdleState~regout ;
wire \CU|Selector0~0_combout ;
wire \CU|Selector4~0_combout ;
wire \CU|Selector4~1_combout ;
wire \CU|Selector4~2_combout ;
wire \CU|Selector4~3_combout ;
wire \CU|Selector2~1_combout ;
wire \CU|Selector4~5_combout ;
wire \CU|Selector2~2_combout ;
wire \CU|NextStateIs.WriteState~regout ;
wire \CU|CurrStateIs.WriteState~regout ;
wire \CU|Selector1~0_combout ;
wire \CU|NextStateIs.ReadState~regout ;
wire \CU|CurrStateIs.ReadState~regout ;
wire \CU|Selector0~2_combout ;
wire \Abort|Mux19~0_combout ;
wire \Abort|ConflictFlag[2][1]~combout ;
wire \CU|Selector0~3_combout ;
wire \CU|Selector0~4_combout ;
wire \CU|Selector0~6_combout ;
wire \CU|Selector5~1_combout ;
wire \CU|Selector5~2_combout ;
wire \CU|NextStateIs.MemoryUpdateState~regout ;
wire \CU|CurrStateIs.MemoryUpdateState~regout ;
wire \CU|CUStatus~4_combout ;
wire \Buff|MemBuffer[0][23]~6_combout ;
wire \Buff|MemBuffer[0][23]~7_combout ;
wire \Buff|MemBuffer[0][16]~regout ;
wire \Buff|MemBuffer[0][17]~feeder_combout ;
wire \Buff|MemBuffer[0][17]~regout ;
wire \Buff|Equal0~0_combout ;
wire \Buff|MemBuffer[0][23]~regout ;
wire \Buff|MemBuffer[0][22]~feeder_combout ;
wire \Buff|MemBuffer[0][22]~regout ;
wire \Buff|Equal0~3_combout ;
wire \Buff|MemBuffer[0][18]~regout ;
wire \Buff|MemBuffer[0][19]~feeder_combout ;
wire \Buff|MemBuffer[0][19]~regout ;
wire \Buff|Equal0~1_combout ;
wire \Buff|Equal0~4_combout ;
wire \Buff|process_0~4_combout ;
wire \Buff|FrstNonValid[31]~0_combout ;
wire \Buff|MemBuffer[0][24]~10_combout ;
wire \Buff|MemBuffer[0][24]~11_combout ;
wire \Buff|MemBuffer[0][24]~8_combout ;
wire \Buff|MemBuffer[0][24]~12_combout ;
wire \Buff|MemBuffer[0][24]~regout ;
wire \Buff|process_0~2_combout ;
wire \Buff|process_0~0_combout ;
wire \Buff|process_0~1_combout ;
wire \Buff|BuffStatus~4_combout ;
wire \Buff|BuffStatus[0]~8_combout ;
wire \CU|Equal3~0_combout ;
wire \CU|Selector2~0_combout ;
wire \CU|Selector4~4_combout ;
wire \CU|Selector4~6_combout ;
wire \CU|NextStateIs.CommitState~regout ;
wire \CU|CurrStateIs.CommitState~regout ;
wire \CU|WideOr0~combout ;
wire \Buff|ConfBufTrID[1]~0_combout ;
wire \Abort|Mux8~0_combout ;
wire \Abort|Mux12~0_combout ;
wire \Abort|Mux12~0clkctrl_outclk ;
wire \Abort|Mux13~0_combout ;
wire \Abort|ConflictFlag[1][1]~combout ;
wire \Abort|Mux24~0_combout ;
wire \Abort|Mux24~0clkctrl_outclk ;
wire \Abort|Mux2~0_combout ;
wire \Abort|ConflictFlag[3][1]~combout ;
wire \Abort|IntAbortStatus~0_combout ;
wire \CU|Selector3~0_combout ;
wire \CU|NextStateIs.AbortState~regout ;
wire \CU|CurrStateIs.AbortState~regout ;
wire \CU|CUStatus~5_combout ;
wire \Buff|BuffStatus~2_combout ;
wire \Buff|BuffStatus~3_combout ;
wire [31:0] \Buff|FrstNonValid ;
wire [1:0] \Buff|ConfBufTrID ;
wire [1:0] \Buff|ConfBufMode ;
wire [2:0] \Buff|BuffStatus ;
wire [1:0] \TransactionID~combout ;
wire [1:0] \ProcID~combout ;
wire [7:0] \MemAddress~combout ;
wire [1:0] \Action~combout ;
wire [2:0] \CU|CUStatus ;


// Location: LCFF_X31_Y2_N7
cycloneii_lcell_ff \Buff|HitFlag (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Buff|process_0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Buff|FrstNonValid[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|HitFlag~regout ));

// Location: LCFF_X30_Y2_N21
cycloneii_lcell_ff \Buff|MemBuffer[0][21] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MemAddress~combout [5]),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Buff|MemBuffer[0][23]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][21]~regout ));

// Location: LCFF_X30_Y2_N19
cycloneii_lcell_ff \Buff|MemBuffer[0][20] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer[0][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|MemBuffer[0][23]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][20]~regout ));

// Location: LCCOMB_X30_Y2_N20
cycloneii_lcell_comb \Buff|Equal0~2 (
// Equation(s):
// \Buff|Equal0~2_combout  = (\MemAddress~combout [4] & (\Buff|MemBuffer[0][20]~regout  & (\MemAddress~combout [5] $ (!\Buff|MemBuffer[0][21]~regout )))) # (!\MemAddress~combout [4] & (!\Buff|MemBuffer[0][20]~regout  & (\MemAddress~combout [5] $ 
// (!\Buff|MemBuffer[0][21]~regout ))))

	.dataa(\MemAddress~combout [4]),
	.datab(\MemAddress~combout [5]),
	.datac(\Buff|MemBuffer[0][21]~regout ),
	.datad(\Buff|MemBuffer[0][20]~regout ),
	.cin(gnd),
	.combout(\Buff|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|Equal0~2 .lut_mask = 16'h8241;
defparam \Buff|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N2
cycloneii_lcell_comb \Abort|Mux9~0 (
// Equation(s):
// \Abort|Mux9~0_combout  = (!\Buff|ConfBufTrID [1] & (\Buff|ConfBufTrID [0] & (\Buff|ConfBufMode [0] $ (\Buff|ConfBufMode [1]))))

	.dataa(\Buff|ConfBufMode [0]),
	.datab(\Buff|ConfBufMode [1]),
	.datac(\Buff|ConfBufTrID [1]),
	.datad(\Buff|ConfBufTrID [0]),
	.cin(gnd),
	.combout(\Abort|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux9~0 .lut_mask = 16'h0600;
defparam \Abort|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N20
cycloneii_lcell_comb \Abort|Mux21~0 (
// Equation(s):
// \Abort|Mux21~0_combout  = (\Buff|ConfBufTrID [0] & (\Buff|ConfBufTrID [1] & (\Buff|ConfBufMode [1] $ (\Buff|ConfBufMode [0]))))

	.dataa(\Buff|ConfBufMode [1]),
	.datab(\Buff|ConfBufTrID [0]),
	.datac(\Buff|ConfBufTrID [1]),
	.datad(\Buff|ConfBufMode [0]),
	.cin(gnd),
	.combout(\Abort|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux21~0 .lut_mask = 16'h4080;
defparam \Abort|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y4_N7
cycloneii_lcell_ff \Buff|MemBuffer[0][14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer[0][14]~25_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][14]~regout ));

// Location: LCCOMB_X30_Y4_N10
cycloneii_lcell_comb \Buff|MemBuffer[0][24]~9 (
// Equation(s):
// \Buff|MemBuffer[0][24]~9_combout  = (\Buff|MemBuffer[0][14]~regout ) # ((\Buff|MemBuffer[0][15]~regout ) # ((!\Buff|MemBuffer[0][9]~regout  & !\Buff|MemBuffer[0][8]~regout )))

	.dataa(\Buff|MemBuffer[0][14]~regout ),
	.datab(\Buff|MemBuffer[0][15]~regout ),
	.datac(\Buff|MemBuffer[0][9]~regout ),
	.datad(\Buff|MemBuffer[0][8]~regout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][24]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][24]~9 .lut_mask = 16'hEEEF;
defparam \Buff|MemBuffer[0][24]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N12
cycloneii_lcell_comb \Buff|MemBuffer~13 (
// Equation(s):
// \Buff|MemBuffer~13_combout  = (!\ProcID~combout [0] & !\ProcID~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ProcID~combout [0]),
	.datad(\ProcID~combout [1]),
	.cin(gnd),
	.combout(\Buff|MemBuffer~13_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer~13 .lut_mask = 16'h000F;
defparam \Buff|MemBuffer~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N20
cycloneii_lcell_comb \Buff|ConfBufMode[1]~12 (
// Equation(s):
// \Buff|ConfBufMode[1]~12_combout  = (\Buff|MemBuffer[0][14]~regout  & (!\Buff|Equal11~1_combout  & ((!\ProcID~combout [0]) # (!\ProcID~combout [1]))))

	.dataa(\ProcID~combout [1]),
	.datab(\ProcID~combout [0]),
	.datac(\Buff|MemBuffer[0][14]~regout ),
	.datad(\Buff|Equal11~1_combout ),
	.cin(gnd),
	.combout(\Buff|ConfBufMode[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufMode[1]~12 .lut_mask = 16'h0070;
defparam \Buff|ConfBufMode[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N6
cycloneii_lcell_comb \Buff|MemBuffer[0][14]~25 (
// Equation(s):
// \Buff|MemBuffer[0][14]~25_combout  = (\Buff|MemBuffer[0][14]~regout ) # ((\ProcID~combout [1] & (\ProcID~combout [0] & \Buff|MemBuffer~19_combout )))

	.dataa(\ProcID~combout [1]),
	.datab(\ProcID~combout [0]),
	.datac(\Buff|MemBuffer[0][14]~regout ),
	.datad(\Buff|MemBuffer~19_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][14]~25 .lut_mask = 16'hF8F0;
defparam \Buff|MemBuffer[0][14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N30
cycloneii_lcell_comb \Abort|ConflictFlag[1][0] (
// Equation(s):
// \Abort|ConflictFlag[1][0]~combout  = (GLOBAL(\Abort|Mux12~0clkctrl_outclk ) & ((\Abort|Mux9~0_combout ))) # (!GLOBAL(\Abort|Mux12~0clkctrl_outclk ) & (\Abort|ConflictFlag[1][0]~combout ))

	.dataa(\Abort|ConflictFlag[1][0]~combout ),
	.datab(vcc),
	.datac(\Abort|Mux12~0clkctrl_outclk ),
	.datad(\Abort|Mux9~0_combout ),
	.cin(gnd),
	.combout(\Abort|ConflictFlag[1][0]~combout ),
	.cout());
// synopsys translate_off
defparam \Abort|ConflictFlag[1][0] .lut_mask = 16'hFA0A;
defparam \Abort|ConflictFlag[1][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N16
cycloneii_lcell_comb \Abort|ConflictFlag[3][0] (
// Equation(s):
// \Abort|ConflictFlag[3][0]~combout  = (GLOBAL(\Abort|Mux24~0clkctrl_outclk ) & ((\Abort|Mux21~0_combout ))) # (!GLOBAL(\Abort|Mux24~0clkctrl_outclk ) & (\Abort|ConflictFlag[3][0]~combout ))

	.dataa(\Abort|ConflictFlag[3][0]~combout ),
	.datab(vcc),
	.datac(\Abort|Mux21~0_combout ),
	.datad(\Abort|Mux24~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Abort|ConflictFlag[3][0]~combout ),
	.cout());
// synopsys translate_off
defparam \Abort|ConflictFlag[3][0] .lut_mask = 16'hF0AA;
defparam \Abort|ConflictFlag[3][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MemAddress[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MemAddress~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemAddress[4]));
// synopsys translate_off
defparam \MemAddress[4]~I .input_async_reset = "none";
defparam \MemAddress[4]~I .input_power_up = "low";
defparam \MemAddress[4]~I .input_register_mode = "none";
defparam \MemAddress[4]~I .input_sync_reset = "none";
defparam \MemAddress[4]~I .oe_async_reset = "none";
defparam \MemAddress[4]~I .oe_power_up = "low";
defparam \MemAddress[4]~I .oe_register_mode = "none";
defparam \MemAddress[4]~I .oe_sync_reset = "none";
defparam \MemAddress[4]~I .operation_mode = "input";
defparam \MemAddress[4]~I .output_async_reset = "none";
defparam \MemAddress[4]~I .output_power_up = "low";
defparam \MemAddress[4]~I .output_register_mode = "none";
defparam \MemAddress[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TransactionID[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\TransactionID~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TransactionID[1]));
// synopsys translate_off
defparam \TransactionID[1]~I .input_async_reset = "none";
defparam \TransactionID[1]~I .input_power_up = "low";
defparam \TransactionID[1]~I .input_register_mode = "none";
defparam \TransactionID[1]~I .input_sync_reset = "none";
defparam \TransactionID[1]~I .oe_async_reset = "none";
defparam \TransactionID[1]~I .oe_power_up = "low";
defparam \TransactionID[1]~I .oe_register_mode = "none";
defparam \TransactionID[1]~I .oe_sync_reset = "none";
defparam \TransactionID[1]~I .operation_mode = "input";
defparam \TransactionID[1]~I .output_async_reset = "none";
defparam \TransactionID[1]~I .output_power_up = "low";
defparam \TransactionID[1]~I .output_register_mode = "none";
defparam \TransactionID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Action[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Action~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Action[1]));
// synopsys translate_off
defparam \Action[1]~I .input_async_reset = "none";
defparam \Action[1]~I .input_power_up = "low";
defparam \Action[1]~I .input_register_mode = "none";
defparam \Action[1]~I .input_sync_reset = "none";
defparam \Action[1]~I .oe_async_reset = "none";
defparam \Action[1]~I .oe_power_up = "low";
defparam \Action[1]~I .oe_register_mode = "none";
defparam \Action[1]~I .oe_sync_reset = "none";
defparam \Action[1]~I .operation_mode = "input";
defparam \Action[1]~I .output_async_reset = "none";
defparam \Action[1]~I .output_power_up = "low";
defparam \Action[1]~I .output_register_mode = "none";
defparam \Action[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N18
cycloneii_lcell_comb \Buff|MemBuffer[0][20]~feeder (
// Equation(s):
// \Buff|MemBuffer[0][20]~feeder_combout  = \MemAddress~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MemAddress~combout [4]),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][20]~feeder .lut_mask = 16'hFF00;
defparam \Buff|MemBuffer[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset));
// synopsys translate_off
defparam \Reset~I .input_async_reset = "none";
defparam \Reset~I .input_power_up = "low";
defparam \Reset~I .input_register_mode = "none";
defparam \Reset~I .input_sync_reset = "none";
defparam \Reset~I .oe_async_reset = "none";
defparam \Reset~I .oe_power_up = "low";
defparam \Reset~I .oe_register_mode = "none";
defparam \Reset~I .oe_sync_reset = "none";
defparam \Reset~I .operation_mode = "input";
defparam \Reset~I .output_async_reset = "none";
defparam \Reset~I .output_power_up = "low";
defparam \Reset~I .output_register_mode = "none";
defparam \Reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MemAddress[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MemAddress~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemAddress[0]));
// synopsys translate_off
defparam \MemAddress[0]~I .input_async_reset = "none";
defparam \MemAddress[0]~I .input_power_up = "low";
defparam \MemAddress[0]~I .input_register_mode = "none";
defparam \MemAddress[0]~I .input_sync_reset = "none";
defparam \MemAddress[0]~I .oe_async_reset = "none";
defparam \MemAddress[0]~I .oe_power_up = "low";
defparam \MemAddress[0]~I .oe_register_mode = "none";
defparam \MemAddress[0]~I .oe_sync_reset = "none";
defparam \MemAddress[0]~I .operation_mode = "input";
defparam \MemAddress[0]~I .output_async_reset = "none";
defparam \MemAddress[0]~I .output_power_up = "low";
defparam \MemAddress[0]~I .output_register_mode = "none";
defparam \MemAddress[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MemAddress[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MemAddress~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemAddress[2]));
// synopsys translate_off
defparam \MemAddress[2]~I .input_async_reset = "none";
defparam \MemAddress[2]~I .input_power_up = "low";
defparam \MemAddress[2]~I .input_register_mode = "none";
defparam \MemAddress[2]~I .input_sync_reset = "none";
defparam \MemAddress[2]~I .oe_async_reset = "none";
defparam \MemAddress[2]~I .oe_power_up = "low";
defparam \MemAddress[2]~I .oe_register_mode = "none";
defparam \MemAddress[2]~I .oe_sync_reset = "none";
defparam \MemAddress[2]~I .operation_mode = "input";
defparam \MemAddress[2]~I .output_async_reset = "none";
defparam \MemAddress[2]~I .output_power_up = "low";
defparam \MemAddress[2]~I .output_register_mode = "none";
defparam \MemAddress[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MemAddress[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MemAddress~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemAddress[1]));
// synopsys translate_off
defparam \MemAddress[1]~I .input_async_reset = "none";
defparam \MemAddress[1]~I .input_power_up = "low";
defparam \MemAddress[1]~I .input_register_mode = "none";
defparam \MemAddress[1]~I .input_sync_reset = "none";
defparam \MemAddress[1]~I .oe_async_reset = "none";
defparam \MemAddress[1]~I .oe_power_up = "low";
defparam \MemAddress[1]~I .oe_register_mode = "none";
defparam \MemAddress[1]~I .oe_sync_reset = "none";
defparam \MemAddress[1]~I .operation_mode = "input";
defparam \MemAddress[1]~I .output_async_reset = "none";
defparam \MemAddress[1]~I .output_power_up = "low";
defparam \MemAddress[1]~I .output_register_mode = "none";
defparam \MemAddress[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N28
cycloneii_lcell_comb \Buff|Equal1~0 (
// Equation(s):
// \Buff|Equal1~0_combout  = (!\MemAddress~combout [3] & (!\MemAddress~combout [0] & (!\MemAddress~combout [2] & !\MemAddress~combout [1])))

	.dataa(\MemAddress~combout [3]),
	.datab(\MemAddress~combout [0]),
	.datac(\MemAddress~combout [2]),
	.datad(\MemAddress~combout [1]),
	.cin(gnd),
	.combout(\Buff|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|Equal1~0 .lut_mask = 16'h0001;
defparam \Buff|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MemAddress[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MemAddress~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemAddress[5]));
// synopsys translate_off
defparam \MemAddress[5]~I .input_async_reset = "none";
defparam \MemAddress[5]~I .input_power_up = "low";
defparam \MemAddress[5]~I .input_register_mode = "none";
defparam \MemAddress[5]~I .input_sync_reset = "none";
defparam \MemAddress[5]~I .oe_async_reset = "none";
defparam \MemAddress[5]~I .oe_power_up = "low";
defparam \MemAddress[5]~I .oe_register_mode = "none";
defparam \MemAddress[5]~I .oe_sync_reset = "none";
defparam \MemAddress[5]~I .operation_mode = "input";
defparam \MemAddress[5]~I .output_async_reset = "none";
defparam \MemAddress[5]~I .output_power_up = "low";
defparam \MemAddress[5]~I .output_register_mode = "none";
defparam \MemAddress[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MemAddress[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MemAddress~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemAddress[7]));
// synopsys translate_off
defparam \MemAddress[7]~I .input_async_reset = "none";
defparam \MemAddress[7]~I .input_power_up = "low";
defparam \MemAddress[7]~I .input_register_mode = "none";
defparam \MemAddress[7]~I .input_sync_reset = "none";
defparam \MemAddress[7]~I .oe_async_reset = "none";
defparam \MemAddress[7]~I .oe_power_up = "low";
defparam \MemAddress[7]~I .oe_register_mode = "none";
defparam \MemAddress[7]~I .oe_sync_reset = "none";
defparam \MemAddress[7]~I .operation_mode = "input";
defparam \MemAddress[7]~I .output_async_reset = "none";
defparam \MemAddress[7]~I .output_power_up = "low";
defparam \MemAddress[7]~I .output_register_mode = "none";
defparam \MemAddress[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MemAddress[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MemAddress~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemAddress[6]));
// synopsys translate_off
defparam \MemAddress[6]~I .input_async_reset = "none";
defparam \MemAddress[6]~I .input_power_up = "low";
defparam \MemAddress[6]~I .input_register_mode = "none";
defparam \MemAddress[6]~I .input_sync_reset = "none";
defparam \MemAddress[6]~I .oe_async_reset = "none";
defparam \MemAddress[6]~I .oe_power_up = "low";
defparam \MemAddress[6]~I .oe_register_mode = "none";
defparam \MemAddress[6]~I .oe_sync_reset = "none";
defparam \MemAddress[6]~I .operation_mode = "input";
defparam \MemAddress[6]~I .output_async_reset = "none";
defparam \MemAddress[6]~I .output_power_up = "low";
defparam \MemAddress[6]~I .output_register_mode = "none";
defparam \MemAddress[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N22
cycloneii_lcell_comb \Buff|Equal1~1 (
// Equation(s):
// \Buff|Equal1~1_combout  = (!\MemAddress~combout [4] & (!\MemAddress~combout [5] & (!\MemAddress~combout [7] & !\MemAddress~combout [6])))

	.dataa(\MemAddress~combout [4]),
	.datab(\MemAddress~combout [5]),
	.datac(\MemAddress~combout [7]),
	.datad(\MemAddress~combout [6]),
	.cin(gnd),
	.combout(\Buff|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|Equal1~1 .lut_mask = 16'h0001;
defparam \Buff|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N16
cycloneii_lcell_comb \Buff|BuffStatus~7 (
// Equation(s):
// \Buff|BuffStatus~7_combout  = \CU|CUStatus [0] $ (\CU|CUStatus [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CU|CUStatus [0]),
	.datad(\CU|CUStatus [1]),
	.cin(gnd),
	.combout(\Buff|BuffStatus~7_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|BuffStatus~7 .lut_mask = 16'h0FF0;
defparam \Buff|BuffStatus~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Action[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Action~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Action[0]));
// synopsys translate_off
defparam \Action[0]~I .input_async_reset = "none";
defparam \Action[0]~I .input_power_up = "low";
defparam \Action[0]~I .input_register_mode = "none";
defparam \Action[0]~I .input_sync_reset = "none";
defparam \Action[0]~I .oe_async_reset = "none";
defparam \Action[0]~I .oe_power_up = "low";
defparam \Action[0]~I .oe_register_mode = "none";
defparam \Action[0]~I .oe_sync_reset = "none";
defparam \Action[0]~I .operation_mode = "input";
defparam \Action[0]~I .output_async_reset = "none";
defparam \Action[0]~I .output_power_up = "low";
defparam \Action[0]~I .output_register_mode = "none";
defparam \Action[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N16
cycloneii_lcell_comb \CU|Selector5~0 (
// Equation(s):
// \CU|Selector5~0_combout  = (!\Action~combout [1] & (!\Action~combout [0] & \Abort|IntAbortStatus~0_combout ))

	.dataa(\Action~combout [1]),
	.datab(vcc),
	.datac(\Action~combout [0]),
	.datad(\Abort|IntAbortStatus~0_combout ),
	.cin(gnd),
	.combout(\CU|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector5~0 .lut_mask = 16'h0500;
defparam \CU|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N18
cycloneii_lcell_comb \Buff|Equal11~0 (
// Equation(s):
// \Buff|Equal11~0_combout  = (!\CU|CUStatus [0] & !\CU|CUStatus [2])

	.dataa(vcc),
	.datab(\CU|CUStatus [0]),
	.datac(vcc),
	.datad(\CU|CUStatus [2]),
	.cin(gnd),
	.combout(\Buff|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|Equal11~0 .lut_mask = 16'h0033;
defparam \Buff|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TransactionID[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\TransactionID~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TransactionID[0]));
// synopsys translate_off
defparam \TransactionID[0]~I .input_async_reset = "none";
defparam \TransactionID[0]~I .input_power_up = "low";
defparam \TransactionID[0]~I .input_register_mode = "none";
defparam \TransactionID[0]~I .input_sync_reset = "none";
defparam \TransactionID[0]~I .oe_async_reset = "none";
defparam \TransactionID[0]~I .oe_power_up = "low";
defparam \TransactionID[0]~I .oe_register_mode = "none";
defparam \TransactionID[0]~I .oe_sync_reset = "none";
defparam \TransactionID[0]~I .operation_mode = "input";
defparam \TransactionID[0]~I .output_async_reset = "none";
defparam \TransactionID[0]~I .output_power_up = "low";
defparam \TransactionID[0]~I .output_register_mode = "none";
defparam \TransactionID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N4
cycloneii_lcell_comb \Buff|process_0~3 (
// Equation(s):
// \Buff|process_0~3_combout  = (!\CU|CUStatus [2] & (\CU|CUStatus [1] $ (\CU|CUStatus [0])))

	.dataa(vcc),
	.datab(\CU|CUStatus [1]),
	.datac(\CU|CUStatus [0]),
	.datad(\CU|CUStatus [2]),
	.cin(gnd),
	.combout(\Buff|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|process_0~3 .lut_mask = 16'h003C;
defparam \Buff|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N2
cycloneii_lcell_comb \Buff|MemBuffer~14 (
// Equation(s):
// \Buff|MemBuffer~14_combout  = (!\CU|CUStatus [2] & (\CU|CUStatus [1] & (!\CU|CUStatus [0] & \Abort|Mux1~1_combout )))

	.dataa(\CU|CUStatus [2]),
	.datab(\CU|CUStatus [1]),
	.datac(\CU|CUStatus [0]),
	.datad(\Abort|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer~14_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer~14 .lut_mask = 16'h0400;
defparam \Buff|MemBuffer~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N16
cycloneii_lcell_comb \Buff|MemBuffer~15 (
// Equation(s):
// \Buff|MemBuffer~15_combout  = (\Buff|MemBuffer~13_combout  & ((\Buff|MemBuffer~14_combout ) # ((\Buff|process_0~3_combout  & \Buff|MemBuffer[0][9]~regout )))) # (!\Buff|MemBuffer~13_combout  & (\Buff|process_0~3_combout  & (\Buff|MemBuffer[0][9]~regout 
// )))

	.dataa(\Buff|MemBuffer~13_combout ),
	.datab(\Buff|process_0~3_combout ),
	.datac(\Buff|MemBuffer[0][9]~regout ),
	.datad(\Buff|MemBuffer~14_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer~15_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer~15 .lut_mask = 16'hEAC0;
defparam \Buff|MemBuffer~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ProcID[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ProcID~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ProcID[1]));
// synopsys translate_off
defparam \ProcID[1]~I .input_async_reset = "none";
defparam \ProcID[1]~I .input_power_up = "low";
defparam \ProcID[1]~I .input_register_mode = "none";
defparam \ProcID[1]~I .input_sync_reset = "none";
defparam \ProcID[1]~I .oe_async_reset = "none";
defparam \ProcID[1]~I .oe_power_up = "low";
defparam \ProcID[1]~I .oe_register_mode = "none";
defparam \ProcID[1]~I .oe_sync_reset = "none";
defparam \ProcID[1]~I .operation_mode = "input";
defparam \ProcID[1]~I .output_async_reset = "none";
defparam \ProcID[1]~I .output_power_up = "low";
defparam \ProcID[1]~I .output_register_mode = "none";
defparam \ProcID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N26
cycloneii_lcell_comb \Buff|ConfBufTrID~7 (
// Equation(s):
// \Buff|ConfBufTrID~7_combout  = (\Buff|ConfBufTrID[1]~6_combout  & (\TransactionID~combout [1])) # (!\Buff|ConfBufTrID[1]~6_combout  & (((\ProcID~combout [1] & \Buff|ConfBufTrID[1]~0_combout ))))

	.dataa(\TransactionID~combout [1]),
	.datab(\ProcID~combout [1]),
	.datac(\Buff|ConfBufTrID[1]~0_combout ),
	.datad(\Buff|ConfBufTrID[1]~6_combout ),
	.cin(gnd),
	.combout(\Buff|ConfBufTrID~7_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufTrID~7 .lut_mask = 16'hAAC0;
defparam \Buff|ConfBufTrID~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N18
cycloneii_lcell_comb \Buff|ConfBufTrID[1]~8 (
// Equation(s):
// \Buff|ConfBufTrID[1]~8_combout  = (\CU|CUStatus [1] & ((!\CU|CUStatus [2]))) # (!\CU|CUStatus [1] & ((\CU|CUStatus [0]) # (\CU|CUStatus [2])))

	.dataa(\CU|CUStatus [1]),
	.datab(vcc),
	.datac(\CU|CUStatus [0]),
	.datad(\CU|CUStatus [2]),
	.cin(gnd),
	.combout(\Buff|ConfBufTrID[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufTrID[1]~8 .lut_mask = 16'h55FA;
defparam \Buff|ConfBufTrID[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y5_N27
cycloneii_lcell_ff \Buff|ConfBufTrID[1] (
	.clk(\Clock~combout ),
	.datain(\Buff|ConfBufTrID~7_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|ConfBufTrID[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|ConfBufTrID [1]));

// Location: LCCOMB_X32_Y4_N16
cycloneii_lcell_comb \Abort|Mux8~1 (
// Equation(s):
// \Abort|Mux8~1_combout  = (\Buff|ConfBufTrID [1] & (\Reset~combout )) # (!\Buff|ConfBufTrID [1] & ((\Buff|ConfBufTrID [0] & (\Reset~combout )) # (!\Buff|ConfBufTrID [0] & ((\Abort|Mux8~0_combout )))))

	.dataa(\Buff|ConfBufTrID [1]),
	.datab(\Reset~combout ),
	.datac(\Abort|Mux8~0_combout ),
	.datad(\Buff|ConfBufTrID [0]),
	.cin(gnd),
	.combout(\Abort|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux8~1 .lut_mask = 16'hCCD8;
defparam \Abort|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \Abort|Mux8~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Abort|Mux8~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Abort|Mux8~1clkctrl_outclk ));
// synopsys translate_off
defparam \Abort|Mux8~1clkctrl .clock_type = "global clock";
defparam \Abort|Mux8~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N14
cycloneii_lcell_comb \Buff|ConfBufTrID[1]~2 (
// Equation(s):
// \Buff|ConfBufTrID[1]~2_combout  = (\CU|CUStatus [2]) # ((\CU|CUStatus [0] & \CU|CUStatus [1]))

	.dataa(vcc),
	.datab(\CU|CUStatus [0]),
	.datac(\CU|CUStatus [1]),
	.datad(\CU|CUStatus [2]),
	.cin(gnd),
	.combout(\Buff|ConfBufTrID[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufTrID[1]~2 .lut_mask = 16'hFFC0;
defparam \Buff|ConfBufTrID[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N28
cycloneii_lcell_comb \Buff|MemBuffer[0][23]~24 (
// Equation(s):
// \Buff|MemBuffer[0][23]~24_combout  = (!\CU|CUStatus [2] & (\Abort|Mux1~1_combout  & (\CU|CUStatus [0] $ (\CU|CUStatus [1]))))

	.dataa(\CU|CUStatus [2]),
	.datab(\CU|CUStatus [0]),
	.datac(\CU|CUStatus [1]),
	.datad(\Abort|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][23]~24 .lut_mask = 16'h1400;
defparam \Buff|MemBuffer[0][23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N22
cycloneii_lcell_comb \Buff|MemBuffer~19 (
// Equation(s):
// \Buff|MemBuffer~19_combout  = (\Buff|Equal11~1_combout  & (\Buff|MemBuffer[0][23]~24_combout  & ((!\Buff|process_0~1_combout ) # (!\Buff|ConfBufTrID[1]~5_combout ))))

	.dataa(\Buff|Equal11~1_combout ),
	.datab(\Buff|ConfBufTrID[1]~5_combout ),
	.datac(\Buff|process_0~1_combout ),
	.datad(\Buff|MemBuffer[0][23]~24_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer~19_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer~19 .lut_mask = 16'h2A00;
defparam \Buff|MemBuffer~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N0
cycloneii_lcell_comb \Buff|MemBuffer~20 (
// Equation(s):
// \Buff|MemBuffer~20_combout  = (\Buff|MemBuffer~13_combout  & ((\Buff|MemBuffer~19_combout ) # ((\Buff|process_0~3_combout  & \Buff|MemBuffer[0][8]~regout )))) # (!\Buff|MemBuffer~13_combout  & (\Buff|process_0~3_combout  & (\Buff|MemBuffer[0][8]~regout 
// )))

	.dataa(\Buff|MemBuffer~13_combout ),
	.datab(\Buff|process_0~3_combout ),
	.datac(\Buff|MemBuffer[0][8]~regout ),
	.datad(\Buff|MemBuffer~19_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer~20_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer~20 .lut_mask = 16'hEAC0;
defparam \Buff|MemBuffer~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y4_N1
cycloneii_lcell_ff \Buff|MemBuffer[0][8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer~20_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|MemBuffer~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][8]~regout ));

// Location: LCCOMB_X30_Y5_N16
cycloneii_lcell_comb \Buff|Equal11~1 (
// Equation(s):
// \Buff|Equal11~1_combout  = (!\CU|CUStatus [2] & (!\CU|CUStatus [1] & \CU|CUStatus [0]))

	.dataa(\CU|CUStatus [2]),
	.datab(\CU|CUStatus [1]),
	.datac(vcc),
	.datad(\CU|CUStatus [0]),
	.cin(gnd),
	.combout(\Buff|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|Equal11~1 .lut_mask = 16'h1100;
defparam \Buff|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N26
cycloneii_lcell_comb \Buff|ConfBufMode[1]~6 (
// Equation(s):
// \Buff|ConfBufMode[1]~6_combout  = (\Buff|MemBuffer~13_combout ) # ((!\Buff|MemBuffer[0][9]~regout  & ((\Buff|Equal11~1_combout ) # (!\Buff|MemBuffer[0][8]~regout ))))

	.dataa(\Buff|MemBuffer~13_combout ),
	.datab(\Buff|MemBuffer[0][8]~regout ),
	.datac(\Buff|MemBuffer[0][9]~regout ),
	.datad(\Buff|Equal11~1_combout ),
	.cin(gnd),
	.combout(\Buff|ConfBufMode[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufMode[1]~6 .lut_mask = 16'hAFAB;
defparam \Buff|ConfBufMode[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N28
cycloneii_lcell_comb \Buff|Equal17~0 (
// Equation(s):
// \Buff|Equal17~0_combout  = (\ProcID~combout [0] & \ProcID~combout [1])

	.dataa(\ProcID~combout [0]),
	.datab(vcc),
	.datac(\ProcID~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Buff|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|Equal17~0 .lut_mask = 16'hA0A0;
defparam \Buff|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ProcID[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ProcID~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ProcID[0]));
// synopsys translate_off
defparam \ProcID[0]~I .input_async_reset = "none";
defparam \ProcID[0]~I .input_power_up = "low";
defparam \ProcID[0]~I .input_register_mode = "none";
defparam \ProcID[0]~I .input_sync_reset = "none";
defparam \ProcID[0]~I .oe_async_reset = "none";
defparam \ProcID[0]~I .oe_power_up = "low";
defparam \ProcID[0]~I .oe_register_mode = "none";
defparam \ProcID[0]~I .oe_sync_reset = "none";
defparam \ProcID[0]~I .operation_mode = "input";
defparam \ProcID[0]~I .output_async_reset = "none";
defparam \ProcID[0]~I .output_power_up = "low";
defparam \ProcID[0]~I .output_register_mode = "none";
defparam \ProcID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N8
cycloneii_lcell_comb \Buff|MemBuffer[0][13]~17 (
// Equation(s):
// \Buff|MemBuffer[0][13]~17_combout  = (\Buff|MemBuffer[0][13]~regout ) # ((\ProcID~combout [1] & (!\ProcID~combout [0] & \Buff|MemBuffer~14_combout )))

	.dataa(\ProcID~combout [1]),
	.datab(\ProcID~combout [0]),
	.datac(\Buff|MemBuffer[0][13]~regout ),
	.datad(\Buff|MemBuffer~14_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][13]~17 .lut_mask = 16'hF2F0;
defparam \Buff|MemBuffer[0][13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y4_N9
cycloneii_lcell_ff \Buff|MemBuffer[0][13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer[0][13]~17_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][13]~regout ));

// Location: LCCOMB_X30_Y4_N26
cycloneii_lcell_comb \Buff|MemBuffer[0][11]~18 (
// Equation(s):
// \Buff|MemBuffer[0][11]~18_combout  = (\Buff|MemBuffer[0][11]~regout ) # ((!\ProcID~combout [1] & (\ProcID~combout [0] & \Buff|MemBuffer~14_combout )))

	.dataa(\ProcID~combout [1]),
	.datab(\ProcID~combout [0]),
	.datac(\Buff|MemBuffer[0][11]~regout ),
	.datad(\Buff|MemBuffer~14_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][11]~18 .lut_mask = 16'hF4F0;
defparam \Buff|MemBuffer[0][11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y4_N27
cycloneii_lcell_ff \Buff|MemBuffer[0][11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer[0][11]~18_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][11]~regout ));

// Location: LCCOMB_X30_Y4_N24
cycloneii_lcell_comb \Buff|ConfBufTrID[1]~4 (
// Equation(s):
// \Buff|ConfBufTrID[1]~4_combout  = (\ProcID~combout [1] & (!\Buff|MemBuffer[0][11]~regout  & ((!\Buff|MemBuffer[0][13]~regout ) # (!\ProcID~combout [0])))) # (!\ProcID~combout [1] & (!\Buff|MemBuffer[0][13]~regout  & ((\ProcID~combout [0]) # 
// (!\Buff|MemBuffer[0][11]~regout ))))

	.dataa(\ProcID~combout [1]),
	.datab(\ProcID~combout [0]),
	.datac(\Buff|MemBuffer[0][13]~regout ),
	.datad(\Buff|MemBuffer[0][11]~regout ),
	.cin(gnd),
	.combout(\Buff|ConfBufTrID[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufTrID[1]~4 .lut_mask = 16'h042F;
defparam \Buff|ConfBufTrID[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N0
cycloneii_lcell_comb \Buff|ConfBufMode[1]~7 (
// Equation(s):
// \Buff|ConfBufMode[1]~7_combout  = (\Buff|BuffStatus~7_combout  & (\Buff|ConfBufTrID[1]~4_combout  & ((\Buff|Equal17~0_combout ) # (!\Buff|MemBuffer[0][15]~regout ))))

	.dataa(\Buff|MemBuffer[0][15]~regout ),
	.datab(\Buff|Equal17~0_combout ),
	.datac(\Buff|BuffStatus~7_combout ),
	.datad(\Buff|ConfBufTrID[1]~4_combout ),
	.cin(gnd),
	.combout(\Buff|ConfBufMode[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufMode[1]~7 .lut_mask = 16'hD000;
defparam \Buff|ConfBufMode[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N14
cycloneii_lcell_comb \Buff|MemBuffer[0][10]~22 (
// Equation(s):
// \Buff|MemBuffer[0][10]~22_combout  = (\Buff|MemBuffer[0][10]~regout ) # ((!\ProcID~combout [1] & (\ProcID~combout [0] & \Buff|MemBuffer~19_combout )))

	.dataa(\ProcID~combout [1]),
	.datab(\ProcID~combout [0]),
	.datac(\Buff|MemBuffer[0][10]~regout ),
	.datad(\Buff|MemBuffer~19_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][10]~22 .lut_mask = 16'hF4F0;
defparam \Buff|MemBuffer[0][10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y4_N15
cycloneii_lcell_ff \Buff|MemBuffer[0][10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer[0][10]~22_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][10]~regout ));

// Location: LCCOMB_X30_Y4_N28
cycloneii_lcell_comb \Buff|MemBuffer[0][12]~21 (
// Equation(s):
// \Buff|MemBuffer[0][12]~21_combout  = (\Buff|MemBuffer[0][12]~regout ) # ((\ProcID~combout [1] & (!\ProcID~combout [0] & \Buff|MemBuffer~19_combout )))

	.dataa(\ProcID~combout [1]),
	.datab(\ProcID~combout [0]),
	.datac(\Buff|MemBuffer[0][12]~regout ),
	.datad(\Buff|MemBuffer~19_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][12]~21 .lut_mask = 16'hF2F0;
defparam \Buff|MemBuffer[0][12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y4_N29
cycloneii_lcell_ff \Buff|MemBuffer[0][12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer[0][12]~21_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][12]~regout ));

// Location: LCCOMB_X30_Y4_N18
cycloneii_lcell_comb \Buff|ConfBufMode[1]~4 (
// Equation(s):
// \Buff|ConfBufMode[1]~4_combout  = (\ProcID~combout [1] & ((\Buff|MemBuffer[0][10]~regout ) # ((\ProcID~combout [0] & \Buff|MemBuffer[0][12]~regout )))) # (!\ProcID~combout [1] & ((\Buff|MemBuffer[0][12]~regout ) # ((!\ProcID~combout [0] & 
// \Buff|MemBuffer[0][10]~regout ))))

	.dataa(\ProcID~combout [1]),
	.datab(\ProcID~combout [0]),
	.datac(\Buff|MemBuffer[0][10]~regout ),
	.datad(\Buff|MemBuffer[0][12]~regout ),
	.cin(gnd),
	.combout(\Buff|ConfBufMode[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufMode[1]~4 .lut_mask = 16'hFDB0;
defparam \Buff|ConfBufMode[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N10
cycloneii_lcell_comb \Buff|ConfBufMode[1]~5 (
// Equation(s):
// \Buff|ConfBufMode[1]~5_combout  = ((!\CU|CUStatus [2] & (!\CU|CUStatus [1] & \CU|CUStatus [0]))) # (!\Buff|ConfBufMode[1]~4_combout )

	.dataa(\CU|CUStatus [2]),
	.datab(\CU|CUStatus [1]),
	.datac(\Buff|ConfBufMode[1]~4_combout ),
	.datad(\CU|CUStatus [0]),
	.cin(gnd),
	.combout(\Buff|ConfBufMode[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufMode[1]~5 .lut_mask = 16'h1F0F;
defparam \Buff|ConfBufMode[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N4
cycloneii_lcell_comb \Buff|ConfBufMode[1]~8 (
// Equation(s):
// \Buff|ConfBufMode[1]~8_combout  = (!\Buff|ConfBufMode[1]~12_combout  & (\Buff|ConfBufMode[1]~6_combout  & (\Buff|ConfBufMode[1]~7_combout  & \Buff|ConfBufMode[1]~5_combout )))

	.dataa(\Buff|ConfBufMode[1]~12_combout ),
	.datab(\Buff|ConfBufMode[1]~6_combout ),
	.datac(\Buff|ConfBufMode[1]~7_combout ),
	.datad(\Buff|ConfBufMode[1]~5_combout ),
	.cin(gnd),
	.combout(\Buff|ConfBufMode[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufMode[1]~8 .lut_mask = 16'h4000;
defparam \Buff|ConfBufMode[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N6
cycloneii_lcell_comb \Buff|ConfBufMode[1]~11 (
// Equation(s):
// \Buff|ConfBufMode[1]~11_combout  = (\CU|CUStatus [0] & ((\CU|CUStatus [1] & ((!\Abort|Mux0~1_combout ))) # (!\CU|CUStatus [1] & (!\Abort|Mux1~1_combout )))) # (!\CU|CUStatus [0] & (((!\CU|CUStatus [1])) # (!\Abort|Mux1~1_combout )))

	.dataa(\Abort|Mux1~1_combout ),
	.datab(\CU|CUStatus [0]),
	.datac(\CU|CUStatus [1]),
	.datad(\Abort|Mux0~1_combout ),
	.cin(gnd),
	.combout(\Buff|ConfBufMode[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufMode[1]~11 .lut_mask = 16'h17D7;
defparam \Buff|ConfBufMode[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N22
cycloneii_lcell_comb \Buff|ConfBufMode[1]~9 (
// Equation(s):
// \Buff|ConfBufMode[1]~9_combout  = (\Buff|ConfBufMode[1]~8_combout ) # ((\Buff|ConfBufMode[1]~11_combout ) # ((\Buff|BuffStatus~7_combout  & !\Buff|process_0~1_combout )))

	.dataa(\Buff|BuffStatus~7_combout ),
	.datab(\Buff|process_0~1_combout ),
	.datac(\Buff|ConfBufMode[1]~8_combout ),
	.datad(\Buff|ConfBufMode[1]~11_combout ),
	.cin(gnd),
	.combout(\Buff|ConfBufMode[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufMode[1]~9 .lut_mask = 16'hFFF2;
defparam \Buff|ConfBufMode[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N24
cycloneii_lcell_comb \Buff|ConfBufMode[1]~10 (
// Equation(s):
// \Buff|ConfBufMode[1]~10_combout  = (\CU|CUStatus [2] & (\CU|CUStatus [0] & (!\CU|CUStatus [1]))) # (!\CU|CUStatus [2] & (((!\Buff|ConfBufMode[1]~9_combout ))))

	.dataa(\CU|CUStatus [2]),
	.datab(\CU|CUStatus [0]),
	.datac(\CU|CUStatus [1]),
	.datad(\Buff|ConfBufMode[1]~9_combout ),
	.cin(gnd),
	.combout(\Buff|ConfBufMode[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufMode[1]~10 .lut_mask = 16'h085D;
defparam \Buff|ConfBufMode[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y5_N15
cycloneii_lcell_ff \Buff|ConfBufMode[1] (
	.clk(\Clock~combout ),
	.datain(\Buff|ConfBufTrID[1]~2_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|ConfBufMode[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|ConfBufMode [1]));

// Location: LCCOMB_X31_Y5_N10
cycloneii_lcell_comb \Abort|Mux5~0 (
// Equation(s):
// \Abort|Mux5~0_combout  = (\Buff|ConfBufTrID [0]) # ((\Buff|ConfBufTrID [1]) # (\Buff|ConfBufMode [1]))

	.dataa(vcc),
	.datab(\Buff|ConfBufTrID [0]),
	.datac(\Buff|ConfBufTrID [1]),
	.datad(\Buff|ConfBufMode [1]),
	.cin(gnd),
	.combout(\Abort|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux5~0 .lut_mask = 16'hFFFC;
defparam \Abort|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N8
cycloneii_lcell_comb \Abort|ConflictFlag[0][1] (
// Equation(s):
// \Abort|ConflictFlag[0][1]~combout  = (GLOBAL(\Abort|Mux8~1clkctrl_outclk ) & ((!\Abort|Mux5~0_combout ))) # (!GLOBAL(\Abort|Mux8~1clkctrl_outclk ) & (\Abort|ConflictFlag[0][1]~combout ))

	.dataa(\Abort|ConflictFlag[0][1]~combout ),
	.datab(vcc),
	.datac(\Abort|Mux8~1clkctrl_outclk ),
	.datad(\Abort|Mux5~0_combout ),
	.cin(gnd),
	.combout(\Abort|ConflictFlag[0][1]~combout ),
	.cout());
// synopsys translate_off
defparam \Abort|ConflictFlag[0][1] .lut_mask = 16'h0AFA;
defparam \Abort|ConflictFlag[0][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N30
cycloneii_lcell_comb \Abort|Mux0~0 (
// Equation(s):
// \Abort|Mux0~0_combout  = (\Buff|ConfBufTrID [1] & ((\Abort|ConflictFlag[2][1]~combout ) # ((\Buff|ConfBufTrID [0])))) # (!\Buff|ConfBufTrID [1] & (((\Abort|ConflictFlag[0][1]~combout  & !\Buff|ConfBufTrID [0]))))

	.dataa(\Abort|ConflictFlag[2][1]~combout ),
	.datab(\Buff|ConfBufTrID [1]),
	.datac(\Abort|ConflictFlag[0][1]~combout ),
	.datad(\Buff|ConfBufTrID [0]),
	.cin(gnd),
	.combout(\Abort|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux0~0 .lut_mask = 16'hCCB8;
defparam \Abort|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N12
cycloneii_lcell_comb \Abort|Mux0~1 (
// Equation(s):
// \Abort|Mux0~1_combout  = (\Buff|ConfBufTrID [0] & ((\Abort|Mux0~0_combout  & (\Abort|ConflictFlag[3][1]~combout )) # (!\Abort|Mux0~0_combout  & ((\Abort|ConflictFlag[1][1]~combout ))))) # (!\Buff|ConfBufTrID [0] & (((\Abort|Mux0~0_combout ))))

	.dataa(\Abort|ConflictFlag[3][1]~combout ),
	.datab(\Abort|ConflictFlag[1][1]~combout ),
	.datac(\Buff|ConfBufTrID [0]),
	.datad(\Abort|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Abort|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux0~1 .lut_mask = 16'hAFC0;
defparam \Abort|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N20
cycloneii_lcell_comb \Buff|MemBuffer~16 (
// Equation(s):
// \Buff|MemBuffer~16_combout  = (\Buff|process_0~3_combout ) # ((!\Buff|ConfBufTrID[1]~0_combout  & \Abort|Mux0~1_combout ))

	.dataa(vcc),
	.datab(\Buff|process_0~3_combout ),
	.datac(\Buff|ConfBufTrID[1]~0_combout ),
	.datad(\Abort|Mux0~1_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer~16_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer~16 .lut_mask = 16'hCFCC;
defparam \Buff|MemBuffer~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y4_N17
cycloneii_lcell_ff \Buff|MemBuffer[0][9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer~15_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|MemBuffer~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][9]~regout ));

// Location: LCCOMB_X31_Y4_N22
cycloneii_lcell_comb \Buff|ConfBufTrID[1]~3 (
// Equation(s):
// \Buff|ConfBufTrID[1]~3_combout  = (\Buff|MemBuffer[0][9]~regout  & ((\ProcID~combout [1]) # (\ProcID~combout [0])))

	.dataa(vcc),
	.datab(\Buff|MemBuffer[0][9]~regout ),
	.datac(\ProcID~combout [1]),
	.datad(\ProcID~combout [0]),
	.cin(gnd),
	.combout(\Buff|ConfBufTrID[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufTrID[1]~3 .lut_mask = 16'hCCC0;
defparam \Buff|ConfBufTrID[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N30
cycloneii_lcell_comb \Buff|MemBuffer[0][15]~23 (
// Equation(s):
// \Buff|MemBuffer[0][15]~23_combout  = (\Buff|MemBuffer[0][15]~regout ) # ((\ProcID~combout [1] & (\ProcID~combout [0] & \Buff|MemBuffer~14_combout )))

	.dataa(\ProcID~combout [1]),
	.datab(\ProcID~combout [0]),
	.datac(\Buff|MemBuffer[0][15]~regout ),
	.datad(\Buff|MemBuffer~14_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][15]~23 .lut_mask = 16'hF8F0;
defparam \Buff|MemBuffer[0][15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y4_N31
cycloneii_lcell_ff \Buff|MemBuffer[0][15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer[0][15]~23_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][15]~regout ));

// Location: LCCOMB_X31_Y4_N24
cycloneii_lcell_comb \Buff|ConfBufTrID[1]~5 (
// Equation(s):
// \Buff|ConfBufTrID[1]~5_combout  = (\Buff|ConfBufTrID[1]~3_combout ) # (((!\Buff|Equal17~0_combout  & \Buff|MemBuffer[0][15]~regout )) # (!\Buff|ConfBufTrID[1]~4_combout ))

	.dataa(\Buff|Equal17~0_combout ),
	.datab(\Buff|ConfBufTrID[1]~3_combout ),
	.datac(\Buff|MemBuffer[0][15]~regout ),
	.datad(\Buff|ConfBufTrID[1]~4_combout ),
	.cin(gnd),
	.combout(\Buff|ConfBufTrID[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufTrID[1]~5 .lut_mask = 16'hDCFF;
defparam \Buff|ConfBufTrID[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N6
cycloneii_lcell_comb \Buff|ConfBufTrID[1]~1 (
// Equation(s):
// \Buff|ConfBufTrID[1]~1_combout  = (\CU|CUStatus [2] & (((\CU|CUStatus [0])))) # (!\CU|CUStatus [2] & (((!\CU|CUStatus [1] & !\Abort|Mux1~1_combout )) # (!\CU|CUStatus [0])))

	.dataa(\CU|CUStatus [2]),
	.datab(\CU|CUStatus [1]),
	.datac(\Abort|Mux1~1_combout ),
	.datad(\CU|CUStatus [0]),
	.cin(gnd),
	.combout(\Buff|ConfBufTrID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufTrID[1]~1 .lut_mask = 16'hAB55;
defparam \Buff|ConfBufTrID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N18
cycloneii_lcell_comb \Buff|ConfBufTrID[1]~6 (
// Equation(s):
// \Buff|ConfBufTrID[1]~6_combout  = (\Buff|ConfBufTrID[1]~1_combout ) # ((!\Buff|ConfBufTrID[1]~2_combout  & ((!\Buff|ConfBufTrID[1]~5_combout ) # (!\Buff|process_0~1_combout ))))

	.dataa(\Buff|ConfBufTrID[1]~2_combout ),
	.datab(\Buff|process_0~1_combout ),
	.datac(\Buff|ConfBufTrID[1]~5_combout ),
	.datad(\Buff|ConfBufTrID[1]~1_combout ),
	.cin(gnd),
	.combout(\Buff|ConfBufTrID[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufTrID[1]~6 .lut_mask = 16'hFF15;
defparam \Buff|ConfBufTrID[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N18
cycloneii_lcell_comb \Buff|ConfBufTrID~9 (
// Equation(s):
// \Buff|ConfBufTrID~9_combout  = (\Buff|ConfBufTrID[1]~6_combout  & (((\TransactionID~combout [0])))) # (!\Buff|ConfBufTrID[1]~6_combout  & (\ProcID~combout [0] & ((\Buff|ConfBufTrID[1]~0_combout ))))

	.dataa(\ProcID~combout [0]),
	.datab(\TransactionID~combout [0]),
	.datac(\Buff|ConfBufTrID[1]~0_combout ),
	.datad(\Buff|ConfBufTrID[1]~6_combout ),
	.cin(gnd),
	.combout(\Buff|ConfBufTrID~9_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufTrID~9 .lut_mask = 16'hCCA0;
defparam \Buff|ConfBufTrID~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y5_N19
cycloneii_lcell_ff \Buff|ConfBufTrID[0] (
	.clk(\Clock~combout ),
	.datain(\Buff|ConfBufTrID~9_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|ConfBufTrID[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|ConfBufTrID [0]));

// Location: LCCOMB_X32_Y4_N12
cycloneii_lcell_comb \Abort|Mux18~0 (
// Equation(s):
// \Abort|Mux18~0_combout  = (\Buff|ConfBufTrID [1] & ((\Buff|ConfBufTrID [0] & (\Reset~combout )) # (!\Buff|ConfBufTrID [0] & ((\Abort|Mux8~0_combout ))))) # (!\Buff|ConfBufTrID [1] & (\Reset~combout ))

	.dataa(\Buff|ConfBufTrID [1]),
	.datab(\Reset~combout ),
	.datac(\Abort|Mux8~0_combout ),
	.datad(\Buff|ConfBufTrID [0]),
	.cin(gnd),
	.combout(\Abort|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux18~0 .lut_mask = 16'hCCE4;
defparam \Abort|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \Abort|Mux18~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Abort|Mux18~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Abort|Mux18~0clkctrl_outclk ));
// synopsys translate_off
defparam \Abort|Mux18~0clkctrl .clock_type = "global clock";
defparam \Abort|Mux18~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N12
cycloneii_lcell_comb \Abort|Mux15~0 (
// Equation(s):
// \Abort|Mux15~0_combout  = (\Buff|ConfBufTrID [1] & (!\Buff|ConfBufTrID [0] & (\Buff|ConfBufMode [0] $ (\Buff|ConfBufMode [1]))))

	.dataa(\Buff|ConfBufMode [0]),
	.datab(\Buff|ConfBufMode [1]),
	.datac(\Buff|ConfBufTrID [1]),
	.datad(\Buff|ConfBufTrID [0]),
	.cin(gnd),
	.combout(\Abort|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux15~0 .lut_mask = 16'h0060;
defparam \Abort|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N8
cycloneii_lcell_comb \Abort|ConflictFlag[2][0] (
// Equation(s):
// \Abort|ConflictFlag[2][0]~combout  = (GLOBAL(\Abort|Mux18~0clkctrl_outclk ) & ((\Abort|Mux15~0_combout ))) # (!GLOBAL(\Abort|Mux18~0clkctrl_outclk ) & (\Abort|ConflictFlag[2][0]~combout ))

	.dataa(\Abort|ConflictFlag[2][0]~combout ),
	.datab(\Abort|Mux18~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\Abort|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Abort|ConflictFlag[2][0]~combout ),
	.cout());
// synopsys translate_off
defparam \Abort|ConflictFlag[2][0] .lut_mask = 16'hEE22;
defparam \Abort|ConflictFlag[2][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N22
cycloneii_lcell_comb \Abort|Mux3~0 (
// Equation(s):
// \Abort|Mux3~0_combout  = (!\Buff|ConfBufTrID [0] & (!\Buff|ConfBufTrID [1] & (\Buff|ConfBufMode [1] $ (\Buff|ConfBufMode [0]))))

	.dataa(\Buff|ConfBufMode [1]),
	.datab(\Buff|ConfBufTrID [0]),
	.datac(\Buff|ConfBufTrID [1]),
	.datad(\Buff|ConfBufMode [0]),
	.cin(gnd),
	.combout(\Abort|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux3~0 .lut_mask = 16'h0102;
defparam \Abort|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N8
cycloneii_lcell_comb \Abort|ConflictFlag[0][0] (
// Equation(s):
// \Abort|ConflictFlag[0][0]~combout  = (GLOBAL(\Abort|Mux8~1clkctrl_outclk ) & ((\Abort|Mux3~0_combout ))) # (!GLOBAL(\Abort|Mux8~1clkctrl_outclk ) & (\Abort|ConflictFlag[0][0]~combout ))

	.dataa(vcc),
	.datab(\Abort|ConflictFlag[0][0]~combout ),
	.datac(\Abort|Mux8~1clkctrl_outclk ),
	.datad(\Abort|Mux3~0_combout ),
	.cin(gnd),
	.combout(\Abort|ConflictFlag[0][0]~combout ),
	.cout());
// synopsys translate_off
defparam \Abort|ConflictFlag[0][0] .lut_mask = 16'hFC0C;
defparam \Abort|ConflictFlag[0][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N0
cycloneii_lcell_comb \Abort|Mux1~0 (
// Equation(s):
// \Abort|Mux1~0_combout  = (\Buff|ConfBufTrID [1] & (((\Buff|ConfBufTrID [0])))) # (!\Buff|ConfBufTrID [1] & ((\Buff|ConfBufTrID [0] & (!\Abort|ConflictFlag[1][0]~combout )) # (!\Buff|ConfBufTrID [0] & ((!\Abort|ConflictFlag[0][0]~combout )))))

	.dataa(\Abort|ConflictFlag[1][0]~combout ),
	.datab(\Buff|ConfBufTrID [1]),
	.datac(\Abort|ConflictFlag[0][0]~combout ),
	.datad(\Buff|ConfBufTrID [0]),
	.cin(gnd),
	.combout(\Abort|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux1~0 .lut_mask = 16'hDD03;
defparam \Abort|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N24
cycloneii_lcell_comb \Abort|Mux1~1 (
// Equation(s):
// \Abort|Mux1~1_combout  = (\Buff|ConfBufTrID [1] & ((\Abort|Mux1~0_combout  & (!\Abort|ConflictFlag[3][0]~combout )) # (!\Abort|Mux1~0_combout  & ((!\Abort|ConflictFlag[2][0]~combout ))))) # (!\Buff|ConfBufTrID [1] & (((\Abort|Mux1~0_combout ))))

	.dataa(\Abort|ConflictFlag[3][0]~combout ),
	.datab(\Abort|ConflictFlag[2][0]~combout ),
	.datac(\Buff|ConfBufTrID [1]),
	.datad(\Abort|Mux1~0_combout ),
	.cin(gnd),
	.combout(\Abort|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux1~1 .lut_mask = 16'h5F30;
defparam \Abort|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N20
cycloneii_lcell_comb \Buff|BuffStatus[2]~5 (
// Equation(s):
// \Buff|BuffStatus[2]~5_combout  = (\Buff|BuffStatus [2] & ((\CU|CUStatus [1] $ (\Buff|Equal11~0_combout )) # (!\Abort|Mux1~1_combout )))

	.dataa(\CU|CUStatus [1]),
	.datab(\Buff|Equal11~0_combout ),
	.datac(\Buff|BuffStatus [2]),
	.datad(\Abort|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Buff|BuffStatus[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|BuffStatus[2]~5 .lut_mask = 16'h60F0;
defparam \Buff|BuffStatus[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N14
cycloneii_lcell_comb \Buff|BuffStatus[2]~6 (
// Equation(s):
// \Buff|BuffStatus[2]~6_combout  = (\Buff|BuffStatus[2]~5_combout ) # ((\Buff|BuffStatus~2_combout  & ((\CU|CUStatus [0]) # (!\Abort|Mux1~1_combout ))))

	.dataa(\Abort|Mux1~1_combout ),
	.datab(\Buff|BuffStatus~2_combout ),
	.datac(\Buff|BuffStatus[2]~5_combout ),
	.datad(\CU|CUStatus [0]),
	.cin(gnd),
	.combout(\Buff|BuffStatus[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|BuffStatus[2]~6 .lut_mask = 16'hFCF4;
defparam \Buff|BuffStatus[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y1_N15
cycloneii_lcell_ff \Buff|BuffStatus[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|BuffStatus[2]~6_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|BuffStatus [2]));

// Location: LCCOMB_X31_Y1_N4
cycloneii_lcell_comb \CU|Selector0~1 (
// Equation(s):
// \CU|Selector0~1_combout  = (\Buff|BuffStatus [0] & (!\Buff|BuffStatus [1] & (\CU|CurrStateIs.MemoryUpdateState~regout  & \Buff|BuffStatus [2])))

	.dataa(\Buff|BuffStatus [0]),
	.datab(\Buff|BuffStatus [1]),
	.datac(\CU|CurrStateIs.MemoryUpdateState~regout ),
	.datad(\Buff|BuffStatus [2]),
	.cin(gnd),
	.combout(\CU|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector0~1 .lut_mask = 16'h2000;
defparam \CU|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N26
cycloneii_lcell_comb \CU|Selector0~5 (
// Equation(s):
// \CU|Selector0~5_combout  = (\CU|CurrStateIs.CommitState~regout  & ((\Buff|BuffStatus [1] & (!\Buff|BuffStatus [2] & \Buff|BuffStatus [0])) # (!\Buff|BuffStatus [1] & (\Buff|BuffStatus [2] & !\Buff|BuffStatus [0]))))

	.dataa(\Buff|BuffStatus [1]),
	.datab(\Buff|BuffStatus [2]),
	.datac(\CU|CurrStateIs.CommitState~regout ),
	.datad(\Buff|BuffStatus [0]),
	.cin(gnd),
	.combout(\CU|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector0~5 .lut_mask = 16'h2040;
defparam \CU|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N26
cycloneii_lcell_comb \CU|Selector0~8 (
// Equation(s):
// \CU|Selector0~8_combout  = (\Action~combout [1]) # ((\Action~combout [0]) # (!\Abort|IntAbortStatus~0_combout ))

	.dataa(\Action~combout [1]),
	.datab(vcc),
	.datac(\Action~combout [0]),
	.datad(\Abort|IntAbortStatus~0_combout ),
	.cin(gnd),
	.combout(\CU|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector0~8 .lut_mask = 16'hFAFF;
defparam \CU|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N14
cycloneii_lcell_comb \CU|Selector0~9 (
// Equation(s):
// \CU|Selector0~9_combout  = (\CU|Selector0~5_combout  & (((!\CU|Equal3~0_combout )))) # (!\CU|Selector0~5_combout  & (!\CU|CurrStateIs.IdleState~regout  & ((\CU|Selector0~8_combout ) # (!\CU|Equal3~0_combout ))))

	.dataa(\CU|CurrStateIs.IdleState~regout ),
	.datab(\CU|Equal3~0_combout ),
	.datac(\CU|Selector0~5_combout ),
	.datad(\CU|Selector0~8_combout ),
	.cin(gnd),
	.combout(\CU|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector0~9 .lut_mask = 16'h3531;
defparam \CU|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N28
cycloneii_lcell_comb \CU|Selector0~7 (
// Equation(s):
// \CU|Selector0~7_combout  = (\CU|Selector0~0_combout ) # ((\CU|Selector0~5_combout ) # ((\CU|CurrStateIs.IdleState~regout  & !\CU|Selector0~6_combout )))

	.dataa(\CU|Selector0~0_combout ),
	.datab(\CU|Selector0~5_combout ),
	.datac(\CU|CurrStateIs.IdleState~regout ),
	.datad(\CU|Selector0~6_combout ),
	.cin(gnd),
	.combout(\CU|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector0~7 .lut_mask = 16'hEEFE;
defparam \CU|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y1_N15
cycloneii_lcell_ff \CU|NextStateIs.IdleState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\CU|Selector0~9_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|Selector0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|NextStateIs.IdleState~regout ));

// Location: LCFF_X32_Y1_N13
cycloneii_lcell_ff \CU|CurrStateIs.IdleState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CU|NextStateIs.IdleState~regout ),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|CurrStateIs.IdleState~regout ));

// Location: LCCOMB_X32_Y1_N12
cycloneii_lcell_comb \CU|Selector0~0 (
// Equation(s):
// \CU|Selector0~0_combout  = (!\CU|CurrStateIs.IdleState~regout  & ((\Action~combout [1]) # ((\Action~combout [0]) # (!\Abort|IntAbortStatus~0_combout ))))

	.dataa(\Action~combout [1]),
	.datab(\Action~combout [0]),
	.datac(\CU|CurrStateIs.IdleState~regout ),
	.datad(\Abort|IntAbortStatus~0_combout ),
	.cin(gnd),
	.combout(\CU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector0~0 .lut_mask = 16'h0E0F;
defparam \CU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N2
cycloneii_lcell_comb \CU|Selector4~0 (
// Equation(s):
// \CU|Selector4~0_combout  = (\CU|Selector0~4_combout  & ((\CU|CurrStateIs.AbortState~regout ) # ((!\CU|CurrStateIs.MemoryUpdateState~regout ) # (!\CU|Selector0~1_combout ))))

	.dataa(\CU|CurrStateIs.AbortState~regout ),
	.datab(\CU|Selector0~1_combout ),
	.datac(\CU|CurrStateIs.MemoryUpdateState~regout ),
	.datad(\CU|Selector0~4_combout ),
	.cin(gnd),
	.combout(\CU|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector4~0 .lut_mask = 16'hBF00;
defparam \CU|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N16
cycloneii_lcell_comb \CU|Selector4~1 (
// Equation(s):
// \CU|Selector4~1_combout  = (\Buff|BuffStatus [0] & ((\CU|CurrStateIs.MemoryUpdateState~regout  & (!\Buff|BuffStatus [1] & \Buff|BuffStatus [2])) # (!\CU|CurrStateIs.MemoryUpdateState~regout  & (\Buff|BuffStatus [1] & !\Buff|BuffStatus [2]))))

	.dataa(\CU|CurrStateIs.MemoryUpdateState~regout ),
	.datab(\Buff|BuffStatus [1]),
	.datac(\Buff|BuffStatus [2]),
	.datad(\Buff|BuffStatus [0]),
	.cin(gnd),
	.combout(\CU|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector4~1 .lut_mask = 16'h2400;
defparam \CU|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N0
cycloneii_lcell_comb \CU|Selector4~2 (
// Equation(s):
// \CU|Selector4~2_combout  = (\CU|CurrStateIs.CommitState~regout  & (\CU|Selector4~0_combout  $ (((\CU|CurrStateIs.AbortState~regout ) # (!\CU|Selector4~1_combout )))))

	.dataa(\CU|CurrStateIs.AbortState~regout ),
	.datab(\CU|Selector4~1_combout ),
	.datac(\CU|CurrStateIs.CommitState~regout ),
	.datad(\CU|Selector4~0_combout ),
	.cin(gnd),
	.combout(\CU|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector4~2 .lut_mask = 16'h40B0;
defparam \CU|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N10
cycloneii_lcell_comb \CU|Selector4~3 (
// Equation(s):
// \CU|Selector4~3_combout  = (\CU|CurrStateIs.IdleState~regout  & ((\CU|Selector4~0_combout  & ((\CU|Selector4~2_combout ))) # (!\CU|Selector4~0_combout  & ((!\CU|Selector4~2_combout ) # (!\CU|Equal3~0_combout )))))

	.dataa(\CU|CurrStateIs.IdleState~regout ),
	.datab(\CU|Equal3~0_combout ),
	.datac(\CU|Selector4~0_combout ),
	.datad(\CU|Selector4~2_combout ),
	.cin(gnd),
	.combout(\CU|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector4~3 .lut_mask = 16'hA20A;
defparam \CU|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N26
cycloneii_lcell_comb \CU|Selector2~1 (
// Equation(s):
// \CU|Selector2~1_combout  = (!\Action~combout [0] & (\CU|Selector2~0_combout  & ((\CU|Selector0~0_combout ) # (\CU|Selector4~3_combout ))))

	.dataa(\Action~combout [0]),
	.datab(\CU|Selector2~0_combout ),
	.datac(\CU|Selector0~0_combout ),
	.datad(\CU|Selector4~3_combout ),
	.cin(gnd),
	.combout(\CU|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector2~1 .lut_mask = 16'h4440;
defparam \CU|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N6
cycloneii_lcell_comb \CU|Selector4~5 (
// Equation(s):
// \CU|Selector4~5_combout  = (\CU|Selector0~0_combout ) # ((\CU|Selector4~3_combout ) # ((\CU|CurrStateIs.CommitState~regout  & \CU|Equal3~0_combout )))

	.dataa(\CU|CurrStateIs.CommitState~regout ),
	.datab(\CU|Equal3~0_combout ),
	.datac(\CU|Selector0~0_combout ),
	.datad(\CU|Selector4~3_combout ),
	.cin(gnd),
	.combout(\CU|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector4~5 .lut_mask = 16'hFFF8;
defparam \CU|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N16
cycloneii_lcell_comb \CU|Selector2~2 (
// Equation(s):
// \CU|Selector2~2_combout  = (\Action~combout [1] & ((\CU|Selector2~1_combout ) # ((\CU|NextStateIs.WriteState~regout  & !\CU|Selector4~5_combout )))) # (!\Action~combout [1] & (((\CU|NextStateIs.WriteState~regout  & !\CU|Selector4~5_combout ))))

	.dataa(\Action~combout [1]),
	.datab(\CU|Selector2~1_combout ),
	.datac(\CU|NextStateIs.WriteState~regout ),
	.datad(\CU|Selector4~5_combout ),
	.cin(gnd),
	.combout(\CU|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector2~2 .lut_mask = 16'h88F8;
defparam \CU|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y1_N17
cycloneii_lcell_ff \CU|NextStateIs.WriteState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\CU|Selector2~2_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|NextStateIs.WriteState~regout ));

// Location: LCFF_X31_Y1_N23
cycloneii_lcell_ff \CU|CurrStateIs.WriteState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CU|NextStateIs.WriteState~regout ),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|CurrStateIs.WriteState~regout ));

// Location: LCCOMB_X31_Y1_N24
cycloneii_lcell_comb \CU|Selector1~0 (
// Equation(s):
// \CU|Selector1~0_combout  = (\Action~combout [1] & (((\CU|NextStateIs.ReadState~regout  & !\CU|Selector4~5_combout )))) # (!\Action~combout [1] & ((\CU|Selector4~4_combout ) # ((\CU|NextStateIs.ReadState~regout  & !\CU|Selector4~5_combout ))))

	.dataa(\Action~combout [1]),
	.datab(\CU|Selector4~4_combout ),
	.datac(\CU|NextStateIs.ReadState~regout ),
	.datad(\CU|Selector4~5_combout ),
	.cin(gnd),
	.combout(\CU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector1~0 .lut_mask = 16'h44F4;
defparam \CU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y1_N25
cycloneii_lcell_ff \CU|NextStateIs.ReadState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\CU|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|NextStateIs.ReadState~regout ));

// Location: LCFF_X31_Y1_N9
cycloneii_lcell_ff \CU|CurrStateIs.ReadState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CU|NextStateIs.ReadState~regout ),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|CurrStateIs.ReadState~regout ));

// Location: LCCOMB_X31_Y1_N8
cycloneii_lcell_comb \CU|Selector0~2 (
// Equation(s):
// \CU|Selector0~2_combout  = (\CU|CurrStateIs.WriteState~regout  & (\Buff|BuffStatus [0] $ (((!\Buff|BuffStatus [1]))))) # (!\CU|CurrStateIs.WriteState~regout  & ((\Buff|BuffStatus [0] $ (!\Buff|BuffStatus [1])) # (!\CU|CurrStateIs.ReadState~regout )))

	.dataa(\Buff|BuffStatus [0]),
	.datab(\CU|CurrStateIs.WriteState~regout ),
	.datac(\CU|CurrStateIs.ReadState~regout ),
	.datad(\Buff|BuffStatus [1]),
	.cin(gnd),
	.combout(\CU|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector0~2 .lut_mask = 16'hAB57;
defparam \CU|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N14
cycloneii_lcell_comb \Abort|Mux19~0 (
// Equation(s):
// \Abort|Mux19~0_combout  = (!\Buff|ConfBufTrID [0] & (\Buff|ConfBufTrID [1] & !\Buff|ConfBufMode [1]))

	.dataa(vcc),
	.datab(\Buff|ConfBufTrID [0]),
	.datac(\Buff|ConfBufTrID [1]),
	.datad(\Buff|ConfBufMode [1]),
	.cin(gnd),
	.combout(\Abort|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux19~0 .lut_mask = 16'h0030;
defparam \Abort|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N26
cycloneii_lcell_comb \Abort|ConflictFlag[2][1] (
// Equation(s):
// \Abort|ConflictFlag[2][1]~combout  = (GLOBAL(\Abort|Mux18~0clkctrl_outclk ) & ((\Abort|Mux19~0_combout ))) # (!GLOBAL(\Abort|Mux18~0clkctrl_outclk ) & (\Abort|ConflictFlag[2][1]~combout ))

	.dataa(vcc),
	.datab(\Abort|ConflictFlag[2][1]~combout ),
	.datac(\Abort|Mux18~0clkctrl_outclk ),
	.datad(\Abort|Mux19~0_combout ),
	.cin(gnd),
	.combout(\Abort|ConflictFlag[2][1]~combout ),
	.cout());
// synopsys translate_off
defparam \Abort|ConflictFlag[2][1] .lut_mask = 16'hFC0C;
defparam \Abort|ConflictFlag[2][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N12
cycloneii_lcell_comb \CU|Selector0~3 (
// Equation(s):
// \CU|Selector0~3_combout  = (\Abort|ConflictFlag[3][1]~combout ) # ((\Abort|ConflictFlag[1][1]~combout ) # ((\Abort|ConflictFlag[2][1]~combout ) # (\Abort|ConflictFlag[0][1]~combout )))

	.dataa(\Abort|ConflictFlag[3][1]~combout ),
	.datab(\Abort|ConflictFlag[1][1]~combout ),
	.datac(\Abort|ConflictFlag[2][1]~combout ),
	.datad(\Abort|ConflictFlag[0][1]~combout ),
	.cin(gnd),
	.combout(\CU|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector0~3 .lut_mask = 16'hFFFE;
defparam \CU|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N30
cycloneii_lcell_comb \CU|Selector0~4 (
// Equation(s):
// \CU|Selector0~4_combout  = (\Buff|BuffStatus [2] & (((\CU|Selector0~3_combout ) # (!\CU|CurrStateIs.AbortState~regout )))) # (!\Buff|BuffStatus [2] & (\CU|Selector0~2_combout  & ((\CU|Selector0~3_combout ) # (!\CU|CurrStateIs.AbortState~regout ))))

	.dataa(\Buff|BuffStatus [2]),
	.datab(\CU|Selector0~2_combout ),
	.datac(\CU|CurrStateIs.AbortState~regout ),
	.datad(\CU|Selector0~3_combout ),
	.cin(gnd),
	.combout(\CU|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector0~4 .lut_mask = 16'hEE0E;
defparam \CU|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N18
cycloneii_lcell_comb \CU|Selector0~6 (
// Equation(s):
// \CU|Selector0~6_combout  = ((\CU|CurrStateIs.CommitState~regout ) # ((!\CU|Selector0~1_combout  & \CU|Selector0~4_combout ))) # (!\CU|CurrStateIs.IdleState~regout )

	.dataa(\CU|CurrStateIs.IdleState~regout ),
	.datab(\CU|Selector0~1_combout ),
	.datac(\CU|Selector0~4_combout ),
	.datad(\CU|CurrStateIs.CommitState~regout ),
	.cin(gnd),
	.combout(\CU|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector0~6 .lut_mask = 16'hFF75;
defparam \CU|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N22
cycloneii_lcell_comb \CU|Selector5~1 (
// Equation(s):
// \CU|Selector5~1_combout  = (\CU|CurrStateIs.IdleState~regout  & ((\CU|Selector0~6_combout ))) # (!\CU|CurrStateIs.IdleState~regout  & (\CU|Selector5~0_combout ))

	.dataa(\CU|CurrStateIs.IdleState~regout ),
	.datab(vcc),
	.datac(\CU|Selector5~0_combout ),
	.datad(\CU|Selector0~6_combout ),
	.cin(gnd),
	.combout(\CU|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector5~1 .lut_mask = 16'hFA50;
defparam \CU|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N10
cycloneii_lcell_comb \CU|Selector5~2 (
// Equation(s):
// \CU|Selector5~2_combout  = (\CU|Selector0~5_combout  & (!\CU|Equal3~0_combout )) # (!\CU|Selector0~5_combout  & (((\CU|NextStateIs.MemoryUpdateState~regout  & \CU|Selector5~1_combout ))))

	.dataa(\CU|Selector0~5_combout ),
	.datab(\CU|Equal3~0_combout ),
	.datac(\CU|NextStateIs.MemoryUpdateState~regout ),
	.datad(\CU|Selector5~1_combout ),
	.cin(gnd),
	.combout(\CU|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector5~2 .lut_mask = 16'h7222;
defparam \CU|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y1_N11
cycloneii_lcell_ff \CU|NextStateIs.MemoryUpdateState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\CU|Selector5~2_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|NextStateIs.MemoryUpdateState~regout ));

// Location: LCFF_X31_Y1_N5
cycloneii_lcell_ff \CU|CurrStateIs.MemoryUpdateState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CU|NextStateIs.MemoryUpdateState~regout ),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|CurrStateIs.MemoryUpdateState~regout ));

// Location: LCCOMB_X30_Y1_N8
cycloneii_lcell_comb \CU|CUStatus~4 (
// Equation(s):
// \CU|CUStatus~4_combout  = (\CU|CurrStateIs.CommitState~regout ) # (\CU|CurrStateIs.MemoryUpdateState~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CU|CurrStateIs.CommitState~regout ),
	.datad(\CU|CurrStateIs.MemoryUpdateState~regout ),
	.cin(gnd),
	.combout(\CU|CUStatus~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|CUStatus~4 .lut_mask = 16'hFFF0;
defparam \CU|CUStatus~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y1_N9
cycloneii_lcell_ff \CU|CUStatus[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\CU|CUStatus~4_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|CUStatus [2]));

// Location: LCCOMB_X30_Y2_N14
cycloneii_lcell_comb \Buff|MemBuffer[0][23]~6 (
// Equation(s):
// \Buff|MemBuffer[0][23]~6_combout  = (\Buff|BuffStatus~7_combout  & (!\CU|CUStatus [2] & ((!\Buff|Equal1~1_combout ) # (!\Buff|Equal1~0_combout ))))

	.dataa(\Buff|Equal1~0_combout ),
	.datab(\Buff|Equal1~1_combout ),
	.datac(\Buff|BuffStatus~7_combout ),
	.datad(\CU|CUStatus [2]),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][23]~6 .lut_mask = 16'h0070;
defparam \Buff|MemBuffer[0][23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N16
cycloneii_lcell_comb \Buff|MemBuffer[0][23]~7 (
// Equation(s):
// \Buff|MemBuffer[0][23]~7_combout  = (!\Buff|Equal0~4_combout  & (\Buff|process_0~0_combout  & (\Buff|MemBuffer[0][23]~6_combout  & \Abort|Mux1~1_combout )))

	.dataa(\Buff|Equal0~4_combout ),
	.datab(\Buff|process_0~0_combout ),
	.datac(\Buff|MemBuffer[0][23]~6_combout ),
	.datad(\Abort|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][23]~7 .lut_mask = 16'h4000;
defparam \Buff|MemBuffer[0][23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N27
cycloneii_lcell_ff \Buff|MemBuffer[0][16] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MemAddress~combout [0]),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Buff|MemBuffer[0][23]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][16]~regout ));

// Location: LCCOMB_X30_Y2_N0
cycloneii_lcell_comb \Buff|MemBuffer[0][17]~feeder (
// Equation(s):
// \Buff|MemBuffer[0][17]~feeder_combout  = \MemAddress~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MemAddress~combout [1]),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][17]~feeder .lut_mask = 16'hFF00;
defparam \Buff|MemBuffer[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N1
cycloneii_lcell_ff \Buff|MemBuffer[0][17] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer[0][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|MemBuffer[0][23]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][17]~regout ));

// Location: LCCOMB_X30_Y2_N26
cycloneii_lcell_comb \Buff|Equal0~0 (
// Equation(s):
// \Buff|Equal0~0_combout  = (\MemAddress~combout [1] & (\Buff|MemBuffer[0][17]~regout  & (\MemAddress~combout [0] $ (!\Buff|MemBuffer[0][16]~regout )))) # (!\MemAddress~combout [1] & (!\Buff|MemBuffer[0][17]~regout  & (\MemAddress~combout [0] $ 
// (!\Buff|MemBuffer[0][16]~regout ))))

	.dataa(\MemAddress~combout [1]),
	.datab(\MemAddress~combout [0]),
	.datac(\Buff|MemBuffer[0][16]~regout ),
	.datad(\Buff|MemBuffer[0][17]~regout ),
	.cin(gnd),
	.combout(\Buff|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|Equal0~0 .lut_mask = 16'h8241;
defparam \Buff|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N9
cycloneii_lcell_ff \Buff|MemBuffer[0][23] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MemAddress~combout [7]),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Buff|MemBuffer[0][23]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][23]~regout ));

// Location: LCCOMB_X30_Y2_N10
cycloneii_lcell_comb \Buff|MemBuffer[0][22]~feeder (
// Equation(s):
// \Buff|MemBuffer[0][22]~feeder_combout  = \MemAddress~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MemAddress~combout [6]),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][22]~feeder .lut_mask = 16'hFF00;
defparam \Buff|MemBuffer[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N11
cycloneii_lcell_ff \Buff|MemBuffer[0][22] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer[0][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|MemBuffer[0][23]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][22]~regout ));

// Location: LCCOMB_X30_Y2_N8
cycloneii_lcell_comb \Buff|Equal0~3 (
// Equation(s):
// \Buff|Equal0~3_combout  = (\MemAddress~combout [7] & (\Buff|MemBuffer[0][23]~regout  & (\MemAddress~combout [6] $ (!\Buff|MemBuffer[0][22]~regout )))) # (!\MemAddress~combout [7] & (!\Buff|MemBuffer[0][23]~regout  & (\MemAddress~combout [6] $ 
// (!\Buff|MemBuffer[0][22]~regout ))))

	.dataa(\MemAddress~combout [7]),
	.datab(\MemAddress~combout [6]),
	.datac(\Buff|MemBuffer[0][23]~regout ),
	.datad(\Buff|MemBuffer[0][22]~regout ),
	.cin(gnd),
	.combout(\Buff|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|Equal0~3 .lut_mask = 16'h8421;
defparam \Buff|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N7
cycloneii_lcell_ff \Buff|MemBuffer[0][18] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MemAddress~combout [2]),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Buff|MemBuffer[0][23]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][18]~regout ));

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MemAddress[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MemAddress~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemAddress[3]));
// synopsys translate_off
defparam \MemAddress[3]~I .input_async_reset = "none";
defparam \MemAddress[3]~I .input_power_up = "low";
defparam \MemAddress[3]~I .input_register_mode = "none";
defparam \MemAddress[3]~I .input_sync_reset = "none";
defparam \MemAddress[3]~I .oe_async_reset = "none";
defparam \MemAddress[3]~I .oe_power_up = "low";
defparam \MemAddress[3]~I .oe_register_mode = "none";
defparam \MemAddress[3]~I .oe_sync_reset = "none";
defparam \MemAddress[3]~I .operation_mode = "input";
defparam \MemAddress[3]~I .output_async_reset = "none";
defparam \MemAddress[3]~I .output_power_up = "low";
defparam \MemAddress[3]~I .output_register_mode = "none";
defparam \MemAddress[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N12
cycloneii_lcell_comb \Buff|MemBuffer[0][19]~feeder (
// Equation(s):
// \Buff|MemBuffer[0][19]~feeder_combout  = \MemAddress~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MemAddress~combout [3]),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][19]~feeder .lut_mask = 16'hFF00;
defparam \Buff|MemBuffer[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y2_N13
cycloneii_lcell_ff \Buff|MemBuffer[0][19] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer[0][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|MemBuffer[0][23]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][19]~regout ));

// Location: LCCOMB_X30_Y2_N6
cycloneii_lcell_comb \Buff|Equal0~1 (
// Equation(s):
// \Buff|Equal0~1_combout  = (\MemAddress~combout [3] & (\Buff|MemBuffer[0][19]~regout  & (\MemAddress~combout [2] $ (!\Buff|MemBuffer[0][18]~regout )))) # (!\MemAddress~combout [3] & (!\Buff|MemBuffer[0][19]~regout  & (\MemAddress~combout [2] $ 
// (!\Buff|MemBuffer[0][18]~regout ))))

	.dataa(\MemAddress~combout [3]),
	.datab(\MemAddress~combout [2]),
	.datac(\Buff|MemBuffer[0][18]~regout ),
	.datad(\Buff|MemBuffer[0][19]~regout ),
	.cin(gnd),
	.combout(\Buff|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|Equal0~1 .lut_mask = 16'h8241;
defparam \Buff|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y2_N24
cycloneii_lcell_comb \Buff|Equal0~4 (
// Equation(s):
// \Buff|Equal0~4_combout  = (\Buff|Equal0~2_combout  & (\Buff|Equal0~0_combout  & (\Buff|Equal0~3_combout  & \Buff|Equal0~1_combout )))

	.dataa(\Buff|Equal0~2_combout ),
	.datab(\Buff|Equal0~0_combout ),
	.datac(\Buff|Equal0~3_combout ),
	.datad(\Buff|Equal0~1_combout ),
	.cin(gnd),
	.combout(\Buff|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|Equal0~4 .lut_mask = 16'h8000;
defparam \Buff|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N28
cycloneii_lcell_comb \Buff|process_0~4 (
// Equation(s):
// \Buff|process_0~4_combout  = ((\Buff|FrstNonValid [10]) # (!\Buff|Equal0~4_combout )) # (!\Buff|MemBuffer[0][24]~regout )

	.dataa(\Buff|MemBuffer[0][24]~regout ),
	.datab(vcc),
	.datac(\Buff|FrstNonValid [10]),
	.datad(\Buff|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Buff|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|process_0~4 .lut_mask = 16'hF5FF;
defparam \Buff|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N30
cycloneii_lcell_comb \Buff|FrstNonValid[31]~0 (
// Equation(s):
// \Buff|FrstNonValid[31]~0_combout  = (\Buff|process_0~3_combout  & (!\Reset~combout  & \Abort|Mux1~1_combout ))

	.dataa(vcc),
	.datab(\Buff|process_0~3_combout ),
	.datac(\Reset~combout ),
	.datad(\Abort|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Buff|FrstNonValid[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|FrstNonValid[31]~0 .lut_mask = 16'h0C00;
defparam \Buff|FrstNonValid[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N29
cycloneii_lcell_ff \Buff|FrstNonValid[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|process_0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|FrstNonValid[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|FrstNonValid [10]));

// Location: LCCOMB_X31_Y4_N26
cycloneii_lcell_comb \Buff|MemBuffer[0][24]~10 (
// Equation(s):
// \Buff|MemBuffer[0][24]~10_combout  = (\Buff|MemBuffer[0][10]~regout ) # ((\Buff|MemBuffer[0][11]~regout ) # ((\Buff|MemBuffer[0][13]~regout ) # (\Buff|MemBuffer[0][12]~regout )))

	.dataa(\Buff|MemBuffer[0][10]~regout ),
	.datab(\Buff|MemBuffer[0][11]~regout ),
	.datac(\Buff|MemBuffer[0][13]~regout ),
	.datad(\Buff|MemBuffer[0][12]~regout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][24]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][24]~10 .lut_mask = 16'hFFFE;
defparam \Buff|MemBuffer[0][24]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N20
cycloneii_lcell_comb \Buff|MemBuffer[0][24]~11 (
// Equation(s):
// \Buff|MemBuffer[0][24]~11_combout  = (\Buff|MemBuffer[0][24]~9_combout ) # (\Buff|MemBuffer[0][24]~10_combout )

	.dataa(\Buff|MemBuffer[0][24]~9_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Buff|MemBuffer[0][24]~10_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][24]~11 .lut_mask = 16'hFFAA;
defparam \Buff|MemBuffer[0][24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N10
cycloneii_lcell_comb \Buff|MemBuffer[0][24]~8 (
// Equation(s):
// \Buff|MemBuffer[0][24]~8_combout  = ((\CU|CUStatus [2]) # ((!\CU|CUStatus [0]) # (!\Abort|Mux0~1_combout ))) # (!\CU|CUStatus [1])

	.dataa(\CU|CUStatus [1]),
	.datab(\CU|CUStatus [2]),
	.datac(\Abort|Mux0~1_combout ),
	.datad(\CU|CUStatus [0]),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][24]~8 .lut_mask = 16'hDFFF;
defparam \Buff|MemBuffer[0][24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N0
cycloneii_lcell_comb \Buff|MemBuffer[0][24]~12 (
// Equation(s):
// \Buff|MemBuffer[0][24]~12_combout  = (\Buff|MemBuffer[0][23]~7_combout ) # ((\Buff|MemBuffer[0][24]~regout  & ((\Buff|MemBuffer[0][24]~11_combout ) # (\Buff|MemBuffer[0][24]~8_combout ))))

	.dataa(\Buff|MemBuffer[0][23]~7_combout ),
	.datab(\Buff|MemBuffer[0][24]~11_combout ),
	.datac(\Buff|MemBuffer[0][24]~regout ),
	.datad(\Buff|MemBuffer[0][24]~8_combout ),
	.cin(gnd),
	.combout(\Buff|MemBuffer[0][24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|MemBuffer[0][24]~12 .lut_mask = 16'hFAEA;
defparam \Buff|MemBuffer[0][24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y1_N1
cycloneii_lcell_ff \Buff|MemBuffer[0][24] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|MemBuffer[0][24]~12_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|MemBuffer[0][24]~regout ));

// Location: LCCOMB_X31_Y2_N12
cycloneii_lcell_comb \Buff|process_0~2 (
// Equation(s):
// \Buff|process_0~2_combout  = ((\Buff|FrstNonValid [0] & ((\Buff|FrstNonValid [10]) # (\Buff|Equal0~4_combout )))) # (!\Buff|MemBuffer[0][24]~regout )

	.dataa(\Buff|MemBuffer[0][24]~regout ),
	.datab(\Buff|FrstNonValid [10]),
	.datac(\Buff|FrstNonValid [0]),
	.datad(\Buff|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Buff|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|process_0~2 .lut_mask = 16'hF5D5;
defparam \Buff|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y2_N13
cycloneii_lcell_ff \Buff|FrstNonValid[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|process_0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|FrstNonValid[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|FrstNonValid [0]));

// Location: LCCOMB_X31_Y2_N14
cycloneii_lcell_comb \Buff|process_0~0 (
// Equation(s):
// \Buff|process_0~0_combout  = (((!\Buff|MemBuffer[0][24]~regout  & !\Buff|FrstNonValid [0])) # (!\Buff|FrstNonValid [10])) # (!\Buff|HitFlag~regout )

	.dataa(\Buff|HitFlag~regout ),
	.datab(\Buff|FrstNonValid [10]),
	.datac(\Buff|MemBuffer[0][24]~regout ),
	.datad(\Buff|FrstNonValid [0]),
	.cin(gnd),
	.combout(\Buff|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|process_0~0 .lut_mask = 16'h777F;
defparam \Buff|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N24
cycloneii_lcell_comb \Buff|process_0~1 (
// Equation(s):
// \Buff|process_0~1_combout  = ((\Buff|Equal0~4_combout ) # ((\Buff|Equal1~1_combout  & \Buff|Equal1~0_combout ))) # (!\Buff|process_0~0_combout )

	.dataa(\Buff|Equal1~1_combout ),
	.datab(\Buff|Equal1~0_combout ),
	.datac(\Buff|process_0~0_combout ),
	.datad(\Buff|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Buff|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|process_0~1 .lut_mask = 16'hFF8F;
defparam \Buff|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N28
cycloneii_lcell_comb \Buff|BuffStatus~4 (
// Equation(s):
// \Buff|BuffStatus~4_combout  = (\Buff|BuffStatus~2_combout  & (\Abort|Mux1~1_combout  & ((!\CU|CUStatus [0])))) # (!\Buff|BuffStatus~2_combout  & (((!\Buff|process_0~1_combout ))))

	.dataa(\Abort|Mux1~1_combout ),
	.datab(\Buff|BuffStatus~2_combout ),
	.datac(\Buff|process_0~1_combout ),
	.datad(\CU|CUStatus [0]),
	.cin(gnd),
	.combout(\Buff|BuffStatus~4_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|BuffStatus~4 .lut_mask = 16'h038B;
defparam \Buff|BuffStatus~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N24
cycloneii_lcell_comb \Buff|BuffStatus[0]~8 (
// Equation(s):
// \Buff|BuffStatus[0]~8_combout  = (\CU|CUStatus [2] & (!\CU|CUStatus [1])) # (!\CU|CUStatus [2] & (\Abort|Mux1~1_combout  & (\CU|CUStatus [1] $ (\CU|CUStatus [0]))))

	.dataa(\CU|CUStatus [1]),
	.datab(\CU|CUStatus [0]),
	.datac(\CU|CUStatus [2]),
	.datad(\Abort|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Buff|BuffStatus[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|BuffStatus[0]~8 .lut_mask = 16'h5650;
defparam \Buff|BuffStatus[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y1_N29
cycloneii_lcell_ff \Buff|BuffStatus[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|BuffStatus~4_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|BuffStatus[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|BuffStatus [1]));

// Location: LCCOMB_X31_Y1_N22
cycloneii_lcell_comb \CU|Equal3~0 (
// Equation(s):
// \CU|Equal3~0_combout  = (!\Buff|BuffStatus [0] & (!\Buff|BuffStatus [1] & \Buff|BuffStatus [2]))

	.dataa(\Buff|BuffStatus [0]),
	.datab(\Buff|BuffStatus [1]),
	.datac(vcc),
	.datad(\Buff|BuffStatus [2]),
	.cin(gnd),
	.combout(\CU|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal3~0 .lut_mask = 16'h1100;
defparam \CU|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N20
cycloneii_lcell_comb \CU|Selector2~0 (
// Equation(s):
// \CU|Selector2~0_combout  = (!\CU|CurrStateIs.IdleState~regout  & (\Abort|IntAbortStatus~0_combout  & ((!\CU|CurrStateIs.CommitState~regout ) # (!\CU|Equal3~0_combout ))))

	.dataa(\CU|CurrStateIs.IdleState~regout ),
	.datab(\CU|Equal3~0_combout ),
	.datac(\CU|CurrStateIs.CommitState~regout ),
	.datad(\Abort|IntAbortStatus~0_combout ),
	.cin(gnd),
	.combout(\CU|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector2~0 .lut_mask = 16'h1500;
defparam \CU|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N28
cycloneii_lcell_comb \CU|Selector4~4 (
// Equation(s):
// \CU|Selector4~4_combout  = (\Action~combout [0] & (\CU|Selector2~0_combout  & ((\CU|Selector0~0_combout ) # (\CU|Selector4~3_combout ))))

	.dataa(\Action~combout [0]),
	.datab(\CU|Selector2~0_combout ),
	.datac(\CU|Selector0~0_combout ),
	.datad(\CU|Selector4~3_combout ),
	.cin(gnd),
	.combout(\CU|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector4~4 .lut_mask = 16'h8880;
defparam \CU|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N14
cycloneii_lcell_comb \CU|Selector4~6 (
// Equation(s):
// \CU|Selector4~6_combout  = (\Action~combout [1] & ((\CU|Selector4~4_combout ) # ((\CU|NextStateIs.CommitState~regout  & !\CU|Selector4~5_combout )))) # (!\Action~combout [1] & (((\CU|NextStateIs.CommitState~regout  & !\CU|Selector4~5_combout ))))

	.dataa(\Action~combout [1]),
	.datab(\CU|Selector4~4_combout ),
	.datac(\CU|NextStateIs.CommitState~regout ),
	.datad(\CU|Selector4~5_combout ),
	.cin(gnd),
	.combout(\CU|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector4~6 .lut_mask = 16'h88F8;
defparam \CU|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y1_N15
cycloneii_lcell_ff \CU|NextStateIs.CommitState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\CU|Selector4~6_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|NextStateIs.CommitState~regout ));

// Location: LCFF_X31_Y1_N1
cycloneii_lcell_ff \CU|CurrStateIs.CommitState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CU|NextStateIs.CommitState~regout ),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|CurrStateIs.CommitState~regout ));

// Location: LCCOMB_X31_Y4_N4
cycloneii_lcell_comb \CU|WideOr0 (
// Equation(s):
// \CU|WideOr0~combout  = (!\CU|CurrStateIs.WriteState~regout  & (!\CU|CurrStateIs.CommitState~regout  & \CU|CurrStateIs.IdleState~regout ))

	.dataa(\CU|CurrStateIs.WriteState~regout ),
	.datab(\CU|CurrStateIs.CommitState~regout ),
	.datac(vcc),
	.datad(\CU|CurrStateIs.IdleState~regout ),
	.cin(gnd),
	.combout(\CU|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \CU|WideOr0 .lut_mask = 16'h1100;
defparam \CU|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y4_N5
cycloneii_lcell_ff \CU|CUStatus[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\CU|WideOr0~combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|CUStatus [0]));

// Location: LCCOMB_X31_Y4_N14
cycloneii_lcell_comb \Buff|ConfBufTrID[1]~0 (
// Equation(s):
// \Buff|ConfBufTrID[1]~0_combout  = ((\CU|CUStatus [2]) # (!\CU|CUStatus [0])) # (!\CU|CUStatus [1])

	.dataa(\CU|CUStatus [1]),
	.datab(vcc),
	.datac(\CU|CUStatus [0]),
	.datad(\CU|CUStatus [2]),
	.cin(gnd),
	.combout(\Buff|ConfBufTrID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|ConfBufTrID[1]~0 .lut_mask = 16'hFF5F;
defparam \Buff|ConfBufTrID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y5_N17
cycloneii_lcell_ff \Buff|ConfBufMode[0] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\Buff|ConfBufTrID[1]~0_combout ),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Buff|ConfBufMode[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|ConfBufMode [0]));

// Location: LCCOMB_X31_Y4_N30
cycloneii_lcell_comb \Abort|Mux8~0 (
// Equation(s):
// \Abort|Mux8~0_combout  = (\Buff|ConfBufMode [0]) # (\Buff|ConfBufMode [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Buff|ConfBufMode [0]),
	.datad(\Buff|ConfBufMode [1]),
	.cin(gnd),
	.combout(\Abort|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux8~0 .lut_mask = 16'hFFF0;
defparam \Abort|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N4
cycloneii_lcell_comb \Abort|Mux12~0 (
// Equation(s):
// \Abort|Mux12~0_combout  = (\Buff|ConfBufTrID [1] & (\Reset~combout )) # (!\Buff|ConfBufTrID [1] & ((\Buff|ConfBufTrID [0] & ((\Abort|Mux8~0_combout ))) # (!\Buff|ConfBufTrID [0] & (\Reset~combout ))))

	.dataa(\Buff|ConfBufTrID [1]),
	.datab(\Reset~combout ),
	.datac(\Abort|Mux8~0_combout ),
	.datad(\Buff|ConfBufTrID [0]),
	.cin(gnd),
	.combout(\Abort|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux12~0 .lut_mask = 16'hD8CC;
defparam \Abort|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \Abort|Mux12~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Abort|Mux12~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Abort|Mux12~0clkctrl_outclk ));
// synopsys translate_off
defparam \Abort|Mux12~0clkctrl .clock_type = "global clock";
defparam \Abort|Mux12~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N2
cycloneii_lcell_comb \Abort|Mux13~0 (
// Equation(s):
// \Abort|Mux13~0_combout  = (\Buff|ConfBufTrID [0] & (!\Buff|ConfBufTrID [1] & !\Buff|ConfBufMode [1]))

	.dataa(vcc),
	.datab(\Buff|ConfBufTrID [0]),
	.datac(\Buff|ConfBufTrID [1]),
	.datad(\Buff|ConfBufMode [1]),
	.cin(gnd),
	.combout(\Abort|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux13~0 .lut_mask = 16'h000C;
defparam \Abort|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N4
cycloneii_lcell_comb \Abort|ConflictFlag[1][1] (
// Equation(s):
// \Abort|ConflictFlag[1][1]~combout  = (GLOBAL(\Abort|Mux12~0clkctrl_outclk ) & ((\Abort|Mux13~0_combout ))) # (!GLOBAL(\Abort|Mux12~0clkctrl_outclk ) & (\Abort|ConflictFlag[1][1]~combout ))

	.dataa(vcc),
	.datab(\Abort|ConflictFlag[1][1]~combout ),
	.datac(\Abort|Mux12~0clkctrl_outclk ),
	.datad(\Abort|Mux13~0_combout ),
	.cin(gnd),
	.combout(\Abort|ConflictFlag[1][1]~combout ),
	.cout());
// synopsys translate_off
defparam \Abort|ConflictFlag[1][1] .lut_mask = 16'hFC0C;
defparam \Abort|ConflictFlag[1][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N10
cycloneii_lcell_comb \Abort|Mux24~0 (
// Equation(s):
// \Abort|Mux24~0_combout  = (\Buff|ConfBufTrID [1] & ((\Buff|ConfBufTrID [0] & ((\Abort|Mux8~0_combout ))) # (!\Buff|ConfBufTrID [0] & (\Reset~combout )))) # (!\Buff|ConfBufTrID [1] & (\Reset~combout ))

	.dataa(\Buff|ConfBufTrID [1]),
	.datab(\Reset~combout ),
	.datac(\Abort|Mux8~0_combout ),
	.datad(\Buff|ConfBufTrID [0]),
	.cin(gnd),
	.combout(\Abort|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux24~0 .lut_mask = 16'hE4CC;
defparam \Abort|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \Abort|Mux24~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Abort|Mux24~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Abort|Mux24~0clkctrl_outclk ));
// synopsys translate_off
defparam \Abort|Mux24~0clkctrl .clock_type = "global clock";
defparam \Abort|Mux24~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N0
cycloneii_lcell_comb \Abort|Mux2~0 (
// Equation(s):
// \Abort|Mux2~0_combout  = (!\Buff|ConfBufMode [1] & (\Buff|ConfBufTrID [1] & \Buff|ConfBufTrID [0]))

	.dataa(vcc),
	.datab(\Buff|ConfBufMode [1]),
	.datac(\Buff|ConfBufTrID [1]),
	.datad(\Buff|ConfBufTrID [0]),
	.cin(gnd),
	.combout(\Abort|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|Mux2~0 .lut_mask = 16'h3000;
defparam \Abort|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N28
cycloneii_lcell_comb \Abort|ConflictFlag[3][1] (
// Equation(s):
// \Abort|ConflictFlag[3][1]~combout  = (GLOBAL(\Abort|Mux24~0clkctrl_outclk ) & ((\Abort|Mux2~0_combout ))) # (!GLOBAL(\Abort|Mux24~0clkctrl_outclk ) & (\Abort|ConflictFlag[3][1]~combout ))

	.dataa(vcc),
	.datab(\Abort|ConflictFlag[3][1]~combout ),
	.datac(\Abort|Mux24~0clkctrl_outclk ),
	.datad(\Abort|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Abort|ConflictFlag[3][1]~combout ),
	.cout());
// synopsys translate_off
defparam \Abort|ConflictFlag[3][1] .lut_mask = 16'hFC0C;
defparam \Abort|ConflictFlag[3][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N18
cycloneii_lcell_comb \Abort|IntAbortStatus~0 (
// Equation(s):
// \Abort|IntAbortStatus~0_combout  = (!\Abort|ConflictFlag[2][1]~combout  & (!\Abort|ConflictFlag[1][1]~combout  & (!\Abort|ConflictFlag[3][1]~combout  & !\Abort|ConflictFlag[0][1]~combout )))

	.dataa(\Abort|ConflictFlag[2][1]~combout ),
	.datab(\Abort|ConflictFlag[1][1]~combout ),
	.datac(\Abort|ConflictFlag[3][1]~combout ),
	.datad(\Abort|ConflictFlag[0][1]~combout ),
	.cin(gnd),
	.combout(\Abort|IntAbortStatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \Abort|IntAbortStatus~0 .lut_mask = 16'h0001;
defparam \Abort|IntAbortStatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N24
cycloneii_lcell_comb \CU|Selector3~0 (
// Equation(s):
// \CU|Selector3~0_combout  = (!\CU|Selector0~5_combout  & (!\Abort|IntAbortStatus~0_combout  & !\CU|CurrStateIs.IdleState~regout ))

	.dataa(\CU|Selector0~5_combout ),
	.datab(\Abort|IntAbortStatus~0_combout ),
	.datac(vcc),
	.datad(\CU|CurrStateIs.IdleState~regout ),
	.cin(gnd),
	.combout(\CU|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector3~0 .lut_mask = 16'h0011;
defparam \CU|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y1_N25
cycloneii_lcell_ff \CU|NextStateIs.AbortState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\CU|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|Selector0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|NextStateIs.AbortState~regout ));

// Location: LCFF_X31_Y1_N31
cycloneii_lcell_ff \CU|CurrStateIs.AbortState (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CU|NextStateIs.AbortState~regout ),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|CurrStateIs.AbortState~regout ));

// Location: LCCOMB_X31_Y4_N12
cycloneii_lcell_comb \CU|CUStatus~5 (
// Equation(s):
// \CU|CUStatus~5_combout  = (\CU|CurrStateIs.WriteState~regout ) # (\CU|CurrStateIs.AbortState~regout )

	.dataa(\CU|CurrStateIs.WriteState~regout ),
	.datab(vcc),
	.datac(\CU|CurrStateIs.AbortState~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|CUStatus~5_combout ),
	.cout());
// synopsys translate_off
defparam \CU|CUStatus~5 .lut_mask = 16'hFAFA;
defparam \CU|CUStatus~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y4_N13
cycloneii_lcell_ff \CU|CUStatus[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\CU|CUStatus~5_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|CUStatus [1]));

// Location: LCCOMB_X30_Y1_N22
cycloneii_lcell_comb \Buff|BuffStatus~2 (
// Equation(s):
// \Buff|BuffStatus~2_combout  = (\CU|CUStatus [2] & !\CU|CUStatus [1])

	.dataa(\CU|CUStatus [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|CUStatus [1]),
	.cin(gnd),
	.combout(\Buff|BuffStatus~2_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|BuffStatus~2 .lut_mask = 16'h00AA;
defparam \Buff|BuffStatus~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N20
cycloneii_lcell_comb \Buff|BuffStatus~3 (
// Equation(s):
// \Buff|BuffStatus~3_combout  = (\Buff|BuffStatus~2_combout  & (((\CU|CUStatus [0]) # (\Abort|Mux1~1_combout )))) # (!\Buff|BuffStatus~2_combout  & (\Buff|process_0~1_combout ))

	.dataa(\Buff|process_0~1_combout ),
	.datab(\Buff|BuffStatus~2_combout ),
	.datac(\CU|CUStatus [0]),
	.datad(\Abort|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Buff|BuffStatus~3_combout ),
	.cout());
// synopsys translate_off
defparam \Buff|BuffStatus~3 .lut_mask = 16'hEEE2;
defparam \Buff|BuffStatus~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y1_N21
cycloneii_lcell_ff \Buff|BuffStatus[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Buff|BuffStatus~3_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Buff|BuffStatus[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Buff|BuffStatus [0]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data[0]));
// synopsys translate_off
defparam \Data[0]~I .input_async_reset = "none";
defparam \Data[0]~I .input_power_up = "low";
defparam \Data[0]~I .input_register_mode = "none";
defparam \Data[0]~I .input_sync_reset = "none";
defparam \Data[0]~I .oe_async_reset = "none";
defparam \Data[0]~I .oe_power_up = "low";
defparam \Data[0]~I .oe_register_mode = "none";
defparam \Data[0]~I .oe_sync_reset = "none";
defparam \Data[0]~I .operation_mode = "input";
defparam \Data[0]~I .output_async_reset = "none";
defparam \Data[0]~I .output_power_up = "low";
defparam \Data[0]~I .output_register_mode = "none";
defparam \Data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data[1]));
// synopsys translate_off
defparam \Data[1]~I .input_async_reset = "none";
defparam \Data[1]~I .input_power_up = "low";
defparam \Data[1]~I .input_register_mode = "none";
defparam \Data[1]~I .input_sync_reset = "none";
defparam \Data[1]~I .oe_async_reset = "none";
defparam \Data[1]~I .oe_power_up = "low";
defparam \Data[1]~I .oe_register_mode = "none";
defparam \Data[1]~I .oe_sync_reset = "none";
defparam \Data[1]~I .operation_mode = "input";
defparam \Data[1]~I .output_async_reset = "none";
defparam \Data[1]~I .output_power_up = "low";
defparam \Data[1]~I .output_register_mode = "none";
defparam \Data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data[2]));
// synopsys translate_off
defparam \Data[2]~I .input_async_reset = "none";
defparam \Data[2]~I .input_power_up = "low";
defparam \Data[2]~I .input_register_mode = "none";
defparam \Data[2]~I .input_sync_reset = "none";
defparam \Data[2]~I .oe_async_reset = "none";
defparam \Data[2]~I .oe_power_up = "low";
defparam \Data[2]~I .oe_register_mode = "none";
defparam \Data[2]~I .oe_sync_reset = "none";
defparam \Data[2]~I .operation_mode = "input";
defparam \Data[2]~I .output_async_reset = "none";
defparam \Data[2]~I .output_power_up = "low";
defparam \Data[2]~I .output_register_mode = "none";
defparam \Data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data[3]));
// synopsys translate_off
defparam \Data[3]~I .input_async_reset = "none";
defparam \Data[3]~I .input_power_up = "low";
defparam \Data[3]~I .input_register_mode = "none";
defparam \Data[3]~I .input_sync_reset = "none";
defparam \Data[3]~I .oe_async_reset = "none";
defparam \Data[3]~I .oe_power_up = "low";
defparam \Data[3]~I .oe_register_mode = "none";
defparam \Data[3]~I .oe_sync_reset = "none";
defparam \Data[3]~I .operation_mode = "input";
defparam \Data[3]~I .output_async_reset = "none";
defparam \Data[3]~I .output_power_up = "low";
defparam \Data[3]~I .output_register_mode = "none";
defparam \Data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data[4]));
// synopsys translate_off
defparam \Data[4]~I .input_async_reset = "none";
defparam \Data[4]~I .input_power_up = "low";
defparam \Data[4]~I .input_register_mode = "none";
defparam \Data[4]~I .input_sync_reset = "none";
defparam \Data[4]~I .oe_async_reset = "none";
defparam \Data[4]~I .oe_power_up = "low";
defparam \Data[4]~I .oe_register_mode = "none";
defparam \Data[4]~I .oe_sync_reset = "none";
defparam \Data[4]~I .operation_mode = "input";
defparam \Data[4]~I .output_async_reset = "none";
defparam \Data[4]~I .output_power_up = "low";
defparam \Data[4]~I .output_register_mode = "none";
defparam \Data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data[5]));
// synopsys translate_off
defparam \Data[5]~I .input_async_reset = "none";
defparam \Data[5]~I .input_power_up = "low";
defparam \Data[5]~I .input_register_mode = "none";
defparam \Data[5]~I .input_sync_reset = "none";
defparam \Data[5]~I .oe_async_reset = "none";
defparam \Data[5]~I .oe_power_up = "low";
defparam \Data[5]~I .oe_register_mode = "none";
defparam \Data[5]~I .oe_sync_reset = "none";
defparam \Data[5]~I .operation_mode = "input";
defparam \Data[5]~I .output_async_reset = "none";
defparam \Data[5]~I .output_power_up = "low";
defparam \Data[5]~I .output_register_mode = "none";
defparam \Data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data[6]));
// synopsys translate_off
defparam \Data[6]~I .input_async_reset = "none";
defparam \Data[6]~I .input_power_up = "low";
defparam \Data[6]~I .input_register_mode = "none";
defparam \Data[6]~I .input_sync_reset = "none";
defparam \Data[6]~I .oe_async_reset = "none";
defparam \Data[6]~I .oe_power_up = "low";
defparam \Data[6]~I .oe_register_mode = "none";
defparam \Data[6]~I .oe_sync_reset = "none";
defparam \Data[6]~I .operation_mode = "input";
defparam \Data[6]~I .output_async_reset = "none";
defparam \Data[6]~I .output_power_up = "low";
defparam \Data[6]~I .output_register_mode = "none";
defparam \Data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data[7]));
// synopsys translate_off
defparam \Data[7]~I .input_async_reset = "none";
defparam \Data[7]~I .input_power_up = "low";
defparam \Data[7]~I .input_register_mode = "none";
defparam \Data[7]~I .input_sync_reset = "none";
defparam \Data[7]~I .oe_async_reset = "none";
defparam \Data[7]~I .oe_power_up = "low";
defparam \Data[7]~I .oe_register_mode = "none";
defparam \Data[7]~I .oe_sync_reset = "none";
defparam \Data[7]~I .operation_mode = "input";
defparam \Data[7]~I .output_async_reset = "none";
defparam \Data[7]~I .output_power_up = "low";
defparam \Data[7]~I .output_register_mode = "none";
defparam \Data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TransactionStatus[0]~I (
	.datain(\Buff|BuffStatus [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TransactionStatus[0]));
// synopsys translate_off
defparam \TransactionStatus[0]~I .input_async_reset = "none";
defparam \TransactionStatus[0]~I .input_power_up = "low";
defparam \TransactionStatus[0]~I .input_register_mode = "none";
defparam \TransactionStatus[0]~I .input_sync_reset = "none";
defparam \TransactionStatus[0]~I .oe_async_reset = "none";
defparam \TransactionStatus[0]~I .oe_power_up = "low";
defparam \TransactionStatus[0]~I .oe_register_mode = "none";
defparam \TransactionStatus[0]~I .oe_sync_reset = "none";
defparam \TransactionStatus[0]~I .operation_mode = "output";
defparam \TransactionStatus[0]~I .output_async_reset = "none";
defparam \TransactionStatus[0]~I .output_power_up = "low";
defparam \TransactionStatus[0]~I .output_register_mode = "none";
defparam \TransactionStatus[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TransactionStatus[1]~I (
	.datain(\Buff|BuffStatus [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TransactionStatus[1]));
// synopsys translate_off
defparam \TransactionStatus[1]~I .input_async_reset = "none";
defparam \TransactionStatus[1]~I .input_power_up = "low";
defparam \TransactionStatus[1]~I .input_register_mode = "none";
defparam \TransactionStatus[1]~I .input_sync_reset = "none";
defparam \TransactionStatus[1]~I .oe_async_reset = "none";
defparam \TransactionStatus[1]~I .oe_power_up = "low";
defparam \TransactionStatus[1]~I .oe_register_mode = "none";
defparam \TransactionStatus[1]~I .oe_sync_reset = "none";
defparam \TransactionStatus[1]~I .operation_mode = "output";
defparam \TransactionStatus[1]~I .output_async_reset = "none";
defparam \TransactionStatus[1]~I .output_power_up = "low";
defparam \TransactionStatus[1]~I .output_register_mode = "none";
defparam \TransactionStatus[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TransactionStatus[2]~I (
	.datain(\Buff|BuffStatus [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TransactionStatus[2]));
// synopsys translate_off
defparam \TransactionStatus[2]~I .input_async_reset = "none";
defparam \TransactionStatus[2]~I .input_power_up = "low";
defparam \TransactionStatus[2]~I .input_register_mode = "none";
defparam \TransactionStatus[2]~I .input_sync_reset = "none";
defparam \TransactionStatus[2]~I .oe_async_reset = "none";
defparam \TransactionStatus[2]~I .oe_power_up = "low";
defparam \TransactionStatus[2]~I .oe_register_mode = "none";
defparam \TransactionStatus[2]~I .oe_sync_reset = "none";
defparam \TransactionStatus[2]~I .operation_mode = "output";
defparam \TransactionStatus[2]~I .output_async_reset = "none";
defparam \TransactionStatus[2]~I .output_power_up = "low";
defparam \TransactionStatus[2]~I .output_register_mode = "none";
defparam \TransactionStatus[2]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
