<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1036" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1036{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1036{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1036{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1036{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t5_1036{left:121px;bottom:1063px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t6_1036{left:121px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t7_1036{left:95px;bottom:1022px;}
#t8_1036{left:121px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1036{left:121px;bottom:1005px;letter-spacing:-0.2px;word-spacing:-0.32px;}
#ta_1036{left:121px;bottom:981px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tb_1036{left:121px;bottom:964px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#tc_1036{left:121px;bottom:947px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#td_1036{left:385px;bottom:954px;}
#te_1036{left:121px;bottom:923px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tf_1036{left:121px;bottom:906px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tg_1036{left:121px;bottom:889px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_1036{left:69px;bottom:133px;letter-spacing:-0.13px;}
#ti_1036{left:91px;bottom:133px;letter-spacing:-0.12px;}
#tj_1036{left:91px;bottom:116px;letter-spacing:-0.13px;}
#tk_1036{left:315px;bottom:855px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tl_1036{left:401px;bottom:855px;letter-spacing:0.12px;word-spacing:0.02px;}
#tm_1036{left:81px;bottom:823px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tn_1036{left:189px;bottom:823px;letter-spacing:-0.15px;}
#to_1036{left:81px;bottom:794px;letter-spacing:-0.09px;}
#tp_1036{left:189px;bottom:794px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_1036{left:81px;bottom:765px;}
#tr_1036{left:189px;bottom:765px;letter-spacing:-0.12px;}
#ts_1036{left:81px;bottom:736px;}
#tt_1036{left:189px;bottom:736px;letter-spacing:-0.11px;}
#tu_1036{left:318px;bottom:735px;}
#tv_1036{left:331px;bottom:736px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_1036{left:413px;bottom:735px;}
#tx_1036{left:426px;bottom:736px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ty_1036{left:81px;bottom:707px;letter-spacing:-0.11px;}
#tz_1036{left:189px;bottom:707px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_1036{left:81px;bottom:678px;letter-spacing:-0.11px;}
#t11_1036{left:189px;bottom:678px;letter-spacing:-0.12px;}
#t12_1036{left:202px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t13_1036{left:202px;bottom:640px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t14_1036{left:202px;bottom:623px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t15_1036{left:202px;bottom:606px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t16_1036{left:202px;bottom:590px;letter-spacing:-0.1px;word-spacing:-0.07px;}
#t17_1036{left:202px;bottom:573px;letter-spacing:-0.1px;word-spacing:-0.07px;}
#t18_1036{left:202px;bottom:556px;letter-spacing:-0.09px;word-spacing:-0.07px;}
#t19_1036{left:202px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1a_1036{left:202px;bottom:522px;letter-spacing:-0.12px;}
#t1b_1036{left:81px;bottom:493px;letter-spacing:-0.14px;}
#t1c_1036{left:189px;bottom:493px;letter-spacing:-0.11px;}
#t1d_1036{left:290px;bottom:394px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1e_1036{left:376px;bottom:394px;letter-spacing:0.11px;}
#t1f_1036{left:80px;bottom:362px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1g_1036{left:192px;bottom:362px;letter-spacing:-0.12px;}
#t1h_1036{left:80px;bottom:333px;letter-spacing:-0.12px;}
#t1i_1036{left:192px;bottom:333px;letter-spacing:-0.11px;}
#t1j_1036{left:205px;bottom:312px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_1036{left:205px;bottom:295px;}
#t1l_1036{left:217px;bottom:295px;letter-spacing:-0.12px;}
#t1m_1036{left:205px;bottom:278px;}
#t1n_1036{left:217px;bottom:278px;letter-spacing:-0.12px;}
#t1o_1036{left:192px;bottom:240px;letter-spacing:-0.12px;}
#t1p_1036{left:80px;bottom:211px;}
#t1q_1036{left:192px;bottom:211px;letter-spacing:-0.11px;}
#t1r_1036{left:409px;bottom:209px;}
#t1s_1036{left:422px;bottom:211px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_1036{left:466px;bottom:209px;}
#t1u_1036{left:479px;bottom:211px;letter-spacing:-0.11px;}
#t1v_1036{left:80px;bottom:182px;}
#t1w_1036{left:192px;bottom:182px;letter-spacing:-0.1px;}

.s1_1036{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1036{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1036{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1036{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_1036{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_1036{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1036{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_1036{font-size:17px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1036" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1036Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1036" style="-webkit-user-select: none;"><object width="935" height="1210" data="1036/1036.svg" type="image/svg+xml" id="pdf1036" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1036" class="t s1_1036">28-8 </span><span id="t2_1036" class="t s1_1036">Vol. 3C </span>
<span id="t3_1036" class="t s2_1036">VM EXITS </span>
<span id="t4_1036" class="t s3_1036">See Section 30.4.4 for further discussion of these instructions and APIC-access VM exits. </span>
<span id="t5_1036" class="t s3_1036">For APIC-access VM exits resulting from physical accesses to the APIC-access page (see Section 30.4.6), </span>
<span id="t6_1036" class="t s3_1036">the exit qualification is undefined. </span>
<span id="t7_1036" class="t s3_1036">— </span><span id="t8_1036" class="t s3_1036">For an EPT violation, the exit qualification contains information about the access causing the EPT violation </span>
<span id="t9_1036" class="t s3_1036">and has the format given in Table 28-7. </span>
<span id="ta_1036" class="t s3_1036">As noted in that table, the format and meaning of the exit qualification depends on the setting of the </span>
<span id="tb_1036" class="t s3_1036">“mode-based execute control for EPT” VM-execution control and whether the processor supports advanced </span>
<span id="tc_1036" class="t s3_1036">VM-exit information for EPT violations. </span>
<span id="td_1036" class="t s4_1036">1 </span>
<span id="te_1036" class="t s3_1036">An EPT violation that occurs during as a result of execution of a read-modify-write operation sets bit 1 (data </span>
<span id="tf_1036" class="t s3_1036">write). Whether it also sets bit 0 (data read) is implementation-specific and, for a given implementation, </span>
<span id="tg_1036" class="t s3_1036">may differ for different kinds of read-modify-write operations. </span>
<span id="th_1036" class="t s5_1036">1. </span><span id="ti_1036" class="t s5_1036">Software can determine whether advanced VM-exit information for EPT violations is supported by consulting the VMX capability </span>
<span id="tj_1036" class="t s5_1036">MSR IA32_VMX_EPT_VPID_CAP (see Appendix A.10). </span>
<span id="tk_1036" class="t s6_1036">Table 28-4. </span><span id="tl_1036" class="t s6_1036">Exit Qualification for MOV DR </span>
<span id="tm_1036" class="t s7_1036">Bit Position(s) </span><span id="tn_1036" class="t s7_1036">Contents </span>
<span id="to_1036" class="t s5_1036">2:0 </span><span id="tp_1036" class="t s5_1036">Number of debug register </span>
<span id="tq_1036" class="t s5_1036">3 </span><span id="tr_1036" class="t s5_1036">Not currently defined </span>
<span id="ts_1036" class="t s5_1036">4 </span><span id="tt_1036" class="t s5_1036">Direction of access (0 </span><span id="tu_1036" class="t s8_1036">= </span><span id="tv_1036" class="t s5_1036">MOV to DR; 1 </span><span id="tw_1036" class="t s8_1036">= </span><span id="tx_1036" class="t s5_1036">MOV from DR) </span>
<span id="ty_1036" class="t s5_1036">7:5 </span><span id="tz_1036" class="t s5_1036">Not currently defined </span>
<span id="t10_1036" class="t s5_1036">11:8 </span><span id="t11_1036" class="t s5_1036">General-purpose register: </span>
<span id="t12_1036" class="t s5_1036">0 = RAX </span>
<span id="t13_1036" class="t s5_1036">1 = RCX </span>
<span id="t14_1036" class="t s5_1036">2 = RDX </span>
<span id="t15_1036" class="t s5_1036">3 = RBX </span>
<span id="t16_1036" class="t s5_1036">4 = RSP </span>
<span id="t17_1036" class="t s5_1036">5 = RBP </span>
<span id="t18_1036" class="t s5_1036">6 = RSI </span>
<span id="t19_1036" class="t s5_1036">7 = RDI </span>
<span id="t1a_1036" class="t s5_1036">8 –15 = R8 – R15, respectively </span>
<span id="t1b_1036" class="t s5_1036">63:12 </span><span id="t1c_1036" class="t s5_1036">Not currently defined. Bits 63:32 exist only on processors that support Intel 64 architecture. </span>
<span id="t1d_1036" class="t s6_1036">Table 28-5. </span><span id="t1e_1036" class="t s6_1036">Exit Qualification for I/O Instructions </span>
<span id="t1f_1036" class="t s7_1036">Bit Position(s) </span><span id="t1g_1036" class="t s7_1036">Contents </span>
<span id="t1h_1036" class="t s5_1036">2:0 </span><span id="t1i_1036" class="t s5_1036">Size of access: </span>
<span id="t1j_1036" class="t s5_1036">0 = 1-byte </span>
<span id="t1k_1036" class="t s5_1036">1 </span><span id="t1l_1036" class="t s5_1036">= 2-byte </span>
<span id="t1m_1036" class="t s5_1036">3 </span><span id="t1n_1036" class="t s5_1036">= 4-byte </span>
<span id="t1o_1036" class="t s5_1036">Other values not used </span>
<span id="t1p_1036" class="t s5_1036">3 </span><span id="t1q_1036" class="t s5_1036">Direction of the attempted access (0 </span><span id="t1r_1036" class="t s8_1036">= </span><span id="t1s_1036" class="t s5_1036">OUT, 1 </span><span id="t1t_1036" class="t s8_1036">= </span><span id="t1u_1036" class="t s5_1036">IN) </span>
<span id="t1v_1036" class="t s5_1036">4 </span><span id="t1w_1036" class="t s5_1036">String instruction (0 = not string; 1 = string) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
