{\rtf1\ansi\ansicpg1252\uc1 \deff0\deflang1033\deflangfe1033
{\fonttbl {\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}
{\f3\froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}
}
{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}
{\stylesheet
{\widctlpar\adjustright \fs20\cgrid \snext0 Normal;}
{\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid \sbasedon0 \snext0 heading 1;}
{\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid \sbasedon0 \snext0 heading 2;}
{\s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid \sbasedon0 \snext0 heading 3;}
{\s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext0 heading 4;}{\*\cs10 \additive Default Paragraph Font;}
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext0 heading 5;}{\*\cs10 \additive Default Paragraph Font;}
{\s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid \sbasedon0 \snext15 Title;}
{\s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid \sbasedon0 \snext16 Subtitle;}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid \sbasedon0 \snext17 BodyText;}
{\s18\widctlpar\fs22\cgrid \sbasedon0 \snext18 DenseText;}
{\s28\widctlpar\tqc\tx4320\tqr\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext28 header;}
{\s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid \sbasedon0 \snext29 footer;}
{\s30\li360\sa60\sb120\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext30 GroupHeader;}
{\s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext41 Code Example 0;}
{\s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext42 Code Example 1;}
{\s42\li720\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext43 Code Example 2;}
{\s43\li1080\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext44 Code Example 3;}
{\s44\li1440\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext45 Code Example 4;}
{\s45\li1800\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext46 Code Example 5;}
{\s46\li2160\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext47 Code Example 6;}
{\s47\li2520\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext48 Code Example 7;}
{\s48\li2880\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext49 Code Example 8;}
{\s49\li3240\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext49 Code Example 9;}
{\s50\li0\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext51 List Continue 0;}
{\s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext52 List Continue 1;}
{\s52\li720\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext53 List Continue 2;}
{\s53\li1080\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext54 List Continue 3;}
{\s54\li1440\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext55 List Continue 4;}
{\s55\li1800\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext56 List Continue 5;}
{\s56\li2160\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext57 List Continue 6;}
{\s57\li2520\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext58 List Continue 7;}
{\s58\li2880\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext59 List Continue 8;}
{\s59\li3240\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext59 List Continue 9;}
{\s60\li0\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext61 DescContinue 0;}
{\s61\li360\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext62 DescContinue 1;}
{\s62\li720\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext63 DescContinue 2;}
{\s63\li1080\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext64 DescContinue 3;}
{\s64\li1440\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext65 DescContinue 4;}
{\s65\li1800\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext66 DescContinue 5;}
{\s66\li2160\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext67 DescContinue 6;}
{\s67\li2520\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext68 DescContinue 7;}
{\s68\li2880\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext69 DescContinue 8;}
{\s69\li3240\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext69 DescContinue 9;}
{\s70\li0\sa30\sb30\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext81 LatexTOC 0;}
{\s71\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext82 LatexTOC 1;}
{\s72\li720\sa24\sb24\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext83 LatexTOC 2;}
{\s73\li1080\sa21\sb21\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext84 LatexTOC 3;}
{\s74\li1440\sa18\sb18\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext85 LatexTOC 4;}
{\s75\li1800\sa15\sb15\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext86 LatexTOC 5;}
{\s76\li2160\sa12\sb12\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext87 LatexTOC 6;}
{\s77\li2520\sa9\sb9\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext88 LatexTOC 7;}
{\s78\li2880\sa6\sb6\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext89 LatexTOC 8;}
{\s79\li3240\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext89 LatexTOC 9;}
{\s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext81 \sautoupd List Bullet 0;}
{\s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid \sbasedon0 \snext82 \sautoupd List Bullet 1;}
{\s82\fi-360\li1080\widctlpar\jclisttab\tx1080{\*\pn \pnlvlbody\ilvl0\ls3\pnrnot0\pndec }\ls3\adjustright \fs20\cgrid \sbasedon0 \snext83 \sautoupd List Bullet 2;}
{\s83\fi-360\li1440\widctlpar\jclisttab\tx1440{\*\pn \pnlvlbody\ilvl0\ls4\pnrnot0\pndec }\ls4\adjustright \fs20\cgrid \sbasedon0 \snext84 \sautoupd List Bullet 3;}
{\s84\fi-360\li1800\widctlpar\jclisttab\tx1800{\*\pn \pnlvlbody\ilvl0\ls5\pnrnot0\pndec }\ls5\adjustright \fs20\cgrid \sbasedon0 \snext85 \sautoupd List Bullet 4;}
{\s85\fi-360\li2160\widctlpar\jclisttab\tx2160{\*\pn \pnlvlbody\ilvl0\ls6\pnrnot0\pndec }\ls6\adjustright \fs20\cgrid \sbasedon0 \snext86 \sautoupd List Bullet 5;}
{\s86\fi-360\li2520\widctlpar\jclisttab\tx2520{\*\pn \pnlvlbody\ilvl0\ls7\pnrnot0\pndec }\ls7\adjustright \fs20\cgrid \sbasedon0 \snext87 \sautoupd List Bullet 6;}
{\s87\fi-360\li2880\widctlpar\jclisttab\tx2880{\*\pn \pnlvlbody\ilvl0\ls8\pnrnot0\pndec }\ls8\adjustright \fs20\cgrid \sbasedon0 \snext88 \sautoupd List Bullet 7;}
{\s88\fi-360\li3240\widctlpar\jclisttab\tx3240{\*\pn \pnlvlbody\ilvl0\ls9\pnrnot0\pndec }\ls9\adjustright \fs20\cgrid \sbasedon0 \snext89 \sautoupd List Bullet 8;}
{\s89\fi-360\li3600\widctlpar\jclisttab\tx3600{\*\pn \pnlvlbody\ilvl0\ls10\pnrnot0\pndec }\ls10\adjustright \fs20\cgrid \sbasedon0 \snext89 \sautoupd List Bullet 9;}
{\s90\fi-360\li360\widctlpar\fs20\cgrid \sbasedon0 \snext91 \sautoupd List Enum 0;}
{\s91\fi-360\li720\widctlpar\fs20\cgrid \sbasedon0 \snext92 \sautoupd List Enum 1;}
{\s92\fi-360\li1080\widctlpar\fs20\cgrid \sbasedon0 \snext93 \sautoupd List Enum 2;}
{\s93\fi-360\li1440\widctlpar\fs20\cgrid \sbasedon0 \snext94 \sautoupd List Enum 3;}
{\s94\fi-360\li1800\widctlpar\fs20\cgrid \sbasedon0 \snext95 \sautoupd List Enum 4;}
{\s95\fi-360\li2160\widctlpar\fs20\cgrid \sbasedon0 \snext96 \sautoupd List Enum 5;}
{\s96\fi-360\li2520\widctlpar\fs20\cgrid \sbasedon0 \snext96 \sautoupd List Enum 5;}
{\s97\fi-360\li2880\widctlpar\fs20\cgrid \sbasedon0 \snext98 \sautoupd List Enum 7;}
{\s98\fi-360\li3240\widctlpar\fs20\cgrid \sbasedon0 \snext99 \sautoupd List Enum 8;}
{\s99\fi-360\li3600\widctlpar\fs20\cgrid \sbasedon0 \snext99 \sautoupd List Enum 9;}
}
{\comment begin body}
{\info 
{\title {\comment MAX11300 Library for Arduino  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
version: 0.1.0 \par
}}MAX11300 Library for Arduino}
{\comment Generated byDoxgyen. }
{\creatim \yr2016\mo8\dy29\hr15\min1\sec52}
}\pard\plain 
\sectd\pgnlcrm
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\vertalc\qc\par\par\par\par\par\par\par
\pard\plain \s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid 
{\field\fldedit {\*\fldinst TITLE \\*MERGEFORMAT}{\fldrslt TITLE}}\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\par
\par\par\par\par\par\par\par\par\par\par\par\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
{\field\fldedit {\*\fldinst AUTHOR \\*MERGEFORMAT}{\fldrslt AUTHOR}}\par
Version version: 0.1.0\par{\field\fldedit {\*\fldinst CREATEDATE \\*MERGEFORMAT}{\fldrslt CREATEDATE}}\par
\page\page\vertalt
\pard\plain 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid Table of Contents\par
\pard\plain \par
{\field\fldedit {\*\fldinst TOC \\f \\*MERGEFORMAT}{\fldrslt Table of contents}}\par
\pard\plain 
\sect \sbkpage \pgndec \pgnrestart
\sect \sectd \sbknone
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Class Index\par \pard\plain 
{\tc \v Class Index}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Class List\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Here are the classes, structs, unions and interfaces with brief descriptions:}
{
\par
\pard\plain \s71\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
{\b {\b MAX11300} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} - PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAVG \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
\par}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
File Index\par \pard\plain 
{\tc \v File Index}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
File List\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Here is a list of all files with brief descriptions:}
{
\par
\pard\plain \s71\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
{\b C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/{\b MAX11300.cpp} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAA \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/{\b MAX11300.h} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAB \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/{\b MAX11300Hex.h} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAC \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
\par}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Class Documentation{\tc \v Class Documentation}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
MAX11300 Class Reference\par \pard\plain 
{\tc\tcl2 \v MAX11300}
{\xe \v MAX11300}
{\bkmkstart AAAAAAAAVG}
{\bkmkend AAAAAAAAVG}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} - PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO. }}\par
{
{\f2 #include <MAX11300.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Public Types\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b MAX11300_Ports} \{ {\b PIXI_PORT0}, 
{\b PIXI_PORT1}, 
{\b PIXI_PORT2}, 
{\b PIXI_PORT3}, 
{\b PIXI_PORT4}, 
{\b PIXI_PORT5}, 
{\b PIXI_PORT6}, 
{\b PIXI_PORT7}, 
{\b PIXI_PORT8}, 
{\b PIXI_PORT9}, 
{\b PIXI_PORT10}, 
{\b PIXI_PORT11}, 
{\b PIXI_PORT12}, 
{\b PIXI_PORT13}, 
{\b PIXI_PORT14}, 
{\b PIXI_PORT15}, 
{\b PIXI_PORT16}, 
{\b PIXI_PORT17}, 
{\b PIXI_PORT18}, 
{\b PIXI_PORT19}
 \}\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} Ports. }}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b MAX11300_Port_Modes} \{ {\b MODE_0}, 
{\b MODE_1}, 
{\b MODE_2}, 
{\b MODE_3}, 
{\b MODE_4}, 
{\b MODE_5}, 
{\b MODE_6}, 
{\b MODE_7}, 
{\b MODE_8}, 
{\b MODE_9}, 
{\b MODE_10}, 
{\b MODE_11}, 
{\b MODE_12}
 \}\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} Port Modes. }}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b CmdResult} \{ {\b OpFailure}, 
{\b Success}
 \}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Public Member Functions\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b MAX11300} ()\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} default constructor. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b begin} (uint8_t mosi=11, uint8_t miso=12, uint8_t sclk=13, uint8_t cs=10, uint8_t cnvt=9)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} begin mbr fx. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b write_register} ({\b MAX11300RegAddress_t} reg, uint16_t data)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Writes given register with data. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b read_register} ({\b MAX11300RegAddress_t} reg)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reads given register. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b block_write} ({\b MAX11300RegAddress_t} reg, uint16_t *data, uint8_t num_reg)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Writes a block of data starting at given register. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b block_read} ({\b MAX11300RegAddress_t} reg, uint16_t *data, uint8_t num_reg)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reads a block of data starting at given register. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b CmdResult} {\b gpio_write} ({\b MAX11300_Ports} port, uint8_t state)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Writes gpo configured port with lsb of state. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b CmdResult} {\b gpio_read} ({\b MAX11300_Ports} port, uint8_t &state)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reads gpi configured port. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b CmdResult} {\b single_ended_adc_read} ({\b MAX11300_Ports} port, uint16_t &data)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Read single ended ADC configured port. }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b CmdResult} {\b single_ended_dac_write} ({\b MAX11300_Ports} port, uint16_t data)\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Write single ended DAC configured port. }{
}\par
}}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Static Public Attributes\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
static const uint16_t {\b MODE_BITMASK_PROCESS_1} = 0x047A\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
static const uint16_t {\b MODE_BITMASK_PROCESS_2} = 0x0380\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
static const uint16_t {\b MODE_BITMASK_PROCESS_3} = 0x1804\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} - PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO. \par
}

{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The {\b MAX11300} integrates a PIXI\'99, 12-bit, multichannel, analog-to-digital converter (ADC) and a 12-bit, multichannel, buffered digital-to-analog converter (DAC) in a single integrated circuit (IC). This device offers 20 mixed-signal high-voltage, bipolar ports, which are configurable as an ADC analog input, a DAC analog output, a general-purpose input port (GPI), a general-purpose output port (GPO), or an analog switch terminal. One internal and two external temperature sensors track junction and environmental temperature, respectively. Adjacent pairs of ports are configurable as a logic-level translator for open-drain devices or an analog switch.\par
Use configuration software found at {\f2 https://www.maximintegrated.com/en/products/analog/data-converters/analog-to-digital-converters/MAX11300.html/tb_tab2} to generate {\b MAX11300hex.h} file \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Member Enumeration Documentation\par
\pard\plain 
{\xe \v CmdResult\:MAX11300}
{\xe \v MAX11300\:CmdResult}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b MAX11300::CmdResult}}}
\par
{\bkmkstart AAAAAAAAVH}
{\bkmkend AAAAAAAAVH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{{{\b \par
Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v OpFailure\:MAX11300}
{\xe \v MAX11300\:OpFailure}
{\b {\i OpFailure{\bkmkstart AAAAAAAAVI}
{\bkmkend AAAAAAAAVI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Failed operation. \par
}{\xe \v Success\:MAX11300}
{\xe \v MAX11300\:Success}
{\b {\i Success{\bkmkstart AAAAAAAAVJ}
{\bkmkend AAAAAAAAVJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Successful operation. \par
}}}
{\xe \v MAX11300_Port_Modes\:MAX11300}
{\xe \v MAX11300\:MAX11300_Port_Modes}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b MAX11300::MAX11300_Port_Modes}}}
\par
{\bkmkstart AAAAAAAAVK}
{\bkmkend AAAAAAAAVK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} Port Modes. }}\par
{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v MODE_0\:MAX11300}
{\xe \v MAX11300\:MODE_0}
{\b {\i MODE_0{\bkmkstart AAAAAAAAVL}
{\bkmkend AAAAAAAAVL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
HIGH_Z. \par
}{\xe \v MODE_1\:MAX11300}
{\xe \v MAX11300\:MODE_1}
{\b {\i MODE_1{\bkmkstart AAAAAAAAVM}
{\bkmkend AAAAAAAAVM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Digital input with programmable threshold, GPI. \par
}{\xe \v MODE_2\:MAX11300}
{\xe \v MAX11300\:MODE_2}
{\b {\i MODE_2{\bkmkstart AAAAAAAAVN}
{\bkmkend AAAAAAAAVN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Bidirectional level translator terminal. \par
}{\xe \v MODE_3\:MAX11300}
{\xe \v MAX11300\:MODE_3}
{\b {\i MODE_3{\bkmkstart AAAAAAAAVO}
{\bkmkend AAAAAAAAVO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Register-driven digital output with DAC-controlled level, GPO. \par
}{\xe \v MODE_4\:MAX11300}
{\xe \v MAX11300\:MODE_4}
{\b {\i MODE_4{\bkmkstart AAAAAAAAVP}
{\bkmkend AAAAAAAAVP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Unidirectional path output with DAC-controlled level, GPO. \par
}{\xe \v MODE_5\:MAX11300}
{\xe \v MAX11300\:MODE_5}
{\b {\i MODE_5{\bkmkstart AAAAAAAAVQ}
{\bkmkend AAAAAAAAVQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog output for DAC. \par
}{\xe \v MODE_6\:MAX11300}
{\xe \v MAX11300\:MODE_6}
{\b {\i MODE_6{\bkmkstart AAAAAAAAVR}
{\bkmkend AAAAAAAAVR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog output for DAC with ADC monitoring. \par
}{\xe \v MODE_7\:MAX11300}
{\xe \v MAX11300\:MODE_7}
{\b {\i MODE_7{\bkmkstart AAAAAAAAVS}
{\bkmkend AAAAAAAAVS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Positive analog input to single-ended ADC. \par
}{\xe \v MODE_8\:MAX11300}
{\xe \v MAX11300\:MODE_8}
{\b {\i MODE_8{\bkmkstart AAAAAAAAVT}
{\bkmkend AAAAAAAAVT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Positive analog input to differential ADC. \par
}{\xe \v MODE_9\:MAX11300}
{\xe \v MAX11300\:MODE_9}
{\b {\i MODE_9{\bkmkstart AAAAAAAAVU}
{\bkmkend AAAAAAAAVU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Negative analog input to differential ADC. \par
}{\xe \v MODE_10\:MAX11300}
{\xe \v MAX11300\:MODE_10}
{\b {\i MODE_10{\bkmkstart AAAAAAAAVV}
{\bkmkend AAAAAAAAVV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Analog output for DAC and negative analog input to differential ADC. \par
}{\xe \v MODE_11\:MAX11300}
{\xe \v MAX11300\:MODE_11}
{\b {\i MODE_11{\bkmkstart AAAAAAAAVW}
{\bkmkend AAAAAAAAVW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Terminal to GPI-controlled analog switch. \par
}{\xe \v MODE_12\:MAX11300}
{\xe \v MAX11300\:MODE_12}
{\b {\i MODE_12{\bkmkstart AAAAAAAAVX}
{\bkmkend AAAAAAAAVX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Terminal to register-controlled analog switch. \par
}}}
{\xe \v MAX11300_Ports\:MAX11300}
{\xe \v MAX11300\:MAX11300_Ports}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b MAX11300::MAX11300_Ports}}}
\par
{\bkmkstart AAAAAAAAVY}
{\bkmkend AAAAAAAAVY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} Ports. }}\par
{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v PIXI_PORT0\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT0}
{\b {\i PIXI_PORT0{\bkmkstart AAAAAAAAVZ}
{\bkmkend AAAAAAAAVZ}
}}  \par
{\xe \v PIXI_PORT1\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT1}
{\b {\i PIXI_PORT1{\bkmkstart AAAAAAAAWA}
{\bkmkend AAAAAAAAWA}
}}  \par
{\xe \v PIXI_PORT2\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT2}
{\b {\i PIXI_PORT2{\bkmkstart AAAAAAAAWB}
{\bkmkend AAAAAAAAWB}
}}  \par
{\xe \v PIXI_PORT3\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT3}
{\b {\i PIXI_PORT3{\bkmkstart AAAAAAAAWC}
{\bkmkend AAAAAAAAWC}
}}  \par
{\xe \v PIXI_PORT4\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT4}
{\b {\i PIXI_PORT4{\bkmkstart AAAAAAAAWD}
{\bkmkend AAAAAAAAWD}
}}  \par
{\xe \v PIXI_PORT5\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT5}
{\b {\i PIXI_PORT5{\bkmkstart AAAAAAAAWE}
{\bkmkend AAAAAAAAWE}
}}  \par
{\xe \v PIXI_PORT6\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT6}
{\b {\i PIXI_PORT6{\bkmkstart AAAAAAAAWF}
{\bkmkend AAAAAAAAWF}
}}  \par
{\xe \v PIXI_PORT7\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT7}
{\b {\i PIXI_PORT7{\bkmkstart AAAAAAAAWG}
{\bkmkend AAAAAAAAWG}
}}  \par
{\xe \v PIXI_PORT8\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT8}
{\b {\i PIXI_PORT8{\bkmkstart AAAAAAAAWH}
{\bkmkend AAAAAAAAWH}
}}  \par
{\xe \v PIXI_PORT9\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT9}
{\b {\i PIXI_PORT9{\bkmkstart AAAAAAAAWI}
{\bkmkend AAAAAAAAWI}
}}  \par
{\xe \v PIXI_PORT10\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT10}
{\b {\i PIXI_PORT10{\bkmkstart AAAAAAAAWJ}
{\bkmkend AAAAAAAAWJ}
}}  \par
{\xe \v PIXI_PORT11\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT11}
{\b {\i PIXI_PORT11{\bkmkstart AAAAAAAAWK}
{\bkmkend AAAAAAAAWK}
}}  \par
{\xe \v PIXI_PORT12\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT12}
{\b {\i PIXI_PORT12{\bkmkstart AAAAAAAAWL}
{\bkmkend AAAAAAAAWL}
}}  \par
{\xe \v PIXI_PORT13\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT13}
{\b {\i PIXI_PORT13{\bkmkstart AAAAAAAAWM}
{\bkmkend AAAAAAAAWM}
}}  \par
{\xe \v PIXI_PORT14\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT14}
{\b {\i PIXI_PORT14{\bkmkstart AAAAAAAAWN}
{\bkmkend AAAAAAAAWN}
}}  \par
{\xe \v PIXI_PORT15\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT15}
{\b {\i PIXI_PORT15{\bkmkstart AAAAAAAAWO}
{\bkmkend AAAAAAAAWO}
}}  \par
{\xe \v PIXI_PORT16\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT16}
{\b {\i PIXI_PORT16{\bkmkstart AAAAAAAAWP}
{\bkmkend AAAAAAAAWP}
}}  \par
{\xe \v PIXI_PORT17\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT17}
{\b {\i PIXI_PORT17{\bkmkstart AAAAAAAAWQ}
{\bkmkend AAAAAAAAWQ}
}}  \par
{\xe \v PIXI_PORT18\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT18}
{\b {\i PIXI_PORT18{\bkmkstart AAAAAAAAWR}
{\bkmkend AAAAAAAAWR}
}}  \par
{\xe \v PIXI_PORT19\:MAX11300}
{\xe \v MAX11300\:PIXI_PORT19}
{\b {\i PIXI_PORT19{\bkmkstart AAAAAAAAWS}
{\bkmkend AAAAAAAAWS}
}}  \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Constructor & Destructor Documentation\par
\pard\plain 
{\xe \v MAX11300\:MAX11300}
{\xe \v MAX11300\:MAX11300}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
MAX11300::MAX11300 ()}}
\par
{\bkmkstart AAAAAAAAWT}
{\bkmkend AAAAAAAAWT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} default constructor. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Member Function Documentation\par
\pard\plain 
{\xe \v begin\:MAX11300}
{\xe \v MAX11300\:begin}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void MAX11300::begin (uint8_t {\i mosi} = {\f2 11}, uint8_t {\i miso} = {\f2 12}, uint8_t {\i sclk} = {\f2 13}, uint8_t {\i cs} = {\f2 10}, uint8_t {\i cnvt} = {\f2 9})}}
\par
{\bkmkstart AAAAAAAAWU}
{\bkmkend AAAAAAAAWU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} begin mbr fx. }}\par
}
{\xe \v block_read\:MAX11300}
{\xe \v MAX11300\:block_read}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void MAX11300::block_read ({\b MAX11300RegAddress_t} {\i reg}, uint16_t * {\i data}, uint8_t {\i num_reg})}}
\par
{\bkmkstart AAAAAAAAWV}
{\bkmkend AAAAAAAAWV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reads a block of data starting at given register. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i reg} \cell }{- register to start reading at \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i data} \cell }{- pointer to data buffer \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i num_reg} \cell }{- number of registers to be read \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Returns:\par}\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid none \par
}}}
{\xe \v block_write\:MAX11300}
{\xe \v MAX11300\:block_write}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void MAX11300::block_write ({\b MAX11300RegAddress_t} {\i reg}, uint16_t * {\i data}, uint8_t {\i num_reg})}}
\par
{\bkmkstart AAAAAAAAWW}
{\bkmkend AAAAAAAAWW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Writes a block of data starting at given register. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i reg} \cell }{- register to start writing at \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i data} \cell }{- pointer to data buffer \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i num_reg} \cell }{- number of registers to be written \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Returns:\par}\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid none \par
}}}
{\xe \v gpio_read\:MAX11300}
{\xe \v MAX11300\:gpio_read}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b MAX11300::CmdResult} MAX11300::gpio_read ({\b MAX11300_Ports} {\i port}, uint8_t & {\i state})}}
\par
{\bkmkstart AAAAAAAAWX}
{\bkmkend AAAAAAAAWX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reads gpi configured port. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i port} \cell }{- gpi congigured port to be read \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{out\cell }{{\i state} \cell }{- lsb of state matches port state \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Returns:\par}\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid Result of operation \par
}}}
{\xe \v gpio_write\:MAX11300}
{\xe \v MAX11300\:gpio_write}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b MAX11300::CmdResult} MAX11300::gpio_write ({\b MAX11300_Ports} {\i port}, uint8_t {\i state})}}
\par
{\bkmkstart AAAAAAAAWY}
{\bkmkend AAAAAAAAWY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Writes gpo configured port with lsb of state. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i port} \cell }{- gpo congigured port to be written \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i state} \cell }{- lsb of state is written to port \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Returns:\par}\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid Result of operation \par
}}}
{\xe \v read_register\:MAX11300}
{\xe \v MAX11300\:read_register}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t MAX11300::read_register ({\b MAX11300RegAddress_t} {\i reg})}}
\par
{\bkmkstart AAAAAAAAWZ}
{\bkmkend AAAAAAAAWZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Reads given register. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i reg} \cell }{- register to read \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Returns:\par}\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid contents of register \par
}}}
{\xe \v single_ended_adc_read\:MAX11300}
{\xe \v MAX11300\:single_ended_adc_read}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b MAX11300::CmdResult} MAX11300::single_ended_adc_read ({\b MAX11300_Ports} {\i port}, uint16_t & {\i data})}}
\par
{\bkmkstart AAAAAAAAXA}
{\bkmkend AAAAAAAAXA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Read single ended ADC configured port. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i port} \cell }{- single ended ADC configured port \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{out\cell }{{\i data} \cell }{- contents of ADC data register \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Returns:\par}\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid Result of operation \par
}}}
{\xe \v single_ended_dac_write\:MAX11300}
{\xe \v MAX11300\:single_ended_dac_write}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b MAX11300::CmdResult} MAX11300::single_ended_dac_write ({\b MAX11300_Ports} {\i port}, uint16_t {\i data})}}
\par
{\bkmkstart AAAAAAAAXB}
{\bkmkend AAAAAAAAXB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Write single ended DAC configured port. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i port} \cell }{- single ended DAC configured port \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i data} \cell }{- value to be written to DAC data register \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Returns:\par}\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid Result of operation \par
}}}
{\xe \v write_register\:MAX11300}
{\xe \v MAX11300\:write_register}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void MAX11300::write_register ({\b MAX11300RegAddress_t} {\i reg}, uint16_t {\i data})}}
\par
{\bkmkstart AAAAAAAAXC}
{\bkmkend AAAAAAAAXC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Writes given register with data. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters:\par}
\pard\plain \s61\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i reg} \cell }{- register to be written \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx1224
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx3061
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{in\cell }{{\i data} \cell }{- data to write \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Returns:\par}\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid none \par
}}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Member Data Documentation\par
\pard\plain 
{\xe \v MODE_BITMASK_PROCESS_1\:MAX11300}
{\xe \v MAX11300\:MODE_BITMASK_PROCESS_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const uint16_t MAX11300::MODE_BITMASK_PROCESS_1 = 0x047A{\f2 [static]}}}
\par
{\bkmkstart AAAAAAAAXD}
{\bkmkend AAAAAAAAXD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v MODE_BITMASK_PROCESS_2\:MAX11300}
{\xe \v MAX11300\:MODE_BITMASK_PROCESS_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const uint16_t MAX11300::MODE_BITMASK_PROCESS_2 = 0x0380{\f2 [static]}}}
\par
{\bkmkstart AAAAAAAAXE}
{\bkmkend AAAAAAAAXE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v MODE_BITMASK_PROCESS_3\:MAX11300}
{\xe \v MAX11300\:MODE_BITMASK_PROCESS_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const uint16_t MAX11300::MODE_BITMASK_PROCESS_3 = 0x1804{\f2 [static]}}}
\par
{\bkmkstart AAAAAAAAXF}
{\bkmkend AAAAAAAAXF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this class was generated from the following files:{\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/{\b MAX11300.h}\par
\pard\plain \s81\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls2\adjustright \fs20\cgrid 
C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/{\b MAX11300.cpp}\par
}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
File Documentation{\tc \v File Documentation}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/MAX11300.cpp File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/MAX11300.cpp}
{\xe \v C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/MAX11300.cpp}
{\bkmkstart AAAAAAAAAA}
{\bkmkend AAAAAAAAAA}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "MAX11300.h"}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/MAX11300.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/MAX11300.h}
{\xe \v C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/MAX11300.h}
{\bkmkstart AAAAAAAAAB}
{\bkmkend AAAAAAAAAB}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "Arduino.h"}\par
{\f2 #include "MAX11300Hex.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Classes\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
class {\b MAX11300}\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\b MAX11300} - PIXI, 20-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO. }}}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/MAX11300Hex.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/MAX11300Hex.h}
{\xe \v C:/Users/Justin.Jordan/Documents/Arduino/libraries/MAX11300/src/MAX11300Hex.h}
{\bkmkstart AAAAAAAAAC}
{\bkmkend AAAAAAAAAC}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b MAX11300Addr_SPI_Write}(RegAddr)\~ ( (RegAddr << 1)     )\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI first byte when writing {\b MAX11300} (7-bit address in bits 0x7E; LSB=0 for write) }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b MAX11300Addr_SPI_Read}(RegAddr)\~ ( (RegAddr << 1) | 1 )\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI first byte when reading {\b MAX11300} (7-bit address in bits 0x7E; LSB=1 for read) }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dev_id_PART}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dev_id_REV}\~ 0x0c00\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dev_id_IFMODE}\~ 0x0300\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dev_id_IFSP}\~ 0x00c0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dev_id_NBRPRTS}\~ 0x0030\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dev_id_RES}\~ 0x000c\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dev_id_VRNG}\~ 0x0003\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_VMON}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_TMPEXT2HOT}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_TMPEXT2COLD}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_TMPEXT2NEW}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_TMPEXT1HOT}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_TMPEXT1COLD}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_TMPEXT1NEW}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_TMPINTHOT}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_TMPINTCOLD}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_TMPINTNEW}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_DACOI}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_GPIDM}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_GPIDR}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_ADCDM}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_ADCDR}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_flag_ADCFLAG}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST15}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST14}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST13}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST12}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST11}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST10}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST09}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST08}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST07}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST06}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST05}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST04}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST03}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST02}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST01}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_15_to_0_ADCST00}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST31}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST30}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST29}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST28}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST27}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST26}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST25}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST24}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST23}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST22}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST21}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST20}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST19}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST18}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST17}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_status_19_to_16_ADCST16}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST15}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST14}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST13}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST12}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST11}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST10}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST09}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST08}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST07}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST06}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST05}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST04}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST03}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST02}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST01}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_15_to_0_DACOIST00}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST31}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST30}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST29}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST28}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST27}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST26}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST25}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST24}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST23}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST22}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST21}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST20}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST19}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST18}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST17}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_oi_status_19_to_16_DACOIST16}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST15}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST14}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST13}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST12}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST11}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST10}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST09}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST08}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST07}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST06}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST05}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST04}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST03}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST02}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST01}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_15_to_0_GPIST00}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST31}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST30}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST29}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST28}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST27}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST26}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST25}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST24}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST23}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST22}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST21}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST20}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST19}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST18}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST17}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_status_19_to_16_GPIST16}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_int_data_tempcode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_ext1_data_tempcode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_ext2_data_tempcode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT15}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT14}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT13}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT12}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT11}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT10}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT09}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT08}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT07}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT06}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT05}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT04}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT03}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT02}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT01}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_15_to_0_GPIDAT00}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT31}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT30}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT29}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT28}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT27}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT26}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT25}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT24}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT23}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT22}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT21}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT20}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT19}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT18}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT17}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_data_19_to_16_GPIDAT16}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT15}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT14}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT13}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT12}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT11}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT10}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT09}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT08}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT07}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT06}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT05}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT04}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT03}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT02}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT01}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_GPODAT00}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_15_to_0_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT31}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT30}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT29}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT28}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT27}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT26}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT25}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT24}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT23}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT22}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT21}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT20}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT19}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT18}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT17}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_GPODAT16}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpo_data_19_to_16_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_RESET}\~ 0x8000\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0f r/o reserved_0F reserved }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_BRST}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_LPEN}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_RS_CANCEL}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_TMPPER}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_TMPCTLEXT1}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_TMPCTLEXT0}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_TMPCTLINT}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_THSHDN}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_DACREF}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_ADCCONV}\~ 0x0030\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_DACCTL}\~ 0x000c\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_ADCCTL}\~ 0x0003\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b device_control_DESIGNVALUE}\~ 0x00f2\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_VMON}\~ 0x8000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_TMPEXT2HOT}\~ 0x4000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_TMPEXT2COLD}\~ 0x2000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_TMPEXT2NEW}\~ 0x1000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_TMPEXT1HOT}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_TMPEXT1COLD}\~ 0x0400\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_TMPEXT1NEW}\~ 0x0200\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_TMPINTHOT}\~ 0x0100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_TMPINTCOLD}\~ 0x0080\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_TMPINTNEW}\~ 0x0040\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_DACOI}\~ 0x0020\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_GPIDM}\~ 0x0010\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_GPIDR}\~ 0x0008\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_ADCDM}\~ 0x0004\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_ADCDR}\~ 0x0002\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_ADCFLAG}\~ 0x0001\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b interrupt_mask_DESIGNVALUE}\~ 0xffff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_7_to_0_GPIMD07}\~ 0xc000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_7_to_0_GPIMD06}\~ 0x3000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_7_to_0_GPIMD05}\~ 0x0c00\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_7_to_0_GPIMD04}\~ 0x0300\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_7_to_0_GPIMD03}\~ 0x00c0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_7_to_0_GPIMD02}\~ 0x0030\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_7_to_0_GPIMD01}\~ 0x000c\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_7_to_0_GPIMD00}\~ 0x0003\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_7_to_0_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_15_to_8_GPIMD15}\~ 0xc000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_15_to_8_GPIMD14}\~ 0x3000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_15_to_8_GPIMD13}\~ 0x0c00\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_15_to_8_GPIMD12}\~ 0x0300\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_15_to_8_GPIMD11}\~ 0x00c0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_15_to_8_GPIMD10}\~ 0x0030\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_15_to_8_GPIMD09}\~ 0x000c\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_15_to_8_GPIMD08}\~ 0x0003\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_15_to_8_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_19_to_16_GPIMD23}\~ 0xc000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_19_to_16_GPIMD22}\~ 0x3000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_19_to_16_GPIMD21}\~ 0x0c00\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_19_to_16_GPIMD20}\~ 0x0300\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_19_to_16_GPIMD19}\~ 0x00c0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_19_to_16_GPIMD18}\~ 0x0030\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_19_to_16_GPIMD17}\~ 0x000c\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_19_to_16_GPIMD16}\~ 0x0003\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_19_to_16_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_31_to_24_GPIMD31}\~ 0xc000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_31_to_24_GPIMD30}\~ 0x3000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_31_to_24_GPIMD29}\~ 0x0c00\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_31_to_24_GPIMD28}\~ 0x0300\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_31_to_24_GPIMD27}\~ 0x00c0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_31_to_24_GPIMD26}\~ 0x0030\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_31_to_24_GPIMD25}\~ 0x000c\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b gpi_irqmode_31_to_24_GPIMD24}\~ 0x0003\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_preset_data_1_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_preset_data_1_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_preset_data_2_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_preset_data_2_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_cfg_TMPEXT2MONCFG}\~ 0x0030\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_cfg_TMPEXT1MONCFG}\~ 0x000c\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_cfg_TMPINTMONCFG}\~ 0x0003\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_int_hi_thresh_tempcode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_int_hi_thresh_DESIGNVALUE}\~ 0x07ff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_int_lo_thresh_tempcode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_int_lo_thresh_DESIGNVALUE}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_ext1_hi_thresh_tempcode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_ext1_hi_thresh_DESIGNVALUE}\~ 0x07ff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_ext1_lo_thresh_tempcode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_ext1_lo_thresh_DESIGNVALUE}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_ext2_hi_thresh_tempcode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_ext2_hi_thresh_DESIGNVALUE}\~ 0x07ff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_ext2_lo_thresh_tempcode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b tmp_mon_ext2_lo_thresh_DESIGNVALUE}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_00_PortCfgFuncID}\~ 0xf000\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1f r/w reserved_1F reserved }{
}\par
}}
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_00_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_00_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_00_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_00_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_00_DESIGNVALUE}\~ 0x5100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_01_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_01_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_01_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_01_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_01_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_01_DESIGNVALUE}\~ 0x5100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_02_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_02_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_02_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_02_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_02_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_02_DESIGNVALUE}\~ 0x5100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_03_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_03_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_03_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_03_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_03_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_03_DESIGNVALUE}\~ 0x5100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_04_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_04_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_04_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_04_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_04_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_04_DESIGNVALUE}\~ 0x5100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_05_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_05_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_05_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_05_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_05_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_05_DESIGNVALUE}\~ 0x5100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_06_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_06_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_06_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_06_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_06_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_06_DESIGNVALUE}\~ 0x5100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_07_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_07_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_07_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_07_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_07_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_07_DESIGNVALUE}\~ 0x5100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_08_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_08_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_08_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_08_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_08_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_08_DESIGNVALUE}\~ 0x5100\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_09_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_09_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_09_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_09_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_09_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_09_DESIGNVALUE}\~ 0x3000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_10_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_10_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_10_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_10_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_10_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_10_DESIGNVALUE}\~ 0x3000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_11_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_11_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_11_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_11_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_11_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_11_DESIGNVALUE}\~ 0x3000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_12_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_12_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_12_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_12_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_12_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_12_DESIGNVALUE}\~ 0x7180\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_13_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_13_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_13_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_13_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_13_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_13_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_14_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_14_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_14_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_14_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_14_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_14_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_15_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_15_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_15_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_15_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_15_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_15_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_16_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_16_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_16_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_16_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_16_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_16_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_17_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_17_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_17_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_17_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_17_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_17_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_18_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_18_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_18_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_18_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_18_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_18_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_19_PortCfgFuncID}\~ 0xf000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_19_funcprm_avrInv}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_19_funcprm_range}\~ 0x0700\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_19_funcprm_nsamples}\~ 0x00e0\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_19_funcprm_port}\~ 0x001f\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b port_cfg_19_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_00_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_01_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_02_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_03_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_04_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_05_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_06_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_07_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_08_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_09_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_10_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_11_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_12_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_13_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_14_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_15_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_16_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_17_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_18_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b adc_data_port_19_adccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_00_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_00_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_01_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_01_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_02_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_02_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_03_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_03_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_04_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_04_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_05_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_05_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_06_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_06_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_07_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_07_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_08_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_08_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_09_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_09_DESIGNVALUE}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_10_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_10_DESIGNVALUE}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_11_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_11_DESIGNVALUE}\~ 0x0800\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_12_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_12_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_13_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_13_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_14_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_14_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_15_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_15_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_16_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_16_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_17_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_17_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_18_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_18_DESIGNVALUE}\~ 0x0000\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_19_daccode}\~ 0x0fff\par
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b dac_data_port_19_DESIGNVALUE}\~ 0x0000\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Typedefs\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef enum {\b MAX11300RegAddressEnum} {\b MAX11300RegAddress_t}\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
MAX11300EVKIT Register Addresses. }{
}\par
}}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumerations\par
\pard\plain 

{
\pard\plain \s80\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b MAX11300RegAddressEnum} \{ {\b dev_id} = 0x00, 
{\b interrupt_flag} = 0x01, 
{\b adc_status_15_to_0} = 0x02, 
{\b adc_status_19_to_16} = 0x03, 
{\b dac_oi_status_15_to_0} = 0x04, 
{\b dac_oi_status_19_to_16} = 0x05, 
{\b gpi_status_15_to_0} = 0x06, 
{\b gpi_status_19_to_16} = 0x07, 
{\b tmp_int_data} = 0x08, 
{\b tmp_ext1_data} = 0x09, 
{\b tmp_ext2_data} = 0x0a, 
{\b gpi_data_15_to_0} = 0x0b, 
{\b gpi_data_19_to_16} = 0x0c, 
{\b gpo_data_15_to_0} = 0x0d, 
{\b gpo_data_19_to_16} = 0x0e, 
{\b reserved_0F} = 0x0f, 
{\b device_control} = 0x10, 
{\b interrupt_mask} = 0x11, 
{\b gpi_irqmode_7_to_0} = 0x12, 
{\b gpi_irqmode_15_to_8} = 0x13, 
{\b gpi_irqmode_19_to_16} = 0x14, 
{\b gpi_irqmode_31_to_24} = 0x15, 
{\b dac_preset_data_1} = 0x16, 
{\b dac_preset_data_2} = 0x17, 
{\b tmp_mon_cfg} = 0x18, 
{\b tmp_mon_int_hi_thresh} = 0x19, 
{\b tmp_mon_int_lo_thresh} = 0x1a, 
{\b tmp_mon_ext1_hi_thresh} = 0x1b, 
{\b tmp_mon_ext1_lo_thresh} = 0x1c, 
{\b tmp_mon_ext2_hi_thresh} = 0x1d, 
{\b tmp_mon_ext2_lo_thresh} = 0x1e, 
{\b reserved_1F} = 0x1f, 
{\b port_cfg_00} = 0x20, 
{\b port_cfg_01} = 0x21, 
{\b port_cfg_02} = 0x22, 
{\b port_cfg_03} = 0x23, 
{\b port_cfg_04} = 0x24, 
{\b port_cfg_05} = 0x25, 
{\b port_cfg_06} = 0x26, 
{\b port_cfg_07} = 0x27, 
{\b port_cfg_08} = 0x28, 
{\b port_cfg_09} = 0x29, 
{\b port_cfg_10} = 0x2a, 
{\b port_cfg_11} = 0x2b, 
{\b port_cfg_12} = 0x2c, 
{\b port_cfg_13} = 0x2d, 
{\b port_cfg_14} = 0x2e, 
{\b port_cfg_15} = 0x2f, 
{\b port_cfg_16} = 0x30, 
{\b port_cfg_17} = 0x31, 
{\b port_cfg_18} = 0x32, 
{\b port_cfg_19} = 0x33, 
{\b adc_data_port_00} = 0x40, 
{\b adc_data_port_01} = 0x41, 
{\b adc_data_port_02} = 0x42, 
{\b adc_data_port_03} = 0x43, 
{\b adc_data_port_04} = 0x44, 
{\b adc_data_port_05} = 0x45, 
{\b adc_data_port_06} = 0x46, 
{\b adc_data_port_07} = 0x47, 
{\b adc_data_port_08} = 0x48, 
{\b adc_data_port_09} = 0x49, 
{\b adc_data_port_10} = 0x4a, 
{\b adc_data_port_11} = 0x4b, 
{\b adc_data_port_12} = 0x4c, 
{\b adc_data_port_13} = 0x4d, 
{\b adc_data_port_14} = 0x4e, 
{\b adc_data_port_15} = 0x4f, 
{\b adc_data_port_16} = 0x50, 
{\b adc_data_port_17} = 0x51, 
{\b adc_data_port_18} = 0x52, 
{\b adc_data_port_19} = 0x53, 
{\b dac_data_port_00} = 0x60, 
{\b dac_data_port_01} = 0x61, 
{\b dac_data_port_02} = 0x62, 
{\b dac_data_port_03} = 0x63, 
{\b dac_data_port_04} = 0x64, 
{\b dac_data_port_05} = 0x65, 
{\b dac_data_port_06} = 0x66, 
{\b dac_data_port_07} = 0x67, 
{\b dac_data_port_08} = 0x68, 
{\b dac_data_port_09} = 0x69, 
{\b dac_data_port_10} = 0x6a, 
{\b dac_data_port_11} = 0x6b, 
{\b dac_data_port_12} = 0x6c, 
{\b dac_data_port_13} = 0x6d, 
{\b dac_data_port_14} = 0x6e, 
{\b dac_data_port_15} = 0x6f, 
{\b dac_data_port_16} = 0x70, 
{\b dac_data_port_17} = 0x71, 
{\b dac_data_port_18} = 0x72, 
{\b dac_data_port_19} = 0x73
 \}\par
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
MAX11300EVKIT Register Addresses. }}}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macro Definition Documentation\par
\pard\plain 
{\xe \v adc_data_port_00_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_00_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_00_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAD}
{\bkmkend AAAAAAAAAD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x40 r/o adc_data_port_00 PIXI Port 0 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_01_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_01_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_01_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAE}
{\bkmkend AAAAAAAAAE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x41 r/o adc_data_port_01 PIXI Port 1 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_02_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_02_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_02_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAF}
{\bkmkend AAAAAAAAAF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x42 r/o adc_data_port_02 PIXI Port 2 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_03_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_03_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_03_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAG}
{\bkmkend AAAAAAAAAG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x43 r/o adc_data_port_03 PIXI Port 3 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_04_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_04_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_04_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAH}
{\bkmkend AAAAAAAAAH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x44 r/o adc_data_port_04 PIXI Port 4 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_05_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_05_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_05_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAI}
{\bkmkend AAAAAAAAAI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x45 r/o adc_data_port_05 PIXI Port 5 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_06_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_06_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_06_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAJ}
{\bkmkend AAAAAAAAAJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x46 r/o adc_data_port_06 PIXI Port 6 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_07_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_07_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_07_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAK}
{\bkmkend AAAAAAAAAK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x47 r/o adc_data_port_07 PIXI Port 7 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_08_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_08_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_08_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAL}
{\bkmkend AAAAAAAAAL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x48 r/o adc_data_port_08 PIXI Port 8 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_09_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_09_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_09_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAM}
{\bkmkend AAAAAAAAAM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x49 r/o adc_data_port_09 PIXI Port 9 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_10_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_10_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_10_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAN}
{\bkmkend AAAAAAAAAN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4a r/o adc_data_port_10 PIXI Port 10 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_11_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_11_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_11_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAO}
{\bkmkend AAAAAAAAAO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4b r/o adc_data_port_11 PIXI Port 11 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_12_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_12_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_12_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAP}
{\bkmkend AAAAAAAAAP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4c r/o adc_data_port_12 PIXI Port 12 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_13_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_13_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_13_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAQ}
{\bkmkend AAAAAAAAAQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4d r/o adc_data_port_13 PIXI Port 13 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_14_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_14_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_14_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAR}
{\bkmkend AAAAAAAAAR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4e r/o adc_data_port_14 PIXI Port 14 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_15_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_15_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_15_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAS}
{\bkmkend AAAAAAAAAS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4f r/o adc_data_port_15 PIXI Port 15 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_16_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_16_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_16_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAT}
{\bkmkend AAAAAAAAAT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x50 r/o adc_data_port_16 PIXI Port 16 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_17_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_17_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_17_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAU}
{\bkmkend AAAAAAAAAU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x51 r/o adc_data_port_17 PIXI Port 17 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_18_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_18_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_18_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAV}
{\bkmkend AAAAAAAAAV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x52 r/o adc_data_port_18 PIXI Port 18 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_data_port_19_adccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_19_adccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_data_port_19_adccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAAW}
{\bkmkend AAAAAAAAAW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x53 r/o adc_data_port_19 PIXI Port 19 Analog to Digital Converter register {\f2 xxxx111111111111}  adccode 12-bit ADC code \par
}}
{\xe \v adc_status_15_to_0_ADCST00\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST00}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST00\~ 0x0001}}
\par
{\bkmkstart AAAAAAAAAX}
{\bkmkend AAAAAAAAAX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST01\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST01}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST01\~ 0x0002}}
\par
{\bkmkstart AAAAAAAAAY}
{\bkmkend AAAAAAAAAY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST02\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST02}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST02\~ 0x0004}}
\par
{\bkmkstart AAAAAAAAAZ}
{\bkmkend AAAAAAAAAZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST03\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST03}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST03\~ 0x0008}}
\par
{\bkmkstart AAAAAAAABA}
{\bkmkend AAAAAAAABA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST04\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST04}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST04\~ 0x0010}}
\par
{\bkmkstart AAAAAAAABB}
{\bkmkend AAAAAAAABB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST05\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST05}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST05\~ 0x0020}}
\par
{\bkmkstart AAAAAAAABC}
{\bkmkend AAAAAAAABC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST06\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST06}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST06\~ 0x0040}}
\par
{\bkmkstart AAAAAAAABD}
{\bkmkend AAAAAAAABD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST07\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST07}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST07\~ 0x0080}}
\par
{\bkmkstart AAAAAAAABE}
{\bkmkend AAAAAAAABE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST08\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST08}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST08\~ 0x0100}}
\par
{\bkmkstart AAAAAAAABF}
{\bkmkend AAAAAAAABF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST09\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST09}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST09\~ 0x0200}}
\par
{\bkmkstart AAAAAAAABG}
{\bkmkend AAAAAAAABG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST10\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST10}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST10\~ 0x0400}}
\par
{\bkmkstart AAAAAAAABH}
{\bkmkend AAAAAAAABH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST11\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST11\~ 0x0800}}
\par
{\bkmkstart AAAAAAAABI}
{\bkmkend AAAAAAAABI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST12\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST12}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST12\~ 0x1000}}
\par
{\bkmkstart AAAAAAAABJ}
{\bkmkend AAAAAAAABJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST13\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST13}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST13\~ 0x2000}}
\par
{\bkmkstart AAAAAAAABK}
{\bkmkend AAAAAAAABK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST14\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST14}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST14\~ 0x4000}}
\par
{\bkmkstart AAAAAAAABL}
{\bkmkend AAAAAAAABL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_15_to_0_ADCST15\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0_ADCST15}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_15_to_0_ADCST15\~ 0x8000}}
\par
{\bkmkstart AAAAAAAABM}
{\bkmkend AAAAAAAABM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x02 r/o adc_status_15_to_0 new ADC data available {\f2 1xxxxxxxxxxxxxxx}  ADCST15 ADCST[15] new {\b adc_data_port_15} {\f2 x1xxxxxxxxxxxxxx}  ADCST14 ADCST[14] new {\b adc_data_port_14} {\f2 xx1xxxxxxxxxxxxx}  ADCST13 ADCST[13] new {\b adc_data_port_13} {\f2 xxx1xxxxxxxxxxxx}  ADCST12 ADCST[12] new {\b adc_data_port_12} {\f2 xxxx1xxxxxxxxxxx}  ADCST11 ADCST[11] new {\b adc_data_port_11} {\f2 xxxxx1xxxxxxxxxx}  ADCST10 ADCST[10] new {\b adc_data_port_10} {\f2 xxxxxx1xxxxxxxxx}  ADCST09 ADCST[9] new {\b adc_data_port_09} {\f2 xxxxxxx1xxxxxxxx}  ADCST08 ADCST[8] new {\b adc_data_port_08} {\f2 xxxxxxxx1xxxxxxx}  ADCST07 ADCST[7] new {\b adc_data_port_07} {\f2 xxxxxxxxx1xxxxxx}  ADCST06 ADCST[6] new {\b adc_data_port_06} {\f2 xxxxxxxxxx1xxxxx}  ADCST05 ADCST[5] new {\b adc_data_port_05} {\f2 xxxxxxxxxxx1xxxx}  ADCST04 ADCST[4] new {\b adc_data_port_04} {\f2 xxxxxxxxxxxx1xxx}  ADCST03 ADCST[3] new {\b adc_data_port_03} {\f2 xxxxxxxxxxxxx1xx}  ADCST02 ADCST[2] new {\b adc_data_port_02} {\f2 xxxxxxxxxxxxxx1x}  ADCST01 ADCST[1] new {\b adc_data_port_01} {\f2 xxxxxxxxxxxxxxx1}  ADCST00 ADCST[0] new {\b adc_data_port_00} \par
}}
{\xe \v adc_status_19_to_16_ADCST16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST16}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST16\~ 0x0001}}
\par
{\bkmkstart AAAAAAAABN}
{\bkmkend AAAAAAAABN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST17\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST17\~ 0x0002}}
\par
{\bkmkstart AAAAAAAABO}
{\bkmkend AAAAAAAABO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST18\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST18}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST18\~ 0x0004}}
\par
{\bkmkstart AAAAAAAABP}
{\bkmkend AAAAAAAABP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST19\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST19}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST19\~ 0x0008}}
\par
{\bkmkstart AAAAAAAABQ}
{\bkmkend AAAAAAAABQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST20\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST20}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST20\~ 0x0010}}
\par
{\bkmkstart AAAAAAAABR}
{\bkmkend AAAAAAAABR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST21\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST21}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST21\~ 0x0020}}
\par
{\bkmkstart AAAAAAAABS}
{\bkmkend AAAAAAAABS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST22\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST22}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST22\~ 0x0040}}
\par
{\bkmkstart AAAAAAAABT}
{\bkmkend AAAAAAAABT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST23\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST23\~ 0x0080}}
\par
{\bkmkstart AAAAAAAABU}
{\bkmkend AAAAAAAABU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST24\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST24}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST24\~ 0x0100}}
\par
{\bkmkstart AAAAAAAABV}
{\bkmkend AAAAAAAABV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST25\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST25}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST25\~ 0x0200}}
\par
{\bkmkstart AAAAAAAABW}
{\bkmkend AAAAAAAABW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST26\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST26}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST26\~ 0x0400}}
\par
{\bkmkstart AAAAAAAABX}
{\bkmkend AAAAAAAABX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST27\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST27}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST27\~ 0x0800}}
\par
{\bkmkstart AAAAAAAABY}
{\bkmkend AAAAAAAABY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST28\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST28}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST28\~ 0x1000}}
\par
{\bkmkstart AAAAAAAABZ}
{\bkmkend AAAAAAAABZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST29\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST29}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST29\~ 0x2000}}
\par
{\bkmkstart AAAAAAAACA}
{\bkmkend AAAAAAAACA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST30\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST30}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST30\~ 0x4000}}
\par
{\bkmkstart AAAAAAAACB}
{\bkmkend AAAAAAAACB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v adc_status_19_to_16_ADCST31\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16_ADCST31}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define adc_status_19_to_16_ADCST31\~ 0x8000}}
\par
{\bkmkstart AAAAAAAACC}
{\bkmkend AAAAAAAACC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x03 r/o adc_status_19_to_16 new ADC data available {\f2 1xxxxxxxxxxxxxxx}  ADCST31 ADCST[31] new adc_data_port_31 {\f2 x1xxxxxxxxxxxxxx}  ADCST30 ADCST[30] new adc_data_port_30 {\f2 xx1xxxxxxxxxxxxx}  ADCST29 ADCST[29] new adc_data_port_29 {\f2 xxx1xxxxxxxxxxxx}  ADCST28 ADCST[28] new adc_data_port_28 {\f2 xxxx1xxxxxxxxxxx}  ADCST27 ADCST[27] new adc_data_port_27 {\f2 xxxxx1xxxxxxxxxx}  ADCST26 ADCST[26] new adc_data_port_26 {\f2 xxxxxx1xxxxxxxxx}  ADCST25 ADCST[25] new adc_data_port_25 {\f2 xxxxxxx1xxxxxxxx}  ADCST24 ADCST[24] new adc_data_port_24 {\f2 xxxxxxxx1xxxxxxx}  ADCST23 ADCST[23] new adc_data_port_23 {\f2 xxxxxxxxx1xxxxxx}  ADCST22 ADCST[22] new adc_data_port_22 {\f2 xxxxxxxxxx1xxxxx}  ADCST21 ADCST[21] new adc_data_port_21 {\f2 xxxxxxxxxxx1xxxx}  ADCST20 ADCST[20] new adc_data_port_20 {\f2 xxxxxxxxxxxx1xxx}  ADCST19 ADCST[19] new {\b adc_data_port_19} {\f2 xxxxxxxxxxxxx1xx}  ADCST18 ADCST[18] new {\b adc_data_port_18} {\f2 xxxxxxxxxxxxxx1x}  ADCST17 ADCST[17] new {\b adc_data_port_17} {\f2 xxxxxxxxxxxxxxx1}  ADCST16 ADCST[16] new {\b adc_data_port_16} \par
}}
{\xe \v dac_data_port_00_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_00_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_00_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACD}
{\bkmkend AAAAAAAACD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x60 r/w dac_data_port_00 PIXI Port 0 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_00_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_00_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_00_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAACE}
{\bkmkend AAAAAAAACE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_01_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_01_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_01_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACF}
{\bkmkend AAAAAAAACF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x61 r/w dac_data_port_01 PIXI Port 1 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_01_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_01_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_01_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAACG}
{\bkmkend AAAAAAAACG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_02_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_02_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_02_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACH}
{\bkmkend AAAAAAAACH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x62 r/w dac_data_port_02 PIXI Port 2 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_02_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_02_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_02_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAACI}
{\bkmkend AAAAAAAACI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_03_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_03_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_03_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACJ}
{\bkmkend AAAAAAAACJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x63 r/w dac_data_port_03 PIXI Port 3 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_03_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_03_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_03_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAACK}
{\bkmkend AAAAAAAACK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_04_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_04_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_04_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACL}
{\bkmkend AAAAAAAACL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x64 r/w dac_data_port_04 PIXI Port 4 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_04_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_04_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_04_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAACM}
{\bkmkend AAAAAAAACM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_05_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_05_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_05_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACN}
{\bkmkend AAAAAAAACN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x65 r/w dac_data_port_05 PIXI Port 5 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_05_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_05_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_05_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAACO}
{\bkmkend AAAAAAAACO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_06_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_06_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_06_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACP}
{\bkmkend AAAAAAAACP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x66 r/w dac_data_port_06 PIXI Port 6 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_06_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_06_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_06_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAACQ}
{\bkmkend AAAAAAAACQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_07_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_07_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_07_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACR}
{\bkmkend AAAAAAAACR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x67 r/w dac_data_port_07 PIXI Port 7 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_07_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_07_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_07_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAACS}
{\bkmkend AAAAAAAACS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_08_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_08_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_08_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACT}
{\bkmkend AAAAAAAACT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x68 r/w dac_data_port_08 PIXI Port 8 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_08_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_08_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_08_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAACU}
{\bkmkend AAAAAAAACU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_09_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_09_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_09_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACV}
{\bkmkend AAAAAAAACV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x69 r/w dac_data_port_09 PIXI Port 9 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_09_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_09_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_09_DESIGNVALUE\~ 0x0800}}
\par
{\bkmkstart AAAAAAAACW}
{\bkmkend AAAAAAAACW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_10_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_10_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_10_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACX}
{\bkmkend AAAAAAAACX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6a r/w dac_data_port_10 PIXI Port 10 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_10_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_10_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_10_DESIGNVALUE\~ 0x0800}}
\par
{\bkmkstart AAAAAAAACY}
{\bkmkend AAAAAAAACY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_11_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_11_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_11_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAACZ}
{\bkmkend AAAAAAAACZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6b r/w dac_data_port_11 PIXI Port 11 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_11_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_11_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_11_DESIGNVALUE\~ 0x0800}}
\par
{\bkmkstart AAAAAAAADA}
{\bkmkend AAAAAAAADA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_12_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_12_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_12_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAADB}
{\bkmkend AAAAAAAADB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6c r/w dac_data_port_12 PIXI Port 12 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_12_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_12_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_12_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAADC}
{\bkmkend AAAAAAAADC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_13_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_13_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_13_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAADD}
{\bkmkend AAAAAAAADD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6d r/w dac_data_port_13 PIXI Port 13 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_13_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_13_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_13_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAADE}
{\bkmkend AAAAAAAADE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_14_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_14_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_14_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAADF}
{\bkmkend AAAAAAAADF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6e r/w dac_data_port_14 PIXI Port 14 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_14_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_14_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_14_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAADG}
{\bkmkend AAAAAAAADG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_15_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_15_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_15_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAADH}
{\bkmkend AAAAAAAADH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6f r/w dac_data_port_15 PIXI Port 15 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_15_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_15_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_15_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAADI}
{\bkmkend AAAAAAAADI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_16_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_16_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_16_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAADJ}
{\bkmkend AAAAAAAADJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x70 r/w dac_data_port_16 PIXI Port 16 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_16_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_16_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_16_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAADK}
{\bkmkend AAAAAAAADK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_17_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_17_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_17_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAADL}
{\bkmkend AAAAAAAADL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x71 r/w dac_data_port_17 PIXI Port 17 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_17_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_17_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_17_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAADM}
{\bkmkend AAAAAAAADM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_18_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_18_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_18_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAADN}
{\bkmkend AAAAAAAADN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x72 r/w dac_data_port_18 PIXI Port 18 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_18_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_18_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_18_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAADO}
{\bkmkend AAAAAAAADO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_data_port_19_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_19_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_19_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAADP}
{\bkmkend AAAAAAAADP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x73 r/w dac_data_port_19 PIXI Port 19 Digital to Analog Converter register {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_data_port_19_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_19_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_data_port_19_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAADQ}
{\bkmkend AAAAAAAADQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST00\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST00}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST00\~ 0x0001}}
\par
{\bkmkstart AAAAAAAADR}
{\bkmkend AAAAAAAADR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST01\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST01}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST01\~ 0x0002}}
\par
{\bkmkstart AAAAAAAADS}
{\bkmkend AAAAAAAADS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST02\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST02}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST02\~ 0x0004}}
\par
{\bkmkstart AAAAAAAADT}
{\bkmkend AAAAAAAADT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST03\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST03}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST03\~ 0x0008}}
\par
{\bkmkstart AAAAAAAADU}
{\bkmkend AAAAAAAADU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST04\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST04}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST04\~ 0x0010}}
\par
{\bkmkstart AAAAAAAADV}
{\bkmkend AAAAAAAADV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST05\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST05}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST05\~ 0x0020}}
\par
{\bkmkstart AAAAAAAADW}
{\bkmkend AAAAAAAADW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST06\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST06}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST06\~ 0x0040}}
\par
{\bkmkstart AAAAAAAADX}
{\bkmkend AAAAAAAADX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST07\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST07}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST07\~ 0x0080}}
\par
{\bkmkstart AAAAAAAADY}
{\bkmkend AAAAAAAADY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST08\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST08}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST08\~ 0x0100}}
\par
{\bkmkstart AAAAAAAADZ}
{\bkmkend AAAAAAAADZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST09\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST09}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST09\~ 0x0200}}
\par
{\bkmkstart AAAAAAAAEA}
{\bkmkend AAAAAAAAEA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST10\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST10}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST10\~ 0x0400}}
\par
{\bkmkstart AAAAAAAAEB}
{\bkmkend AAAAAAAAEB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST11\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST11\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAEC}
{\bkmkend AAAAAAAAEC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST12\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST12}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST12\~ 0x1000}}
\par
{\bkmkstart AAAAAAAAED}
{\bkmkend AAAAAAAAED}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST13\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST13}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST13\~ 0x2000}}
\par
{\bkmkstart AAAAAAAAEE}
{\bkmkend AAAAAAAAEE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST14\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST14}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST14\~ 0x4000}}
\par
{\bkmkstart AAAAAAAAEF}
{\bkmkend AAAAAAAAEF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_15_to_0_DACOIST15\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0_DACOIST15}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_15_to_0_DACOIST15\~ 0x8000}}
\par
{\bkmkstart AAAAAAAAEG}
{\bkmkend AAAAAAAAEG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x04 r/o dac_oi_status_15_to_0 DAC Overcurrent Interrupt {\f2 1xxxxxxxxxxxxxxx}  DACOIST15 DACOIST[15] new {\b dac_data_port_15} {\f2 x1xxxxxxxxxxxxxx}  DACOIST14 DACOIST[14] new {\b dac_data_port_14} {\f2 xx1xxxxxxxxxxxxx}  DACOIST13 DACOIST[13] new {\b dac_data_port_13} {\f2 xxx1xxxxxxxxxxxx}  DACOIST12 DACOIST[12] new {\b dac_data_port_12} {\f2 xxxx1xxxxxxxxxxx}  DACOIST11 DACOIST[11] new {\b dac_data_port_11} {\f2 xxxxx1xxxxxxxxxx}  DACOIST10 DACOIST[10] new {\b dac_data_port_10} {\f2 xxxxxx1xxxxxxxxx}  DACOIST09 DACOIST[9] new {\b dac_data_port_09} {\f2 xxxxxxx1xxxxxxxx}  DACOIST08 DACOIST[8] new {\b dac_data_port_08} {\f2 xxxxxxxx1xxxxxxx}  DACOIST07 DACOIST[7] new {\b dac_data_port_07} {\f2 xxxxxxxxx1xxxxxx}  DACOIST06 DACOIST[6] new {\b dac_data_port_06} {\f2 xxxxxxxxxx1xxxxx}  DACOIST05 DACOIST[5] new {\b dac_data_port_05} {\f2 xxxxxxxxxxx1xxxx}  DACOIST04 DACOIST[4] new {\b dac_data_port_04} {\f2 xxxxxxxxxxxx1xxx}  DACOIST03 DACOIST[3] new {\b dac_data_port_03} {\f2 xxxxxxxxxxxxx1xx}  DACOIST02 DACOIST[2] new {\b dac_data_port_02} {\f2 xxxxxxxxxxxxxx1x}  DACOIST01 DACOIST[1] new {\b dac_data_port_01} {\f2 xxxxxxxxxxxxxxx1}  DACOIST00 DACOIST[0] new {\b dac_data_port_00} \par
}}
{\xe \v dac_oi_status_19_to_16_DACOIST16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST16}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST16\~ 0x0001}}
\par
{\bkmkstart AAAAAAAAEH}
{\bkmkend AAAAAAAAEH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST17\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST17\~ 0x0002}}
\par
{\bkmkstart AAAAAAAAEI}
{\bkmkend AAAAAAAAEI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST18\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST18}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST18\~ 0x0004}}
\par
{\bkmkstart AAAAAAAAEJ}
{\bkmkend AAAAAAAAEJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST19\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST19}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST19\~ 0x0008}}
\par
{\bkmkstart AAAAAAAAEK}
{\bkmkend AAAAAAAAEK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST20\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST20}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST20\~ 0x0010}}
\par
{\bkmkstart AAAAAAAAEL}
{\bkmkend AAAAAAAAEL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST21\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST21}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST21\~ 0x0020}}
\par
{\bkmkstart AAAAAAAAEM}
{\bkmkend AAAAAAAAEM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST22\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST22}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST22\~ 0x0040}}
\par
{\bkmkstart AAAAAAAAEN}
{\bkmkend AAAAAAAAEN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST23\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST23\~ 0x0080}}
\par
{\bkmkstart AAAAAAAAEO}
{\bkmkend AAAAAAAAEO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST24\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST24}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST24\~ 0x0100}}
\par
{\bkmkstart AAAAAAAAEP}
{\bkmkend AAAAAAAAEP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST25\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST25}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST25\~ 0x0200}}
\par
{\bkmkstart AAAAAAAAEQ}
{\bkmkend AAAAAAAAEQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST26\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST26}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST26\~ 0x0400}}
\par
{\bkmkstart AAAAAAAAER}
{\bkmkend AAAAAAAAER}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST27\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST27}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST27\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAES}
{\bkmkend AAAAAAAAES}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST28\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST28}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST28\~ 0x1000}}
\par
{\bkmkstart AAAAAAAAET}
{\bkmkend AAAAAAAAET}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST29\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST29}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST29\~ 0x2000}}
\par
{\bkmkstart AAAAAAAAEU}
{\bkmkend AAAAAAAAEU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST30\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST30}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST30\~ 0x4000}}
\par
{\bkmkstart AAAAAAAAEV}
{\bkmkend AAAAAAAAEV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_oi_status_19_to_16_DACOIST31\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16_DACOIST31}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_oi_status_19_to_16_DACOIST31\~ 0x8000}}
\par
{\bkmkstart AAAAAAAAEW}
{\bkmkend AAAAAAAAEW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x05 r/o dac_oi_status_19_to_16 DAC Overcurrent Interrupt {\f2 1xxxxxxxxxxxxxxx}  DACOIST31 DACOIST[31] new dac_data_port_31 {\f2 x1xxxxxxxxxxxxxx}  DACOIST30 DACOIST[30] new dac_data_port_30 {\f2 xx1xxxxxxxxxxxxx}  DACOIST29 DACOIST[29] new dac_data_port_29 {\f2 xxx1xxxxxxxxxxxx}  DACOIST28 DACOIST[28] new dac_data_port_28 {\f2 xxxx1xxxxxxxxxxx}  DACOIST27 DACOIST[27] new dac_data_port_27 {\f2 xxxxx1xxxxxxxxxx}  DACOIST26 DACOIST[26] new dac_data_port_26 {\f2 xxxxxx1xxxxxxxxx}  DACOIST25 DACOIST[25] new dac_data_port_25 {\f2 xxxxxxx1xxxxxxxx}  DACOIST24 DACOIST[24] new dac_data_port_24 {\f2 xxxxxxxx1xxxxxxx}  DACOIST23 DACOIST[23] new dac_data_port_23 {\f2 xxxxxxxxx1xxxxxx}  DACOIST22 DACOIST[22] new dac_data_port_22 {\f2 xxxxxxxxxx1xxxxx}  DACOIST21 DACOIST[21] new dac_data_port_21 {\f2 xxxxxxxxxxx1xxxx}  DACOIST20 DACOIST[20] new dac_data_port_20 {\f2 xxxxxxxxxxxx1xxx}  DACOIST19 DACOIST[19] new {\b dac_data_port_19} {\f2 xxxxxxxxxxxxx1xx}  DACOIST18 DACOIST[18] new {\b dac_data_port_18} {\f2 xxxxxxxxxxxxxx1x}  DACOIST17 DACOIST[17] new {\b dac_data_port_17} {\f2 xxxxxxxxxxxxxxx1}  DACOIST16 DACOIST[16] new {\b dac_data_port_16} \par
}}
{\xe \v dac_preset_data_1_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_preset_data_1_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_preset_data_1_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAEX}
{\bkmkend AAAAAAAAEX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x16 r/w dac_preset_data_1 DAC preset activated by {\b device_control} {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_preset_data_1_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_preset_data_1_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_preset_data_1_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAEY}
{\bkmkend AAAAAAAAEY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dac_preset_data_2_daccode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_preset_data_2_daccode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_preset_data_2_daccode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAEZ}
{\bkmkend AAAAAAAAEZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x17 r/w dac_preset_data_2 DAC preset activated by {\b device_control} {\f2 xxxx111111111111}  daccode 12-bit DAC code \par
}}
{\xe \v dac_preset_data_2_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_preset_data_2_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dac_preset_data_2_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAFA}
{\bkmkend AAAAAAAAFA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dev_id_IFMODE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dev_id_IFMODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dev_id_IFMODE\~ 0x0300}}
\par
{\bkmkstart AAAAAAAAFB}
{\bkmkend AAAAAAAAFB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dev_id_IFSP\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dev_id_IFSP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dev_id_IFSP\~ 0x00c0}}
\par
{\bkmkstart AAAAAAAAFC}
{\bkmkend AAAAAAAAFC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dev_id_NBRPRTS\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dev_id_NBRPRTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dev_id_NBRPRTS\~ 0x0030}}
\par
{\bkmkstart AAAAAAAAFD}
{\bkmkend AAAAAAAAFD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dev_id_PART\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dev_id_PART}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dev_id_PART\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAFE}
{\bkmkend AAAAAAAAFE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x00 r/o dev_id Device Identification {\f2 1111xxxxxxxxxxxx}  PART Part field {\f2 xxxx11xxxxxxxxxx}  REV Revision {\f2 xxxxxx11xxxxxxxx}  IFMODE Inteface Mode {\f2 xxxxxxxx11xxxxxx}  IFSP Inteface Speed {\f2 xxxxxxxxxx11xxxx}  NBRPRTS Number of ports {\f2 xxxxxxxxxxxx11xx}  RES Resolution {\f2 xxxxxxxxxxxxxx11}  VRNG Voltage Range \par
}}
{\xe \v dev_id_RES\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dev_id_RES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dev_id_RES\~ 0x000c}}
\par
{\bkmkstart AAAAAAAAFF}
{\bkmkend AAAAAAAAFF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dev_id_REV\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dev_id_REV}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dev_id_REV\~ 0x0c00}}
\par
{\bkmkstart AAAAAAAAFG}
{\bkmkend AAAAAAAAFG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v dev_id_VRNG\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dev_id_VRNG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define dev_id_VRNG\~ 0x0003}}
\par
{\bkmkstart AAAAAAAAFH}
{\bkmkend AAAAAAAAFH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_ADCCONV\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_ADCCONV}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_ADCCONV\~ 0x0030}}
\par
{\bkmkstart AAAAAAAAFI}
{\bkmkend AAAAAAAAFI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_ADCCTL\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_ADCCTL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_ADCCTL\~ 0x0003}}
\par
{\bkmkstart AAAAAAAAFJ}
{\bkmkend AAAAAAAAFJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_BRST\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_BRST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_BRST\~ 0x4000}}
\par
{\bkmkstart AAAAAAAAFK}
{\bkmkend AAAAAAAAFK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_DACCTL\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_DACCTL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_DACCTL\~ 0x000c}}
\par
{\bkmkstart AAAAAAAAFL}
{\bkmkend AAAAAAAAFL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_DACREF\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_DACREF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_DACREF\~ 0x0040}}
\par
{\bkmkstart AAAAAAAAFM}
{\bkmkend AAAAAAAAFM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_DESIGNVALUE\~ 0x00f2}}
\par
{\bkmkstart AAAAAAAAFN}
{\bkmkend AAAAAAAAFN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_LPEN\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_LPEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_LPEN\~ 0x2000}}
\par
{\bkmkstart AAAAAAAAFO}
{\bkmkend AAAAAAAAFO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_RESET\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_RESET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_RESET\~ 0x8000}}
\par
{\bkmkstart AAAAAAAAFP}
{\bkmkend AAAAAAAAFP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0f r/o reserved_0F reserved }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x10 r/w device_control Global device control register {\f2 1xxxxxxxxxxxxxxx}  RESET Soft reset command {\f2 x1xxxxxxxxxxxxxx}  BRST Burst Mode {\f2 xx1xxxxxxxxxxxxx}  LPEN Low Power Enable {\f2 xxx1xxxxxxxxxxxx}  RS_CANCEL series resistance cancelation on external temperature monitors D0P/D0N and D1P/D1N {\f2 xxxx1xxxxxxxxxxx}  TMPPER temperature monitor period {\f2 xxxxx1xxxxxxxxxx}  TMPCTLEXT1 monitor external temperature D1P/D1N {\f2 xxxxxx1xxxxxxxxx}  TMPCTLEXT0 monitor external temperature D0P/D0N {\f2 xxxxxxx1xxxxxxxx}  TMPCTLINT monitor internal temperature {\f2 xxxxxxxx1xxxxxxx}  THSHDN Thermal Shutdown {\f2 xxxxxxxxx1xxxxxx}  DACREF DAC voltage reference {\f2 xxxxxxxxxx11xxxx}  ADCCONV ADC conversion rate {\f2 xxxxxxxxxxxx11xx}  DACCTL DAC update mode {\f2 xxxxxxxxxxxxxx11}  ADCCTL ADC conversion mode \par
}}
{\xe \v device_control_RS_CANCEL\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_RS_CANCEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_RS_CANCEL\~ 0x1000}}
\par
{\bkmkstart AAAAAAAAFQ}
{\bkmkend AAAAAAAAFQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_THSHDN\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_THSHDN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_THSHDN\~ 0x0080}}
\par
{\bkmkstart AAAAAAAAFR}
{\bkmkend AAAAAAAAFR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_TMPCTLEXT0\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_TMPCTLEXT0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_TMPCTLEXT0\~ 0x0200}}
\par
{\bkmkstart AAAAAAAAFS}
{\bkmkend AAAAAAAAFS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_TMPCTLEXT1\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_TMPCTLEXT1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_TMPCTLEXT1\~ 0x0400}}
\par
{\bkmkstart AAAAAAAAFT}
{\bkmkend AAAAAAAAFT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_TMPCTLINT\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_TMPCTLINT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_TMPCTLINT\~ 0x0100}}
\par
{\bkmkstart AAAAAAAAFU}
{\bkmkend AAAAAAAAFU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v device_control_TMPPER\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control_TMPPER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define device_control_TMPPER\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAFV}
{\bkmkend AAAAAAAAFV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT00\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT00}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT00\~ 0x0001}}
\par
{\bkmkstart AAAAAAAAFW}
{\bkmkend AAAAAAAAFW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT01\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT01}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT01\~ 0x0002}}
\par
{\bkmkstart AAAAAAAAFX}
{\bkmkend AAAAAAAAFX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT02\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT02}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT02\~ 0x0004}}
\par
{\bkmkstart AAAAAAAAFY}
{\bkmkend AAAAAAAAFY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT03\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT03}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT03\~ 0x0008}}
\par
{\bkmkstart AAAAAAAAFZ}
{\bkmkend AAAAAAAAFZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT04\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT04}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT04\~ 0x0010}}
\par
{\bkmkstart AAAAAAAAGA}
{\bkmkend AAAAAAAAGA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT05\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT05}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT05\~ 0x0020}}
\par
{\bkmkstart AAAAAAAAGB}
{\bkmkend AAAAAAAAGB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT06\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT06}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT06\~ 0x0040}}
\par
{\bkmkstart AAAAAAAAGC}
{\bkmkend AAAAAAAAGC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT07\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT07}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT07\~ 0x0080}}
\par
{\bkmkstart AAAAAAAAGD}
{\bkmkend AAAAAAAAGD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT08\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT08}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT08\~ 0x0100}}
\par
{\bkmkstart AAAAAAAAGE}
{\bkmkend AAAAAAAAGE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT09\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT09}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT09\~ 0x0200}}
\par
{\bkmkstart AAAAAAAAGF}
{\bkmkend AAAAAAAAGF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT10\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT10}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT10\~ 0x0400}}
\par
{\bkmkstart AAAAAAAAGG}
{\bkmkend AAAAAAAAGG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT11\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT11\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAGH}
{\bkmkend AAAAAAAAGH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT12\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT12}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT12\~ 0x1000}}
\par
{\bkmkstart AAAAAAAAGI}
{\bkmkend AAAAAAAAGI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT13\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT13}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT13\~ 0x2000}}
\par
{\bkmkstart AAAAAAAAGJ}
{\bkmkend AAAAAAAAGJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT14\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT14}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT14\~ 0x4000}}
\par
{\bkmkstart AAAAAAAAGK}
{\bkmkend AAAAAAAAGK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_15_to_0_GPIDAT15\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0_GPIDAT15}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_15_to_0_GPIDAT15\~ 0x8000}}
\par
{\bkmkstart AAAAAAAAGL}
{\bkmkend AAAAAAAAGL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0b r/o gpi_data_15_to_0 GPI input ports data {\f2 1xxxxxxxxxxxxxxx}  GPIDAT15 GPIDAT[15] {\f2 x1xxxxxxxxxxxxxx}  GPIDAT14 GPIDAT[14] {\f2 xx1xxxxxxxxxxxxx}  GPIDAT13 GPIDAT[13] {\f2 xxx1xxxxxxxxxxxx}  GPIDAT12 GPIDAT[12] {\f2 xxxx1xxxxxxxxxxx}  GPIDAT11 GPIDAT[11] {\f2 xxxxx1xxxxxxxxxx}  GPIDAT10 GPIDAT[10] {\f2 xxxxxx1xxxxxxxxx}  GPIDAT09 GPIDAT[9] {\f2 xxxxxxx1xxxxxxxx}  GPIDAT08 GPIDAT[8] {\f2 xxxxxxxx1xxxxxxx}  GPIDAT07 GPIDAT[7] {\f2 xxxxxxxxx1xxxxxx}  GPIDAT06 GPIDAT[6] {\f2 xxxxxxxxxx1xxxxx}  GPIDAT05 GPIDAT[5] {\f2 xxxxxxxxxxx1xxxx}  GPIDAT04 GPIDAT[4] {\f2 xxxxxxxxxxxx1xxx}  GPIDAT03 GPIDAT[3] {\f2 xxxxxxxxxxxxx1xx}  GPIDAT02 GPIDAT[2] {\f2 xxxxxxxxxxxxxx1x}  GPIDAT01 GPIDAT[1] {\f2 xxxxxxxxxxxxxxx1}  GPIDAT00 GPIDAT[0] \par
}}
{\xe \v gpi_data_19_to_16_GPIDAT16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT16}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT16\~ 0x0001}}
\par
{\bkmkstart AAAAAAAAGM}
{\bkmkend AAAAAAAAGM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT17\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT17\~ 0x0002}}
\par
{\bkmkstart AAAAAAAAGN}
{\bkmkend AAAAAAAAGN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT18\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT18}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT18\~ 0x0004}}
\par
{\bkmkstart AAAAAAAAGO}
{\bkmkend AAAAAAAAGO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT19\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT19}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT19\~ 0x0008}}
\par
{\bkmkstart AAAAAAAAGP}
{\bkmkend AAAAAAAAGP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT20\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT20}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT20\~ 0x0010}}
\par
{\bkmkstart AAAAAAAAGQ}
{\bkmkend AAAAAAAAGQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT21\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT21}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT21\~ 0x0020}}
\par
{\bkmkstart AAAAAAAAGR}
{\bkmkend AAAAAAAAGR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT22\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT22}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT22\~ 0x0040}}
\par
{\bkmkstart AAAAAAAAGS}
{\bkmkend AAAAAAAAGS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT23\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT23\~ 0x0080}}
\par
{\bkmkstart AAAAAAAAGT}
{\bkmkend AAAAAAAAGT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT24\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT24}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT24\~ 0x0100}}
\par
{\bkmkstart AAAAAAAAGU}
{\bkmkend AAAAAAAAGU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT25\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT25}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT25\~ 0x0200}}
\par
{\bkmkstart AAAAAAAAGV}
{\bkmkend AAAAAAAAGV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT26\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT26}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT26\~ 0x0400}}
\par
{\bkmkstart AAAAAAAAGW}
{\bkmkend AAAAAAAAGW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT27\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT27}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT27\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAGX}
{\bkmkend AAAAAAAAGX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT28\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT28}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT28\~ 0x1000}}
\par
{\bkmkstart AAAAAAAAGY}
{\bkmkend AAAAAAAAGY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT29\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT29}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT29\~ 0x2000}}
\par
{\bkmkstart AAAAAAAAGZ}
{\bkmkend AAAAAAAAGZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT30\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT30}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT30\~ 0x4000}}
\par
{\bkmkstart AAAAAAAAHA}
{\bkmkend AAAAAAAAHA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_data_19_to_16_GPIDAT31\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16_GPIDAT31}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_data_19_to_16_GPIDAT31\~ 0x8000}}
\par
{\bkmkstart AAAAAAAAHB}
{\bkmkend AAAAAAAAHB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0c r/o gpi_data_19_to_16 GPI input ports data {\f2 1xxxxxxxxxxxxxxx}  GPIDAT31 GPIDAT[31] {\f2 x1xxxxxxxxxxxxxx}  GPIDAT30 GPIDAT[30] {\f2 xx1xxxxxxxxxxxxx}  GPIDAT29 GPIDAT[29] {\f2 xxx1xxxxxxxxxxxx}  GPIDAT28 GPIDAT[28] {\f2 xxxx1xxxxxxxxxxx}  GPIDAT27 GPIDAT[27] {\f2 xxxxx1xxxxxxxxxx}  GPIDAT26 GPIDAT[26] {\f2 xxxxxx1xxxxxxxxx}  GPIDAT25 GPIDAT[25] {\f2 xxxxxxx1xxxxxxxx}  GPIDAT24 GPIDAT[24] {\f2 xxxxxxxx1xxxxxxx}  GPIDAT23 GPIDAT[23] {\f2 xxxxxxxxx1xxxxxx}  GPIDAT22 GPIDAT[22] {\f2 xxxxxxxxxx1xxxxx}  GPIDAT21 GPIDAT[21] {\f2 xxxxxxxxxxx1xxxx}  GPIDAT20 GPIDAT[20] {\f2 xxxxxxxxxxxx1xxx}  GPIDAT19 GPIDAT[19] {\f2 xxxxxxxxxxxxx1xx}  GPIDAT18 GPIDAT[18] {\f2 xxxxxxxxxxxxxx1x}  GPIDAT17 GPIDAT[17] {\f2 xxxxxxxxxxxxxxx1}  GPIDAT16 GPIDAT[16] \par
}}
{\xe \v gpi_irqmode_15_to_8_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_15_to_8_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_15_to_8_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAHC}
{\bkmkend AAAAAAAAHC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_15_to_8_GPIMD08\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_15_to_8_GPIMD08}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_15_to_8_GPIMD08\~ 0x0003}}
\par
{\bkmkstart AAAAAAAAHD}
{\bkmkend AAAAAAAAHD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_15_to_8_GPIMD09\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_15_to_8_GPIMD09}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_15_to_8_GPIMD09\~ 0x000c}}
\par
{\bkmkstart AAAAAAAAHE}
{\bkmkend AAAAAAAAHE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_15_to_8_GPIMD10\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_15_to_8_GPIMD10}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_15_to_8_GPIMD10\~ 0x0030}}
\par
{\bkmkstart AAAAAAAAHF}
{\bkmkend AAAAAAAAHF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_15_to_8_GPIMD11\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_15_to_8_GPIMD11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_15_to_8_GPIMD11\~ 0x00c0}}
\par
{\bkmkstart AAAAAAAAHG}
{\bkmkend AAAAAAAAHG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_15_to_8_GPIMD12\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_15_to_8_GPIMD12}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_15_to_8_GPIMD12\~ 0x0300}}
\par
{\bkmkstart AAAAAAAAHH}
{\bkmkend AAAAAAAAHH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_15_to_8_GPIMD13\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_15_to_8_GPIMD13}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_15_to_8_GPIMD13\~ 0x0c00}}
\par
{\bkmkstart AAAAAAAAHI}
{\bkmkend AAAAAAAAHI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_15_to_8_GPIMD14\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_15_to_8_GPIMD14}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_15_to_8_GPIMD14\~ 0x3000}}
\par
{\bkmkstart AAAAAAAAHJ}
{\bkmkend AAAAAAAAHJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_15_to_8_GPIMD15\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_15_to_8_GPIMD15}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_15_to_8_GPIMD15\~ 0xc000}}
\par
{\bkmkstart AAAAAAAAHK}
{\bkmkend AAAAAAAAHK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x13 r/w gpi_irqmode_15_to_8 xxxxxx {\f2 11xxxxxxxxxxxxxx}  GPIMD15 GPIMD[15] {\f2 xx11xxxxxxxxxxxx}  GPIMD14 GPIMD[14] {\f2 xxxx11xxxxxxxxxx}  GPIMD13 GPIMD[13] {\f2 xxxxxx11xxxxxxxx}  GPIMD12 GPIMD[12] {\f2 xxxxxxxx11xxxxxx}  GPIMD11 GPIMD[11] {\f2 xxxxxxxxxx11xxxx}  GPIMD10 GPIMD[10] {\f2 xxxxxxxxxxxx11xx}  GPIMD09 GPIMD[9] {\f2 xxxxxxxxxxxxxx11}  GPIMD08 GPIMD[8] \par
}}
{\xe \v gpi_irqmode_19_to_16_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_19_to_16_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_19_to_16_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAHL}
{\bkmkend AAAAAAAAHL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_19_to_16_GPIMD16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_19_to_16_GPIMD16}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_19_to_16_GPIMD16\~ 0x0003}}
\par
{\bkmkstart AAAAAAAAHM}
{\bkmkend AAAAAAAAHM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_19_to_16_GPIMD17\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_19_to_16_GPIMD17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_19_to_16_GPIMD17\~ 0x000c}}
\par
{\bkmkstart AAAAAAAAHN}
{\bkmkend AAAAAAAAHN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_19_to_16_GPIMD18\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_19_to_16_GPIMD18}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_19_to_16_GPIMD18\~ 0x0030}}
\par
{\bkmkstart AAAAAAAAHO}
{\bkmkend AAAAAAAAHO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_19_to_16_GPIMD19\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_19_to_16_GPIMD19}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_19_to_16_GPIMD19\~ 0x00c0}}
\par
{\bkmkstart AAAAAAAAHP}
{\bkmkend AAAAAAAAHP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_19_to_16_GPIMD20\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_19_to_16_GPIMD20}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_19_to_16_GPIMD20\~ 0x0300}}
\par
{\bkmkstart AAAAAAAAHQ}
{\bkmkend AAAAAAAAHQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_19_to_16_GPIMD21\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_19_to_16_GPIMD21}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_19_to_16_GPIMD21\~ 0x0c00}}
\par
{\bkmkstart AAAAAAAAHR}
{\bkmkend AAAAAAAAHR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_19_to_16_GPIMD22\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_19_to_16_GPIMD22}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_19_to_16_GPIMD22\~ 0x3000}}
\par
{\bkmkstart AAAAAAAAHS}
{\bkmkend AAAAAAAAHS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_19_to_16_GPIMD23\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_19_to_16_GPIMD23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_19_to_16_GPIMD23\~ 0xc000}}
\par
{\bkmkstart AAAAAAAAHT}
{\bkmkend AAAAAAAAHT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x14 r/w gpi_irqmode_19_to_16 xxxxxx {\f2 11xxxxxxxxxxxxxx}  GPIMD23 GPIMD[23] {\f2 xx11xxxxxxxxxxxx}  GPIMD22 GPIMD[22] {\f2 xxxx11xxxxxxxxxx}  GPIMD21 GPIMD[21] {\f2 xxxxxx11xxxxxxxx}  GPIMD20 GPIMD[20] {\f2 xxxxxxxx11xxxxxx}  GPIMD19 GPIMD[19] {\f2 xxxxxxxxxx11xxxx}  GPIMD18 GPIMD[18] {\f2 xxxxxxxxxxxx11xx}  GPIMD17 GPIMD[17] {\f2 xxxxxxxxxxxxxx11}  GPIMD16 GPIMD[16] \par
}}
{\xe \v gpi_irqmode_31_to_24_GPIMD24\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_31_to_24_GPIMD24}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_31_to_24_GPIMD24\~ 0x0003}}
\par
{\bkmkstart AAAAAAAAHU}
{\bkmkend AAAAAAAAHU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_31_to_24_GPIMD25\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_31_to_24_GPIMD25}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_31_to_24_GPIMD25\~ 0x000c}}
\par
{\bkmkstart AAAAAAAAHV}
{\bkmkend AAAAAAAAHV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_31_to_24_GPIMD26\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_31_to_24_GPIMD26}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_31_to_24_GPIMD26\~ 0x0030}}
\par
{\bkmkstart AAAAAAAAHW}
{\bkmkend AAAAAAAAHW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_31_to_24_GPIMD27\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_31_to_24_GPIMD27}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_31_to_24_GPIMD27\~ 0x00c0}}
\par
{\bkmkstart AAAAAAAAHX}
{\bkmkend AAAAAAAAHX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_31_to_24_GPIMD28\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_31_to_24_GPIMD28}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_31_to_24_GPIMD28\~ 0x0300}}
\par
{\bkmkstart AAAAAAAAHY}
{\bkmkend AAAAAAAAHY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_31_to_24_GPIMD29\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_31_to_24_GPIMD29}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_31_to_24_GPIMD29\~ 0x0c00}}
\par
{\bkmkstart AAAAAAAAHZ}
{\bkmkend AAAAAAAAHZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_31_to_24_GPIMD30\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_31_to_24_GPIMD30}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_31_to_24_GPIMD30\~ 0x3000}}
\par
{\bkmkstart AAAAAAAAIA}
{\bkmkend AAAAAAAAIA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_31_to_24_GPIMD31\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_31_to_24_GPIMD31}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_31_to_24_GPIMD31\~ 0xc000}}
\par
{\bkmkstart AAAAAAAAIB}
{\bkmkend AAAAAAAAIB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x15 r/w gpi_irqmode_31_to_24 xxxxxx {\f2 11xxxxxxxxxxxxxx}  GPIMD31 GPIMD[31] {\f2 xx11xxxxxxxxxxxx}  GPIMD30 GPIMD[30] {\f2 xxxx11xxxxxxxxxx}  GPIMD29 GPIMD[29] {\f2 xxxxxx11xxxxxxxx}  GPIMD28 GPIMD[28] {\f2 xxxxxxxx11xxxxxx}  GPIMD27 GPIMD[27] {\f2 xxxxxxxxxx11xxxx}  GPIMD26 GPIMD[26] {\f2 xxxxxxxxxxxx11xx}  GPIMD25 GPIMD[25] {\f2 xxxxxxxxxxxxxx11}  GPIMD24 GPIMD[24] \par
}}
{\xe \v gpi_irqmode_7_to_0_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_7_to_0_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_7_to_0_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAIC}
{\bkmkend AAAAAAAAIC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_7_to_0_GPIMD00\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_7_to_0_GPIMD00}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_7_to_0_GPIMD00\~ 0x0003}}
\par
{\bkmkstart AAAAAAAAID}
{\bkmkend AAAAAAAAID}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_7_to_0_GPIMD01\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_7_to_0_GPIMD01}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_7_to_0_GPIMD01\~ 0x000c}}
\par
{\bkmkstart AAAAAAAAIE}
{\bkmkend AAAAAAAAIE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_7_to_0_GPIMD02\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_7_to_0_GPIMD02}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_7_to_0_GPIMD02\~ 0x0030}}
\par
{\bkmkstart AAAAAAAAIF}
{\bkmkend AAAAAAAAIF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_7_to_0_GPIMD03\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_7_to_0_GPIMD03}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_7_to_0_GPIMD03\~ 0x00c0}}
\par
{\bkmkstart AAAAAAAAIG}
{\bkmkend AAAAAAAAIG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_7_to_0_GPIMD04\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_7_to_0_GPIMD04}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_7_to_0_GPIMD04\~ 0x0300}}
\par
{\bkmkstart AAAAAAAAIH}
{\bkmkend AAAAAAAAIH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_7_to_0_GPIMD05\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_7_to_0_GPIMD05}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_7_to_0_GPIMD05\~ 0x0c00}}
\par
{\bkmkstart AAAAAAAAII}
{\bkmkend AAAAAAAAII}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_7_to_0_GPIMD06\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_7_to_0_GPIMD06}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_7_to_0_GPIMD06\~ 0x3000}}
\par
{\bkmkstart AAAAAAAAIJ}
{\bkmkend AAAAAAAAIJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_irqmode_7_to_0_GPIMD07\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_7_to_0_GPIMD07}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_irqmode_7_to_0_GPIMD07\~ 0xc000}}
\par
{\bkmkstart AAAAAAAAIK}
{\bkmkend AAAAAAAAIK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x12 r/w gpi_irqmode_7_to_0 xxxxxx {\f2 11xxxxxxxxxxxxxx}  GPIMD07 GPIMD[7] {\f2 xx11xxxxxxxxxxxx}  GPIMD06 GPIMD[6] {\f2 xxxx11xxxxxxxxxx}  GPIMD05 GPIMD[5] {\f2 xxxxxx11xxxxxxxx}  GPIMD04 GPIMD[4] {\f2 xxxxxxxx11xxxxxx}  GPIMD03 GPIMD[3] {\f2 xxxxxxxxxx11xxxx}  GPIMD02 GPIMD[2] {\f2 xxxxxxxxxxxx11xx}  GPIMD01 GPIMD[1] {\f2 xxxxxxxxxxxxxx11}  GPIMD00 GPIMD[0] \par
}}
{\xe \v gpi_status_15_to_0_GPIST00\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST00}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST00\~ 0x0001}}
\par
{\bkmkstart AAAAAAAAIL}
{\bkmkend AAAAAAAAIL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST01\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST01}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST01\~ 0x0002}}
\par
{\bkmkstart AAAAAAAAIM}
{\bkmkend AAAAAAAAIM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST02\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST02}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST02\~ 0x0004}}
\par
{\bkmkstart AAAAAAAAIN}
{\bkmkend AAAAAAAAIN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST03\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST03}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST03\~ 0x0008}}
\par
{\bkmkstart AAAAAAAAIO}
{\bkmkend AAAAAAAAIO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST04\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST04}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST04\~ 0x0010}}
\par
{\bkmkstart AAAAAAAAIP}
{\bkmkend AAAAAAAAIP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST05\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST05}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST05\~ 0x0020}}
\par
{\bkmkstart AAAAAAAAIQ}
{\bkmkend AAAAAAAAIQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST06\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST06}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST06\~ 0x0040}}
\par
{\bkmkstart AAAAAAAAIR}
{\bkmkend AAAAAAAAIR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST07\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST07}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST07\~ 0x0080}}
\par
{\bkmkstart AAAAAAAAIS}
{\bkmkend AAAAAAAAIS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST08\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST08}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST08\~ 0x0100}}
\par
{\bkmkstart AAAAAAAAIT}
{\bkmkend AAAAAAAAIT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST09\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST09}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST09\~ 0x0200}}
\par
{\bkmkstart AAAAAAAAIU}
{\bkmkend AAAAAAAAIU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST10\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST10}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST10\~ 0x0400}}
\par
{\bkmkstart AAAAAAAAIV}
{\bkmkend AAAAAAAAIV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST11\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST11\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAIW}
{\bkmkend AAAAAAAAIW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST12\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST12}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST12\~ 0x1000}}
\par
{\bkmkstart AAAAAAAAIX}
{\bkmkend AAAAAAAAIX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST13\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST13}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST13\~ 0x2000}}
\par
{\bkmkstart AAAAAAAAIY}
{\bkmkend AAAAAAAAIY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST14\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST14}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST14\~ 0x4000}}
\par
{\bkmkstart AAAAAAAAIZ}
{\bkmkend AAAAAAAAIZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_15_to_0_GPIST15\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0_GPIST15}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_15_to_0_GPIST15\~ 0x8000}}
\par
{\bkmkstart AAAAAAAAJA}
{\bkmkend AAAAAAAAJA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x06 r/o gpi_status_15_to_0 GPI event ready {\f2 1xxxxxxxxxxxxxxx}  GPIST15 GPIST[15] {\f2 x1xxxxxxxxxxxxxx}  GPIST14 GPIST[14] {\f2 xx1xxxxxxxxxxxxx}  GPIST13 GPIST[13] {\f2 xxx1xxxxxxxxxxxx}  GPIST12 GPIST[12] {\f2 xxxx1xxxxxxxxxxx}  GPIST11 GPIST[11] {\f2 xxxxx1xxxxxxxxxx}  GPIST10 GPIST[10] {\f2 xxxxxx1xxxxxxxxx}  GPIST09 GPIST[9] {\f2 xxxxxxx1xxxxxxxx}  GPIST08 GPIST[8] {\f2 xxxxxxxx1xxxxxxx}  GPIST07 GPIST[7] {\f2 xxxxxxxxx1xxxxxx}  GPIST06 GPIST[6] {\f2 xxxxxxxxxx1xxxxx}  GPIST05 GPIST[5] {\f2 xxxxxxxxxxx1xxxx}  GPIST04 GPIST[4] {\f2 xxxxxxxxxxxx1xxx}  GPIST03 GPIST[3] {\f2 xxxxxxxxxxxxx1xx}  GPIST02 GPIST[2] {\f2 xxxxxxxxxxxxxx1x}  GPIST01 GPIST[1] {\f2 xxxxxxxxxxxxxxx1}  GPIST00 GPIST[0] \par
}}
{\xe \v gpi_status_19_to_16_GPIST16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST16}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST16\~ 0x0001}}
\par
{\bkmkstart AAAAAAAAJB}
{\bkmkend AAAAAAAAJB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST17\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST17\~ 0x0002}}
\par
{\bkmkstart AAAAAAAAJC}
{\bkmkend AAAAAAAAJC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST18\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST18}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST18\~ 0x0004}}
\par
{\bkmkstart AAAAAAAAJD}
{\bkmkend AAAAAAAAJD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST19\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST19}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST19\~ 0x0008}}
\par
{\bkmkstart AAAAAAAAJE}
{\bkmkend AAAAAAAAJE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST20\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST20}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST20\~ 0x0010}}
\par
{\bkmkstart AAAAAAAAJF}
{\bkmkend AAAAAAAAJF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST21\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST21}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST21\~ 0x0020}}
\par
{\bkmkstart AAAAAAAAJG}
{\bkmkend AAAAAAAAJG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST22\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST22}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST22\~ 0x0040}}
\par
{\bkmkstart AAAAAAAAJH}
{\bkmkend AAAAAAAAJH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST23\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST23\~ 0x0080}}
\par
{\bkmkstart AAAAAAAAJI}
{\bkmkend AAAAAAAAJI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST24\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST24}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST24\~ 0x0100}}
\par
{\bkmkstart AAAAAAAAJJ}
{\bkmkend AAAAAAAAJJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST25\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST25}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST25\~ 0x0200}}
\par
{\bkmkstart AAAAAAAAJK}
{\bkmkend AAAAAAAAJK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST26\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST26}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST26\~ 0x0400}}
\par
{\bkmkstart AAAAAAAAJL}
{\bkmkend AAAAAAAAJL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST27\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST27}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST27\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAJM}
{\bkmkend AAAAAAAAJM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST28\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST28}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST28\~ 0x1000}}
\par
{\bkmkstart AAAAAAAAJN}
{\bkmkend AAAAAAAAJN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST29\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST29}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST29\~ 0x2000}}
\par
{\bkmkstart AAAAAAAAJO}
{\bkmkend AAAAAAAAJO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST30\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST30}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST30\~ 0x4000}}
\par
{\bkmkstart AAAAAAAAJP}
{\bkmkend AAAAAAAAJP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpi_status_19_to_16_GPIST31\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16_GPIST31}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpi_status_19_to_16_GPIST31\~ 0x8000}}
\par
{\bkmkstart AAAAAAAAJQ}
{\bkmkend AAAAAAAAJQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x07 r/o gpi_status_19_to_16 GPI event ready {\f2 1xxxxxxxxxxxxxxx}  GPIST31 GPIST[31] {\f2 x1xxxxxxxxxxxxxx}  GPIST30 GPIST[30] {\f2 xx1xxxxxxxxxxxxx}  GPIST29 GPIST[29] {\f2 xxx1xxxxxxxxxxxx}  GPIST28 GPIST[28] {\f2 xxxx1xxxxxxxxxxx}  GPIST27 GPIST[27] {\f2 xxxxx1xxxxxxxxxx}  GPIST26 GPIST[26] {\f2 xxxxxx1xxxxxxxxx}  GPIST25 GPIST[25] {\f2 xxxxxxx1xxxxxxxx}  GPIST24 GPIST[24] {\f2 xxxxxxxx1xxxxxxx}  GPIST23 GPIST[23] {\f2 xxxxxxxxx1xxxxxx}  GPIST22 GPIST[22] {\f2 xxxxxxxxxx1xxxxx}  GPIST21 GPIST[21] {\f2 xxxxxxxxxxx1xxxx}  GPIST20 GPIST[20] {\f2 xxxxxxxxxxxx1xxx}  GPIST19 GPIST[19] {\f2 xxxxxxxxxxxxx1xx}  GPIST18 GPIST[18] {\f2 xxxxxxxxxxxxxx1x}  GPIST17 GPIST[17] {\f2 xxxxxxxxxxxxxxx1}  GPIST16 GPIST[16] \par
}}
{\xe \v gpo_data_15_to_0_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAJR}
{\bkmkend AAAAAAAAJR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT00\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT00}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT00\~ 0x0001}}
\par
{\bkmkstart AAAAAAAAJS}
{\bkmkend AAAAAAAAJS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT01\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT01}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT01\~ 0x0002}}
\par
{\bkmkstart AAAAAAAAJT}
{\bkmkend AAAAAAAAJT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT02\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT02}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT02\~ 0x0004}}
\par
{\bkmkstart AAAAAAAAJU}
{\bkmkend AAAAAAAAJU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT03\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT03}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT03\~ 0x0008}}
\par
{\bkmkstart AAAAAAAAJV}
{\bkmkend AAAAAAAAJV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT04\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT04}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT04\~ 0x0010}}
\par
{\bkmkstart AAAAAAAAJW}
{\bkmkend AAAAAAAAJW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT05\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT05}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT05\~ 0x0020}}
\par
{\bkmkstart AAAAAAAAJX}
{\bkmkend AAAAAAAAJX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT06\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT06}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT06\~ 0x0040}}
\par
{\bkmkstart AAAAAAAAJY}
{\bkmkend AAAAAAAAJY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT07\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT07}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT07\~ 0x0080}}
\par
{\bkmkstart AAAAAAAAJZ}
{\bkmkend AAAAAAAAJZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT08\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT08}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT08\~ 0x0100}}
\par
{\bkmkstart AAAAAAAAKA}
{\bkmkend AAAAAAAAKA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT09\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT09}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT09\~ 0x0200}}
\par
{\bkmkstart AAAAAAAAKB}
{\bkmkend AAAAAAAAKB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT10\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT10}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT10\~ 0x0400}}
\par
{\bkmkstart AAAAAAAAKC}
{\bkmkend AAAAAAAAKC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT11\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT11\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAKD}
{\bkmkend AAAAAAAAKD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT12\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT12}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT12\~ 0x1000}}
\par
{\bkmkstart AAAAAAAAKE}
{\bkmkend AAAAAAAAKE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT13\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT13}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT13\~ 0x2000}}
\par
{\bkmkstart AAAAAAAAKF}
{\bkmkend AAAAAAAAKF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT14\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT14}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT14\~ 0x4000}}
\par
{\bkmkstart AAAAAAAAKG}
{\bkmkend AAAAAAAAKG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_15_to_0_GPODAT15\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0_GPODAT15}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_15_to_0_GPODAT15\~ 0x8000}}
\par
{\bkmkstart AAAAAAAAKH}
{\bkmkend AAAAAAAAKH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0d r/w gpo_data_15_to_0 GPO output ports data {\f2 1xxxxxxxxxxxxxxx}  GPODAT15 GPODAT[15] {\f2 x1xxxxxxxxxxxxxx}  GPODAT14 GPODAT[14] {\f2 xx1xxxxxxxxxxxxx}  GPODAT13 GPODAT[13] {\f2 xxx1xxxxxxxxxxxx}  GPODAT12 GPODAT[12] {\f2 xxxx1xxxxxxxxxxx}  GPODAT11 GPODAT[11] {\f2 xxxxx1xxxxxxxxxx}  GPODAT10 GPODAT[10] {\f2 xxxxxx1xxxxxxxxx}  GPODAT09 GPODAT[9] {\f2 xxxxxxx1xxxxxxxx}  GPODAT08 GPODAT[8] {\f2 xxxxxxxx1xxxxxxx}  GPODAT07 GPODAT[7] {\f2 xxxxxxxxx1xxxxxx}  GPODAT06 GPODAT[6] {\f2 xxxxxxxxxx1xxxxx}  GPODAT05 GPODAT[5] {\f2 xxxxxxxxxxx1xxxx}  GPODAT04 GPODAT[4] {\f2 xxxxxxxxxxxx1xxx}  GPODAT03 GPODAT[3] {\f2 xxxxxxxxxxxxx1xx}  GPODAT02 GPODAT[2] {\f2 xxxxxxxxxxxxxx1x}  GPODAT01 GPODAT[1] {\f2 xxxxxxxxxxxxxxx1}  GPODAT00 GPODAT[0] \par
}}
{\xe \v gpo_data_19_to_16_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAKI}
{\bkmkend AAAAAAAAKI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT16}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT16\~ 0x0001}}
\par
{\bkmkstart AAAAAAAAKJ}
{\bkmkend AAAAAAAAKJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT17\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT17\~ 0x0002}}
\par
{\bkmkstart AAAAAAAAKK}
{\bkmkend AAAAAAAAKK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT18\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT18}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT18\~ 0x0004}}
\par
{\bkmkstart AAAAAAAAKL}
{\bkmkend AAAAAAAAKL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT19\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT19}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT19\~ 0x0008}}
\par
{\bkmkstart AAAAAAAAKM}
{\bkmkend AAAAAAAAKM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT20\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT20}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT20\~ 0x0010}}
\par
{\bkmkstart AAAAAAAAKN}
{\bkmkend AAAAAAAAKN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT21\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT21}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT21\~ 0x0020}}
\par
{\bkmkstart AAAAAAAAKO}
{\bkmkend AAAAAAAAKO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT22\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT22}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT22\~ 0x0040}}
\par
{\bkmkstart AAAAAAAAKP}
{\bkmkend AAAAAAAAKP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT23\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT23\~ 0x0080}}
\par
{\bkmkstart AAAAAAAAKQ}
{\bkmkend AAAAAAAAKQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT24\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT24}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT24\~ 0x0100}}
\par
{\bkmkstart AAAAAAAAKR}
{\bkmkend AAAAAAAAKR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT25\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT25}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT25\~ 0x0200}}
\par
{\bkmkstart AAAAAAAAKS}
{\bkmkend AAAAAAAAKS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT26\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT26}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT26\~ 0x0400}}
\par
{\bkmkstart AAAAAAAAKT}
{\bkmkend AAAAAAAAKT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT27\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT27}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT27\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAKU}
{\bkmkend AAAAAAAAKU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT28\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT28}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT28\~ 0x1000}}
\par
{\bkmkstart AAAAAAAAKV}
{\bkmkend AAAAAAAAKV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT29\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT29}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT29\~ 0x2000}}
\par
{\bkmkstart AAAAAAAAKW}
{\bkmkend AAAAAAAAKW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT30\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT30}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT30\~ 0x4000}}
\par
{\bkmkstart AAAAAAAAKX}
{\bkmkend AAAAAAAAKX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v gpo_data_19_to_16_GPODAT31\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16_GPODAT31}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define gpo_data_19_to_16_GPODAT31\~ 0x8000}}
\par
{\bkmkstart AAAAAAAAKY}
{\bkmkend AAAAAAAAKY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0e r/w gpo_data_19_to_16 GPO output ports data {\f2 1xxxxxxxxxxxxxxx}  GPODAT31 GPODAT[31] {\f2 x1xxxxxxxxxxxxxx}  GPODAT30 GPODAT[30] {\f2 xx1xxxxxxxxxxxxx}  GPODAT29 GPODAT[29] {\f2 xxx1xxxxxxxxxxxx}  GPODAT28 GPODAT[28] {\f2 xxxx1xxxxxxxxxxx}  GPODAT27 GPODAT[27] {\f2 xxxxx1xxxxxxxxxx}  GPODAT26 GPODAT[26] {\f2 xxxxxx1xxxxxxxxx}  GPODAT25 GPODAT[25] {\f2 xxxxxxx1xxxxxxxx}  GPODAT24 GPODAT[24] {\f2 xxxxxxxx1xxxxxxx}  GPODAT23 GPODAT[23] {\f2 xxxxxxxxx1xxxxxx}  GPODAT22 GPODAT[22] {\f2 xxxxxxxxxx1xxxxx}  GPODAT21 GPODAT[21] {\f2 xxxxxxxxxxx1xxxx}  GPODAT20 GPODAT[20] {\f2 xxxxxxxxxxxx1xxx}  GPODAT19 GPODAT[19] {\f2 xxxxxxxxxxxxx1xx}  GPODAT18 GPODAT[18] {\f2 xxxxxxxxxxxxxx1x}  GPODAT17 GPODAT[17] {\f2 xxxxxxxxxxxxxxx1}  GPODAT16 GPODAT[16] \par
}}
{\xe \v interrupt_flag_ADCDM\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_ADCDM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_ADCDM\~ 0x0004}}
\par
{\bkmkstart AAAAAAAAKZ}
{\bkmkend AAAAAAAAKZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_ADCDR\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_ADCDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_ADCDR\~ 0x0002}}
\par
{\bkmkstart AAAAAAAALA}
{\bkmkend AAAAAAAALA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_ADCFLAG\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_ADCFLAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_ADCFLAG\~ 0x0001}}
\par
{\bkmkstart AAAAAAAALB}
{\bkmkend AAAAAAAALB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_DACOI\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_DACOI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_DACOI\~ 0x0020}}
\par
{\bkmkstart AAAAAAAALC}
{\bkmkend AAAAAAAALC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_GPIDM\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_GPIDM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_GPIDM\~ 0x0010}}
\par
{\bkmkstart AAAAAAAALD}
{\bkmkend AAAAAAAALD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_GPIDR\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_GPIDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_GPIDR\~ 0x0008}}
\par
{\bkmkstart AAAAAAAALE}
{\bkmkend AAAAAAAALE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_TMPEXT1COLD\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_TMPEXT1COLD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_TMPEXT1COLD\~ 0x0400}}
\par
{\bkmkstart AAAAAAAALF}
{\bkmkend AAAAAAAALF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_TMPEXT1HOT\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_TMPEXT1HOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_TMPEXT1HOT\~ 0x0800}}
\par
{\bkmkstart AAAAAAAALG}
{\bkmkend AAAAAAAALG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_TMPEXT1NEW\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_TMPEXT1NEW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_TMPEXT1NEW\~ 0x0200}}
\par
{\bkmkstart AAAAAAAALH}
{\bkmkend AAAAAAAALH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_TMPEXT2COLD\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_TMPEXT2COLD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_TMPEXT2COLD\~ 0x2000}}
\par
{\bkmkstart AAAAAAAALI}
{\bkmkend AAAAAAAALI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_TMPEXT2HOT\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_TMPEXT2HOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_TMPEXT2HOT\~ 0x4000}}
\par
{\bkmkstart AAAAAAAALJ}
{\bkmkend AAAAAAAALJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_TMPEXT2NEW\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_TMPEXT2NEW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_TMPEXT2NEW\~ 0x1000}}
\par
{\bkmkstart AAAAAAAALK}
{\bkmkend AAAAAAAALK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_TMPINTCOLD\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_TMPINTCOLD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_TMPINTCOLD\~ 0x0080}}
\par
{\bkmkstart AAAAAAAALL}
{\bkmkend AAAAAAAALL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_TMPINTHOT\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_TMPINTHOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_TMPINTHOT\~ 0x0100}}
\par
{\bkmkstart AAAAAAAALM}
{\bkmkend AAAAAAAALM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_TMPINTNEW\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_TMPINTNEW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_TMPINTNEW\~ 0x0040}}
\par
{\bkmkstart AAAAAAAALN}
{\bkmkend AAAAAAAALN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_flag_VMON\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag_VMON}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_flag_VMON\~ 0x8000}}
\par
{\bkmkstart AAAAAAAALO}
{\bkmkend AAAAAAAALO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x01 r/o interrupt_flag Interrupt flags {\f2 1xxxxxxxxxxxxxxx}  VMON High Voltage Supply Monitor {\f2 x1xxxxxxxxxxxxxx}  TMPEXT2HOT External Temperature D1P/D1N Hot {\f2 xx1xxxxxxxxxxxxx}  TMPEXT2COLD External Temperature D1P/D1N Cold {\f2 xxx1xxxxxxxxxxxx}  TMPEXT2NEW External Temperature D1P/D1N New {\f2 xxxx1xxxxxxxxxxx}  TMPEXT1HOT External Temperature D0P/D0N Hot {\f2 xxxxx1xxxxxxxxxx}  TMPEXT1COLD External Temperature D0P/D0N Cold {\f2 xxxxxx1xxxxxxxxx}  TMPEXT1NEW External Temperature D0P/D0N New {\f2 xxxxxxx1xxxxxxxx}  TMPINTHOT Internal Temeprature Hot {\f2 xxxxxxxx1xxxxxxx}  TMPINTCOLD Internal Temeprature Cold {\f2 xxxxxxxxx1xxxxxx}  TMPINTNEW Internal Temeprature New {\f2 xxxxxxxxxx1xxxxx}  DACOI DAC over-current {\f2 xxxxxxxxxxx1xxxx}  GPIDM GPI event missed {\f2 xxxxxxxxxxxx1xxx}  GPIDR GPI event ready {\f2 xxxxxxxxxxxxx1xx}  ADCDM ADC data missed {\f2 xxxxxxxxxxxxxx1x}  ADCDR ADC data ready {\f2 xxxxxxxxxxxxxxx1}  ADCFLAG ADC conversion/sweep complete \par
}}
{\xe \v interrupt_mask_ADCDM\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_ADCDM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_ADCDM\~ 0x0004}}
\par
{\bkmkstart AAAAAAAALP}
{\bkmkend AAAAAAAALP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_ADCDR\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_ADCDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_ADCDR\~ 0x0002}}
\par
{\bkmkstart AAAAAAAALQ}
{\bkmkend AAAAAAAALQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_ADCFLAG\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_ADCFLAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_ADCFLAG\~ 0x0001}}
\par
{\bkmkstart AAAAAAAALR}
{\bkmkend AAAAAAAALR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_DACOI\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_DACOI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_DACOI\~ 0x0020}}
\par
{\bkmkstart AAAAAAAALS}
{\bkmkend AAAAAAAALS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_DESIGNVALUE\~ 0xffff}}
\par
{\bkmkstart AAAAAAAALT}
{\bkmkend AAAAAAAALT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_GPIDM\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_GPIDM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_GPIDM\~ 0x0010}}
\par
{\bkmkstart AAAAAAAALU}
{\bkmkend AAAAAAAALU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_GPIDR\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_GPIDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_GPIDR\~ 0x0008}}
\par
{\bkmkstart AAAAAAAALV}
{\bkmkend AAAAAAAALV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_TMPEXT1COLD\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_TMPEXT1COLD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_TMPEXT1COLD\~ 0x0400}}
\par
{\bkmkstart AAAAAAAALW}
{\bkmkend AAAAAAAALW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_TMPEXT1HOT\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_TMPEXT1HOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_TMPEXT1HOT\~ 0x0800}}
\par
{\bkmkstart AAAAAAAALX}
{\bkmkend AAAAAAAALX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_TMPEXT1NEW\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_TMPEXT1NEW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_TMPEXT1NEW\~ 0x0200}}
\par
{\bkmkstart AAAAAAAALY}
{\bkmkend AAAAAAAALY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_TMPEXT2COLD\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_TMPEXT2COLD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_TMPEXT2COLD\~ 0x2000}}
\par
{\bkmkstart AAAAAAAALZ}
{\bkmkend AAAAAAAALZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_TMPEXT2HOT\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_TMPEXT2HOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_TMPEXT2HOT\~ 0x4000}}
\par
{\bkmkstart AAAAAAAAMA}
{\bkmkend AAAAAAAAMA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_TMPEXT2NEW\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_TMPEXT2NEW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_TMPEXT2NEW\~ 0x1000}}
\par
{\bkmkstart AAAAAAAAMB}
{\bkmkend AAAAAAAAMB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_TMPINTCOLD\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_TMPINTCOLD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_TMPINTCOLD\~ 0x0080}}
\par
{\bkmkstart AAAAAAAAMC}
{\bkmkend AAAAAAAAMC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_TMPINTHOT\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_TMPINTHOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_TMPINTHOT\~ 0x0100}}
\par
{\bkmkstart AAAAAAAAMD}
{\bkmkend AAAAAAAAMD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_TMPINTNEW\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_TMPINTNEW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_TMPINTNEW\~ 0x0040}}
\par
{\bkmkstart AAAAAAAAME}
{\bkmkend AAAAAAAAME}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v interrupt_mask_VMON\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask_VMON}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define interrupt_mask_VMON\~ 0x8000}}
\par
{\bkmkstart AAAAAAAAMF}
{\bkmkend AAAAAAAAMF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x11 r/w interrupt_mask interrupt mask (1 = disable interrupt source) {\f2 1xxxxxxxxxxxxxxx}  VMON High Voltage Supply Monitor {\f2 x1xxxxxxxxxxxxxx}  TMPEXT2HOT External Temperature D1P/D1N Hot {\f2 xx1xxxxxxxxxxxxx}  TMPEXT2COLD External Temperature D1P/D1N Cold {\f2 xxx1xxxxxxxxxxxx}  TMPEXT2NEW External Temperature D1P/D1N New {\f2 xxxx1xxxxxxxxxxx}  TMPEXT1HOT External Temperature D0P/D0N Hot {\f2 xxxxx1xxxxxxxxxx}  TMPEXT1COLD External Temperature D0P/D0N Cold {\f2 xxxxxx1xxxxxxxxx}  TMPEXT1NEW External Temperature D0P/D0N New {\f2 xxxxxxx1xxxxxxxx}  TMPINTHOT Internal Temeprature Hot {\f2 xxxxxxxx1xxxxxxx}  TMPINTCOLD Internal Temeprature Cold {\f2 xxxxxxxxx1xxxxxx}  TMPINTNEW Internal Temeprature New {\f2 xxxxxxxxxx1xxxxx}  DACOI DAC over-current {\f2 xxxxxxxxxxx1xxxx}  GPIDM GPI event missed {\f2 xxxxxxxxxxxx1xxx}  GPIDR GPI event ready {\f2 xxxxxxxxxxxxx1xx}  ADCDM ADC data missed {\f2 xxxxxxxxxxxxxx1x}  ADCDR ADC data ready {\f2 xxxxxxxxxxxxxxx1}  ADCFLAG ADC conversion/sweep complete \par
}}
{\xe \v MAX11300Addr_SPI_Read\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:MAX11300Addr_SPI_Read}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define MAX11300Addr_SPI_Read( RegAddr)\~ ( (RegAddr << 1) | 1 )}}
\par
{\bkmkstart AAAAAAAAMG}
{\bkmkend AAAAAAAAMG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI first byte when reading {\b MAX11300} (7-bit address in bits 0x7E; LSB=1 for read) }}\par
}
{\xe \v MAX11300Addr_SPI_Write\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:MAX11300Addr_SPI_Write}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define MAX11300Addr_SPI_Write( RegAddr)\~ ( (RegAddr << 1)     )}}
\par
{\bkmkstart AAAAAAAAMH}
{\bkmkend AAAAAAAAMH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI first byte when writing {\b MAX11300} (7-bit address in bits 0x7E; LSB=0 for write) }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Generated by: MAX11300/1 Configuration Software (Ver. 1.1.0.4) 31/07/2016 13:08 Description: MAXREFDES130# Port P0: DAC Port P1: DAC Port P2: DAC Port P3: DAC Port P4: DAC Port P5: DAC Port P6: DAC Port P7: DAC Port P8: DAC Port P9: GPO Port P10: GPO Port P11: GPO Port P12: Single Ended ADC Port P13: N.C. Port P14: N.C. Port P15: N.C. Port P16: N.C. Port P17: N.C. Port P18: N.C. Port P19: N.C. Notes: Header file for {\b MAX11300} configuration used in MAXREFDES130# \par
}}
{\xe \v port_cfg_00_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_00_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_00_DESIGNVALUE\~ 0x5100}}
\par
{\bkmkstart AAAAAAAAMI}
{\bkmkend AAAAAAAAMI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_00_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_00_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_00_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAMJ}
{\bkmkend AAAAAAAAMJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_00_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_00_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_00_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAMK}
{\bkmkend AAAAAAAAMK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_00_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_00_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_00_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAML}
{\bkmkend AAAAAAAAML}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_00_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_00_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_00_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAMM}
{\bkmkend AAAAAAAAMM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_00_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_00_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_00_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAMN}
{\bkmkend AAAAAAAAMN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1f r/w reserved_1F reserved }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x20 r/w port_cfg_00 PIXI Port 0 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_01_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_01_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_01_DESIGNVALUE\~ 0x5100}}
\par
{\bkmkstart AAAAAAAAMO}
{\bkmkend AAAAAAAAMO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_01_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_01_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_01_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAMP}
{\bkmkend AAAAAAAAMP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_01_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_01_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_01_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAMQ}
{\bkmkend AAAAAAAAMQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_01_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_01_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_01_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAMR}
{\bkmkend AAAAAAAAMR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_01_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_01_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_01_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAMS}
{\bkmkend AAAAAAAAMS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_01_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_01_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_01_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAMT}
{\bkmkend AAAAAAAAMT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x21 r/w port_cfg_01 PIXI Port 1 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_02_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_02_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_02_DESIGNVALUE\~ 0x5100}}
\par
{\bkmkstart AAAAAAAAMU}
{\bkmkend AAAAAAAAMU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_02_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_02_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_02_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAMV}
{\bkmkend AAAAAAAAMV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_02_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_02_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_02_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAMW}
{\bkmkend AAAAAAAAMW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_02_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_02_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_02_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAMX}
{\bkmkend AAAAAAAAMX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_02_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_02_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_02_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAMY}
{\bkmkend AAAAAAAAMY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_02_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_02_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_02_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAMZ}
{\bkmkend AAAAAAAAMZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x22 r/w port_cfg_02 PIXI Port 2 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_03_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_03_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_03_DESIGNVALUE\~ 0x5100}}
\par
{\bkmkstart AAAAAAAANA}
{\bkmkend AAAAAAAANA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_03_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_03_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_03_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAANB}
{\bkmkend AAAAAAAANB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_03_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_03_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_03_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAANC}
{\bkmkend AAAAAAAANC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_03_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_03_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_03_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAND}
{\bkmkend AAAAAAAAND}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_03_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_03_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_03_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAANE}
{\bkmkend AAAAAAAANE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_03_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_03_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_03_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAANF}
{\bkmkend AAAAAAAANF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x23 r/w port_cfg_03 PIXI Port 3 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_04_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_04_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_04_DESIGNVALUE\~ 0x5100}}
\par
{\bkmkstart AAAAAAAANG}
{\bkmkend AAAAAAAANG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_04_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_04_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_04_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAANH}
{\bkmkend AAAAAAAANH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_04_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_04_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_04_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAANI}
{\bkmkend AAAAAAAANI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_04_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_04_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_04_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAANJ}
{\bkmkend AAAAAAAANJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_04_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_04_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_04_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAANK}
{\bkmkend AAAAAAAANK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_04_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_04_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_04_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAANL}
{\bkmkend AAAAAAAANL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x24 r/w port_cfg_04 PIXI Port 4 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_05_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_05_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_05_DESIGNVALUE\~ 0x5100}}
\par
{\bkmkstart AAAAAAAANM}
{\bkmkend AAAAAAAANM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_05_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_05_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_05_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAANN}
{\bkmkend AAAAAAAANN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_05_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_05_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_05_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAANO}
{\bkmkend AAAAAAAANO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_05_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_05_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_05_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAANP}
{\bkmkend AAAAAAAANP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_05_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_05_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_05_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAANQ}
{\bkmkend AAAAAAAANQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_05_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_05_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_05_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAANR}
{\bkmkend AAAAAAAANR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x25 r/w port_cfg_05 PIXI Port 5 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_06_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_06_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_06_DESIGNVALUE\~ 0x5100}}
\par
{\bkmkstart AAAAAAAANS}
{\bkmkend AAAAAAAANS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_06_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_06_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_06_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAANT}
{\bkmkend AAAAAAAANT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_06_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_06_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_06_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAANU}
{\bkmkend AAAAAAAANU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_06_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_06_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_06_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAANV}
{\bkmkend AAAAAAAANV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_06_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_06_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_06_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAANW}
{\bkmkend AAAAAAAANW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_06_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_06_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_06_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAANX}
{\bkmkend AAAAAAAANX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x26 r/w port_cfg_06 PIXI Port 6 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_07_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_07_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_07_DESIGNVALUE\~ 0x5100}}
\par
{\bkmkstart AAAAAAAANY}
{\bkmkend AAAAAAAANY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_07_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_07_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_07_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAANZ}
{\bkmkend AAAAAAAANZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_07_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_07_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_07_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAOA}
{\bkmkend AAAAAAAAOA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_07_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_07_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_07_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAOB}
{\bkmkend AAAAAAAAOB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_07_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_07_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_07_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAOC}
{\bkmkend AAAAAAAAOC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_07_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_07_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_07_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAOD}
{\bkmkend AAAAAAAAOD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x27 r/w port_cfg_07 PIXI Port 7 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_08_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_08_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_08_DESIGNVALUE\~ 0x5100}}
\par
{\bkmkstart AAAAAAAAOE}
{\bkmkend AAAAAAAAOE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_08_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_08_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_08_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAOF}
{\bkmkend AAAAAAAAOF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_08_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_08_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_08_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAOG}
{\bkmkend AAAAAAAAOG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_08_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_08_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_08_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAOH}
{\bkmkend AAAAAAAAOH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_08_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_08_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_08_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAOI}
{\bkmkend AAAAAAAAOI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_08_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_08_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_08_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAOJ}
{\bkmkend AAAAAAAAOJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x28 r/w port_cfg_08 PIXI Port 8 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_09_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_09_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_09_DESIGNVALUE\~ 0x3000}}
\par
{\bkmkstart AAAAAAAAOK}
{\bkmkend AAAAAAAAOK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_09_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_09_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_09_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAOL}
{\bkmkend AAAAAAAAOL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_09_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_09_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_09_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAOM}
{\bkmkend AAAAAAAAOM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_09_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_09_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_09_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAON}
{\bkmkend AAAAAAAAON}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_09_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_09_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_09_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAOO}
{\bkmkend AAAAAAAAOO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_09_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_09_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_09_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAOP}
{\bkmkend AAAAAAAAOP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x29 r/w port_cfg_09 PIXI Port 9 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_10_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_10_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_10_DESIGNVALUE\~ 0x3000}}
\par
{\bkmkstart AAAAAAAAOQ}
{\bkmkend AAAAAAAAOQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_10_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_10_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_10_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAOR}
{\bkmkend AAAAAAAAOR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_10_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_10_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_10_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAOS}
{\bkmkend AAAAAAAAOS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_10_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_10_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_10_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAOT}
{\bkmkend AAAAAAAAOT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_10_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_10_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_10_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAOU}
{\bkmkend AAAAAAAAOU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_10_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_10_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_10_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAOV}
{\bkmkend AAAAAAAAOV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2a r/w port_cfg_10 PIXI Port 10 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_11_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_11_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_11_DESIGNVALUE\~ 0x3000}}
\par
{\bkmkstart AAAAAAAAOW}
{\bkmkend AAAAAAAAOW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_11_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_11_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_11_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAOX}
{\bkmkend AAAAAAAAOX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_11_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_11_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_11_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAOY}
{\bkmkend AAAAAAAAOY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_11_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_11_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_11_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAOZ}
{\bkmkend AAAAAAAAOZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_11_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_11_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_11_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAPA}
{\bkmkend AAAAAAAAPA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_11_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_11_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_11_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAPB}
{\bkmkend AAAAAAAAPB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2b r/w port_cfg_11 PIXI Port 11 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_12_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_12_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_12_DESIGNVALUE\~ 0x7180}}
\par
{\bkmkstart AAAAAAAAPC}
{\bkmkend AAAAAAAAPC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_12_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_12_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_12_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAPD}
{\bkmkend AAAAAAAAPD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_12_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_12_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_12_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAPE}
{\bkmkend AAAAAAAAPE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_12_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_12_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_12_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAPF}
{\bkmkend AAAAAAAAPF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_12_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_12_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_12_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAPG}
{\bkmkend AAAAAAAAPG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_12_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_12_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_12_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAPH}
{\bkmkend AAAAAAAAPH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2c r/w port_cfg_12 PIXI Port 12 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_13_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_13_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_13_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAPI}
{\bkmkend AAAAAAAAPI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_13_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_13_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_13_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAPJ}
{\bkmkend AAAAAAAAPJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_13_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_13_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_13_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAPK}
{\bkmkend AAAAAAAAPK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_13_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_13_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_13_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAPL}
{\bkmkend AAAAAAAAPL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_13_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_13_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_13_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAPM}
{\bkmkend AAAAAAAAPM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_13_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_13_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_13_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAPN}
{\bkmkend AAAAAAAAPN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2d r/w port_cfg_13 PIXI Port 13 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_14_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_14_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_14_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAPO}
{\bkmkend AAAAAAAAPO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_14_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_14_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_14_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAPP}
{\bkmkend AAAAAAAAPP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_14_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_14_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_14_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAPQ}
{\bkmkend AAAAAAAAPQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_14_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_14_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_14_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAPR}
{\bkmkend AAAAAAAAPR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_14_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_14_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_14_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAPS}
{\bkmkend AAAAAAAAPS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_14_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_14_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_14_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAPT}
{\bkmkend AAAAAAAAPT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2e r/w port_cfg_14 PIXI Port 14 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_15_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_15_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_15_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAPU}
{\bkmkend AAAAAAAAPU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_15_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_15_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_15_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAPV}
{\bkmkend AAAAAAAAPV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_15_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_15_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_15_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAPW}
{\bkmkend AAAAAAAAPW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_15_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_15_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_15_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAPX}
{\bkmkend AAAAAAAAPX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_15_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_15_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_15_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAPY}
{\bkmkend AAAAAAAAPY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_15_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_15_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_15_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAPZ}
{\bkmkend AAAAAAAAPZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2f r/w port_cfg_15 PIXI Port 15 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_16_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_16_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_16_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAQA}
{\bkmkend AAAAAAAAQA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_16_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_16_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_16_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAQB}
{\bkmkend AAAAAAAAQB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_16_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_16_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_16_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAQC}
{\bkmkend AAAAAAAAQC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_16_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_16_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_16_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAQD}
{\bkmkend AAAAAAAAQD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_16_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_16_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_16_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAQE}
{\bkmkend AAAAAAAAQE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_16_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_16_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_16_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAQF}
{\bkmkend AAAAAAAAQF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x30 r/w port_cfg_16 PIXI Port 16 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_17_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_17_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_17_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAQG}
{\bkmkend AAAAAAAAQG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_17_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_17_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_17_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAQH}
{\bkmkend AAAAAAAAQH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_17_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_17_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_17_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAQI}
{\bkmkend AAAAAAAAQI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_17_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_17_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_17_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAQJ}
{\bkmkend AAAAAAAAQJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_17_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_17_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_17_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAQK}
{\bkmkend AAAAAAAAQK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_17_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_17_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_17_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAQL}
{\bkmkend AAAAAAAAQL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x31 r/w port_cfg_17 PIXI Port 17 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_18_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_18_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_18_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAQM}
{\bkmkend AAAAAAAAQM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_18_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_18_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_18_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAQN}
{\bkmkend AAAAAAAAQN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_18_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_18_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_18_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAQO}
{\bkmkend AAAAAAAAQO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_18_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_18_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_18_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAQP}
{\bkmkend AAAAAAAAQP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_18_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_18_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_18_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAQQ}
{\bkmkend AAAAAAAAQQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_18_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_18_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_18_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAQR}
{\bkmkend AAAAAAAAQR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x32 r/w port_cfg_18 PIXI Port 18 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v port_cfg_19_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_19_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_19_DESIGNVALUE\~ 0x0000}}
\par
{\bkmkstart AAAAAAAAQS}
{\bkmkend AAAAAAAAQS}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_19_funcprm_avrInv\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_19_funcprm_avrInv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_19_funcprm_avrInv\~ 0x0800}}
\par
{\bkmkstart AAAAAAAAQT}
{\bkmkend AAAAAAAAQT}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_19_funcprm_nsamples\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_19_funcprm_nsamples}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_19_funcprm_nsamples\~ 0x00e0}}
\par
{\bkmkstart AAAAAAAAQU}
{\bkmkend AAAAAAAAQU}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_19_funcprm_port\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_19_funcprm_port}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_19_funcprm_port\~ 0x001f}}
\par
{\bkmkstart AAAAAAAAQV}
{\bkmkend AAAAAAAAQV}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_19_funcprm_range\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_19_funcprm_range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_19_funcprm_range\~ 0x0700}}
\par
{\bkmkstart AAAAAAAAQW}
{\bkmkend AAAAAAAAQW}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v port_cfg_19_PortCfgFuncID\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_19_PortCfgFuncID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define port_cfg_19_PortCfgFuncID\~ 0xf000}}
\par
{\bkmkstart AAAAAAAAQX}
{\bkmkend AAAAAAAAQX}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x33 r/w port_cfg_19 PIXI Port 19 configuration register {\f2 1111xxxxxxxxxxxx}  PortCfgFuncID Port function / mode {\f2 xxxx1xxxxxxxxxxx}  funcprm_avrInv AVR / INV {\f2 xxxxx111xxxxxxxx}  funcprm_range DAC Range / ADC Range {\f2 xxxxxxxx111xxxxx}  funcprm_nsamples Number of samples / CAP {\f2 xxxxxxxxxxx11111}  funcprm_port Associated port 0..31 \par
}}
{\xe \v tmp_ext1_data_tempcode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_ext1_data_tempcode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_ext1_data_tempcode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAQY}
{\bkmkend AAAAAAAAQY}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x09 r/o tmp_ext1_data External Temperature D0P/D0N {\f2 xxxx111111111111}  tempcode Temperature code, LSB=0.125 degrees C, 12-bit 2's complement \par
}}
{\xe \v tmp_ext2_data_tempcode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_ext2_data_tempcode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_ext2_data_tempcode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAAQZ}
{\bkmkend AAAAAAAAQZ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0a r/o tmp_ext2_data External Temperature D1P/D1N {\f2 xxxx111111111111}  tempcode Temperature code, LSB=0.125 degrees C, 12-bit 2's complement \par
}}
{\xe \v tmp_int_data_tempcode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_int_data_tempcode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_int_data_tempcode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAARA}
{\bkmkend AAAAAAAARA}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x08 r/o tmp_int_data Internal Temeprature {\f2 xxxx111111111111}  tempcode Temperature code, LSB=0.125 degrees C, 12-bit 2's complement \par
}}
{\xe \v tmp_mon_cfg_TMPEXT1MONCFG\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_cfg_TMPEXT1MONCFG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_cfg_TMPEXT1MONCFG\~ 0x000c}}
\par
{\bkmkstart AAAAAAAARB}
{\bkmkend AAAAAAAARB}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v tmp_mon_cfg_TMPEXT2MONCFG\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_cfg_TMPEXT2MONCFG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_cfg_TMPEXT2MONCFG\~ 0x0030}}
\par
{\bkmkstart AAAAAAAARC}
{\bkmkend AAAAAAAARC}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x18 r/w tmp_mon_cfg Temperautre Monitor Configuration {\f2 xxxxxxxxxx11xxxx}  TMPEXT2MONCFG average 4, 8, 16, or 32 measurements {\f2 xxxxxxxxxxxx11xx}  TMPEXT1MONCFG average 4, 8, 16, or 32 measurements {\f2 xxxxxxxxxxxxxx11}  TMPINTMONCFG average 4, 8, 16, or 32 measurements \par
}}
{\xe \v tmp_mon_cfg_TMPINTMONCFG\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_cfg_TMPINTMONCFG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_cfg_TMPINTMONCFG\~ 0x0003}}
\par
{\bkmkstart AAAAAAAARD}
{\bkmkend AAAAAAAARD}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v tmp_mon_ext1_hi_thresh_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext1_hi_thresh_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_ext1_hi_thresh_DESIGNVALUE\~ 0x07ff}}
\par
{\bkmkstart AAAAAAAARE}
{\bkmkend AAAAAAAARE}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v tmp_mon_ext1_hi_thresh_tempcode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext1_hi_thresh_tempcode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_ext1_hi_thresh_tempcode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAARF}
{\bkmkend AAAAAAAARF}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1b r/w tmp_mon_ext1_hi_thresh External Temperature D0P/D0N Hot Threshold {\f2 xxxx111111111111}  tempcode Temperature code, LSB=0.125 degrees C, 12-bit 2's complement \par
}}
{\xe \v tmp_mon_ext1_lo_thresh_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext1_lo_thresh_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_ext1_lo_thresh_DESIGNVALUE\~ 0x0800}}
\par
{\bkmkstart AAAAAAAARG}
{\bkmkend AAAAAAAARG}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v tmp_mon_ext1_lo_thresh_tempcode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext1_lo_thresh_tempcode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_ext1_lo_thresh_tempcode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAARH}
{\bkmkend AAAAAAAARH}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1c r/w tmp_mon_ext1_lo_thresh External Temperature D0P/D0N Cold Threshold {\f2 xxxx111111111111}  tempcode Temperature code, LSB=0.125 degrees C, 12-bit 2's complement \par
}}
{\xe \v tmp_mon_ext2_hi_thresh_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext2_hi_thresh_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_ext2_hi_thresh_DESIGNVALUE\~ 0x07ff}}
\par
{\bkmkstart AAAAAAAARI}
{\bkmkend AAAAAAAARI}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v tmp_mon_ext2_hi_thresh_tempcode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext2_hi_thresh_tempcode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_ext2_hi_thresh_tempcode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAARJ}
{\bkmkend AAAAAAAARJ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1d r/w tmp_mon_ext2_hi_thresh External Temperature D1P/D1N Hot Threshold {\f2 xxxx111111111111}  tempcode Temperature code, LSB=0.125 degrees C, 12-bit 2's complement \par
}}
{\xe \v tmp_mon_ext2_lo_thresh_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext2_lo_thresh_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_ext2_lo_thresh_DESIGNVALUE\~ 0x0800}}
\par
{\bkmkstart AAAAAAAARK}
{\bkmkend AAAAAAAARK}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v tmp_mon_ext2_lo_thresh_tempcode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext2_lo_thresh_tempcode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_ext2_lo_thresh_tempcode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAARL}
{\bkmkend AAAAAAAARL}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1e r/w tmp_mon_ext2_lo_thresh External Temperature D1P/D1N Cold Threshold {\f2 xxxx111111111111}  tempcode Temperature code, LSB=0.125 degrees C, 12-bit 2's complement \par
}}
{\xe \v tmp_mon_int_hi_thresh_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_int_hi_thresh_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_int_hi_thresh_DESIGNVALUE\~ 0x07ff}}
\par
{\bkmkstart AAAAAAAARM}
{\bkmkend AAAAAAAARM}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v tmp_mon_int_hi_thresh_tempcode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_int_hi_thresh_tempcode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_int_hi_thresh_tempcode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAARN}
{\bkmkend AAAAAAAARN}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x19 r/w tmp_mon_int_hi_thresh Internal Temeprature Hot Threshold {\f2 xxxx111111111111}  tempcode Temperature code, LSB=0.125 degrees C, 12-bit 2's complement \par
}}
{\xe \v tmp_mon_int_lo_thresh_DESIGNVALUE\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_int_lo_thresh_DESIGNVALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_int_lo_thresh_DESIGNVALUE\~ 0x0800}}
\par
{\bkmkstart AAAAAAAARO}
{\bkmkend AAAAAAAARO}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
}
{\xe \v tmp_mon_int_lo_thresh_tempcode\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_int_lo_thresh_tempcode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define tmp_mon_int_lo_thresh_tempcode\~ 0x0fff}}
\par
{\bkmkstart AAAAAAAARP}
{\bkmkend AAAAAAAARP}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1a r/w tmp_mon_int_lo_thresh Internal Temeprature Cold Threshold {\f2 xxxx111111111111}  tempcode Temperature code, LSB=0.125 degrees C, 12-bit 2's complement \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Typedef Documentation\par
\pard\plain 
{\xe \v MAX11300RegAddress_t\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:MAX11300RegAddress_t}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef enum {\b MAX11300RegAddressEnum}  {\b MAX11300RegAddress_t}}}
\par
{\bkmkstart AAAAAAAARQ}
{\bkmkend AAAAAAAARQ}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
MAX11300EVKIT Register Addresses. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Enumeration Type Documentation\par
\pard\plain 
{\xe \v MAX11300RegAddressEnum\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:MAX11300RegAddressEnum}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b MAX11300RegAddressEnum}}}
\par
{\bkmkstart AAAAAAAARR}
{\bkmkend AAAAAAAARR}
{
\pard\plain \s51\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
MAX11300EVKIT Register Addresses. }}\par
{{{\b Enumerator}}\par
\pard\plain \s62\li720\widctlpar\ql\adjustright \fs20\cgrid {\xe \v dev_id\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dev_id}
{\b {\i dev_id{\bkmkstart AAAAAAAARS}
{\bkmkend AAAAAAAARS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x00 r/o dev_id Device Identification \par
}{\xe \v interrupt_flag\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_flag}
{\b {\i interrupt_flag{\bkmkstart AAAAAAAART}
{\bkmkend AAAAAAAART}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x01 r/o interrupt_flag Interrupt flags \par
}{\xe \v adc_status_15_to_0\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_15_to_0}
{\b {\i adc_status_15_to_0{\bkmkstart AAAAAAAARU}
{\bkmkend AAAAAAAARU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x02 r/o adc_status_15_to_0 new ADC data available \par
}{\xe \v adc_status_19_to_16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_status_19_to_16}
{\b {\i adc_status_19_to_16{\bkmkstart AAAAAAAARV}
{\bkmkend AAAAAAAARV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x03 r/o adc_status_19_to_16 new ADC data available \par
}{\xe \v dac_oi_status_15_to_0\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_15_to_0}
{\b {\i dac_oi_status_15_to_0{\bkmkstart AAAAAAAARW}
{\bkmkend AAAAAAAARW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x04 r/o dac_oi_status_15_to_0 DAC Overcurrent Interrupt \par
}{\xe \v dac_oi_status_19_to_16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_oi_status_19_to_16}
{\b {\i dac_oi_status_19_to_16{\bkmkstart AAAAAAAARX}
{\bkmkend AAAAAAAARX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x05 r/o dac_oi_status_19_to_16 DAC Overcurrent Interrupt \par
}{\xe \v gpi_status_15_to_0\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_15_to_0}
{\b {\i gpi_status_15_to_0{\bkmkstart AAAAAAAARY}
{\bkmkend AAAAAAAARY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x06 r/o gpi_status_15_to_0 GPI event ready \par
}{\xe \v gpi_status_19_to_16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_status_19_to_16}
{\b {\i gpi_status_19_to_16{\bkmkstart AAAAAAAARZ}
{\bkmkend AAAAAAAARZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x07 r/o gpi_status_19_to_16 GPI event ready \par
}{\xe \v tmp_int_data\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_int_data}
{\b {\i tmp_int_data{\bkmkstart AAAAAAAASA}
{\bkmkend AAAAAAAASA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x08 r/o tmp_int_data Internal Temeprature \par
}{\xe \v tmp_ext1_data\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_ext1_data}
{\b {\i tmp_ext1_data{\bkmkstart AAAAAAAASB}
{\bkmkend AAAAAAAASB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x09 r/o tmp_ext1_data External Temperature D0P/D0N \par
}{\xe \v tmp_ext2_data\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_ext2_data}
{\b {\i tmp_ext2_data{\bkmkstart AAAAAAAASC}
{\bkmkend AAAAAAAASC}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0a r/o tmp_ext2_data External Temperature D1P/D1N \par
}{\xe \v gpi_data_15_to_0\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_15_to_0}
{\b {\i gpi_data_15_to_0{\bkmkstart AAAAAAAASD}
{\bkmkend AAAAAAAASD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0b r/o gpi_data_15_to_0 GPI input ports data \par
}{\xe \v gpi_data_19_to_16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_data_19_to_16}
{\b {\i gpi_data_19_to_16{\bkmkstart AAAAAAAASE}
{\bkmkend AAAAAAAASE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0c r/o gpi_data_19_to_16 GPI input ports data \par
}{\xe \v gpo_data_15_to_0\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_15_to_0}
{\b {\i gpo_data_15_to_0{\bkmkstart AAAAAAAASF}
{\bkmkend AAAAAAAASF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0d r/w gpo_data_15_to_0 GPO output ports data \par
}{\xe \v gpo_data_19_to_16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpo_data_19_to_16}
{\b {\i gpo_data_19_to_16{\bkmkstart AAAAAAAASG}
{\bkmkend AAAAAAAASG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0e r/w gpo_data_19_to_16 GPO output ports data \par
}{\xe \v reserved_0F\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:reserved_0F}
{\b {\i reserved_0F{\bkmkstart AAAAAAAASH}
{\bkmkend AAAAAAAASH}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x0f r/o reserved_0F reserved \par
}{\xe \v device_control\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:device_control}
{\b {\i device_control{\bkmkstart AAAAAAAASI}
{\bkmkend AAAAAAAASI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x10 r/w device_control Global device control register \par
}{\xe \v interrupt_mask\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:interrupt_mask}
{\b {\i interrupt_mask{\bkmkstart AAAAAAAASJ}
{\bkmkend AAAAAAAASJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x11 r/w interrupt_mask interrupt mask (1 = disable interrupt source) \par
}{\xe \v gpi_irqmode_7_to_0\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_7_to_0}
{\b {\i gpi_irqmode_7_to_0{\bkmkstart AAAAAAAASK}
{\bkmkend AAAAAAAASK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x12 r/w gpi_irqmode_7_to_0 xxxxxx \par
}{\xe \v gpi_irqmode_15_to_8\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_15_to_8}
{\b {\i gpi_irqmode_15_to_8{\bkmkstart AAAAAAAASL}
{\bkmkend AAAAAAAASL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x13 r/w gpi_irqmode_15_to_8 xxxxxx \par
}{\xe \v gpi_irqmode_19_to_16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_19_to_16}
{\b {\i gpi_irqmode_19_to_16{\bkmkstart AAAAAAAASM}
{\bkmkend AAAAAAAASM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x14 r/w gpi_irqmode_19_to_16 xxxxxx \par
}{\xe \v gpi_irqmode_31_to_24\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:gpi_irqmode_31_to_24}
{\b {\i gpi_irqmode_31_to_24{\bkmkstart AAAAAAAASN}
{\bkmkend AAAAAAAASN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x15 r/w gpi_irqmode_31_to_24 xxxxxx \par
}{\xe \v dac_preset_data_1\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_preset_data_1}
{\b {\i dac_preset_data_1{\bkmkstart AAAAAAAASO}
{\bkmkend AAAAAAAASO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x16 r/w dac_preset_data_1 DAC preset activated by {\b device_control} \par
}{\xe \v dac_preset_data_2\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_preset_data_2}
{\b {\i dac_preset_data_2{\bkmkstart AAAAAAAASP}
{\bkmkend AAAAAAAASP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x17 r/w dac_preset_data_2 DAC preset activated by {\b device_control} \par
}{\xe \v tmp_mon_cfg\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_cfg}
{\b {\i tmp_mon_cfg{\bkmkstart AAAAAAAASQ}
{\bkmkend AAAAAAAASQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x18 r/w tmp_mon_cfg Temperautre Monitor Configuration \par
}{\xe \v tmp_mon_int_hi_thresh\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_int_hi_thresh}
{\b {\i tmp_mon_int_hi_thresh{\bkmkstart AAAAAAAASR}
{\bkmkend AAAAAAAASR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x19 r/w tmp_mon_int_hi_thresh Internal Temeprature Hot Threshold \par
}{\xe \v tmp_mon_int_lo_thresh\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_int_lo_thresh}
{\b {\i tmp_mon_int_lo_thresh{\bkmkstart AAAAAAAASS}
{\bkmkend AAAAAAAASS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1a r/w tmp_mon_int_lo_thresh Internal Temeprature Cold Threshold \par
}{\xe \v tmp_mon_ext1_hi_thresh\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext1_hi_thresh}
{\b {\i tmp_mon_ext1_hi_thresh{\bkmkstart AAAAAAAAST}
{\bkmkend AAAAAAAAST}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1b r/w tmp_mon_ext1_hi_thresh External Temperature D0P/D0N Hot Threshold \par
}{\xe \v tmp_mon_ext1_lo_thresh\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext1_lo_thresh}
{\b {\i tmp_mon_ext1_lo_thresh{\bkmkstart AAAAAAAASU}
{\bkmkend AAAAAAAASU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1c r/w tmp_mon_ext1_lo_thresh External Temperature D0P/D0N Cold Threshold \par
}{\xe \v tmp_mon_ext2_hi_thresh\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext2_hi_thresh}
{\b {\i tmp_mon_ext2_hi_thresh{\bkmkstart AAAAAAAASV}
{\bkmkend AAAAAAAASV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1d r/w tmp_mon_ext2_hi_thresh External Temperature D1P/D1N Hot Threshold \par
}{\xe \v tmp_mon_ext2_lo_thresh\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:tmp_mon_ext2_lo_thresh}
{\b {\i tmp_mon_ext2_lo_thresh{\bkmkstart AAAAAAAASW}
{\bkmkend AAAAAAAASW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1e r/w tmp_mon_ext2_lo_thresh External Temperature D1P/D1N Cold Threshold \par
}{\xe \v reserved_1F\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:reserved_1F}
{\b {\i reserved_1F{\bkmkstart AAAAAAAASX}
{\bkmkend AAAAAAAASX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x1f r/w reserved_1F reserved \par
}{\xe \v port_cfg_00\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_00}
{\b {\i port_cfg_00{\bkmkstart AAAAAAAASY}
{\bkmkend AAAAAAAASY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x20 r/w port_cfg_00 PIXI Port 0 configuration register \par
}{\xe \v port_cfg_01\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_01}
{\b {\i port_cfg_01{\bkmkstart AAAAAAAASZ}
{\bkmkend AAAAAAAASZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x21 r/w port_cfg_01 PIXI Port 1 configuration register \par
}{\xe \v port_cfg_02\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_02}
{\b {\i port_cfg_02{\bkmkstart AAAAAAAATA}
{\bkmkend AAAAAAAATA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x22 r/w port_cfg_02 PIXI Port 2 configuration register \par
}{\xe \v port_cfg_03\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_03}
{\b {\i port_cfg_03{\bkmkstart AAAAAAAATB}
{\bkmkend AAAAAAAATB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x23 r/w port_cfg_03 PIXI Port 3 configuration register \par
}{\xe \v port_cfg_04\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_04}
{\b {\i port_cfg_04{\bkmkstart AAAAAAAATC}
{\bkmkend AAAAAAAATC}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x24 r/w port_cfg_04 PIXI Port 4 configuration register \par
}{\xe \v port_cfg_05\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_05}
{\b {\i port_cfg_05{\bkmkstart AAAAAAAATD}
{\bkmkend AAAAAAAATD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x25 r/w port_cfg_05 PIXI Port 5 configuration register \par
}{\xe \v port_cfg_06\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_06}
{\b {\i port_cfg_06{\bkmkstart AAAAAAAATE}
{\bkmkend AAAAAAAATE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x26 r/w port_cfg_06 PIXI Port 6 configuration register \par
}{\xe \v port_cfg_07\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_07}
{\b {\i port_cfg_07{\bkmkstart AAAAAAAATF}
{\bkmkend AAAAAAAATF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x27 r/w port_cfg_07 PIXI Port 7 configuration register \par
}{\xe \v port_cfg_08\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_08}
{\b {\i port_cfg_08{\bkmkstart AAAAAAAATG}
{\bkmkend AAAAAAAATG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x28 r/w port_cfg_08 PIXI Port 8 configuration register \par
}{\xe \v port_cfg_09\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_09}
{\b {\i port_cfg_09{\bkmkstart AAAAAAAATH}
{\bkmkend AAAAAAAATH}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x29 r/w port_cfg_09 PIXI Port 9 configuration register \par
}{\xe \v port_cfg_10\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_10}
{\b {\i port_cfg_10{\bkmkstart AAAAAAAATI}
{\bkmkend AAAAAAAATI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2a r/w port_cfg_10 PIXI Port 10 configuration register \par
}{\xe \v port_cfg_11\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_11}
{\b {\i port_cfg_11{\bkmkstart AAAAAAAATJ}
{\bkmkend AAAAAAAATJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2b r/w port_cfg_11 PIXI Port 11 configuration register \par
}{\xe \v port_cfg_12\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_12}
{\b {\i port_cfg_12{\bkmkstart AAAAAAAATK}
{\bkmkend AAAAAAAATK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2c r/w port_cfg_12 PIXI Port 12 configuration register \par
}{\xe \v port_cfg_13\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_13}
{\b {\i port_cfg_13{\bkmkstart AAAAAAAATL}
{\bkmkend AAAAAAAATL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2d r/w port_cfg_13 PIXI Port 13 configuration register \par
}{\xe \v port_cfg_14\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_14}
{\b {\i port_cfg_14{\bkmkstart AAAAAAAATM}
{\bkmkend AAAAAAAATM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2e r/w port_cfg_14 PIXI Port 14 configuration register \par
}{\xe \v port_cfg_15\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_15}
{\b {\i port_cfg_15{\bkmkstart AAAAAAAATN}
{\bkmkend AAAAAAAATN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x2f r/w port_cfg_15 PIXI Port 15 configuration register \par
}{\xe \v port_cfg_16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_16}
{\b {\i port_cfg_16{\bkmkstart AAAAAAAATO}
{\bkmkend AAAAAAAATO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x30 r/w port_cfg_16 PIXI Port 16 configuration register \par
}{\xe \v port_cfg_17\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_17}
{\b {\i port_cfg_17{\bkmkstart AAAAAAAATP}
{\bkmkend AAAAAAAATP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x31 r/w port_cfg_17 PIXI Port 17 configuration register \par
}{\xe \v port_cfg_18\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_18}
{\b {\i port_cfg_18{\bkmkstart AAAAAAAATQ}
{\bkmkend AAAAAAAATQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x32 r/w port_cfg_18 PIXI Port 18 configuration register \par
}{\xe \v port_cfg_19\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:port_cfg_19}
{\b {\i port_cfg_19{\bkmkstart AAAAAAAATR}
{\bkmkend AAAAAAAATR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x33 r/w port_cfg_19 PIXI Port 19 configuration register \par
}{\xe \v adc_data_port_00\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_00}
{\b {\i adc_data_port_00{\bkmkstart AAAAAAAATS}
{\bkmkend AAAAAAAATS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x40 r/o adc_data_port_00 PIXI Port 0 Analog to Digital Converter register \par
}{\xe \v adc_data_port_01\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_01}
{\b {\i adc_data_port_01{\bkmkstart AAAAAAAATT}
{\bkmkend AAAAAAAATT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x41 r/o adc_data_port_01 PIXI Port 1 Analog to Digital Converter register \par
}{\xe \v adc_data_port_02\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_02}
{\b {\i adc_data_port_02{\bkmkstart AAAAAAAATU}
{\bkmkend AAAAAAAATU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x42 r/o adc_data_port_02 PIXI Port 2 Analog to Digital Converter register \par
}{\xe \v adc_data_port_03\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_03}
{\b {\i adc_data_port_03{\bkmkstart AAAAAAAATV}
{\bkmkend AAAAAAAATV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x43 r/o adc_data_port_03 PIXI Port 3 Analog to Digital Converter register \par
}{\xe \v adc_data_port_04\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_04}
{\b {\i adc_data_port_04{\bkmkstart AAAAAAAATW}
{\bkmkend AAAAAAAATW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x44 r/o adc_data_port_04 PIXI Port 4 Analog to Digital Converter register \par
}{\xe \v adc_data_port_05\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_05}
{\b {\i adc_data_port_05{\bkmkstart AAAAAAAATX}
{\bkmkend AAAAAAAATX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x45 r/o adc_data_port_05 PIXI Port 5 Analog to Digital Converter register \par
}{\xe \v adc_data_port_06\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_06}
{\b {\i adc_data_port_06{\bkmkstart AAAAAAAATY}
{\bkmkend AAAAAAAATY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x46 r/o adc_data_port_06 PIXI Port 6 Analog to Digital Converter register \par
}{\xe \v adc_data_port_07\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_07}
{\b {\i adc_data_port_07{\bkmkstart AAAAAAAATZ}
{\bkmkend AAAAAAAATZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x47 r/o adc_data_port_07 PIXI Port 7 Analog to Digital Converter register \par
}{\xe \v adc_data_port_08\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_08}
{\b {\i adc_data_port_08{\bkmkstart AAAAAAAAUA}
{\bkmkend AAAAAAAAUA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x48 r/o adc_data_port_08 PIXI Port 8 Analog to Digital Converter register \par
}{\xe \v adc_data_port_09\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_09}
{\b {\i adc_data_port_09{\bkmkstart AAAAAAAAUB}
{\bkmkend AAAAAAAAUB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x49 r/o adc_data_port_09 PIXI Port 9 Analog to Digital Converter register \par
}{\xe \v adc_data_port_10\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_10}
{\b {\i adc_data_port_10{\bkmkstart AAAAAAAAUC}
{\bkmkend AAAAAAAAUC}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4a r/o adc_data_port_10 PIXI Port 10 Analog to Digital Converter register \par
}{\xe \v adc_data_port_11\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_11}
{\b {\i adc_data_port_11{\bkmkstart AAAAAAAAUD}
{\bkmkend AAAAAAAAUD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4b r/o adc_data_port_11 PIXI Port 11 Analog to Digital Converter register \par
}{\xe \v adc_data_port_12\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_12}
{\b {\i adc_data_port_12{\bkmkstart AAAAAAAAUE}
{\bkmkend AAAAAAAAUE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4c r/o adc_data_port_12 PIXI Port 12 Analog to Digital Converter register \par
}{\xe \v adc_data_port_13\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_13}
{\b {\i adc_data_port_13{\bkmkstart AAAAAAAAUF}
{\bkmkend AAAAAAAAUF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4d r/o adc_data_port_13 PIXI Port 13 Analog to Digital Converter register \par
}{\xe \v adc_data_port_14\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_14}
{\b {\i adc_data_port_14{\bkmkstart AAAAAAAAUG}
{\bkmkend AAAAAAAAUG}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4e r/o adc_data_port_14 PIXI Port 14 Analog to Digital Converter register \par
}{\xe \v adc_data_port_15\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_15}
{\b {\i adc_data_port_15{\bkmkstart AAAAAAAAUH}
{\bkmkend AAAAAAAAUH}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x4f r/o adc_data_port_15 PIXI Port 15 Analog to Digital Converter register \par
}{\xe \v adc_data_port_16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_16}
{\b {\i adc_data_port_16{\bkmkstart AAAAAAAAUI}
{\bkmkend AAAAAAAAUI}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x50 r/o adc_data_port_16 PIXI Port 16 Analog to Digital Converter register \par
}{\xe \v adc_data_port_17\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_17}
{\b {\i adc_data_port_17{\bkmkstart AAAAAAAAUJ}
{\bkmkend AAAAAAAAUJ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x51 r/o adc_data_port_17 PIXI Port 17 Analog to Digital Converter register \par
}{\xe \v adc_data_port_18\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_18}
{\b {\i adc_data_port_18{\bkmkstart AAAAAAAAUK}
{\bkmkend AAAAAAAAUK}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x52 r/o adc_data_port_18 PIXI Port 18 Analog to Digital Converter register \par
}{\xe \v adc_data_port_19\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:adc_data_port_19}
{\b {\i adc_data_port_19{\bkmkstart AAAAAAAAUL}
{\bkmkend AAAAAAAAUL}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x53 r/o adc_data_port_19 PIXI Port 19 Analog to Digital Converter register \par
}{\xe \v dac_data_port_00\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_00}
{\b {\i dac_data_port_00{\bkmkstart AAAAAAAAUM}
{\bkmkend AAAAAAAAUM}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x60 r/w dac_data_port_00 PIXI Port 0 Digital to Analog Converter register \par
}{\xe \v dac_data_port_01\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_01}
{\b {\i dac_data_port_01{\bkmkstart AAAAAAAAUN}
{\bkmkend AAAAAAAAUN}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x61 r/w dac_data_port_01 PIXI Port 1 Digital to Analog Converter register \par
}{\xe \v dac_data_port_02\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_02}
{\b {\i dac_data_port_02{\bkmkstart AAAAAAAAUO}
{\bkmkend AAAAAAAAUO}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x62 r/w dac_data_port_02 PIXI Port 2 Digital to Analog Converter register \par
}{\xe \v dac_data_port_03\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_03}
{\b {\i dac_data_port_03{\bkmkstart AAAAAAAAUP}
{\bkmkend AAAAAAAAUP}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x63 r/w dac_data_port_03 PIXI Port 3 Digital to Analog Converter register \par
}{\xe \v dac_data_port_04\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_04}
{\b {\i dac_data_port_04{\bkmkstart AAAAAAAAUQ}
{\bkmkend AAAAAAAAUQ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x64 r/w dac_data_port_04 PIXI Port 4 Digital to Analog Converter register \par
}{\xe \v dac_data_port_05\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_05}
{\b {\i dac_data_port_05{\bkmkstart AAAAAAAAUR}
{\bkmkend AAAAAAAAUR}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x65 r/w dac_data_port_05 PIXI Port 5 Digital to Analog Converter register \par
}{\xe \v dac_data_port_06\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_06}
{\b {\i dac_data_port_06{\bkmkstart AAAAAAAAUS}
{\bkmkend AAAAAAAAUS}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x66 r/w dac_data_port_06 PIXI Port 6 Digital to Analog Converter register \par
}{\xe \v dac_data_port_07\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_07}
{\b {\i dac_data_port_07{\bkmkstart AAAAAAAAUT}
{\bkmkend AAAAAAAAUT}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x67 r/w dac_data_port_07 PIXI Port 7 Digital to Analog Converter register \par
}{\xe \v dac_data_port_08\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_08}
{\b {\i dac_data_port_08{\bkmkstart AAAAAAAAUU}
{\bkmkend AAAAAAAAUU}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x68 r/w dac_data_port_08 PIXI Port 8 Digital to Analog Converter register \par
}{\xe \v dac_data_port_09\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_09}
{\b {\i dac_data_port_09{\bkmkstart AAAAAAAAUV}
{\bkmkend AAAAAAAAUV}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x69 r/w dac_data_port_09 PIXI Port 9 Digital to Analog Converter register \par
}{\xe \v dac_data_port_10\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_10}
{\b {\i dac_data_port_10{\bkmkstart AAAAAAAAUW}
{\bkmkend AAAAAAAAUW}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6a r/w dac_data_port_10 PIXI Port 10 Digital to Analog Converter register \par
}{\xe \v dac_data_port_11\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_11}
{\b {\i dac_data_port_11{\bkmkstart AAAAAAAAUX}
{\bkmkend AAAAAAAAUX}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6b r/w dac_data_port_11 PIXI Port 11 Digital to Analog Converter register \par
}{\xe \v dac_data_port_12\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_12}
{\b {\i dac_data_port_12{\bkmkstart AAAAAAAAUY}
{\bkmkend AAAAAAAAUY}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6c r/w dac_data_port_12 PIXI Port 12 Digital to Analog Converter register \par
}{\xe \v dac_data_port_13\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_13}
{\b {\i dac_data_port_13{\bkmkstart AAAAAAAAUZ}
{\bkmkend AAAAAAAAUZ}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6d r/w dac_data_port_13 PIXI Port 13 Digital to Analog Converter register \par
}{\xe \v dac_data_port_14\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_14}
{\b {\i dac_data_port_14{\bkmkstart AAAAAAAAVA}
{\bkmkend AAAAAAAAVA}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6e r/w dac_data_port_14 PIXI Port 14 Digital to Analog Converter register \par
}{\xe \v dac_data_port_15\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_15}
{\b {\i dac_data_port_15{\bkmkstart AAAAAAAAVB}
{\bkmkend AAAAAAAAVB}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x6f r/w dac_data_port_15 PIXI Port 15 Digital to Analog Converter register \par
}{\xe \v dac_data_port_16\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_16}
{\b {\i dac_data_port_16{\bkmkstart AAAAAAAAVC}
{\bkmkend AAAAAAAAVC}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x70 r/w dac_data_port_16 PIXI Port 16 Digital to Analog Converter register \par
}{\xe \v dac_data_port_17\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_17}
{\b {\i dac_data_port_17{\bkmkstart AAAAAAAAVD}
{\bkmkend AAAAAAAAVD}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x71 r/w dac_data_port_17 PIXI Port 17 Digital to Analog Converter register \par
}{\xe \v dac_data_port_18\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_18}
{\b {\i dac_data_port_18{\bkmkstart AAAAAAAAVE}
{\bkmkend AAAAAAAAVE}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x72 r/w dac_data_port_18 PIXI Port 18 Digital to Analog Converter register \par
}{\xe \v dac_data_port_19\:MAX11300Hex.h}
{\xe \v MAX11300Hex.h\:dac_data_port_19}
{\b {\i dac_data_port_19{\bkmkstart AAAAAAAAVF}
{\bkmkend AAAAAAAAVF}
}}  {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
0x73 r/w dac_data_port_19 PIXI Port 19 Digital to Analog Converter register \par
}}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid Index\par 
\pard\plain 
{\tc \v Index}
{\field\fldedit {\*\fldinst INDEX \\c2 \\*MERGEFORMAT}{\fldrslt INDEX}}
}