;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit FPU : 
  module FPU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip operand1 : UInt<32>, flip operand2 : UInt<32>, result : UInt<32>}
    
    wire op1 : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<23>} @[float.scala 9:23]
    node _T_12 = bits(io.operand1, 31, 31) @[float.scala 10:26]
    op1.sign <= _T_12 @[float.scala 10:18]
    node _T_13 = bits(io.operand1, 30, 23) @[float.scala 11:30]
    op1.exponent <= _T_13 @[float.scala 11:22]
    node _T_14 = bits(io.operand1, 22, 0) @[float.scala 12:30]
    op1.mantissa <= _T_14 @[float.scala 12:22]
    wire op2 : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<23>} @[float.scala 9:23]
    node _T_16 = bits(io.operand2, 31, 31) @[float.scala 10:26]
    op2.sign <= _T_16 @[float.scala 10:18]
    node _T_17 = bits(io.operand2, 30, 23) @[float.scala 11:30]
    op2.exponent <= _T_17 @[float.scala 11:22]
    node _T_18 = bits(io.operand2, 22, 0) @[float.scala 12:30]
    op2.mantissa <= _T_18 @[float.scala 12:22]
    wire _T_20 : UInt @[float.scala 69:23]
    node _T_21 = sub(op1.exponent, op2.exponent) @[float.scala 70:28]
    node _T_22 = asUInt(_T_21) @[float.scala 70:28]
    node _T_23 = tail(_T_22, 1) @[float.scala 70:28]
    node _T_25 = gt(_T_23, UInt<1>("h00")) @[float.scala 70:44]
    when _T_25 : @[float.scala 70:51]
      node _T_26 = sub(op1.exponent, op2.exponent) @[float.scala 71:93]
      node _T_27 = asUInt(_T_26) @[float.scala 71:93]
      node _T_28 = tail(_T_27, 1) @[float.scala 71:93]
      node _T_30 = dshl(op2.mantissa, UInt<3>("h06")) @[float.scala 71:123]
      wire _T_32 : UInt @[float.scala 39:36]
      wire _T_34 : UInt @[float.scala 40:27]
      node _T_36 = eq(op2.exponent, UInt<1>("h00")) @[float.scala 41:23]
      when _T_36 : @[float.scala 41:32]
        node _T_38 = sub(_T_28, UInt<1>("h01")) @[float.scala 42:28]
        node _T_39 = asUInt(_T_38) @[float.scala 42:28]
        node _T_40 = tail(_T_39, 1) @[float.scala 42:28]
        _T_34 <= _T_40 @[float.scala 42:21]
        _T_32 <= _T_30 @[float.scala 43:30]
        skip @[float.scala 41:32]
      else : @[float.scala 45:20]
        _T_34 <= _T_28 @[float.scala 46:21]
        node _T_42 = or(_T_30, UInt<30>("h020000000")) @[float.scala 47:38]
        _T_32 <= _T_42 @[float.scala 47:30]
        skip @[float.scala 45:20]
      wire _T_44 : UInt @[float.scala 25:23]
      node _T_46 = eq(_T_34, UInt<1>("h00")) @[float.scala 26:20]
      when _T_46 : @[float.scala 26:29]
        _T_44 <= _T_32 @[float.scala 27:17]
        skip @[float.scala 26:29]
      else : @[float.scala 29:33]
        node _T_48 = lt(_T_34, UInt<6>("h020")) @[float.scala 29:25]
        when _T_48 : @[float.scala 29:33]
          node _T_49 = dshr(_T_32, _T_34) @[float.scala 30:23]
          node _T_50 = asSInt(_T_34) @[float.scala 30:58]
          node _T_52 = sub(asSInt(UInt<1>("h00")), _T_50) @[float.scala 30:44]
          node _T_53 = tail(_T_52, 1) @[float.scala 30:44]
          node _T_54 = asSInt(_T_53) @[float.scala 30:44]
          node _T_55 = asUInt(_T_54) @[float.scala 30:63]
          node _T_57 = and(_T_55, UInt<5>("h01f")) @[float.scala 30:70]
          node _T_58 = dshl(_T_32, _T_57) @[float.scala 30:39]
          node _T_60 = neq(_T_58, UInt<1>("h00")) @[float.scala 30:79]
          node _T_61 = or(_T_49, _T_60) @[float.scala 30:33]
          _T_44 <= _T_61 @[float.scala 30:17]
          skip @[float.scala 29:33]
        else : @[float.scala 32:20]
          node _T_63 = neq(_T_32, UInt<1>("h00")) @[float.scala 33:23]
          _T_44 <= _T_63 @[float.scala 33:17]
          skip @[float.scala 32:20]
      node _T_65 = or(op1.mantissa, UInt<30>("h020000000")) @[float.scala 54:30]
      wire _T_67 : UInt @[float.scala 55:28]
      wire _T_69 : UInt @[float.scala 56:27]
      node _T_71 = lt(_T_67, UInt<1>("h00")) @[float.scala 57:23]
      when _T_71 : @[float.scala 57:30]
        node _T_72 = add(op1.mantissa, _T_32) @[float.scala 58:31]
        node _T_73 = tail(_T_72, 1) @[float.scala 58:31]
        _T_67 <= _T_73 @[float.scala 58:22]
        node _T_75 = add(op1.exponent, UInt<1>("h01")) @[float.scala 59:29]
        node _T_76 = tail(_T_75, 1) @[float.scala 59:29]
        _T_69 <= _T_76 @[float.scala 59:21]
        skip @[float.scala 57:30]
      else : @[float.scala 61:20]
        node _T_77 = add(op1.mantissa, _T_32) @[float.scala 62:32]
        node _T_78 = tail(_T_77, 1) @[float.scala 62:32]
        node _T_80 = dshl(_T_78, UInt<1>("h01")) @[float.scala 62:41]
        _T_67 <= _T_80 @[float.scala 62:22]
        node _T_82 = sub(op1.exponent, UInt<1>("h01")) @[float.scala 63:29]
        node _T_83 = asUInt(_T_82) @[float.scala 63:29]
        node _T_84 = tail(_T_83, 1) @[float.scala 63:29]
        _T_69 <= _T_84 @[float.scala 63:21]
        skip @[float.scala 61:20]
      node _T_86 = dshl(op1.exponent, UInt<5>("h017")) @[float.scala 65:42]
      node _T_88 = dshr(_T_67, UInt<3>("h07")) @[float.scala 65:63]
      node _T_89 = add(_T_86, _T_88) @[float.scala 65:51]
      node _T_90 = tail(_T_89, 1) @[float.scala 65:51]
      node _T_91 = cat(op1.exponent, _T_90) @[Cat.scala 30:58]
      _T_20 <= _T_91 @[float.scala 71:17]
      skip @[float.scala 70:51]
    else : @[float.scala 73:56]
      node _T_92 = sub(op1.exponent, op2.exponent) @[float.scala 73:33]
      node _T_93 = asUInt(_T_92) @[float.scala 73:33]
      node _T_94 = tail(_T_93, 1) @[float.scala 73:33]
      node _T_96 = lt(_T_94, UInt<1>("h00")) @[float.scala 73:49]
      when _T_96 : @[float.scala 73:56]
        node _T_97 = sub(op1.exponent, op2.exponent) @[float.scala 74:78]
        node _T_98 = asUInt(_T_97) @[float.scala 74:78]
        node _T_99 = tail(_T_98, 1) @[float.scala 74:78]
        node _T_101 = dshl(op1.mantissa, UInt<3>("h06")) @[float.scala 74:108]
        wire _T_103 : UInt @[float.scala 39:36]
        wire _T_105 : UInt @[float.scala 40:27]
        node _T_107 = eq(op1.exponent, UInt<1>("h00")) @[float.scala 41:23]
        when _T_107 : @[float.scala 41:32]
          node _T_109 = sub(_T_99, UInt<1>("h01")) @[float.scala 42:28]
          node _T_110 = asUInt(_T_109) @[float.scala 42:28]
          node _T_111 = tail(_T_110, 1) @[float.scala 42:28]
          _T_105 <= _T_111 @[float.scala 42:21]
          _T_103 <= _T_101 @[float.scala 43:30]
          skip @[float.scala 41:32]
        else : @[float.scala 45:20]
          _T_105 <= _T_99 @[float.scala 46:21]
          node _T_113 = or(_T_101, UInt<30>("h020000000")) @[float.scala 47:38]
          _T_103 <= _T_113 @[float.scala 47:30]
          skip @[float.scala 45:20]
        wire _T_115 : UInt @[float.scala 25:23]
        node _T_117 = eq(_T_105, UInt<1>("h00")) @[float.scala 26:20]
        when _T_117 : @[float.scala 26:29]
          _T_115 <= _T_103 @[float.scala 27:17]
          skip @[float.scala 26:29]
        else : @[float.scala 29:33]
          node _T_119 = lt(_T_105, UInt<6>("h020")) @[float.scala 29:25]
          when _T_119 : @[float.scala 29:33]
            node _T_120 = dshr(_T_103, _T_105) @[float.scala 30:23]
            node _T_121 = asSInt(_T_105) @[float.scala 30:58]
            node _T_123 = sub(asSInt(UInt<1>("h00")), _T_121) @[float.scala 30:44]
            node _T_124 = tail(_T_123, 1) @[float.scala 30:44]
            node _T_125 = asSInt(_T_124) @[float.scala 30:44]
            node _T_126 = asUInt(_T_125) @[float.scala 30:63]
            node _T_128 = and(_T_126, UInt<5>("h01f")) @[float.scala 30:70]
            node _T_129 = dshl(_T_103, _T_128) @[float.scala 30:39]
            node _T_131 = neq(_T_129, UInt<1>("h00")) @[float.scala 30:79]
            node _T_132 = or(_T_120, _T_131) @[float.scala 30:33]
            _T_115 <= _T_132 @[float.scala 30:17]
            skip @[float.scala 29:33]
          else : @[float.scala 32:20]
            node _T_134 = neq(_T_103, UInt<1>("h00")) @[float.scala 33:23]
            _T_115 <= _T_134 @[float.scala 33:17]
            skip @[float.scala 32:20]
        node _T_136 = or(_T_103, UInt<30>("h020000000")) @[float.scala 54:30]
        wire _T_138 : UInt @[float.scala 55:28]
        wire _T_140 : UInt @[float.scala 56:27]
        node _T_142 = lt(_T_138, UInt<1>("h00")) @[float.scala 57:23]
        when _T_142 : @[float.scala 57:30]
          node _T_143 = add(_T_103, op2.mantissa) @[float.scala 58:31]
          node _T_144 = tail(_T_143, 1) @[float.scala 58:31]
          _T_138 <= _T_144 @[float.scala 58:22]
          node _T_146 = add(op2.exponent, UInt<1>("h01")) @[float.scala 59:29]
          node _T_147 = tail(_T_146, 1) @[float.scala 59:29]
          _T_140 <= _T_147 @[float.scala 59:21]
          skip @[float.scala 57:30]
        else : @[float.scala 61:20]
          node _T_148 = add(_T_103, op2.mantissa) @[float.scala 62:32]
          node _T_149 = tail(_T_148, 1) @[float.scala 62:32]
          node _T_151 = dshl(_T_149, UInt<1>("h01")) @[float.scala 62:41]
          _T_138 <= _T_151 @[float.scala 62:22]
          node _T_153 = sub(op2.exponent, UInt<1>("h01")) @[float.scala 63:29]
          node _T_154 = asUInt(_T_153) @[float.scala 63:29]
          node _T_155 = tail(_T_154, 1) @[float.scala 63:29]
          _T_140 <= _T_155 @[float.scala 63:21]
          skip @[float.scala 61:20]
        node _T_157 = dshl(op2.exponent, UInt<5>("h017")) @[float.scala 65:42]
        node _T_159 = dshr(_T_138, UInt<3>("h07")) @[float.scala 65:63]
        node _T_160 = add(_T_157, _T_159) @[float.scala 65:51]
        node _T_161 = tail(_T_160, 1) @[float.scala 65:51]
        node _T_162 = cat(op1.exponent, _T_161) @[Cat.scala 30:58]
        _T_20 <= _T_162 @[float.scala 74:17]
        skip @[float.scala 73:56]
      else : @[float.scala 76:42]
        node _T_164 = eq(op1.exponent, UInt<1>("h00")) @[float.scala 76:33]
        when _T_164 : @[float.scala 76:42]
          node _T_166 = add(op1.mantissa, op2.mantissa) @[float.scala 77:63]
          node _T_167 = tail(_T_166, 1) @[float.scala 77:63]
          node _T_168 = cat(op1.exponent, UInt<8>("h00")) @[Cat.scala 30:58]
          node _T_169 = cat(_T_168, _T_167) @[Cat.scala 30:58]
          _T_20 <= _T_169 @[float.scala 77:17]
          skip @[float.scala 76:42]
        else : @[float.scala 79:20]
          node _T_171 = dshl(op1.exponent, UInt<5>("h017")) @[float.scala 80:54]
          node _T_173 = add(UInt<31>("h040000000"), op1.mantissa) @[float.scala 80:79]
          node _T_174 = tail(_T_173, 1) @[float.scala 80:79]
          node _T_175 = add(_T_174, op2.mantissa) @[float.scala 80:95]
          node _T_176 = tail(_T_175, 1) @[float.scala 80:95]
          node _T_178 = dshr(_T_176, UInt<3>("h07")) @[float.scala 80:112]
          node _T_179 = add(_T_171, _T_178) @[float.scala 80:62]
          node _T_180 = tail(_T_179, 1) @[float.scala 80:62]
          node _T_181 = cat(op1.exponent, _T_180) @[Cat.scala 30:58]
          _T_20 <= _T_181 @[float.scala 80:17]
          skip @[float.scala 79:20]
    wire res : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<23>} @[float.scala 82:28]
    wire _T_185 : UInt<32>
    _T_185 <= _T_20
    node _T_186 = bits(_T_185, 22, 0) @[float.scala 82:28]
    res.mantissa <= _T_186 @[float.scala 82:28]
    node _T_187 = bits(_T_185, 30, 23) @[float.scala 82:28]
    res.exponent <= _T_187 @[float.scala 82:28]
    node _T_188 = bits(_T_185, 31, 31) @[float.scala 82:28]
    res.sign <= _T_188 @[float.scala 82:28]
    node _T_189 = cat(res.sign, res.exponent) @[fpu.scala 18:22]
    node _T_190 = cat(_T_189, res.mantissa) @[fpu.scala 18:22]
    io.result <= _T_190 @[fpu.scala 18:15]
    
