<!DOCTYPE html>
<html>
<head>
<style>
table {
    font-family: arial, sans-serif;
    border-collapse: collapse;
    width: 100%;
}

td, th {

    border: 1px solid #dddddd;
    text-align: center;
    padding: 8px;
}

tr:nth-child(even) {
    background-color: #dddddd;
}
</style>
</head>
<body style="background-color:#f0f5f5">

<h3 style="text-align:center;"> This webpage contains All the papers published on Attacks & Mitigations related to Memory Systems</h3>

<table align="center"  style="width: 70%; height: 100%;">
  <tr>
    <th align="right">Year</th>
    <th align="right">Paper Title</th>    
  </tr>
<tr>
    <td>2018</td>
    <td><a href="https://ieeexplore.ieee.org/document/8416857
"  target="_blank">Nonblocking Memory Refresh</a></td>
</tr>

<tr>    
    <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8416859  target="_blank">
	Mitigating Wordline Crosstalk Using Adaptive Trees of Counters
	</a>
    </td>
</tr>
	
<tr>
    <td>2018</td>    
    <td><a href=https://ieeexplore.ieee.org/document/8416860  target="_blank">
	Mobilizing the Micro-Ops: Exploiting Context Sensitive Decoding for Security and Energy Efficiency
	</a>
    </td>
</tr>

<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8416861  target="_blank">
	Hiding Intermittent Information Leakage with Architectural Support for Blinking
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8327006  target="_blank">
	RCoal: Mitigating GPU Timing Attack via Subwarp-Based Randomized Coalescing Techniques
	</a>
    </td>
 </tr>
<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8327007 target="_blank">
	Are Coherence Protocol States Vulnerable to Information Leakage?
	</a>
    </td>
 </tr>
<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8327008 target="_blank">
Record-Replay Architecture as a General Security Framework
	</a>
    </td>
 </tr>
<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8327009 target="_blank">
	The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://dl.acm.org/citation.cfm?doid=3173162.3173204 target="_blank">
	BranchScope: A New Side-Channel Attack on Directional Branch Predictor
	</a>
    </td>
 </tr>


<tr>    
     <td>2018</td>
    <td><a href=https://www.usenix.org/conference/usenixsecurity18/presentation/van-schaik target="_blank">
	Malicious Management Unit: Why Stopping Cache Attacks in Software is Harder Than You Think
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://www.usenix.org/conference/usenixsecurity18/presentation/gras target="_blank">
	Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://www.usenix.org/conference/usenixsecurity18/presentation/lipp target="_blank">
	Meltdown: Reading Kernel Memory from User Space
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://www.usenix.org/conference/usenixsecurity18/presentation/bulck target="_blank">
	Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8418603 target="_blank">
	Racing in Hyperspace: Closing Hyper-Threading Side Channels on SGX with Contrived Data Races
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://ieeexplore.ieee.org/document/8418604 target="_blank">
	Grand Pwning Unit: Accelerating Microarchitectural Attacks with the GPU
	</a>
    </td>
 </tr>


<tr>    
     <td>2018</td>
    <td><a href= https://ieeexplore.ieee.org/document/8418605 target="_blank">	
	SoK: Keylogging Side Channels
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://ieeexplore.ieee.org/document/8418606 target="_blank">		
	FPGA-Based Remote Power Side-Channel Attacks
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=https://ieeexplore.ieee.org/document/8418607 target="_blank">		
	Another Flip in the Wall of Rowhammer Defenses
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href=http://wp.internetsociety.org/ndss/wp-content/uploads/sites/25/2018/02/ndss2018_04B-1_Schwarz_paper.pdf  target="_blank">		
	KeyDrown: Eliminating Software-Based Keystroke Timing Side-Channel Attacks
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= http://wp.internetsociety.org/ndss/wp-content/uploads/sites/25/2018/02/ndss2018_06A-3_Sullivan_paper.pdf  target="_blank">		
	Microarchitectural Minefields: 4K-Aliasing Covert Channel and Multi-Tenant Detection in IaaS Clouds
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= http://wp.internetsociety.org/ndss/wp-content/uploads/sites/25/2018/02/ndss2018_06A-2_Ahmad_paper.pdf target="_blank">		
	OBLIVIATE : A Data Oblivious File System for Intel SGX
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://link.springer.com/chapter/10.1007%2F978-3-319-99073-6_9 target="_blank">		
	Navigating the Samsung TrustZone and Cache-Attacks on the Keymaster Trustlet
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://link.springer.com/chapter/10.1007%2F978-3-319-99073-6_10 target="_blank">		
	Combination of Hardware and Software: An Efficient AES Implementation Resistant to Side-Channel Attacks on All Programmable SoC
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://link.springer.com/chapter/10.1007%2F978-3-319-99073-6_11 target="_blank">		
	How Secure Is Green IT? The Case of Software-Based Energy Side Channels
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3243734.3243736 target="_blank">		
	Unveiling Hardware-based Data Prefetcher, a Hidden Source of Information Leakage
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3243734.3243744 target="_blank">		
	Ohm's Law in Data Centers: A Voltage Side Channel for Timing Power Attacks
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3243734.3243802 target="_blank">		
	Screaming Channels: When Electromagnetic Side Channels Meet Radio Transceivers
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3243734.3243822 target="_blank">		
	Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic
	</a>
    </td>
 </tr>



<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3195970.3196003 target="_blank">		
	Cache side-channel attacks and time-predictability in high-performance critical real-time systems
	</a>
    </td>
 </tr>

<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3195970.3196058 target="_blank">		
	GPU obfuscation: attack and defense strategies
	</a>
    </td>
 </tr>
<tr>    
     <td>2018</td>
    <td><a href= https://dl.acm.org/citation.cfm?doid=3195970.3196065 target="_blank">		
	It's hammer time: how to attack (rowhammer-based) DRAM-PUFs
	</a>
    </td>
 </tr>







<tr>
	<td>2017</td>    
    <td><a href=https://dl.acm.org/citation.cfm?doid=3079856.3080232 target="_blank">
	InvisiMem: Smart Memory Defenses for Memory Bus Side Channel
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td>
    <td><a href=https://dl.acm.org/citation.cfm?doid=3079856.3080230 target="_blank">
	ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td>
    <td><a href=https://dl.acm.org/citation.cfm?doid=3079856.3080223 target="_blank">
	EDDIE: EM-Based Detection of Deviations in Program Execution
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td>
    <td><a href=https://dl.acm.org/citation.cfm?doid=3079856.3080222 target="_blank">
	Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Atacks
	</a>
    </td>
 </tr>
<tr>  
	<td>2017</td>  
    <td><a href=https://dl.acm.org/citation.cfm?doid=3079856.3080226 target="_blank">
	Lemonade from Lemons: Harnessing Device Wearout to Create Limited-Use Security Architectures
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=3123939.3123972 target="_blank">
	RHMD: evasion-resilient hardware malware detectors
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=3123939.3124546 target="_blank">
	How secure is your cache against side-channel attacks?
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=3123939.3124538 target="_blank">
	Constructing and characterizing covert channels on GPGPUs
	</a>
    </td>
 </tr>
<tr>    
	<td>2017</td> 
    <td><a href=https://ieeexplore.ieee.org/document/7920834 target="_blank">
	Secure Dynamic Memory Scheduling Against Timing Channel Attacks
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href=https://ieeexplore.ieee.org/document/7920835 target="_blank">
	Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href=https://ieeexplore.ieee.org/document/7920837 target="_blank">
	Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href=https://www.usenix.org/conference/usenixsecurity17/technical-sessions/presentation/mccann target="_blank">
	Towards Practical Tools for Side Channel Aware Software Engineering: 'Grey Box' Modelling for Instruction Leakages
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href=https://www.usenix.org/conference/usenixsecurity17/technical-sessions/presentation/gruss target="_blank">
	Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory
	</a>
    </td>
 </tr>


<tr>    
	<td>2017</td> 
    <td><a href= https://www.usenix.org/conference/usenixsecurity17/technical-sessions/presentation/wang-shuai             target="_blank">
	CacheD: Identifying Cache-Based Timing Channels in Production Software
	</a>
    </td>
 </tr>


<tr>    
	<td>2017</td> 
    <td><a href= https://ieeexplore.ieee.org/document/7958604             target="_blank">
	Side-Channel Attacks on Shared Search Indexes
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://ieeexplore.ieee.org/document/7958603            target="_blank">
	Leakage-Abuse Attacks against Order-Revealing Encryption
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://ieeexplore.ieee.org/document/7958603            target="_blank">
	Leakage-Abuse Attacks against Order-Revealing Encryption
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://www.ndss-symposium.org/ndss2017/ndss-2017-programme/hello-other-side-ssh-over-robust-cache-covert-channels-cloud/  target="_blank">
	Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://www.ndss-symposium.org/ndss2017/ndss-2017-programme/aslrcache-practical-cache-attacks-mmu/  target="_blank">
	ASLR on the Line: Practical Cache Attacks on the MMU
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://www.ndss-symposium.org/ndss2017/ndss-2017-programme/sgx-shield-enabling-address-space-layout-randomization-sgx-programs/  target="_blank">
	SGX-Shield: Enabling Address Space Layout Randomization for SGX Programs
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://www.ndss-symposium.org/ndss2017/ndss-2017-programme/t-sgx-eradicating-controlled-channel-attacks-against-enclave-programs/  target="_blank">
	T-SGX: Eradicating Controlled-Channel Attacks Against Enclave Programs
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://www.ndss-symposium.org/ndss2017/ndss-2017-programme/boomerang-exploiting-semantic-gap-trusted-execution-environments/  target="_blank">
	BOOMERANG: Exploiting the Semantic Gap in Trusted Execution Environments
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://link.springer.com/chapter/10.1007%2F978-3-319-66402-6_21  target="_blank">
	Securing Data Analytics on SGX with Randomization
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://dl.acm.org/citation.cfm?doid=3133956.3134029  target="_blank">
	May the Fourth Be With You: A Microarchitectural Side Channel Attack on Several Real-World Applications of Curve25519
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://dl.acm.org/citation.cfm?doid=3133956.3134016 target="_blank">
	STACCO: Differentially Analyzing Side-Channel Traces for Detecting SSL/TLS Vulnerabilities in Secure Enclaves
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://dl.acm.org/citation.cfm?doid=3133956.3134058 target="_blank">
	Precise Detection of Side-Channel Vulnerabilities using Quantitative Cartesian Hoare Logic
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://dl.acm.org/citation.cfm?doid=3061639.3062313 target="_blank">
	RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://dl.acm.org/citation.cfm?doid=3061639.3062281 target="_blank">
	Making DRAM Stronger Against Row Hammering
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://dl.acm.org/citation.cfm?doid=3061639.3062328 target="_blank">
	Toggle MUX: How X-Optimism Can Lead to Malicious Hardware
	</a>
    </td>
 </tr>

<tr>    
	<td>2017</td> 
    <td><a href= https://dl.acm.org/citation.cfm?doid=3061639.3062328 target="_blank">
	Toggle MUX: How X-Optimism Can Lead to Malicious Hardware
	</a>
    </td>
 </tr>

<tr>    
	<td>2016</td> 
    <td><a href= https://ieeexplore.ieee.org/document/7446082 target="_blank">
	CATalyst: Defeating last-level cache side channel attacks in cloud computing
	</a>
    </td>
 </tr>

<tr>    
	<td>2016</td> 
    <td><a href= https://ieeexplore.ieee.org/document/7446081 target="_blank">
A complete key recovery timing attack on a GPU
	</a>
    </td>
 </tr>


<tr>    
	<td>2016</td> 
    <td><a href= https://ieeexplore.ieee.org/document/7446082 target="_blank">
CATalyst: Defeating last-level cache side channel attacks in cloud computing
	</a>
    </td>
 </tr>


<tr>    
	<td>2016</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2872362.2872377 target="_blank">
Silent Shredder: Zero-Cost Shredding for Secure Non-Volatile Main Memory Controllers
	</a>
    </td>
 </tr>

<tr>    
	<td>2016</td> 
    <td><a href=https://www.usenix.org/conference/usenixsecurity16/technical-sessions/presentation/lipp target="_blank">
ARMageddon: Cache Attacks on Mobile Devices 
	</a>
    </td>
 </tr>


<tr>    
	<td>2016</td> 
    <td><a href=https://www.usenix.org/conference/usenixsecurity16/technical-sessions/presentation/pessl target="_blank">
DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks 
	</a>
    </td>
 </tr>

<tr>    
	<td>2016</td> 
    <td><a href=https://ieeexplore.ieee.org/document/7546496 target="_blank">
CaSE: Cache-Assisted Secure Execution on ARM Processors
	</a>
    </td>
 </tr>

<tr>    
	<td>2016</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2976749.2978374 target="_blank">
Covert Channels through Random Number Generator: Mechanisms, Capacity Estimation and Mitigations
	</a>
    </td>
 </tr>

<tr>    
	<td>2016</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2976749.2978360 target="_blank">
Return-Oriented Flush-Reload Side Channels on ARM and Their Implications for Android Devices
	</a>
    </td>
 </tr>

<tr>    
	<td>2016</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2976749.2978324 target="_blank">
A Software Approach to Defeating Side Channels in Last-Level Caches
	</a>
    </td>
 </tr>

<tr>    
	<td>2016</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2897937.2898036 target="_blank">
Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture
	</a>
    </td>
 </tr>

<tr>    
	<td>2016</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2872362.2872372 target="_blank">
Sego: Pervasive Trusted Metadata for Efficiently Verified Untrusted System Services
	</a>
    </td>
 </tr>

<tr>    
	<td>2016</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2872362.2872390 target="_blank">
ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks
	</a>
    </td>
 </tr>










<tr>    
	<td>2016</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2897937.2897962 target="_blank">
A high-resolution side-channel attack on last-level cache
	</a>
    </td>
 </tr>

<tr>    
	<td>2016</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2897937.2898086 target="_blank">
SecDCP: secure dynamic cache partitioning for efficient timing channel protection
	</a>
    </td>
 </tr>


<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2830772.2830795 target="_blank">
Avoiding information leakage in the memory controller with fixed service policies
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2830772.2830787 target="_blank">
Fork path: improving efficiency of ORAM by removing redundant memory accesses
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2830772.2830801 target="_blank">
Locking down insecure indirection with hardware-based control-data isolation
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2830772.2830814 target="_blank">
Authenticache: harnessing cache ECC for system authentication
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2694344.2694385 target="_blank">
GhostRider: A Hardware-Software System for Memory Trace Oblivious Computation
	</a>
    </td>
 </tr>
<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2694344.2694380 target="_blank">
Protecting Data on Smartphones and Tablets from Memory Attacks
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2694344.2694386 target="_blank">
Nested Kernel: An Operating System Architecture for Intra-Kernel Privilege Separation
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2694344.2694366 target="_blank">
SPECS: A Lightweight Runtime Mechanism for Protecting Software from Security-Critical Processor Bugs
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://www.usenix.org/conference/usenixsecurity15/technical-sessions/presentation/gruss target="_blank">
Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches 
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://www.usenix.org/conference/usenixsecurity15/technical-sessions/presentation/varadarajan
 target="_blank">
A Placement Vulnerability Study in Multi-Tenant Public Clouds
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://www.usenix.org/conference/usenixsecurity15/technical-sessions/presentation/masti target="_blank">
Thermal Covert Channels on Multi-core Platforms 	
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://ieeexplore.ieee.org/document/7163049 target="_blank">
S$A: A Shared Cache Attack That Works across Cores and Defies VM Sandboxing -- and Its Application to AES
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://ieeexplore.ieee.org/document/7163050 	target="_blank">
Last-Level Cache Side-Channel Attacks are Practical
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://ieeexplore.ieee.org/document/7163052 target="_blank">
Controlled-Channel Attacks: Deterministic Side Channels for Untrusted Operating Systems
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2810103.2813706 target="_blank">
Nomad: Mitigating Arbitrary Cloud Side Channels via Provider-Assisted Migration
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2810103.2813690 target="_blank">
Thwarting Memory Disclosure with Efficient Hypervisor-enforced Intra-domain Isolation
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2744769.2744866 target="_blank">
Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks
	</a>
    </td>
 </tr>

<tr>    
	<td>2015</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2744769.2744859 target="_blank">
Information leakage chaff: feeding red herrings to side channel attackers
	</a>
    </td>
 </tr>

<tr>    
	<td>2014</td> 
    <td><a href=https://ieeexplore.ieee.org/document/7011388 target="_blank">
Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution
	</a>
    </td>
 </tr>
<tr>    
	<td>2014</td> 
    <td><a href=https://ieeexplore.ieee.org/document/7011389  target="_blank">
Random Fill Cache Architecture
	</a>
    </td>
 </tr>

<tr>    
	<td>2014</td> 
    <td><a href=https://ieeexplore.ieee.org/document/7011390   target="_blank">
CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware
	</a>
    </td>
 </tr>

<tr>    
	<td>2014</td> 
    <td><a href=https://ieeexplore.ieee.org/document/7011392    target="_blank">
A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events
	</a>
    </td>
 </tr>


<tr>    
	<td>2014</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2541940.2541949   target="_blank">
Using ARM trustzone to build a trusted language runtime for mobile applications
	</a>
    </td>
 </tr>

<tr>    
	<td>2014</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2541940.2541986   target="_blank">
Virtual ghost: protecting applications from hostile operating systems
	</a>
    </td>
 </tr>

<tr>    
	<td>2014</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2541940.2541947 target="_blank">
Sapper: a language for hardware-level security policy enforcement
	</a>
    </td>
 </tr>

<tr>    
	<td>2014</td> 
    <td><a href=https://dl.acm.org/citation.cfm?doid=2541940.2541984  target="_blank">
Finding trojan message vulnerabilities in distributed systems
	</a>
    </td>
 </tr>

<tr>    
	<td>2014</td> 
    <td><a href=https://www.usenix.org/conference/usenixsecurity14/technical-sessions/presentation/varadarajan  target="_blank">
Scheduler-based Defenses against Cross-VM Side-channels
	</a>
    </td>
 </tr>

<tr>    
	<td>2014</td> 
    <td><a href=https://www.usenix.org/conference/usenixsecurity14/technical-sessions/presentation/pattuk  target="_blank">
Preventing Cryptographic Key Leakage in Cloud Virtual Machines
	</a>
    </td>
 </tr>

<tr>    
	<td>2014</td> 
    <td><a href=https://www.usenix.org/conference/usenixsecurity14/technical-sessions/presentation/yarom  target="_blank">
FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack 
	</a>
    </td>
 </tr>

<tr>    
	<td>2014</td> 
    <td><a href=https://www.usenix.org/conference/usenixsecurity14/technical-sessions/presentation/meyer  target="_blank">
Revisiting SSL/TLS Implementations: New Bleichenbacher Side Channels and Attacks 
	</a>
    </td>
 </tr>






 </table>

</body>
</html>
