#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed May 14 12:32:50 2025
# Process ID: 44800
# Current directory: /home/oa321/work/mudkip/vivado
# Command line: vivado
# Log file: /home/oa321/work/mudkip/vivado/vivado.log
# Journal file: /home/oa321/work/mudkip/vivado/vivado.jou
# Running On        :gambhir
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :AMD Ryzen 9 9950X 16-Core Processor
# CPU Frequency     :5473.857 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :64831 MB
# Swap memory       :2147 MB
# Total Virtual     :66979 MB
# Available Virtual :54553 MB
#-----------------------------------------------------------
start_gui
open_project /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /opt/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /opt/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /opt/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8531.727 ; gain = 850.500 ; free physical = 21283 ; free virtual = 52395
update_compile_order -fileset sources_1
open_bd_design {/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd}
Reading block design file </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd>...
Adding component instance block -- xilinx.com:ip:versal_cips:3.4 - CIPS_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:clk_wizard:1.0 - clk_wizard_0
Adding component instance block -- xilinx.com:ip:axi_noc:1.1 - cips_noc
Adding component instance block -- xilinx.com:ip:axi_noc:1.1 - noc_ddr4
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - icn_ctrl
Adding component instance block -- xilinx.com:ip:ai_engine:2.0 - ai_engine_0
Adding component instance block -- xilinx.com:ip:axi_noc:1.1 - noc_lpddr4
Adding component instance block -- xilinx.com:ip:system_cache:5.0 - system_cache_0
Adding component instance block -- xilinx.com:ip:system_cache:5.0 - system_cache_1
Adding component instance block -- xilinx.com:ip:system_cache:5.0 - system_cache_2
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Successfully read diagram <ext_platform> from block design file </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd>
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [BD 41-3052] NOC Block /noc_ddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_ddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /noc_lpddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_lpddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /cips_noc does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /cips_noc with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 9680.656 ; gain = 636.688 ; free physical = 23000 ; free virtual = 54687
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {5 1520 1950} [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_mm2s {1} \
  CONFIG.c_include_s2mm {1} \
  CONFIG.c_include_sg {0} \
] [get_bd_cells axi_dma_0]
set_property location {5 1500 1762} [get_bd_cells axi_dma_0]
set_property location {2 136 1801} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins smartconnect_1/S00_AXI]
startgroup
set_property -dict [list \
  CONFIG.c_enable_multi_channel {1} \
  CONFIG.c_include_s2mm {1} \
  CONFIG.c_include_sg {1} \
  CONFIG.c_num_s2mm_channels {2} \
] [get_bd_cells axi_dma_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S00_AXI]
startgroup
set_property -dict [list \
  CONFIG.c_enable_multi_channel {1} \
  CONFIG.c_include_sg {1} \
] [get_bd_cells axi_dma_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list \
  CONFIG.c_enable_multi_channel {1} \
  CONFIG.c_include_sg {1} \
] [get_bd_cells axi_dma_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S00_AXI]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list \
  CONFIG.c_enable_multi_channel {1} \
  CONFIG.c_include_s2mm {1} \
  CONFIG.c_include_sg {1} \
  CONFIG.c_num_s2mm_channels {2} \
] [get_bd_cells axi_dma_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins smartconnect_1/S00_AXI]'
undo
INFO: [Common 17-17] undo 'set_property location {2 136 1801} [get_bd_cells axi_dma_0]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1500 1762} [get_bd_cells axi_dma_0]'
undo
INFO: [Common 17-17] undo 'set_property -dict [list \
  CONFIG.c_include_mm2s {1} \
  CONFIG.c_include_s2mm {1} \
  CONFIG.c_include_sg {0} \
] [get_bd_cells axi_dma_0]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1520 1950} [get_bd_cells axi_dma_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_intf_nets smartconnect_0_M04_AXI] [get_bd_intf_nets smartconnect_0_M06_AXI] [get_bd_intf_nets smartconnect_0_M08_AXI] [get_bd_intf_nets smartconnect_0_M10_AXI] [get_bd_intf_nets smartconnect_0_M12_AXI] [get_bd_intf_nets smartconnect_0_M14_AXI] [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_intf_nets smartconnect_0_M03_AXI] [get_bd_intf_nets smartconnect_0_M05_AXI] [get_bd_intf_nets smartconnect_0_M07_AXI] [get_bd_intf_nets smartconnect_0_M09_AXI] [get_bd_intf_nets smartconnect_0_M11_AXI] [get_bd_intf_nets smartconnect_0_M13_AXI] [get_bd_intf_nets smartconnect_0_M15_AXI] [get_bd_intf_nets smartconnect_0_M02_AXI] [get_bd_cells smartconnect_0]
delete_bd_objs [get_bd_intf_nets smartconnect_1_M00_AXI] [get_bd_intf_nets smartconnect_1_M02_AXI] [get_bd_intf_nets smartconnect_1_M04_AXI] [get_bd_intf_nets smartconnect_1_M06_AXI] [get_bd_intf_nets smartconnect_1_M08_AXI] [get_bd_intf_nets smartconnect_1_M10_AXI] [get_bd_intf_nets smartconnect_1_M12_AXI] [get_bd_intf_nets smartconnect_1_M14_AXI] [get_bd_intf_nets smartconnect_1_M01_AXI] [get_bd_intf_nets smartconnect_1_M03_AXI] [get_bd_intf_nets smartconnect_1_M05_AXI] [get_bd_intf_nets smartconnect_1_M07_AXI] [get_bd_intf_nets smartconnect_1_M09_AXI] [get_bd_intf_nets smartconnect_1_M11_AXI] [get_bd_intf_nets smartconnect_1_M13_AXI] [get_bd_intf_nets smartconnect_1_M15_AXI] [get_bd_cells smartconnect_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.1 axi_noc_0
endgroup
set_property location {2.5 664 1166} [get_bd_cells axi_noc_0]
set_property -dict [list \
  CONFIG.NUM_MI {16} \
  CONFIG.NUM_SI {0} \
] [get_bd_cells axi_noc_0]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M00_AXI] [get_bd_intf_pins system_cache_1/S0_AXI]
set_property location {3.5 805 1177} [get_bd_cells axi_noc_0]
set_property location {3 802 1155} [get_bd_cells axi_noc_0]
set_property location {3 802 1155} [get_bd_cells axi_noc_0]
set_property location {3 758 1160} [get_bd_cells axi_noc_0]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M01_AXI] [get_bd_intf_pins system_cache_1/S1_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M02_AXI] [get_bd_intf_pins system_cache_1/S2_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M03_AXI] [get_bd_intf_pins system_cache_1/S3_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M04_AXI] [get_bd_intf_pins system_cache_1/S4_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M05_AXI] [get_bd_intf_pins system_cache_1/S5_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M06_AXI] [get_bd_intf_pins system_cache_1/S6_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M07_AXI] [get_bd_intf_pins system_cache_1/S7_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M08_AXI] [get_bd_intf_pins system_cache_1/S8_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M09_AXI] [get_bd_intf_pins system_cache_1/S9_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M10_AXI] [get_bd_intf_pins system_cache_1/S10_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M11_AXI] [get_bd_intf_pins system_cache_1/S11_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M12_AXI] [get_bd_intf_pins system_cache_1/S12_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M13_AXI] [get_bd_intf_pins system_cache_1/S13_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M14_AXI] [get_bd_intf_pins system_cache_1/S14_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M15_AXI] [get_bd_intf_pins system_cache_1/S15_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.1 axi_noc_1
endgroup
set_property location {3 736 1661} [get_bd_cells axi_noc_1]
set_property -dict [list \
  CONFIG.NUM_MI {16} \
  CONFIG.NUM_SI {0} \
] [get_bd_cells axi_noc_1]
set_property location {3 796 1676} [get_bd_cells axi_noc_1]
set_property location {3 799 1679} [get_bd_cells axi_noc_1]
set_property location {3 796 1669} [get_bd_cells axi_noc_1]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M00_AXI] [get_bd_intf_pins system_cache_2/S0_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M01_AXI] [get_bd_intf_pins system_cache_2/S1_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M02_AXI] [get_bd_intf_pins system_cache_2/S2_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M03_AXI] [get_bd_intf_pins system_cache_2/S3_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M04_AXI] [get_bd_intf_pins system_cache_2/S4_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M05_AXI] [get_bd_intf_pins system_cache_2/S5_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M06_AXI] [get_bd_intf_pins system_cache_2/S6_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M07_AXI] [get_bd_intf_pins system_cache_2/S7_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M08_AXI] [get_bd_intf_pins system_cache_2/S8_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M09_AXI] [get_bd_intf_pins system_cache_2/S9_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M10_AXI] [get_bd_intf_pins system_cache_2/S10_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M11_AXI] [get_bd_intf_pins system_cache_2/S11_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M12_AXI] [get_bd_intf_pins system_cache_2/S12_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M13_AXI] [get_bd_intf_pins system_cache_2/S13_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M14_AXI] [get_bd_intf_pins system_cache_2/S14_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M15_AXI] [get_bd_intf_pins system_cache_2/S15_AXI]
connect_bd_net [get_bd_pins axi_noc_0/aclk0] [get_bd_pins clk_wizard_0/clk_out1]
connect_bd_net [get_bd_pins axi_noc_1/aclk0] [get_bd_pins clk_wizard_0/clk_out1]
save_bd_design
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
assign_bd_address
INFO: [BD 41-3092] Triggering Container based Auto Assign Algorithm
auto_assign_options {memory_capacity 0G}
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]'
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_HP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S22_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /cips_noc]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S16_AXI {memport "MIG" sptag "" memory "" is_range "true"} S17_AXI {memport "MIG" sptag "" memory "" is_range "true"} S18_AXI {memport "MIG" sptag "" memory "" is_range "true"} S19_AXI {memport "MIG" sptag "" memory "" is_range "true"} S20_AXI {memport "MIG" sptag "" memory "" is_range "true"} S21_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S16_AXI {memport "MIG" sptag "" memory "" is_range "true"} S17_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S16_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {} [get_bd_cells /cips_noc]
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {} [get_bd_cells /cips_noc]'
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {} [get_bd_cells /axi_noc_1]'
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]'
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]'
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]'
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S16_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]'
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S16_AXI {memport "MIG" sptag "" memory "" is_range "true"} S17_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]'
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]'
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S16_AXI {memport "MIG" sptag "" memory "" is_range "true"} S17_AXI {memport "MIG" sptag "" memory "" is_range "true"} S18_AXI {memport "MIG" sptag "" memory "" is_range "true"} S19_AXI {memport "MIG" sptag "" memory "" is_range "true"} S20_AXI {memport "MIG" sptag "" memory "" is_range "true"} S21_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]'
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {S22_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /cips_noc]'
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]'
undo
INFO: [Common 17-17] undo 'set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]'
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
save_bd_design
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
assign_bd_address
INFO: [BD 41-3092] Triggering Container based Auto Assign Algorithm
auto_assign_options {memory_capacity 0G}
validate_bd_design
INFO: [BD 41-3052] NOC Block /noc_ddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_ddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /noc_lpddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_lpddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /cips_noc does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /cips_noc with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M00_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M01_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M02_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M03_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M04_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M05_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M06_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M07_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M08_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M09_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M10_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M11_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M12_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M13_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M14_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M15_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M00_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M01_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M02_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M03_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [Common 17-14] Message 'BD 41-3097' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [BD 41-2275] One or more AXI NoC block interfaces are not connected in the NoC Connectivity tab of the NoC IP GUI. Please add connections in the NoC IP GUI Connectivity tab for the following: 
/axi_noc_0/M00_AXI
/axi_noc_0/M01_AXI
/axi_noc_0/M02_AXI
/axi_noc_0/M03_AXI
/axi_noc_0/M04_AXI
/axi_noc_0/M05_AXI
/axi_noc_0/M06_AXI
/axi_noc_0/M07_AXI
/axi_noc_0/M08_AXI
/axi_noc_0/M09_AXI
/axi_noc_0/M10_AXI
/axi_noc_0/M11_AXI
/axi_noc_0/M12_AXI
/axi_noc_0/M13_AXI
/axi_noc_0/M14_AXI
/axi_noc_0/M15_AXI
/axi_noc_1/M00_AXI
/axi_noc_1/M01_AXI
/axi_noc_1/M02_AXI
/axi_noc_1/M03_AXI
/axi_noc_1/M04_AXI
/axi_noc_1/M05_AXI
/axi_noc_1/M06_AXI
/axi_noc_1/M07_AXI
/axi_noc_1/M08_AXI
/axi_noc_1/M09_AXI
/axi_noc_1/M10_AXI
/axi_noc_1/M11_AXI
/axi_noc_1/M12_AXI
/axi_noc_1/M13_AXI
/axi_noc_1/M14_AXI
/axi_noc_1/M15_AXI
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 10910.086 ; gain = 0.000 ; free physical = 19180 ; free virtual = 54059
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property CONFIG.NUM_SI {16} [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.CONNECTIONS {M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M08_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M09_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M10_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M11_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M12_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M13_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S13_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M14_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S14_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M15_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S15_AXI]
endgroup
startgroup
set_property CONFIG.NUM_SI {16} [get_bd_cells axi_noc_1]
set_property -dict [list CONFIG.CONNECTIONS {M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M08_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M09_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M10_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M11_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M12_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M13_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S13_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M14_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S14_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M15_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S15_AXI]
endgroup
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /noc_ddr4/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /noc_ddr4/S00_INI]
endgroup
validate_bd_design
INFO: [BD 41-3052] NOC Block /noc_ddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_ddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /noc_lpddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_lpddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /cips_noc does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /cips_noc with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M00_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M01_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M02_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M03_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M04_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M05_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M06_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M07_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M08_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M09_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M10_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M11_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M12_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M13_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M14_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M15_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M00_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M01_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M02_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M03_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [Common 17-14] Message 'BD 41-3097' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Ipconfig 75-136] Number of Master NoC Instances with Type PL_NMU (33) is greater than available resources in the selected device (28)
ERROR: [Ipconfig 75-137] Number of Slave NoC Instances with Type PL_NSU (32) is greater than available resources in the selected device (28)
ERROR: [BD 41-1783] NOC Compiler failed. 
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 10988.258 ; gain = 0.000 ; free physical = 19088 ; free virtual = 53969
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property CONFIG.C_NUM_OPTIMIZED_PORTS {14} [get_bd_cells system_cache_1]
delete_bd_objs [get_bd_intf_nets axi_noc_0_M14_AXI] [get_bd_intf_nets axi_noc_0_M15_AXI]
endgroup
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {14} \
  CONFIG.NUM_SI {14} \
] [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.CONNECTIONS {M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M08_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M09_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M10_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M11_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M12_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M13_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S13_AXI]
endgroup
set_property location {3 802 1191} [get_bd_cells axi_noc_0]
undo
INFO: [Common 17-17] undo 'set_property location {3 802 1191} [get_bd_cells axi_noc_0]'
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {14} \
  CONFIG.NUM_SI {14} \
] [get_bd_cells axi_noc_1]
set_property -dict [list CONFIG.CONNECTIONS {M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M08_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M09_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M10_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M11_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M12_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M13_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S13_AXI]
delete_bd_objs [get_bd_intf_nets axi_noc_1_M14_AXI] [get_bd_intf_nets axi_noc_1_M15_AXI]
endgroup
startgroup
set_property CONFIG.C_NUM_OPTIMIZED_PORTS {14} [get_bd_cells system_cache_2]
endgroup
assign_bd_address
INFO: [BD 41-3092] Triggering Container based Auto Assign Algorithm
auto_assign_options {memory_capacity 0G}
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
validate_bd_design
INFO: [BD 41-3052] NOC Block /noc_ddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_ddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /noc_lpddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_lpddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /cips_noc does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /cips_noc with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M00_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M01_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M02_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M03_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M04_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M05_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M06_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M07_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M08_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M09_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M10_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M11_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M12_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_0/M13_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M00_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M01_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M02_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M03_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M04_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M05_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [Common 17-14] Message 'BD 41-3097' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Ipconfig 75-136] Number of Master NoC Instances with Type PL_NMU (29) is greater than available resources in the selected device (28)
ERROR: [BD 41-1783] NOC Compiler failed. 
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 11125.570 ; gain = 0.000 ; free physical = 18779 ; free virtual = 53660
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property CONFIG.C_NUM_OPTIMIZED_PORTS {4} [get_bd_cells system_cache_1]
delete_bd_objs [get_bd_intf_nets axi_noc_0_M04_AXI] [get_bd_intf_nets axi_noc_0_M05_AXI] [get_bd_intf_nets axi_noc_0_M06_AXI] [get_bd_intf_nets axi_noc_0_M07_AXI] [get_bd_intf_nets axi_noc_0_M08_AXI] [get_bd_intf_nets axi_noc_0_M09_AXI] [get_bd_intf_nets axi_noc_0_M10_AXI] [get_bd_intf_nets axi_noc_0_M11_AXI] [get_bd_intf_nets axi_noc_0_M12_AXI] [get_bd_intf_nets axi_noc_0_M13_AXI]
endgroup
startgroup
set_property CONFIG.C_NUM_OPTIMIZED_PORTS {4} [get_bd_cells system_cache_2]
delete_bd_objs [get_bd_intf_nets axi_noc_1_M04_AXI] [get_bd_intf_nets axi_noc_1_M05_AXI] [get_bd_intf_nets axi_noc_1_M06_AXI] [get_bd_intf_nets axi_noc_1_M07_AXI] [get_bd_intf_nets axi_noc_1_M08_AXI] [get_bd_intf_nets axi_noc_1_M09_AXI] [get_bd_intf_nets axi_noc_1_M10_AXI] [get_bd_intf_nets axi_noc_1_M11_AXI] [get_bd_intf_nets axi_noc_1_M12_AXI] [get_bd_intf_nets axi_noc_1_M13_AXI]
endgroup
set_property location {4 1201 1402} [get_bd_cells system_cache_2]
set_property location {5 1745 1337} [get_bd_cells system_cache_0]
set_property location {5 1660 1338} [get_bd_cells system_cache_0]
delete_bd_objs [get_bd_intf_nets system_cache_1_M0_AXI]
delete_bd_objs [get_bd_intf_nets system_cache_2_M0_AXI]
copy_bd_objs /  [get_bd_cells {system_cache_0}]
set_property location {5.5 1556 1338} [get_bd_cells system_cache_3]
startgroup
set_property CONFIG.C_NUM_OPTIMIZED_PORTS {1} [get_bd_cells system_cache_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins system_cache_3/M0_AXI] [get_bd_intf_pins system_cache_0/S0_AXI]
connect_bd_intf_net [get_bd_intf_pins system_cache_3/S0_AXI] [get_bd_intf_pins system_cache_1/M0_AXI]
connect_bd_intf_net [get_bd_intf_pins system_cache_2/M0_AXI] [get_bd_intf_pins system_cache_3/S1_AXI]
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {8} \
  CONFIG.NUM_SI {8} \
] [get_bd_cells axi_noc_1]
set_property -dict [list CONFIG.CONNECTIONS {M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S07_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_noc_0_M02_AXI] [get_bd_intf_nets axi_noc_0_M03_AXI] [get_bd_intf_nets axi_noc_0_M01_AXI] [get_bd_intf_nets axi_noc_0_M00_AXI] [get_bd_cells axi_noc_0]
set_property location {3 798 1304} [get_bd_cells axi_noc_1]
delete_bd_objs [get_bd_intf_nets axi_noc_1_M01_AXI] [get_bd_intf_nets axi_noc_1_M02_AXI] [get_bd_intf_nets axi_noc_1_M00_AXI] [get_bd_intf_nets axi_noc_1_M03_AXI]
set_property location {3 806 1257} [get_bd_cells axi_noc_1]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M00_AXI] [get_bd_intf_pins system_cache_1/S0_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M01_AXI] [get_bd_intf_pins system_cache_1/S1_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M02_AXI] [get_bd_intf_pins system_cache_1/S2_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M03_AXI] [get_bd_intf_pins system_cache_1/S3_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M04_AXI] [get_bd_intf_pins system_cache_2/S0_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M05_AXI] [get_bd_intf_pins system_cache_2/S1_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M06_AXI] [get_bd_intf_pins system_cache_2/S2_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M07_AXI] [get_bd_intf_pins system_cache_2/S3_AXI]
connect_bd_net [get_bd_pins system_cache_3/ACLK] [get_bd_pins clk_wizard_0/clk_out1]
connect_bd_net [get_bd_pins system_cache_3/ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
save_bd_design
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE6" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE6" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE7" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
save_bd_design
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
validate_bd_design
INFO: [BD 41-3052] NOC Block /noc_ddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_ddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /noc_lpddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_lpddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /cips_noc does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /cips_noc with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M00_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M01_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M02_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M03_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M04_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M05_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M06_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M07_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: e23b162
NoC Constraints | Checksum: f7fcfe05
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 492424f1
INFO: [Ipconfig 75-108] Writing file /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/common/nsln/NOC_Power.xpe.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ID_WIDTH(16) on '/noc_ai_mm_0' with propagated value(2). Command ignored
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 64K ]> from slave interface '/icn_ctrl/S00_AXI' to master interface '/icn_ctrl/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] ext_platform_icn_ctrl_0: SmartConnect ext_platform_icn_ctrl_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] ext_platform_icn_ctrl_0: IP ext_platform_icn_ctrl_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] ext_platform_icn_ctrl_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /ext_platform_icn_ctrl_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M02_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M03_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M04_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M05_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M06_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M07_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M08_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M09_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M10_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M11_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M12_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M13_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M14_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M15_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_0: The System Cache is connected to non MicroBlaze IP /system_cache_3 on Optimized port 0, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_1: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 0, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_1: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 1, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_1: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 2, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_1: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 3, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_2: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 0, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_2: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 1, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_2: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 2, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_2: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 3, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_3: The System Cache is connected to non MicroBlaze IP /system_cache_1 on Optimized port 0, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_3: The System Cache is connected to non MicroBlaze IP /system_cache_2 on Optimized port 1, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
CRITICAL WARNING: [xilinx.com:ip:axi_noc:1.1-2] /axi_noc_1 NoC interface /axi_noc_1/S00_AXI is not driven. It should be connected to an endpoint.
CRITICAL WARNING: [xilinx.com:ip:axi_noc:1.1-2] /axi_noc_1 NoC interface /axi_noc_1/S01_AXI is not driven. It should be connected to an endpoint.
CRITICAL WARNING: [xilinx.com:ip:axi_noc:1.1-2] /axi_noc_1 NoC interface /axi_noc_1/S02_AXI is not driven. It should be connected to an endpoint.
CRITICAL WARNING: [xilinx.com:ip:axi_noc:1.1-2] /axi_noc_1 NoC interface /axi_noc_1/S03_AXI is not driven. It should be connected to an endpoint.
CRITICAL WARNING: [xilinx.com:ip:axi_noc:1.1-2] /axi_noc_1 NoC interface /axi_noc_1/S04_AXI is not driven. It should be connected to an endpoint.
CRITICAL WARNING: [xilinx.com:ip:axi_noc:1.1-2] /axi_noc_1 NoC interface /axi_noc_1/S05_AXI is not driven. It should be connected to an endpoint.
CRITICAL WARNING: [xilinx.com:ip:axi_noc:1.1-2] /axi_noc_1 NoC interface /axi_noc_1/S06_AXI is not driven. It should be connected to an endpoint.
CRITICAL WARNING: [xilinx.com:ip:axi_noc:1.1-2] /axi_noc_1 NoC interface /axi_noc_1/S07_AXI is not driven. It should be connected to an endpoint.
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S00_AXI(17) and /CIPS_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S01_AXI(17) and /CIPS_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S02_AXI(17) and /CIPS_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S03_AXI(17) and /CIPS_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S04_AXI(17) and /CIPS_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S04_AXI(17) and /CIPS_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S05_AXI(17) and /CIPS_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S05_AXI(17) and /CIPS_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S06_AXI(17) and /CIPS_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S06_AXI(17) and /CIPS_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_3/S0_AXI(1) and /system_cache_1/M0_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_3/S0_AXI(1) and /system_cache_1/M0_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_3/S1_AXI(1) and /system_cache_2/M0_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_3/S1_AXI(1) and /system_cache_2/M0_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_1/S0_AXI(1) and /axi_noc_1/M00_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_1/S0_AXI(1) and /axi_noc_1/M00_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_1/S1_AXI(1) and /axi_noc_1/M01_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_1/S1_AXI(1) and /axi_noc_1/M01_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_1/S2_AXI(1) and /axi_noc_1/M02_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_1/S2_AXI(1) and /axi_noc_1/M02_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_1/S3_AXI(1) and /axi_noc_1/M03_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_1/S3_AXI(1) and /axi_noc_1/M03_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_2/S0_AXI(1) and /axi_noc_1/M04_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_2/S0_AXI(1) and /axi_noc_1/M04_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_2/S1_AXI(1) and /axi_noc_1/M05_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_2/S1_AXI(1) and /axi_noc_1/M05_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_2/S2_AXI(1) and /axi_noc_1/M06_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_2/S2_AXI(1) and /axi_noc_1/M06_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_2/S3_AXI(1) and /axi_noc_1/M07_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_2/S3_AXI(1) and /axi_noc_1/M07_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_0/S0_AXI(1) and /system_cache_3/M0_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_0/S0_AXI(1) and /system_cache_3/M0_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

validate_bd_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 11488.664 ; gain = 0.000 ; free physical = 18046 ; free virtual = 52897
startgroup
set_property CONFIG.NUM_SI {0} [get_bd_cells axi_noc_1]
endgroup
save_bd_design
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
startgroup
set_property CONFIG.NUM_SI {1} [get_bd_cells axi_noc_1]
set_property -dict [list CONFIG.CONNECTIONS {}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
endgroup
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {2} \
  CONFIG.NUM_SI {1} \
] [get_bd_cells icn_ctrl]
endgroup
connect_bd_intf_net [get_bd_intf_pins icn_ctrl/M01_AXI] [get_bd_intf_pins axi_noc_1/S00_AXI]
save_bd_design
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
set_property PFM.AXI_PORT {S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE6" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE6" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE7" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE6" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE7" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE8" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
save_bd_design
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
assign_bd_address
INFO: [BD 41-3092] Triggering Container based Auto Assign Algorithm
auto_assign_options {memory_capacity 0G}
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/CIPS_0/M_AXI_FPD' to slave interface '/axi_noc_1/S00_AXI'. Please either complete or remove this path to resolve.
INFO: [BD 41-3052] NOC Block /noc_ddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_ddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /noc_lpddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_lpddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /cips_noc does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /cips_noc with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M00_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M01_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M02_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M03_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M04_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M05_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M06_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M07_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [Common 17-365] Interrupt caught but 'validate_bd_design' cannot be canceled. Please wait for command to finish.
ERROR: [BD 41-2275] One or more AXI NoC block interfaces are not connected in the NoC Connectivity tab of the NoC IP GUI. Please add connections in the NoC IP GUI Connectivity tab for the following: 
/axi_noc_1/S00_AXI
/axi_noc_1/M00_AXI
/axi_noc_1/M01_AXI
/axi_noc_1/M02_AXI
/axi_noc_1/M03_AXI
/axi_noc_1/M04_AXI
/axi_noc_1/M05_AXI
/axi_noc_1/M06_AXI
/axi_noc_1/M07_AXI
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 11733.113 ; gain = 0.000 ; free physical = 18157 ; free virtual = 52998
INFO: [Common 17-681] Processing pending cancel.
startgroup
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
endgroup
save_bd_design
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /noc_ddr4/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /noc_ddr4/S00_INI]
endgroup
startgroup
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
endgroup
save_bd_design
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
assign_bd_address
INFO: [BD 41-3092] Triggering Container based Auto Assign Algorithm
WARNING: [BD 41-1743] Cannot assign slave segment '/noc_ddr4/S00_AXI/C0_DDR_LOW0' into address space '/CIPS_0/M_AXI_FPD' because The addressing path from slave segment '/noc_ddr4/S00_AXI/C0_DDR_LOW0' to address space '/CIPS_0/M_AXI_FPD' terminates at bridge master interface '/axi_noc_1/M07_AXI'. The apertures for this interface {<0x206_C000_0000 [ 1G ]>} do not intersect with previous path apertures {<0x0000_0000 [ 2G ]>}. This assignment will be automatically excluded.
WARNING: [BD 41-1743] Cannot assign slave segment '/noc_ddr4/S00_AXI/C0_DDR_LOW1' into address space '/CIPS_0/M_AXI_FPD' because The addressing path from slave segment '/noc_ddr4/S00_AXI/C0_DDR_LOW1' to address space '/CIPS_0/M_AXI_FPD' terminates at bridge master interface '/axi_noc_1/M07_AXI'. The apertures for this interface {<0x206_C000_0000 [ 1G ]>} do not intersect with previous path apertures {<0x8_0000_0000 [ 32G ]>}. This assignment will be automatically excluded.
Excluding slave segment /noc_ddr4/S00_AXI/C0_DDR_LOW0 from address space /CIPS_0/M_AXI_FPD.
Excluding slave segment /noc_ddr4/S00_AXI/C0_DDR_LOW1 from address space /CIPS_0/M_AXI_FPD.
INFO: [BD 41-3052] NOC Block /noc_ddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_ddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /noc_lpddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_lpddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /cips_noc does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /cips_noc with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /axi_noc_1 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /axi_noc_1 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
auto_assign_options {memory_capacity 0G}
validate_bd_design
WARNING: [BD 41-1629] Slave segment </noc_ddr4/S00_AXI/C0_DDR_LOW0> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </noc_ddr4/S00_AXI/C0_DDR_LOW1> is excluded from all addressing paths.
INFO: [BD 41-3052] NOC Block /noc_ddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_ddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /noc_lpddr4 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /noc_lpddr4 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /cips_noc does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /cips_noc with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3052] NOC Block /axi_noc_1 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /axi_noc_1 with current configuration may split assignment. Please use the following AR-000036160 https://xilinx.lightning.force.com/lightning/articles/Knowledge/000036160?language=en_US to leverage shared segments for DDR/HBM.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M00_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M01_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M02_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M03_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M04_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M05_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M06_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
INFO: [BD 41-3097] Setting empty PL aperture on /axi_noc_1/M07_AXI will be ignored. PL bucketting or assign operation will compute the aperture.
Excluding slave segment /noc_ddr4/S00_AXI/C0_DDR_LOW0 from address space /CIPS_0/M_AXI_FPD.
Excluding slave segment /noc_ddr4/S00_AXI/C0_DDR_LOW1 from address space /CIPS_0/M_AXI_FPD.
CRITICAL WARNING: [BD 41-2842] Virtual address or fixed destID NMU has multiple fanout. NSU /axi_noc_1/M00_AXI is using virtual-addressing or has no assigned address so all traffic from the upstream NMU /axi_noc_1/S00_AXI. All traffic will route to this NSU using a fixed destID. To fix: ensure the NMU has a single fanout, or ensure the NSU has an assigned address in the Address Editor.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: f824628a
NoC Constraints | Checksum: f7fcfe05
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 70cc63c5
INFO: [Ipconfig 75-108] Writing file /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/common/nsln/NOC_Power.xpe.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ID_WIDTH(16) on '/noc_ai_mm_0' with propagated value(2). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter USER_NOC_DATA512_WIDTH(128) on '/S00_AXI_nmu' with propagated value(32). Command ignored
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 64K ]> from slave interface '/icn_ctrl/S00_AXI' to master interface '/icn_ctrl/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] ext_platform_icn_ctrl_0: SmartConnect ext_platform_icn_ctrl_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M02_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M03_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M04_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M05_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M06_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M07_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M08_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M09_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M10_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M11_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M12_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M13_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M14_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M15_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_0: The System Cache is connected to non MicroBlaze IP /system_cache_3 on Optimized port 0, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_1: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 0, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_1: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 1, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_1: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 2, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_1: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 3, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_2: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 0, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_2: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 1, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_2: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 2, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_2: The System Cache is connected to non MicroBlaze IP /axi_noc_1 on Optimized port 3, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_3: The System Cache is connected to non MicroBlaze IP /system_cache_1 on Optimized port 0, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [xilinx.com:ip:system_cache:5.0-1] /system_cache_3: The System Cache is connected to non MicroBlaze IP /system_cache_2 on Optimized port 1, make sure that C_Lx_CACHE_LINE_LENGTH (=4) is correctly set.
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S00_AXI(17) and /CIPS_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S01_AXI(17) and /CIPS_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S02_AXI(17) and /CIPS_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S03_AXI(17) and /CIPS_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S04_AXI(17) and /CIPS_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S04_AXI(17) and /CIPS_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S05_AXI(17) and /CIPS_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S05_AXI(17) and /CIPS_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S06_AXI(17) and /CIPS_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S06_AXI(17) and /CIPS_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_3/S0_AXI(1) and /system_cache_1/M0_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_3/S0_AXI(1) and /system_cache_1/M0_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_3/S1_AXI(1) and /system_cache_2/M0_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_3/S1_AXI(1) and /system_cache_2/M0_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_1/S0_AXI(1) and /axi_noc_1/M00_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_1/S0_AXI(1) and /axi_noc_1/M00_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_1/S1_AXI(1) and /axi_noc_1/M01_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_1/S1_AXI(1) and /axi_noc_1/M01_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_1/S2_AXI(1) and /axi_noc_1/M02_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_1/S2_AXI(1) and /axi_noc_1/M02_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_1/S3_AXI(1) and /axi_noc_1/M03_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_1/S3_AXI(1) and /axi_noc_1/M03_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_2/S0_AXI(1) and /axi_noc_1/M04_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_2/S0_AXI(1) and /axi_noc_1/M04_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_2/S1_AXI(1) and /axi_noc_1/M05_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_2/S1_AXI(1) and /axi_noc_1/M05_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_2/S2_AXI(1) and /axi_noc_1/M06_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_2/S2_AXI(1) and /axi_noc_1/M06_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_2/S3_AXI(1) and /axi_noc_1/M07_AXI(18)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_2/S3_AXI(1) and /axi_noc_1/M07_AXI(18)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system_cache_0/S0_AXI(1) and /system_cache_3/M0_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system_cache_0/S0_AXI(1) and /system_cache_3/M0_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

validate_bd_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 11867.145 ; gain = 0.000 ; free physical = 17727 ; free virtual = 52567
generate_target all [get_files  /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd]
INFO: [BD 41-1662] The design 'ext_platform.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_bid'(2) to pin: '/ai_engine_0/S00_AXI_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_awid'(16) to pin: '/cips_noc/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_rid'(2) to pin: '/ai_engine_0/S00_AXI_rid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_arid'(16) to pin: '/cips_noc/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S0_AXI_AWUSER'(1) to pin: '/axi_noc_1/M00_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S0_AXI_ARUSER'(1) to pin: '/axi_noc_1/M00_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S1_AXI_AWUSER'(1) to pin: '/axi_noc_1/M01_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S1_AXI_ARUSER'(1) to pin: '/axi_noc_1/M01_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S2_AXI_AWUSER'(1) to pin: '/axi_noc_1/M02_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S2_AXI_ARUSER'(1) to pin: '/axi_noc_1/M02_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S3_AXI_AWUSER'(1) to pin: '/axi_noc_1/M03_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S3_AXI_ARUSER'(1) to pin: '/axi_noc_1/M03_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S0_AXI_AWUSER'(1) to pin: '/axi_noc_1/M04_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S0_AXI_ARUSER'(1) to pin: '/axi_noc_1/M04_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S1_AXI_AWUSER'(1) to pin: '/axi_noc_1/M05_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S1_AXI_ARUSER'(1) to pin: '/axi_noc_1/M05_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S2_AXI_AWUSER'(1) to pin: '/axi_noc_1/M06_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S2_AXI_ARUSER'(1) to pin: '/axi_noc_1/M06_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S3_AXI_AWUSER'(1) to pin: '/axi_noc_1/M07_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S3_AXI_ARUSER'(1) to pin: '/axi_noc_1/M07_AXI_aruser'(18) - Only lower order bits will be connected.
Verilog Output written to : /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/synth/ext_platform.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_bid'(2) to pin: '/ai_engine_0/S00_AXI_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_awid'(16) to pin: '/cips_noc/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_rid'(2) to pin: '/ai_engine_0/S00_AXI_rid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_arid'(16) to pin: '/cips_noc/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S0_AXI_AWUSER'(1) to pin: '/axi_noc_1/M00_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S0_AXI_ARUSER'(1) to pin: '/axi_noc_1/M00_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S1_AXI_AWUSER'(1) to pin: '/axi_noc_1/M01_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S1_AXI_ARUSER'(1) to pin: '/axi_noc_1/M01_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S2_AXI_AWUSER'(1) to pin: '/axi_noc_1/M02_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S2_AXI_ARUSER'(1) to pin: '/axi_noc_1/M02_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S3_AXI_AWUSER'(1) to pin: '/axi_noc_1/M03_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_1/S3_AXI_ARUSER'(1) to pin: '/axi_noc_1/M03_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S0_AXI_AWUSER'(1) to pin: '/axi_noc_1/M04_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S0_AXI_ARUSER'(1) to pin: '/axi_noc_1/M04_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S1_AXI_AWUSER'(1) to pin: '/axi_noc_1/M05_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S1_AXI_ARUSER'(1) to pin: '/axi_noc_1/M05_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S2_AXI_AWUSER'(1) to pin: '/axi_noc_1/M06_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S2_AXI_ARUSER'(1) to pin: '/axi_noc_1/M06_AXI_aruser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S3_AXI_AWUSER'(1) to pin: '/axi_noc_1/M07_AXI_awuser'(18) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_cache_2/S3_AXI_ARUSER'(1) to pin: '/axi_noc_1/M07_AXI_aruser'(18) - Only lower order bits will be connected.
Verilog Output written to : /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/sim/ext_platform.v
Verilog Output written to : /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/hdl/ext_platform_wrapper.v
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_a86f_pspmc_0_0: XDC Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_a86f_pspmc_0_0: Time taken by generate_ps_data 497 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_a86f_pspmc_0_0: Time taken by XDC_generate is 497 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_a86f_pspmc_0_0: REG Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_a86f_pspmc_0_0: Time taken by generate_ps_data 363 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_a86f_pspmc_0_0: Time taken by reg_generate is 363 ms
Exporting to file /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_CIPS_0_0/bd_0/hw_handoff/ext_platform_CIPS_0_0.hwh
Generated Hardware Definition File /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_CIPS_0_0/bd_0/synth/ext_platform_CIPS_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block CIPS_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S03_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S04_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S05_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S06_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S07_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S07_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S07_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S04_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S04_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S03_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S03_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S06_AXI_rpu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S06_AXI_rpu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S02_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S02_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S05_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S05_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S01_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S01_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_07f8_M00_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_07f8_M00_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
Exporting to file /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/hw_handoff/ext_platform_cips_noc_0.hwh
Generated Hardware Definition File /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/synth/ext_platform_cips_noc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block cips_noc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_b0c5_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_b0c5_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Calling reg_generate
Exporting to file /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/hw_handoff/ext_platform_noc_ddr4_0.hwh
Generated Hardware Definition File /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/synth/ext_platform_noc_ddr4_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_ddr4 .
Exporting to file /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_icn_ctrl_0/bd_0/hw_handoff/ext_platform_icn_ctrl_0.hwh
Generated Hardware Definition File /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_icn_ctrl_0/bd_0/synth/ext_platform_icn_ctrl_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block icn_ctrl .
Exporting to file /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_ai_engine_0_0/bd_0/hw_handoff/ext_platform_ai_engine_0_0.hwh
Generated Hardware Definition File /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_ai_engine_0_0/bd_0/synth/ext_platform_ai_engine_0_0.hwdef
Calling reg_generate
Calling reg_generate
Exporting to file /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/hw_handoff/ext_platform_noc_lpddr4_0.hwh
Generated Hardware Definition File /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/synth/ext_platform_noc_lpddr4_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_lpddr4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_cache_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_cache_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_cache_2 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M03_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M04_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M05_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M06_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M07_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_cd89_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_cd89_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M07_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M07_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M06_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M06_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M02_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M02_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M05_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M05_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M01_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M01_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M04_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M04_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M00_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M00_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M03_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_cd89_M03_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
Exporting to file /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_axi_noc_1_0/bd_0/hw_handoff/ext_platform_axi_noc_1_0.hwh
Generated Hardware Definition File /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/ip/ext_platform_axi_noc_1_0/bd_0/synth/ext_platform_axi_noc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_noc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_cache_3 .
Exporting to file /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/hw_handoff/ext_platform.hwh
Generated Hardware Definition File /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.gen/sources_1/bd/ext_platform/synth/ext_platform.hwdef
generate_target: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 12065.637 ; gain = 0.000 ; free physical = 17052 ; free virtual = 52195
catch { config_ip_cache -export [get_ips -all ext_platform_cips_noc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_cips_noc_0
catch { config_ip_cache -export [get_ips -all ext_platform_noc_ddr4_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_noc_ddr4_0
catch { config_ip_cache -export [get_ips -all ext_platform_icn_ctrl_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_icn_ctrl_0
catch { config_ip_cache -export [get_ips -all ext_platform_noc_lpddr4_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_noc_lpddr4_0
catch { config_ip_cache -export [get_ips -all ext_platform_system_cache_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_system_cache_0_0
catch { config_ip_cache -export [get_ips -all ext_platform_system_cache_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_system_cache_1_0
catch { config_ip_cache -export [get_ips -all ext_platform_system_cache_2_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_system_cache_2_0
catch { config_ip_cache -export [get_ips -all ext_platform_axi_noc_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_axi_noc_1_0
catch { config_ip_cache -export [get_ips -all ext_platform_system_cache_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_system_cache_0_1
export_ip_user_files -of_objects [get_files /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd]
launch_runs ext_platform_axi_noc_1_0_synth_1 ext_platform_cips_noc_0_synth_1 ext_platform_icn_ctrl_0_synth_1 ext_platform_noc_ddr4_0_synth_1 ext_platform_noc_lpddr4_0_synth_1 ext_platform_system_cache_0_0_synth_1 ext_platform_system_cache_0_1_synth_1 ext_platform_system_cache_1_0_synth_1 ext_platform_system_cache_2_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_axi_noc_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_cips_noc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_icn_ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_noc_ddr4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_noc_lpddr4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_system_cache_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_system_cache_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_system_cache_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ext_platform_system_cache_2_0
[Wed May 14 13:07:56 2025] Launched ext_platform_axi_noc_1_0_synth_1, ext_platform_cips_noc_0_synth_1, ext_platform_icn_ctrl_0_synth_1, ext_platform_noc_ddr4_0_synth_1, ext_platform_noc_lpddr4_0_synth_1, ext_platform_system_cache_0_0_synth_1, ext_platform_system_cache_0_1_synth_1, ext_platform_system_cache_1_0_synth_1, ext_platform_system_cache_2_0_synth_1...
Run output will be captured here:
ext_platform_axi_noc_1_0_synth_1: /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.runs/ext_platform_axi_noc_1_0_synth_1/runme.log
ext_platform_cips_noc_0_synth_1: /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.runs/ext_platform_cips_noc_0_synth_1/runme.log
ext_platform_icn_ctrl_0_synth_1: /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.runs/ext_platform_icn_ctrl_0_synth_1/runme.log
ext_platform_noc_ddr4_0_synth_1: /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.runs/ext_platform_noc_ddr4_0_synth_1/runme.log
ext_platform_noc_lpddr4_0_synth_1: /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.runs/ext_platform_noc_lpddr4_0_synth_1/runme.log
ext_platform_system_cache_0_0_synth_1: /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.runs/ext_platform_system_cache_0_0_synth_1/runme.log
ext_platform_system_cache_0_1_synth_1: /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.runs/ext_platform_system_cache_0_1_synth_1/runme.log
ext_platform_system_cache_1_0_synth_1: /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.runs/ext_platform_system_cache_1_0_synth_1/runme.log
ext_platform_system_cache_2_0_synth_1: /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.runs/ext_platform_system_cache_2_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd] -directory /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.ip_user_files/sim_scripts -ip_user_files_dir /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.ip_user_files -ipstatic_source_dir /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/modelsim} {questa=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/questa} {xcelium=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/xcelium} {vcs=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/vcs} {riviera=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
