

================================================================
== Vitis HLS Report for 'store_stream6'
================================================================
* Date:           Tue Oct 28 17:30:09 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Out_writey   |        ?|        ?|   8 ~ 773|          -|          -|        ?|        no|
        | + Out_writex  |        0|      765|         3|          -|          -|  0 ~ 255|        no|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.88ns)   --->   "%out = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_ftmap"   --->   Operation 14 'read' 'out' <Predicate = true> <Delay = 1.88> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%h0_1 = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %h0"   --->   Operation 16 'read' 'h0_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%w0_1 = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %w0"   --->   Operation 18 'read' 'w0_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tw_eff_loc_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%tw_eff = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %tw_eff_loc_i" [src/srcnn.cpp:406->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 20 'read' 'tw_eff' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln609 = add i9 %h0_1, i9 16" [src/srcnn.cpp:609]   --->   Operation 21 'add' 'add_ln609' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln609, i32 8" [src/srcnn.cpp:609]   --->   Operation 22 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%trunc_ln608 = trunc i9 %h0_1" [src/srcnn.cpp:608]   --->   Operation 23 'trunc' 'trunc_ln608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%xor_ln609 = xor i8 %trunc_ln608, i8 255" [src/srcnn.cpp:609]   --->   Operation 24 'xor' 'xor_ln609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.39ns) (out node of the LUT)   --->   "%th_eff = select i1 %tmp_2, i8 %xor_ln609, i8 16" [src/srcnn.cpp:609]   --->   Operation 25 'select' 'th_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_out_i, void @empty_17, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_22, i32 0, i32 0, void @empty_3, i32 0, i32 65025, void @empty_24, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln411 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/srcnn.cpp:411->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 28 'specpipeline' 'specpipeline_ln411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i9 %h0_1" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 29 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %w0_1, i2 0"   --->   Operation 30 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i10 %tmp_1" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 31 'zext' 'zext_ln414_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln414_2 = zext i8 %tw_eff" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 32 'zext' 'zext_ln414_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln414 = store i8 0, i8 %y" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 33 'store' 'store_ln414' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln414 = br void %Out_writex.i" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 34 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%y_1 = load i8 %y" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 35 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln414_3 = zext i8 %y_1" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 36 'zext' 'zext_ln414_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.76ns)   --->   "%icmp_ln414 = icmp_eq  i8 %y_1, i8 %th_eff" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 37 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln414 = add i8 %y_1, i8 1" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 38 'add' 'add_ln414' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln414 = br i1 %icmp_ln414, void %Out_writex.split.i, void %store_stream6.exit" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 39 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%empty = add i10 %zext_ln414, i10 %zext_ln414_3" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 40 'add' 'empty' <Predicate = (!icmp_ln414)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %empty, i10 0" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 41 'bitconcatenate' 'p_shl_i' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl_cast7_i = zext i20 %p_shl_i" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 42 'zext' 'p_shl_cast7_i' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl1_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty, i2 0" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 43 'bitconcatenate' 'p_shl1_i' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl1_cast8_i = zext i12 %p_shl1_i" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 44 'zext' 'p_shl1_cast8_i' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.89ns)   --->   "%empty_83 = sub i21 %p_shl_cast7_i, i21 %p_shl1_cast8_i" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 45 'sub' 'empty_83' <Predicate = (!icmp_ln414)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast = sext i21 %empty_83" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 46 'sext' 'p_cast' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.90ns)   --->   "%tmp = add i22 %p_cast, i22 %zext_ln414_1" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 47 'add' 'tmp' <Predicate = (!icmp_ln414)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_cast = sext i22 %tmp" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 48 'sext' 'tmp_cast' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.08ns)   --->   "%empty_84 = add i64 %tmp_cast, i64 %out" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 49 'add' 'empty_84' <Predicate = (!icmp_ln414)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_84, i32 2, i32 63" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 50 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln416 = sext i62 %trunc_ln1" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 51 'sext' 'sext_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln416" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 52 'getelementptr' 'gmem_out_addr' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln632 = ret" [src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 53 'ret' 'ret_ln632' <Predicate = (icmp_ln414)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln414 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 54 'specloopname' 'specloopname_ln414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (7.30ns)   --->   "%empty_85 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_out_addr, i32 %zext_ln414_2" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 55 'writereq' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 56 [1/1] (0.42ns)   --->   "%br_ln416 = br void %for.body4.i" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 56 'br' 'br_ln416' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.68>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%x = phi i8 0, void %Out_writex.split.i, i8 %add_ln416, void %for.body4.split.i_ifconv" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 57 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.76ns)   --->   "%icmp_ln416 = icmp_eq  i8 %x, i8 %tw_eff" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 59 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln416 = add i8 %x, i8 1" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 60 'add' 'add_ln416' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.body4.split.i_ifconv, void %for.inc9.loopexit.i" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 61 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.75ns)   --->   "%s_out_i_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %s_out_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 62 'read' 's_out_i_read' <Predicate = (!icmp_ln416)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1024> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %s_out_i_read, i32 23" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 63 'bitselect' 'tmp_3' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.93ns)   --->   "%sub_ln417 = sub i24 0, i24 %s_out_i_read" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 64 'sub' 'sub_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln414 = store i8 %add_ln414, i8 %y" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 65 'store' 'store_ln414' <Predicate = (icmp_ln416)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 7.00>
ST_5 : Operation 66 [1/1] (0.93ns)   --->   "%icmp_ln417 = icmp_eq  i24 %s_out_i_read, i24 0" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 66 'icmp' 'icmp_ln417' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.32ns)   --->   "%select_ln417 = select i1 %tmp_3, i24 %sub_ln417, i24 %s_out_i_read" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 67 'select' 'select_ln417' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i = partselect i24 @llvm.part.select.i24, i24 %select_ln417, i32 23, i32 0" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 68 'partselect' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1_i = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %tmp_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 69 'bitconcatenate' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln417 = sext i25 %tmp_1_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 70 'sext' 'sext_ln417' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2_i = cttz i32 @llvm.cttz.i32, i32 %sext_ln417, i1 1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 71 'cttz' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.01ns)   --->   "%sub_ln417_1 = sub i32 24, i32 %tmp_2_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 72 'sub' 'sub_ln417_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln417 = trunc i32 %sub_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 73 'trunc' 'trunc_ln417' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.01ns)   --->   "%add_ln417 = add i32 %sub_ln417_1, i32 4294967272" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 74 'add' 'add_ln417' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln417, i32 1, i32 31" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 75 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.00ns)   --->   "%icmp_ln417_1 = icmp_sgt  i31 %tmp_4, i31 0" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 76 'icmp' 'icmp_ln417_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln417_1 = trunc i32 %sub_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 77 'trunc' 'trunc_ln417_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.78ns)   --->   "%sub_ln417_4 = sub i5 17, i5 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 78 'sub' 'sub_ln417_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln417_5 = zext i5 %sub_ln417_4" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 79 'zext' 'zext_ln417_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.68ns)   --->   "%lshr_ln417_2 = lshr i24 16777215, i24 %zext_ln417_5" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 80 'lshr' 'lshr_ln417_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln417_2)   --->   "%and_ln417_2 = and i24 %select_ln417, i24 %lshr_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 81 'and' 'and_ln417_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.93ns) (out node of the LUT)   --->   "%icmp_ln417_2 = icmp_ne  i24 %and_ln417_2, i24 0" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 82 'icmp' 'icmp_ln417_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln417 = and i1 %icmp_ln417_1, i1 %icmp_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 83 'and' 'and_ln417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln417, i32 31" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 84 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln417 = xor i1 %tmp_5, i1 1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 85 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.93ns)   --->   "%add_ln417_1 = add i24 %trunc_ln417, i24 16777192" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 86 'add' 'add_ln417_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%bit_select30_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %select_ln417, i24 %add_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 87 'bitselect' 'bit_select30_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln417_1 = and i1 %bit_select30_i_i_i, i1 %xor_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 88 'and' 'and_ln417_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln417 = or i1 %and_ln417_1, i1 %and_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 89 'or' 'or_ln417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 90 'bitconcatenate' 'or_ln_i' <Predicate = true> <Delay = 0.28>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i24 %select_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 91 'zext' 'zext_ln417' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.01ns)   --->   "%icmp_ln417_3 = icmp_sgt  i32 %add_ln417, i32 0" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 92 'icmp' 'icmp_ln417_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.01ns)   --->   "%add_ln417_2 = add i32 %sub_ln417_1, i32 4294967271" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 93 'add' 'add_ln417_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln417_1 = zext i32 %add_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 94 'zext' 'zext_ln417_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.38ns)   --->   "%lshr_ln417 = lshr i64 %zext_ln417, i64 %zext_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 95 'lshr' 'lshr_ln417' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.01ns)   --->   "%sub_ln417_2 = sub i32 25, i32 %sub_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 96 'sub' 'sub_ln417_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln417_2 = zext i32 %sub_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 97 'zext' 'zext_ln417_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.38ns)   --->   "%shl_ln417 = shl i64 %zext_ln417, i64 %zext_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 98 'shl' 'shl_ln417' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln417_3)   --->   "%select_ln417_1 = select i1 %icmp_ln417_3, i64 %lshr_ln417, i64 %shl_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 99 'select' 'select_ln417_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln417_3)   --->   "%zext_ln417_3 = zext i2 %or_ln_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 100 'zext' 'zext_ln417_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln417_3 = add i64 %select_ln417_1, i64 %zext_ln417_3" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 101 'add' 'add_ln417_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln417_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln417_3, i32 1, i32 63" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 102 'partselect' 'lshr_ln417_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln417_4 = zext i63 %lshr_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 103 'zext' 'zext_ln417_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln417_3, i32 25" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 104 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.39ns)   --->   "%select_ln417_2 = select i1 %tmp_6, i8 127, i8 126" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 105 'select' 'select_ln417_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln417_2 = trunc i32 %tmp_2_i" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 106 'trunc' 'trunc_ln417_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln417_3 = sub i8 14, i8 %trunc_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 107 'sub' 'sub_ln417_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln417_4 = add i8 %sub_ln417_3, i8 %select_ln417_2" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 108 'add' 'add_ln417_4' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_5_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_3, i8 %add_ln417_4" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 109 'bitconcatenate' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln417_4, i9 %tmp_5_i, i32 23, i32 31" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 110 'partset' 'pi_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%LD = trunc i64 %pi_assign" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 111 'trunc' 'LD' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.44ns)   --->   "%select_ln417_3 = select i1 %icmp_ln417, i32 0, i32 %LD" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 112 'select' 'select_ln417_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln416 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 113 'specloopname' 'specloopname_ln416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (7.30ns)   --->   "%write_ln417 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_out_addr, i32 %select_ln417_3, i4 15" [src/srcnn.cpp:417->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 114 'write' 'write_ln417' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.body4.i" [src/srcnn.cpp:416->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 115 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 116 [5/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 116 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 117 [4/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 117 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 118 [3/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 118 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 119 [2/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 119 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 120 [1/5] (7.30ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 120 'writeresp' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln414 = br void %Out_writex.i" [src/srcnn.cpp:414->src/srcnn.cpp:632->src/srcnn.cpp:616]   --->   Operation 121 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_out_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tw_eff_loc_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 011111111111]
specinterface_ln0     (specinterface    ) [ 000000000000]
out                   (read             ) [ 001111111111]
specinterface_ln0     (specinterface    ) [ 000000000000]
h0_1                  (read             ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
w0_1                  (read             ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
tw_eff                (read             ) [ 001111111111]
add_ln609             (add              ) [ 000000000000]
tmp_2                 (bitselect        ) [ 000000000000]
trunc_ln608           (trunc            ) [ 000000000000]
xor_ln609             (xor              ) [ 000000000000]
th_eff                (select           ) [ 001111111111]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specpipeline_ln411    (specpipeline     ) [ 000000000000]
zext_ln414            (zext             ) [ 001111111111]
tmp_1                 (bitconcatenate   ) [ 000000000000]
zext_ln414_1          (zext             ) [ 001111111111]
zext_ln414_2          (zext             ) [ 001111111111]
store_ln414           (store            ) [ 000000000000]
br_ln414              (br               ) [ 000000000000]
y_1                   (load             ) [ 000000000000]
zext_ln414_3          (zext             ) [ 000000000000]
icmp_ln414            (icmp             ) [ 001111111111]
add_ln414             (add              ) [ 000111100000]
br_ln414              (br               ) [ 000000000000]
empty                 (add              ) [ 000000000000]
p_shl_i               (bitconcatenate   ) [ 000000000000]
p_shl_cast7_i         (zext             ) [ 000000000000]
p_shl1_i              (bitconcatenate   ) [ 000000000000]
p_shl1_cast8_i        (zext             ) [ 000000000000]
empty_83              (sub              ) [ 000000000000]
p_cast                (sext             ) [ 000000000000]
tmp                   (add              ) [ 000000000000]
tmp_cast              (sext             ) [ 000000000000]
empty_84              (add              ) [ 000000000000]
trunc_ln1             (partselect       ) [ 000000000000]
sext_ln416            (sext             ) [ 000000000000]
gmem_out_addr         (getelementptr    ) [ 000111111111]
ret_ln632             (ret              ) [ 000000000000]
specloopname_ln414    (specloopname     ) [ 000000000000]
empty_85              (writereq         ) [ 000000000000]
br_ln416              (br               ) [ 001111111111]
x                     (phi              ) [ 000010000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
icmp_ln416            (icmp             ) [ 001111111111]
add_ln416             (add              ) [ 001111111111]
br_ln416              (br               ) [ 000000000000]
s_out_i_read          (read             ) [ 000001000000]
tmp_3                 (bitselect        ) [ 000001000000]
sub_ln417             (sub              ) [ 000001000000]
store_ln414           (store            ) [ 000000000000]
icmp_ln417            (icmp             ) [ 000000000000]
select_ln417          (select           ) [ 000000000000]
tmp_i                 (partselect       ) [ 000000000000]
tmp_1_i               (bitconcatenate   ) [ 000000000000]
sext_ln417            (sext             ) [ 000000000000]
tmp_2_i               (cttz             ) [ 000000000000]
sub_ln417_1           (sub              ) [ 000000000000]
trunc_ln417           (trunc            ) [ 000000000000]
add_ln417             (add              ) [ 000000000000]
tmp_4                 (partselect       ) [ 000000000000]
icmp_ln417_1          (icmp             ) [ 000000000000]
trunc_ln417_1         (trunc            ) [ 000000000000]
sub_ln417_4           (sub              ) [ 000000000000]
zext_ln417_5          (zext             ) [ 000000000000]
lshr_ln417_2          (lshr             ) [ 000000000000]
and_ln417_2           (and              ) [ 000000000000]
icmp_ln417_2          (icmp             ) [ 000000000000]
and_ln417             (and              ) [ 000000000000]
tmp_5                 (bitselect        ) [ 000000000000]
xor_ln417             (xor              ) [ 000000000000]
add_ln417_1           (add              ) [ 000000000000]
bit_select30_i_i_i    (bitselect        ) [ 000000000000]
and_ln417_1           (and              ) [ 000000000000]
or_ln417              (or               ) [ 000000000000]
or_ln_i               (bitconcatenate   ) [ 000000000000]
zext_ln417            (zext             ) [ 000000000000]
icmp_ln417_3          (icmp             ) [ 000000000000]
add_ln417_2           (add              ) [ 000000000000]
zext_ln417_1          (zext             ) [ 000000000000]
lshr_ln417            (lshr             ) [ 000000000000]
sub_ln417_2           (sub              ) [ 000000000000]
zext_ln417_2          (zext             ) [ 000000000000]
shl_ln417             (shl              ) [ 000000000000]
select_ln417_1        (select           ) [ 000000000000]
zext_ln417_3          (zext             ) [ 000000000000]
add_ln417_3           (add              ) [ 000000000000]
lshr_ln417_1          (partselect       ) [ 000000000000]
zext_ln417_4          (zext             ) [ 000000000000]
tmp_6                 (bitselect        ) [ 000000000000]
select_ln417_2        (select           ) [ 000000000000]
trunc_ln417_2         (trunc            ) [ 000000000000]
sub_ln417_3           (sub              ) [ 000000000000]
add_ln417_4           (add              ) [ 000000000000]
tmp_5_i               (bitconcatenate   ) [ 000000000000]
pi_assign             (partset          ) [ 000000000000]
LD                    (trunc            ) [ 000000000000]
select_ln417_3        (select           ) [ 000000100000]
specloopname_ln416    (specloopname     ) [ 000000000000]
write_ln417           (write            ) [ 000000000000]
br_ln416              (br               ) [ 001111111111]
empty_86              (writeresp        ) [ 000000000000]
br_ln414              (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_out_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_out_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_ftmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tw_eff_loc_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tw_eff_loc_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i24"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="y_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="out_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="h0_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="0" index="1" bw="9" slack="0"/>
<pin id="169" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="w0_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tw_eff_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tw_eff/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_writeresp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="0" index="2" bw="8" slack="2"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_85/3 empty_86/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="s_out_i_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="24" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="0"/>
<pin id="193" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_out_i_read/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln417_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="4"/>
<pin id="199" dir="0" index="2" bw="32" slack="1"/>
<pin id="200" dir="0" index="3" bw="1" slack="0"/>
<pin id="201" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln417/6 "/>
</bind>
</comp>

<comp id="205" class="1005" name="x_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="x_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln609_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln609/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="9" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln608_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln608/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="xor_ln609_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln609/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="th_eff_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln414_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln414_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln414_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln414_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="y_1_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln414_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln414_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="1"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln414_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="empty_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="1"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_shl_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="20" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_shl_cast7_i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="20" slack="0"/>
<pin id="306" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast7_i/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_shl1_i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="0" index="1" bw="10" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_shl1_cast8_i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast8_i/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="empty_83_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="20" slack="0"/>
<pin id="322" dir="0" index="1" bw="12" slack="0"/>
<pin id="323" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_83/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="21" slack="0"/>
<pin id="328" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="21" slack="0"/>
<pin id="332" dir="0" index="1" bw="10" slack="1"/>
<pin id="333" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="22" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="empty_84_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="22" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="1"/>
<pin id="342" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_84/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="62" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="3" slack="0"/>
<pin id="348" dir="0" index="3" bw="7" slack="0"/>
<pin id="349" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln416_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="62" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln416/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="gmem_out_addr_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="62" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln416_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="3"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln416_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="24" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sub_ln417_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="24" slack="0"/>
<pin id="386" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln417/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln414_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="2"/>
<pin id="391" dir="0" index="1" bw="8" slack="3"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln417_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="24" slack="1"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln417/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln417_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="24" slack="1"/>
<pin id="401" dir="0" index="2" bw="24" slack="1"/>
<pin id="402" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln417/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="24" slack="0"/>
<pin id="405" dir="0" index="1" bw="24" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="0" index="3" bw="1" slack="0"/>
<pin id="408" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_1_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="25" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="24" slack="0"/>
<pin id="417" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln417_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="25" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln417/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_2_i_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="25" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_2_i/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sub_ln417_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln417_1/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln417_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln417/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln417_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_4_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="31" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln417_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="31" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln417_1/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln417_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln417_1/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sub_ln417_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln417_4/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln417_5_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417_5/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="lshr_ln417_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln417_2/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="and_ln417_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="24" slack="0"/>
<pin id="487" dir="0" index="1" bw="24" slack="0"/>
<pin id="488" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln417_2/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln417_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="24" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln417_2/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="and_ln417_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln417/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="xor_ln417_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln417_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="24" slack="0"/>
<pin id="519" dir="0" index="1" bw="6" slack="0"/>
<pin id="520" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417_1/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="bit_select30_i_i_i_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="24" slack="0"/>
<pin id="526" dir="0" index="2" bw="24" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select30_i_i_i/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="and_ln417_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln417_1/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln417_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln417/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="or_ln_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="2" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln417_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="24" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln417_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln417_3/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln417_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="6" slack="0"/>
<pin id="564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417_2/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln417_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417_1/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="lshr_ln417_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="24" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln417/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sub_ln417_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln417_2/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln417_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417_2/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="shl_ln417_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="24" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln417/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln417_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="64" slack="0"/>
<pin id="596" dir="0" index="2" bw="64" slack="0"/>
<pin id="597" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln417_1/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln417_3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417_3/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln417_3_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="2" slack="0"/>
<pin id="608" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417_3/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="lshr_ln417_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="63" slack="0"/>
<pin id="613" dir="0" index="1" bw="64" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="0" index="3" bw="7" slack="0"/>
<pin id="616" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln417_1/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln417_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="63" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417_4/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_6_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln417_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="8" slack="0"/>
<pin id="636" dir="0" index="2" bw="8" slack="0"/>
<pin id="637" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln417_2/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln417_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln417_2/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sub_ln417_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="0"/>
<pin id="648" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln417_3/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln417_4_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417_4/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_5_i_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="9" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="1"/>
<pin id="660" dir="0" index="2" bw="8" slack="0"/>
<pin id="661" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_i/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="pi_assign_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="0"/>
<pin id="666" dir="0" index="1" bw="63" slack="0"/>
<pin id="667" dir="0" index="2" bw="9" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="0" index="4" bw="6" slack="0"/>
<pin id="670" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="pi_assign/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="LD_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="0"/>
<pin id="678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="select_ln417_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="32" slack="0"/>
<pin id="684" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln417_3/5 "/>
</bind>
</comp>

<comp id="688" class="1005" name="y_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="695" class="1005" name="out_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="1"/>
<pin id="697" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out "/>
</bind>
</comp>

<comp id="700" class="1005" name="tw_eff_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="3"/>
<pin id="702" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tw_eff "/>
</bind>
</comp>

<comp id="705" class="1005" name="th_eff_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="th_eff "/>
</bind>
</comp>

<comp id="710" class="1005" name="zext_ln414_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="1"/>
<pin id="712" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414 "/>
</bind>
</comp>

<comp id="715" class="1005" name="zext_ln414_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="22" slack="1"/>
<pin id="717" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414_1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="zext_ln414_2_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="2"/>
<pin id="722" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln414_2 "/>
</bind>
</comp>

<comp id="728" class="1005" name="add_ln414_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="2"/>
<pin id="730" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln414 "/>
</bind>
</comp>

<comp id="733" class="1005" name="gmem_out_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln416_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln416 "/>
</bind>
</comp>

<comp id="747" class="1005" name="s_out_i_read_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="24" slack="1"/>
<pin id="749" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="s_out_i_read "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_3_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="759" class="1005" name="sub_ln417_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="24" slack="1"/>
<pin id="761" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln417 "/>
</bind>
</comp>

<comp id="764" class="1005" name="select_ln417_3_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln417_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="82" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="90" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="150" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="152" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="204"><net_src comp="154" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="166" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="166" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="222" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="166" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="172" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="178" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="273" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="273" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="276" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="72" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="291" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="304" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="74" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="339" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="22" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="76" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="344" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="2" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="209" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="209" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="92" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="190" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="94" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="96" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="190" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="397"><net_src comp="96" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="409"><net_src comp="98" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="398" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="94" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="18" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="418"><net_src comp="100" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="102" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="403" pin="4"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="104" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="102" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="106" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="425" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="433" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="108" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="110" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="12" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="112" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="463"><net_src comp="449" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="114" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="433" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="116" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="118" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="398" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="96" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="459" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="120" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="443" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="112" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="102" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="439" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="122" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="124" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="398" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="517" pin="2"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="511" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="497" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="126" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="128" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="537" pin="2"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="398" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="443" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="18" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="433" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="130" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="551" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="132" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="433" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="551" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="555" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="571" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="587" pin="2"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="543" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="593" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="134" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="12" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="76" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="611" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="136" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="605" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="132" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="638"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="138" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="140" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="425" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="142" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="633" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="144" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="651" pin="2"/><net_sink comp="657" pin=2"/></net>

<net id="671"><net_src comp="146" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="621" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="657" pin="3"/><net_sink comp="664" pin=2"/></net>

<net id="674"><net_src comp="94" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="675"><net_src comp="112" pin="0"/><net_sink comp="664" pin=4"/></net>

<net id="679"><net_src comp="664" pin="5"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="393" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="18" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="676" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="691"><net_src comp="156" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="698"><net_src comp="160" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="703"><net_src comp="178" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="708"><net_src comp="240" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="713"><net_src comp="248" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="718"><net_src comp="260" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="723"><net_src comp="264" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="731"><net_src comp="285" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="736"><net_src comp="358" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="745"><net_src comp="369" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="750"><net_src comp="190" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="756"><net_src comp="375" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="762"><net_src comp="383" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="767"><net_src comp="680" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="196" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {3 6 7 8 9 10 11 }
 - Input state : 
	Port: store_stream6 : s_out_i | {4 }
	Port: store_stream6 : output_ftmap | {1 }
	Port: store_stream6 : h0 | {1 }
	Port: store_stream6 : w0 | {1 }
	Port: store_stream6 : tw_eff_loc_i | {1 }
  - Chain level:
	State 1
		tmp_2 : 1
		xor_ln609 : 1
		th_eff : 1
		zext_ln414_1 : 1
		store_ln414 : 1
	State 2
		zext_ln414_3 : 1
		icmp_ln414 : 1
		add_ln414 : 1
		br_ln414 : 2
		empty : 2
		p_shl_i : 3
		p_shl_cast7_i : 4
		p_shl1_i : 3
		p_shl1_cast8_i : 4
		empty_83 : 5
		p_cast : 6
		tmp : 7
		tmp_cast : 8
		empty_84 : 9
		trunc_ln1 : 10
		sext_ln416 : 11
		gmem_out_addr : 12
	State 3
	State 4
		icmp_ln416 : 1
		add_ln416 : 1
		br_ln416 : 2
	State 5
		tmp_i : 1
		tmp_1_i : 2
		sext_ln417 : 3
		tmp_2_i : 4
		sub_ln417_1 : 5
		trunc_ln417 : 6
		add_ln417 : 6
		tmp_4 : 7
		icmp_ln417_1 : 8
		trunc_ln417_1 : 6
		sub_ln417_4 : 7
		zext_ln417_5 : 8
		lshr_ln417_2 : 9
		and_ln417_2 : 10
		icmp_ln417_2 : 10
		and_ln417 : 11
		tmp_5 : 7
		xor_ln417 : 8
		add_ln417_1 : 7
		bit_select30_i_i_i : 8
		and_ln417_1 : 8
		or_ln417 : 11
		or_ln_i : 11
		zext_ln417 : 1
		icmp_ln417_3 : 7
		add_ln417_2 : 6
		zext_ln417_1 : 7
		lshr_ln417 : 8
		sub_ln417_2 : 6
		zext_ln417_2 : 7
		shl_ln417 : 8
		select_ln417_1 : 9
		zext_ln417_3 : 12
		add_ln417_3 : 13
		lshr_ln417_1 : 14
		zext_ln417_4 : 15
		tmp_6 : 14
		select_ln417_2 : 15
		trunc_ln417_2 : 5
		sub_ln417_3 : 6
		add_ln417_4 : 16
		tmp_5_i : 17
		pi_assign : 18
		LD : 19
		select_ln417_3 : 20
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln609_fu_216     |    0    |    16   |
|          |      add_ln414_fu_285     |    0    |    15   |
|          |        empty_fu_291       |    0    |    16   |
|          |         tmp_fu_330        |    0    |    28   |
|          |      empty_84_fu_339      |    0    |    71   |
|    add   |      add_ln416_fu_369     |    0    |    15   |
|          |      add_ln417_fu_443     |    0    |    39   |
|          |     add_ln417_1_fu_517    |    0    |    31   |
|          |     add_ln417_2_fu_561    |    0    |    39   |
|          |     add_ln417_3_fu_605    |    0    |    71   |
|          |     add_ln417_4_fu_651    |    0    |    19   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln414_fu_280     |    0    |    15   |
|          |     icmp_ln416_fu_364     |    0    |    15   |
|   icmp   |     icmp_ln417_fu_393     |    0    |    31   |
|          |    icmp_ln417_1_fu_459    |    0    |    38   |
|          |    icmp_ln417_2_fu_491    |    0    |    31   |
|          |    icmp_ln417_3_fu_555    |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |      empty_83_fu_320      |    0    |    27   |
|          |      sub_ln417_fu_383     |    0    |    31   |
|    sub   |     sub_ln417_1_fu_433    |    0    |    39   |
|          |     sub_ln417_4_fu_469    |    0    |    12   |
|          |     sub_ln417_2_fu_577    |    0    |    39   |
|          |     sub_ln417_3_fu_645    |    0    |    19   |
|----------|---------------------------|---------|---------|
|          |       th_eff_fu_240       |    0    |    8    |
|          |    select_ln417_fu_398    |    0    |    24   |
|  select  |   select_ln417_1_fu_593   |    0    |    64   |
|          |   select_ln417_2_fu_633   |    0    |    8    |
|          |   select_ln417_3_fu_680   |    0    |    32   |
|----------|---------------------------|---------|---------|
|   lshr   |    lshr_ln417_2_fu_479    |    0    |    11   |
|          |     lshr_ln417_fu_571     |    0    |    96   |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln417_fu_587     |    0    |    96   |
|----------|---------------------------|---------|---------|
|          |     and_ln417_2_fu_485    |    0    |    24   |
|    and   |      and_ln417_fu_497     |    0    |    2    |
|          |     and_ln417_1_fu_531    |    0    |    2    |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln609_fu_234     |    0    |    8    |
|          |      xor_ln417_fu_511     |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |      or_ln417_fu_537      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |      out_read_fu_160      |    0    |    0    |
|          |      h0_1_read_fu_166     |    0    |    0    |
|   read   |      w0_1_read_fu_172     |    0    |    0    |
|          |     tw_eff_read_fu_178    |    0    |    0    |
|          |  s_out_i_read_read_fu_190 |    0    |    0    |
|----------|---------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_184   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln417_write_fu_196 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_2_fu_222       |    0    |    0    |
|          |        tmp_3_fu_375       |    0    |    0    |
| bitselect|        tmp_5_fu_503       |    0    |    0    |
|          | bit_select30_i_i_i_fu_523 |    0    |    0    |
|          |        tmp_6_fu_625       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln608_fu_230    |    0    |    0    |
|          |     trunc_ln417_fu_439    |    0    |    0    |
|   trunc  |    trunc_ln417_1_fu_465   |    0    |    0    |
|          |    trunc_ln417_2_fu_641   |    0    |    0    |
|          |         LD_fu_676         |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln414_fu_248     |    0    |    0    |
|          |    zext_ln414_1_fu_260    |    0    |    0    |
|          |    zext_ln414_2_fu_264    |    0    |    0    |
|          |    zext_ln414_3_fu_276    |    0    |    0    |
|          |    p_shl_cast7_i_fu_304   |    0    |    0    |
|   zext   |   p_shl1_cast8_i_fu_316   |    0    |    0    |
|          |    zext_ln417_5_fu_475    |    0    |    0    |
|          |     zext_ln417_fu_551     |    0    |    0    |
|          |    zext_ln417_1_fu_567    |    0    |    0    |
|          |    zext_ln417_2_fu_583    |    0    |    0    |
|          |    zext_ln417_3_fu_601    |    0    |    0    |
|          |    zext_ln417_4_fu_621    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_1_fu_252       |    0    |    0    |
|          |       p_shl_i_fu_296      |    0    |    0    |
|bitconcatenate|      p_shl1_i_fu_308      |    0    |    0    |
|          |       tmp_1_i_fu_413      |    0    |    0    |
|          |       or_ln_i_fu_543      |    0    |    0    |
|          |       tmp_5_i_fu_657      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       p_cast_fu_326       |    0    |    0    |
|   sext   |      tmp_cast_fu_335      |    0    |    0    |
|          |     sext_ln416_fu_354     |    0    |    0    |
|          |     sext_ln417_fu_421     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      trunc_ln1_fu_344     |    0    |    0    |
|partselect|        tmp_i_fu_403       |    0    |    0    |
|          |        tmp_4_fu_449       |    0    |    0    |
|          |    lshr_ln417_1_fu_611    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   cttz   |       tmp_2_i_fu_425      |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |      pi_assign_fu_664     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   1075  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln414_reg_728  |    8   |
|   add_ln416_reg_742  |    8   |
| gmem_out_addr_reg_733|   32   |
|      out_reg_695     |   64   |
| s_out_i_read_reg_747 |   24   |
|select_ln417_3_reg_764|   32   |
|   sub_ln417_reg_759  |   24   |
|    th_eff_reg_705    |    8   |
|     tmp_3_reg_753    |    1   |
|    tw_eff_reg_700    |    8   |
|       x_reg_205      |    8   |
|       y_reg_688      |    8   |
| zext_ln414_1_reg_715 |   22   |
| zext_ln414_2_reg_720 |   32   |
|  zext_ln414_reg_710  |   10   |
+----------------------+--------+
|         Total        |   289  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_184 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.427  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1075  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   289  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   289  |  1075  |
+-----------+--------+--------+--------+
