
---------- Begin Simulation Statistics ----------
final_tick                               215337270500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 841298                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670428                       # Number of bytes of host memory used
host_op_rate                                  1044691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   143.29                       # Real time elapsed on the host
host_tick_rate                             1502824272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   120548090                       # Number of instructions simulated
sim_ops                                     149692019                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.215337                       # Number of seconds simulated
sim_ticks                                215337270500                       # Number of ticks simulated
system.cpu.Branches                           4834959                       # Number of branches fetched
system.cpu.committedInsts                   120548090                       # Number of instructions committed
system.cpu.committedOps                     149692019                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        430674541                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               430674540.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             32806830                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            72487508                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4023611                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 824482                       # Number of float alu accesses
system.cpu.num_fp_insts                        824482                       # number of float instructions
system.cpu.num_fp_register_reads              1383509                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              724586                       # number of times the floating registers were written
system.cpu.num_func_calls                      428934                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             148670766                       # Number of integer alu accesses
system.cpu.num_int_insts                    148670766                       # number of integer instructions
system.cpu.num_int_register_reads           337623957                       # number of times the integer registers were read
system.cpu.num_int_register_writes          139718165                       # number of times the integer registers were written
system.cpu.num_load_insts                    49533608                       # Number of load instructions
system.cpu.num_mem_refs                      55914466                       # number of memory refs
system.cpu.num_store_insts                    6380858                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                428925      0.29%      0.29% # Class of executed instruction
system.cpu.op_class::IntAlu                  90542813     60.48%     60.77% # Class of executed instruction
system.cpu.op_class::IntMult                  2113553      1.41%     62.18% # Class of executed instruction
system.cpu.op_class::IntDiv                    115982      0.08%     62.26% # Class of executed instruction
system.cpu.op_class::FloatAdd                   33135      0.02%     62.28% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.28% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     62.28% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.28% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.28% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.28% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.28% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.28% # Class of executed instruction
system.cpu.op_class::SimdAdd                      318      0.00%     62.28% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.28% # Class of executed instruction
system.cpu.op_class::SimdAlu                   131729      0.09%     62.37% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.37% # Class of executed instruction
system.cpu.op_class::SimdCvt                   131776      0.09%     62.45% # Class of executed instruction
system.cpu.op_class::SimdMisc                  295725      0.20%     62.65% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdShift                     85      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::MemRead                 49434462     33.02%     95.67% # Class of executed instruction
system.cpu.op_class::MemWrite                 6346918      4.24%     99.91% # Class of executed instruction
system.cpu.op_class::FloatMemRead               99146      0.07%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              33940      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  149708545                       # Class of executed instruction
system.cpu.workload.numSyscalls                 16420                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6799                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10583                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     55907602                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55907602                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     55907602                       # number of overall hits
system.cpu.dcache.overall_hits::total        55907602                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6761                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6761                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6761                       # number of overall misses
system.cpu.dcache.overall_misses::total          6761                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    466951000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    466951000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    466951000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    466951000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     55914363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55914363                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     55914363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55914363                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000121                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000121                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69065.374945                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69065.374945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69065.374945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69065.374945                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1469                       # number of writebacks
system.cpu.dcache.writebacks::total              1469                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         6761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6761                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    460190000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    460190000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    460190000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    460190000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68065.374945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68065.374945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68065.374945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68065.374945                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2779                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     49530591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        49530591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    170821000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    170821000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     49533568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     49533568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57380.248572                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57380.248572                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    167844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    167844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56380.248572                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56380.248572                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6377011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6377011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    296130000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    296130000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6380795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6380795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78258.456660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78258.456660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3784                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3784                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    292346000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    292346000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77258.456660                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77258.456660                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3971.981140                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            55914363                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6761                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8270.132081                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3971.981140                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.969722                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.969722                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3982                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         3944                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.972168                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         111835487                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        111835487                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    49533611                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     6380858                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           207                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           134                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    158881321                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        158881321                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    158881321                       # number of overall hits
system.cpu.icache.overall_hits::total       158881321                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1033                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1033                       # number of overall misses
system.cpu.icache.overall_misses::total          1033                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     81399500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81399500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81399500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81399500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    158882354                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    158882354                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    158882354                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    158882354                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78799.128751                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78799.128751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78799.128751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78799.128751                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.icache.writebacks::total                10                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1033                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1033                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1033                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1033                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     80366500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80366500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     80366500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80366500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77799.128751                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77799.128751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77799.128751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77799.128751                       # average overall mshr miss latency
system.cpu.icache.replacements                     10                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    158881321                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       158881321                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1033                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81399500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81399500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    158882354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    158882354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78799.128751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78799.128751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     80366500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80366500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77799.128751                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77799.128751                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           948.451698                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           158882354                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1033                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          153806.731849                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   948.451698                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.231556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.231556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          950                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.249756                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         317765741                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        317765741                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   158882396                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           159                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 215337270500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                  995                       # number of demand (read+write) hits
system.l2.demand_hits::total                      995                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                 995                       # number of overall hits
system.l2.overall_hits::total                     995                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1033                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5766                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6799                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1033                       # number of overall misses
system.l2.overall_misses::.cpu.data              5766                       # number of overall misses
system.l2.overall_misses::total                  6799                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     78815000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    439600500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        518415500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     78815000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    439600500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       518415500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1033                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             6761                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7794                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1033                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            6761                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7794                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.852832                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.872338                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.852832                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.872338                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76297.192643                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76240.114464                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76248.786586                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76297.192643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76240.114464                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76248.786586                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6799                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6799                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     68485000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    381940500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    450425500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68485000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    381940500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    450425500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.852832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.872338                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.852832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.872338                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66297.192643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66240.114464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66248.786586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66297.192643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66240.114464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66248.786586                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1469                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1469                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           10                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               10                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           10                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           10                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3771                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3771                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    286533500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     286533500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75983.426147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75983.426147                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    248823500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    248823500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65983.426147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65983.426147                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     78815000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78815000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76297.192643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76297.192643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68485000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68485000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66297.192643                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66297.192643                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           982                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               982                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    153067000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    153067000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.670138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.670138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76725.313283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76725.313283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    133117000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    133117000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.670138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.670138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66725.313283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66725.313283                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6697.403185                       # Cycle average of tags in use
system.l2.tags.total_refs                       10583                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.556552                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       958.380416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5739.022769                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.058495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.350282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.408777                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6721                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.414978                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17382                       # Number of tag accesses
system.l2.tags.data_accesses                    17382                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               68910                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6799                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6799                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6799                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  435136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  215337196500                       # Total gap between requests
system.mem_ctrls.avgGap                   31671892.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        66112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       369024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 307016.058327905659                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1713702.412699616514                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1033                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5766                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26327500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    146761500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25486.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25452.91                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        66112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       369024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        435136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        66112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        66112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1033                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5766                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6799                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       307016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1713702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2020718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       307016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       307016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       307016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1713702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2020718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6799                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                45607750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              33995000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          173089000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6708.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25458.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5786                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1011                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   430.085064                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   259.719912                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   379.889724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          257     25.42%     25.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          222     21.96%     47.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          100      9.89%     57.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           66      6.53%     63.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           35      3.46%     67.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           42      4.15%     71.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           31      3.07%     74.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           76      7.52%     82.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          182     18.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1011                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                435136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.020718                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3719940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1973400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       27117720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16998483840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3724773870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  79552860480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  100308929250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.822424                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 206785197000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   7190560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1361513500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3512880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1863345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21427140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 16998483840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3579760170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  79674977280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  100280024655                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.688194                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 207104221500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   7190560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1042489000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3028                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3771                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3771                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3028                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        13598                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        13598                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  13598                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       435136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       435136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  435136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6799                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6799    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6799                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             6802000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35969000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              4010                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1469                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           10                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1310                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3784                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3784                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1033                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2977                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2076                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        16301                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 18377                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        66752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       526720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 593472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7794                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7794    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7794                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 215337270500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            6770500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1549500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10141500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
