{"gems":{"name":"rggen-vhdl","downloads":9572,"version":"0.12.0","version_created_at":"2025-02-19T15:02:56.284Z","version_downloads":0,"platform":"ruby","authors":"Taichi Ishitani","info":"VHDL writer plugin for RgGen","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen-vhdl","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"f337351b9052e79b423bbd9a6e70243b729b17f5e9a2ec035827531a4a2ffcfb","spec_sha":"0ce491f1511a9009ca675c0cfa058194a48068ad3fcd76f31feb7b994e39dadb","project_uri":"https://rubygems.org/gems/rggen-vhdl","gem_uri":"https://rubygems.org/gems/rggen-vhdl-0.12.0.gem","homepage_uri":"https://github.com/rggen/rggen-vhdl","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen-vhdl","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[],"runtime":[{"name":"rggen-systemverilog","requirements":">= 0.35.0"}]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen-vhdl"}