0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/LiuUtin/Desktop/Logic_Design_Lab/Lab_1/Advance/Lab1_111060013_Dmux_1x4_4bit/Lab1_111060013_Dmux_1x4_4bit.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/LiuUtin/Desktop/Logic_Design_Lab/Lab_1/Advance/Lab1_111060013_Dmux_1x4_4bit/Lab1_111060013_Dmux_1x4_4bit.srcs/sources_1/new/Lab1_111060013_Dmux_1x4_4bit_t.v,1695808640,verilog,,,,Lab1_111060013_Dmux_1x4_4bit_t,,,,,,,,
C:/Users/LiuUtin/Desktop/Logic_Design_Lab/Lab_1/Advance/Lab1_111060013_Dmux_1x4_4bit/Lab1_111060013_Dmux_1x4_4bit.v,1695808073,verilog,,C:/Users/LiuUtin/Desktop/Logic_Design_Lab/Lab_1/Advance/Lab1_111060013_Dmux_1x4_4bit/Lab1_111060013_Dmux_1x4_4bit.srcs/sources_1/new/Lab1_111060013_Dmux_1x4_4bit_t.v,,Dmux_1x2_4bit;Dmux_1x4_4bit,,,,,,,,
