{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572934799056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572934799056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 00:19:58 2019 " "Processing started: Tue Nov 05 00:19:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572934799056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572934799056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW4P6 -c HW4P6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW4P6 -c HW4P6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572934799056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572934802398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572934802398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551/ex08_nonoverlap/nonoverlap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece551/ex08_nonoverlap/nonoverlap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nonoverlap " "Found entity 1: nonoverlap" {  } { { "../../EX08_nonoverlap/nonoverlap.sv" "" { Text "I:/ece551/EX08_nonoverlap/nonoverlap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572934972101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572934972101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551/ex11/pwm_test/pwm11.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece551/ex11/pwm_test/pwm11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM11 " "Found entity 1: PWM11" {  } { { "../../EX11/PWM_test/PWM11.sv" "" { Text "I:/ece551/EX11/PWM_test/PWM11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572934972148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572934972148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551/ex12_brushless/mtr_drv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece551/ex12_brushless/mtr_drv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtr_drv " "Found entity 1: mtr_drv" {  } { { "../../EX12_brushless/mtr_drv.sv" "" { Text "I:/ece551/EX12_brushless/mtr_drv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572934972195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572934972195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece551/ex12_brushless/brushless.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece551/ex12_brushless/brushless.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brushless " "Found entity 1: brushless" {  } { { "../../EX12_brushless/brushless.sv" "" { Text "I:/ece551/EX12_brushless/brushless.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572934972257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572934972257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "throttle.sv 1 1 " "Found 1 design units, including 1 entities, in source file throttle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 throttle " "Found entity 1: throttle" {  } { { "throttle.sv" "" { Text "I:/ece551/HW4/Q6/throttle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572934972304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572934972304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n HW4P6.sv(7) " "Verilog HDL Declaration information at HW4P6.sv(7): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "HW4P6.sv" "" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572934972335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4p6.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw4p6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HW4P6 " "Found entity 1: HW4P6" {  } { { "HW4P6.sv" "" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572934972351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572934972351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "chngd nonoverlap.sv(9) " "Verilog HDL Implicit Net warning at nonoverlap.sv(9): created implicit net for \"chngd\"" {  } { { "../../EX08_nonoverlap/nonoverlap.sv" "" { Text "I:/ece551/EX08_nonoverlap/nonoverlap.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "expired nonoverlap.sv(10) " "Verilog HDL Implicit Net warning at nonoverlap.sv(10): created implicit net for \"expired\"" {  } { { "../../EX08_nonoverlap/nonoverlap.sv" "" { Text "I:/ece551/EX08_nonoverlap/nonoverlap.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "highGrnIn mtr_drv.sv(15) " "Verilog HDL Implicit Net warning at mtr_drv.sv(15): created implicit net for \"highGrnIn\"" {  } { { "../../EX12_brushless/mtr_drv.sv" "" { Text "I:/ece551/EX12_brushless/mtr_drv.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lowGrnIn mtr_drv.sv(16) " "Verilog HDL Implicit Net warning at mtr_drv.sv(16): created implicit net for \"lowGrnIn\"" {  } { { "../../EX12_brushless/mtr_drv.sv" "" { Text "I:/ece551/EX12_brushless/mtr_drv.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "highYlwIn mtr_drv.sv(19) " "Verilog HDL Implicit Net warning at mtr_drv.sv(19): created implicit net for \"highYlwIn\"" {  } { { "../../EX12_brushless/mtr_drv.sv" "" { Text "I:/ece551/EX12_brushless/mtr_drv.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lowYlwIn mtr_drv.sv(20) " "Verilog HDL Implicit Net warning at mtr_drv.sv(20): created implicit net for \"lowYlwIn\"" {  } { { "../../EX12_brushless/mtr_drv.sv" "" { Text "I:/ece551/EX12_brushless/mtr_drv.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "highBluIn mtr_drv.sv(23) " "Verilog HDL Implicit Net warning at mtr_drv.sv(23): created implicit net for \"highBluIn\"" {  } { { "../../EX12_brushless/mtr_drv.sv" "" { Text "I:/ece551/EX12_brushless/mtr_drv.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lowBluIn mtr_drv.sv(24) " "Verilog HDL Implicit Net warning at mtr_drv.sv(24): created implicit net for \"lowBluIn\"" {  } { { "../../EX12_brushless/mtr_drv.sv" "" { Text "I:/ece551/EX12_brushless/mtr_drv.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW4P6 " "Elaborating entity \"HW4P6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572934972460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brushless brushless:iBRSH " "Elaborating entity \"brushless\" for hierarchy \"brushless:iBRSH\"" {  } { { "HW4P6.sv" "iBRSH" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtr_drv mtr_drv:iMTR " "Elaborating entity \"mtr_drv\" for hierarchy \"mtr_drv:iMTR\"" {  } { { "HW4P6.sv" "iMTR" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM11 mtr_drv:iMTR\|PWM11:pwm " "Elaborating entity \"PWM11\" for hierarchy \"mtr_drv:iMTR\|PWM11:pwm\"" {  } { { "../../EX12_brushless/mtr_drv.sv" "pwm" { Text "I:/ece551/EX12_brushless/mtr_drv.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nonoverlap mtr_drv:iMTR\|nonoverlap:nonoverlap_grn " "Elaborating entity \"nonoverlap\" for hierarchy \"mtr_drv:iMTR\|nonoverlap:nonoverlap_grn\"" {  } { { "../../EX12_brushless/mtr_drv.sv" "nonoverlap_grn" { Text "I:/ece551/EX12_brushless/mtr_drv.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 nonoverlap.sv(23) " "Verilog HDL assignment warning at nonoverlap.sv(23): truncated value with size 32 to match size of target (5)" {  } { { "../../EX08_nonoverlap/nonoverlap.sv" "" { Text "I:/ece551/EX08_nonoverlap/nonoverlap.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572934972569 "|HW4P6|mtr_drv:iMTR|nonoverlap:nonoverlap_grn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "throttle throttle:iSPD " "Elaborating entity \"throttle\" for hierarchy \"throttle:iSPD\"" {  } { { "HW4P6.sv" "iSPD" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934972648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 throttle.sv(40) " "Verilog HDL assignment warning at throttle.sv(40): truncated value with size 32 to match size of target (10)" {  } { { "throttle.sv" "" { Text "I:/ece551/HW4/Q6/throttle.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572934972663 "|HW4P6|throttle:iSPD"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "throttle.sv" "" { Text "I:/ece551/HW4/Q6/throttle.sv" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1572934973569 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1572934973569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572934973694 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572934974178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/HW4/Q6/HW4P6.map.smsg " "Generated suppressed messages file I:/ece551/HW4/Q6/HW4P6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572934974257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572934974663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572934974663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572934975176 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572934975176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572934975176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572934975176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572934975310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 00:22:55 2019 " "Processing ended: Tue Nov 05 00:22:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572934975310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:57 " "Elapsed time: 00:02:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572934975310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572934975310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572934975310 ""}
