-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hyperspectral_hw_wrapped is
generic (
    C_S_AXI_CONTROL_BUS_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (4 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (4 downto 0);
    s_axi_CONTROL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_WVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_CONTROL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : IN STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CONTROL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : IN STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of hyperspectral_hw_wrapped is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hyperspectral_hw_wrapped_hyperspectral_hw_wrapped,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.200000,HLS_SYN_LAT=2099244,HLS_SYN_TPT=none,HLS_SYN_MEM=340,HLS_SYN_DSP=0,HLS_SYN_FF=2297,HLS_SYN_LUT=4114,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (34 downto 0) := "00000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (34 downto 0) := "00000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (34 downto 0) := "00000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (34 downto 0) := "00000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (34 downto 0) := "00000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (34 downto 0) := "00000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (34 downto 0) := "00001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (34 downto 0) := "00010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (34 downto 0) := "00100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (34 downto 0) := "01000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (34 downto 0) := "10000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_7F7FFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111011111111111111111111111";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv19_B4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010110100";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fu_685_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln19_reg_785 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal select_ln28_fu_412_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln28_reg_793 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln15_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln28_1_fu_420_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln28_1_reg_798 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln28_fu_440_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln28_reg_803 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_1_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_1_reg_808 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_691_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln16_reg_813 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_309_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal c_load_1_reg_828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal w_V_fu_680_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_08_i_i639_load_reg_847 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal j_07_i_i641_load_reg_852 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal image_ce0 : STD_LOGIC;
    signal image_we0 : STD_LOGIC;
    signal image_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal image_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal image_ce1 : STD_LOGIC;
    signal image_we1 : STD_LOGIC;
    signal image_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce1 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we1 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_in_stream_TREADY : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_in_stream_TREADY : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce1 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_sum_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_sum_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TREADY : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TUSER : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TID : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDEST : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_ce : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TREADY : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TUSER : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TID : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDEST : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_ce : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_NS_fsm_state2 : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal select_ln44_2_loc_fu_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln44_3_loc_fu_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal c_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_2_fu_645_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal empty_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_6_fu_637_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_08_i_i639_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_5_fu_629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_07_i_i641_fu_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_4_fu_621_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_1_fu_144 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln16_fu_457_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_2_fu_148 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten23_fu_152 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln15_1_fu_388_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal empty_26_fu_352_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_fu_356_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln19_fu_364_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln16_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln15_fu_400_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_428_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln16_1_fu_448_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln25_fu_491_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln25_1_fu_508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_494_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln25_fu_504_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_3_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_2_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_511_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln25_1_fu_521_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_5_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_4_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln25_1_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln25_2_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln28_fu_485_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln25_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln25_2_fu_584_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln25_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln25_fu_587_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln28_1_fu_488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln25_1_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_fu_591_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_1_fu_599_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_2_fu_607_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_3_fu_615_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_685_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_685_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_691_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_691_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_691_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_857_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_857_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_857_ce : STD_LOGIC;
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_in_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_in_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal out_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_out_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_out_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_out_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal grp_fu_691_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_691_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        image_r_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_we0 : OUT STD_LOGIC;
        image_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_we1 : OUT STD_LOGIC;
        image_r_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TUSER : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        in_stream_TDEST : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TUSER : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        in_stream_TDEST : IN STD_LOGIC_VECTOR (4 downto 0);
        refPixel_1_049_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        refPixel_1_049_out_ap_vld : OUT STD_LOGIC;
        refPixel_0_048_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        refPixel_0_048_out_ap_vld : OUT STD_LOGIC );
    end component;


    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        image_r_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        select_ln44_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        select_ln44_2_out_ap_vld : OUT STD_LOGIC;
        select_ln44_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        select_ln44_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mul_ln19_1 : IN STD_LOGIC_VECTOR (18 downto 0);
        image_r_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        image_r_ce0 : OUT STD_LOGIC;
        image_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        image_r_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        image_r_ce1 : OUT STD_LOGIC;
        image_r_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        mul_ln19 : IN STD_LOGIC_VECTOR (18 downto 0);
        sum_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_out_ap_vld : OUT STD_LOGIC );
    end component;


    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        select_ln44_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln44_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TUSER : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_stream_TDEST : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_857_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_ce : OUT STD_LOGIC );
    end component;


    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        j_07_i_i641 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_08_i_i639 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TUSER : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_stream_TDEST : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_857_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_ce : OUT STD_LOGIC );
    end component;


    component hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_mul_mul_19s_8ns_19_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_am_addmul_12ns_11ns_8ns_19_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_sitofp_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_image_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_CONTROL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component hyperspectral_hw_wrapped_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    image_U : component hyperspectral_hw_wrapped_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 368640,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => image_address0,
        ce0 => image_ce0,
        we0 => image_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d0,
        q0 => image_q0,
        address1 => image_address1,
        ce1 => image_ce1,
        we1 => image_we1,
        d1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d1,
        q1 => image_q1);

    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_ready,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        image_r_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address0,
        image_r_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce0,
        image_r_we0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we0,
        image_r_d0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d0,
        image_r_address1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address1,
        image_r_ce1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce1,
        image_r_we1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we1,
        image_r_d1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d1,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TREADY => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP_int_regslice,
        in_stream_TSTRB => in_stream_TSTRB_int_regslice,
        in_stream_TUSER => in_stream_TUSER_int_regslice,
        in_stream_TLAST => in_stream_TLAST_int_regslice,
        in_stream_TID => in_stream_TID_int_regslice,
        in_stream_TDEST => in_stream_TDEST_int_regslice);

    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_ready,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TREADY => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP_int_regslice,
        in_stream_TSTRB => in_stream_TSTRB_int_regslice,
        in_stream_TUSER => in_stream_TUSER_int_regslice,
        in_stream_TLAST => in_stream_TLAST_int_regslice,
        in_stream_TID => in_stream_TID_int_regslice,
        in_stream_TDEST => in_stream_TDEST_int_regslice,
        refPixel_1_049_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out,
        refPixel_1_049_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out_ap_vld,
        refPixel_0_048_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out,
        refPixel_0_048_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out_ap_vld);

    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_ready,
        image_r_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_address0,
        image_r_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_ce0,
        image_r_q0 => image_q0,
        select_ln44_2_out => grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out,
        select_ln44_2_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out_ap_vld,
        select_ln44_3_out => grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out,
        select_ln44_3_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out_ap_vld);

    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_ready,
        mul_ln19_1 => mul_ln16_reg_813,
        image_r_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address0,
        image_r_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce0,
        image_r_q0 => image_q0,
        image_r_address1 => grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address1,
        image_r_ce1 => grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce1,
        image_r_q1 => image_q1,
        mul_ln19 => mul_ln19_reg_785,
        sum_out => grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_sum_out,
        sum_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_sum_out_ap_vld);

    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_ready,
        out_stream_TREADY => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TREADY,
        select_ln44_2_reload => select_ln44_2_loc_fu_160,
        select_ln44_3_reload => select_ln44_3_loc_fu_156,
        out_stream_TDATA => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDATA,
        out_stream_TVALID => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID,
        out_stream_TKEEP => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TKEEP,
        out_stream_TSTRB => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TSTRB,
        out_stream_TUSER => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TUSER,
        out_stream_TLAST => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TLAST,
        out_stream_TID => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TID,
        out_stream_TDEST => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDEST,
        grp_fu_857_p_din0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_din0,
        grp_fu_857_p_dout0 => grp_fu_857_p1,
        grp_fu_857_p_ce => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_ce);

    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_ready,
        out_stream_TREADY => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TREADY,
        j_07_i_i641 => j_07_i_i641_load_reg_852,
        i_08_i_i639 => i_08_i_i639_load_reg_847,
        out_stream_TDATA => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDATA,
        out_stream_TVALID => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID,
        out_stream_TKEEP => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TKEEP,
        out_stream_TSTRB => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TSTRB,
        out_stream_TUSER => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TUSER,
        out_stream_TLAST => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TLAST,
        out_stream_TID => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TID,
        out_stream_TDEST => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDEST,
        grp_fu_857_p_din0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_din0,
        grp_fu_857_p_dout0 => grp_fu_857_p1,
        grp_fu_857_p_ce => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_ce);

    CONTROL_BUS_s_axi_U : component hyperspectral_hw_wrapped_CONTROL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CONTROL_BUS_AWVALID,
        AWREADY => s_axi_CONTROL_BUS_AWREADY,
        AWADDR => s_axi_CONTROL_BUS_AWADDR,
        WVALID => s_axi_CONTROL_BUS_WVALID,
        WREADY => s_axi_CONTROL_BUS_WREADY,
        WDATA => s_axi_CONTROL_BUS_WDATA,
        WSTRB => s_axi_CONTROL_BUS_WSTRB,
        ARVALID => s_axi_CONTROL_BUS_ARVALID,
        ARREADY => s_axi_CONTROL_BUS_ARREADY,
        ARADDR => s_axi_CONTROL_BUS_ARADDR,
        RVALID => s_axi_CONTROL_BUS_RVALID,
        RREADY => s_axi_CONTROL_BUS_RREADY,
        RDATA => s_axi_CONTROL_BUS_RDATA,
        RRESP => s_axi_CONTROL_BUS_RRESP,
        BVALID => s_axi_CONTROL_BUS_BVALID,
        BREADY => s_axi_CONTROL_BUS_BREADY,
        BRESP => s_axi_CONTROL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    fcmp_32ns_32ns_1_2_no_dsp_1_U55 : component hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => distance_reg_821,
        din1 => c_fu_128,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_305_p2);

    fsqrt_32ns_32ns_32_10_no_dsp_1_U56 : component hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_const_lv32_0,
        din1 => grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_sum_out,
        ce => ap_const_logic_1,
        dout => grp_fu_309_p2);

    mul_mul_19s_8ns_19_4_1_U57 : component hyperspectral_hw_wrapped_mul_mul_19s_8ns_19_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 19,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_685_p0,
        din1 => grp_fu_685_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_685_p2);

    am_addmul_12ns_11ns_8ns_19_4_1_U58 : component hyperspectral_hw_wrapped_am_addmul_12ns_11ns_8ns_19_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 11,
        din2_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_691_p0,
        din1 => grp_fu_691_p1,
        din2 => grp_fu_691_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_691_p3);

    sitofp_32ns_32_4_no_dsp_1_U59 : component hyperspectral_hw_wrapped_sitofp_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_857_p0,
        ce => grp_fu_857_ce,
        dout => grp_fu_857_p1);

    regslice_both_in_stream_V_data_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int_regslice,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int_regslice,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_user_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TUSER,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_user_V_U_ack_in,
        data_out => in_stream_TUSER_int_regslice,
        vld_out => regslice_both_in_stream_V_user_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_user_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int_regslice,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_in_stream_V_id_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TID,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_id_V_U_ack_in,
        data_out => in_stream_TID_int_regslice,
        vld_out => regslice_both_in_stream_V_id_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_id_V_U_apdone_blk);

    regslice_both_in_stream_V_dest_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDEST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_dest_V_U_ack_in,
        data_out => in_stream_TDEST_int_regslice,
        vld_out => regslice_both_in_stream_V_dest_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_dest_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDATA_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TKEEP_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TSTRB_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_user_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TUSER_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_user_V_U_ack_in_dummy,
        data_out => out_stream_TUSER,
        vld_out => regslice_both_out_stream_V_user_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_user_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TLAST_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_id_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TID_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_id_V_U_ack_in_dummy,
        data_out => out_stream_TID,
        vld_out => regslice_both_out_stream_V_id_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_id_V_U_apdone_blk);

    regslice_both_out_stream_V_dest_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDEST_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_dest_V_U_ack_in_dummy,
        data_out => out_stream_TDEST,
        vld_out => regslice_both_out_stream_V_dest_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln15_fu_382_p2 = ap_const_lv1_1))) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_logic_1 = ap_NS_fsm_state2))) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c_fu_128 <= ap_const_lv32_7F7FFFFF;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                c_fu_128 <= c_2_fu_645_p3;
            end if; 
        end if;
    end process;

    empty_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                empty_fu_132 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                empty_fu_132 <= select_ln25_6_fu_637_p3;
            end if; 
        end if;
    end process;

    i_2_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_2_fu_148 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln15_fu_382_p2 = ap_const_lv1_0))) then 
                i_2_fu_148 <= select_ln28_1_fu_420_p3;
            end if; 
        end if;
    end process;

    indvar_flatten23_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten23_fu_152 <= ap_const_lv12_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln15_fu_382_p2 = ap_const_lv1_0))) then 
                indvar_flatten23_fu_152 <= add_ln15_1_fu_388_p2;
            end if; 
        end if;
    end process;

    j_1_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_1_fu_144 <= ap_const_lv11_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln15_fu_382_p2 = ap_const_lv1_0))) then 
                j_1_fu_144 <= add_ln16_fu_457_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                c_load_1_reg_828 <= c_fu_128;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                distance_reg_821 <= grp_fu_309_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                i_08_i_i639_fu_136 <= select_ln25_5_fu_629_p3;
                j_07_i_i641_fu_140 <= select_ln25_4_fu_621_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                i_08_i_i639_load_reg_847 <= i_08_i_i639_fu_136;
                j_07_i_i641_load_reg_852 <= j_07_i_i641_fu_140;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln15_fu_382_p2 = ap_const_lv1_0))) then
                icmp_ln25_1_reg_808 <= icmp_ln25_1_fu_452_p2;
                select_ln28_1_reg_798 <= select_ln28_1_fu_420_p3;
                select_ln28_reg_793 <= select_ln28_fu_412_p3;
                trunc_ln28_reg_803 <= trunc_ln28_fu_440_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                mul_ln16_reg_813 <= grp_fu_691_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                mul_ln19_reg_785 <= grp_fu_685_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                select_ln44_2_loc_fu_160 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                select_ln44_3_loc_fu_156 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state11, icmp_ln15_fu_382_p2, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_done, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_done, grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_done, grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_done, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_done, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state28, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state35, regslice_both_out_stream_V_data_V_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln15_fu_382_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state28 => 
                if (((grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln15_1_fu_388_p2 <= std_logic_vector(unsigned(indvar_flatten23_fu_152) + unsigned(ap_const_lv12_1));
    add_ln15_fu_400_p2 <= std_logic_vector(unsigned(i_2_fu_148) + unsigned(ap_const_lv2_1));
    add_ln16_fu_457_p2 <= std_logic_vector(unsigned(select_ln28_fu_412_p3) + unsigned(ap_const_lv11_1));
    and_ln25_1_fu_567_p2 <= (grp_fu_305_p2 and and_ln25_fu_561_p2);
    and_ln25_fu_561_p2 <= (or_ln25_2_fu_555_p2 and or_ln25_1_fu_537_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_NS_fsm_state2 <= ap_NS_fsm(1);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state30_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state31_blk_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
        if ((out_stream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state32_blk_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
        if ((out_stream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state35_blk_assign_proc : process(regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state35, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state35, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln25_1_fu_508_p1 <= c_load_1_reg_828;
    bitcast_ln25_fu_491_p1 <= distance_reg_821;
    c_2_fu_645_p3 <= 
        select_ln25_3_fu_615_p3 when (and_ln25_1_fu_567_p2(0) = '1') else 
        c_load_1_reg_828;
    empty_26_fu_352_p1 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out(9 - 1 downto 0);
    grp_fu_685_p0 <= std_logic_vector(unsigned(tmp_6_fu_356_p3) + unsigned(trunc_ln19_fu_364_p1));
    grp_fu_685_p1 <= ap_const_lv19_B4(8 - 1 downto 0);
    grp_fu_691_p0 <= grp_fu_691_p00(12 - 1 downto 0);
    grp_fu_691_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_428_p3),13));
    grp_fu_691_p1 <= grp_fu_691_p10(11 - 1 downto 0);
    grp_fu_691_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln28_fu_412_p3),13));
    grp_fu_691_p2 <= ap_const_lv19_B4(8 - 1 downto 0);

    grp_fu_857_ce_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_ce, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_ce, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_857_ce <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_857_ce <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_ce;
        else 
            grp_fu_857_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_857_p0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_din0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_din0, ap_CS_fsm_state30, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_857_p0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_857_p0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_din0;
        else 
            grp_fu_857_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg;
    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg;
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg;
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state30);
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg;
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state34);
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg;
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg;
    icmp_ln15_fu_382_p2 <= "1" when (indvar_flatten23_fu_152 = ap_const_lv12_800) else "0";
    icmp_ln16_fu_406_p2 <= "1" when (j_1_fu_144 = ap_const_lv11_400) else "0";
    icmp_ln25_1_fu_452_p2 <= "0" when (zext_ln16_1_fu_448_p1 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out) else "1";
    icmp_ln25_2_fu_525_p2 <= "0" when (tmp_3_fu_494_p4 = ap_const_lv8_FF) else "1";
    icmp_ln25_3_fu_531_p2 <= "1" when (trunc_ln25_fu_504_p1 = ap_const_lv23_0) else "0";
    icmp_ln25_4_fu_543_p2 <= "0" when (tmp_4_fu_511_p4 = ap_const_lv8_FF) else "1";
    icmp_ln25_5_fu_549_p2 <= "1" when (trunc_ln25_1_fu_521_p1 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_573_p2 <= "0" when (zext_ln28_fu_485_p1 = empty_fu_132) else "1";

    image_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address0, grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_address0, grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address0, ap_CS_fsm_state3, ap_CS_fsm_state28, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            image_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            image_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            image_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address0;
        else 
            image_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    image_address1_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address1, grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address1, ap_CS_fsm_state3, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            image_address1 <= grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            image_address1 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address1;
        else 
            image_address1 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    image_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce0, grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_ce0, grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce0, ap_CS_fsm_state3, ap_CS_fsm_state28, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            image_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            image_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            image_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce0;
        else 
            image_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_ce1_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce1, grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce1, ap_CS_fsm_state3, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            image_ce1 <= grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            image_ce1 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce1;
        else 
            image_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    image_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            image_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we0;
        else 
            image_we0 <= ap_const_logic_0;
        end if; 
    end process;


    image_we1_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            image_we1 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we1;
        else 
            image_we1 <= ap_const_logic_0;
        end if; 
    end process;

    in_stream_TREADY <= regslice_both_in_stream_V_data_V_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_in_stream_TREADY, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_in_stream_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_stream_TREADY_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_in_stream_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_stream_TREADY_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_in_stream_TREADY;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    or_ln25_1_fu_537_p2 <= (icmp_ln25_3_fu_531_p2 or icmp_ln25_2_fu_525_p2);
    or_ln25_2_fu_555_p2 <= (icmp_ln25_5_fu_549_p2 or icmp_ln25_4_fu_543_p2);
    or_ln25_fu_579_p2 <= (icmp_ln25_fu_573_p2 or icmp_ln25_1_reg_808);

    out_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state32, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY_int_regslice;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state31, w_V_fu_680_p1, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDATA, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDATA, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID, ap_CS_fsm_state30, ap_CS_fsm_state34, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            out_stream_TDATA_int_regslice <= w_V_fu_680_p1;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            out_stream_TDATA_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDATA;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            out_stream_TDATA_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDATA;
        else 
            out_stream_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_stream_TDEST_int_regslice_assign_proc : process(ap_CS_fsm_state31, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDEST, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDEST, ap_CS_fsm_state30, ap_CS_fsm_state34, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            out_stream_TDEST_int_regslice <= ap_const_lv5_8;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            out_stream_TDEST_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDEST;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            out_stream_TDEST_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDEST;
        else 
            out_stream_TDEST_int_regslice <= "XXXXX";
        end if; 
    end process;


    out_stream_TID_int_regslice_assign_proc : process(ap_CS_fsm_state31, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TID, ap_CS_fsm_state30, ap_CS_fsm_state34, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            out_stream_TID_int_regslice <= ap_const_lv5_7;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            out_stream_TID_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TID;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            out_stream_TID_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TID;
        else 
            out_stream_TID_int_regslice <= "XXXXX";
        end if; 
    end process;


    out_stream_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_state31, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TKEEP, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TKEEP, ap_CS_fsm_state30, ap_CS_fsm_state34, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            out_stream_TKEEP_int_regslice <= ap_const_lv4_F;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            out_stream_TKEEP_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TKEEP;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            out_stream_TKEEP_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TKEEP;
        else 
            out_stream_TKEEP_int_regslice <= "XXXX";
        end if; 
    end process;


    out_stream_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state31, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TLAST, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TLAST, ap_CS_fsm_state30, ap_CS_fsm_state34, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            out_stream_TLAST_int_regslice <= ap_const_lv1_0;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            out_stream_TLAST_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TLAST;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            out_stream_TLAST_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TLAST;
        else 
            out_stream_TLAST_int_regslice <= "X";
        end if; 
    end process;


    out_stream_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_state31, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TSTRB, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TSTRB, ap_CS_fsm_state30, ap_CS_fsm_state34, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            out_stream_TSTRB_int_regslice <= ap_const_lv4_F;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            out_stream_TSTRB_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TSTRB;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            out_stream_TSTRB_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TSTRB;
        else 
            out_stream_TSTRB_int_regslice <= "XXXX";
        end if; 
    end process;


    out_stream_TUSER_int_regslice_assign_proc : process(ap_CS_fsm_state31, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TUSER, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TUSER, ap_CS_fsm_state30, ap_CS_fsm_state34, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            out_stream_TUSER_int_regslice <= ap_const_lv4_4;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            out_stream_TUSER_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TUSER;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            out_stream_TUSER_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TUSER;
        else 
            out_stream_TUSER_int_regslice <= "XXXX";
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;

    out_stream_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state31, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID, ap_CS_fsm_state30, ap_CS_fsm_state34, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            out_stream_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            out_stream_TVALID_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out_stream_TVALID_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID;
        else 
            out_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    select_ln25_1_fu_599_p3 <= 
        zext_ln28_1_fu_488_p1 when (or_ln25_fu_579_p2(0) = '1') else 
        i_08_i_i639_fu_136;
    select_ln25_2_fu_607_p3 <= 
        empty_fu_132 when (or_ln25_fu_579_p2(0) = '1') else 
        zext_ln28_1_fu_488_p1;
    select_ln25_3_fu_615_p3 <= 
        distance_reg_821 when (or_ln25_fu_579_p2(0) = '1') else 
        c_load_1_reg_828;
    select_ln25_4_fu_621_p3 <= 
        select_ln25_fu_591_p3 when (and_ln25_1_fu_567_p2(0) = '1') else 
        j_07_i_i641_fu_140;
    select_ln25_5_fu_629_p3 <= 
        select_ln25_1_fu_599_p3 when (and_ln25_1_fu_567_p2(0) = '1') else 
        i_08_i_i639_fu_136;
    select_ln25_6_fu_637_p3 <= 
        select_ln25_2_fu_607_p3 when (and_ln25_1_fu_567_p2(0) = '1') else 
        empty_fu_132;
    select_ln25_fu_591_p3 <= 
        zext_ln25_fu_587_p1 when (or_ln25_fu_579_p2(0) = '1') else 
        j_07_i_i641_fu_140;
    select_ln28_1_fu_420_p3 <= 
        add_ln15_fu_400_p2 when (icmp_ln16_fu_406_p2(0) = '1') else 
        i_2_fu_148;
    select_ln28_fu_412_p3 <= 
        ap_const_lv11_0 when (icmp_ln16_fu_406_p2(0) = '1') else 
        j_1_fu_144;
    tmp_3_fu_494_p4 <= bitcast_ln25_fu_491_p1(30 downto 23);
    tmp_4_fu_511_p4 <= bitcast_ln25_1_fu_508_p1(30 downto 23);
    tmp_6_fu_356_p3 <= (empty_26_fu_352_p1 & ap_const_lv10_0);
    tmp_s_fu_428_p3 <= (select_ln28_1_fu_420_p3 & ap_const_lv10_0);
    trunc_ln19_fu_364_p1 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out(19 - 1 downto 0);
    trunc_ln25_1_fu_521_p1 <= bitcast_ln25_1_fu_508_p1(23 - 1 downto 0);
    trunc_ln25_2_fu_584_p1 <= select_ln28_reg_793(10 - 1 downto 0);
    trunc_ln25_fu_504_p1 <= bitcast_ln25_fu_491_p1(23 - 1 downto 0);
    trunc_ln28_fu_440_p1 <= select_ln28_1_fu_420_p3(1 - 1 downto 0);
    w_V_fu_680_p1 <= c_fu_128;
    zext_ln16_1_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln28_fu_412_p3),32));
    zext_ln25_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln25_2_fu_584_p1),32));
    zext_ln28_1_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln28_reg_803),32));
    zext_ln28_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln28_1_reg_798),32));
end behav;
