// Seed: 2778866060
module module_0 ();
  assign id_1 = (1);
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output wire id_2
);
  logic [7:0] id_4, id_5, id_6;
  id_7(
      .id_0(1'b0),
      .id_1(1'b0),
      .id_2(id_0),
      .id_3(1),
      .id_4(id_5[1'b0]),
      .id_5(id_0),
      .id_6(1),
      .id_7(~id_2)
  );
  module_0 modCall_1 ();
endmodule
