<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 19:09:12 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>BW_PIPE(8) LMBENCH BW_PIPE(8)</p>

<p style="margin-top: 1em">NAME <br>
bw_pipe - time data movement through pipes</p>

<p style="margin-top: 1em">SYNOPSIS <br>
bw_pipe [ -m &lt;message size&gt; ] [ -M &lt;total bytes&gt;
] [ -P &lt;parallelism&gt; ] [ -W &lt;warmups&gt; ] [ -N
&lt;repetitions&gt; ]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
bw_pipe creates a Unix pipe between two processes and moves
total bytes through the pipe in message size chunks (note
that pipes are typically sized smaller than that). The <br>
default total bytes is 10MB and the default message size is
64KB.</p>

<p style="margin-top: 1em">OUTPUT <br>
Output format is &quot;Pipe bandwidth: %0.2f MB/sec0,
megabytes_per_second, i.e.,</p>

<p style="margin-top: 1em">Pipe bandwidth: 4.87 MB/sec</p>

<p style="margin-top: 1em">MEMORY UTILIZATION <br>
This benchmark can move up to six times the requested memory
per process. There are two processes, the sender and the
receiver. Most Unix systems implement the read/write
sys&acirc; <br>
tem calls as a bcopy from/to kernel space to/from user
space. Bcopy will use 2-3 times as much memory bandwidth:
there is one read from the source and a write to the
destiona&acirc; <br>
tion. The write usually results in a cache line read and
then a write back of the cache line at some later point.
Memory utilization might be reduced by 1/3 if the processor
<br>
architecture implemented &quot;load cache line&quot; and
&quot;store cache line&quot; instructions (as well as
getcachelinesize).</p>

<p style="margin-top: 1em">ACKNOWLEDGEMENT <br>
Funding for the development of this tool was provided by Sun
Microsystems Computer Corporation.</p>

<p style="margin-top: 1em">SEE ALSO <br>
lmbench(8).</p>

<p style="margin-top: 1em">AUTHOR <br>
Carl Staelin and Larry McVoy</p>

<p style="margin-top: 1em">Comments, suggestions, and bug
reports are always welcome.</p>

<p style="margin-top: 1em">(c)1994 Larry McVoy $Date$
BW_PIPE(8)</p>
<hr>
</body>
</html>
