Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun 12 14:55:17 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_with_AA_timing_summary_routed.rpt -pb OV7670_VGA_Display_with_AA_timing_summary_routed.pb -rpx OV7670_VGA_Display_with_AA_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display_with_AA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (133)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (539)
5. checking no_input_delay (15)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (133)
--------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (539)
--------------------------------------------------
 There are 539 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.471        0.000                      0                   87        0.189        0.000                      0                   87        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.471        0.000                      0                   87        0.189        0.000                      0                   87        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 3.060ns (44.399%)  route 3.832ns (55.601%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595     5.116    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.570 r  U_Frame_Buffer/mem_reg_0_8/DOBDO[0]
                         net (fo=5, routed)           2.450    10.020    U_Frame_Buffer/rData[5]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.150    10.170 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.266    10.436    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.768 f  U_Frame_Buffer/vgaRed[3]_i_4/O
                         net (fo=2, routed)           0.528    11.296    U_Frame_Buffer/vgaRed[3]_i_4_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.124    11.420 r  U_Frame_Buffer/vgaGreen[3]_i_1/O
                         net (fo=6, routed)           0.588    12.008    U_Frame_Buffer_n_1
    SLICE_X6Y32          FDSE                                         r  vgaBlue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X6Y32          FDSE                                         r  vgaBlue_reg[0]/C
                         clock pessimism              0.188    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X6Y32          FDSE (Setup_fdse_C_S)       -0.524    14.479    vgaBlue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 3.060ns (44.399%)  route 3.832ns (55.601%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595     5.116    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.570 r  U_Frame_Buffer/mem_reg_0_8/DOBDO[0]
                         net (fo=5, routed)           2.450    10.020    U_Frame_Buffer/rData[5]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.150    10.170 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.266    10.436    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.768 f  U_Frame_Buffer/vgaRed[3]_i_4/O
                         net (fo=2, routed)           0.528    11.296    U_Frame_Buffer/vgaRed[3]_i_4_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.124    11.420 r  U_Frame_Buffer/vgaGreen[3]_i_1/O
                         net (fo=6, routed)           0.588    12.008    U_Frame_Buffer_n_1
    SLICE_X6Y32          FDSE                                         r  vgaBlue_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X6Y32          FDSE                                         r  vgaBlue_reg[2]/C
                         clock pessimism              0.188    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X6Y32          FDSE (Setup_fdse_C_S)       -0.524    14.479    vgaBlue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 3.060ns (44.651%)  route 3.793ns (55.349%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595     5.116    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.570 r  U_Frame_Buffer/mem_reg_0_8/DOBDO[0]
                         net (fo=5, routed)           2.450    10.020    U_Frame_Buffer/rData[5]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.150    10.170 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.266    10.436    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.768 f  U_Frame_Buffer/vgaRed[3]_i_4/O
                         net (fo=2, routed)           0.537    11.305    U_Frame_Buffer/vgaRed[3]_i_4_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.124    11.429 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=6, routed)           0.540    11.969    U_Frame_Buffer_n_0
    SLICE_X6Y33          FDSE                                         r  vgaBlue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X6Y33          FDSE                                         r  vgaBlue_reg[3]/C
                         clock pessimism              0.188    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X6Y33          FDSE (Setup_fdse_C_S)       -0.524    14.480    vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 3.060ns (44.651%)  route 3.793ns (55.349%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595     5.116    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.570 r  U_Frame_Buffer/mem_reg_0_8/DOBDO[0]
                         net (fo=5, routed)           2.450    10.020    U_Frame_Buffer/rData[5]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.150    10.170 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.266    10.436    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.768 f  U_Frame_Buffer/vgaRed[3]_i_4/O
                         net (fo=2, routed)           0.537    11.305    U_Frame_Buffer/vgaRed[3]_i_4_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.124    11.429 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=6, routed)           0.540    11.969    U_Frame_Buffer_n_0
    SLICE_X6Y33          FDSE                                         r  vgaRed_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X6Y33          FDSE                                         r  vgaRed_reg[0]/C
                         clock pessimism              0.188    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X6Y33          FDSE (Setup_fdse_C_S)       -0.524    14.480    vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 3.060ns (44.651%)  route 3.793ns (55.349%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595     5.116    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.570 r  U_Frame_Buffer/mem_reg_0_8/DOBDO[0]
                         net (fo=5, routed)           2.450    10.020    U_Frame_Buffer/rData[5]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.150    10.170 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.266    10.436    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.768 f  U_Frame_Buffer/vgaRed[3]_i_4/O
                         net (fo=2, routed)           0.537    11.305    U_Frame_Buffer/vgaRed[3]_i_4_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.124    11.429 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=6, routed)           0.540    11.969    U_Frame_Buffer_n_0
    SLICE_X6Y33          FDSE                                         r  vgaRed_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X6Y33          FDSE                                         r  vgaRed_reg[1]/C
                         clock pessimism              0.188    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X6Y33          FDSE (Setup_fdse_C_S)       -0.524    14.480    vgaRed_reg[1]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 3.060ns (45.035%)  route 3.735ns (54.965%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595     5.116    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.570 r  U_Frame_Buffer/mem_reg_0_8/DOBDO[0]
                         net (fo=5, routed)           2.450    10.020    U_Frame_Buffer/rData[5]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.150    10.170 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.266    10.436    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.768 f  U_Frame_Buffer/vgaRed[3]_i_4/O
                         net (fo=2, routed)           0.528    11.296    U_Frame_Buffer/vgaRed[3]_i_4_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.124    11.420 r  U_Frame_Buffer/vgaGreen[3]_i_1/O
                         net (fo=6, routed)           0.491    11.910    U_Frame_Buffer_n_1
    SLICE_X6Y34          FDSE                                         r  vgaGreen_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X6Y34          FDSE                                         r  vgaGreen_reg[0]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X6Y34          FDSE (Setup_fdse_C_S)       -0.524    14.481    vgaGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 3.060ns (45.035%)  route 3.735ns (54.965%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595     5.116    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.570 r  U_Frame_Buffer/mem_reg_0_8/DOBDO[0]
                         net (fo=5, routed)           2.450    10.020    U_Frame_Buffer/rData[5]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.150    10.170 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.266    10.436    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.768 f  U_Frame_Buffer/vgaRed[3]_i_4/O
                         net (fo=2, routed)           0.528    11.296    U_Frame_Buffer/vgaRed[3]_i_4_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.124    11.420 r  U_Frame_Buffer/vgaGreen[3]_i_1/O
                         net (fo=6, routed)           0.491    11.910    U_Frame_Buffer_n_1
    SLICE_X6Y34          FDSE                                         r  vgaGreen_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X6Y34          FDSE                                         r  vgaGreen_reg[1]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X6Y34          FDSE (Setup_fdse_C_S)       -0.524    14.481    vgaGreen_reg[1]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 3.060ns (45.035%)  route 3.735ns (54.965%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595     5.116    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.570 r  U_Frame_Buffer/mem_reg_0_8/DOBDO[0]
                         net (fo=5, routed)           2.450    10.020    U_Frame_Buffer/rData[5]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.150    10.170 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.266    10.436    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.768 f  U_Frame_Buffer/vgaRed[3]_i_4/O
                         net (fo=2, routed)           0.528    11.296    U_Frame_Buffer/vgaRed[3]_i_4_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.124    11.420 r  U_Frame_Buffer/vgaGreen[3]_i_1/O
                         net (fo=6, routed)           0.491    11.910    U_Frame_Buffer_n_1
    SLICE_X6Y34          FDSE                                         r  vgaGreen_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X6Y34          FDSE                                         r  vgaGreen_reg[2]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X6Y34          FDSE (Setup_fdse_C_S)       -0.524    14.481    vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 3.060ns (45.035%)  route 3.735ns (54.965%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595     5.116    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.570 r  U_Frame_Buffer/mem_reg_0_8/DOBDO[0]
                         net (fo=5, routed)           2.450    10.020    U_Frame_Buffer/rData[5]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.150    10.170 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.266    10.436    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.768 f  U_Frame_Buffer/vgaRed[3]_i_4/O
                         net (fo=2, routed)           0.528    11.296    U_Frame_Buffer/vgaRed[3]_i_4_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.124    11.420 r  U_Frame_Buffer/vgaGreen[3]_i_1/O
                         net (fo=6, routed)           0.491    11.910    U_Frame_Buffer_n_1
    SLICE_X6Y34          FDSE                                         r  vgaGreen_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X6Y34          FDSE                                         r  vgaGreen_reg[3]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X6Y34          FDSE (Setup_fdse_C_S)       -0.524    14.481    vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 3.060ns (44.697%)  route 3.786ns (55.303%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595     5.116    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.570 r  U_Frame_Buffer/mem_reg_0_8/DOBDO[0]
                         net (fo=5, routed)           2.450    10.020    U_Frame_Buffer/rData[5]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.150    10.170 f  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.266    10.436    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.768 f  U_Frame_Buffer/vgaRed[3]_i_4/O
                         net (fo=2, routed)           0.537    11.305    U_Frame_Buffer/vgaRed[3]_i_4_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.124    11.429 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=6, routed)           0.533    11.962    U_Frame_Buffer_n_0
    SLICE_X5Y32          FDSE                                         r  vgaBlue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X5Y32          FDSE                                         r  vgaBlue_reg[1]/C
                         clock pessimism              0.188    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X5Y32          FDSE (Setup_fdse_C_S)       -0.429    14.574    vgaBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                  2.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_tick_gen_/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_tick_gen_/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.567     1.450    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  u_SCCB_core/U_tick_gen_/count_reg[0]/Q
                         net (fo=8, routed)           0.144     1.735    u_SCCB_core/U_tick_gen_/count[0]
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.048     1.783 r  u_SCCB_core/U_tick_gen_/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    u_SCCB_core/U_tick_gen_/count_0[3]
    SLICE_X12Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.837     1.964    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[3]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.131     1.594    u_SCCB_core/U_tick_gen_/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_tick_gen_/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_tick_gen_/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.567     1.450    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  u_SCCB_core/U_tick_gen_/count_reg[0]/Q
                         net (fo=8, routed)           0.144     1.735    u_SCCB_core/U_tick_gen_/count[0]
    SLICE_X12Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.780 r  u_SCCB_core/U_tick_gen_/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.780    u_SCCB_core/U_tick_gen_/count_0[2]
    SLICE_X12Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.837     1.964    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[2]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.120     1.583    u_SCCB_core/U_tick_gen_/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_tick_gen_/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_tick_gen_/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.567     1.450    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  u_SCCB_core/U_tick_gen_/count_reg[0]/Q
                         net (fo=8, routed)           0.148     1.739    u_SCCB_core/U_tick_gen_/count[0]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  u_SCCB_core/U_tick_gen_/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    u_SCCB_core/U_tick_gen_/count_0[5]
    SLICE_X12Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.837     1.964    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[5]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.121     1.584    u_SCCB_core/U_tick_gen_/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_btn_detector/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.188ns (47.674%)  route 0.206ns (52.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.475    u_SCCB_core/U_btn_detector/clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  u_SCCB_core/U_btn_detector/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_SCCB_core/U_btn_detector/tick_reg/Q
                         net (fo=4, routed)           0.206     1.823    u_SCCB_core/U_btn_detector/tick_reg_n_0
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.047     1.870 r  u_SCCB_core/U_btn_detector/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_SCCB_core/U_btn_detector/shift_reg[1]_i_1_n_0
    SLICE_X2Y58          FDCE                                         r  u_SCCB_core/U_btn_detector/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.862     1.990    u_SCCB_core/U_btn_detector/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  u_SCCB_core/U_btn_detector/shift_reg_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y58          FDCE (Hold_fdce_C_D)         0.131     1.622    u_SCCB_core/U_btn_detector/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_btn_detector/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.420%)  route 0.207ns (52.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.475    u_SCCB_core/U_btn_detector/clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  u_SCCB_core/U_btn_detector/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_SCCB_core/U_btn_detector/tick_reg/Q
                         net (fo=4, routed)           0.207     1.824    u_SCCB_core/U_btn_detector/tick_reg_n_0
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.046     1.870 r  u_SCCB_core/U_btn_detector/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_SCCB_core/U_btn_detector/shift_reg[2]_i_1_n_0
    SLICE_X2Y58          FDCE                                         r  u_SCCB_core/U_btn_detector/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.862     1.990    u_SCCB_core/U_btn_detector/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  u_SCCB_core/U_btn_detector/shift_reg_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y58          FDCE (Hold_fdce_C_D)         0.131     1.622    u_SCCB_core/U_btn_detector/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_tick_gen_/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_tick_gen_/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.603%)  route 0.197ns (51.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.567     1.450    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  u_SCCB_core/U_tick_gen_/count_reg[0]/Q
                         net (fo=8, routed)           0.197     1.788    u_SCCB_core/U_tick_gen_/count[0]
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  u_SCCB_core/U_tick_gen_/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    u_SCCB_core/U_tick_gen_/count_0[1]
    SLICE_X12Y46         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.836     1.963    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X12Y46         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[1]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.120     1.585    u_SCCB_core/U_tick_gen_/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_tick_gen_/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_tick_gen_/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.567     1.450    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  u_SCCB_core/U_tick_gen_/count_reg[4]/Q
                         net (fo=4, routed)           0.160     1.774    u_SCCB_core/U_tick_gen_/count[4]
    SLICE_X12Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  u_SCCB_core/U_tick_gen_/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    u_SCCB_core/U_tick_gen_/count_0[4]
    SLICE_X12Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.837     1.964    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[4]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.121     1.571    u_SCCB_core/U_tick_gen_/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_btn_detector/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_btn_detector/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.407%)  route 0.206ns (52.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.475    u_SCCB_core/U_btn_detector/clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  u_SCCB_core/U_btn_detector/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_SCCB_core/U_btn_detector/tick_reg/Q
                         net (fo=4, routed)           0.206     1.823    u_SCCB_core/U_btn_detector/tick_reg_n_0
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.045     1.868 r  u_SCCB_core/U_btn_detector/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    u_SCCB_core/U_btn_detector/shift_reg[0]_i_1_n_0
    SLICE_X2Y58          FDCE                                         r  u_SCCB_core/U_btn_detector/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.862     1.990    u_SCCB_core/U_btn_detector/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  u_SCCB_core/U_btn_detector/shift_reg_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y58          FDCE (Hold_fdce_C_D)         0.121     1.612    u_SCCB_core/U_btn_detector/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_tick_gen_/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_tick_gen_/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.213ns (55.404%)  route 0.171ns (44.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.449    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X12Y46         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  u_SCCB_core/U_tick_gen_/count_reg[1]/Q
                         net (fo=8, routed)           0.171     1.785    u_SCCB_core/U_tick_gen_/count[1]
    SLICE_X13Y47         LUT4 (Prop_lut4_I2_O)        0.049     1.834 r  u_SCCB_core/U_tick_gen_/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.834    u_SCCB_core/U_tick_gen_/count_0[7]
    SLICE_X13Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.837     1.964    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[7]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.104     1.570    u_SCCB_core/U_tick_gen_/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.556     1.439    U_VGAController/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.778    U_VGAController/U_Pix_Clk_gen/p_counter[0]
    SLICE_X10Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  U_VGAController/U_Pix_Clk_gen/p_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    U_VGAController/U_Pix_Clk_gen/p_counter[0]_i_1__0_n_0
    SLICE_X10Y22         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.823     1.950    U_VGAController/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X10Y22         FDCE (Hold_fdce_C_D)         0.120     1.559    U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y59   u_SCCB_core/U_btn_detector/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y59   u_SCCB_core/U_btn_detector/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y59   u_SCCB_core/U_btn_detector/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y59   u_SCCB_core/U_btn_detector/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y60   u_SCCB_core/U_btn_detector/pulse_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y60   u_SCCB_core/U_btn_detector/pulse_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59   u_SCCB_core/U_btn_detector/pulse_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59   u_SCCB_core/U_btn_detector/pulse_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59   u_SCCB_core/U_btn_detector/pulse_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59   u_SCCB_core/U_btn_detector/pulse_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105  U_OV7670_Clk_Gen/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105  U_OV7670_Clk_Gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105  U_OV7670_Clk_Gen/pclk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57   u_SCCB_core/U_btn_detector/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_SCCB_core/U_btn_detector/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_SCCB_core/U_btn_detector/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_SCCB_core/U_btn_detector/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y56   u_SCCB_core/U_btn_detector/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y56   u_SCCB_core/U_btn_detector/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y56   u_SCCB_core/U_btn_detector/counter_reg[3]/C



